Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Dec 20 22:07:53 2023
| Host         : open21 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing -max_paths 10 -file ./report/backprop_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7v585t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
--------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.803ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.139ns  (logic 5.623ns (91.588%)  route 0.516ns (8.412%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93480, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/Q
                         net (fo=4, unplaced)         0.466     1.226    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     4.188 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, unplaced)         0.050     4.238    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP_0[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     5.457 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.457    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP_0[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[0])
                                                      1.219     6.676 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCOUT[0]
                         net (fo=1, unplaced)         0.000     6.676    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP_0[0]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=93480, unset)        0.510    10.510    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/aclk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -0.995     9.480    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          9.480    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  2.803    

Slack (MET) :             2.803ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.139ns  (logic 5.623ns (91.588%)  route 0.516ns (8.412%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93480, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/Q
                         net (fo=4, unplaced)         0.466     1.226    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     4.188 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, unplaced)         0.050     4.238    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP_0[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     5.457 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.457    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP_0[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[10])
                                                      1.219     6.676 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCOUT[10]
                         net (fo=1, unplaced)         0.000     6.676    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP_0[10]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=93480, unset)        0.510    10.510    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/aclk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -0.995     9.480    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          9.480    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  2.803    

Slack (MET) :             2.803ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.139ns  (logic 5.623ns (91.588%)  route 0.516ns (8.412%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93480, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/Q
                         net (fo=4, unplaced)         0.466     1.226    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     4.188 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, unplaced)         0.050     4.238    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP_0[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     5.457 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.457    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP_0[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[11])
                                                      1.219     6.676 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCOUT[11]
                         net (fo=1, unplaced)         0.000     6.676    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP_0[11]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=93480, unset)        0.510    10.510    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/aclk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -0.995     9.480    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          9.480    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  2.803    

Slack (MET) :             2.803ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.139ns  (logic 5.623ns (91.588%)  route 0.516ns (8.412%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93480, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/Q
                         net (fo=4, unplaced)         0.466     1.226    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     4.188 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, unplaced)         0.050     4.238    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP_0[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     5.457 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.457    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP_0[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[12])
                                                      1.219     6.676 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCOUT[12]
                         net (fo=1, unplaced)         0.000     6.676    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP_0[12]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=93480, unset)        0.510    10.510    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/aclk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -0.995     9.480    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          9.480    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  2.803    

Slack (MET) :             2.803ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.139ns  (logic 5.623ns (91.588%)  route 0.516ns (8.412%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93480, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/Q
                         net (fo=4, unplaced)         0.466     1.226    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     4.188 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, unplaced)         0.050     4.238    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP_0[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     5.457 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.457    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP_0[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[13])
                                                      1.219     6.676 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCOUT[13]
                         net (fo=1, unplaced)         0.000     6.676    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP_0[13]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=93480, unset)        0.510    10.510    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/aclk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -0.995     9.480    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          9.480    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  2.803    

Slack (MET) :             2.803ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.139ns  (logic 5.623ns (91.588%)  route 0.516ns (8.412%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93480, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/Q
                         net (fo=4, unplaced)         0.466     1.226    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     4.188 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, unplaced)         0.050     4.238    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP_0[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     5.457 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.457    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP_0[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[14])
                                                      1.219     6.676 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCOUT[14]
                         net (fo=1, unplaced)         0.000     6.676    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP_0[14]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=93480, unset)        0.510    10.510    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/aclk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -0.995     9.480    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          9.480    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  2.803    

Slack (MET) :             2.803ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.139ns  (logic 5.623ns (91.588%)  route 0.516ns (8.412%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93480, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/Q
                         net (fo=4, unplaced)         0.466     1.226    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     4.188 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, unplaced)         0.050     4.238    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP_0[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     5.457 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.457    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP_0[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[15])
                                                      1.219     6.676 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCOUT[15]
                         net (fo=1, unplaced)         0.000     6.676    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP_0[15]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=93480, unset)        0.510    10.510    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/aclk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -0.995     9.480    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          9.480    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  2.803    

Slack (MET) :             2.803ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.139ns  (logic 5.623ns (91.588%)  route 0.516ns (8.412%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93480, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/Q
                         net (fo=4, unplaced)         0.466     1.226    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     4.188 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, unplaced)         0.050     4.238    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP_0[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     5.457 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.457    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP_0[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[16])
                                                      1.219     6.676 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCOUT[16]
                         net (fo=1, unplaced)         0.000     6.676    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP_0[16]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=93480, unset)        0.510    10.510    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/aclk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -0.995     9.480    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          9.480    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  2.803    

Slack (MET) :             2.803ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.139ns  (logic 5.623ns (91.588%)  route 0.516ns (8.412%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93480, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/Q
                         net (fo=4, unplaced)         0.466     1.226    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     4.188 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, unplaced)         0.050     4.238    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP_0[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     5.457 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.457    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP_0[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[17])
                                                      1.219     6.676 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCOUT[17]
                         net (fo=1, unplaced)         0.000     6.676    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP_0[17]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=93480, unset)        0.510    10.510    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/aclk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -0.995     9.480    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          9.480    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  2.803    

Slack (MET) :             2.803ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.139ns  (logic 5.623ns (91.588%)  route 0.516ns (8.412%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=93480, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/Q
                         net (fo=4, unplaced)         0.466     1.226    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     4.188 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, unplaced)         0.050     4.238    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP_0[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     5.457 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.457    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP_0[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[18])
                                                      1.219     6.676 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCOUT[18]
                         net (fo=1, unplaced)         0.000     6.676    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP_0[18]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=93480, unset)        0.510    10.510    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/aclk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -0.995     9.480    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_5_max_dsp_1_U568/backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          9.480    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  2.803    




