                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module SYS_TOP_dft
SYS_TOP_dft
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
############################# Formality Setup File ##########################
set_svf $top_module.svf
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries          #"
#      #setting Design Libraries          #
puts "###########################################"
###########################################
#Add the path of the libraries to the search_path variable
lappend search_path /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog
verilog
set fh [open system.lst r+]
file11
set rtl [read $fh]
/home/IC/Final_System/RTL/ALU/ALU.v
/home/IC/Final_System/RTL/ASY_FIFO/AS_FIFO_TOP.v
/home/IC/Final_System/RTL/ASY_FIFO/BIT_SYNC.v
/home/IC/Final_System/RTL/ASY_FIFO/FIFO_MEM.v
/home/IC/Final_System/RTL/ASY_FIFO/FIFO_R.v
/home/IC/Final_System/RTL/ASY_FIFO/FIFO_W.v
/home/IC/Final_System/RTL/CLK_DIV/Integer_ClkDiv.v
/home/IC/Final_System/RTL/CLK_DIV_MUX/RX_CLKDIV_MUX.v
/home/IC/Final_System/RTL/CLK_Gating/CLK_GATE.v
/home/IC/Final_System/RTL/DATA_SYNC/DATA_SYNC.v
/home/IC/Final_System/RTL/PULSE_GEN/PULSE_GEN.v
/home/IC/Final_System/RTL/RegFile/Reg_File.v
/home/IC/Final_System/RTL/RST_SYNC/RST_SYN.v
/home/IC/Final_System/RTL/SYS_Cont/SYS_CTRL.v
/home/IC/Final_System/RTL/UART/UART_TX/FSM.v
/home/IC/Final_System/RTL/UART/UART_TX/MUX_4x1.v
/home/IC/Final_System/RTL/UART/UART_TX/Parity_Calc.v
/home/IC/Final_System/RTL/UART/UART_TX/Serializer_1byte.v
/home/IC/Final_System/RTL/UART/UART_TX/UART_TOP.v
/home/IC/Final_System/RTL/UART/UART_RX/Data_Sampling.v
/home/IC/Final_System/RTL/UART/UART_RX/Deserializer.v
/home/IC/Final_System/RTL/UART/UART_RX/Edge_Bit_Counter.v
/home/IC/Final_System/RTL/UART/UART_RX/Parity_Check.v
/home/IC/Final_System/RTL/UART/UART_RX/RX_FSM.v
/home/IC/Final_System/RTL/UART/UART_RX/Start_Check.v
/home/IC/Final_System/RTL/UART/UART_RX/Stop_Check.v
/home/IC/Final_System/RTL/UART/UART_RX/UART_RX_TOP.v
/home/IC/Final_System/RTL/SYS_TOP/mux2X1.v
/home/IC/Final_System/RTL/SYS_TOP/SYS_TOP_dft.v




set designs ""
regsub -all "\n" $rtl " " designs
32
analyze -format $file_format $designs
Running PRESTO HDLC
Compiling source file /home/IC/Final_System/RTL/ALU/ALU.v
Compiling source file /home/IC/Final_System/RTL/ASY_FIFO/AS_FIFO_TOP.v
Compiling source file /home/IC/Final_System/RTL/ASY_FIFO/BIT_SYNC.v
Compiling source file /home/IC/Final_System/RTL/ASY_FIFO/FIFO_MEM.v
Compiling source file /home/IC/Final_System/RTL/ASY_FIFO/FIFO_R.v
Compiling source file /home/IC/Final_System/RTL/ASY_FIFO/FIFO_W.v
Compiling source file /home/IC/Final_System/RTL/CLK_DIV/Integer_ClkDiv.v
Compiling source file /home/IC/Final_System/RTL/CLK_DIV_MUX/RX_CLKDIV_MUX.v
Compiling source file /home/IC/Final_System/RTL/CLK_Gating/CLK_GATE.v
Compiling source file /home/IC/Final_System/RTL/DATA_SYNC/DATA_SYNC.v
Compiling source file /home/IC/Final_System/RTL/PULSE_GEN/PULSE_GEN.v
Compiling source file /home/IC/Final_System/RTL/RegFile/Reg_File.v
Compiling source file /home/IC/Final_System/RTL/RST_SYNC/RST_SYN.v
Compiling source file /home/IC/Final_System/RTL/SYS_Cont/SYS_CTRL.v
Compiling source file /home/IC/Final_System/RTL/UART/UART_TX/FSM.v
Compiling source file /home/IC/Final_System/RTL/UART/UART_TX/MUX_4x1.v
Compiling source file /home/IC/Final_System/RTL/UART/UART_TX/Parity_Calc.v
Compiling source file /home/IC/Final_System/RTL/UART/UART_TX/Serializer_1byte.v
Compiling source file /home/IC/Final_System/RTL/UART/UART_TX/UART_TOP.v
Compiling source file /home/IC/Final_System/RTL/UART/UART_RX/Data_Sampling.v
Compiling source file /home/IC/Final_System/RTL/UART/UART_RX/Deserializer.v
Compiling source file /home/IC/Final_System/RTL/UART/UART_RX/Edge_Bit_Counter.v
Compiling source file /home/IC/Final_System/RTL/UART/UART_RX/Parity_Check.v
Compiling source file /home/IC/Final_System/RTL/UART/UART_RX/RX_FSM.v
Compiling source file /home/IC/Final_System/RTL/UART/UART_RX/Start_Check.v
Compiling source file /home/IC/Final_System/RTL/UART/UART_RX/Stop_Check.v
Compiling source file /home/IC/Final_System/RTL/UART/UART_RX/UART_RX_TOP.v
Compiling source file /home/IC/Final_System/RTL/SYS_TOP/mux2X1.v
Compiling source file /home/IC/Final_System/RTL/SYS_TOP/SYS_TOP_dft.v
Presto compilation completed successfully.
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
elaborate -lib work $top_module
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'SYS_TOP_dft'.
Information: Building the design 'mux2X1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'SYS_CTRL' instantiated from design 'SYS_TOP_dft' with
	the parameters "D_Width=8,Addr_Size=4". (HDL-193)

Statistics for case statements in always block at line 111 in file
	'/home/IC/Final_System/RTL/SYS_Cont/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           112            |    auto/auto     |
|           129            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 230 in file
	'/home/IC/Final_System/RTL/SYS_Cont/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           237            |     no/auto      |
===============================================

Statistics for case statements in always block at line 260 in file
	'/home/IC/Final_System/RTL/SYS_Cont/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           277            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SYS_CTRL_D_Width8_Addr_Size4 line 98 in file
		'/home/IC/Final_System/RTL/SYS_Cont/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SYS_CTRL_D_Width8_Addr_Size4 line 230 in file
		'/home/IC/Final_System/RTL/SYS_Cont/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  Stored_Frame2_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|  Stored_Frame1_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|  Stored_Frame3_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Integer_ClkDiv' instantiated from design 'SYS_TOP_dft' with
	the parameters "ratio_Width=8". (HDL-193)

Inferred memory devices in process
	in routine Integer_ClkDiv_ratio_Width8 line 46 in file
		'/home/IC/Final_System/RTL/CLK_DIV/Integer_ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Flag_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     New_clk_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      Count_reg      | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Integer_ClkDiv' instantiated from design 'SYS_TOP_dft' with
	the parameters "ratio_Width=4". (HDL-193)

Inferred memory devices in process
	in routine Integer_ClkDiv_ratio_Width4 line 46 in file
		'/home/IC/Final_System/RTL/CLK_DIV/Integer_ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Flag_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     New_clk_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      Count_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RX_CLKDIV_MUX' instantiated from design 'SYS_TOP_dft' with
	the parameters "Width=4". (HDL-193)

Statistics for case statements in always block at line 14 in file
	'/home/IC/Final_System/RTL/CLK_DIV_MUX/RX_CLKDIV_MUX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            15            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'UART_RX_TOP' instantiated from design 'SYS_TOP_dft' with
	the parameters "Data_Width=8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART_TOP'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'AS_FIFO_TOP' instantiated from design 'SYS_TOP_dft' with
	the parameters "Data_Width=8,Addr_Size=3,FIFO_Dipth=8,NUM_STAGES=2". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PULSE_GEN'. (HDL-193)

Inferred memory devices in process
	in routine PULSE_GEN line 19 in file
		'/home/IC/Final_System/RTL/PULSE_GEN/PULSE_GEN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rcv_flop_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    pls_flop_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RST_SYN' instantiated from design 'SYS_TOP_dft' with
	the parameters "NUM_STAGES=2". (HDL-193)

Inferred memory devices in process
	in routine RST_SYN_NUM_STAGES2 line 23 in file
		'/home/IC/Final_System/RTL/RST_SYNC/RST_SYN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'DATA_SYNC' instantiated from design 'SYS_TOP_dft' with
	the parameters "NUM_STAGES=2,BUS_WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 27 in file
		'/home/IC/Final_System/RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   en_sync_reg_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 42 in file
		'/home/IC/Final_System/RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  Pulse_FF_Out_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 63 in file
		'/home/IC/Final_System/RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 76 in file
		'/home/IC/Final_System/RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| enable_pulse_d_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CLK_GATE'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ALU' instantiated from design 'SYS_TOP_dft' with
	the parameters "IN_Width=8". (HDL-193)

Statistics for case statements in always block at line 29 in file
	'/home/IC/Final_System/RTL/ALU/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU_IN_Width8 line 114 in file
		'/home/IC/Final_System/RTL/ALU/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ALU_OUT_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    OUT_Valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Reg_File' instantiated from design 'SYS_TOP_dft' with
	the parameters "WIDTH=8,DEPTH=16,ADDR=4". (HDL-193)

Inferred memory devices in process
	in routine Reg_File_WIDTH8_DEPTH16_ADDR4 line 32 in file
		'/home/IC/Final_System/RTL/RegFile/Reg_File.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     memory_reg      | Flip-flop |  126  |  Y  | N  | Y  | N  | N  | N  | N  |
|     memory_reg      | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|   RdData_VLD_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     RdData_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================
|         block name/line          | Inputs | Outputs | # sel inputs | MB |
===========================================================================
| Reg_File_WIDTH8_DEPTH16_ADDR4/52 |   16   |    8    |      4       | N  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'Data_Sampling'. (HDL-193)

Inferred memory devices in process
	in routine Data_Sampling line 35 in file
		'/home/IC/Final_System/RTL/UART/UART_RX/Data_Sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Samples_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Data_Sampling line 67 in file
		'/home/IC/Final_System/RTL/UART/UART_RX/Data_Sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   Sampeld_Bit_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Deserializer' instantiated from design 'UART_RX_TOP_Data_Width8' with
	the parameters "Data_Width=8". (HDL-193)

Inferred memory devices in process
	in routine Deserializer_Data_Width8 line 40 in file
		'/home/IC/Final_System/RTL/UART/UART_RX/Deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        N_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      P_out_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Edge_Bit_Counter' instantiated from design 'UART_RX_TOP_Data_Width8' with
	the parameters "Data_Width=8". (HDL-193)

Inferred memory devices in process
	in routine Edge_Bit_Counter_Data_Width8 line 33 in file
		'/home/IC/Final_System/RTL/UART/UART_RX/Edge_Bit_Counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   Edge_Count_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Edge_Bit_Counter_Data_Width8 line 53 in file
		'/home/IC/Final_System/RTL/UART/UART_RX/Edge_Bit_Counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Bit_Count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Parity_Check' instantiated from design 'UART_RX_TOP_Data_Width8' with
	the parameters "Data_Width=8". (HDL-193)

Statistics for case statements in always block at line 31 in file
	'/home/IC/Final_System/RTL/UART/UART_RX/Parity_Check.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            38            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine Parity_Check_Data_Width8 line 31 in file
		'/home/IC/Final_System/RTL/UART/UART_RX/Parity_Check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   Calc_parity_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Start_Check'. (HDL-193)

Inferred memory devices in process
	in routine Start_Check line 18 in file
		'/home/IC/Final_System/RTL/UART/UART_RX/Start_Check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Str_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Stop_Check'. (HDL-193)

Inferred memory devices in process
	in routine Stop_Check line 19 in file
		'/home/IC/Final_System/RTL/UART/UART_RX/Stop_Check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Stp_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RX_FSM' instantiated from design 'UART_RX_TOP_Data_Width8' with
	the parameters "Data_Width=8". (HDL-193)

Statistics for case statements in always block at line 99 in file
	'/home/IC/Final_System/RTL/UART/UART_RX/RX_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           100            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 196 in file
	'/home/IC/Final_System/RTL/UART/UART_RX/RX_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           209            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine RX_FSM_Data_Width8 line 85 in file
		'/home/IC/Final_System/RTL/UART/UART_RX/RX_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine RX_FSM_Data_Width8 line 302 in file
		'/home/IC/Final_System/RTL/UART/UART_RX/RX_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   Stop_Error_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   Data_Valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  Parity_Error_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'MUX_4x1'. (HDL-193)

Statistics for case statements in always block at line 21 in file
	'/home/IC/Final_System/RTL/UART/UART_TX/MUX_4x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            23            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine MUX_4x1 line 33 in file
		'/home/IC/Final_System/RTL/UART/UART_TX/MUX_4x1.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       OUT_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Parity_Calc'. (HDL-193)

Inferred memory devices in process
	in routine Parity_Calc line 28 in file
		'/home/IC/Final_System/RTL/UART/UART_TX/Parity_Calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_bit_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     DATA_V_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Serializer_1byte'. (HDL-193)

Inferred memory devices in process
	in routine Serializer_1byte line 27 in file
		'/home/IC/Final_System/RTL/UART/UART_TX/Serializer_1byte.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ser_done_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    S_R_Data_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FSM'. (HDL-193)

Statistics for case statements in always block at line 65 in file
	'/home/IC/Final_System/RTL/UART/UART_TX/FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            66            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 115 in file
	'/home/IC/Final_System/RTL/UART/UART_TX/FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           116            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM line 49 in file
		'/home/IC/Final_System/RTL/UART/UART_TX/FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FSM line 167 in file
		'/home/IC/Final_System/RTL/UART/UART_TX/FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Basy_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_W' instantiated from design 'AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2' with
	the parameters "Addr_Size=3". (HDL-193)

Inferred memory devices in process
	in routine FIFO_W_Addr_Size3 line 31 in file
		'/home/IC/Final_System/RTL/ASY_FIFO/FIFO_W.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Address_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FIFO_W_Addr_Size3 line 56 in file
		'/home/IC/Final_System/RTL/ASY_FIFO/FIFO_W.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     GW_Ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'BIT_SYNC' instantiated from design 'AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2' with
	the parameters "NUM_STAGES=2,BUS_WIDTH=32'h00000004". (HDL-193)
Warning:  /home/IC/Final_System/RTL/ASY_FIFO/BIT_SYNC.v:29: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/Final_System/RTL/ASY_FIFO/BIT_SYNC.v:34: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/Final_System/RTL/ASY_FIFO/BIT_SYNC.v:42: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine BIT_SYNC_2_00000004 line 23 in file
		'/home/IC/Final_System/RTL/ASY_FIFO/BIT_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_R' instantiated from design 'AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2' with
	the parameters "Addr_Size=3". (HDL-193)

Inferred memory devices in process
	in routine FIFO_R_Addr_Size3 line 29 in file
		'/home/IC/Final_System/RTL/ASY_FIFO/FIFO_R.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Address_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FIFO_R_Addr_Size3 line 52 in file
		'/home/IC/Final_System/RTL/ASY_FIFO/FIFO_R.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     GR_Ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_MEM' instantiated from design 'AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2' with
	the parameters "FIFO_Dipth=8,Data_Width=8,Addr_Size=3". (HDL-193)

Inferred memory devices in process
	in routine FIFO_MEM_Data_Width8_Addr_Size3_FIFO_Dipth8 line 32 in file
		'/home/IC/Final_System/RTL/ASY_FIFO/FIFO_MEM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     memory_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=========================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs | MB |
=========================================================================================
| FIFO_MEM_Data_Width8_Addr_Size3_FIFO_Dipth8/45 |   8    |    8    |      3       | N  |
=========================================================================================
Presto compilation completed successfully.
1
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'SYS_TOP_dft'.
{SYS_TOP_dft}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'SYS_TOP_dft'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (30 designs)              /home/IC/Final_System/DFT/SYS_TOP_dft.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design >> Reports/check_design.rpt
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Oct  1 07:11:00 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     12
    Unconnected ports (LINT-28)                                    10
    Shorted outputs (LINT-31)                                       1
    Constant outputs (LINT-52)                                      1

Cells                                                              27
    Cells do not drive (LINT-1)                                    25
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'Integer_ClkDiv_ratio_Width8', cell 'C149' does not drive any nets. (LINT-1)
Warning: In design 'Integer_ClkDiv_ratio_Width4', cell 'C125' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_Width8', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_Width8', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_Width8', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_Width8', cell 'C368' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_Width8', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_Width8', cell 'C395' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_Width8', cell 'C397' does not drive any nets. (LINT-1)
Warning: In design 'Data_Sampling', cell 'C76' does not drive any nets. (LINT-1)
Warning: In design 'Deserializer_Data_Width8', cell 'C93' does not drive any nets. (LINT-1)
Warning: In design 'Edge_Bit_Counter_Data_Width8', cell 'C102' does not drive any nets. (LINT-1)
Warning: In design 'Edge_Bit_Counter_Data_Width8', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM_Data_Width8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM_Data_Width8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM_Data_Width8', cell 'B_20' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM_Data_Width8', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM_Data_Width8', cell 'C321' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM_Data_Width8', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM_Data_Width8', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM_Data_Width8', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'Serializer_1byte', cell 'C148' does not drive any nets. (LINT-1)
Warning: In design 'Serializer_1byte', cell 'C154' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_W_Addr_Size3', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_R_Addr_Size3', cell 'C56' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP_dft', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP_dft', port 'SI[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP_dft', port 'SI[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP_dft', port 'SI[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP_dft', port 'SI[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP_dft', port 'SO[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP_dft', port 'SO[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP_dft', port 'SO[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP_dft', port 'SO[0]' is not connected to any nets. (LINT-28)
Warning: In design 'Data_Sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'RX_FSM_Data_Width8', output port 'edge_bit_en' is connected directly to output port 'data_samp_en'. (LINT-31)
Warning: In design 'UART_TOP', a pin on submodule 'U1_MUX_4x1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'input_1' is connected to logic 0. 
Warning: In design 'UART_TOP', a pin on submodule 'U1_MUX_4x1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'input_2' is connected to logic 1. 
Warning: In design 'SYS_CTRL_D_Width8_Addr_Size4', output port 'CLK_DIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
################################### Path groups ##############################
puts "###############################################"
###############################################
puts "################ Path groups ##################"
################ Path groups ##################
puts "###############################################"
###############################################
group_path -name INREG -from [all_inputs]
1
group_path -name REGOUT -to [all_outputs]
1
group_path -name INOUT -from [all_inputs] -to [all_outputs]
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source ./cons.tcl
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
#################### Archirecture Scan Chains #########################
puts "###############################################"
###############################################
puts "############ Configure scan chains ############"
############ Configure scan chains ############
puts "###############################################"
###############################################
set_scan_configuration -clock_mixing no_mix  -style multiplexed_flip_flop -replace true -max_length 100  
Accepted scan configuration for modes: all_dft
1
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
#test_ready compile
compile -scan
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 39 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP_dft has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Reg_File_WIDTH8_DEPTH16_ADDR4'
  Processing 'ALU_IN_Width8'
  Processing 'CLK_GATE'
  Processing 'DATA_SYNC_NUM_STAGES2_BUS_WIDTH8'
  Processing 'RST_SYN_NUM_STAGES2_0'
  Processing 'PULSE_GEN'
  Processing 'FIFO_MEM_Data_Width8_Addr_Size3_FIFO_Dipth8'
  Processing 'BIT_SYNC_2_00000004_0'
  Processing 'FIFO_R_Addr_Size3'
  Processing 'FIFO_W_Addr_Size3'
  Processing 'AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2'
  Processing 'FSM'
  Processing 'Serializer_1byte'
  Processing 'Parity_Calc'
  Processing 'MUX_4x1'
  Processing 'UART_TOP'
  Processing 'RX_FSM_Data_Width8'
  Processing 'Stop_Check'
  Processing 'Start_Check'
  Processing 'Parity_Check_Data_Width8'
  Processing 'Edge_Bit_Counter_Data_Width8'
  Processing 'Deserializer_Data_Width8'
  Processing 'Data_Sampling'
  Processing 'UART_RX_TOP_Data_Width8'
  Processing 'RX_CLKDIV_MUX_Width4'
  Processing 'Integer_ClkDiv_ratio_Width4'
  Processing 'Integer_ClkDiv_ratio_Width8'
  Processing 'SYS_CTRL_D_Width8_Addr_Size4'
  Processing 'mux2X1_0'
  Processing 'mux2X1_1'
  Processing 'SYS_TOP_dft'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ALU_IN_Width8_DW_div_uns_0'
  Processing 'ALU_IN_Width8_DW01_sub_0'
  Processing 'ALU_IN_Width8_DW01_add_0'
  Processing 'ALU_IN_Width8_DW01_cmp6_0'
  Processing 'RX_FSM_Data_Width8_DW01_cmp6_0'
  Processing 'RX_FSM_Data_Width8_DW01_add_0'
  Processing 'RX_FSM_Data_Width8_DW01_cmp6_1'
  Processing 'RX_FSM_Data_Width8_DW01_sub_0'
  Processing 'RX_FSM_Data_Width8_DW01_cmp6_2'
  Processing 'RX_FSM_Data_Width8_DW01_dec_0'
  Processing 'Edge_Bit_Counter_Data_Width8_DW01_inc_0'
  Processing 'Edge_Bit_Counter_Data_Width8_DW01_cmp6_0'
  Processing 'Edge_Bit_Counter_Data_Width8_DW01_dec_0'
  Processing 'Deserializer_Data_Width8_DW01_cmp6_0'
  Processing 'Deserializer_Data_Width8_DW01_dec_0'
  Processing 'Data_Sampling_DW01_cmp6_0'
  Processing 'Data_Sampling_DW01_cmp6_1'
  Processing 'Data_Sampling_DW01_cmp6_2'
  Processing 'Data_Sampling_DW01_dec_0'
  Processing 'Data_Sampling_DW01_inc_0'
  Processing 'Integer_ClkDiv_ratio_Width8_DW01_inc_0'
  Processing 'Integer_ClkDiv_ratio_Width8_DW01_cmp6_0'
  Processing 'Integer_ClkDiv_ratio_Width8_DW01_cmp6_1'
  Processing 'Integer_ClkDiv_ratio_Width8_DW01_dec_0'
  Processing 'ALU_IN_Width8_DW02_mult_0'
  Processing 'ALU_IN_Width8_DW01_add_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10   48410.6      0.00       0.0       0.3                          
    0:00:11   48410.6      0.00       0.0       0.3                          
    0:00:11   48410.6      0.00       0.0       0.3                          
    0:00:11   48410.6      0.00       0.0       0.3                          
    0:00:11   48410.6      0.00       0.0       0.3                          
    0:00:13   26113.3      0.00       0.0       0.0                          
    0:00:13   26068.6      0.00       0.0       0.0                          
    0:00:13   26068.6      0.00       0.0       0.0                          
    0:00:13   26068.6      0.00       0.0       0.0                          
    0:00:13   26068.6      0.00       0.0       0.0                          
    0:00:13   26068.6      0.00       0.0       0.0                          
    0:00:13   26068.6      0.00       0.0       0.0                          
    0:00:13   26068.6      0.00       0.0       0.0                          
    0:00:13   26068.6      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:13   26068.6      0.00       0.0       0.0                          
    0:00:13   26068.6      0.00       0.0       0.0                          
    0:00:14   26068.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:14   26068.6      0.00       0.0       0.0                          
    0:00:14   26068.6      0.00       0.0       0.0                          
    0:00:14   25991.0      0.00       0.0       0.0                          
    0:00:15   25969.8      0.00       0.0       0.0                          
    0:00:15   25959.2      0.00       0.0       0.0                          
    0:00:15   25943.9      0.00       0.0       0.0                          
    0:00:15   25940.4      0.00       0.0       0.0                          
    0:00:15   25940.4      0.00       0.0       0.0                          
    0:00:15   25940.4      0.00       0.0       0.0                          
    0:00:15   25922.7      0.00       0.0       0.0                          
    0:00:15   25922.7      0.00       0.0       0.0                          
    0:00:15   25922.7      0.00       0.0       0.0                          
    0:00:15   25922.7      0.00       0.0       0.0                          
    0:00:15   25922.7      0.00       0.0       0.0                          
    0:00:15   25922.7      0.00       0.0       0.0                          
    0:00:15   25926.2      0.00       0.0       0.0                          
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
################################################################### 
# Setting Test Timing Variables
################################################################### 
# Preclock Measure Protocol (default protocol)
set test_default_period 100
100
set test_default_delay 0
0
set test_default_bidir_delay 0
0
set test_default_strobe 20
20
set test_default_strobe_width 0
0
########################## Define DFT Signals ##########################
set_dft_signal -port [get_ports scan_clk]  -type ScanClock   -view existing_dft  -timing {30 60}
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports scan_rst]  -type Reset       -view existing_dft  -active_state 0
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode] -type Constant    -view existing_dft  -active_state 1 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode] -type TestMode    -view spec          -active_state 1 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SE]        -type ScanEnable  -view spec          -active_state 1   -usage scan
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SI]        -type ScanDataIn  -view spec 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SO]        -type ScanDataOut -view spec  
Accepted dft signal specification for modes: all_dft
1
############################# Create Test Protocol #######################
create_test_protocol
In mode: all_dft...

Information: Starting test protocol creation. (TEST-219)
  ...reading user specified clock signals...
Information: Identified system/test clock port scan_clk (30.0,60.0). (TEST-265)
  ...reading user specified asynchronous signals...
Information: Identified active low asynchronous control port scan_rst. (TEST-266)
1
###################### Pre-DFT Design Rule Checking #######################
dft_drc -verbose
In mode: all_dft...
  Pre-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  	...checking for scan equivalents...
  ...checking vector rules...
  ...checking pre-dft rules...

-----------------------------------------------------------------
Begin Other violations...

Warning: Cell U_CLK_GATE/U0_TLATNCAX12M has constant 1 value. (TEST-505)

Other violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 1

-----------------------------------------------------------------

1 OTHER VIOLATION
     1 Cell is constant 1 violation (TEST-505)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 374 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell has constant 1 value
         U_CLK_GATE/U0_TLATNCAX12M
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 373 cells are valid scan cells
         SYS_Cntroller/Stored_Frame2_reg[7]
         SYS_Cntroller/Stored_Frame2_reg[6]
         SYS_Cntroller/Stored_Frame2_reg[5]
         SYS_Cntroller/Stored_Frame2_reg[4]
         SYS_Cntroller/Stored_Frame3_reg[7]
         SYS_Cntroller/Stored_Frame3_reg[6]
         SYS_Cntroller/Stored_Frame3_reg[5]
         SYS_Cntroller/Stored_Frame3_reg[4]
         SYS_Cntroller/Stored_Frame3_reg[3]
         SYS_Cntroller/Stored_Frame3_reg[2]
         SYS_Cntroller/Stored_Frame3_reg[1]
         SYS_Cntroller/Stored_Frame3_reg[0]
         SYS_Cntroller/Stored_Frame1_reg[3]
         SYS_Cntroller/Stored_Frame1_reg[0]
         SYS_Cntroller/Stored_Frame1_reg[4]
         SYS_Cntroller/Stored_Frame2_reg[3]
         SYS_Cntroller/Stored_Frame2_reg[2]
         SYS_Cntroller/Stored_Frame2_reg[1]
         SYS_Cntroller/current_state_reg[0]
         SYS_Cntroller/Stored_Frame1_reg[6]
         SYS_Cntroller/Stored_Frame1_reg[5]
         SYS_Cntroller/Stored_Frame1_reg[2]
         SYS_Cntroller/Stored_Frame1_reg[1]
         SYS_Cntroller/Stored_Frame2_reg[0]
         SYS_Cntroller/current_state_reg[1]
         SYS_Cntroller/current_state_reg[3]
         SYS_Cntroller/current_state_reg[2]
         SYS_Cntroller/Stored_Frame1_reg[7]
         UART_TX_ClkDiv/New_clk_reg
         UART_TX_ClkDiv/Flag_reg
         UART_TX_ClkDiv/Count_reg[6]
         UART_TX_ClkDiv/Count_reg[5]
         UART_TX_ClkDiv/Count_reg[0]
         UART_TX_ClkDiv/Count_reg[4]
         UART_TX_ClkDiv/Count_reg[1]
         UART_TX_ClkDiv/Count_reg[3]
         UART_TX_ClkDiv/Count_reg[2]
         UART_RX_ClkDiv/Flag_reg
         UART_RX_ClkDiv/Count_reg[2]
         UART_RX_ClkDiv/Count_reg[0]
         UART_RX_ClkDiv/Count_reg[1]
         UART_RX_ClkDiv/New_clk_reg
         U0_PULSE_GEN/rcv_flop_reg
         U0_PULSE_GEN/pls_flop_reg
         REF_RST_SYNC/sync_reg_reg[1]
         REF_RST_SYNC/sync_reg_reg[0]
         Data_SYNC/Pulse_FF_Out_reg
         Data_SYNC/en_sync_reg_reg[1]
         Data_SYNC/sync_bus_reg[3]
         Data_SYNC/sync_bus_reg[7]
         Data_SYNC/sync_bus_reg[4]
         Data_SYNC/sync_bus_reg[0]
         Data_SYNC/sync_bus_reg[2]
         Data_SYNC/sync_bus_reg[1]
         Data_SYNC/sync_bus_reg[6]
         Data_SYNC/sync_bus_reg[5]
         Data_SYNC/enable_pulse_d_reg
         Data_SYNC/en_sync_reg_reg[0]
         U0_ALU/ALU_OUT_reg[15]
         U0_ALU/ALU_OUT_reg[14]
         U0_ALU/ALU_OUT_reg[13]
         U0_ALU/ALU_OUT_reg[12]
         U0_ALU/ALU_OUT_reg[11]
         U0_ALU/ALU_OUT_reg[10]
         U0_ALU/ALU_OUT_reg[9]
         U0_ALU/ALU_OUT_reg[8]
         U0_ALU/ALU_OUT_reg[7]
         U0_ALU/ALU_OUT_reg[6]
         U0_ALU/ALU_OUT_reg[5]
         U0_ALU/ALU_OUT_reg[4]
         U0_ALU/ALU_OUT_reg[3]
         U0_ALU/ALU_OUT_reg[2]
         U0_ALU/ALU_OUT_reg[1]
         U0_ALU/ALU_OUT_reg[0]
         U0_ALU/OUT_Valid_reg
         RegFile/memory_reg[13][7]
         RegFile/memory_reg[13][6]
         RegFile/memory_reg[13][5]
         RegFile/memory_reg[13][4]
         RegFile/memory_reg[13][3]
         RegFile/memory_reg[13][2]
         RegFile/memory_reg[13][1]
         RegFile/memory_reg[13][0]
         RegFile/memory_reg[9][7]
         RegFile/memory_reg[9][6]
         RegFile/memory_reg[9][5]
         RegFile/memory_reg[9][4]
         RegFile/memory_reg[9][3]
         RegFile/memory_reg[9][2]
         RegFile/memory_reg[9][1]
         RegFile/memory_reg[9][0]
         RegFile/memory_reg[5][7]
         RegFile/memory_reg[5][6]
         RegFile/memory_reg[5][5]
         RegFile/memory_reg[5][4]
         RegFile/memory_reg[5][3]
         RegFile/memory_reg[5][2]
         RegFile/memory_reg[5][1]
         RegFile/memory_reg[5][0]
         RegFile/memory_reg[15][7]
         RegFile/memory_reg[15][6]
         RegFile/memory_reg[15][5]
         RegFile/memory_reg[15][4]
         RegFile/memory_reg[15][3]
         RegFile/memory_reg[15][2]
         RegFile/memory_reg[15][1]
         RegFile/memory_reg[15][0]
         RegFile/memory_reg[11][7]
         RegFile/memory_reg[11][6]
         RegFile/memory_reg[11][5]
         RegFile/memory_reg[11][4]
         RegFile/memory_reg[11][3]
         RegFile/memory_reg[11][2]
         RegFile/memory_reg[11][1]
         RegFile/memory_reg[11][0]
         RegFile/memory_reg[7][7]
         RegFile/memory_reg[7][6]
         RegFile/memory_reg[7][5]
         RegFile/memory_reg[7][4]
         RegFile/memory_reg[7][3]
         RegFile/memory_reg[7][2]
         RegFile/memory_reg[7][1]
         RegFile/memory_reg[7][0]
         RegFile/memory_reg[14][7]
         RegFile/memory_reg[14][6]
         RegFile/memory_reg[14][5]
         RegFile/memory_reg[14][4]
         RegFile/memory_reg[14][3]
         RegFile/memory_reg[14][2]
         RegFile/memory_reg[14][1]
         RegFile/memory_reg[14][0]
         RegFile/memory_reg[10][7]
         RegFile/memory_reg[10][6]
         RegFile/memory_reg[10][5]
         RegFile/memory_reg[10][4]
         RegFile/memory_reg[10][3]
         RegFile/memory_reg[10][2]
         RegFile/memory_reg[10][1]
         RegFile/memory_reg[10][0]
         RegFile/memory_reg[6][7]
         RegFile/memory_reg[6][6]
         RegFile/memory_reg[6][5]
         RegFile/memory_reg[6][4]
         RegFile/memory_reg[6][3]
         RegFile/memory_reg[6][2]
         RegFile/memory_reg[6][1]
         RegFile/memory_reg[6][0]
         RegFile/memory_reg[12][7]
         RegFile/memory_reg[12][6]
         RegFile/memory_reg[12][5]
         RegFile/memory_reg[12][4]
         RegFile/memory_reg[12][3]
         RegFile/memory_reg[12][2]
         RegFile/memory_reg[12][1]
         RegFile/memory_reg[12][0]
         RegFile/memory_reg[8][7]
         RegFile/memory_reg[8][6]
         RegFile/memory_reg[8][5]
         RegFile/memory_reg[8][4]
         RegFile/memory_reg[8][3]
         RegFile/memory_reg[8][2]
         RegFile/memory_reg[8][1]
         RegFile/memory_reg[8][0]
         RegFile/memory_reg[4][7]
         RegFile/memory_reg[4][6]
         RegFile/memory_reg[4][5]
         RegFile/memory_reg[4][4]
         RegFile/memory_reg[4][3]
         RegFile/memory_reg[4][2]
         RegFile/memory_reg[4][1]
         RegFile/memory_reg[4][0]
         RegFile/RdData_reg[7]
         RegFile/RdData_reg[6]
         RegFile/RdData_reg[5]
         RegFile/RdData_reg[4]
         RegFile/RdData_reg[3]
         RegFile/RdData_reg[2]
         RegFile/RdData_reg[1]
         RegFile/RdData_reg[0]
         RegFile/RdData_VLD_reg
         RegFile/memory_reg[3][0]
         RegFile/memory_reg[2][0]
         RegFile/memory_reg[2][1]
         RegFile/memory_reg[1][7]
         RegFile/memory_reg[1][6]
         RegFile/memory_reg[1][1]
         RegFile/memory_reg[0][7]
         RegFile/memory_reg[0][6]
         RegFile/memory_reg[0][5]
         RegFile/memory_reg[0][4]
         RegFile/memory_reg[0][3]
         RegFile/memory_reg[0][2]
         RegFile/memory_reg[0][1]
         RegFile/memory_reg[0][0]
         RegFile/memory_reg[1][4]
         RegFile/memory_reg[1][5]
         RegFile/memory_reg[3][7]
         RegFile/memory_reg[3][6]
         RegFile/memory_reg[3][2]
         RegFile/memory_reg[3][3]
         RegFile/memory_reg[3][4]
         RegFile/memory_reg[3][5]
         RegFile/memory_reg[3][1]
         RegFile/memory_reg[2][7]
         RegFile/memory_reg[2][3]
         RegFile/memory_reg[2][4]
         RegFile/memory_reg[2][2]
         RegFile/memory_reg[2][6]
         RegFile/memory_reg[1][2]
         RegFile/memory_reg[1][3]
         RegFile/memory_reg[1][0]
         RegFile/memory_reg[2][5]
         UART_RX/U1/Samples_reg[2]
         UART_RX/U1/Samples_reg[1]
         UART_RX/U1/Samples_reg[0]
         UART_RX/U1/Sampeld_Bit_reg
         UART_RX/U2/P_out_reg[5]
         UART_RX/U2/P_out_reg[1]
         UART_RX/U2/P_out_reg[4]
         UART_RX/U2/P_out_reg[0]
         UART_RX/U2/P_out_reg[3]
         UART_RX/U2/P_out_reg[2]
         UART_RX/U2/P_out_reg[6]
         UART_RX/U2/P_out_reg[7]
         UART_RX/U2/N_reg[0]
         UART_RX/U2/N_reg[2]
         UART_RX/U2/N_reg[1]
         UART_RX/U2/N_reg[3]
         UART_RX/U3/Bit_Count_reg[2]
         UART_RX/U3/Bit_Count_reg[3]
         UART_RX/U3/Bit_Count_reg[1]
         UART_RX/U3/Bit_Count_reg[0]
         UART_RX/U3/Edge_Count_reg[5]
         UART_RX/U3/Edge_Count_reg[0]
         UART_RX/U3/Edge_Count_reg[4]
         UART_RX/U3/Edge_Count_reg[1]
         UART_RX/U3/Edge_Count_reg[3]
         UART_RX/U3/Edge_Count_reg[2]
         UART_RX/U4/Calc_parity_reg
         UART_RX/U4/par_err_reg
         UART_RX/U5/Str_err_reg
         UART_RX/U6/Stp_err_reg
         UART_RX/U7/current_state_reg[2]
         UART_RX/U7/current_state_reg[0]
         UART_RX/U7/current_state_reg[1]
         UART_RX/U7/Stop_Error_reg
         UART_RX/U7/Parity_Error_reg
         UART_RX/U7/Data_Valid_reg
         UART_TX/U1_MUX_4x1/OUT_reg
         UART_TX/U2_Parity_Calc/par_bit_reg
         UART_TX/U2_Parity_Calc/DATA_V_reg[5]
         UART_TX/U2_Parity_Calc/DATA_V_reg[1]
         UART_TX/U2_Parity_Calc/DATA_V_reg[4]
         UART_TX/U2_Parity_Calc/DATA_V_reg[0]
         UART_TX/U2_Parity_Calc/DATA_V_reg[2]
         UART_TX/U2_Parity_Calc/DATA_V_reg[3]
         UART_TX/U2_Parity_Calc/DATA_V_reg[6]
         UART_TX/U2_Parity_Calc/DATA_V_reg[7]
         UART_TX/U3_Serializer/S_R_Data_reg[6]
         UART_TX/U3_Serializer/S_R_Data_reg[5]
         UART_TX/U3_Serializer/S_R_Data_reg[4]
         UART_TX/U3_Serializer/S_R_Data_reg[3]
         UART_TX/U3_Serializer/S_R_Data_reg[2]
         UART_TX/U3_Serializer/S_R_Data_reg[1]
         UART_TX/U3_Serializer/S_R_Data_reg[0]
         UART_TX/U3_Serializer/S_R_Data_reg[7]
         UART_TX/U3_Serializer/counter_reg[3]
         UART_TX/U3_Serializer/counter_reg[1]
         UART_TX/U3_Serializer/counter_reg[0]
         UART_TX/U3_Serializer/counter_reg[2]
         UART_TX/U3_Serializer/ser_done_reg
         UART_TX/U4_FSM/Basy_reg
         UART_TX/U4_FSM/current_state_reg[0]
         UART_TX/U4_FSM/current_state_reg[1]
         UART_TX/U4_FSM/current_state_reg[2]
         UART_FIFO/U0_FIFO_W/Address_reg[3]
         UART_FIFO/U0_FIFO_W/Address_reg[2]
         UART_FIFO/U0_FIFO_W/GW_Ptr_reg[3]
         UART_FIFO/U0_FIFO_W/GW_Ptr_reg[2]
         UART_FIFO/U0_FIFO_W/GW_Ptr_reg[1]
         UART_FIFO/U0_FIFO_W/GW_Ptr_reg[0]
         UART_FIFO/U0_FIFO_W/Address_reg[1]
         UART_FIFO/U0_FIFO_W/Address_reg[0]
         UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][1]
         UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][1]
         UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][1]
         UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][0]
         UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][0]
         UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][0]
         UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][0]
         UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][1]
         UART_FIFO/U2_FIFO_R/Address_reg[3]
         UART_FIFO/U2_FIFO_R/Address_reg[0]
         UART_FIFO/U2_FIFO_R/Address_reg[2]
         UART_FIFO/U2_FIFO_R/GR_Ptr_reg[3]
         UART_FIFO/U2_FIFO_R/GR_Ptr_reg[2]
         UART_FIFO/U2_FIFO_R/GR_Ptr_reg[1]
         UART_FIFO/U2_FIFO_R/GR_Ptr_reg[0]
         UART_FIFO/U2_FIFO_R/Address_reg[1]
         UART_FIFO/U4_FIFO_MEM/memory_reg[1][7]
         UART_FIFO/U4_FIFO_MEM/memory_reg[1][6]
         UART_FIFO/U4_FIFO_MEM/memory_reg[1][5]
         UART_FIFO/U4_FIFO_MEM/memory_reg[1][4]
         UART_FIFO/U4_FIFO_MEM/memory_reg[1][3]
         UART_FIFO/U4_FIFO_MEM/memory_reg[1][2]
         UART_FIFO/U4_FIFO_MEM/memory_reg[1][1]
         UART_FIFO/U4_FIFO_MEM/memory_reg[1][0]
         UART_FIFO/U4_FIFO_MEM/memory_reg[5][7]
         UART_FIFO/U4_FIFO_MEM/memory_reg[5][6]
         UART_FIFO/U4_FIFO_MEM/memory_reg[5][5]
         UART_FIFO/U4_FIFO_MEM/memory_reg[5][4]
         UART_FIFO/U4_FIFO_MEM/memory_reg[5][3]
         UART_FIFO/U4_FIFO_MEM/memory_reg[5][2]
         UART_FIFO/U4_FIFO_MEM/memory_reg[5][1]
         UART_FIFO/U4_FIFO_MEM/memory_reg[5][0]
         UART_FIFO/U4_FIFO_MEM/memory_reg[3][7]
         UART_FIFO/U4_FIFO_MEM/memory_reg[3][6]
         UART_FIFO/U4_FIFO_MEM/memory_reg[3][5]
         UART_FIFO/U4_FIFO_MEM/memory_reg[3][4]
         UART_FIFO/U4_FIFO_MEM/memory_reg[3][3]
         UART_FIFO/U4_FIFO_MEM/memory_reg[3][2]
         UART_FIFO/U4_FIFO_MEM/memory_reg[3][1]
         UART_FIFO/U4_FIFO_MEM/memory_reg[3][0]
         UART_FIFO/U4_FIFO_MEM/memory_reg[7][7]
         UART_FIFO/U4_FIFO_MEM/memory_reg[7][6]
         UART_FIFO/U4_FIFO_MEM/memory_reg[7][5]
         UART_FIFO/U4_FIFO_MEM/memory_reg[7][4]
         UART_FIFO/U4_FIFO_MEM/memory_reg[7][3]
         UART_FIFO/U4_FIFO_MEM/memory_reg[7][2]
         UART_FIFO/U4_FIFO_MEM/memory_reg[7][1]
         UART_FIFO/U4_FIFO_MEM/memory_reg[7][0]
         UART_FIFO/U4_FIFO_MEM/memory_reg[2][7]
         UART_FIFO/U4_FIFO_MEM/memory_reg[2][6]
         UART_FIFO/U4_FIFO_MEM/memory_reg[2][5]
         UART_FIFO/U4_FIFO_MEM/memory_reg[2][4]
         UART_FIFO/U4_FIFO_MEM/memory_reg[2][3]
         UART_FIFO/U4_FIFO_MEM/memory_reg[2][2]
         UART_FIFO/U4_FIFO_MEM/memory_reg[2][1]
         UART_FIFO/U4_FIFO_MEM/memory_reg[2][0]
         UART_FIFO/U4_FIFO_MEM/memory_reg[6][7]
         UART_FIFO/U4_FIFO_MEM/memory_reg[6][6]
         UART_FIFO/U4_FIFO_MEM/memory_reg[6][5]
         UART_FIFO/U4_FIFO_MEM/memory_reg[6][4]
         UART_FIFO/U4_FIFO_MEM/memory_reg[6][3]
         UART_FIFO/U4_FIFO_MEM/memory_reg[6][2]
         UART_FIFO/U4_FIFO_MEM/memory_reg[6][1]
         UART_FIFO/U4_FIFO_MEM/memory_reg[6][0]
         UART_FIFO/U4_FIFO_MEM/memory_reg[0][7]
         UART_FIFO/U4_FIFO_MEM/memory_reg[0][6]
         UART_FIFO/U4_FIFO_MEM/memory_reg[0][5]
         UART_FIFO/U4_FIFO_MEM/memory_reg[0][4]
         UART_FIFO/U4_FIFO_MEM/memory_reg[0][3]
         UART_FIFO/U4_FIFO_MEM/memory_reg[0][2]
         UART_FIFO/U4_FIFO_MEM/memory_reg[0][1]
         UART_FIFO/U4_FIFO_MEM/memory_reg[0][0]
         UART_FIFO/U4_FIFO_MEM/memory_reg[4][7]
         UART_FIFO/U4_FIFO_MEM/memory_reg[4][6]
         UART_FIFO/U4_FIFO_MEM/memory_reg[4][5]
         UART_FIFO/U4_FIFO_MEM/memory_reg[4][4]
         UART_FIFO/U4_FIFO_MEM/memory_reg[4][3]
         UART_FIFO/U4_FIFO_MEM/memory_reg[4][2]
         UART_FIFO/U4_FIFO_MEM/memory_reg[4][1]
         UART_FIFO/U4_FIFO_MEM/memory_reg[4][0]
         UART_RST_SYNC/sync_reg_reg[0]
         UART_RST_SYNC/sync_reg_reg[1]
         UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][1]
         UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][1]
         UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][1]
         UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][1]
         UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][0]
         UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][0]
         UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][0]
         UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][0]

Information: Test design rule checking completed. (TEST-123)
1
############################# Preview DFT ##############################
preview_dft -show scan_summary
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains

****************************************
Preview_dft report
For    : 'Insert_dft' command
Design : SYS_TOP_dft
Version: K-2015.06
Date   : Wed Oct  1 07:11:31 2025
****************************************

Number of chains: 4
Scan methodology: full_scan
Scan style: multiplexed_flip_flop
Clock domain: no_mix

Chain      Scan Ports (si --> so)        # of Cells   Inst/Chain               Clock (port, time, edge)
-----      ----------------------        ----------   ----------               ------------------------
S 1        SI[3] -->  SO[3]                      94   Data_SYNC/Pulse_FF_Out_reg
                            (scan_clk, 30.0, rising) 
S 2        SI[2] -->  SO[2]                      93   RegFile/memory_reg[8][7] (scan_clk, 30.0, rising) 
S 3        SI[1] -->  SO[1]                      93   U0_ALU/ALU_OUT_reg[8]    (scan_clk, 30.0, rising) 
S 4        SI[0] -->  SO[0]                      93   UART_FIFO/U4_FIFO_MEM/memory_reg[6][2]
                            (scan_clk, 30.0, rising) 
1
############################# Insert DFT ###############################
insert_dft
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains
  Routing Scan Chains
  Routing Global Signals
  Mapping New Logic
Resetting current test mode
  Beginning Mapping Optimizations
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:35   25943.9      0.00       0.0      16.8 SE                       
    0:00:35   25943.9      0.00       0.0      16.8 SE                       
    0:00:35   25943.9      0.00       0.0      16.8 SE                       
    0:00:35   25943.9      0.00       0.0      16.8 SE                       
    0:00:35   25954.5      0.00       0.0      15.8 net12163                 
    0:00:35   25954.5      0.00       0.0      15.8 net12163                 
    0:00:35   25954.5      0.00       0.0      15.8 net12163                 
    0:00:35   25954.5      0.00       0.0      15.8 net12163                 
    0:00:35   25963.9      0.00       0.0      13.7 net12171                 
    0:00:35   25982.7      0.00       0.0      10.5 net12161                 
    0:00:35   25982.7      0.00       0.0      10.5 net12161                 
    0:00:35   25982.7      0.00       0.0      10.5 net12161                 
    0:00:35   25982.7      0.00       0.0      10.5 net12161                 
    0:00:35   25993.3      0.00       0.0       9.0 net12164                 
    0:00:35   25993.3      0.00       0.0       9.0 net12164                 
    0:00:35   25993.3      0.00       0.0       9.0 net12164                 
    0:00:35   25989.8      0.00       0.0       8.4 net12183                 
    0:00:35   25986.2      0.00       0.0       7.8 net12162                 
    0:00:35   25986.2      0.00       0.0       7.8 net12162                 
    0:00:35   25986.2      0.00       0.0       7.8 net12162                 
    0:00:35   25995.7      0.00       0.0       7.7 net12184                 
    0:00:35   26005.1      0.00       0.0       7.7 net12178                 
    0:00:35   26005.1      0.00       0.0       7.7 net12178                 
    0:00:35   25992.1      0.00       0.0       6.0 net12176                 
    0:00:35   25995.7      0.00       0.0       5.7 SE                       
    0:00:35   26005.1      0.00       0.0       5.1 net12192                 
    0:00:35   25995.7      0.00       0.0       4.9 net12190                 
    0:00:35   26033.3      0.00       0.0       1.4 RegFile/test_se          
    0:00:35   26033.3      0.00       0.0       1.4 RegFile/test_se          
    0:00:35   26033.3      0.00       0.0       1.4 RegFile/test_se          
    0:00:35   26051.0      0.00       0.0       0.4 UART_FIFO/U4_FIFO_MEM/test_se
    0:00:35   26051.0      0.00       0.0       0.4 UART_FIFO/U4_FIFO_MEM/test_se
    0:00:35   26051.0      0.00       0.0       0.4 UART_FIFO/U4_FIFO_MEM/test_se
    0:00:35   26060.4      0.00       0.0       0.3 UART_TX_O                
    0:00:35   26067.4      0.00       0.0       0.2 UART_RX/U2/test_se       
    0:00:35   26067.4      0.00       0.0       0.2 RegFile/net12197         


  Beginning Phase 2 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------

1
######################## Optimize Logic post DFT #######################
compile -scan -incremental
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)

Information: There are 54 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP_dft has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
  Selecting implementations
  Selecting implementations

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04   26063.9      0.00       0.0       0.2                          
    0:00:04   26063.9      0.00       0.0       0.2                          
    0:00:07   26063.9      0.00       0.0       0.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07   26063.9      0.00       0.0       0.2                          
    0:00:07   26062.7      0.00       0.0       0.0                          
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
###################### Design Rule Checking post DFT ###################
dft_drc -verbose -coverage_estimate
In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
Begin Other violations...

Warning: Cell U_CLK_GATE/U0_TLATNCAX12M has constant 1 value. (TEST-505)

Other violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 1

-----------------------------------------------------------------

1 OTHER VIOLATION
     1 Cell is constant 1 violation (TEST-505)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 374 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell has constant 1 value
         U_CLK_GATE/U0_TLATNCAX12M
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 373 cells are valid scan cells
         SYS_Cntroller/Stored_Frame2_reg[7]
         SYS_Cntroller/Stored_Frame2_reg[6]
         SYS_Cntroller/Stored_Frame2_reg[5]
         SYS_Cntroller/Stored_Frame2_reg[4]
         SYS_Cntroller/Stored_Frame3_reg[7]
         SYS_Cntroller/Stored_Frame3_reg[6]
         SYS_Cntroller/Stored_Frame3_reg[5]
         SYS_Cntroller/Stored_Frame3_reg[4]
         SYS_Cntroller/Stored_Frame3_reg[3]
         SYS_Cntroller/Stored_Frame3_reg[2]
         SYS_Cntroller/Stored_Frame3_reg[1]
         SYS_Cntroller/Stored_Frame3_reg[0]
         SYS_Cntroller/Stored_Frame1_reg[3]
         SYS_Cntroller/Stored_Frame1_reg[0]
         SYS_Cntroller/Stored_Frame1_reg[4]
         SYS_Cntroller/Stored_Frame2_reg[3]
         SYS_Cntroller/Stored_Frame2_reg[2]
         SYS_Cntroller/Stored_Frame2_reg[1]
         SYS_Cntroller/current_state_reg[0]
         SYS_Cntroller/Stored_Frame1_reg[6]
         SYS_Cntroller/Stored_Frame1_reg[5]
         SYS_Cntroller/Stored_Frame1_reg[2]
         SYS_Cntroller/Stored_Frame1_reg[1]
         SYS_Cntroller/Stored_Frame2_reg[0]
         SYS_Cntroller/current_state_reg[1]
         SYS_Cntroller/current_state_reg[3]
         SYS_Cntroller/current_state_reg[2]
         SYS_Cntroller/Stored_Frame1_reg[7]
         UART_TX_ClkDiv/New_clk_reg
         UART_TX_ClkDiv/Flag_reg
         UART_TX_ClkDiv/Count_reg[6]
         UART_TX_ClkDiv/Count_reg[5]
         UART_TX_ClkDiv/Count_reg[0]
         UART_TX_ClkDiv/Count_reg[4]
         UART_TX_ClkDiv/Count_reg[1]
         UART_TX_ClkDiv/Count_reg[3]
         UART_TX_ClkDiv/Count_reg[2]
         UART_RX_ClkDiv/Flag_reg
         UART_RX_ClkDiv/Count_reg[2]
         UART_RX_ClkDiv/Count_reg[0]
         UART_RX_ClkDiv/Count_reg[1]
         UART_RX_ClkDiv/New_clk_reg
         U0_PULSE_GEN/rcv_flop_reg
         U0_PULSE_GEN/pls_flop_reg
         REF_RST_SYNC/sync_reg_reg[1]
         REF_RST_SYNC/sync_reg_reg[0]
         UART_RST_SYNC/sync_reg_reg[0]
         UART_RST_SYNC/sync_reg_reg[1]
         Data_SYNC/Pulse_FF_Out_reg
         Data_SYNC/en_sync_reg_reg[1]
         Data_SYNC/sync_bus_reg[3]
         Data_SYNC/sync_bus_reg[7]
         Data_SYNC/sync_bus_reg[4]
         Data_SYNC/sync_bus_reg[0]
         Data_SYNC/sync_bus_reg[2]
         Data_SYNC/sync_bus_reg[1]
         Data_SYNC/sync_bus_reg[6]
         Data_SYNC/sync_bus_reg[5]
         Data_SYNC/enable_pulse_d_reg
         Data_SYNC/en_sync_reg_reg[0]
         U0_ALU/ALU_OUT_reg[15]
         U0_ALU/ALU_OUT_reg[14]
         U0_ALU/ALU_OUT_reg[13]
         U0_ALU/ALU_OUT_reg[12]
         U0_ALU/ALU_OUT_reg[11]
         U0_ALU/ALU_OUT_reg[10]
         U0_ALU/ALU_OUT_reg[9]
         U0_ALU/ALU_OUT_reg[8]
         U0_ALU/ALU_OUT_reg[7]
         U0_ALU/ALU_OUT_reg[6]
         U0_ALU/ALU_OUT_reg[5]
         U0_ALU/ALU_OUT_reg[4]
         U0_ALU/ALU_OUT_reg[3]
         U0_ALU/ALU_OUT_reg[2]
         U0_ALU/ALU_OUT_reg[1]
         U0_ALU/ALU_OUT_reg[0]
         U0_ALU/OUT_Valid_reg
         RegFile/memory_reg[13][7]
         RegFile/memory_reg[13][6]
         RegFile/memory_reg[13][5]
         RegFile/memory_reg[13][4]
         RegFile/memory_reg[13][3]
         RegFile/memory_reg[13][2]
         RegFile/memory_reg[13][1]
         RegFile/memory_reg[13][0]
         RegFile/memory_reg[9][7]
         RegFile/memory_reg[9][6]
         RegFile/memory_reg[9][5]
         RegFile/memory_reg[9][4]
         RegFile/memory_reg[9][3]
         RegFile/memory_reg[9][2]
         RegFile/memory_reg[9][1]
         RegFile/memory_reg[9][0]
         RegFile/memory_reg[5][7]
         RegFile/memory_reg[5][6]
         RegFile/memory_reg[5][5]
         RegFile/memory_reg[5][4]
         RegFile/memory_reg[5][3]
         RegFile/memory_reg[5][2]
         RegFile/memory_reg[5][1]
         RegFile/memory_reg[5][0]
         RegFile/memory_reg[15][7]
         RegFile/memory_reg[15][6]
         RegFile/memory_reg[15][5]
         RegFile/memory_reg[15][4]
         RegFile/memory_reg[15][3]
         RegFile/memory_reg[15][2]
         RegFile/memory_reg[15][1]
         RegFile/memory_reg[15][0]
         RegFile/memory_reg[11][7]
         RegFile/memory_reg[11][6]
         RegFile/memory_reg[11][5]
         RegFile/memory_reg[11][4]
         RegFile/memory_reg[11][3]
         RegFile/memory_reg[11][2]
         RegFile/memory_reg[11][1]
         RegFile/memory_reg[11][0]
         RegFile/memory_reg[7][7]
         RegFile/memory_reg[7][6]
         RegFile/memory_reg[7][5]
         RegFile/memory_reg[7][4]
         RegFile/memory_reg[7][3]
         RegFile/memory_reg[7][2]
         RegFile/memory_reg[7][1]
         RegFile/memory_reg[7][0]
         RegFile/memory_reg[14][7]
         RegFile/memory_reg[14][6]
         RegFile/memory_reg[14][5]
         RegFile/memory_reg[14][4]
         RegFile/memory_reg[14][3]
         RegFile/memory_reg[14][2]
         RegFile/memory_reg[14][1]
         RegFile/memory_reg[14][0]
         RegFile/memory_reg[10][7]
         RegFile/memory_reg[10][6]
         RegFile/memory_reg[10][5]
         RegFile/memory_reg[10][4]
         RegFile/memory_reg[10][3]
         RegFile/memory_reg[10][2]
         RegFile/memory_reg[10][1]
         RegFile/memory_reg[10][0]
         RegFile/memory_reg[6][7]
         RegFile/memory_reg[6][6]
         RegFile/memory_reg[6][5]
         RegFile/memory_reg[6][4]
         RegFile/memory_reg[6][3]
         RegFile/memory_reg[6][2]
         RegFile/memory_reg[6][1]
         RegFile/memory_reg[6][0]
         RegFile/memory_reg[12][7]
         RegFile/memory_reg[12][6]
         RegFile/memory_reg[12][5]
         RegFile/memory_reg[12][4]
         RegFile/memory_reg[12][3]
         RegFile/memory_reg[12][2]
         RegFile/memory_reg[12][1]
         RegFile/memory_reg[12][0]
         RegFile/memory_reg[8][7]
         RegFile/memory_reg[8][6]
         RegFile/memory_reg[8][5]
         RegFile/memory_reg[8][4]
         RegFile/memory_reg[8][3]
         RegFile/memory_reg[8][2]
         RegFile/memory_reg[8][1]
         RegFile/memory_reg[8][0]
         RegFile/memory_reg[4][7]
         RegFile/memory_reg[4][6]
         RegFile/memory_reg[4][5]
         RegFile/memory_reg[4][4]
         RegFile/memory_reg[4][3]
         RegFile/memory_reg[4][2]
         RegFile/memory_reg[4][1]
         RegFile/memory_reg[4][0]
         RegFile/RdData_reg[7]
         RegFile/RdData_reg[6]
         RegFile/RdData_reg[5]
         RegFile/RdData_reg[4]
         RegFile/RdData_reg[3]
         RegFile/RdData_reg[2]
         RegFile/RdData_reg[1]
         RegFile/RdData_reg[0]
         RegFile/RdData_VLD_reg
         RegFile/memory_reg[3][0]
         RegFile/memory_reg[2][0]
         RegFile/memory_reg[2][1]
         RegFile/memory_reg[1][7]
         RegFile/memory_reg[1][6]
         RegFile/memory_reg[1][1]
         RegFile/memory_reg[0][7]
         RegFile/memory_reg[0][6]
         RegFile/memory_reg[0][5]
         RegFile/memory_reg[0][4]
         RegFile/memory_reg[0][3]
         RegFile/memory_reg[0][2]
         RegFile/memory_reg[0][1]
         RegFile/memory_reg[0][0]
         RegFile/memory_reg[1][4]
         RegFile/memory_reg[1][5]
         RegFile/memory_reg[3][7]
         RegFile/memory_reg[3][6]
         RegFile/memory_reg[3][2]
         RegFile/memory_reg[3][3]
         RegFile/memory_reg[3][4]
         RegFile/memory_reg[3][5]
         RegFile/memory_reg[3][1]
         RegFile/memory_reg[2][7]
         RegFile/memory_reg[2][3]
         RegFile/memory_reg[2][4]
         RegFile/memory_reg[2][2]
         RegFile/memory_reg[2][6]
         RegFile/memory_reg[1][2]
         RegFile/memory_reg[1][3]
         RegFile/memory_reg[1][0]
         RegFile/memory_reg[2][5]
         UART_RX/U1/Samples_reg[2]
         UART_RX/U1/Samples_reg[1]
         UART_RX/U1/Samples_reg[0]
         UART_RX/U1/Sampeld_Bit_reg
         UART_RX/U2/P_out_reg[5]
         UART_RX/U2/P_out_reg[1]
         UART_RX/U2/P_out_reg[4]
         UART_RX/U2/P_out_reg[0]
         UART_RX/U2/P_out_reg[3]
         UART_RX/U2/P_out_reg[2]
         UART_RX/U2/P_out_reg[6]
         UART_RX/U2/P_out_reg[7]
         UART_RX/U2/N_reg[0]
         UART_RX/U2/N_reg[2]
         UART_RX/U2/N_reg[1]
         UART_RX/U2/N_reg[3]
         UART_RX/U3/Bit_Count_reg[2]
         UART_RX/U3/Bit_Count_reg[3]
         UART_RX/U3/Bit_Count_reg[1]
         UART_RX/U3/Bit_Count_reg[0]
         UART_RX/U3/Edge_Count_reg[5]
         UART_RX/U3/Edge_Count_reg[0]
         UART_RX/U3/Edge_Count_reg[4]
         UART_RX/U3/Edge_Count_reg[1]
         UART_RX/U3/Edge_Count_reg[3]
         UART_RX/U3/Edge_Count_reg[2]
         UART_RX/U4/Calc_parity_reg
         UART_RX/U4/par_err_reg
         UART_RX/U5/Str_err_reg
         UART_RX/U6/Stp_err_reg
         UART_RX/U7/current_state_reg[2]
         UART_RX/U7/current_state_reg[0]
         UART_RX/U7/current_state_reg[1]
         UART_RX/U7/Stop_Error_reg
         UART_RX/U7/Parity_Error_reg
         UART_RX/U7/Data_Valid_reg
         UART_TX/U1_MUX_4x1/OUT_reg
         UART_TX/U2_Parity_Calc/par_bit_reg
         UART_TX/U2_Parity_Calc/DATA_V_reg[5]
         UART_TX/U2_Parity_Calc/DATA_V_reg[1]
         UART_TX/U2_Parity_Calc/DATA_V_reg[4]
         UART_TX/U2_Parity_Calc/DATA_V_reg[0]
         UART_TX/U2_Parity_Calc/DATA_V_reg[2]
         UART_TX/U2_Parity_Calc/DATA_V_reg[3]
         UART_TX/U2_Parity_Calc/DATA_V_reg[6]
         UART_TX/U2_Parity_Calc/DATA_V_reg[7]
         UART_TX/U3_Serializer/S_R_Data_reg[6]
         UART_TX/U3_Serializer/S_R_Data_reg[5]
         UART_TX/U3_Serializer/S_R_Data_reg[4]
         UART_TX/U3_Serializer/S_R_Data_reg[3]
         UART_TX/U3_Serializer/S_R_Data_reg[2]
         UART_TX/U3_Serializer/S_R_Data_reg[1]
         UART_TX/U3_Serializer/S_R_Data_reg[0]
         UART_TX/U3_Serializer/S_R_Data_reg[7]
         UART_TX/U3_Serializer/counter_reg[3]
         UART_TX/U3_Serializer/counter_reg[1]
         UART_TX/U3_Serializer/counter_reg[0]
         UART_TX/U3_Serializer/counter_reg[2]
         UART_TX/U3_Serializer/ser_done_reg
         UART_TX/U4_FSM/Basy_reg
         UART_TX/U4_FSM/current_state_reg[0]
         UART_TX/U4_FSM/current_state_reg[1]
         UART_TX/U4_FSM/current_state_reg[2]
         UART_FIFO/U0_FIFO_W/Address_reg[3]
         UART_FIFO/U0_FIFO_W/Address_reg[2]
         UART_FIFO/U0_FIFO_W/GW_Ptr_reg[3]
         UART_FIFO/U0_FIFO_W/GW_Ptr_reg[2]
         UART_FIFO/U0_FIFO_W/GW_Ptr_reg[1]
         UART_FIFO/U0_FIFO_W/GW_Ptr_reg[0]
         UART_FIFO/U0_FIFO_W/Address_reg[1]
         UART_FIFO/U0_FIFO_W/Address_reg[0]
         UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][1]
         UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][1]
         UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][1]
         UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][0]
         UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][0]
         UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][0]
         UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][0]
         UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][1]
         UART_FIFO/U2_FIFO_R/Address_reg[3]
         UART_FIFO/U2_FIFO_R/Address_reg[0]
         UART_FIFO/U2_FIFO_R/Address_reg[2]
         UART_FIFO/U2_FIFO_R/GR_Ptr_reg[3]
         UART_FIFO/U2_FIFO_R/GR_Ptr_reg[2]
         UART_FIFO/U2_FIFO_R/GR_Ptr_reg[1]
         UART_FIFO/U2_FIFO_R/GR_Ptr_reg[0]
         UART_FIFO/U2_FIFO_R/Address_reg[1]
         UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][1]
         UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][1]
         UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][1]
         UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][1]
         UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][0]
         UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][0]
         UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][0]
         UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][0]
         UART_FIFO/U4_FIFO_MEM/memory_reg[1][7]
         UART_FIFO/U4_FIFO_MEM/memory_reg[1][6]
         UART_FIFO/U4_FIFO_MEM/memory_reg[1][5]
         UART_FIFO/U4_FIFO_MEM/memory_reg[1][4]
         UART_FIFO/U4_FIFO_MEM/memory_reg[1][3]
         UART_FIFO/U4_FIFO_MEM/memory_reg[1][2]
         UART_FIFO/U4_FIFO_MEM/memory_reg[1][1]
         UART_FIFO/U4_FIFO_MEM/memory_reg[1][0]
         UART_FIFO/U4_FIFO_MEM/memory_reg[5][7]
         UART_FIFO/U4_FIFO_MEM/memory_reg[5][6]
         UART_FIFO/U4_FIFO_MEM/memory_reg[5][5]
         UART_FIFO/U4_FIFO_MEM/memory_reg[5][4]
         UART_FIFO/U4_FIFO_MEM/memory_reg[5][3]
         UART_FIFO/U4_FIFO_MEM/memory_reg[5][2]
         UART_FIFO/U4_FIFO_MEM/memory_reg[5][1]
         UART_FIFO/U4_FIFO_MEM/memory_reg[5][0]
         UART_FIFO/U4_FIFO_MEM/memory_reg[3][7]
         UART_FIFO/U4_FIFO_MEM/memory_reg[3][6]
         UART_FIFO/U4_FIFO_MEM/memory_reg[3][5]
         UART_FIFO/U4_FIFO_MEM/memory_reg[3][4]
         UART_FIFO/U4_FIFO_MEM/memory_reg[3][3]
         UART_FIFO/U4_FIFO_MEM/memory_reg[3][2]
         UART_FIFO/U4_FIFO_MEM/memory_reg[3][1]
         UART_FIFO/U4_FIFO_MEM/memory_reg[3][0]
         UART_FIFO/U4_FIFO_MEM/memory_reg[7][7]
         UART_FIFO/U4_FIFO_MEM/memory_reg[7][6]
         UART_FIFO/U4_FIFO_MEM/memory_reg[7][5]
         UART_FIFO/U4_FIFO_MEM/memory_reg[7][4]
         UART_FIFO/U4_FIFO_MEM/memory_reg[7][3]
         UART_FIFO/U4_FIFO_MEM/memory_reg[7][2]
         UART_FIFO/U4_FIFO_MEM/memory_reg[7][1]
         UART_FIFO/U4_FIFO_MEM/memory_reg[7][0]
         UART_FIFO/U4_FIFO_MEM/memory_reg[2][7]
         UART_FIFO/U4_FIFO_MEM/memory_reg[2][6]
         UART_FIFO/U4_FIFO_MEM/memory_reg[2][5]
         UART_FIFO/U4_FIFO_MEM/memory_reg[2][4]
         UART_FIFO/U4_FIFO_MEM/memory_reg[2][3]
         UART_FIFO/U4_FIFO_MEM/memory_reg[2][2]
         UART_FIFO/U4_FIFO_MEM/memory_reg[2][1]
         UART_FIFO/U4_FIFO_MEM/memory_reg[2][0]
         UART_FIFO/U4_FIFO_MEM/memory_reg[6][7]
         UART_FIFO/U4_FIFO_MEM/memory_reg[6][6]
         UART_FIFO/U4_FIFO_MEM/memory_reg[6][5]
         UART_FIFO/U4_FIFO_MEM/memory_reg[6][4]
         UART_FIFO/U4_FIFO_MEM/memory_reg[6][3]
         UART_FIFO/U4_FIFO_MEM/memory_reg[6][2]
         UART_FIFO/U4_FIFO_MEM/memory_reg[6][1]
         UART_FIFO/U4_FIFO_MEM/memory_reg[6][0]
         UART_FIFO/U4_FIFO_MEM/memory_reg[0][7]
         UART_FIFO/U4_FIFO_MEM/memory_reg[0][6]
         UART_FIFO/U4_FIFO_MEM/memory_reg[0][5]
         UART_FIFO/U4_FIFO_MEM/memory_reg[0][4]
         UART_FIFO/U4_FIFO_MEM/memory_reg[0][3]
         UART_FIFO/U4_FIFO_MEM/memory_reg[0][2]
         UART_FIFO/U4_FIFO_MEM/memory_reg[0][1]
         UART_FIFO/U4_FIFO_MEM/memory_reg[0][0]
         UART_FIFO/U4_FIFO_MEM/memory_reg[4][7]
         UART_FIFO/U4_FIFO_MEM/memory_reg[4][6]
         UART_FIFO/U4_FIFO_MEM/memory_reg[4][5]
         UART_FIFO/U4_FIFO_MEM/memory_reg[4][4]
         UART_FIFO/U4_FIFO_MEM/memory_reg[4][3]
         UART_FIFO/U4_FIFO_MEM/memory_reg[4][2]
         UART_FIFO/U4_FIFO_MEM/memory_reg[4][1]
         UART_FIFO/U4_FIFO_MEM/memory_reg[4][0]

....Inferring feed-through connections....
Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 16078 faults were added to fault list.
 0            7199   5539         0/0/0    65.04%      0.01
 0            1455   4084         0/0/0    74.11%      0.01
 0            1045   3038         1/0/1    80.63%      0.02
 0             809   2226         3/0/3    85.69%      0.03
 0             345   1875         6/0/3    87.87%      0.03
 0             348   1526         7/0/3    90.05%      0.03
 0             196   1327         9/0/3    91.29%      0.04
 0             148   1179         9/0/4    92.21%      0.04
 0             207    971        10/0/6    93.51%      0.06
 0             243    727        11/0/6    95.03%      0.06
 0             195    531        12/0/8    96.26%      0.07
 0             120    409       14/0/11    97.02%      0.07
 0              92    312       18/0/14    97.62%      0.07
 0              80    222       23/0/17    98.18%      0.08
 0              53    164       27/0/20    98.54%      0.08
 0              53    101       33/0/22    98.94%      0.09
 0              50     42       39/0/23    99.31%      0.09
 0               0     42       39/0/23    99.31%      0.09
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT      15871
 Possibly detected                PT          0
 Undetectable                     UD         96
 ATPG untestable                  AU         69
 Not detected                     ND         42
 -----------------------------------------------
 total faults                             16078
 test coverage                            99.31%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
####################################################################################
#                   Write out Design after initial compile                         #
####################################################################################
write_file -format verilog -hierarchy -output netlists/$top_module.ddc
Writing verilog file '/home/IC/Final_System/DFT/netlists/SYS_TOP_dft.ddc'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_file -format verilog -hierarchy -output netlists/$top_module.v
Writing verilog file '/home/IC/Final_System/DFT/netlists/SYS_TOP_dft.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_sdf                                     sdf/$top_module.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Final_System/DFT/sdf/SYS_TOP_dft.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write_sdc  -nosplit                           sdc/$top_module.sdc
1
####################### reporting ##########################################
report_area       -hierarchy      		> ./Reports/area_dft.rpt
report_power      -hierarchy      		> ./Reports/power_dft.rpt
report_timing     -delay_type min -max_paths 50 > ./Reports/hold_dft.rpt
report_timing     -delay_type max -max_paths 50 > ./Reports/setup_dft.rpt
report_clock      -attributes   		> ./Reports/clocks_dft.rpt
report_constraint -all_violators  		> ./Reports/constraints_dft.rpt
report_port                       		> ./Reports/ports.rpt
dft_drc           -coverage       		> ./Reports/dft_drc_post_dft.rpt
####################################################################################
######################## starting graphical user interface #########################
#gui_start
#exit
dc_shell> exit

Memory usage for main task 320 Mbytes.
Memory usage for this session 320 Mbytes.
CPU usage for this session 42 seconds ( 0.01 hours ).

Thank you...
