Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/Async/Async.srcs/sources_1/new/Async_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_counter
INFO: [VRFC 10-311] analyzing module TFF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/Async/Async.srcs/sim_1/new/tb_async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/Async/Async.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
