// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench template that is freely editable to  
// suit user's needs .Comments are provided in each section to help the user    
// fill out necessary details.                                                  
// *****************************************************************************
// Generated on "01/08/2019 15:01:34"
                                                                                
// Verilog Test Bench template for design : register
// 
// Simulation tool : ModelSim-Altera (Verilog)
// 

`timescale 1 ns/ 1 ps
module register_vlg_tst();
// constants                                           
// general purpose registers
reg eachvec;
// test vector input registers
reg power;
reg [4:0] read1;
reg [4:0] read2;
reg [4:0] write;
reg [15:0] writedata;
// wires                                               
wire [15:0]  out1;
wire [15:0]  out2;

// assign statements (if any)                          
register i1 (
// port map - connection between master ports and signals/registers   
	.out1(out1),
	.out2(out2),
	.power(power),
	.read1(read1),
	.read2(read2),
	.write(write),
	.writedata(writedata)
);
initial                                                
begin                                                  
// code that executes only once                        
// insert code here --> begin                          
power <= 0;
read1 <= 5'b00000;
read2 <= 5'b00000;
write <= 5'b00000;
writedata <= 16'b0000_0000_0000_0000;
                                                       
// --> end                                             
$display("Running testbench");                       
end                                                    
always                                                 
// optional sensitivity list                           
// @(event1 or event2 or .... eventn)                  
begin                                                  
// code executes for every event on sensitivity list   
// insert code here --> begin                          
#100
power <= 1;
#100
read1 <= 5'b00001;
read2 <= 5'b11110;
#100
writedata <= 16'b0101_0110_1001_1010;
#100
write <= 5'b00001;
#100
write <= 5'b00000;
writedata <= 16'b0011_1100_1001_0101;
#100
write <= 5'b10110;
#100
write <= 5'b00000;
#100
read2 <= 5'b10110;
                                                       
@eachvec;                                              
// --> end                                             
end

always begin
	
end                                                    

endmodule

