
*** Running vivado
    with args -log Toplayer.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Toplayer.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Toplayer.tcl -notrace
Command: synth_design -top Toplayer -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22544 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 704.262 ; gain = 178.078
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Toplayer' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/new/Toplayer.vhd:42]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/new/Toplayer.vhd:119]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/new/Toplayer.vhd:119]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/new/Toplayer.vhd:122]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/new/Toplayer.vhd:123]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/new/Toplayer.vhd:123]
INFO: [Synth 8-3491] module 'upper' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/upper.vhd:5' bound to instance 'singene' of component 'upper' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/new/Toplayer.vhd:145]
INFO: [Synth 8-638] synthesizing module 'upper' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/upper.vhd:13]
INFO: [Synth 8-3491] module 'sawtooth_gen' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/new/sawtooth_gen.vhd:26' bound to instance 'ramp' of component 'sawtooth_gen' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/upper.vhd:36]
INFO: [Synth 8-638] synthesizing module 'sawtooth_gen' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/new/sawtooth_gen.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'sawtooth_gen' (1#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/new/sawtooth_gen.vhd:32]
INFO: [Synth 8-3491] module 'singen' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/singen.vhd:41' bound to instance 'sine' of component 'singen' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/upper.vhd:37]
INFO: [Synth 8-638] synthesizing module 'singen' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/singen.vhd:52]
INFO: [Synth 8-3491] module 'Sine_HDL_Optimized' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/Sine_HDL_Optimized.vhd:23' bound to instance 'u_Sine_HDL_Optimized' of component 'Sine_HDL_Optimized' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/singen.vhd:81]
INFO: [Synth 8-638] synthesizing module 'Sine_HDL_Optimized' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/Sine_HDL_Optimized.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Sine_HDL_Optimized' (2#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/Sine_HDL_Optimized.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'singen' (3#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/singen.vhd:52]
WARNING: [Synth 8-3848] Net reset in module/entity upper does not have driver. [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/upper.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'upper' (4#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/upper.vhd:13]
INFO: [Synth 8-3491] module 'audio_top' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/audio_top.vhd:45' bound to instance 'i_audio' of component 'audio_top' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/new/Toplayer.vhd:147]
INFO: [Synth 8-638] synthesizing module 'audio_top' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/audio_top.vhd:74]
INFO: [Synth 8-3491] module 'clocking' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/clocking.vhd:30' bound to instance 'i_clocking' of component 'clocking' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/audio_top.vhd:124]
INFO: [Synth 8-638] synthesizing module 'clocking' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/clocking.vhd:42]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'clkin1_buf' to cell 'IBUFG' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/clocking.vhd:57]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 49.500000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.625000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/clocking.vhd:68]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFG' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/clocking.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'clocking' (5#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/clocking.vhd:42]
INFO: [Synth 8-3491] module 'adau1761_izedboard' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/adau1761_izedboard.vhd:26' bound to instance 'Inst_adau1761_izedboard' of component 'adau1761_izedboard' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/audio_top.vhd:131]
INFO: [Synth 8-638] synthesizing module 'adau1761_izedboard' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/adau1761_izedboard.vhd:47]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'i_i2s_sda_obuf' to cell 'IOBUF' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/adau1761_izedboard.vhd:132]
INFO: [Synth 8-3491] module 'i2c' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/i2c.vhd:9' bound to instance 'Inst_i2c' of component 'i2c' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/adau1761_izedboard.vhd:140]
INFO: [Synth 8-638] synthesizing module 'i2c' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/i2c.vhd:19]
INFO: [Synth 8-3491] module 'adau1761_configuraiton_data' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/adau1761_configuraiton_data.vhd:13' bound to instance 'Inst_adau1761_configuraiton_data' of component 'adau1761_configuraiton_data' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/i2c.vhd:56]
INFO: [Synth 8-638] synthesizing module 'adau1761_configuraiton_data' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/adau1761_configuraiton_data.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'adau1761_configuraiton_data' (6#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/adau1761_configuraiton_data.vhd:19]
	Parameter clk_divide bound to: 8'b01111000 
INFO: [Synth 8-3491] module 'i3c2' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/i3c2.vhd:18' bound to instance 'Inst_i3c2' of component 'i3c2' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/i2c.vhd:62]
INFO: [Synth 8-638] synthesizing module 'i3c2' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/i3c2.vhd:38]
	Parameter clk_divide bound to: 8'b01111000 
INFO: [Synth 8-256] done synthesizing module 'i3c2' (7#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/i3c2.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'i2c' (8#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/i2c.vhd:19]
INFO: [Synth 8-3491] module 'ADAU1761_interface' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/ADAU1761_interface.vhd:11' bound to instance 'i_ADAU1761_interface' of component 'ADAU1761_interface' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/adau1761_izedboard.vhd:150]
INFO: [Synth 8-638] synthesizing module 'ADAU1761_interface' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/ADAU1761_interface.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ADAU1761_interface' (9#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/ADAU1761_interface.vhd:16]
INFO: [Synth 8-3491] module 'i2s_data_interface' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/i2s_data_interface.vhd:13' bound to instance 'Inst_i2s_data_interface' of component 'i2s_data_interface' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/adau1761_izedboard.vhd:155]
INFO: [Synth 8-638] synthesizing module 'i2s_data_interface' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/i2s_data_interface.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'i2s_data_interface' (10#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/i2s_data_interface.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'adau1761_izedboard' (11#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/adau1761_izedboard.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'audio_top' (12#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/audio_top.vhd:74]
INFO: [Synth 8-3491] module 'peakfinder' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/peakfinder.vhd:41' bound to instance 'Maxindex' of component 'peakfinder' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/new/Toplayer.vhd:173]
INFO: [Synth 8-638] synthesizing module 'peakfinder' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/peakfinder.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element finalindex_reg was removed.  [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/peakfinder.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'peakfinder' (13#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/peakfinder.vhd:48]
INFO: [Synth 8-3491] module 'oled_ctrl' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ctrl.vhd:13' bound to instance 'OLED' of component 'oled_ctrl' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/new/Toplayer.vhd:179]
INFO: [Synth 8-638] synthesizing module 'oled_ctrl' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ctrl.vhd:25]
INFO: [Synth 8-3491] module 'oled_init' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_init.vhd:13' bound to instance 'Initialize' of component 'oled_init' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ctrl.vhd:69]
INFO: [Synth 8-638] synthesizing module 'oled_init' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_init.vhd:26]
INFO: [Synth 8-3491] module 'spi_ctrl' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/spi_ctrl.vhd:14' bound to instance 'spi_comp' of component 'spi_ctrl' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_init.vhd:92]
INFO: [Synth 8-638] synthesizing module 'spi_ctrl' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/spi_ctrl.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'spi_ctrl' (14#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/spi_ctrl.vhd:24]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/delay.vhd:13' bound to instance 'delay_comp' of component 'delay' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_init.vhd:100]
INFO: [Synth 8-638] synthesizing module 'delay' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/delay.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'delay' (15#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/delay.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'oled_init' (16#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_init.vhd:26]
INFO: [Synth 8-3491] module 'oled_ex' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:7' bound to instance 'Example' of component 'oled_ex' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ctrl.vhd:80]
INFO: [Synth 8-638] synthesizing module 'oled_ex' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:18]
INFO: [Synth 8-3491] module 'spi_ctrl' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/spi_ctrl.vhd:14' bound to instance 'spi_comp' of component 'spi_ctrl' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:167]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/delay.vhd:13' bound to instance 'delay_comp' of component 'delay' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:176]
INFO: [Synth 8-3491] module 'ascii_rom' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/ascii_rom.vhd:12' bound to instance 'char_lib_comp' of component 'ascii_rom' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:183]
INFO: [Synth 8-638] synthesizing module 'ascii_rom' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/ascii_rom.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ascii_rom' (17#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/ascii_rom.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'oled_ex' (18#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:18]
INFO: [Synth 8-226] default block is never used [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ctrl.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'oled_ctrl' (19#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ctrl.vhd:25]
INFO: [Synth 8-3491] module 'FFT_block' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/FFT_block.vhd:42' bound to instance 'FFT1' of component 'FFT_block' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/new/Toplayer.vhd:191]
INFO: [Synth 8-638] synthesizing module 'FFT_block' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/FFT_block.vhd:55]
INFO: [Synth 8-3491] module 'FFT_HDL_Optimized' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/FFT_HDL_Optimized.vhd:25' bound to instance 'u_FFT_HDL_Optimized' of component 'FFT_HDL_Optimized' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/FFT_block.vhd:87]
INFO: [Synth 8-638] synthesizing module 'FFT_HDL_Optimized' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/FFT_HDL_Optimized.vhd:38]
INFO: [Synth 8-3491] module 'RADIX22FFT_CTRL1_1' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_1.vhd:22' bound to instance 'u_CTRL1_1_1' of component 'RADIX22FFT_CTRL1_1' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/FFT_HDL_Optimized.vhd:564]
INFO: [Synth 8-638] synthesizing module 'RADIX22FFT_CTRL1_1' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_1.vhd:35]
INFO: [Synth 8-226] default block is never used [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_1.vhd:104]
WARNING: [Synth 8-6014] Unused sequential element SDFController_multjState_reg was removed.  [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_1.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element SDFController_multiply_J_reg_reg was removed.  [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_1.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'RADIX22FFT_CTRL1_1' (20#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_1.vhd:35]
INFO: [Synth 8-3491] module 'RADIX22FFT_SDF1_1' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF1_1.vhd:22' bound to instance 'u_SDF1_1_1' of component 'RADIX22FFT_SDF1_1' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/FFT_HDL_Optimized.vhd:575]
INFO: [Synth 8-638] synthesizing module 'RADIX22FFT_SDF1_1' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF1_1.vhd:40]
	Parameter AddrWidth bound to: 8 - type: integer 
	Parameter DataWidth bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataMEM_re_0_1_generic' of component 'SimpleDualPortRAM_generic' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF1_1.vhd:132]
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRAM_generic' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 8 - type: integer 
	Parameter DataWidth bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SimpleDualPortRAM_generic' (21#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:37]
INFO: [Synth 8-3491] module 'SDFCommutator1' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator1.vhd:22' bound to instance 'u_SDFCOMMUTATOR_1' of component 'SDFCommutator1' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF1_1.vhd:145]
INFO: [Synth 8-638] synthesizing module 'SDFCommutator1' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator1.vhd:48]
	Parameter AddrWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataXMEM_re_0_1' of component 'SimpleDualPortRAM_generic' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator1.vhd:154]
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRAM_generic__parameterized1' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SimpleDualPortRAM_generic__parameterized1' (21#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataXMEM_im_0_1' of component 'SimpleDualPortRAM_generic' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator1.vhd:167]
WARNING: [Synth 8-6014] Unused sequential element SDFCummutator_wrData_im_reg_reg was removed.  [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator1.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'SDFCommutator1' (22#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator1.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'RADIX22FFT_SDF1_1' (23#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF1_1.vhd:40]
INFO: [Synth 8-3491] module 'RADIX22FFT_CTRL1_2' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_2.vhd:22' bound to instance 'u_CTRL2_2_1' of component 'RADIX22FFT_CTRL1_2' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/FFT_HDL_Optimized.vhd:591]
INFO: [Synth 8-638] synthesizing module 'RADIX22FFT_CTRL1_2' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_2.vhd:36]
INFO: [Synth 8-226] default block is never used [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_2.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'RADIX22FFT_CTRL1_2' (24#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_2.vhd:36]
INFO: [Synth 8-3491] module 'RADIX22FFT_SDF2_2' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_2.vhd:22' bound to instance 'u_SDF2_2_1' of component 'RADIX22FFT_SDF2_2' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/FFT_HDL_Optimized.vhd:603]
INFO: [Synth 8-638] synthesizing module 'RADIX22FFT_SDF2_2' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_2.vhd:41]
	Parameter AddrWidth bound to: 7 - type: integer 
	Parameter DataWidth bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataMEM_im_0_2' of component 'SimpleDualPortRAM_generic' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_2.vhd:162]
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRAM_generic__parameterized3' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 7 - type: integer 
	Parameter DataWidth bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SimpleDualPortRAM_generic__parameterized3' (24#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 7 - type: integer 
	Parameter DataWidth bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataMEM_re_0_2' of component 'SimpleDualPortRAM_generic' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_2.vhd:175]
INFO: [Synth 8-3491] module 'SDFCommutator2' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator2.vhd:22' bound to instance 'u_SDFCOMMUTATOR_2' of component 'SDFCommutator2' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_2.vhd:188]
INFO: [Synth 8-638] synthesizing module 'SDFCommutator2' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator2.vhd:49]
	Parameter AddrWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataXMEM_re_0_2' of component 'SimpleDualPortRAM_generic' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator2.vhd:155]
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRAM_generic__parameterized5' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SimpleDualPortRAM_generic__parameterized5' (24#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataXMEM_im_0_2' of component 'SimpleDualPortRAM_generic' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator2.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'SDFCommutator2' (25#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator2.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'RADIX22FFT_SDF2_2' (26#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_2.vhd:41]
INFO: [Synth 8-3491] module 'TWDLROM_3_1' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/TWDLROM_3_1.vhd:23' bound to instance 'u_twdlROM_3_1' of component 'TWDLROM_3_1' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/FFT_HDL_Optimized.vhd:620]
INFO: [Synth 8-638] synthesizing module 'TWDLROM_3_1' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/TWDLROM_3_1.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element Radix22TwdlMapping_dvldReg1_reg was removed.  [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/TWDLROM_3_1.vhd:129]
WARNING: [Synth 8-6014] Unused sequential element Radix22TwdlMapping_dvldReg2_reg was removed.  [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/TWDLROM_3_1.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'TWDLROM_3_1' (27#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/TWDLROM_3_1.vhd:34]
INFO: [Synth 8-3491] module 'RADIX22FFT_CTRL1_3' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_3.vhd:22' bound to instance 'u_CTRL1_3_1' of component 'RADIX22FFT_CTRL1_3' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/FFT_HDL_Optimized.vhd:629]
INFO: [Synth 8-638] synthesizing module 'RADIX22FFT_CTRL1_3' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_3.vhd:35]
INFO: [Synth 8-226] default block is never used [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_3.vhd:104]
WARNING: [Synth 8-6014] Unused sequential element SDFController_multjState_reg was removed.  [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_3.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element SDFController_multiply_J_reg_reg was removed.  [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_3.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'RADIX22FFT_CTRL1_3' (28#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_3.vhd:35]
INFO: [Synth 8-3491] module 'RADIX22FFT_SDF1_3' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF1_3.vhd:22' bound to instance 'u_SDF1_3_1' of component 'RADIX22FFT_SDF1_3' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/FFT_HDL_Optimized.vhd:640]
INFO: [Synth 8-638] synthesizing module 'RADIX22FFT_SDF1_3' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF1_3.vhd:42]
INFO: [Synth 8-3491] module 'Complex4Multiply' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/Complex4Multiply.vhd:22' bound to instance 'u_MUL4' of component 'Complex4Multiply' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF1_3.vhd:157]
INFO: [Synth 8-638] synthesizing module 'Complex4Multiply' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/Complex4Multiply.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Complex4Multiply' (29#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/Complex4Multiply.vhd:38]
	Parameter AddrWidth bound to: 6 - type: integer 
	Parameter DataWidth bound to: 27 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataMEM_im_0_3' of component 'SimpleDualPortRAM_generic' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF1_3.vhd:171]
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRAM_generic__parameterized7' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 6 - type: integer 
	Parameter DataWidth bound to: 27 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SimpleDualPortRAM_generic__parameterized7' (29#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 6 - type: integer 
	Parameter DataWidth bound to: 27 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataMEM_re_0_3' of component 'SimpleDualPortRAM_generic' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF1_3.vhd:184]
INFO: [Synth 8-3491] module 'SDFCommutator3' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator3.vhd:22' bound to instance 'u_SDFCOMMUTATOR_3' of component 'SDFCommutator3' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF1_3.vhd:197]
INFO: [Synth 8-638] synthesizing module 'SDFCommutator3' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator3.vhd:49]
	Parameter AddrWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 27 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataXMEM_re_0_3' of component 'SimpleDualPortRAM_generic' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator3.vhd:155]
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRAM_generic__parameterized9' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 27 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SimpleDualPortRAM_generic__parameterized9' (29#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 27 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataXMEM_im_0_3' of component 'SimpleDualPortRAM_generic' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator3.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'SDFCommutator3' (30#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator3.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'RADIX22FFT_SDF1_3' (31#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF1_3.vhd:42]
INFO: [Synth 8-3491] module 'RADIX22FFT_CTRL1_4' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_4.vhd:22' bound to instance 'u_CTRL2_4_1' of component 'RADIX22FFT_CTRL1_4' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/FFT_HDL_Optimized.vhd:658]
INFO: [Synth 8-638] synthesizing module 'RADIX22FFT_CTRL1_4' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_4.vhd:36]
INFO: [Synth 8-226] default block is never used [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_4.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'RADIX22FFT_CTRL1_4' (32#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_4.vhd:36]
INFO: [Synth 8-3491] module 'RADIX22FFT_SDF2_4' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_4.vhd:22' bound to instance 'u_SDF2_4_1' of component 'RADIX22FFT_SDF2_4' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/FFT_HDL_Optimized.vhd:670]
INFO: [Synth 8-638] synthesizing module 'RADIX22FFT_SDF2_4' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_4.vhd:41]
	Parameter AddrWidth bound to: 5 - type: integer 
	Parameter DataWidth bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataMEM_im_0_4' of component 'SimpleDualPortRAM_generic' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_4.vhd:162]
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRAM_generic__parameterized11' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 5 - type: integer 
	Parameter DataWidth bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SimpleDualPortRAM_generic__parameterized11' (32#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 5 - type: integer 
	Parameter DataWidth bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataMEM_re_0_4' of component 'SimpleDualPortRAM_generic' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_4.vhd:175]
INFO: [Synth 8-3491] module 'SDFCommutator4' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator4.vhd:22' bound to instance 'u_SDFCOMMUTATOR_4' of component 'SDFCommutator4' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_4.vhd:188]
INFO: [Synth 8-638] synthesizing module 'SDFCommutator4' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator4.vhd:49]
	Parameter AddrWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataXMEM_re_0_4' of component 'SimpleDualPortRAM_generic' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator4.vhd:155]
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRAM_generic__parameterized13' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SimpleDualPortRAM_generic__parameterized13' (32#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataXMEM_im_0_4' of component 'SimpleDualPortRAM_generic' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator4.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'SDFCommutator4' (33#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator4.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'RADIX22FFT_SDF2_4' (34#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_4.vhd:41]
INFO: [Synth 8-3491] module 'TWDLROM_5_1' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/TWDLROM_5_1.vhd:23' bound to instance 'u_twdlROM_5_1' of component 'TWDLROM_5_1' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/FFT_HDL_Optimized.vhd:687]
INFO: [Synth 8-638] synthesizing module 'TWDLROM_5_1' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/TWDLROM_5_1.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element Radix22TwdlMapping_dvldReg1_reg was removed.  [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/TWDLROM_5_1.vhd:129]
WARNING: [Synth 8-6014] Unused sequential element Radix22TwdlMapping_dvldReg2_reg was removed.  [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/TWDLROM_5_1.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'TWDLROM_5_1' (35#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/TWDLROM_5_1.vhd:34]
INFO: [Synth 8-3491] module 'RADIX22FFT_CTRL1_5' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_5.vhd:22' bound to instance 'u_CTRL1_5_1' of component 'RADIX22FFT_CTRL1_5' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/FFT_HDL_Optimized.vhd:696]
INFO: [Synth 8-638] synthesizing module 'RADIX22FFT_CTRL1_5' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_5.vhd:35]
INFO: [Synth 8-226] default block is never used [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_5.vhd:104]
WARNING: [Synth 8-6014] Unused sequential element SDFController_multjState_reg was removed.  [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_5.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element SDFController_multiply_J_reg_reg was removed.  [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_5.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'RADIX22FFT_CTRL1_5' (36#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_5.vhd:35]
INFO: [Synth 8-3491] module 'RADIX22FFT_SDF1_5' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF1_5.vhd:22' bound to instance 'u_SDF1_5_1' of component 'RADIX22FFT_SDF1_5' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/FFT_HDL_Optimized.vhd:707]
INFO: [Synth 8-638] synthesizing module 'RADIX22FFT_SDF1_5' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF1_5.vhd:41]
INFO: [Synth 8-3491] module 'Complex4Multiply_block' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/Complex4Multiply_block.vhd:22' bound to instance 'u_MUL4' of component 'Complex4Multiply_block' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF1_5.vhd:156]
INFO: [Synth 8-638] synthesizing module 'Complex4Multiply_block' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/Complex4Multiply_block.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Complex4Multiply_block' (37#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/Complex4Multiply_block.vhd:38]
	Parameter AddrWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataMEM_im_0_5' of component 'SimpleDualPortRAM_generic' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF1_5.vhd:170]
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRAM_generic__parameterized15' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 29 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SimpleDualPortRAM_generic__parameterized15' (37#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataMEM_re_0_5' of component 'SimpleDualPortRAM_generic' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF1_5.vhd:183]
INFO: [Synth 8-3491] module 'SDFCommutator5' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator5.vhd:22' bound to instance 'u_SDFCOMMUTATOR_5' of component 'SDFCommutator5' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF1_5.vhd:196]
INFO: [Synth 8-638] synthesizing module 'SDFCommutator5' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator5.vhd:49]
	Parameter AddrWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataXMEM_re_0_5' of component 'SimpleDualPortRAM_generic' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator5.vhd:155]
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRAM_generic__parameterized17' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 29 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SimpleDualPortRAM_generic__parameterized17' (37#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataXMEM_im_0_5' of component 'SimpleDualPortRAM_generic' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator5.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'SDFCommutator5' (38#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator5.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'RADIX22FFT_SDF1_5' (39#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF1_5.vhd:41]
INFO: [Synth 8-3491] module 'RADIX22FFT_CTRL1_6' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_6.vhd:22' bound to instance 'u_CTRL2_6_1' of component 'RADIX22FFT_CTRL1_6' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/FFT_HDL_Optimized.vhd:725]
INFO: [Synth 8-638] synthesizing module 'RADIX22FFT_CTRL1_6' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_6.vhd:36]
INFO: [Synth 8-226] default block is never used [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_6.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'RADIX22FFT_CTRL1_6' (40#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_6.vhd:36]
INFO: [Synth 8-3491] module 'RADIX22FFT_SDF2_6' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_6.vhd:22' bound to instance 'u_SDF2_6_1' of component 'RADIX22FFT_SDF2_6' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/FFT_HDL_Optimized.vhd:737]
INFO: [Synth 8-638] synthesizing module 'RADIX22FFT_SDF2_6' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_6.vhd:41]
	Parameter AddrWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataMEM_im_0_6' of component 'SimpleDualPortRAM_generic' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_6.vhd:162]
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRAM_generic__parameterized19' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SimpleDualPortRAM_generic__parameterized19' (40#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataMEM_re_0_6' of component 'SimpleDualPortRAM_generic' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_6.vhd:175]
INFO: [Synth 8-3491] module 'SDFCommutator6' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator6.vhd:22' bound to instance 'u_SDFCOMMUTATOR_6' of component 'SDFCommutator6' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_6.vhd:188]
INFO: [Synth 8-638] synthesizing module 'SDFCommutator6' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator6.vhd:49]
	Parameter AddrWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataXMEM_re_0_6' of component 'SimpleDualPortRAM_generic' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator6.vhd:135]
	Parameter AddrWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataXMEM_im_0_6' of component 'SimpleDualPortRAM_generic' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator6.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'SDFCommutator6' (41#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator6.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'RADIX22FFT_SDF2_6' (42#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_6.vhd:41]
INFO: [Synth 8-3491] module 'TWDLROM_7_1' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/TWDLROM_7_1.vhd:23' bound to instance 'u_twdlROM_7_1' of component 'TWDLROM_7_1' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/FFT_HDL_Optimized.vhd:754]
INFO: [Synth 8-638] synthesizing module 'TWDLROM_7_1' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/TWDLROM_7_1.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element Radix22TwdlMapping_dvldReg1_reg was removed.  [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/TWDLROM_7_1.vhd:129]
WARNING: [Synth 8-6014] Unused sequential element Radix22TwdlMapping_dvldReg2_reg was removed.  [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/TWDLROM_7_1.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'TWDLROM_7_1' (43#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/TWDLROM_7_1.vhd:34]
INFO: [Synth 8-3491] module 'RADIX22FFT_CTRL1_7' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_7.vhd:22' bound to instance 'u_CTRL1_7_1' of component 'RADIX22FFT_CTRL1_7' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/FFT_HDL_Optimized.vhd:763]
INFO: [Synth 8-638] synthesizing module 'RADIX22FFT_CTRL1_7' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_7.vhd:35]
INFO: [Synth 8-226] default block is never used [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_7.vhd:104]
WARNING: [Synth 8-6014] Unused sequential element SDFController_multjState_reg was removed.  [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_7.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element SDFController_multiply_J_reg_reg was removed.  [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_7.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'RADIX22FFT_CTRL1_7' (44#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_7.vhd:35]
INFO: [Synth 8-3491] module 'RADIX22FFT_SDF1_7' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF1_7.vhd:22' bound to instance 'u_SDF1_7_1' of component 'RADIX22FFT_SDF1_7' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/FFT_HDL_Optimized.vhd:774]
INFO: [Synth 8-638] synthesizing module 'RADIX22FFT_SDF1_7' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF1_7.vhd:42]
INFO: [Synth 8-3491] module 'Complex4Multiply_block1' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/Complex4Multiply_block1.vhd:22' bound to instance 'u_MUL4' of component 'Complex4Multiply_block1' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF1_7.vhd:157]
INFO: [Synth 8-638] synthesizing module 'Complex4Multiply_block1' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/Complex4Multiply_block1.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Complex4Multiply_block1' (45#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/Complex4Multiply_block1.vhd:38]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 31 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataMEM_im_0_7' of component 'SimpleDualPortRAM_generic' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF1_7.vhd:171]
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRAM_generic__parameterized22' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SimpleDualPortRAM_generic__parameterized22' (45#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 31 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataMEM_re_0_7' of component 'SimpleDualPortRAM_generic' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF1_7.vhd:184]
INFO: [Synth 8-3491] module 'SDFCommutator7' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator7.vhd:22' bound to instance 'u_SDFCOMMUTATOR_7' of component 'SDFCommutator7' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF1_7.vhd:197]
INFO: [Synth 8-638] synthesizing module 'SDFCommutator7' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator7.vhd:49]
	Parameter AddrWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 31 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataXMEM_re_0_7' of component 'SimpleDualPortRAM_generic' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator7.vhd:135]
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRAM_generic__parameterized24' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SimpleDualPortRAM_generic__parameterized24' (45#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 31 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataXMEM_im_0_7' of component 'SimpleDualPortRAM_generic' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator7.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'SDFCommutator7' (46#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator7.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'RADIX22FFT_SDF1_7' (47#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF1_7.vhd:42]
INFO: [Synth 8-3491] module 'RADIX22FFT_CTRL1_8' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_8.vhd:22' bound to instance 'u_CTRL2_8_1' of component 'RADIX22FFT_CTRL1_8' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/FFT_HDL_Optimized.vhd:792]
INFO: [Synth 8-638] synthesizing module 'RADIX22FFT_CTRL1_8' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_8.vhd:36]
INFO: [Synth 8-226] default block is never used [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_8.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'RADIX22FFT_CTRL1_8' (48#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_8.vhd:36]
INFO: [Synth 8-3491] module 'RADIX22FFT_SDF2_8' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_8.vhd:22' bound to instance 'u_SDF2_8_1' of component 'RADIX22FFT_SDF2_8' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/FFT_HDL_Optimized.vhd:804]
INFO: [Synth 8-638] synthesizing module 'RADIX22FFT_SDF2_8' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_8.vhd:41]
INFO: [Synth 8-3491] module 'SDFCommutator8' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator8.vhd:22' bound to instance 'u_SDFCOMMUTATOR_8' of component 'SDFCommutator8' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_8.vhd:163]
INFO: [Synth 8-638] synthesizing module 'SDFCommutator8' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator8.vhd:49]
	Parameter AddrWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataXMEM_re_0_8' of component 'SimpleDualPortRAM_generic' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator8.vhd:134]
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRAM_generic__parameterized26' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SimpleDualPortRAM_generic__parameterized26' (48#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataXMEM_im_0_8' of component 'SimpleDualPortRAM_generic' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator8.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'SDFCommutator8' (49#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator8.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'RADIX22FFT_SDF2_8' (50#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_8.vhd:41]
INFO: [Synth 8-3491] module 'TWDLROM_9_1' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/TWDLROM_9_1.vhd:23' bound to instance 'u_twdlROM_9' of component 'TWDLROM_9_1' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/FFT_HDL_Optimized.vhd:821]
INFO: [Synth 8-638] synthesizing module 'TWDLROM_9_1' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/TWDLROM_9_1.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element Radix22TwdlMapping_dvldReg1_reg was removed.  [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/TWDLROM_9_1.vhd:129]
WARNING: [Synth 8-6014] Unused sequential element Radix22TwdlMapping_dvldReg2_reg was removed.  [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/TWDLROM_9_1.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'TWDLROM_9_1' (51#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/TWDLROM_9_1.vhd:34]
INFO: [Synth 8-3491] module 'RADIX22FFT_CTRL1_1_block' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_1_block.vhd:22' bound to instance 'u_CTRLRX2' of component 'RADIX22FFT_CTRL1_1_block' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/FFT_HDL_Optimized.vhd:830]
INFO: [Synth 8-638] synthesizing module 'RADIX22FFT_CTRL1_1_block' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_1_block.vhd:35]
INFO: [Synth 8-226] default block is never used [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_1_block.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element SDFController_multjState_reg was removed.  [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_1_block.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'RADIX22FFT_CTRL1_1_block' (52#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_CTRL1_1_block.vhd:35]
INFO: [Synth 8-3491] module 'RADIX22FFT_SDF1_9' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF1_9.vhd:22' bound to instance 'u_RADIX2' of component 'RADIX22FFT_SDF1_9' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/FFT_HDL_Optimized.vhd:841]
INFO: [Synth 8-638] synthesizing module 'RADIX22FFT_SDF1_9' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF1_9.vhd:42]
INFO: [Synth 8-3491] module 'Complex4Multiply_block2' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/Complex4Multiply_block2.vhd:22' bound to instance 'u_MUL4' of component 'Complex4Multiply_block2' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF1_9.vhd:149]
INFO: [Synth 8-638] synthesizing module 'Complex4Multiply_block2' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/Complex4Multiply_block2.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Complex4Multiply_block2' (53#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/Complex4Multiply_block2.vhd:38]
INFO: [Synth 8-3491] module 'SDFCommutator9' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator9.vhd:22' bound to instance 'u_SDFCOMMUTATOR_9' of component 'SDFCommutator9' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF1_9.vhd:163]
INFO: [Synth 8-638] synthesizing module 'SDFCommutator9' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator9.vhd:49]
	Parameter AddrWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataXMEM_re_0_9' of component 'SimpleDualPortRAM_generic' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator9.vhd:140]
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRAM_generic__parameterized28' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SimpleDualPortRAM_generic__parameterized28' (53#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataXMEM_im_0_9' of component 'SimpleDualPortRAM_generic' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator9.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'SDFCommutator9' (54#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator9.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'RADIX22FFT_SDF1_9' (55#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF1_9.vhd:42]
INFO: [Synth 8-3491] module 'RADIX2FFT_bitNatural' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX2FFT_bitNatural.vhd:22' bound to instance 'u_NaturalOrder_Stage' of component 'RADIX2FFT_bitNatural' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/FFT_HDL_Optimized.vhd:859]
INFO: [Synth 8-638] synthesizing module 'RADIX2FFT_bitNatural' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX2FFT_bitNatural.vhd:36]
	Parameter AddrWidth bound to: 9 - type: integer 
	Parameter DataWidth bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataMEM_im_1' of component 'SimpleDualPortRAM_generic' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX2FFT_bitNatural.vhd:106]
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRAM_generic__parameterized30' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 9 - type: integer 
	Parameter DataWidth bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SimpleDualPortRAM_generic__parameterized30' (55#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:37]
	Parameter AddrWidth bound to: 9 - type: integer 
	Parameter DataWidth bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'SimpleDualPortRAM_generic' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_dataMEM_re_1' of component 'SimpleDualPortRAM_generic' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX2FFT_bitNatural.vhd:119]
INFO: [Synth 8-226] default block is never used [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX2FFT_bitNatural.vhd:246]
WARNING: [Synth 8-6014] Unused sequential element rdStateMachineBitNatural_startOutReg_reg was removed.  [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX2FFT_bitNatural.vhd:208]
WARNING: [Synth 8-6014] Unused sequential element rdStateMachineBitNatural_endOutReg1_reg was removed.  [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX2FFT_bitNatural.vhd:209]
WARNING: [Synth 8-6014] Unused sequential element rdStateMachineBitNatural_endOutReg2_reg was removed.  [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX2FFT_bitNatural.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'RADIX2FFT_bitNatural' (56#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX2FFT_bitNatural.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'FFT_HDL_Optimized' (57#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/FFT_HDL_Optimized.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'FFT_block' (58#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/FFT_block.vhd:55]
INFO: [Synth 8-3491] module 'tuningcalculator' declared at 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/new/tuningcalculator.vhd:32' bound to instance 'tuning' of component 'tuningcalculator' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/new/Toplayer.vhd:202]
INFO: [Synth 8-638] synthesizing module 'tuningcalculator' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/new/tuningcalculator.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'tuningcalculator' (59#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/new/tuningcalculator.vhd:40]
INFO: [Synth 8-113] binding component instance 'BUFG_inst' to cell 'BUFG' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/new/Toplayer.vhd:294]
WARNING: [Synth 8-3848] Net hphone_valid in module/entity Toplayer does not have driver. [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/new/Toplayer.vhd:120]
WARNING: [Synth 8-3848] Net FFTres in module/entity Toplayer does not have driver. [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/new/Toplayer.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'Toplayer' (60#1) [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/new/Toplayer.vhd:42]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port din_9_vld_dly
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_re[32]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_re[31]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_re[30]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_re[29]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_re[28]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_re[27]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_re[26]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_re[25]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_re[24]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_re[23]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_re[22]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_re[21]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_re[20]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_re[19]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_re[18]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_re[17]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_re[16]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_re[15]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_re[14]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_re[13]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_re[12]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_re[11]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_re[10]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_re[9]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_re[8]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_re[7]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_re[6]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_re[5]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_re[4]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_re[3]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_re[2]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_re[1]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_re[0]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_im[32]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_im[31]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_im[30]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_im[29]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_im[28]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_im[27]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_im[26]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_im[25]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_im[24]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_im[23]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_im[22]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_im[21]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_im[20]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_im[19]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_im[18]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_im[17]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_im[16]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_im[15]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_im[14]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_im[13]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_im[12]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_im[11]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_im[10]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_im[9]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_im[8]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_im[7]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_im[6]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_im[5]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_im[4]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_im[3]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_im[2]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_im[1]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_im[0]
WARNING: [Synth 8-3331] design SDFCommutator9 has unconnected port xf_vld
WARNING: [Synth 8-3331] design SDFCommutator8 has unconnected port xf_re[31]
WARNING: [Synth 8-3331] design SDFCommutator8 has unconnected port xf_re[30]
WARNING: [Synth 8-3331] design SDFCommutator8 has unconnected port xf_re[29]
WARNING: [Synth 8-3331] design SDFCommutator8 has unconnected port xf_re[28]
WARNING: [Synth 8-3331] design SDFCommutator8 has unconnected port xf_re[27]
WARNING: [Synth 8-3331] design SDFCommutator8 has unconnected port xf_re[26]
WARNING: [Synth 8-3331] design SDFCommutator8 has unconnected port xf_re[25]
WARNING: [Synth 8-3331] design SDFCommutator8 has unconnected port xf_re[24]
WARNING: [Synth 8-3331] design SDFCommutator8 has unconnected port xf_re[23]
WARNING: [Synth 8-3331] design SDFCommutator8 has unconnected port xf_re[22]
WARNING: [Synth 8-3331] design SDFCommutator8 has unconnected port xf_re[21]
WARNING: [Synth 8-3331] design SDFCommutator8 has unconnected port xf_re[20]
WARNING: [Synth 8-3331] design SDFCommutator8 has unconnected port xf_re[19]
WARNING: [Synth 8-3331] design SDFCommutator8 has unconnected port xf_re[18]
WARNING: [Synth 8-3331] design SDFCommutator8 has unconnected port xf_re[17]
WARNING: [Synth 8-3331] design SDFCommutator8 has unconnected port xf_re[16]
WARNING: [Synth 8-3331] design SDFCommutator8 has unconnected port xf_re[15]
WARNING: [Synth 8-3331] design SDFCommutator8 has unconnected port xf_re[14]
WARNING: [Synth 8-3331] design SDFCommutator8 has unconnected port xf_re[13]
WARNING: [Synth 8-3331] design SDFCommutator8 has unconnected port xf_re[12]
WARNING: [Synth 8-3331] design SDFCommutator8 has unconnected port xf_re[11]
WARNING: [Synth 8-3331] design SDFCommutator8 has unconnected port xf_re[10]
WARNING: [Synth 8-3331] design SDFCommutator8 has unconnected port xf_re[9]
WARNING: [Synth 8-3331] design SDFCommutator8 has unconnected port xf_re[8]
WARNING: [Synth 8-3331] design SDFCommutator8 has unconnected port xf_re[7]
WARNING: [Synth 8-3331] design SDFCommutator8 has unconnected port xf_re[6]
WARNING: [Synth 8-3331] design SDFCommutator8 has unconnected port xf_re[5]
WARNING: [Synth 8-3331] design SDFCommutator8 has unconnected port xf_re[4]
WARNING: [Synth 8-3331] design SDFCommutator8 has unconnected port xf_re[3]
WARNING: [Synth 8-3331] design SDFCommutator8 has unconnected port xf_re[2]
WARNING: [Synth 8-3331] design SDFCommutator8 has unconnected port xf_re[1]
WARNING: [Synth 8-3331] design SDFCommutator8 has unconnected port xf_re[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 919.039 ; gain = 392.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 919.039 ; gain = 392.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 919.039 ; gain = 392.855
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'i_audio/i_clocking/clkin1_buf' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/constrs_1/imports/constraints/zed_audio.xdc]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/constrs_1/imports/constraints/zed_audio.xdc:4]
Finished Parsing XDC File [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/constrs_1/imports/constraints/zed_audio.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/constrs_1/imports/constraints/zed_audio.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Toplayer_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Toplayer_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1183.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFG => IBUF: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.213 . Memory (MB): peak = 1183.219 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1183.219 ; gain = 657.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1183.219 ; gain = 657.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1183.219 ; gain = 657.035
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'debug_scl_reg' into 'i2c_scl_reg' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/i3c2.vhd:129]
INFO: [Synth 8-802] inferred FSM for state register 'peakfinder_reg' in module 'peakfinder'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'spi_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'delay'
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,1][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,2][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,3][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,4][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,5][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,6][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,11][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,12][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,13][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,14][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,15][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,0][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,1][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,2][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,3][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,4][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,5][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,6][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,11][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,12][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,13][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,14][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,15][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,0][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,1][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,2][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,3][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,4][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,5][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,6][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,13][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,14][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,15][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,0][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,1][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,2][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,3][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,4][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,5][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,6][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,13][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,14][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,15][7:0]' into 'current_screen_reg[0,0][7:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/oled_ex.vhd:201]
INFO: [Synth 8-5546] ROM "after_update_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_delay_ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_char" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_dc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_sdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_spi_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_delay_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'oled_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'SDFController_wrState_reg' in module 'RADIX22FFT_CTRL1_1'
INFO: [Synth 8-802] inferred FSM for state register 'SDFController_rdState_reg' in module 'RADIX22FFT_CTRL1_1'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_wrState_reg' in module 'SDFCommutator1'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_mem_btf_switch_reg' in module 'SDFCommutator1'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_XState_reg' in module 'SDFCommutator1'
INFO: [Synth 8-802] inferred FSM for state register 'SDFController_wrState_reg' in module 'RADIX22FFT_CTRL1_2'
INFO: [Synth 8-802] inferred FSM for state register 'SDFController_rdState_reg' in module 'RADIX22FFT_CTRL1_2'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_wrState_reg' in module 'SDFCommutator2'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_mem_btf_switch_reg' in module 'SDFCommutator2'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_XState_reg' in module 'SDFCommutator2'
INFO: [Synth 8-4471] merging register 'Radix22ButterflyG2_dinXTwdl_re_dly1_reg[25:0]' into 'Radix22ButterflyG2_din_re_dly_reg[25:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_2.vhd:296]
INFO: [Synth 8-4471] merging register 'Radix22ButterflyG2_dinXTwdl_im_dly1_reg[25:0]' into 'Radix22ButterflyG2_din_im_dly_reg[25:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_2.vhd:297]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_2.vhd:349]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_2.vhd:349]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_2.vhd:349]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_2.vhd:349]
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'SDFController_wrState_reg' in module 'RADIX22FFT_CTRL1_3'
INFO: [Synth 8-802] inferred FSM for state register 'SDFController_rdState_reg' in module 'RADIX22FFT_CTRL1_3'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_wrState_reg' in module 'SDFCommutator3'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_mem_btf_switch_reg' in module 'SDFCommutator3'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_XState_reg' in module 'SDFCommutator3'
INFO: [Synth 8-802] inferred FSM for state register 'SDFController_wrState_reg' in module 'RADIX22FFT_CTRL1_4'
INFO: [Synth 8-802] inferred FSM for state register 'SDFController_rdState_reg' in module 'RADIX22FFT_CTRL1_4'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_wrState_reg' in module 'SDFCommutator4'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_mem_btf_switch_reg' in module 'SDFCommutator4'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_XState_reg' in module 'SDFCommutator4'
INFO: [Synth 8-4471] merging register 'Radix22ButterflyG2_dinXTwdl_re_dly1_reg[27:0]' into 'Radix22ButterflyG2_din_re_dly_reg[27:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_4.vhd:296]
INFO: [Synth 8-4471] merging register 'Radix22ButterflyG2_dinXTwdl_im_dly1_reg[27:0]' into 'Radix22ButterflyG2_din_im_dly_reg[27:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_4.vhd:297]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_4.vhd:349]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_4.vhd:349]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_4.vhd:349]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_4.vhd:349]
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'SDFController_wrState_reg' in module 'RADIX22FFT_CTRL1_5'
INFO: [Synth 8-802] inferred FSM for state register 'SDFController_rdState_reg' in module 'RADIX22FFT_CTRL1_5'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_wrState_reg' in module 'SDFCommutator5'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_mem_btf_switch_reg' in module 'SDFCommutator5'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_XState_reg' in module 'SDFCommutator5'
INFO: [Synth 8-802] inferred FSM for state register 'SDFController_wrState_reg' in module 'RADIX22FFT_CTRL1_6'
INFO: [Synth 8-802] inferred FSM for state register 'SDFController_rdState_reg' in module 'RADIX22FFT_CTRL1_6'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_wrState_reg' in module 'SDFCommutator6'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_XState_reg' in module 'SDFCommutator6'
INFO: [Synth 8-4471] merging register 'Radix22ButterflyG2_dinXTwdl_re_dly1_reg[29:0]' into 'Radix22ButterflyG2_din_re_dly_reg[29:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_6.vhd:296]
INFO: [Synth 8-4471] merging register 'Radix22ButterflyG2_dinXTwdl_im_dly1_reg[29:0]' into 'Radix22ButterflyG2_din_im_dly_reg[29:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_6.vhd:297]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_6.vhd:349]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_6.vhd:349]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_6.vhd:349]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_6.vhd:349]
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'SDFController_wrState_reg' in module 'RADIX22FFT_CTRL1_7'
INFO: [Synth 8-802] inferred FSM for state register 'SDFController_rdState_reg' in module 'RADIX22FFT_CTRL1_7'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_wrState_reg' in module 'SDFCommutator7'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_XState_reg' in module 'SDFCommutator7'
INFO: [Synth 8-802] inferred FSM for state register 'SDFController_wrState_reg' in module 'RADIX22FFT_CTRL1_8'
INFO: [Synth 8-802] inferred FSM for state register 'SDFController_rdState_reg' in module 'RADIX22FFT_CTRL1_8'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_wrState_reg' in module 'SDFCommutator8'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_XState_reg' in module 'SDFCommutator8'
INFO: [Synth 8-4471] merging register 'Radix22ButterflyG2_din_re_dly_reg[31:0]' into 'din_re_dly1_reg[31:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_8.vhd:391]
INFO: [Synth 8-4471] merging register 'Radix22ButterflyG2_din_im_dly_reg[31:0]' into 'din_im_dly1_reg[31:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_8.vhd:392]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_8.vhd:451]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_8.vhd:451]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_8.vhd:451]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_8.vhd:451]
INFO: [Synth 8-5544] ROM "twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'SDFController_wrState_reg' in module 'RADIX22FFT_CTRL1_1_block'
INFO: [Synth 8-802] inferred FSM for state register 'SDFController_rdState_reg' in module 'RADIX22FFT_CTRL1_1_block'
INFO: [Synth 8-4471] merging register 'SDFCummutator_xRdAddr_reg[2:0]' into 'SDFCummutator_xWrAddr_reg[2:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator9.vhd:198]
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_wrState_reg' in module 'SDFCommutator9'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_XState_reg' in module 'SDFCommutator9'
INFO: [Synth 8-802] inferred FSM for state register 'wrStateMachineBitNatural_wrState_reg' in module 'RADIX2FFT_bitNatural'
INFO: [Synth 8-802] inferred FSM for state register 'rdStateMachineBitNatural_rdState_reg' in module 'RADIX2FFT_bitNatural'
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/new/tuningcalculator.vhd:59]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/new/tuningcalculator.vhd:82]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               11
                findpeak |                               01 |                               00
            findharmonic |                               10 |                               01
              pushresult |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'peakfinder_reg' using encoding 'sequential' in module 'peakfinder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                    send |                             0010 |                               01
                    done |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'spi_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                    hold |                             0010 |                               01
                    done |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'delay'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
          oledinitialize |                             0010 |                               01
             oledexample |                             0100 |                               10
                    done |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'oled_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                 iSTATE0 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFController_wrState_reg' using encoding 'one-hot' in module 'RADIX22FFT_CTRL1_1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                  iSTATE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFController_rdState_reg' using encoding 'sequential' in module 'RADIX22FFT_CTRL1_1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              000 |                              000
                 iSTATE1 |                              001 |                              001
                 iSTATE2 |                              010 |                              100
                 iSTATE3 |                              011 |                              010
                  iSTATE |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_wrState_reg' using encoding 'sequential' in module 'SDFCommutator1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_mem_btf_switch_reg' using encoding 'sequential' in module 'SDFCommutator1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              000 |                              000
                 iSTATE2 |                              001 |                              001
                 iSTATE3 |                              010 |                              010
                  iSTATE |                              011 |                              011
                 iSTATE0 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_XState_reg' using encoding 'sequential' in module 'SDFCommutator1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFController_wrState_reg' using encoding 'sequential' in module 'RADIX22FFT_CTRL1_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFController_rdState_reg' using encoding 'one-hot' in module 'RADIX22FFT_CTRL1_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              000 |                              000
                 iSTATE1 |                              001 |                              001
                 iSTATE2 |                              010 |                              100
                 iSTATE3 |                              011 |                              010
                  iSTATE |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_wrState_reg' using encoding 'sequential' in module 'SDFCommutator2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_mem_btf_switch_reg' using encoding 'sequential' in module 'SDFCommutator2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              000 |                              000
                 iSTATE2 |                              001 |                              001
                 iSTATE3 |                              010 |                              010
                  iSTATE |                              011 |                              011
                 iSTATE0 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_XState_reg' using encoding 'sequential' in module 'SDFCommutator2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFController_wrState_reg' using encoding 'sequential' in module 'RADIX22FFT_CTRL1_3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                  iSTATE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFController_rdState_reg' using encoding 'sequential' in module 'RADIX22FFT_CTRL1_3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                            00001 |                              000
                 iSTATE1 |                            00010 |                              001
                 iSTATE2 |                            00100 |                              100
                 iSTATE3 |                            01000 |                              010
                  iSTATE |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_wrState_reg' using encoding 'one-hot' in module 'SDFCommutator3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_mem_btf_switch_reg' using encoding 'sequential' in module 'SDFCommutator3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              000 |                              000
                 iSTATE2 |                              001 |                              001
                 iSTATE3 |                              010 |                              010
                  iSTATE |                              011 |                              011
                 iSTATE0 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_XState_reg' using encoding 'sequential' in module 'SDFCommutator3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFController_wrState_reg' using encoding 'sequential' in module 'RADIX22FFT_CTRL1_4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFController_rdState_reg' using encoding 'one-hot' in module 'RADIX22FFT_CTRL1_4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              000 |                              000
                 iSTATE1 |                              001 |                              001
                 iSTATE2 |                              010 |                              100
                 iSTATE3 |                              011 |                              010
                  iSTATE |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_wrState_reg' using encoding 'sequential' in module 'SDFCommutator4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_mem_btf_switch_reg' using encoding 'sequential' in module 'SDFCommutator4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              000 |                              000
                 iSTATE2 |                              001 |                              001
                 iSTATE3 |                              010 |                              010
                  iSTATE |                              011 |                              011
                 iSTATE0 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_XState_reg' using encoding 'sequential' in module 'SDFCommutator4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFController_wrState_reg' using encoding 'sequential' in module 'RADIX22FFT_CTRL1_5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                  iSTATE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFController_rdState_reg' using encoding 'sequential' in module 'RADIX22FFT_CTRL1_5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              000 |                              000
                 iSTATE1 |                              001 |                              001
                 iSTATE2 |                              010 |                              100
                 iSTATE3 |                              011 |                              010
                  iSTATE |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_wrState_reg' using encoding 'sequential' in module 'SDFCommutator5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_mem_btf_switch_reg' using encoding 'sequential' in module 'SDFCommutator5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              000 |                              000
                 iSTATE2 |                              001 |                              001
                 iSTATE3 |                              010 |                              010
                  iSTATE |                              011 |                              011
                 iSTATE0 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_XState_reg' using encoding 'sequential' in module 'SDFCommutator5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFController_wrState_reg' using encoding 'sequential' in module 'RADIX22FFT_CTRL1_6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFController_rdState_reg' using encoding 'one-hot' in module 'RADIX22FFT_CTRL1_6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                              000
                 iSTATE1 |                               01 |                              001
                  iSTATE |                               10 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_wrState_reg' using encoding 'sequential' in module 'SDFCommutator6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                              000
                 iSTATE1 |                               01 |                              010
                  iSTATE |                               10 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_XState_reg' using encoding 'sequential' in module 'SDFCommutator6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFController_wrState_reg' using encoding 'sequential' in module 'RADIX22FFT_CTRL1_7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                  iSTATE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFController_rdState_reg' using encoding 'sequential' in module 'RADIX22FFT_CTRL1_7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                              000
                 iSTATE1 |                               01 |                              001
                  iSTATE |                               10 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_wrState_reg' using encoding 'sequential' in module 'SDFCommutator7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                              000
                 iSTATE1 |                               01 |                              010
                  iSTATE |                               10 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_XState_reg' using encoding 'sequential' in module 'SDFCommutator7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFController_wrState_reg' using encoding 'sequential' in module 'RADIX22FFT_CTRL1_8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFController_rdState_reg' using encoding 'one-hot' in module 'RADIX22FFT_CTRL1_8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                              000
                 iSTATE1 |                               01 |                              001
                  iSTATE |                               10 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_wrState_reg' using encoding 'sequential' in module 'SDFCommutator8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                              000
                 iSTATE1 |                               01 |                              010
                  iSTATE |                               10 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_XState_reg' using encoding 'sequential' in module 'SDFCommutator8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               11
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFController_wrState_reg' using encoding 'sequential' in module 'RADIX22FFT_CTRL1_1_block'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                                0 |                               00
                 iSTATE0 |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFController_rdState_reg' using encoding 'sequential' in module 'RADIX22FFT_CTRL1_1_block'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                              000
                 iSTATE1 |                               01 |                              001
                  iSTATE |                               10 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_wrState_reg' using encoding 'sequential' in module 'SDFCommutator9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                              000
                 iSTATE1 |                              010 |                              010
                  iSTATE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_XState_reg' using encoding 'one-hot' in module 'SDFCommutator9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wrStateMachineBitNatural_wrState_reg' using encoding 'sequential' in module 'RADIX2FFT_bitNatural'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rdStateMachineBitNatural_rdState_reg' using encoding 'one-hot' in module 'RADIX2FFT_bitNatural'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1183.219 ; gain = 657.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |clocking__GC0           |           1|         2|
|2     |adau1761_izedboard__GC0 |           1|      1394|
|3     |audio_top__GC0          |           1|       106|
|4     |peakfinder__GB0         |           1|     25048|
|5     |peakfinder__GB1         |           1|     17434|
|6     |peakfinder__GB2         |           1|     10834|
|7     |FFT_HDL_Optimized__GB0  |           1|     27892|
|8     |FFT_HDL_Optimized__GB1  |           1|      7148|
|9     |FFT_block__GC0          |           1|        98|
|10    |Toplayer__GCB0          |           1|     21381|
|11    |Toplayer__GCB1          |           1|     18313|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     58 Bit       Adders := 1     
	   2 Input     58 Bit       Adders := 1     
	   3 Input     56 Bit       Adders := 1     
	   2 Input     56 Bit       Adders := 1     
	   3 Input     54 Bit       Adders := 1     
	   2 Input     54 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   2 Input     52 Bit       Adders := 1     
	   2 Input     34 Bit       Adders := 2     
	   3 Input     34 Bit       Adders := 2     
	   2 Input     33 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   3 Input     31 Bit       Adders := 3     
	   2 Input     30 Bit       Adders := 2     
	   3 Input     30 Bit       Adders := 2     
	   2 Input     29 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 3     
	   2 Input     28 Bit       Adders := 2     
	   3 Input     28 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 2     
	   3 Input     27 Bit       Adders := 3     
	   2 Input     26 Bit       Adders := 3     
	   3 Input     26 Bit       Adders := 2     
	   2 Input     25 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 10    
	   2 Input      3 Bit       Adders := 20    
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              127 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 2     
	               57 Bit    Registers := 12    
	               56 Bit    Registers := 2     
	               55 Bit    Registers := 12    
	               54 Bit    Registers := 2     
	               53 Bit    Registers := 4     
	               52 Bit    Registers := 2     
	               51 Bit    Registers := 4     
	               48 Bit    Registers := 8     
	               34 Bit    Registers := 4     
	               33 Bit    Registers := 1069  
	               32 Bit    Registers := 42    
	               31 Bit    Registers := 28    
	               30 Bit    Registers := 30    
	               29 Bit    Registers := 26    
	               28 Bit    Registers := 30    
	               27 Bit    Registers := 26    
	               26 Bit    Registers := 30    
	               25 Bit    Registers := 21    
	               24 Bit    Registers := 32    
	               18 Bit    Registers := 11    
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 35    
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 14    
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 34    
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 213   
+---Multipliers : 
	                24x33  Multipliers := 4     
	                24x31  Multipliers := 4     
	                33x33  Multipliers := 2     
	                21x32  Multipliers := 2     
	                20x32  Multipliers := 1     
+---RAMs : 
	              16K Bit         RAMs := 2     
	               6K Bit         RAMs := 1     
	               3K Bit         RAMs := 2     
	               1K Bit         RAMs := 2     
	              896 Bit         RAMs := 2     
	              464 Bit         RAMs := 2     
	              264 Bit         RAMs := 2     
	              256 Bit         RAMs := 2     
	              248 Bit         RAMs := 2     
	              240 Bit         RAMs := 4     
	              232 Bit         RAMs := 2     
	              224 Bit         RAMs := 2     
	              216 Bit         RAMs := 2     
	              208 Bit         RAMs := 2     
	              200 Bit         RAMs := 2     
	              124 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	 512 Input     33 Bit        Muxes := 2     
	   3 Input     33 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 18    
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 9     
	   3 Input     31 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 4     
	   3 Input     30 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 14    
	   5 Input     29 Bit        Muxes := 4     
	   3 Input     29 Bit        Muxes := 2     
	   5 Input     28 Bit        Muxes := 4     
	   3 Input     28 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 6     
	   2 Input     27 Bit        Muxes := 14    
	   5 Input     27 Bit        Muxes := 4     
	   3 Input     27 Bit        Muxes := 2     
	   5 Input     26 Bit        Muxes := 4     
	   3 Input     26 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 7     
	   5 Input     25 Bit        Muxes := 3     
	   3 Input     25 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 7     
	   4 Input     24 Bit        Muxes := 4     
	   5 Input     24 Bit        Muxes := 8     
	   2 Input     18 Bit        Muxes := 1     
	  21 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	  30 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	  30 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   6 Input     10 Bit        Muxes := 2     
	  13 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 15    
	   6 Input      9 Bit        Muxes := 1     
	  13 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   3 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	  30 Input      8 Bit        Muxes := 21    
	   4 Input      8 Bit        Muxes := 6     
	   3 Input      7 Bit        Muxes := 3     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 25    
	   5 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 14    
	   6 Input      6 Bit        Muxes := 6     
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 9     
	   3 Input      5 Bit        Muxes := 3     
	  28 Input      5 Bit        Muxes := 1     
	  30 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 21    
	   4 Input      4 Bit        Muxes := 7     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 15    
	   2 Input      3 Bit        Muxes := 99    
	   5 Input      3 Bit        Muxes := 19    
	   6 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 97    
	   4 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 28    
	   6 Input      2 Bit        Muxes := 4     
	  30 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 6     
	  19 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 188   
	   6 Input      1 Bit        Muxes := 21    
	  14 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 66    
	   4 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 123   
	  28 Input      1 Bit        Muxes := 10    
	  30 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Toplayer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 512   
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 1     
Module adau1761_configuraiton_data 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module i3c2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	  21 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   6 Input     10 Bit        Muxes := 1     
	  13 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	  13 Input      9 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 6     
	  19 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
	   6 Input      1 Bit        Muxes := 14    
	  14 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ADAU1761_interface 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module i2s_data_interface 
Detailed RTL Component Info : 
+---Registers : 
	              127 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module audio_top 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 4     
	                1 Bit    Registers := 9     
Module peakfinder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 521   
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	 512 Input     33 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 13    
Module RADIX22FFT_CTRL1_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 6     
Module SimpleDualPortRAM_generic 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
+---RAMs : 
	              200 Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
+---RAMs : 
	              200 Bit         RAMs := 1     
Module SDFCommutator1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 7     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   5 Input     25 Bit        Muxes := 3     
	   3 Input     25 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 15    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 4     
Module RADIX22FFT_SDF1_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 2     
	   3 Input     26 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 4     
	               25 Bit    Registers := 10    
	                1 Bit    Registers := 7     
Module RADIX22FFT_CTRL1_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      7 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
Module SimpleDualPortRAM_generic__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
+---RAMs : 
	              208 Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
+---RAMs : 
	              208 Bit         RAMs := 1     
Module SDFCommutator2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 8     
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   5 Input     26 Bit        Muxes := 4     
	   3 Input     26 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 6     
	   5 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 15    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 4     
Module RADIX22FFT_SDF2_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   3 Input     27 Bit       Adders := 3     
+---Registers : 
	               27 Bit    Registers := 4     
	               26 Bit    Registers := 8     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 4     
Module TWDLROM_3_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   5 Input     24 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module RADIX22FFT_CTRL1_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 6     
Module Complex4Multiply 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     52 Bit       Adders := 1     
	   2 Input     52 Bit       Adders := 1     
+---Registers : 
	               52 Bit    Registers := 2     
	               51 Bit    Registers := 4     
	               48 Bit    Registers := 4     
	               27 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               18 Bit    Registers := 4     
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 6     
Module SimpleDualPortRAM_generic__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
+---RAMs : 
	              216 Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
+---RAMs : 
	              216 Bit         RAMs := 1     
Module SDFCommutator3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               27 Bit    Registers := 8     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 10    
	   5 Input     27 Bit        Muxes := 4     
	   3 Input     27 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 4     
Module RADIX22FFT_SDF1_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
	   3 Input     28 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 4     
	               27 Bit    Registers := 8     
	                1 Bit    Registers := 6     
Module RADIX22FFT_CTRL1_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      5 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
Module SimpleDualPortRAM_generic__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
+---RAMs : 
	              896 Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
+---RAMs : 
	              896 Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
+---RAMs : 
	              224 Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
+---RAMs : 
	              224 Bit         RAMs := 1     
Module SDFCommutator4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 8     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   5 Input     28 Bit        Muxes := 4     
	   3 Input     28 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 15    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 4     
Module RADIX22FFT_SDF2_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 3     
+---Registers : 
	               29 Bit    Registers := 4     
	               28 Bit    Registers := 8     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 4     
Module TWDLROM_5_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   5 Input     24 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module RADIX22FFT_CTRL1_5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 6     
Module Complex4Multiply_block 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     54 Bit       Adders := 1     
	   2 Input     54 Bit       Adders := 1     
+---Registers : 
	               54 Bit    Registers := 2     
	               53 Bit    Registers := 4     
	               48 Bit    Registers := 4     
	               29 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               18 Bit    Registers := 4     
	               12 Bit    Registers := 4     
	                1 Bit    Registers := 6     
Module SimpleDualPortRAM_generic__parameterized15__1 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
+---RAMs : 
	              464 Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
+---RAMs : 
	              464 Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized17__1 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
+---RAMs : 
	              232 Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
+---RAMs : 
	              232 Bit         RAMs := 1     
Module SDFCommutator5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               29 Bit    Registers := 8     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 10    
	   5 Input     29 Bit        Muxes := 4     
	   3 Input     29 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 15    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 4     
Module RADIX22FFT_SDF1_5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 2     
	   3 Input     30 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 4     
	               29 Bit    Registers := 8     
	                1 Bit    Registers := 6     
Module RADIX22FFT_CTRL1_6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
Module SimpleDualPortRAM_generic__parameterized19__3 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
+---RAMs : 
	              240 Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
+---RAMs : 
	              240 Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized19__1 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
+---RAMs : 
	              240 Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized19__2 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
+---RAMs : 
	              240 Bit         RAMs := 1     
Module SDFCommutator6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               30 Bit    Registers := 8     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 4     
	   3 Input     30 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 10    
Module RADIX22FFT_SDF2_6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   3 Input     31 Bit       Adders := 3     
+---Registers : 
	               31 Bit    Registers := 4     
	               30 Bit    Registers := 8     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 4     
Module TWDLROM_7_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   5 Input     24 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module RADIX22FFT_CTRL1_7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 6     
Module Complex4Multiply_block1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     56 Bit       Adders := 1     
	   2 Input     56 Bit       Adders := 1     
+---Registers : 
	               56 Bit    Registers := 2     
	               55 Bit    Registers := 12    
	               31 Bit    Registers := 4     
	               24 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Multipliers : 
	                24x31  Multipliers := 4     
Module SimpleDualPortRAM_generic__parameterized22__1 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
+---RAMs : 
	              124 Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
+---RAMs : 
	              124 Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized24__1 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
+---RAMs : 
	              248 Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
+---RAMs : 
	              248 Bit         RAMs := 1     
Module SDFCommutator7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 8     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 4     
	   3 Input     31 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 10    
Module RADIX22FFT_SDF1_7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 8     
	                1 Bit    Registers := 6     
Module RADIX22FFT_CTRL1_8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
Module RADIX22FFT_CTRL1_1_block 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module SimpleDualPortRAM_generic__parameterized30__1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module RADIX2FFT_bitNatural 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               33 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   3 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module Complex4Multiply_block2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     58 Bit       Adders := 1     
	   2 Input     58 Bit       Adders := 1     
+---Registers : 
	               58 Bit    Registers := 2     
	               57 Bit    Registers := 12    
	               33 Bit    Registers := 4     
	               24 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Multipliers : 
	                24x33  Multipliers := 4     
Module SimpleDualPortRAM_generic__parameterized28__1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---RAMs : 
	              264 Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---RAMs : 
	              264 Bit         RAMs := 1     
Module SDFCommutator9 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 10    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input     33 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module RADIX22FFT_SDF1_9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 2     
	   3 Input     34 Bit       Adders := 2     
+---Registers : 
	               34 Bit    Registers := 4     
	               33 Bit    Registers := 12    
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
Module TWDLROM_9_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   5 Input     24 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__parameterized26__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module SDFCommutator8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 8     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 11    
Module RADIX22FFT_SDF2_8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 3     
+---Registers : 
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 18    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 2     
Module FFT_HDL_Optimized 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	               30 Bit    Registers := 6     
	               28 Bit    Registers := 6     
	               26 Bit    Registers := 6     
	               24 Bit    Registers := 6     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 1     
Module FFT_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Multipliers : 
	                33x33  Multipliers := 2     
Module Sine_HDL_Optimized 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
Module singen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
Module upper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module tuningcalculator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               18 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Multipliers : 
	                21x32  Multipliers := 2     
	                20x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input     31 Bit        Muxes := 1     
	   6 Input     10 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
Module spi_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module delay 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module oled_init 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 1     
	  28 Input      1 Bit        Muxes := 10    
Module spi_ctrl__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module delay__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ascii_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module oled_ex 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 23    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  30 Input     12 Bit        Muxes := 1     
	  30 Input     11 Bit        Muxes := 1     
	  30 Input      8 Bit        Muxes := 21    
	   4 Input      8 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 23    
	   7 Input      6 Bit        Muxes := 14    
	   6 Input      6 Bit        Muxes := 6     
	  30 Input      5 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  30 Input      2 Bit        Muxes := 1     
	  30 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
Module oled_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6040] Register Inst_i2c/Inst_i3c2/pcnext_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
INFO: [Synth 8-4471] merging register 'Radix22ButterflyG1_dinXtwdl_re_dly1_reg[32:0]' into 'u_SDFCOMMUTATOR_9/SDFCummutator_wrData_re_reg_reg[32:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF1_9.vhd:281]
INFO: [Synth 8-4471] merging register 'Radix22ButterflyG1_dinXtwdl_im_dly1_reg[32:0]' into 'u_SDFCOMMUTATOR_9/SDFCummutator_wrData_im_reg_reg[32:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF1_9.vhd:282]
DSP Report: Generating DSP u_MUL4/Complex4Multiply_mult2_re_pipe1_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe1_reg.
DSP Report: Generating DSP u_MUL4/prod2_re_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: register u_MUL4/prod2_re_reg is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: Generating DSP u_MUL4/Complex4Multiply_mult1_re_pipe1_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe1_reg.
DSP Report: Generating DSP u_MUL4/prod1_re_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: register u_MUL4/prod1_re_reg is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: Generating DSP u_MUL4/Complex4Multiply_mult2_im_pipe1_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe1_reg.
DSP Report: Generating DSP u_MUL4/prod2_im_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: register u_MUL4/prod2_im_reg is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: Generating DSP u_MUL4/Complex4Multiply_mult1_im_pipe1_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe1_reg.
DSP Report: Generating DSP u_MUL4/prod1_im_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4/prod1_im_reg.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4/prod1_im_reg.
DSP Report: register u_MUL4/prod1_im_reg is absorbed into DSP u_MUL4/prod1_im_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4/prod1_im_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4/prod1_im_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4/prod1_im_reg.
INFO: [Synth 8-4471] merging register 'btfin_re_reg[31:0]' into 'u_SDFCOMMUTATOR_8/SDFCummutator_wrData_re_reg_reg[31:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_8.vhd:215]
INFO: [Synth 8-4471] merging register 'btfin_im_reg[31:0]' into 'u_SDFCOMMUTATOR_8/SDFCummutator_wrData_im_reg_reg[31:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF2_8.vhd:239]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/FFT_block.vhd:105]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/FFT_block.vhd:100]
DSP Report: Generating DSP Product1_mul_temp, operation Mode is: A*B.
DSP Report: operator Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: operator Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: Generating DSP Product1_mul_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: operator Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: Generating DSP Product1_mul_temp, operation Mode is: A*B.
DSP Report: operator Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: operator Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: Generating DSP Product1_mul_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: operator Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: Generating DSP Product_mul_temp, operation Mode is: A*B.
DSP Report: operator Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: operator Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: Generating DSP Product_mul_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: operator Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: Generating DSP Product_mul_temp, operation Mode is: A*B.
DSP Report: operator Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: operator Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: Generating DSP Product_mul_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: operator Product_mul_temp is absorbed into DSP Product_mul_temp.
WARNING: [Synth 8-3917] design Toplayer has port AC_ADR0 driven by constant 1
WARNING: [Synth 8-3917] design Toplayer has port AC_ADR1 driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[0] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[0]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[1] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[1]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[2] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[2]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[3] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[3]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[4] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[4]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[5] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[5]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[6] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[6]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[7] )
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_SDF2_8_1/din_re_dly1_reg[30]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_SDF2_8_1/din_re_dly1_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_SDF2_8_1/din_im_dly1_reg[30]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_SDF2_8_1/din_im_dly1_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_SDF2_8_1/u_SDFCOMMUTATOR_8/SDFCummutator_wrData_re_reg_reg[30]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_SDF2_8_1/u_SDFCOMMUTATOR_8/SDFCummutator_wrData_re_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_SDF2_8_1/u_SDFCOMMUTATOR_8/SDFCummutator_wrData_im_reg_reg[30]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_SDF2_8_1/u_SDFCOMMUTATOR_8/SDFCummutator_wrData_im_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_SDF2_8_1/twoLocationReg_0_MEM_im_1_reg[30]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_SDF2_8_1/twoLocationReg_0_MEM_im_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_SDF2_8_1/twoLocationReg_0_MEM_im_0_reg[30]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_SDF2_8_1/twoLocationReg_0_MEM_im_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_SDF2_8_1/Radix22ButterflyG2_dinXTwdl_re_dly1_reg[30]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_SDF2_8_1/Radix22ButterflyG2_dinXTwdl_re_dly1_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_SDF2_8_1/Radix22ButterflyG2_dinXTwdl_im_dly1_reg[30]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_SDF2_8_1/Radix22ButterflyG2_dinXTwdl_im_dly1_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_SDF2_8_1/Radix22ButterflyG2_dinXTwdl_re_dly2_reg[30]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_SDF2_8_1/Radix22ButterflyG2_dinXTwdl_re_dly2_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_SDF2_8_1/Radix22ButterflyG2_dinXTwdl_im_dly2_reg[30]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_SDF2_8_1/Radix22ButterflyG2_dinXTwdl_im_dly2_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_FFT_HDL_Optimizedi_9/\u_twdlROM_9/Radix22TwdlMapping_cnt0_inferred /\u_twdlROM_9/Radix22TwdlMapping_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_FFT_HDL_Optimizedi_9/\u_twdlROM_9/Radix22TwdlMapping_cnt0_inferred /\u_twdlROM_9/Radix22TwdlMapping_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_FFT_HDL_Optimizedi_9/\u_twdlROM_9/Radix22TwdlMapping_cnt0_inferred /\u_twdlROM_9/Radix22TwdlMapping_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_FFT_HDL_Optimizedi_9/\u_twdlROM_9/Radix22TwdlMapping_cnt0_inferred /\u_twdlROM_9/Radix22TwdlMapping_cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_FFT_HDL_Optimizedi_9/\u_twdlROM_9/Radix22TwdlMapping_cnt0_inferred /\u_twdlROM_9/Radix22TwdlMapping_cnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_FFT_HDL_Optimizedi_9/\u_twdlROM_9/Radix22TwdlMapping_cnt0_inferred /\u_twdlROM_9/Radix22TwdlMapping_cnt_reg[5] )
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_twdlROM_9/twiddleReg_im_reg[22]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_twdlROM_9/twiddleReg_im_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_FFT_HDL_Optimizedi_9/\u_twdlROM_9/twiddleReg_re_reg[23] )
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_RADIX2/u_MUL4/din_re_reg_reg[31]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_RADIX2/u_MUL4/din_re_reg_reg[32]'
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_RADIX2/u_MUL4/din_im_reg_reg[31]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_RADIX2/u_MUL4/din_im_reg_reg[32]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_FFT_HDL_Optimizedi_9/\u_RADIX2/u_SDFCOMMUTATOR_9/SDFCummutator_wrAddr_reg_reg )
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_RADIX2/u_SDFCOMMUTATOR_9/SDFCummutator_xWrAddr_reg[2]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_RADIX2/u_SDFCOMMUTATOR_9/SDFCummutator_xWrAddr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_RADIX2/u_SDFCOMMUTATOR_9/SDFCummutator_xWrAddr_reg[1]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_RADIX2/u_SDFCOMMUTATOR_9/SDFCummutator_xWrAddr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_FFT_HDL_Optimizedi_9/\u_RADIX2/u_SDFCOMMUTATOR_9/SDFCummutator_xWrAddr_reg[0] )
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_SDF2_8_1/twoLocationReg_0_MEM_re_1_reg[30]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_SDF2_8_1/twoLocationReg_0_MEM_re_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_SDF2_8_1/twoLocationReg_0_MEM_re_0_reg[30]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_SDF2_8_1/twoLocationReg_0_MEM_re_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_SDF2_8_1/twoLocationReg_0_dout_im_reg_reg[30]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_SDF2_8_1/twoLocationReg_0_dout_im_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_SDF2_8_1/x_im_dly_reg[30]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_SDF2_8_1/x_im_dly_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_twdlROM_9/Radix22TwdlMapping_twdlAddrMap_reg[5]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_twdlROM_9/Radix22TwdlMapping_twdlAddrMap_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_twdlROM_9/Radix22TwdlMapping_twdlAddrMap_reg[4]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_twdlROM_9/Radix22TwdlMapping_twdlAddrMap_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_twdlROM_9/Radix22TwdlMapping_twdlAddrMap_reg[3]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_twdlROM_9/Radix22TwdlMapping_twdlAddrMap_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_SDF2_8_1/twoLocationReg_0_dout_re_reg_reg[30]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_SDF2_8_1/twoLocationReg_0_dout_re_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_SDF2_8_1/x_re_dly_reg[30]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_SDF2_8_1/x_re_dly_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_FFT_HDL_Optimizedi_9/\u_twdlROM_9/Radix22TwdlMapping_twdlAddr_raw_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_FFT_HDL_Optimizedi_9/\u_twdlROM_9/Radix22TwdlMapping_twdlAddr_raw_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_r_freeze_100_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_r_freeze_100_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_r_freeze_100_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_r_freeze_100_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_r_freeze_100_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_r_freeze_100_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_r_freeze_100_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_r_freeze_100_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_r_freeze_100_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_r_freeze_100_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_r_freeze_100_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_r_freeze_100_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_r_freeze_100_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_r_freeze_100_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_r_freeze_100_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_r_freeze_100_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_r_freeze_100_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_r_freeze_100_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_r_freeze_100_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_r_freeze_100_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_r_freeze_100_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_r_freeze_100_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_r_freeze_100_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_r_freeze_100_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_l_freeze_100_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_l_freeze_100_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_l_freeze_100_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_l_freeze_100_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_l_freeze_100_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_l_freeze_100_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_l_freeze_100_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_l_freeze_100_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_l_freeze_100_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_l_freeze_100_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_l_freeze_100_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_l_freeze_100_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_l_freeze_100_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_l_freeze_100_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_l_freeze_100_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_l_freeze_100_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_l_freeze_100_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_l_freeze_100_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_l_freeze_100_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_l_freeze_100_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_l_freeze_100_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_l_freeze_100_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_l_freeze_100_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audioi_4/\hphone_l_freeze_100_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[8] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[8]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[9] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[9]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[10] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[10]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[11] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[11]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[12] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[12]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[13] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[13]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[14] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[14]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[15] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[15]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[16] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[16]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[17] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[17]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[18] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[18]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[19] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[19]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[20] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[20]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[21] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[21]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[22] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[22]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[23] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[23]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[24] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[24]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[25] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[25]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[26] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[26]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[27] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[27]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[28] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[28]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[29] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[29]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[30] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[30]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[31] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[31]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[32]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[32] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[32]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[33]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[33] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[33]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[34]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[34] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[34]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[35]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[35] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[35]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[36]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[36] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[36]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[37]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[37] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[37]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[38]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[38] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[38]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[39]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[39] )
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[39]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[40]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_adau1761_izedboardi_3/\Inst_i2s_data_interface/sr_out_reg[40] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[40]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[41]'
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[41]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[42]'
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[42]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[43]'
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[43]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[44]'
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[44]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[45]'
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[45]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[46]'
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[46]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[47]'
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[47]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[48]'
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[48]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[49]'
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[49]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[50]'
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[50]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[51]'
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[51]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[52]'
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[52]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[53]'
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[53]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[54]'
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[54]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[55]'
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[55]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[56]'
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[56]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[57]'
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[57]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[58]'
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[58]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[59]'
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[59]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[60]'
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[60]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[61]'
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[61]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[62]'
INFO: [Synth 8-3886] merging instance 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[62]' (FDE) to 'Inst_adau1761_izedboardi_3/Inst_i2s_data_interface/sr_out_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_RADIX2/u_MUL4/twdl_re_reg_reg[1]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_RADIX2/u_MUL4/twdl_re_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_RADIX2/u_MUL4/twdl_re_reg_reg[2]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_RADIX2/u_MUL4/twdl_re_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_RADIX2/u_MUL4/twdl_re_reg_reg[3]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_RADIX2/u_MUL4/twdl_re_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_RADIX2/u_MUL4/twdl_re_reg_reg[4]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_RADIX2/u_MUL4/twdl_re_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_RADIX2/u_MUL4/twdl_re_reg_reg[5]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_RADIX2/u_MUL4/twdl_re_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_RADIX2/u_MUL4/twdl_re_reg_reg[6]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_RADIX2/u_MUL4/twdl_re_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_RADIX2/u_MUL4/twdl_re_reg_reg[7]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_RADIX2/u_MUL4/twdl_re_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_RADIX2/u_MUL4/twdl_re_reg_reg[8]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_RADIX2/u_MUL4/twdl_re_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_RADIX2/u_MUL4/twdl_re_reg_reg[9]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_RADIX2/u_MUL4/twdl_re_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_RADIX2/u_MUL4/twdl_re_reg_reg[10]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_RADIX2/u_MUL4/twdl_re_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_RADIX2/u_MUL4/twdl_re_reg_reg[11]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_RADIX2/u_MUL4/twdl_re_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_RADIX2/u_MUL4/twdl_re_reg_reg[12]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_RADIX2/u_MUL4/twdl_re_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_RADIX2/u_MUL4/twdl_re_reg_reg[13]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_RADIX2/u_MUL4/twdl_re_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_FFT_HDL_Optimizedi_9/u_RADIX2/u_MUL4/twdl_re_reg_reg[14]' (FDCE) to 'u_FFT_HDL_Optimizedi_9/u_RADIX2/u_MUL4/twdl_re_reg_reg[16]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg[23:0]' into 'u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg[23:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/Complex4Multiply.vhd:150]
INFO: [Synth 8-4471] merging register 'u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg[23:0]' into 'u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg[23:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/Complex4Multiply.vhd:149]
INFO: [Synth 8-4471] merging register 'u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg[23:0]' into 'u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg[23:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/Complex4Multiply.vhd:149]
INFO: [Synth 8-4471] merging register 'u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg[23:0]' into 'u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg[23:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/Complex4Multiply.vhd:149]
INFO: [Synth 8-4471] merging register 'u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg[23:0]' into 'u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg[23:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/Complex4Multiply.vhd:150]
INFO: [Synth 8-4471] merging register 'u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg[23:0]' into 'u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg[23:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/Complex4Multiply.vhd:150]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4/prod1_im_reg' and it is trimmed from '48' to '17' bits. [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/Complex4Multiply.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4/prod2_re_reg' and it is trimmed from '48' to '17' bits. [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/Complex4Multiply.vhd:146]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4/prod2_im_reg' and it is trimmed from '48' to '17' bits. [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/Complex4Multiply.vhd:148]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4/prod1_re_reg' and it is trimmed from '48' to '17' bits. [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/Complex4Multiply.vhd:145]
DSP Report: Generating DSP u_MUL4/Complex4Multiply_mult2_re_pipe1_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe1_reg.
DSP Report: Generating DSP u_MUL4/prod2_re_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: register u_MUL4/prod2_re_reg is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: Generating DSP u_MUL4/Complex4Multiply_mult1_re_pipe1_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe1_reg.
DSP Report: Generating DSP u_MUL4/prod1_re_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: register u_MUL4/prod1_re_reg is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: Generating DSP u_MUL4/Complex4Multiply_mult2_im_pipe1_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe1_reg.
DSP Report: Generating DSP u_MUL4/prod2_im_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: register u_MUL4/prod2_im_reg is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: Generating DSP u_MUL4/Complex4Multiply_mult1_im_pipe1_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe1_reg.
DSP Report: Generating DSP u_MUL4/prod1_im_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4/prod1_im_reg.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4/prod1_im_reg.
DSP Report: register u_MUL4/prod1_im_reg is absorbed into DSP u_MUL4/prod1_im_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4/prod1_im_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4/prod1_im_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4/prod1_im_reg.
INFO: [Synth 8-4471] merging register 'u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg[23:0]' into 'u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg[23:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/Complex4Multiply_block.vhd:150]
INFO: [Synth 8-4471] merging register 'u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg[23:0]' into 'u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg[23:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/Complex4Multiply_block.vhd:149]
INFO: [Synth 8-4471] merging register 'u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg[23:0]' into 'u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg[23:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/Complex4Multiply_block.vhd:149]
INFO: [Synth 8-4471] merging register 'u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg[23:0]' into 'u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg[23:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/Complex4Multiply_block.vhd:149]
INFO: [Synth 8-4471] merging register 'u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg[23:0]' into 'u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg[23:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/Complex4Multiply_block.vhd:150]
INFO: [Synth 8-4471] merging register 'u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg[23:0]' into 'u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg[23:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/Complex4Multiply_block.vhd:150]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4/prod1_im_reg' and it is trimmed from '48' to '17' bits. [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/Complex4Multiply_block.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4/prod2_re_reg' and it is trimmed from '48' to '17' bits. [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/Complex4Multiply_block.vhd:146]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4/prod2_im_reg' and it is trimmed from '48' to '17' bits. [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/Complex4Multiply_block.vhd:148]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4/prod1_re_reg' and it is trimmed from '48' to '17' bits. [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/Complex4Multiply_block.vhd:145]
DSP Report: Generating DSP u_MUL4/Complex4Multiply_mult2_re_pipe1_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe1_reg.
DSP Report: Generating DSP u_MUL4/prod2_re_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: register u_MUL4/prod2_re_reg is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: Generating DSP u_MUL4/Complex4Multiply_mult1_re_pipe1_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe1_reg.
DSP Report: Generating DSP u_MUL4/prod1_re_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: register u_MUL4/prod1_re_reg is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: Generating DSP u_MUL4/Complex4Multiply_mult2_im_pipe1_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe1_reg.
DSP Report: Generating DSP u_MUL4/prod2_im_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: register u_MUL4/prod2_im_reg is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: Generating DSP u_MUL4/Complex4Multiply_mult1_im_pipe1_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe1_reg.
DSP Report: Generating DSP u_MUL4/prod1_im_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4/prod1_im_reg.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4/prod1_im_reg.
DSP Report: register u_MUL4/prod1_im_reg is absorbed into DSP u_MUL4/prod1_im_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4/prod1_im_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4/prod1_im_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4/prod1_im_reg.
INFO: [Synth 8-4471] merging register 'u_SDFCOMMUTATOR_6/SDFCummutator_wrData_re_reg_reg[29:0]' into 'Radix22ButterflyG2_dinXTwdl_re_dly2_reg[29:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator6.vhd:183]
INFO: [Synth 8-4471] merging register 'u_SDFCOMMUTATOR_6/SDFCummutator_wrData_im_reg_reg[29:0]' into 'Radix22ButterflyG2_dinXTwdl_im_dly2_reg[29:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/SDFCommutator6.vhd:184]
INFO: [Synth 8-4471] merging register 'Radix22ButterflyG1_dinXtwdl_re_dly1_reg[30:0]' into 'u_SDFCOMMUTATOR_7/SDFCummutator_wrData_re_reg_reg[30:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF1_7.vhd:264]
INFO: [Synth 8-4471] merging register 'Radix22ButterflyG1_dinXtwdl_im_dly1_reg[30:0]' into 'u_SDFCOMMUTATOR_7/SDFCummutator_wrData_im_reg_reg[30:0]' [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/imports/allcode/FFTblock/RADIX22FFT_SDF1_7.vhd:265]
DSP Report: Generating DSP u_MUL4/Complex4Multiply_mult2_re_pipe1_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe1_reg.
DSP Report: Generating DSP u_MUL4/prod2_re_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: register u_MUL4/prod2_re_reg is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: Generating DSP u_MUL4/Complex4Multiply_mult1_re_pipe1_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe1_reg.
DSP Report: Generating DSP u_MUL4/prod1_re_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: register u_MUL4/prod1_re_reg is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: Generating DSP u_MUL4/Complex4Multiply_mult2_im_pipe1_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe1_reg.
DSP Report: Generating DSP u_MUL4/prod2_im_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: register u_MUL4/prod2_im_reg is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: Generating DSP u_MUL4/Complex4Multiply_mult1_im_pipe1_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe1_reg.
DSP Report: Generating DSP u_MUL4/prod1_im_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4/prod1_im_reg.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4/prod1_im_reg.
DSP Report: register u_MUL4/prod1_im_reg is absorbed into DSP u_MUL4/prod1_im_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4/prod1_im_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4/prod1_im_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4/prod1_im_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_re_reg[47]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_re_reg[46]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_re_reg[45]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_re_reg[44]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_re_reg[43]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_re_reg[42]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_re_reg[41]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_re_reg[40]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_re_reg[39]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_re_reg[38]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_re_reg[37]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_re_reg[36]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_re_reg[35]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_re_reg[34]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_re_reg[33]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_re_reg[32]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_re_reg[31]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_re_reg[30]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_re_reg[29]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_re_reg[28]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_re_reg[27]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_re_reg[26]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_re_reg[25]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_re_reg[24]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_re_reg[23]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_re_reg[22]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_re_reg[21]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_re_reg[20]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_re_reg[19]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_re_reg[18]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_re_reg[17]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_re_reg[47]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_re_reg[46]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_re_reg[45]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_re_reg[44]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_re_reg[43]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_re_reg[42]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_re_reg[41]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_re_reg[40]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_re_reg[39]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_re_reg[38]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_re_reg[37]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_re_reg[36]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_re_reg[35]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_re_reg[34]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_re_reg[33]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_re_reg[32]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_re_reg[31]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_re_reg[30]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_re_reg[29]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_re_reg[28]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_re_reg[27]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_re_reg[26]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_re_reg[25]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_re_reg[24]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_re_reg[23]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_re_reg[22]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_re_reg[21]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_re_reg[20]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_re_reg[19]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_re_reg[18]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_re_reg[17]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_im_reg[47]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_im_reg[46]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_im_reg[45]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_im_reg[44]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_im_reg[43]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_im_reg[42]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_im_reg[41]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_im_reg[40]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_im_reg[39]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_im_reg[38]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_im_reg[37]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_im_reg[36]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_im_reg[35]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_im_reg[34]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_im_reg[33]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_im_reg[32]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_im_reg[31]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_im_reg[30]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_im_reg[29]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_im_reg[28]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_im_reg[27]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_im_reg[26]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_im_reg[25]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_im_reg[24]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_im_reg[23]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_im_reg[22]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_im_reg[21]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_im_reg[20]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_im_reg[19]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_im_reg[18]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod2_im_reg[17]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_im_reg[47]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_im_reg[46]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_im_reg[45]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_im_reg[44]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_im_reg[43]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_im_reg[42]) is unused and will be removed from module RADIX22FFT_SDF1_7.
WARNING: [Synth 8-3332] Sequential element (u_MUL4/prod1_im_reg[41]) is unused and will be removed from module RADIX22FFT_SDF1_7.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP sine/Product_mul_temp, operation Mode is: A*(B:0x3e8).
DSP Report: operator sine/Product_mul_temp is absorbed into DSP sine/Product_mul_temp.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/new/tuningcalculator.vhd:67]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/new/tuningcalculator.vhd:127]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/new/tuningcalculator.vhd:142]
DSP Report: Generating DSP q0, operation Mode is: (A:0x94cf4)*B2.
DSP Report: register q0 is absorbed into DSP q0.
DSP Report: operator q0 is absorbed into DSP q0.
DSP Report: operator q0 is absorbed into DSP q0.
DSP Report: Generating DSP q0, operation Mode is: (PCIN>>17)+(A:0x94cf4)*B2.
DSP Report: register t_reg is absorbed into DSP q0.
DSP Report: operator q0 is absorbed into DSP q0.
DSP Report: operator q0 is absorbed into DSP q0.
DSP Report: Generating DSP q0, operation Mode is: (A:0x4c383)*B2.
DSP Report: register q0 is absorbed into DSP q0.
DSP Report: operator q0 is absorbed into DSP q0.
DSP Report: operator q0 is absorbed into DSP q0.
DSP Report: Generating DSP q0, operation Mode is: (PCIN>>17)+A2*(B:0x3c383).
DSP Report: register t_reg is absorbed into DSP q0.
DSP Report: operator q0 is absorbed into DSP q0.
DSP Report: operator q0 is absorbed into DSP q0.
DSP Report: Generating DSP q0, operation Mode is: (A:0x4a67a)*B2.
DSP Report: register q0 is absorbed into DSP q0.
DSP Report: operator q0 is absorbed into DSP q0.
DSP Report: operator q0 is absorbed into DSP q0.
DSP Report: Generating DSP q0, operation Mode is: (PCIN>>17)+(A:0x4a67a)*B2.
DSP Report: register t_reg is absorbed into DSP q0.
DSP Report: operator q0 is absorbed into DSP q0.
DSP Report: operator q0 is absorbed into DSP q0.
DSP Report: Generating DSP q0, operation Mode is: (A:0xad9c7)*B2.
DSP Report: register q0 is absorbed into DSP q0.
DSP Report: operator q0 is absorbed into DSP q0.
DSP Report: operator q0 is absorbed into DSP q0.
DSP Report: Generating DSP q0, operation Mode is: (PCIN>>17)+A2*(B:0x3d9c7).
DSP Report: register t_reg is absorbed into DSP q0.
DSP Report: operator q0 is absorbed into DSP q0.
DSP Report: operator q0 is absorbed into DSP q0.
DSP Report: Generating DSP q0, operation Mode is: (A:0xdf36e)*B2.
DSP Report: register q0 is absorbed into DSP q0.
DSP Report: operator q0 is absorbed into DSP q0.
DSP Report: operator q0 is absorbed into DSP q0.
DSP Report: Generating DSP q0, operation Mode is: (PCIN>>17)+(A:0xdf36e)*B2.
DSP Report: register t_reg is absorbed into DSP q0.
DSP Report: operator q0 is absorbed into DSP q0.
DSP Report: operator q0 is absorbed into DSP q0.
WARNING: [Synth 8-6040] Register Example/temp_addr_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:23 . Memory (MB): peak = 1183.219 ; gain = 657.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+----------------------------------------------------+---------------+----------------+
|Module Name | RTL Object                                         | Depth x Width | Implemented As | 
+------------+----------------------------------------------------+---------------+----------------+
|oled_init   | after_state                                        | 32x1          | LUT            | 
|oled_init   | after_state                                        | 32x5          | LUT            | 
|oled_init   | temp_sdata                                         | 32x1          | LUT            | 
|oled_init   | temp_sdata                                         | 32x8          | LUT            | 
|oled_ex     | after_state                                        | 32x1          | LUT            | 
|oled_ex     | temp_addr                                          | 32x1          | LUT            | 
|TWDLROM_3_1 | Twiddle_re_table_data[0]                           | 64x23         | LUT            | 
|TWDLROM_3_1 | Twiddle_im_table_data[0]                           | 64x24         | LUT            | 
|TWDLROM_5_1 | Twiddle_re_table_data[0]                           | 64x23         | LUT            | 
|TWDLROM_5_1 | Twiddle_im_table_data[0]                           | 64x24         | LUT            | 
|TWDLROM_7_1 | Twiddle_re_table_data[0]                           | 64x23         | LUT            | 
|TWDLROM_7_1 | Twiddle_im_table_data[0]                           | 64x24         | LUT            | 
|TWDLROM_9_1 | Twiddle_re_table_data[0]                           | 64x23         | LUT            | 
|TWDLROM_9_1 | Twiddle_im_table_data[0]                           | 64x24         | LUT            | 
|Toplayer    | Inst_i2c/Inst_adau1761_configuraiton_data/data_reg | 1024x9        | Block RAM      | 
|TWDLROM_9_1 | Twiddle_re_table_data[0]                           | 64x23         | LUT            | 
|TWDLROM_9_1 | Twiddle_im_table_data[0]                           | 64x24         | LUT            | 
+------------+----------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                 | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|SimpleDualPortRAM_generic:                  | ram_reg    | 256 x 25(READ_FIRST)   | W |   | 256 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized3:  | ram_reg    | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized3:  | ram_reg    | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized7:  | ram_reg    | 64 x 27(READ_FIRST)    | W |   | 64 x 27(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized7:  | ram_reg    | 64 x 27(READ_FIRST)    | W |   | 64 x 27(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized30: | ram_reg    | 512 x 33(READ_FIRST)   | W |   | 512 x 33(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized30: | ram_reg    | 512 x 33(READ_FIRST)   | W |   | 512 x 33(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+--------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------------------------------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object                                             | Inference | Size (Depth x Width) | Primitives      | 
+------------+--------------------------------------------------------+-----------+----------------------+-----------------+
|u_SDF1_1_1  | u_SDFCOMMUTATOR_1/u_dataXMEM_re_0_1/ram_reg            | Implied   | 8 x 25               | RAM32M x 5      | 
|u_SDF1_1_1  | u_SDFCOMMUTATOR_1/u_dataXMEM_im_0_1/ram_reg            | Implied   | 8 x 25               | RAM32M x 5      | 
|u_SDF2_2_1  | u_SDFCOMMUTATOR_2/u_dataXMEM_re_0_2/ram_reg            | Implied   | 8 x 26               | RAM32M x 5      | 
|u_SDF2_2_1  | u_SDFCOMMUTATOR_2/u_dataXMEM_im_0_2/ram_reg            | Implied   | 8 x 26               | RAM32M x 5      | 
|u_SDF1_3_1  | u_SDFCOMMUTATOR_3/u_dataXMEM_re_0_3/ram_reg            | Implied   | 8 x 27               | RAM32M x 5      | 
|u_SDF1_3_1  | u_SDFCOMMUTATOR_3/u_dataXMEM_im_0_3/ram_reg            | Implied   | 8 x 27               | RAM32M x 5      | 
|u_SDF2_4_1  | u_SDFCOMMUTATOR_4/u_dataXMEM_re_0_4/ram_reg            | Implied   | 8 x 28               | RAM32M x 5      | 
|u_SDF2_4_1  | u_SDFCOMMUTATOR_4/u_dataXMEM_im_0_4/ram_reg            | Implied   | 8 x 28               | RAM32M x 5      | 
|u_SDF2_4_1  | u_dataMEM_re_0_4/ram_reg                               | Implied   | 32 x 28              | RAM32M x 5      | 
|u_SDF2_4_1  | u_dataMEM_im_0_4/ram_reg                               | Implied   | 32 x 28              | RAM32M x 5      | 
|u_SDF1_5_1  | u_SDFCOMMUTATOR_5/u_dataXMEM_re_0_5/ram_reg            | Implied   | 8 x 29               | RAM32M x 5      | 
|u_SDF1_5_1  | u_SDFCOMMUTATOR_5/u_dataXMEM_im_0_5/ram_reg            | Implied   | 8 x 29               | RAM32M x 5      | 
|u_SDF1_5_1  | u_dataMEM_re_0_5/ram_reg                               | Implied   | 16 x 29              | RAM32M x 5      | 
|u_SDF1_5_1  | u_dataMEM_im_0_5/ram_reg                               | Implied   | 16 x 29              | RAM32M x 5      | 
|u_SDF2_6_1  | u_dataMEM_re_0_6/ram_reg                               | Implied   | 8 x 30               | RAM32M x 5      | 
|u_SDF2_6_1  | u_SDFCOMMUTATOR_6/u_dataXMEM_re_0_6/ram_reg            | Implied   | 8 x 30               | RAM32M x 5      | 
|u_SDF2_6_1  | u_dataMEM_im_0_6/ram_reg                               | Implied   | 8 x 30               | RAM32M x 5      | 
|u_SDF2_6_1  | u_SDFCOMMUTATOR_6/u_dataXMEM_im_0_6/ram_reg            | Implied   | 8 x 30               | RAM32M x 5      | 
|u_SDF1_7_1  | u_dataMEM_re_0_7/ram_reg                               | Implied   | 4 x 31               | RAM32M x 6      | 
|u_SDF1_7_1  | u_SDFCOMMUTATOR_7/u_dataXMEM_re_0_7/ram_reg            | Implied   | 8 x 31               | RAM32M x 6      | 
|u_SDF1_7_1  | u_dataMEM_im_0_7/ram_reg                               | Implied   | 4 x 31               | RAM32M x 6      | 
|u_SDF1_7_1  | u_SDFCOMMUTATOR_7/u_dataXMEM_im_0_7/ram_reg            | Implied   | 8 x 31               | RAM32M x 6      | 
|Toplayer    | u_RADIX2/u_SDFCOMMUTATOR_9/u_dataXMEM_re_0_9/ram_reg   | Implied   | 8 x 33               | RAM16X1S x 33   | 
|Toplayer    | u_RADIX2/u_SDFCOMMUTATOR_9/u_dataXMEM_im_0_9/ram_reg   | Implied   | 8 x 33               | RAM16X1S x 33   | 
|Toplayer    | u_SDF2_8_1/u_SDFCOMMUTATOR_8/u_dataXMEM_re_0_8/ram_reg | Implied   | 8 x 32               | RAM32M x 6      | 
|Toplayer    | u_SDF2_8_1/u_SDFCOMMUTATOR_8/u_dataXMEM_im_0_8/ram_reg | Implied   | 8 x 32               | RAM32M x 6      | 
+------------+--------------------------------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-----------------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name            | DSP Mapping               | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|RADIX22FFT_SDF1_9      | (A2*B2)'                  | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|RADIX22FFT_SDF1_9      | (PCIN>>17)+(A2*B2)'       | 24     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|RADIX22FFT_SDF1_9      | (A2*B2)'                  | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|RADIX22FFT_SDF1_9      | (PCIN>>17)+(A2*B2)'       | 24     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|RADIX22FFT_SDF1_9      | (A2*B2)'                  | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|RADIX22FFT_SDF1_9      | (PCIN>>17)+(A2*B2)'       | 24     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|RADIX22FFT_SDF1_9      | (A2*B2)'                  | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|RADIX22FFT_SDF1_9      | (PCIN>>17)+(A2*B2)'       | 24     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Toplayer               | A*B                       | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Toplayer               | (PCIN>>17)+A*B            | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Toplayer               | A*B                       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Toplayer               | (PCIN>>17)+A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Toplayer               | A*B                       | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Toplayer               | (PCIN>>17)+A*B            | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Toplayer               | A*B                       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Toplayer               | (PCIN>>17)+A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RADIX22FFT_SDF1_3      | (A2*B2)'                  | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Complex4Multiply       | (PCIN>>17)+(A2*B2)'       | 24     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|RADIX22FFT_SDF1_3      | (A2*B2)'                  | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Complex4Multiply       | (PCIN>>17)+(A2*B2)'       | 24     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|RADIX22FFT_SDF1_3      | (A2*B2)'                  | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Complex4Multiply       | (PCIN>>17)+(A2*B2)'       | 24     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|RADIX22FFT_SDF1_3      | (A2*B2)'                  | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Complex4Multiply       | (PCIN>>17)+(A2*B2)'       | 24     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|RADIX22FFT_SDF1_5      | (A2*B2)'                  | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Complex4Multiply_block | (PCIN>>17)+(A2*B2)'       | 24     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|RADIX22FFT_SDF1_5      | (A2*B2)'                  | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Complex4Multiply_block | (PCIN>>17)+(A2*B2)'       | 24     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|RADIX22FFT_SDF1_5      | (A2*B2)'                  | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Complex4Multiply_block | (PCIN>>17)+(A2*B2)'       | 24     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|RADIX22FFT_SDF1_5      | (A2*B2)'                  | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Complex4Multiply_block | (PCIN>>17)+(A2*B2)'       | 24     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|RADIX22FFT_SDF1_7      | (A2*B2)'                  | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|RADIX22FFT_SDF1_7      | (PCIN>>17)+(A2*B2)'       | 24     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|RADIX22FFT_SDF1_7      | (A2*B2)'                  | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|RADIX22FFT_SDF1_7      | (PCIN>>17)+(A2*B2)'       | 24     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|RADIX22FFT_SDF1_7      | (A2*B2)'                  | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|RADIX22FFT_SDF1_7      | (PCIN>>17)+(A2*B2)'       | 24     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|RADIX22FFT_SDF1_7      | (A2*B2)'                  | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|RADIX22FFT_SDF1_7      | (PCIN>>17)+(A2*B2)'       | 24     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|singen                 | A*(B:0x3e8)               | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tuningcalculator       | (A:0x94cf4)*B2            | 21     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|tuningcalculator       | (PCIN>>17)+(A:0x94cf4)*B2 | 21     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|tuningcalculator       | (A:0x4c383)*B2            | 20     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|tuningcalculator       | (PCIN>>17)+A2*(B:0x3c383) | 15     | 15     | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|tuningcalculator       | (A:0x4a67a)*B2            | 20     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|tuningcalculator       | (PCIN>>17)+(A:0x4a67a)*B2 | 20     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|tuningcalculator       | (A:0xad9c7)*B2            | 21     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|tuningcalculator       | (PCIN>>17)+A2*(B:0x3d9c7) | 15     | 15     | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|tuningcalculator       | (A:0xdf36e)*B2            | 21     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|tuningcalculator       | (PCIN>>17)+(A:0xdf36e)*B2 | 21     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+-----------------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance Inst_adau1761_izedboardi_3/i_0/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_FFT_HDL_Optimizedi_8/u_SDF1_1_1/i_0/u_dataMEM_re_0_1_generic/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_FFT_HDL_Optimizedi_8/u_SDF2_2_1/i_0/u_dataMEM_im_0_2/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_FFT_HDL_Optimizedi_8/u_SDF2_2_1/i_1/u_dataMEM_re_0_2/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_FFT_HDL_Optimizedi_8/u_SDF1_3_1/i_0/u_dataMEM_im_0_3/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_FFT_HDL_Optimizedi_8/u_SDF1_3_1/i_1/u_dataMEM_re_0_3/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_FFT_HDL_Optimizedi_9/i_0/u_NaturalOrder_Stage/u_dataMEM_im_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_FFT_HDL_Optimizedi_9/i_1/u_NaturalOrder_Stage/u_dataMEM_re_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/OLEDi_0/OLED/Example/char_lib_comp/dout_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |clocking__GC0           |           1|         2|
|2     |adau1761_izedboard__GC0 |           1|       684|
|3     |audio_top__GC0          |           1|        58|
|4     |peakfinder__GB0         |           1|     24984|
|5     |peakfinder__GB1         |           1|     17370|
|6     |peakfinder__GB2         |           1|     10549|
|7     |FFT_HDL_Optimized__GB0  |           1|     15586|
|8     |FFT_HDL_Optimized__GB1  |           1|      4355|
|9     |FFT_block__GC0          |           1|        90|
|10    |Toplayer__GCB0          |           1|     12384|
|11    |Toplayer__GCB1          |           1|     11005|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:01:32 . Memory (MB): peak = 1183.219 ; gain = 657.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:21 ; elapsed = 00:02:34 . Memory (MB): peak = 1592.348 ; gain = 1066.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                 | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|SimpleDualPortRAM_generic:                  | ram_reg    | 256 x 25(READ_FIRST)   | W |   | 256 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized3:  | ram_reg    | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized3:  | ram_reg    | 128 x 26(READ_FIRST)   | W |   | 128 x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized7:  | ram_reg    | 64 x 27(READ_FIRST)    | W |   | 64 x 27(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized7:  | ram_reg    | 64 x 27(READ_FIRST)    | W |   | 64 x 27(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized30: | ram_reg    | 512 x 33(READ_FIRST)   | W |   | 512 x 33(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized30: | ram_reg    | 512 x 33(READ_FIRST)   | W |   | 512 x 33(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+--------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+--------------------------------------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object                                             | Inference | Size (Depth x Width) | Primitives      | 
+------------+--------------------------------------------------------+-----------+----------------------+-----------------+
|u_SDF1_1_1  | u_SDFCOMMUTATOR_1/u_dataXMEM_re_0_1/ram_reg            | Implied   | 8 x 25               | RAM32M x 5      | 
|u_SDF1_1_1  | u_SDFCOMMUTATOR_1/u_dataXMEM_im_0_1/ram_reg            | Implied   | 8 x 25               | RAM32M x 5      | 
|u_SDF2_2_1  | u_SDFCOMMUTATOR_2/u_dataXMEM_re_0_2/ram_reg            | Implied   | 8 x 26               | RAM32M x 5      | 
|u_SDF2_2_1  | u_SDFCOMMUTATOR_2/u_dataXMEM_im_0_2/ram_reg            | Implied   | 8 x 26               | RAM32M x 5      | 
|u_SDF1_3_1  | u_SDFCOMMUTATOR_3/u_dataXMEM_re_0_3/ram_reg            | Implied   | 8 x 27               | RAM32M x 5      | 
|u_SDF1_3_1  | u_SDFCOMMUTATOR_3/u_dataXMEM_im_0_3/ram_reg            | Implied   | 8 x 27               | RAM32M x 5      | 
|u_SDF2_4_1  | u_SDFCOMMUTATOR_4/u_dataXMEM_re_0_4/ram_reg            | Implied   | 8 x 28               | RAM32M x 5      | 
|u_SDF2_4_1  | u_SDFCOMMUTATOR_4/u_dataXMEM_im_0_4/ram_reg            | Implied   | 8 x 28               | RAM32M x 5      | 
|u_SDF2_4_1  | u_dataMEM_re_0_4/ram_reg                               | Implied   | 32 x 28              | RAM32M x 5      | 
|u_SDF2_4_1  | u_dataMEM_im_0_4/ram_reg                               | Implied   | 32 x 28              | RAM32M x 5      | 
|u_SDF1_5_1  | u_SDFCOMMUTATOR_5/u_dataXMEM_re_0_5/ram_reg            | Implied   | 8 x 29               | RAM32M x 5      | 
|u_SDF1_5_1  | u_SDFCOMMUTATOR_5/u_dataXMEM_im_0_5/ram_reg            | Implied   | 8 x 29               | RAM32M x 5      | 
|u_SDF1_5_1  | u_dataMEM_re_0_5/ram_reg                               | Implied   | 16 x 29              | RAM32M x 5      | 
|u_SDF1_5_1  | u_dataMEM_im_0_5/ram_reg                               | Implied   | 16 x 29              | RAM32M x 5      | 
|u_SDF2_6_1  | u_dataMEM_re_0_6/ram_reg                               | Implied   | 8 x 30               | RAM32M x 5      | 
|u_SDF2_6_1  | u_SDFCOMMUTATOR_6/u_dataXMEM_re_0_6/ram_reg            | Implied   | 8 x 30               | RAM32M x 5      | 
|u_SDF2_6_1  | u_dataMEM_im_0_6/ram_reg                               | Implied   | 8 x 30               | RAM32M x 5      | 
|u_SDF2_6_1  | u_SDFCOMMUTATOR_6/u_dataXMEM_im_0_6/ram_reg            | Implied   | 8 x 30               | RAM32M x 5      | 
|u_SDF1_7_1  | u_dataMEM_re_0_7/ram_reg                               | Implied   | 4 x 31               | RAM32M x 6      | 
|u_SDF1_7_1  | u_SDFCOMMUTATOR_7/u_dataXMEM_re_0_7/ram_reg            | Implied   | 8 x 31               | RAM32M x 6      | 
|u_SDF1_7_1  | u_dataMEM_im_0_7/ram_reg                               | Implied   | 4 x 31               | RAM32M x 6      | 
|u_SDF1_7_1  | u_SDFCOMMUTATOR_7/u_dataXMEM_im_0_7/ram_reg            | Implied   | 8 x 31               | RAM32M x 6      | 
|Toplayer    | u_RADIX2/u_SDFCOMMUTATOR_9/u_dataXMEM_re_0_9/ram_reg   | Implied   | 8 x 33               | RAM16X1S x 33   | 
|Toplayer    | u_RADIX2/u_SDFCOMMUTATOR_9/u_dataXMEM_im_0_9/ram_reg   | Implied   | 8 x 33               | RAM16X1S x 33   | 
|Toplayer    | u_SDF2_8_1/u_SDFCOMMUTATOR_8/u_dataXMEM_re_0_8/ram_reg | Implied   | 8 x 32               | RAM32M x 6      | 
|Toplayer    | u_SDF2_8_1/u_SDFCOMMUTATOR_8/u_dataXMEM_im_0_8/ram_reg | Implied   | 8 x 32               | RAM32M x 6      | 
+------------+--------------------------------------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |clocking__GC0           |           1|         2|
|2     |adau1761_izedboard__GC0 |           1|       684|
|3     |audio_top__GC0          |           1|        58|
|4     |peakfinder__GB0         |           1|     24984|
|5     |FFT_HDL_Optimized__GB0  |           1|     15507|
|6     |FFT_HDL_Optimized__GB1  |           1|      4223|
|7     |FFT_block__GC0          |           1|        90|
|8     |Toplayer__GCB0          |           1|     12384|
|9     |Toplayer__GCB1          |           1|     11032|
|10    |Toplayer_GT0            |           1|     28998|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance Inst_adau1761_izedboardi_3/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/OLED/Example/char_lib_comp/dout_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:44 ; elapsed = 00:03:10 . Memory (MB): peak = 1592.348 ; gain = 1066.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |clocking__GC0           |           1|         2|
|2     |adau1761_izedboard__GC0 |           1|       409|
|3     |audio_top__GC0          |           1|        58|
|4     |peakfinder__GB0         |           1|     15510|
|5     |FFT_HDL_Optimized__GB0  |           1|     10063|
|6     |FFT_HDL_Optimized__GB1  |           1|      3212|
|7     |FFT_block__GC0          |           1|        90|
|8     |Toplayer__GCB0          |           1|     12257|
|9     |Toplayer__GCB1          |           1|      7343|
|10    |Toplayer_GT0            |           1|     17959|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OLED/Example/char_lib_comp/dout_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin hphone_l_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_l_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_l_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_l_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_l_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_l_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_l_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_l_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_l_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_l_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_l_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_l_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_l_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_l_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_l_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_l_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_l_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_l_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_l_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_l_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_l_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_l_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_l_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_l_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_r_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_r_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_r_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_r_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_r_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_r_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_r_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_r_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_r_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_r_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_r_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_r_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_r_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_r_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_r_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_r_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_r_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_r_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_r_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_r_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_r_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_r_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_r_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hphone_r_inferred:in0[0] to constant 0
WARNING: [Synth 8-5410] Found another clock driver BUFG_inst:O [C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.srcs/sources_1/imports/sources_1/new/Toplayer.vhd:294]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:52 ; elapsed = 00:03:18 . Memory (MB): peak = 1592.348 ; gain = 1066.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:52 ; elapsed = 00:03:19 . Memory (MB): peak = 1592.348 ; gain = 1066.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:58 ; elapsed = 00:03:25 . Memory (MB): peak = 1592.348 ; gain = 1066.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:59 ; elapsed = 00:03:25 . Memory (MB): peak = 1592.348 ; gain = 1066.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:00 ; elapsed = 00:03:26 . Memory (MB): peak = 1592.348 ; gain = 1066.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:00 ; elapsed = 00:03:26 . Memory (MB): peak = 1592.348 ; gain = 1066.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Toplayer    | i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[1] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Toplayer    | i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[103]    | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Toplayer    | i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[71]     | 72     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|Toplayer    | i_audio/sample_clk_48k_d3_48_reg                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Toplayer    | FFT1/u_FFT_HDL_Optimized/u_SDF1_1_1/dinXTwdl_re_reg[24]                   | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|Toplayer    | FFT1/u_FFT_HDL_Optimized/u_SDF1_1_1/btf_vld_reg                           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Toplayer    | FFT1/u_FFT_HDL_Optimized/u_SDF1_1_1/dinXTwdl_1_1_vld_1_reg                | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Toplayer    | FFT1/u_FFT_HDL_Optimized/u_SDF1_1_1/xf_vld_reg                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Toplayer    | FFT1/u_FFT_HDL_Optimized/u_SDF2_2_1/Radix22ButterflyG2_x_vld_dly_reg      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Toplayer    | FFT1/u_FFT_HDL_Optimized/u_SDF2_2_1/Radix22ButterflyG2_procEnb_dly2_reg   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Toplayer    | FFT1/u_FFT_HDL_Optimized/u_SDF1_3_1/btf_vld_reg                           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Toplayer    | FFT1/u_FFT_HDL_Optimized/u_SDF1_3_1/xf_vld_reg                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Toplayer    | FFT1/u_FFT_HDL_Optimized/u_SDF1_3_1/u_MUL4/dinXTwdl_3_1_vld_reg           | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Toplayer    | FFT1/u_FFT_HDL_Optimized/u_SDF2_4_1/Radix22ButterflyG2_x_vld_dly_reg      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Toplayer    | FFT1/u_FFT_HDL_Optimized/u_SDF2_4_1/Radix22ButterflyG2_procEnb_dly2_reg   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Toplayer    | FFT1/u_FFT_HDL_Optimized/u_SDF1_5_1/xf_vld_reg                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Toplayer    | FFT1/u_FFT_HDL_Optimized/u_SDF1_5_1/btf_vld_reg                           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Toplayer    | FFT1/u_FFT_HDL_Optimized/u_SDF1_5_1/u_MUL4/dinXTwdl_5_1_vld_reg           | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Toplayer    | FFT1/u_FFT_HDL_Optimized/u_SDF2_6_1/Radix22ButterflyG2_procEnb_dly2_reg   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Toplayer    | FFT1/u_FFT_HDL_Optimized/u_SDF1_7_1/btf_vld_reg                           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Toplayer    | FFT1/u_FFT_HDL_Optimized/u_SDF1_7_1/u_MUL4/dinXTwdl_7_1_vld_reg           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Toplayer    | FFT1/u_FFT_HDL_Optimized/intdelay_reg_4_reg[2][25]                        | 3      | 26    | NO           | NO                 | YES               | 26     | 0       | 
|Toplayer    | FFT1/u_FFT_HDL_Optimized/intdelay_reg_9_reg[2][29]                        | 3      | 30    | NO           | NO                 | YES               | 30     | 0       | 
|Toplayer    | FFT1/u_FFT_HDL_Optimized/intdelay_reg_10_reg[2][29]                       | 3      | 30    | NO           | NO                 | YES               | 30     | 0       | 
|Toplayer    | FFT1/u_FFT_HDL_Optimized/intdelay_reg_11_reg[2]                           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Toplayer    | FFT1/u_FFT_HDL_Optimized/intdelay_reg_6_reg[2][27]                        | 3      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Toplayer    | FFT1/u_FFT_HDL_Optimized/intdelay_reg_7_reg[2][27]                        | 3      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Toplayer    | FFT1/u_FFT_HDL_Optimized/intdelay_reg_3_reg[2][25]                        | 3      | 26    | NO           | NO                 | YES               | 26     | 0       | 
|Toplayer    | FFT1/u_FFT_HDL_Optimized/intdelay_reg_13_reg[2][31]                       | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|Toplayer    | FFT1/u_FFT_HDL_Optimized/intdelay_reg_12_reg[2][31]                       | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|Toplayer    | FFT1/u_FFT_HDL_Optimized/u_RADIX2/btf_vld_reg                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Toplayer    | FFT1/u_FFT_HDL_Optimized/u_RADIX2/u_MUL4/dinXTwdl_9_vld_reg               | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Toplayer    | FFT1/u_FFT_HDL_Optimized/u_SDF2_8_1/Radix22ButterflyG2_procEnb_dly2_reg   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   624|
|3     |DSP48E1_2  |     6|
|4     |DSP48E1_3  |     5|
|5     |DSP48E1_4  |     2|
|6     |DSP48E1_5  |    16|
|7     |DSP48E1_7  |     3|
|8     |DSP48E1_8  |    16|
|9     |LUT1       |   262|
|10    |LUT2       |  1436|
|11    |LUT3       |  1258|
|12    |LUT4       |  1556|
|13    |LUT5       |  1420|
|14    |LUT6       | 10882|
|15    |MMCME2_ADV |     1|
|16    |MUXF7      |  4527|
|17    |MUXF8      |  2089|
|18    |RAM16X1S   |    66|
|19    |RAM32M     |   126|
|20    |RAMB18E1   |     1|
|21    |RAMB18E1_2 |     1|
|22    |RAMB18E1_3 |     7|
|23    |SRL16E     |   279|
|24    |SRLC32E    |     3|
|25    |FDRE       | 42429|
|26    |FDSE       |    28|
|27    |IBUF       |     5|
|28    |IBUFG      |     1|
|29    |IOBUF      |     1|
|30    |OBUF       |    19|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------+----------------------------------------------+------+
|      |Instance                                 |Module                                        |Cells |
+------+-----------------------------------------+----------------------------------------------+------+
|1     |top                                      |                                              | 67072|
|2     |  FFT1                                   |FFT_block                                     | 13419|
|3     |    u_FFT_HDL_Optimized                  |FFT_HDL_Optimized                             | 13346|
|4     |      u_twdlROM_3_1                      |TWDLROM_3_1                                   |   282|
|5     |      u_twdlROM_5_1                      |TWDLROM_5_1                                   |   265|
|6     |      u_CTRL1_1_1                        |RADIX22FFT_CTRL1_1                            |    57|
|7     |      u_CTRL1_3_1                        |RADIX22FFT_CTRL1_3                            |    43|
|8     |      u_CTRL1_5_1                        |RADIX22FFT_CTRL1_5                            |    33|
|9     |      u_CTRL1_7_1                        |RADIX22FFT_CTRL1_7                            |    20|
|10    |      u_CTRL2_2_1                        |RADIX22FFT_CTRL1_2                            |    58|
|11    |      u_CTRL2_4_1                        |RADIX22FFT_CTRL1_4                            |    48|
|12    |      u_CTRL2_6_1                        |RADIX22FFT_CTRL1_6                            |    36|
|13    |      u_CTRL2_8_1                        |RADIX22FFT_CTRL1_8                            |    20|
|14    |      u_CTRLRX2                          |RADIX22FFT_CTRL1_1_block                      |     7|
|15    |      u_NaturalOrder_Stage               |RADIX2FFT_bitNatural                          |   613|
|16    |        u_dataMEM_im_1                   |SimpleDualPortRAM_generic__parameterized30    |     1|
|17    |        u_dataMEM_re_1                   |SimpleDualPortRAM_generic__parameterized30_18 |    17|
|18    |      u_RADIX2                           |RADIX22FFT_SDF1_9                             |  1614|
|19    |        u_MUL4                           |Complex4Multiply_block2                       |   502|
|20    |        u_SDFCOMMUTATOR_9                |SDFCommutator9                                |   612|
|21    |          u_dataXMEM_im_0_9              |SimpleDualPortRAM_generic__parameterized28    |    99|
|22    |          u_dataXMEM_re_0_9              |SimpleDualPortRAM_generic__parameterized28_17 |    99|
|23    |      u_SDF1_1_1                         |RADIX22FFT_SDF1_1                             |   646|
|24    |        u_SDFCOMMUTATOR_1                |SDFCommutator1                                |   429|
|25    |          u_dataXMEM_im_0_1              |SimpleDualPortRAM_generic__parameterized1     |    55|
|26    |          u_dataXMEM_re_0_1              |SimpleDualPortRAM_generic__parameterized1_16  |    55|
|27    |        u_dataMEM_re_0_1_generic         |SimpleDualPortRAM_generic                     |    65|
|28    |      u_SDF1_3_1                         |RADIX22FFT_SDF1_3                             |  1466|
|29    |        u_MUL4                           |Complex4Multiply                              |   453|
|30    |        u_SDFCOMMUTATOR_3                |SDFCommutator3                                |   601|
|31    |          u_dataXMEM_im_0_3              |SimpleDualPortRAM_generic__parameterized9     |    59|
|32    |          u_dataXMEM_re_0_3              |SimpleDualPortRAM_generic__parameterized9_15  |    59|
|33    |        u_dataMEM_im_0_3                 |SimpleDualPortRAM_generic__parameterized7     |    69|
|34    |        u_dataMEM_re_0_3                 |SimpleDualPortRAM_generic__parameterized7_14  |    69|
|35    |      u_SDF1_5_1                         |RADIX22FFT_SDF1_5                             |  1657|
|36    |        u_MUL4                           |Complex4Multiply_block                        |   469|
|37    |        u_SDFCOMMUTATOR_5                |SDFCommutator5                                |   620|
|38    |          u_dataXMEM_im_0_5              |SimpleDualPortRAM_generic__parameterized17    |    63|
|39    |          u_dataXMEM_re_0_5              |SimpleDualPortRAM_generic__parameterized17_13 |    63|
|40    |        u_dataMEM_im_0_5                 |SimpleDualPortRAM_generic__parameterized15    |    34|
|41    |        u_dataMEM_re_0_5                 |SimpleDualPortRAM_generic__parameterized15_12 |    34|
|42    |      u_SDF1_7_1                         |RADIX22FFT_SDF1_7                             |  1446|
|43    |        u_MUL4                           |Complex4Multiply_block1                       |   487|
|44    |        u_SDFCOMMUTATOR_7                |SDFCommutator7                                |   479|
|45    |          u_dataXMEM_im_0_7              |SimpleDualPortRAM_generic__parameterized24    |    68|
|46    |          u_dataXMEM_re_0_7              |SimpleDualPortRAM_generic__parameterized24_11 |    68|
|47    |        u_dataMEM_im_0_7                 |SimpleDualPortRAM_generic__parameterized22    |    37|
|48    |        u_dataMEM_re_0_7                 |SimpleDualPortRAM_generic__parameterized22_10 |    37|
|49    |      u_SDF2_2_1                         |RADIX22FFT_SDF2_2                             |   982|
|50    |        u_SDFCOMMUTATOR_2                |SDFCommutator2                                |   585|
|51    |          u_dataXMEM_im_0_2              |SimpleDualPortRAM_generic__parameterized5     |    57|
|52    |          u_dataXMEM_re_0_2              |SimpleDualPortRAM_generic__parameterized5_9   |    57|
|53    |        u_dataMEM_im_0_2                 |SimpleDualPortRAM_generic__parameterized3     |    65|
|54    |        u_dataMEM_re_0_2                 |SimpleDualPortRAM_generic__parameterized3_8   |    67|
|55    |      u_SDF2_4_1                         |RADIX22FFT_SDF2_4                             |  1150|
|56    |        u_SDFCOMMUTATOR_4                |SDFCommutator4                                |   605|
|57    |          u_dataXMEM_im_0_4              |SimpleDualPortRAM_generic__parameterized13    |    61|
|58    |          u_dataXMEM_re_0_4              |SimpleDualPortRAM_generic__parameterized13_7  |    61|
|59    |        u_dataMEM_im_0_4                 |SimpleDualPortRAM_generic__parameterized11    |    33|
|60    |        u_dataMEM_re_0_4                 |SimpleDualPortRAM_generic__parameterized11_6  |    33|
|61    |      u_SDF2_6_1                         |RADIX22FFT_SDF2_6                             |   935|
|62    |        u_SDFCOMMUTATOR_6                |SDFCommutator6                                |   412|
|63    |          u_dataXMEM_im_0_6              |SimpleDualPortRAM_generic__parameterized19_4  |    65|
|64    |          u_dataXMEM_re_0_6              |SimpleDualPortRAM_generic__parameterized19_5  |    65|
|65    |        u_dataMEM_im_0_6                 |SimpleDualPortRAM_generic__parameterized19    |    35|
|66    |        u_dataMEM_re_0_6                 |SimpleDualPortRAM_generic__parameterized19_3  |    35|
|67    |      u_SDF2_8_1                         |RADIX22FFT_SDF2_8                             |  1292|
|68    |        u_SDFCOMMUTATOR_8                |SDFCommutator8                                |   501|
|69    |          u_dataXMEM_im_0_8              |SimpleDualPortRAM_generic__parameterized26    |    70|
|70    |          u_dataXMEM_re_0_8              |SimpleDualPortRAM_generic__parameterized26_2  |    70|
|71    |      u_twdlROM_7_1                      |TWDLROM_7_1                                   |   203|
|72    |      u_twdlROM_9                        |TWDLROM_9_1                                   |    22|
|73    |  Maxindex                               |peakfinder                                    | 34112|
|74    |  OLED                                   |oled_ctrl                                     |   525|
|75    |    Example                              |oled_ex                                       |   359|
|76    |      char_lib_comp                      |ascii_rom                                     |     5|
|77    |      delay_comp                         |delay_0                                       |    56|
|78    |      spi_comp                           |spi_ctrl_1                                    |    50|
|79    |    Initialize                           |oled_init                                     |   162|
|80    |      delay_comp                         |delay                                         |    60|
|81    |      spi_comp                           |spi_ctrl                                      |    49|
|82    |  i_audio                                |audio_top                                     |   394|
|83    |    Inst_adau1761_izedboard              |adau1761_izedboard                            |   331|
|84    |      Inst_i2c                           |i2c                                           |   217|
|85    |        Inst_adau1761_configuraiton_data |adau1761_configuraiton_data                   |    52|
|86    |        Inst_i3c2                        |i3c2                                          |   165|
|87    |      Inst_i2s_data_interface            |i2s_data_interface                            |   111|
|88    |      i_ADAU1761_interface               |ADAU1761_interface                            |     2|
|89    |    i_clocking                           |clocking                                      |     3|
|90    |  tuning                                 |tuningcalculator                              |  1293|
+------+-----------------------------------------+----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:00 ; elapsed = 00:03:26 . Memory (MB): peak = 1592.348 ; gain = 1066.164
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 174 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:44 ; elapsed = 00:03:18 . Memory (MB): peak = 1592.348 ; gain = 801.984
Synthesis Optimization Complete : Time (s): cpu = 00:03:00 ; elapsed = 00:03:27 . Memory (MB): peak = 1592.348 ; gain = 1066.164
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7492 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'i_audio/i_clocking/clkin1_buf' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. i_audio/i_clocking/clkin1_buf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1592.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 193 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM16X1S => RAM32X1S (RAMS32): 66 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 126 instances

INFO: [Common 17-83] Releasing license: Synthesis
705 Infos, 289 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:11 ; elapsed = 00:03:39 . Memory (MB): peak = 1592.348 ; gain = 1301.254
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1592.348 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/there/Downloads/Fullcode_with_simlink_FFT_FINAL/Fullcode_with_simlink_FFT_FINAL.runs/synth_1/Toplayer.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1592.348 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Toplayer_utilization_synth.rpt -pb Toplayer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 27 15:57:43 2022...
