// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition"

// DATE "12/20/2018 15:29:40"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Trial2 (
	ALURead,
	clock,
	startTheProgram,
	DataMemRead,
	InstructionRead,
	OPCodeRead,
	PCreading,
	RSReading,
	RTreading,
	WBRead);
output 	[7:0] ALURead;
input 	clock;
input 	startTheProgram;
output 	[7:0] DataMemRead;
output 	[15:0] InstructionRead;
output 	[4:0] OPCodeRead;
output 	[7:0] PCreading;
output 	[7:0] RSReading;
output 	[7:0] RTreading;
output 	[7:0] WBRead;

// Design Ports Information
// ALURead[7]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALURead[6]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALURead[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALURead[4]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALURead[3]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALURead[2]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALURead[1]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALURead[0]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataMemRead[7]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataMemRead[6]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataMemRead[5]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataMemRead[4]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataMemRead[3]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataMemRead[2]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataMemRead[1]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataMemRead[0]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionRead[15]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionRead[14]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionRead[13]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionRead[12]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionRead[11]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionRead[10]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionRead[9]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionRead[8]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionRead[7]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionRead[6]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionRead[5]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionRead[4]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionRead[3]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionRead[2]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionRead[1]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionRead[0]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OPCodeRead[4]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OPCodeRead[3]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OPCodeRead[2]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OPCodeRead[1]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OPCodeRead[0]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCreading[7]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCreading[6]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCreading[5]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCreading[4]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCreading[3]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCreading[2]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCreading[1]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCreading[0]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RSReading[7]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RSReading[6]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RSReading[5]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RSReading[4]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RSReading[3]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RSReading[2]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RSReading[1]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RSReading[0]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RTreading[7]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RTreading[6]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RTreading[5]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RTreading[4]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RTreading[3]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RTreading[2]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RTreading[1]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RTreading[0]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBRead[7]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBRead[6]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBRead[5]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBRead[4]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBRead[3]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBRead[2]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBRead[1]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBRead[0]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// startTheProgram	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clock~input_o ;
wire \clock~inputCLKENA0_outclk ;
wire \startTheProgram~input_o ;
wire \inst|Add0~2 ;
wire \inst|Add0~6 ;
wire \inst|Add0~10 ;
wire \inst|Add0~13_sumout ;
wire \inst25|Mux0~0_combout ;
wire \inst25|Mux1~0_combout ;
wire \inst25|Mux4~0_combout ;
wire \inst1|WideOr8~0_combout ;
wire \inst1|WideOr0~0_combout ;
wire \inst1|WideOr1~0_combout ;
wire \inst5|q[48]~DUPLICATE_q ;
wire \inst1|WideOr5~0_combout ;
wire \inst25|Mux12~0_combout ;
wire \inst1|WideOr4~0_combout ;
wire \inst1|Decoder0~2_combout ;
wire \inst5|q[41]~feeder_combout ;
wire \inst13|out[3]~4_combout ;
wire \inst25|Mux10~0_combout ;
wire \inst2|q~4_combout ;
wire \inst1|WideOr6~0_combout ;
wire \inst5|q[52]~DUPLICATE_q ;
wire \inst15|out[0]~1_combout ;
wire \inst25|Mux7~0_combout ;
wire \inst2|q~1_combout ;
wire \inst5|q[56]~feeder_combout ;
wire \inst9|out[0]~1_combout ;
wire \inst5|q[57]~feeder_combout ;
wire \inst15|out[1]~0_combout ;
wire \inst12|q[1]~feeder_combout ;
wire \inst9|out[1]~2_combout ;
wire \inst25|Mux5~0_combout ;
wire \inst2|q~0_combout ;
wire \inst2|q[18]~DUPLICATE_q ;
wire \inst25|Mux8~0_combout ;
wire \inst2|q~3_combout ;
wire \inst15|out[2]~2_combout ;
wire \inst12|q[2]~DUPLICATE_q ;
wire \inst9|out[2]~0_combout ;
wire \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FFfeeder_combout ;
wire \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF_q ;
wire \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF_q ;
wire \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FFfeeder_combout ;
wire \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF_q ;
wire \inst4|outputRegister_rtl_1|auto_generated|ram_block1a3 ;
wire \inst4|outputRegister_rtl_1_bypass[6]~feeder_combout ;
wire \inst4|outputRegister_rtl_1_bypass[5]~feeder_combout ;
wire \inst4|outputRegister~10_combout ;
wire \inst4|outputRegister~19_combout ;
wire \inst22|FA[1]~0_combout ;
wire \inst22|FB[0]~2_combout ;
wire \inst22|FB[1]~0_combout ;
wire \inst22|FB[0]~3_combout ;
wire \inst22|FB[0]~4_combout ;
wire \inst11|out[3]~8_combout ;
wire \inst26|outputRegister~12_combout ;
wire \inst4|outputRegister~1_combout ;
wire \inst4|outputRegister~0_combout ;
wire \inst4|outputRegister~20_combout ;
wire \inst22|FA[1]~1_combout ;
wire \inst22|FA[0]~3_combout ;
wire \inst22|FA[0]~4_combout ;
wire \inst1|Decoder0~0_combout ;
wire \inst1|WideOr9~0_combout ;
wire \inst21~0_combout ;
wire \inst4|outputRegister_rtl_1|auto_generated|ram_block1a6 ;
wire \inst11|out[6]~2_combout ;
wire \inst5|q[38]~feeder_combout ;
wire \inst12|q[3]~DUPLICATE_q ;
wire \inst13|out[0]~7_combout ;
wire \inst13|out[1]~6_combout ;
wire \inst4|outputRegister_rtl_1|auto_generated|ram_block1a2 ;
wire \inst11|out[2]~10_combout ;
wire \inst11|out[2]~11_combout ;
wire \inst23|out[2]~1_combout ;
wire \inst25|Mux14~0_combout ;
wire \inst7|Add1~29_sumout ;
wire \inst7|Mux8~0_combout ;
wire \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0 ;
wire \inst11|out[0]~14_combout ;
wire \inst11|out[0]~15_combout ;
wire \inst25|Mux15~0_combout ;
wire \inst23|out[0]~3_combout ;
wire \inst7|Add1~30 ;
wire \inst7|Add1~31 ;
wire \inst7|Add1~25_sumout ;
wire \inst7|Mux7~0_combout ;
wire \inst4|outputRegister_rtl_1|auto_generated|ram_block1a1 ;
wire \inst11|out[1]~12_combout ;
wire \inst11|out[1]~13_combout ;
wire \inst23|out[1]~2_combout ;
wire \inst7|Add1~26 ;
wire \inst7|Add1~27 ;
wire \inst7|Add1~21_sumout ;
wire \inst7|Mux6~0_combout ;
wire \inst26|outputRegister~13_combout ;
wire \inst4|outputRegister_rtl_1|auto_generated|ram_block1a5 ;
wire \inst11|out[5]~4_combout ;
wire \inst26|outputRegister[6][5]~feeder_combout ;
wire \inst26|outputRegister[6][4]~3_combout ;
wire \inst26|outputRegister[6][5]~q ;
wire \inst26|outputRegister[7][5]~feeder_combout ;
wire \inst4|outputRegister_rtl_1|auto_generated|ram_block1a7 ;
wire \inst11|out[7]~0_combout ;
wire \inst26|Decoder0~4_combout ;
wire \inst26|outputRegister[1][3]~8_combout ;
wire \inst26|outputRegister[1][7]~q ;
wire \inst26|outputRegister[3][7]~q ;
wire \inst26|outputRegister[2][7]~q ;
wire \inst26|outputRegister[0][4]~7_combout ;
wire \inst26|outputRegister[0][7]~q ;
wire \inst26|Mux0~1_combout ;
wire \inst26|Mux0~2_combout ;
wire \inst26|outputRegister~0_combout ;
wire \inst26|outputRegister[6][7]~q ;
wire \inst26|outputRegister[7][7]~feeder_combout ;
wire \inst26|outputRegister[7][7]~q ;
wire \inst26|outputRegister[4][7]~feeder_combout ;
wire \inst26|outputRegister[4][7]~1_combout ;
wire \inst26|outputRegister[4][7]~q ;
wire \inst26|outputRegister[5][7]~q ;
wire \inst26|Mux0~0_combout ;
wire \inst14|out[7]~0_combout ;
wire \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \inst4|outputRegister_rtl_0|auto_generated|ram_block1a1 ;
wire \inst16~0_combout ;
wire \inst21~1_combout ;
wire \inst|q[5]~5_combout ;
wire \inst|Add0~14 ;
wire \inst|Add0~30 ;
wire \inst|Add0~26 ;
wire \inst|Add0~21_sumout ;
wire \inst|q~7_combout ;
wire \inst|Add0~22 ;
wire \inst|Add0~17_sumout ;
wire \inst|q~6_combout ;
wire \inst13|out[7]~0_combout ;
wire \inst4|outputRegister_rtl_0|auto_generated|ram_block1a7 ;
wire \inst10|out[7]~3_combout ;
wire \inst4|outputRegister_rtl_0|auto_generated|ram_block1a3 ;
wire \inst10|out[3]~11_combout ;
wire \inst1|Decoder0~1_combout ;
wire \inst26|Decoder0~0_combout ;
wire \inst26|Decoder0~3_combout ;
wire \inst26|Decoder0~5_combout ;
wire \inst26|outputRegister[3][3]~6_combout ;
wire \inst26|outputRegister[3][6]~q ;
wire \inst26|outputRegister[0][6]~q ;
wire \inst26|outputRegister[2][6]~feeder_combout ;
wire \inst26|outputRegister[2][6]~q ;
wire \inst26|outputRegister[1][6]~q ;
wire \inst26|Mux1~1_combout ;
wire \inst26|Mux1~2_combout ;
wire \inst26|Decoder0~2_combout ;
wire \inst26|outputRegister[7][6]~4_combout ;
wire \inst26|outputRegister[7][5]~q ;
wire \inst26|outputRegister[4][5]~feeder_combout ;
wire \inst26|outputRegister[4][5]~q ;
wire \inst26|outputRegister[5][5]~q ;
wire \inst26|Mux2~0_combout ;
wire \inst26|Mux2~2_combout ;
wire \inst11|out[5]~5_combout ;
wire \inst5|q[27]~DUPLICATE_q ;
wire \inst10|out[3]~12_combout ;
wire \inst7|Add1~22 ;
wire \inst7|Add1~23 ;
wire \inst7|Add1~18 ;
wire \inst7|Add1~19 ;
wire \inst7|Add1~14 ;
wire \inst7|Add1~15 ;
wire \inst7|Add1~9_sumout ;
wire \inst7|Mux3~0_combout ;
wire \inst26|outputRegister~10_combout ;
wire \inst26|outputRegister[3][5]~q ;
wire \inst26|outputRegister[2][5]~feeder_combout ;
wire \inst26|outputRegister[2][5]~q ;
wire \inst26|outputRegister[0][5]~feeder_combout ;
wire \inst26|outputRegister[0][5]~q ;
wire \inst26|outputRegister[1][5]~q ;
wire \inst26|Mux2~1_combout ;
wire \inst14|out[5]~2_combout ;
wire \inst12|q[8]~DUPLICATE_q ;
wire \inst|Add0~25_sumout ;
wire \inst|q~8_combout ;
wire \inst13|out[5]~2_combout ;
wire \inst4|outputRegister_rtl_0|auto_generated|ram_block1a5 ;
wire \inst10|out[5]~7_combout ;
wire \inst10|out[5]~8_combout ;
wire \inst26|outputRegister[5][4]~2_combout ;
wire \inst26|outputRegister[5][2]~q ;
wire \inst26|outputRegister[7][2]~feeder_combout ;
wire \inst26|outputRegister[7][2]~q ;
wire \inst26|outputRegister[6][2]~feeder_combout ;
wire \inst26|outputRegister[6][2]~q ;
wire \inst26|outputRegister[4][2]~feeder_combout ;
wire \inst26|outputRegister[4][2]~q ;
wire \inst26|Mux5~0_combout ;
wire \inst14|out[2]~5_combout ;
wire \inst5|q[40]~feeder_combout ;
wire \inst13|out[2]~5_combout ;
wire \inst4|outputRegister_rtl_0|auto_generated|ram_block1a6 ;
wire \inst10|out[6]~5_combout ;
wire \inst10|out[6]~6_combout ;
wire \inst11|out[6]~3_combout ;
wire \inst7|Add1~10 ;
wire \inst7|Add1~11 ;
wire \inst7|Add1~5_sumout ;
wire \inst7|Mux2~0_combout ;
wire \inst26|outputRegister~9_combout ;
wire \inst26|outputRegister[4][6]~feeder_combout ;
wire \inst26|outputRegister[4][6]~q ;
wire \inst26|outputRegister[7][6]~feeder_combout ;
wire \inst26|outputRegister[7][6]~q ;
wire \inst26|outputRegister[6][6]~feeder_combout ;
wire \inst26|outputRegister[6][6]~q ;
wire \inst26|outputRegister[5][6]~q ;
wire \inst26|Mux1~0_combout ;
wire \inst14|out[6]~1_combout ;
wire \inst13|out[6]~1_combout ;
wire \inst4|outputRegister~3_combout ;
wire \inst4|outputRegister_rtl_0|auto_generated|ram_block1a2 ;
wire \inst4|outputRegister~7_combout ;
wire \inst4|outputRegister_rtl_0|auto_generated|ram_block1a4 ;
wire \inst4|outputRegister~5_combout ;
wire \inst4|outputRegister~6_combout ;
wire \inst4|outputRegister~2_combout ;
wire \inst4|outputRegister~4_combout ;
wire \inst16~1_combout ;
wire \inst|Add0~29_sumout ;
wire \inst|q~9_combout ;
wire \inst|q~10_combout ;
wire \inst13|out[4]~3_combout ;
wire \inst4|outputRegister_rtl_1|auto_generated|ram_block1a4 ;
wire \inst11|out[4]~6_combout ;
wire \inst26|outputRegister~11_combout ;
wire \inst26|outputRegister[4][4]~feeder_combout ;
wire \inst26|outputRegister[4][4]~q ;
wire \inst26|outputRegister[7][4]~feeder_combout ;
wire \inst26|outputRegister[7][4]~q ;
wire \inst26|outputRegister[6][4]~feeder_combout ;
wire \inst26|outputRegister[6][4]~q ;
wire \inst26|outputRegister[5][4]~q ;
wire \inst26|Mux3~0_combout ;
wire \inst26|outputRegister[1][4]~q ;
wire \inst26|outputRegister[3][4]~q ;
wire \inst26|outputRegister[2][4]~q ;
wire \inst26|outputRegister[0][4]~q ;
wire \inst26|Mux3~1_combout ;
wire \inst26|Mux3~2_combout ;
wire \inst11|out[4]~7_combout ;
wire \inst7|Add1~13_sumout ;
wire \inst7|Mux4~0_combout ;
wire \inst14|out[4]~3_combout ;
wire \inst12|q[7]~DUPLICATE_q ;
wire \inst10|out[4]~9_combout ;
wire \inst10|out[4]~10_combout ;
wire \inst26|Decoder0~1_combout ;
wire \inst26|outputRegister[2][6]~5_combout ;
wire \inst26|outputRegister[2][3]~q ;
wire \inst26|outputRegister[1][3]~q ;
wire \inst26|outputRegister[0][3]~q ;
wire \inst26|outputRegister[3][3]~q ;
wire \inst26|Mux4~1_combout ;
wire \inst26|outputRegister[4][3]~feeder_combout ;
wire \inst26|outputRegister[4][3]~q ;
wire \inst26|outputRegister[6][3]~feeder_combout ;
wire \inst26|outputRegister[6][3]~q ;
wire \inst26|outputRegister[7][3]~feeder_combout ;
wire \inst26|outputRegister[7][3]~q ;
wire \inst26|outputRegister[5][3]~q ;
wire \inst26|Mux4~0_combout ;
wire \inst26|Mux4~2_combout ;
wire \inst11|out[3]~9_combout ;
wire \inst23|out[3]~0_combout ;
wire \inst7|Add1~17_sumout ;
wire \inst7|Mux5~0_combout ;
wire \inst14|out[3]~4_combout ;
wire \inst|q[0]~0_combout ;
wire \inst|q~4_combout ;
wire \inst25|Mux9~0_combout ;
wire \inst2|q~5_combout ;
wire \inst22|FB[1]~1_combout ;
wire \inst26|outputRegister~15_combout ;
wire \inst26|outputRegister[2][0]~q ;
wire \inst26|outputRegister[3][0]~q ;
wire \inst26|outputRegister[0][0]~feeder_combout ;
wire \inst26|outputRegister[0][0]~q ;
wire \inst26|outputRegister[1][0]~q ;
wire \inst26|Mux7~1_combout ;
wire \inst26|outputRegister[6][0]~q ;
wire \inst26|outputRegister[7][0]~feeder_combout ;
wire \inst26|outputRegister[7][0]~q ;
wire \inst26|outputRegister[4][0]~feeder_combout ;
wire \inst26|outputRegister[4][0]~q ;
wire \inst26|outputRegister[5][0]~q ;
wire \inst26|Mux7~0_combout ;
wire \inst26|Mux7~2_combout ;
wire \inst10|out[0]~15_combout ;
wire \inst10|out[0]~16_combout ;
wire \inst26|outputRegister~14_combout ;
wire \inst26|outputRegister[4][1]~feeder_combout ;
wire \inst26|outputRegister[4][1]~q ;
wire \inst26|outputRegister[5][1]~q ;
wire \inst26|outputRegister[7][1]~feeder_combout ;
wire \inst26|outputRegister[7][1]~q ;
wire \inst26|outputRegister[6][1]~feeder_combout ;
wire \inst26|outputRegister[6][1]~q ;
wire \inst26|Mux6~0_combout ;
wire \inst26|outputRegister[0][1]~q ;
wire \inst26|outputRegister[3][1]~q ;
wire \inst26|outputRegister[1][1]~q ;
wire \inst26|outputRegister[2][1]~feeder_combout ;
wire \inst26|outputRegister[2][1]~q ;
wire \inst26|Mux6~1_combout ;
wire \inst26|Mux6~2_combout ;
wire \inst10|out[1]~17_combout ;
wire \inst10|out[1]~18_combout ;
wire \inst26|outputRegister[2][2]~feeder_combout ;
wire \inst26|outputRegister[2][2]~q ;
wire \inst26|outputRegister[1][2]~q ;
wire \inst26|outputRegister[0][2]~q ;
wire \inst26|outputRegister[3][2]~q ;
wire \inst26|Mux5~1_combout ;
wire \inst26|Mux5~2_combout ;
wire \inst10|out[2]~13_combout ;
wire \inst10|out[2]~14_combout ;
wire \inst14|out[0]~7_combout ;
wire \inst|Add0~1_sumout ;
wire \inst|q~1_combout ;
wire \inst25|Mux3~0_combout ;
wire \inst1|Mem_Reg~0_combout ;
wire \inst5|q[55]~DUPLICATE_q ;
wire \inst14|out[1]~6_combout ;
wire \inst|Add0~5_sumout ;
wire \inst|q~2_combout ;
wire \inst25|Mux13~0_combout ;
wire \inst|Add0~9_sumout ;
wire \inst|q~3_combout ;
wire \inst25|Mux6~0_combout ;
wire \inst2|q~2_combout ;
wire \inst22|FA[1]~2_combout ;
wire \inst10|out[7]~4_combout ;
wire \inst11|out[7]~1_combout ;
wire \inst7|Add1~6 ;
wire \inst7|Add1~7 ;
wire \inst7|Add1~1_sumout ;
wire \inst5|q[29]~DUPLICATE_q ;
wire \inst7|Mux1~0_combout ;
wire \inst4|outputRegister~8_combout ;
wire \inst4|outputRegister~9_combout ;
wire \inst4|outputRegister~11_combout ;
wire \inst4|outputRegister~12_combout ;
wire \inst4|outputRegister~13_combout ;
wire \inst4|outputRegister~14_combout ;
wire \inst4|outputRegister~15_combout ;
wire \inst4|outputRegister~16_combout ;
wire \inst4|outputRegister~17_combout ;
wire \inst4|outputRegister~18_combout ;
wire [58:0] \inst5|q ;
wire [7:0] \inst|q ;
wire [23:0] \inst2|q ;
wire [0:14] \inst4|outputRegister_rtl_1_bypass ;
wire [0:14] \inst4|outputRegister_rtl_0_bypass ;
wire [23:0] \inst12|q ;

wire [39:0] \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ;
wire [0:0] \inst4|outputRegister_rtl_1|auto_generated|ram_block1a7~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ;
wire [0:0] \inst4|outputRegister_rtl_1|auto_generated|ram_block1a6~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ;
wire [0:0] \inst4|outputRegister_rtl_1|auto_generated|ram_block1a5~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ;
wire [0:0] \inst4|outputRegister_rtl_1|auto_generated|ram_block1a4~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ;
wire [0:0] \inst4|outputRegister_rtl_1|auto_generated|ram_block1a3~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ;
wire [0:0] \inst4|outputRegister_rtl_1|auto_generated|ram_block1a2~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ;
wire [0:0] \inst4|outputRegister_rtl_1|auto_generated|ram_block1a1~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ;

assign \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0~portbdataout  = \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \inst4|outputRegister_rtl_0|auto_generated|ram_block1a1  = \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \inst4|outputRegister_rtl_0|auto_generated|ram_block1a2  = \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \inst4|outputRegister_rtl_0|auto_generated|ram_block1a3  = \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \inst4|outputRegister_rtl_0|auto_generated|ram_block1a4  = \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \inst4|outputRegister_rtl_0|auto_generated|ram_block1a5  = \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \inst4|outputRegister_rtl_0|auto_generated|ram_block1a6  = \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \inst4|outputRegister_rtl_0|auto_generated|ram_block1a7  = \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0  = \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus [0];

assign \inst4|outputRegister_rtl_1|auto_generated|ram_block1a7  = \inst4|outputRegister_rtl_1|auto_generated|ram_block1a7~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus [0];

assign \inst4|outputRegister_rtl_1|auto_generated|ram_block1a6  = \inst4|outputRegister_rtl_1|auto_generated|ram_block1a6~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus [0];

assign \inst4|outputRegister_rtl_1|auto_generated|ram_block1a5  = \inst4|outputRegister_rtl_1|auto_generated|ram_block1a5~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus [0];

assign \inst4|outputRegister_rtl_1|auto_generated|ram_block1a4  = \inst4|outputRegister_rtl_1|auto_generated|ram_block1a4~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus [0];

assign \inst4|outputRegister_rtl_1|auto_generated|ram_block1a3  = \inst4|outputRegister_rtl_1|auto_generated|ram_block1a3~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus [0];

assign \inst4|outputRegister_rtl_1|auto_generated|ram_block1a2  = \inst4|outputRegister_rtl_1|auto_generated|ram_block1a2~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus [0];

assign \inst4|outputRegister_rtl_1|auto_generated|ram_block1a1  = \inst4|outputRegister_rtl_1|auto_generated|ram_block1a1~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \ALURead[7]~output (
	.i(\inst7|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALURead[7]),
	.obar());
// synopsys translate_off
defparam \ALURead[7]~output .bus_hold = "false";
defparam \ALURead[7]~output .open_drain_output = "false";
defparam \ALURead[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \ALURead[6]~output (
	.i(\inst7|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALURead[6]),
	.obar());
// synopsys translate_off
defparam \ALURead[6]~output .bus_hold = "false";
defparam \ALURead[6]~output .open_drain_output = "false";
defparam \ALURead[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \ALURead[5]~output (
	.i(\inst7|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALURead[5]),
	.obar());
// synopsys translate_off
defparam \ALURead[5]~output .bus_hold = "false";
defparam \ALURead[5]~output .open_drain_output = "false";
defparam \ALURead[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \ALURead[4]~output (
	.i(\inst7|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALURead[4]),
	.obar());
// synopsys translate_off
defparam \ALURead[4]~output .bus_hold = "false";
defparam \ALURead[4]~output .open_drain_output = "false";
defparam \ALURead[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \ALURead[3]~output (
	.i(\inst7|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALURead[3]),
	.obar());
// synopsys translate_off
defparam \ALURead[3]~output .bus_hold = "false";
defparam \ALURead[3]~output .open_drain_output = "false";
defparam \ALURead[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \ALURead[2]~output (
	.i(\inst7|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALURead[2]),
	.obar());
// synopsys translate_off
defparam \ALURead[2]~output .bus_hold = "false";
defparam \ALURead[2]~output .open_drain_output = "false";
defparam \ALURead[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \ALURead[1]~output (
	.i(\inst7|Mux7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALURead[1]),
	.obar());
// synopsys translate_off
defparam \ALURead[1]~output .bus_hold = "false";
defparam \ALURead[1]~output .open_drain_output = "false";
defparam \ALURead[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \ALURead[0]~output (
	.i(\inst7|Mux8~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALURead[0]),
	.obar());
// synopsys translate_off
defparam \ALURead[0]~output .bus_hold = "false";
defparam \ALURead[0]~output .open_drain_output = "false";
defparam \ALURead[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \DataMemRead[7]~output (
	.i(\inst26|Mux0~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataMemRead[7]),
	.obar());
// synopsys translate_off
defparam \DataMemRead[7]~output .bus_hold = "false";
defparam \DataMemRead[7]~output .open_drain_output = "false";
defparam \DataMemRead[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \DataMemRead[6]~output (
	.i(\inst26|Mux1~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataMemRead[6]),
	.obar());
// synopsys translate_off
defparam \DataMemRead[6]~output .bus_hold = "false";
defparam \DataMemRead[6]~output .open_drain_output = "false";
defparam \DataMemRead[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \DataMemRead[5]~output (
	.i(\inst26|Mux2~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataMemRead[5]),
	.obar());
// synopsys translate_off
defparam \DataMemRead[5]~output .bus_hold = "false";
defparam \DataMemRead[5]~output .open_drain_output = "false";
defparam \DataMemRead[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \DataMemRead[4]~output (
	.i(\inst26|Mux3~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataMemRead[4]),
	.obar());
// synopsys translate_off
defparam \DataMemRead[4]~output .bus_hold = "false";
defparam \DataMemRead[4]~output .open_drain_output = "false";
defparam \DataMemRead[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \DataMemRead[3]~output (
	.i(\inst26|Mux4~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataMemRead[3]),
	.obar());
// synopsys translate_off
defparam \DataMemRead[3]~output .bus_hold = "false";
defparam \DataMemRead[3]~output .open_drain_output = "false";
defparam \DataMemRead[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \DataMemRead[2]~output (
	.i(\inst26|Mux5~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataMemRead[2]),
	.obar());
// synopsys translate_off
defparam \DataMemRead[2]~output .bus_hold = "false";
defparam \DataMemRead[2]~output .open_drain_output = "false";
defparam \DataMemRead[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \DataMemRead[1]~output (
	.i(\inst26|Mux6~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataMemRead[1]),
	.obar());
// synopsys translate_off
defparam \DataMemRead[1]~output .bus_hold = "false";
defparam \DataMemRead[1]~output .open_drain_output = "false";
defparam \DataMemRead[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \DataMemRead[0]~output (
	.i(\inst26|Mux7~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataMemRead[0]),
	.obar());
// synopsys translate_off
defparam \DataMemRead[0]~output .bus_hold = "false";
defparam \DataMemRead[0]~output .open_drain_output = "false";
defparam \DataMemRead[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \InstructionRead[15]~output (
	.i(\inst25|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstructionRead[15]),
	.obar());
// synopsys translate_off
defparam \InstructionRead[15]~output .bus_hold = "false";
defparam \InstructionRead[15]~output .open_drain_output = "false";
defparam \InstructionRead[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \InstructionRead[14]~output (
	.i(\inst25|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstructionRead[14]),
	.obar());
// synopsys translate_off
defparam \InstructionRead[14]~output .bus_hold = "false";
defparam \InstructionRead[14]~output .open_drain_output = "false";
defparam \InstructionRead[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N2
cyclonev_io_obuf \InstructionRead[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstructionRead[13]),
	.obar());
// synopsys translate_off
defparam \InstructionRead[13]~output .bus_hold = "false";
defparam \InstructionRead[13]~output .open_drain_output = "false";
defparam \InstructionRead[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \InstructionRead[12]~output (
	.i(\inst25|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstructionRead[12]),
	.obar());
// synopsys translate_off
defparam \InstructionRead[12]~output .bus_hold = "false";
defparam \InstructionRead[12]~output .open_drain_output = "false";
defparam \InstructionRead[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \InstructionRead[11]~output (
	.i(\inst25|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstructionRead[11]),
	.obar());
// synopsys translate_off
defparam \InstructionRead[11]~output .bus_hold = "false";
defparam \InstructionRead[11]~output .open_drain_output = "false";
defparam \InstructionRead[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \InstructionRead[10]~output (
	.i(!\inst25|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstructionRead[10]),
	.obar());
// synopsys translate_off
defparam \InstructionRead[10]~output .bus_hold = "false";
defparam \InstructionRead[10]~output .open_drain_output = "false";
defparam \InstructionRead[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \InstructionRead[9]~output (
	.i(!\inst25|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstructionRead[9]),
	.obar());
// synopsys translate_off
defparam \InstructionRead[9]~output .bus_hold = "false";
defparam \InstructionRead[9]~output .open_drain_output = "false";
defparam \InstructionRead[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \InstructionRead[8]~output (
	.i(\inst25|Mux7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstructionRead[8]),
	.obar());
// synopsys translate_off
defparam \InstructionRead[8]~output .bus_hold = "false";
defparam \InstructionRead[8]~output .open_drain_output = "false";
defparam \InstructionRead[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \InstructionRead[7]~output (
	.i(!\inst25|Mux8~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstructionRead[7]),
	.obar());
// synopsys translate_off
defparam \InstructionRead[7]~output .bus_hold = "false";
defparam \InstructionRead[7]~output .open_drain_output = "false";
defparam \InstructionRead[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \InstructionRead[6]~output (
	.i(!\inst25|Mux9~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstructionRead[6]),
	.obar());
// synopsys translate_off
defparam \InstructionRead[6]~output .bus_hold = "false";
defparam \InstructionRead[6]~output .open_drain_output = "false";
defparam \InstructionRead[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \InstructionRead[5]~output (
	.i(\inst25|Mux10~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstructionRead[5]),
	.obar());
// synopsys translate_off
defparam \InstructionRead[5]~output .bus_hold = "false";
defparam \InstructionRead[5]~output .open_drain_output = "false";
defparam \InstructionRead[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \InstructionRead[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstructionRead[4]),
	.obar());
// synopsys translate_off
defparam \InstructionRead[4]~output .bus_hold = "false";
defparam \InstructionRead[4]~output .open_drain_output = "false";
defparam \InstructionRead[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \InstructionRead[3]~output (
	.i(\inst25|Mux12~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstructionRead[3]),
	.obar());
// synopsys translate_off
defparam \InstructionRead[3]~output .bus_hold = "false";
defparam \InstructionRead[3]~output .open_drain_output = "false";
defparam \InstructionRead[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \InstructionRead[2]~output (
	.i(\inst25|Mux13~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstructionRead[2]),
	.obar());
// synopsys translate_off
defparam \InstructionRead[2]~output .bus_hold = "false";
defparam \InstructionRead[2]~output .open_drain_output = "false";
defparam \InstructionRead[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \InstructionRead[1]~output (
	.i(\inst25|Mux14~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstructionRead[1]),
	.obar());
// synopsys translate_off
defparam \InstructionRead[1]~output .bus_hold = "false";
defparam \InstructionRead[1]~output .open_drain_output = "false";
defparam \InstructionRead[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \InstructionRead[0]~output (
	.i(\inst25|Mux15~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstructionRead[0]),
	.obar());
// synopsys translate_off
defparam \InstructionRead[0]~output .bus_hold = "false";
defparam \InstructionRead[0]~output .open_drain_output = "false";
defparam \InstructionRead[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \OPCodeRead[4]~output (
	.i(\inst2|q [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OPCodeRead[4]),
	.obar());
// synopsys translate_off
defparam \OPCodeRead[4]~output .bus_hold = "false";
defparam \OPCodeRead[4]~output .open_drain_output = "false";
defparam \OPCodeRead[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \OPCodeRead[3]~output (
	.i(\inst2|q [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OPCodeRead[3]),
	.obar());
// synopsys translate_off
defparam \OPCodeRead[3]~output .bus_hold = "false";
defparam \OPCodeRead[3]~output .open_drain_output = "false";
defparam \OPCodeRead[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \OPCodeRead[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OPCodeRead[2]),
	.obar());
// synopsys translate_off
defparam \OPCodeRead[2]~output .bus_hold = "false";
defparam \OPCodeRead[2]~output .open_drain_output = "false";
defparam \OPCodeRead[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \OPCodeRead[1]~output (
	.i(\inst2|q [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OPCodeRead[1]),
	.obar());
// synopsys translate_off
defparam \OPCodeRead[1]~output .bus_hold = "false";
defparam \OPCodeRead[1]~output .open_drain_output = "false";
defparam \OPCodeRead[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \OPCodeRead[0]~output (
	.i(\inst2|q [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OPCodeRead[0]),
	.obar());
// synopsys translate_off
defparam \OPCodeRead[0]~output .bus_hold = "false";
defparam \OPCodeRead[0]~output .open_drain_output = "false";
defparam \OPCodeRead[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \PCreading[7]~output (
	.i(\inst|q [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCreading[7]),
	.obar());
// synopsys translate_off
defparam \PCreading[7]~output .bus_hold = "false";
defparam \PCreading[7]~output .open_drain_output = "false";
defparam \PCreading[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \PCreading[6]~output (
	.i(\inst|q [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCreading[6]),
	.obar());
// synopsys translate_off
defparam \PCreading[6]~output .bus_hold = "false";
defparam \PCreading[6]~output .open_drain_output = "false";
defparam \PCreading[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \PCreading[5]~output (
	.i(\inst|q [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCreading[5]),
	.obar());
// synopsys translate_off
defparam \PCreading[5]~output .bus_hold = "false";
defparam \PCreading[5]~output .open_drain_output = "false";
defparam \PCreading[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \PCreading[4]~output (
	.i(\inst|q [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCreading[4]),
	.obar());
// synopsys translate_off
defparam \PCreading[4]~output .bus_hold = "false";
defparam \PCreading[4]~output .open_drain_output = "false";
defparam \PCreading[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \PCreading[3]~output (
	.i(\inst|q [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCreading[3]),
	.obar());
// synopsys translate_off
defparam \PCreading[3]~output .bus_hold = "false";
defparam \PCreading[3]~output .open_drain_output = "false";
defparam \PCreading[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \PCreading[2]~output (
	.i(\inst|q [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCreading[2]),
	.obar());
// synopsys translate_off
defparam \PCreading[2]~output .bus_hold = "false";
defparam \PCreading[2]~output .open_drain_output = "false";
defparam \PCreading[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \PCreading[1]~output (
	.i(\inst|q [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCreading[1]),
	.obar());
// synopsys translate_off
defparam \PCreading[1]~output .bus_hold = "false";
defparam \PCreading[1]~output .open_drain_output = "false";
defparam \PCreading[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \PCreading[0]~output (
	.i(\inst|q [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCreading[0]),
	.obar());
// synopsys translate_off
defparam \PCreading[0]~output .bus_hold = "false";
defparam \PCreading[0]~output .open_drain_output = "false";
defparam \PCreading[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \RSReading[7]~output (
	.i(\inst4|outputRegister~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RSReading[7]),
	.obar());
// synopsys translate_off
defparam \RSReading[7]~output .bus_hold = "false";
defparam \RSReading[7]~output .open_drain_output = "false";
defparam \RSReading[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \RSReading[6]~output (
	.i(\inst4|outputRegister~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RSReading[6]),
	.obar());
// synopsys translate_off
defparam \RSReading[6]~output .bus_hold = "false";
defparam \RSReading[6]~output .open_drain_output = "false";
defparam \RSReading[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \RSReading[5]~output (
	.i(\inst4|outputRegister~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RSReading[5]),
	.obar());
// synopsys translate_off
defparam \RSReading[5]~output .bus_hold = "false";
defparam \RSReading[5]~output .open_drain_output = "false";
defparam \RSReading[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \RSReading[4]~output (
	.i(\inst4|outputRegister~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RSReading[4]),
	.obar());
// synopsys translate_off
defparam \RSReading[4]~output .bus_hold = "false";
defparam \RSReading[4]~output .open_drain_output = "false";
defparam \RSReading[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \RSReading[3]~output (
	.i(\inst4|outputRegister~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RSReading[3]),
	.obar());
// synopsys translate_off
defparam \RSReading[3]~output .bus_hold = "false";
defparam \RSReading[3]~output .open_drain_output = "false";
defparam \RSReading[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \RSReading[2]~output (
	.i(\inst4|outputRegister~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RSReading[2]),
	.obar());
// synopsys translate_off
defparam \RSReading[2]~output .bus_hold = "false";
defparam \RSReading[2]~output .open_drain_output = "false";
defparam \RSReading[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \RSReading[1]~output (
	.i(\inst4|outputRegister~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RSReading[1]),
	.obar());
// synopsys translate_off
defparam \RSReading[1]~output .bus_hold = "false";
defparam \RSReading[1]~output .open_drain_output = "false";
defparam \RSReading[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \RSReading[0]~output (
	.i(\inst4|outputRegister~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RSReading[0]),
	.obar());
// synopsys translate_off
defparam \RSReading[0]~output .bus_hold = "false";
defparam \RSReading[0]~output .open_drain_output = "false";
defparam \RSReading[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \RTreading[7]~output (
	.i(\inst4|outputRegister~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RTreading[7]),
	.obar());
// synopsys translate_off
defparam \RTreading[7]~output .bus_hold = "false";
defparam \RTreading[7]~output .open_drain_output = "false";
defparam \RTreading[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \RTreading[6]~output (
	.i(\inst4|outputRegister~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RTreading[6]),
	.obar());
// synopsys translate_off
defparam \RTreading[6]~output .bus_hold = "false";
defparam \RTreading[6]~output .open_drain_output = "false";
defparam \RTreading[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \RTreading[5]~output (
	.i(\inst4|outputRegister~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RTreading[5]),
	.obar());
// synopsys translate_off
defparam \RTreading[5]~output .bus_hold = "false";
defparam \RTreading[5]~output .open_drain_output = "false";
defparam \RTreading[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \RTreading[4]~output (
	.i(\inst4|outputRegister~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RTreading[4]),
	.obar());
// synopsys translate_off
defparam \RTreading[4]~output .bus_hold = "false";
defparam \RTreading[4]~output .open_drain_output = "false";
defparam \RTreading[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \RTreading[3]~output (
	.i(\inst4|outputRegister~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RTreading[3]),
	.obar());
// synopsys translate_off
defparam \RTreading[3]~output .bus_hold = "false";
defparam \RTreading[3]~output .open_drain_output = "false";
defparam \RTreading[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \RTreading[2]~output (
	.i(\inst4|outputRegister~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RTreading[2]),
	.obar());
// synopsys translate_off
defparam \RTreading[2]~output .bus_hold = "false";
defparam \RTreading[2]~output .open_drain_output = "false";
defparam \RTreading[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \RTreading[1]~output (
	.i(\inst4|outputRegister~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RTreading[1]),
	.obar());
// synopsys translate_off
defparam \RTreading[1]~output .bus_hold = "false";
defparam \RTreading[1]~output .open_drain_output = "false";
defparam \RTreading[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \RTreading[0]~output (
	.i(\inst4|outputRegister~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RTreading[0]),
	.obar());
// synopsys translate_off
defparam \RTreading[0]~output .bus_hold = "false";
defparam \RTreading[0]~output .open_drain_output = "false";
defparam \RTreading[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \WBRead[7]~output (
	.i(\inst12|q [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBRead[7]),
	.obar());
// synopsys translate_off
defparam \WBRead[7]~output .bus_hold = "false";
defparam \WBRead[7]~output .open_drain_output = "false";
defparam \WBRead[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \WBRead[6]~output (
	.i(\inst12|q [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBRead[6]),
	.obar());
// synopsys translate_off
defparam \WBRead[6]~output .bus_hold = "false";
defparam \WBRead[6]~output .open_drain_output = "false";
defparam \WBRead[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \WBRead[5]~output (
	.i(\inst12|q[8]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBRead[5]),
	.obar());
// synopsys translate_off
defparam \WBRead[5]~output .bus_hold = "false";
defparam \WBRead[5]~output .open_drain_output = "false";
defparam \WBRead[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \WBRead[4]~output (
	.i(\inst12|q[7]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBRead[4]),
	.obar());
// synopsys translate_off
defparam \WBRead[4]~output .bus_hold = "false";
defparam \WBRead[4]~output .open_drain_output = "false";
defparam \WBRead[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \WBRead[3]~output (
	.i(\inst12|q [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBRead[3]),
	.obar());
// synopsys translate_off
defparam \WBRead[3]~output .bus_hold = "false";
defparam \WBRead[3]~output .open_drain_output = "false";
defparam \WBRead[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \WBRead[2]~output (
	.i(\inst12|q [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBRead[2]),
	.obar());
// synopsys translate_off
defparam \WBRead[2]~output .bus_hold = "false";
defparam \WBRead[2]~output .open_drain_output = "false";
defparam \WBRead[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \WBRead[1]~output (
	.i(\inst12|q [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBRead[1]),
	.obar());
// synopsys translate_off
defparam \WBRead[1]~output .bus_hold = "false";
defparam \WBRead[1]~output .open_drain_output = "false";
defparam \WBRead[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \WBRead[0]~output (
	.i(\inst12|q[3]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBRead[0]),
	.obar());
// synopsys translate_off
defparam \WBRead[0]~output .bus_hold = "false";
defparam \WBRead[0]~output .open_drain_output = "false";
defparam \WBRead[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N21
cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G11
cyclonev_clkena \clock~inputCLKENA0 (
	.inclk(\clock~input_o ),
	.ena(vcc),
	.outclk(\clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock~inputCLKENA0 .clock_type = "global clock";
defparam \clock~inputCLKENA0 .disable_mode = "low";
defparam \clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X70_Y4_N58
dffeas \inst5|q[55] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst1|Mem_Reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [55]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[55] .is_wysiwyg = "true";
defparam \inst5|q[55] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \startTheProgram~input (
	.i(startTheProgram),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\startTheProgram~input_o ));
// synopsys translate_off
defparam \startTheProgram~input .bus_hold = "false";
defparam \startTheProgram~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N30
cyclonev_lcell_comb \inst|Add0~1 (
// Equation(s):
// \inst|Add0~1_sumout  = SUM(( \inst|q [0] ) + ( VCC ) + ( !VCC ))
// \inst|Add0~2  = CARRY(( \inst|q [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~1_sumout ),
	.cout(\inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~1 .extended_lut = "off";
defparam \inst|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N33
cyclonev_lcell_comb \inst|Add0~5 (
// Equation(s):
// \inst|Add0~5_sumout  = SUM(( \inst|q [1] ) + ( GND ) + ( \inst|Add0~2  ))
// \inst|Add0~6  = CARRY(( \inst|q [1] ) + ( GND ) + ( \inst|Add0~2  ))

	.dataa(!\inst|q [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~5_sumout ),
	.cout(\inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~5 .extended_lut = "off";
defparam \inst|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N36
cyclonev_lcell_comb \inst|Add0~9 (
// Equation(s):
// \inst|Add0~9_sumout  = SUM(( \inst|q [2] ) + ( GND ) + ( \inst|Add0~6  ))
// \inst|Add0~10  = CARRY(( \inst|q [2] ) + ( GND ) + ( \inst|Add0~6  ))

	.dataa(gnd),
	.datab(!\inst|q [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~9_sumout ),
	.cout(\inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~9 .extended_lut = "off";
defparam \inst|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N39
cyclonev_lcell_comb \inst|Add0~13 (
// Equation(s):
// \inst|Add0~13_sumout  = SUM(( \inst|q [3] ) + ( GND ) + ( \inst|Add0~10  ))
// \inst|Add0~14  = CARRY(( \inst|q [3] ) + ( GND ) + ( \inst|Add0~10  ))

	.dataa(!\inst|q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~13_sumout ),
	.cout(\inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~13 .extended_lut = "off";
defparam \inst|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N48
cyclonev_lcell_comb \inst25|Mux0~0 (
// Equation(s):
// \inst25|Mux0~0_combout  = (!\inst|q [3] & (((!\inst|q [2])))) # (\inst|q [3] & (!\inst|q [1] & (!\inst|q [0] $ (\inst|q [2]))))

	.dataa(!\inst|q [0]),
	.datab(!\inst|q [3]),
	.datac(!\inst|q [2]),
	.datad(!\inst|q [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst25|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst25|Mux0~0 .extended_lut = "off";
defparam \inst25|Mux0~0 .lut_mask = 64'hE1C0E1C0E1C0E1C0;
defparam \inst25|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N33
cyclonev_lcell_comb \inst25|Mux1~0 (
// Equation(s):
// \inst25|Mux1~0_combout  = (!\inst|q [2] & (!\inst|q [0] & (\inst|q [1]))) # (\inst|q [2] & ((!\inst|q [3]) # ((\inst|q [0] & !\inst|q [1]))))

	.dataa(!\inst|q [0]),
	.datab(!\inst|q [1]),
	.datac(!\inst|q [3]),
	.datad(!\inst|q [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst25|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst25|Mux1~0 .extended_lut = "off";
defparam \inst25|Mux1~0 .lut_mask = 64'h22F422F422F422F4;
defparam \inst25|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N35
dffeas \inst2|q[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst25|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|WideOr8~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|q[22] .is_wysiwyg = "true";
defparam \inst2|q[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N45
cyclonev_lcell_comb \inst25|Mux4~0 (
// Equation(s):
// \inst25|Mux4~0_combout  = (!\inst|q [1] & (\inst|q [3] & (\inst|q [2] & \inst|q [0]))) # (\inst|q [1] & (!\inst|q [3] & (!\inst|q [2] & !\inst|q [0])))

	.dataa(!\inst|q [1]),
	.datab(!\inst|q [3]),
	.datac(!\inst|q [2]),
	.datad(!\inst|q [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst25|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst25|Mux4~0 .extended_lut = "off";
defparam \inst25|Mux4~0 .lut_mask = 64'h4002400240024002;
defparam \inst25|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N47
dffeas \inst2|q[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst25|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|WideOr8~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|q[19] .is_wysiwyg = "true";
defparam \inst2|q[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N12
cyclonev_lcell_comb \inst1|WideOr8~0 (
// Equation(s):
// \inst1|WideOr8~0_combout  = ( \inst2|q [19] & ( (\inst2|q [23] & ((!\inst2|q [20]) # (\inst2|q [22]))) ) ) # ( !\inst2|q [19] & ( (\inst2|q [23] & (!\inst2|q [20] $ (\inst2|q [22]))) ) )

	.dataa(gnd),
	.datab(!\inst2|q [20]),
	.datac(!\inst2|q [22]),
	.datad(!\inst2|q [23]),
	.datae(gnd),
	.dataf(!\inst2|q [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|WideOr8~0 .extended_lut = "off";
defparam \inst1|WideOr8~0 .lut_mask = 64'h00C300C300CF00CF;
defparam \inst1|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N50
dffeas \inst2|q[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst25|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|WideOr8~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|q[23] .is_wysiwyg = "true";
defparam \inst2|q[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N54
cyclonev_lcell_comb \inst1|WideOr0~0 (
// Equation(s):
// \inst1|WideOr0~0_combout  = ( !\inst2|q [20] & ( (!\inst2|q [23] & ((!\inst2|q [22]) # (!\inst2|q [19]))) ) )

	.dataa(!\inst2|q [23]),
	.datab(!\inst2|q [22]),
	.datac(!\inst2|q [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst2|q [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|WideOr0~0 .extended_lut = "off";
defparam \inst1|WideOr0~0 .lut_mask = 64'hA8A8A8A800000000;
defparam \inst1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N35
dffeas \inst5|q[49] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst1|WideOr0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [49]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[49] .is_wysiwyg = "true";
defparam \inst5|q[49] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N3
cyclonev_lcell_comb \inst1|WideOr1~0 (
// Equation(s):
// \inst1|WideOr1~0_combout  = (!\inst2|q [23] & ((!\inst2|q [19] & (!\inst2|q [20])) # (\inst2|q [19] & ((!\inst2|q [22]) # (\inst2|q [20])))))

	.dataa(!\inst2|q [19]),
	.datab(!\inst2|q [23]),
	.datac(!\inst2|q [20]),
	.datad(!\inst2|q [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|WideOr1~0 .extended_lut = "off";
defparam \inst1|WideOr1~0 .lut_mask = 64'hC484C484C484C484;
defparam \inst1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N4
dffeas \inst5|q[48]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst1|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q[48]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[48]~DUPLICATE .is_wysiwyg = "true";
defparam \inst5|q[48]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N57
cyclonev_lcell_comb \inst1|WideOr5~0 (
// Equation(s):
// \inst1|WideOr5~0_combout  = ( \inst2|q [19] & ( (!\inst2|q [23] & (\inst2|q [22] & \inst2|q [20])) ) ) # ( !\inst2|q [19] & ( (!\inst2|q [23] & \inst2|q [22]) ) )

	.dataa(!\inst2|q [23]),
	.datab(!\inst2|q [22]),
	.datac(!\inst2|q [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst2|q [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|WideOr5~0 .extended_lut = "off";
defparam \inst1|WideOr5~0 .lut_mask = 64'h2222222202020202;
defparam \inst1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N32
dffeas \inst5|q[53] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst1|WideOr5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [53]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[53] .is_wysiwyg = "true";
defparam \inst5|q[53] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N27
cyclonev_lcell_comb \inst25|Mux12~0 (
// Equation(s):
// \inst25|Mux12~0_combout  = (\inst|q [3] & (!\inst|q [1] $ (!\inst|q [2])))

	.dataa(!\inst|q [1]),
	.datab(!\inst|q [2]),
	.datac(!\inst|q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst25|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst25|Mux12~0 .extended_lut = "off";
defparam \inst25|Mux12~0 .lut_mask = 64'h0606060606060606;
defparam \inst25|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N29
dffeas \inst2|q[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst25|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|WideOr8~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|q[11] .is_wysiwyg = "true";
defparam \inst2|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N22
dffeas \inst5|q[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|q [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[11] .is_wysiwyg = "true";
defparam \inst5|q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N15
cyclonev_lcell_comb \inst1|WideOr4~0 (
// Equation(s):
// \inst1|WideOr4~0_combout  = ( \inst2|q [19] & ( (!\inst2|q [23] & ((!\inst2|q [22]) # (\inst2|q [20]))) ) ) # ( !\inst2|q [19] & ( (!\inst2|q [23]) # (\inst2|q [20]) ) )

	.dataa(!\inst2|q [22]),
	.datab(!\inst2|q [20]),
	.datac(gnd),
	.datad(!\inst2|q [23]),
	.datae(gnd),
	.dataf(!\inst2|q [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|WideOr4~0 .extended_lut = "off";
defparam \inst1|WideOr4~0 .lut_mask = 64'hFF33FF33BB00BB00;
defparam \inst1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y5_N59
dffeas \inst5|q[54] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst1|WideOr4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [54]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[54] .is_wysiwyg = "true";
defparam \inst5|q[54] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y5_N41
dffeas \inst12|q[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst5|q [54]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|q[11] .is_wysiwyg = "true";
defparam \inst12|q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N0
cyclonev_lcell_comb \inst1|Decoder0~2 (
// Equation(s):
// \inst1|Decoder0~2_combout  = ( \inst2|q [23] & ( (!\inst2|q [19] & (\inst2|q [20] & \inst2|q [22])) ) )

	.dataa(!\inst2|q [19]),
	.datab(!\inst2|q [20]),
	.datac(!\inst2|q [22]),
	.datad(gnd),
	.datae(!\inst2|q [23]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Decoder0~2 .extended_lut = "off";
defparam \inst1|Decoder0~2 .lut_mask = 64'h0000020200000202;
defparam \inst1|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N2
dffeas \inst5|q[51] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst1|Decoder0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [51]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[51] .is_wysiwyg = "true";
defparam \inst5|q[51] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N4
dffeas \inst12|q[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst5|q [51]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|q[23] .is_wysiwyg = "true";
defparam \inst12|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N25
dffeas \inst2|q[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|q [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|WideOr8~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|q[3] .is_wysiwyg = "true";
defparam \inst2|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N27
cyclonev_lcell_comb \inst5|q[41]~feeder (
// Equation(s):
// \inst5|q[41]~feeder_combout  = ( \inst2|q [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst2|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|q[41]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|q[41]~feeder .extended_lut = "off";
defparam \inst5|q[41]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst5|q[41]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N29
dffeas \inst5|q[41] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst5|q[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [41]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[41] .is_wysiwyg = "true";
defparam \inst5|q[41] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N55
dffeas \inst12|q[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst5|q [41]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|q[15] .is_wysiwyg = "true";
defparam \inst12|q[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N0
cyclonev_lcell_comb \inst13|out[3]~4 (
// Equation(s):
// \inst13|out[3]~4_combout  = ( \inst12|q [6] & ( (!\inst12|q [23]) # (\inst12|q [15]) ) ) # ( !\inst12|q [6] & ( (\inst12|q [23] & \inst12|q [15]) ) )

	.dataa(gnd),
	.datab(!\inst12|q [23]),
	.datac(!\inst12|q [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst12|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|out[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|out[3]~4 .extended_lut = "off";
defparam \inst13|out[3]~4 .lut_mask = 64'h03030303CFCFCFCF;
defparam \inst13|out[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N56
dffeas \inst5|q[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|q [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[10] .is_wysiwyg = "true";
defparam \inst5|q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N9
cyclonev_lcell_comb \inst25|Mux10~0 (
// Equation(s):
// \inst25|Mux10~0_combout  = ( \inst|q [0] & ( (!\inst|q [2] & (\inst|q [1] & \inst|q [3])) # (\inst|q [2] & (!\inst|q [1] & !\inst|q [3])) ) ) # ( !\inst|q [0] & ( (!\inst|q [2] & (!\inst|q [1] & \inst|q [3])) # (\inst|q [2] & ((!\inst|q [3]))) ) )

	.dataa(!\inst|q [2]),
	.datab(!\inst|q [1]),
	.datac(!\inst|q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst25|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst25|Mux10~0 .extended_lut = "off";
defparam \inst25|Mux10~0 .lut_mask = 64'h5858585842424242;
defparam \inst25|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N36
cyclonev_lcell_comb \inst2|q~4 (
// Equation(s):
// \inst2|q~4_combout  = ( !\inst1|WideOr8~0_combout  & ( \inst25|Mux10~0_combout  ) )

	.dataa(gnd),
	.datab(!\inst25|Mux10~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst1|WideOr8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|q~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|q~4 .extended_lut = "off";
defparam \inst2|q~4 .lut_mask = 64'h3333333300000000;
defparam \inst2|q~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N11
dffeas \inst2|q[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|q[13] .is_wysiwyg = "true";
defparam \inst2|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y5_N44
dffeas \inst5|q[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|q [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[16] .is_wysiwyg = "true";
defparam \inst5|q[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N3
cyclonev_lcell_comb \inst1|WideOr6~0 (
// Equation(s):
// \inst1|WideOr6~0_combout  = ( !\inst2|q [22] & ( !\inst2|q [23] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst2|q [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst2|q [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|WideOr6~0 .extended_lut = "off";
defparam \inst1|WideOr6~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \inst1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N4
dffeas \inst5|q[52]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst1|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q[52]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[52]~DUPLICATE .is_wysiwyg = "true";
defparam \inst5|q[52]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N42
cyclonev_lcell_comb \inst15|out[0]~1 (
// Equation(s):
// \inst15|out[0]~1_combout  = ( \inst5|q[52]~DUPLICATE_q  & ( \inst5|q [10] ) ) # ( !\inst5|q[52]~DUPLICATE_q  & ( \inst5|q [16] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|q [10]),
	.datad(!\inst5|q [16]),
	.datae(gnd),
	.dataf(!\inst5|q[52]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|out[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|out[0]~1 .extended_lut = "off";
defparam \inst15|out[0]~1 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \inst15|out[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y5_N28
dffeas \inst12|q[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst15|out[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|q[0] .is_wysiwyg = "true";
defparam \inst12|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N0
cyclonev_lcell_comb \inst25|Mux7~0 (
// Equation(s):
// \inst25|Mux7~0_combout  = ( \inst|q [0] & ( (!\inst|q [1] & ((\inst|q [3]) # (\inst|q [2]))) ) ) # ( !\inst|q [0] & ( (!\inst|q [2] & (\inst|q [3])) # (\inst|q [2] & ((!\inst|q [3]) # (!\inst|q [1]))) ) )

	.dataa(!\inst|q [2]),
	.datab(!\inst|q [3]),
	.datac(gnd),
	.datad(!\inst|q [1]),
	.datae(gnd),
	.dataf(!\inst|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst25|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst25|Mux7~0 .extended_lut = "off";
defparam \inst25|Mux7~0 .lut_mask = 64'h7766776677007700;
defparam \inst25|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N42
cyclonev_lcell_comb \inst2|q~1 (
// Equation(s):
// \inst2|q~1_combout  = ( \inst25|Mux7~0_combout  & ( !\inst1|WideOr8~0_combout  ) )

	.dataa(gnd),
	.datab(!\inst1|WideOr8~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst25|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|q~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|q~1 .extended_lut = "off";
defparam \inst2|q~1 .lut_mask = 64'h00000000CCCCCCCC;
defparam \inst2|q~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N32
dffeas \inst2|q[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|q~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|q[16] .is_wysiwyg = "true";
defparam \inst2|q[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N9
cyclonev_lcell_comb \inst5|q[56]~feeder (
// Equation(s):
// \inst5|q[56]~feeder_combout  = \inst2|q [16]

	.dataa(!\inst2|q [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|q[56]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|q[56]~feeder .extended_lut = "off";
defparam \inst5|q[56]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst5|q[56]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N11
dffeas \inst5|q[56] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst5|q[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [56]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[56] .is_wysiwyg = "true";
defparam \inst5|q[56] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y6_N16
dffeas \inst12|q[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst5|q [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|q[20] .is_wysiwyg = "true";
defparam \inst12|q[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N15
cyclonev_lcell_comb \inst9|out[0]~1 (
// Equation(s):
// \inst9|out[0]~1_combout  = ( \inst12|q [23] & ( \inst12|q [20] ) ) # ( !\inst12|q [23] & ( \inst12|q [20] & ( \inst12|q [0] ) ) ) # ( !\inst12|q [23] & ( !\inst12|q [20] & ( \inst12|q [0] ) ) )

	.dataa(!\inst12|q [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst12|q [23]),
	.dataf(!\inst12|q [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|out[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|out[0]~1 .extended_lut = "off";
defparam \inst9|out[0]~1 .lut_mask = 64'h555500005555FFFF;
defparam \inst9|out[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N33
cyclonev_lcell_comb \inst5|q[57]~feeder (
// Equation(s):
// \inst5|q[57]~feeder_combout  = ( \inst2|q [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst2|q [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|q[57]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|q[57]~feeder .extended_lut = "off";
defparam \inst5|q[57]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst5|q[57]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y6_N35
dffeas \inst5|q[57] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst5|q[57]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [57]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[57] .is_wysiwyg = "true";
defparam \inst5|q[57] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y6_N11
dffeas \inst12|q[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst5|q [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|q[21] .is_wysiwyg = "true";
defparam \inst12|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y6_N5
dffeas \inst5|q[52] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst1|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [52]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[52] .is_wysiwyg = "true";
defparam \inst5|q[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y5_N35
dffeas \inst5|q[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|q [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[17] .is_wysiwyg = "true";
defparam \inst5|q[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N18
cyclonev_lcell_comb \inst15|out[1]~0 (
// Equation(s):
// \inst15|out[1]~0_combout  = ( \inst5|q [17] & ( (!\inst5|q [52]) # (\inst5|q [11]) ) ) # ( !\inst5|q [17] & ( (\inst5|q [11] & \inst5|q [52]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|q [11]),
	.datad(!\inst5|q [52]),
	.datae(gnd),
	.dataf(!\inst5|q [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|out[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|out[1]~0 .extended_lut = "off";
defparam \inst15|out[1]~0 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \inst15|out[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N54
cyclonev_lcell_comb \inst12|q[1]~feeder (
// Equation(s):
// \inst12|q[1]~feeder_combout  = ( \inst15|out[1]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst15|out[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|q[1]~feeder .extended_lut = "off";
defparam \inst12|q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst12|q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N56
dffeas \inst12|q[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst12|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|q[1] .is_wysiwyg = "true";
defparam \inst12|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N51
cyclonev_lcell_comb \inst9|out[1]~2 (
// Equation(s):
// \inst9|out[1]~2_combout  = ( \inst12|q [23] & ( \inst12|q [1] & ( \inst12|q [21] ) ) ) # ( !\inst12|q [23] & ( \inst12|q [1] ) ) # ( \inst12|q [23] & ( !\inst12|q [1] & ( \inst12|q [21] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst12|q [21]),
	.datad(gnd),
	.datae(!\inst12|q [23]),
	.dataf(!\inst12|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|out[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|out[1]~2 .extended_lut = "off";
defparam \inst9|out[1]~2 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \inst9|out[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N18
cyclonev_lcell_comb \inst25|Mux5~0 (
// Equation(s):
// \inst25|Mux5~0_combout  = (\inst|q [1] & (((!\inst|q [2] & !\inst|q [0])) # (\inst|q [3])))

	.dataa(!\inst|q [2]),
	.datab(!\inst|q [1]),
	.datac(!\inst|q [0]),
	.datad(!\inst|q [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst25|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst25|Mux5~0 .extended_lut = "off";
defparam \inst25|Mux5~0 .lut_mask = 64'h2033203320332033;
defparam \inst25|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N51
cyclonev_lcell_comb \inst2|q~0 (
// Equation(s):
// \inst2|q~0_combout  = ( !\inst25|Mux5~0_combout  & ( !\inst1|WideOr8~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst1|WideOr8~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst25|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|q~0 .extended_lut = "off";
defparam \inst2|q~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \inst2|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N19
dffeas \inst2|q[18]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|q[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|q[18]~DUPLICATE .is_wysiwyg = "true";
defparam \inst2|q[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N26
dffeas \inst5|q[58] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|q[18]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [58]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[58] .is_wysiwyg = "true";
defparam \inst5|q[58] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y6_N35
dffeas \inst12|q[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst5|q [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|q[22] .is_wysiwyg = "true";
defparam \inst12|q[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N3
cyclonev_lcell_comb \inst25|Mux8~0 (
// Equation(s):
// \inst25|Mux8~0_combout  = ( \inst|q [0] & ( (\inst|q [3] & ((\inst|q [1]) # (\inst|q [2]))) ) ) # ( !\inst|q [0] & ( (\inst|q [1] & ((!\inst|q [2]) # (\inst|q [3]))) ) )

	.dataa(!\inst|q [2]),
	.datab(!\inst|q [3]),
	.datac(!\inst|q [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst25|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst25|Mux8~0 .extended_lut = "off";
defparam \inst25|Mux8~0 .lut_mask = 64'h0B0B0B0B13131313;
defparam \inst25|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N45
cyclonev_lcell_comb \inst2|q~3 (
// Equation(s):
// \inst2|q~3_combout  = ( !\inst25|Mux8~0_combout  & ( !\inst1|WideOr8~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst25|Mux8~0_combout ),
	.dataf(!\inst1|WideOr8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|q~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|q~3 .extended_lut = "off";
defparam \inst2|q~3 .lut_mask = 64'hFFFF000000000000;
defparam \inst2|q~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N19
dffeas \inst2|q[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|q[15] .is_wysiwyg = "true";
defparam \inst2|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y6_N41
dffeas \inst5|q[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|q [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[18] .is_wysiwyg = "true";
defparam \inst5|q[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N15
cyclonev_lcell_comb \inst15|out[2]~2 (
// Equation(s):
// \inst15|out[2]~2_combout  = ( \inst5|q [18] & ( !\inst5|q [52] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst5|q [52]),
	.datae(gnd),
	.dataf(!\inst5|q [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|out[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|out[2]~2 .extended_lut = "off";
defparam \inst15|out[2]~2 .lut_mask = 64'h00000000FF00FF00;
defparam \inst15|out[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N17
dffeas \inst12|q[2]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst15|out[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|q[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|q[2]~DUPLICATE .is_wysiwyg = "true";
defparam \inst12|q[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N33
cyclonev_lcell_comb \inst9|out[2]~0 (
// Equation(s):
// \inst9|out[2]~0_combout  = ( \inst12|q [22] & ( \inst12|q[2]~DUPLICATE_q  ) ) # ( !\inst12|q [22] & ( \inst12|q[2]~DUPLICATE_q  & ( !\inst12|q [23] ) ) ) # ( \inst12|q [22] & ( !\inst12|q[2]~DUPLICATE_q  & ( \inst12|q [23] ) ) )

	.dataa(!\inst12|q [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst12|q [22]),
	.dataf(!\inst12|q[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|out[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|out[2]~0 .extended_lut = "off";
defparam \inst9|out[2]~0 .lut_mask = 64'h00005555AAAAFFFF;
defparam \inst9|out[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N39
cyclonev_lcell_comb \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FFfeeder (
// Equation(s):
// \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FFfeeder_combout  = ( \inst2|q~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst2|q~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FFfeeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FFfeeder .extended_lut = "off";
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FFfeeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FFfeeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y6_N41
dffeas \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FFfeeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF .is_wysiwyg = "true";
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y6_N8
dffeas \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF .is_wysiwyg = "true";
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N6
cyclonev_lcell_comb \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FFfeeder (
// Equation(s):
// \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FFfeeder_combout  = ( \inst2|q~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst2|q~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FFfeeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FFfeeder .extended_lut = "off";
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FFfeeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FFfeeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N8
dffeas \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FFfeeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF .is_wysiwyg = "true";
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N42
cyclonev_mlab_cell \inst4|outputRegister_rtl_1|auto_generated|ram_block1a3~FITTER_CREATED_MLAB_CELL0 (
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst12|q [11]),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain({\inst13|out[3]~4_combout }),
	.portaaddr({\inst9|out[2]~0_combout ,\inst9|out[1]~2_combout ,\inst9|out[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbaddr({\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF_q ,\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF_q ,
\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF_q }),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\inst4|outputRegister_rtl_1|auto_generated|ram_block1a3~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a3~FITTER_CREATED_MLAB_CELL0 .address_width = 3;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a3~FITTER_CREATED_MLAB_CELL0 .data_width = 1;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a3~FITTER_CREATED_MLAB_CELL0 .first_address = 0;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a3~FITTER_CREATED_MLAB_CELL0 .first_bit_number = 3;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a3~FITTER_CREATED_MLAB_CELL0 .last_address = 7;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a3~FITTER_CREATED_MLAB_CELL0 .logical_ram_depth = 8;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a3~FITTER_CREATED_MLAB_CELL0 .logical_ram_name = "registerfile:inst4|altsyncram:outputregister_rtl_1|altsyncram_edi1:auto_generated|altsyncram";
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a3~FITTER_CREATED_MLAB_CELL0 .logical_ram_width = 8;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a3~FITTER_CREATED_MLAB_CELL0 .mixed_port_feed_through_mode = "dont care";
// synopsys translate_on

// Location: FF_X72_Y5_N34
dffeas \inst4|outputRegister_rtl_1_bypass[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst13|out[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputRegister_rtl_1_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_1_bypass[10] .is_wysiwyg = "true";
defparam \inst4|outputRegister_rtl_1_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N27
cyclonev_lcell_comb \inst4|outputRegister_rtl_1_bypass[6]~feeder (
// Equation(s):
// \inst4|outputRegister_rtl_1_bypass[6]~feeder_combout  = ( \inst2|q~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst2|q~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|outputRegister_rtl_1_bypass[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|outputRegister_rtl_1_bypass[6]~feeder .extended_lut = "off";
defparam \inst4|outputRegister_rtl_1_bypass[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst4|outputRegister_rtl_1_bypass[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N28
dffeas \inst4|outputRegister_rtl_1_bypass[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst4|outputRegister_rtl_1_bypass[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputRegister_rtl_1_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_1_bypass[6] .is_wysiwyg = "true";
defparam \inst4|outputRegister_rtl_1_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N51
cyclonev_lcell_comb \inst4|outputRegister_rtl_1_bypass[5]~feeder (
// Equation(s):
// \inst4|outputRegister_rtl_1_bypass[5]~feeder_combout  = ( \inst9|out[2]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst9|out[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|outputRegister_rtl_1_bypass[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|outputRegister_rtl_1_bypass[5]~feeder .extended_lut = "off";
defparam \inst4|outputRegister_rtl_1_bypass[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst4|outputRegister_rtl_1_bypass[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y5_N52
dffeas \inst4|outputRegister_rtl_1_bypass[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst4|outputRegister_rtl_1_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputRegister_rtl_1_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_1_bypass[5] .is_wysiwyg = "true";
defparam \inst4|outputRegister_rtl_1_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N1
dffeas \inst4|outputRegister_rtl_1_bypass[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst9|out[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputRegister_rtl_1_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_1_bypass[1] .is_wysiwyg = "true";
defparam \inst4|outputRegister_rtl_1_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y6_N59
dffeas \inst4|outputRegister_rtl_1_bypass[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputRegister_rtl_1_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_1_bypass[4] .is_wysiwyg = "true";
defparam \inst4|outputRegister_rtl_1_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y6_N14
dffeas \inst4|outputRegister_rtl_1_bypass[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst9|out[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputRegister_rtl_1_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_1_bypass[3] .is_wysiwyg = "true";
defparam \inst4|outputRegister_rtl_1_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y6_N23
dffeas \inst4|outputRegister_rtl_1_bypass[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputRegister_rtl_1_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_1_bypass[2] .is_wysiwyg = "true";
defparam \inst4|outputRegister_rtl_1_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y6_N53
dffeas \inst4|outputRegister_rtl_1_bypass[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst12|q [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputRegister_rtl_1_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_1_bypass[0] .is_wysiwyg = "true";
defparam \inst4|outputRegister_rtl_1_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N21
cyclonev_lcell_comb \inst4|outputRegister~10 (
// Equation(s):
// \inst4|outputRegister~10_combout  = ( \inst4|outputRegister_rtl_1_bypass [2] & ( \inst4|outputRegister_rtl_1_bypass [0] & ( (\inst4|outputRegister_rtl_1_bypass [1] & (!\inst4|outputRegister_rtl_1_bypass [4] $ (\inst4|outputRegister_rtl_1_bypass [3]))) ) ) 
// ) # ( !\inst4|outputRegister_rtl_1_bypass [2] & ( \inst4|outputRegister_rtl_1_bypass [0] & ( (!\inst4|outputRegister_rtl_1_bypass [1] & (!\inst4|outputRegister_rtl_1_bypass [4] $ (\inst4|outputRegister_rtl_1_bypass [3]))) ) ) )

	.dataa(!\inst4|outputRegister_rtl_1_bypass [1]),
	.datab(!\inst4|outputRegister_rtl_1_bypass [4]),
	.datac(!\inst4|outputRegister_rtl_1_bypass [3]),
	.datad(gnd),
	.datae(!\inst4|outputRegister_rtl_1_bypass [2]),
	.dataf(!\inst4|outputRegister_rtl_1_bypass [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|outputRegister~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|outputRegister~10 .extended_lut = "off";
defparam \inst4|outputRegister~10 .lut_mask = 64'h0000000082824141;
defparam \inst4|outputRegister~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N24
cyclonev_lcell_comb \inst4|outputRegister~19 (
// Equation(s):
// \inst4|outputRegister~19_combout  = ( \inst4|outputRegister_rtl_1_bypass [5] & ( \inst4|outputRegister~10_combout  & ( \inst4|outputRegister_rtl_1_bypass [6] ) ) ) # ( !\inst4|outputRegister_rtl_1_bypass [5] & ( \inst4|outputRegister~10_combout  & ( 
// !\inst4|outputRegister_rtl_1_bypass [6] ) ) )

	.dataa(gnd),
	.datab(!\inst4|outputRegister_rtl_1_bypass [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst4|outputRegister_rtl_1_bypass [5]),
	.dataf(!\inst4|outputRegister~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|outputRegister~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|outputRegister~19 .extended_lut = "off";
defparam \inst4|outputRegister~19 .lut_mask = 64'h00000000CCCC3333;
defparam \inst4|outputRegister~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N54
cyclonev_lcell_comb \inst22|FA[1]~0 (
// Equation(s):
// \inst22|FA[1]~0_combout  = ( \inst5|q [54] & ( (!\inst5|q [52] & (\inst5|q [16])) # (\inst5|q [52] & ((\inst5|q [10]))) ) )

	.dataa(gnd),
	.datab(!\inst5|q [16]),
	.datac(!\inst5|q [10]),
	.datad(!\inst5|q [52]),
	.datae(gnd),
	.dataf(!\inst5|q [54]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst22|FA[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst22|FA[1]~0 .extended_lut = "off";
defparam \inst22|FA[1]~0 .lut_mask = 64'h00000000330F330F;
defparam \inst22|FA[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N27
cyclonev_lcell_comb \inst22|FB[0]~2 (
// Equation(s):
// \inst22|FB[0]~2_combout  = ( \inst12|q [11] & ( \inst12|q [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst12|q [0]),
	.datae(gnd),
	.dataf(!\inst12|q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst22|FB[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst22|FB[0]~2 .extended_lut = "off";
defparam \inst22|FB[0]~2 .lut_mask = 64'h0000000000FF00FF;
defparam \inst22|FB[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N39
cyclonev_lcell_comb \inst22|FB[1]~0 (
// Equation(s):
// \inst22|FB[1]~0_combout  = ( \inst5|q[52]~DUPLICATE_q  & ( (\inst2|q [13] & !\inst2|q [15]) ) ) # ( !\inst5|q[52]~DUPLICATE_q  & ( (\inst2|q [13] & (!\inst5|q [18] $ (\inst2|q [15]))) ) )

	.dataa(!\inst5|q [18]),
	.datab(gnd),
	.datac(!\inst2|q [13]),
	.datad(!\inst2|q [15]),
	.datae(gnd),
	.dataf(!\inst5|q[52]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst22|FB[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst22|FB[1]~0 .extended_lut = "off";
defparam \inst22|FB[1]~0 .lut_mask = 64'h0A050A050F000F00;
defparam \inst22|FB[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N16
dffeas \inst12|q[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst15|out[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|q[2] .is_wysiwyg = "true";
defparam \inst12|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N42
cyclonev_lcell_comb \inst22|FB[0]~3 (
// Equation(s):
// \inst22|FB[0]~3_combout  = ( \inst2|q [13] & ( (!\inst12|q [1] & (!\inst2|q [14] & (!\inst2|q [15] $ (\inst12|q [2])))) # (\inst12|q [1] & (\inst2|q [14] & (!\inst2|q [15] $ (\inst12|q [2])))) ) )

	.dataa(!\inst12|q [1]),
	.datab(!\inst2|q [14]),
	.datac(!\inst2|q [15]),
	.datad(!\inst12|q [2]),
	.datae(gnd),
	.dataf(!\inst2|q [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst22|FB[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst22|FB[0]~3 .extended_lut = "off";
defparam \inst22|FB[0]~3 .lut_mask = 64'h0000000090099009;
defparam \inst22|FB[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N27
cyclonev_lcell_comb \inst22|FB[0]~4 (
// Equation(s):
// \inst22|FB[0]~4_combout  = ( \inst22|FB[1]~0_combout  & ( \inst22|FB[0]~3_combout  & ( (\inst22|FB[0]~2_combout  & ((!\inst22|FA[1]~0_combout ) # (!\inst15|out[1]~0_combout  $ (!\inst2|q [14])))) ) ) ) # ( !\inst22|FB[1]~0_combout  & ( 
// \inst22|FB[0]~3_combout  & ( \inst22|FB[0]~2_combout  ) ) )

	.dataa(!\inst15|out[1]~0_combout ),
	.datab(!\inst22|FA[1]~0_combout ),
	.datac(!\inst2|q [14]),
	.datad(!\inst22|FB[0]~2_combout ),
	.datae(!\inst22|FB[1]~0_combout ),
	.dataf(!\inst22|FB[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst22|FB[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst22|FB[0]~4 .extended_lut = "off";
defparam \inst22|FB[0]~4 .lut_mask = 64'h0000000000FF00DE;
defparam \inst22|FB[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N54
cyclonev_lcell_comb \inst11|out[3]~8 (
// Equation(s):
// \inst11|out[3]~8_combout  = ( \inst12|q [6] & ( ((!\inst4|outputRegister~19_combout  & (\inst4|outputRegister_rtl_1|auto_generated|ram_block1a3 )) # (\inst4|outputRegister~19_combout  & ((\inst4|outputRegister_rtl_1_bypass [10])))) # 
// (\inst22|FB[0]~4_combout ) ) ) # ( !\inst12|q [6] & ( (!\inst22|FB[0]~4_combout  & ((!\inst4|outputRegister~19_combout  & (\inst4|outputRegister_rtl_1|auto_generated|ram_block1a3 )) # (\inst4|outputRegister~19_combout  & 
// ((\inst4|outputRegister_rtl_1_bypass [10]))))) ) )

	.dataa(!\inst4|outputRegister_rtl_1|auto_generated|ram_block1a3 ),
	.datab(!\inst4|outputRegister_rtl_1_bypass [10]),
	.datac(!\inst4|outputRegister~19_combout ),
	.datad(!\inst22|FB[0]~4_combout ),
	.datae(gnd),
	.dataf(!\inst12|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|out[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|out[3]~8 .extended_lut = "off";
defparam \inst11|out[3]~8 .lut_mask = 64'h5300530053FF53FF;
defparam \inst11|out[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N48
cyclonev_lcell_comb \inst26|outputRegister~12 (
// Equation(s):
// \inst26|outputRegister~12_combout  = ( \inst11|out[3]~8_combout  & ( \inst26|Mux4~2_combout  & ( (!\startTheProgram~input_o  & ((!\inst22|FB[1]~1_combout ) # ((\inst7|Mux5~0_combout ) # (\inst5|q [55])))) ) ) ) # ( !\inst11|out[3]~8_combout  & ( 
// \inst26|Mux4~2_combout  & ( (\inst22|FB[1]~1_combout  & (!\startTheProgram~input_o  & ((\inst7|Mux5~0_combout ) # (\inst5|q [55])))) ) ) ) # ( \inst11|out[3]~8_combout  & ( !\inst26|Mux4~2_combout  & ( (!\startTheProgram~input_o  & 
// ((!\inst22|FB[1]~1_combout ) # ((!\inst5|q [55] & \inst7|Mux5~0_combout )))) ) ) ) # ( !\inst11|out[3]~8_combout  & ( !\inst26|Mux4~2_combout  & ( (\inst22|FB[1]~1_combout  & (!\inst5|q [55] & (!\startTheProgram~input_o  & \inst7|Mux5~0_combout ))) ) ) )

	.dataa(!\inst22|FB[1]~1_combout ),
	.datab(!\inst5|q [55]),
	.datac(!\startTheProgram~input_o ),
	.datad(!\inst7|Mux5~0_combout ),
	.datae(!\inst11|out[3]~8_combout ),
	.dataf(!\inst26|Mux4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister~12 .extended_lut = "off";
defparam \inst26|outputRegister~12 .lut_mask = 64'h0040A0E01050B0F0;
defparam \inst26|outputRegister~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y5_N47
dffeas \inst4|outputRegister_rtl_0_bypass[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst9|out[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputRegister_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \inst4|outputRegister_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N31
dffeas \inst4|outputRegister_rtl_0_bypass[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst9|out[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputRegister_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \inst4|outputRegister_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N8
dffeas \inst4|outputRegister_rtl_0_bypass[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputRegister_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \inst4|outputRegister_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N5
dffeas \inst4|outputRegister_rtl_0_bypass[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|q~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputRegister_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \inst4|outputRegister_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N53
dffeas \inst4|outputRegister_rtl_0_bypass[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst12|q [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputRegister_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \inst4|outputRegister_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N48
cyclonev_lcell_comb \inst4|outputRegister~1 (
// Equation(s):
// \inst4|outputRegister~1_combout  = ( \inst4|outputRegister_rtl_0_bypass [2] & ( \inst4|outputRegister_rtl_0_bypass [0] & ( (\inst4|outputRegister_rtl_0_bypass [1] & (!\inst4|outputRegister_rtl_0_bypass [3] $ (\inst4|outputRegister_rtl_0_bypass [4]))) ) ) 
// ) # ( !\inst4|outputRegister_rtl_0_bypass [2] & ( \inst4|outputRegister_rtl_0_bypass [0] & ( (!\inst4|outputRegister_rtl_0_bypass [1] & (!\inst4|outputRegister_rtl_0_bypass [3] $ (\inst4|outputRegister_rtl_0_bypass [4]))) ) ) )

	.dataa(gnd),
	.datab(!\inst4|outputRegister_rtl_0_bypass [1]),
	.datac(!\inst4|outputRegister_rtl_0_bypass [3]),
	.datad(!\inst4|outputRegister_rtl_0_bypass [4]),
	.datae(!\inst4|outputRegister_rtl_0_bypass [2]),
	.dataf(!\inst4|outputRegister_rtl_0_bypass [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|outputRegister~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|outputRegister~1 .extended_lut = "off";
defparam \inst4|outputRegister~1 .lut_mask = 64'h00000000C00C3003;
defparam \inst4|outputRegister~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y5_N23
dffeas \inst4|outputRegister_rtl_0_bypass[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputRegister_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \inst4|outputRegister_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N17
dffeas \inst4|outputRegister_rtl_0_bypass[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst9|out[2]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputRegister_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \inst4|outputRegister_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N39
cyclonev_lcell_comb \inst4|outputRegister~0 (
// Equation(s):
// \inst4|outputRegister~0_combout  = ( \inst4|outputRegister_rtl_0_bypass [5] & ( !\inst4|outputRegister_rtl_0_bypass [6] ) ) # ( !\inst4|outputRegister_rtl_0_bypass [5] & ( \inst4|outputRegister_rtl_0_bypass [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst4|outputRegister_rtl_0_bypass [6]),
	.datae(gnd),
	.dataf(!\inst4|outputRegister_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|outputRegister~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|outputRegister~0 .extended_lut = "off";
defparam \inst4|outputRegister~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \inst4|outputRegister~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N21
cyclonev_lcell_comb \inst4|outputRegister~20 (
// Equation(s):
// \inst4|outputRegister~20_combout  = ( !\inst4|outputRegister~0_combout  & ( \inst4|outputRegister~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst4|outputRegister~1_combout ),
	.datae(gnd),
	.dataf(!\inst4|outputRegister~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|outputRegister~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|outputRegister~20 .extended_lut = "off";
defparam \inst4|outputRegister~20 .lut_mask = 64'h00FF00FF00000000;
defparam \inst4|outputRegister~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N20
dffeas \inst2|q[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|q[18] .is_wysiwyg = "true";
defparam \inst2|q[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N51
cyclonev_lcell_comb \inst22|FA[1]~1 (
// Equation(s):
// \inst22|FA[1]~1_combout  = ( \inst5|q [52] & ( \inst5|q [18] & ( (\inst2|q [16] & !\inst2|q [18]) ) ) ) # ( !\inst5|q [52] & ( \inst5|q [18] & ( (\inst2|q [16] & \inst2|q [18]) ) ) ) # ( \inst5|q [52] & ( !\inst5|q [18] & ( (\inst2|q [16] & !\inst2|q 
// [18]) ) ) ) # ( !\inst5|q [52] & ( !\inst5|q [18] & ( (\inst2|q [16] & !\inst2|q [18]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst2|q [16]),
	.datad(!\inst2|q [18]),
	.datae(!\inst5|q [52]),
	.dataf(!\inst5|q [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst22|FA[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst22|FA[1]~1 .extended_lut = "off";
defparam \inst22|FA[1]~1 .lut_mask = 64'h0F000F00000F0F00;
defparam \inst22|FA[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N9
cyclonev_lcell_comb \inst22|FA[0]~3 (
// Equation(s):
// \inst22|FA[0]~3_combout  = ( \inst12|q [1] & ( \inst2|q [18] & ( (\inst12|q[2]~DUPLICATE_q  & (\inst2|q [16] & \inst2|q [17])) ) ) ) # ( !\inst12|q [1] & ( \inst2|q [18] & ( (\inst12|q[2]~DUPLICATE_q  & (\inst2|q [16] & !\inst2|q [17])) ) ) ) # ( 
// \inst12|q [1] & ( !\inst2|q [18] & ( (!\inst12|q[2]~DUPLICATE_q  & (\inst2|q [16] & \inst2|q [17])) ) ) ) # ( !\inst12|q [1] & ( !\inst2|q [18] & ( (!\inst12|q[2]~DUPLICATE_q  & (\inst2|q [16] & !\inst2|q [17])) ) ) )

	.dataa(gnd),
	.datab(!\inst12|q[2]~DUPLICATE_q ),
	.datac(!\inst2|q [16]),
	.datad(!\inst2|q [17]),
	.datae(!\inst12|q [1]),
	.dataf(!\inst2|q [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst22|FA[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst22|FA[0]~3 .extended_lut = "off";
defparam \inst22|FA[0]~3 .lut_mask = 64'h0C00000C03000003;
defparam \inst22|FA[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N36
cyclonev_lcell_comb \inst22|FA[0]~4 (
// Equation(s):
// \inst22|FA[0]~4_combout  = ( \inst22|FB[0]~2_combout  & ( \inst22|FA[0]~3_combout  & ( (!\inst22|FA[1]~0_combout ) # ((!\inst22|FA[1]~1_combout ) # (!\inst2|q [17] $ (!\inst15|out[1]~0_combout ))) ) ) )

	.dataa(!\inst22|FA[1]~0_combout ),
	.datab(!\inst2|q [17]),
	.datac(!\inst15|out[1]~0_combout ),
	.datad(!\inst22|FA[1]~1_combout ),
	.datae(!\inst22|FB[0]~2_combout ),
	.dataf(!\inst22|FA[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst22|FA[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst22|FA[0]~4 .extended_lut = "off";
defparam \inst22|FA[0]~4 .lut_mask = 64'h000000000000FFBE;
defparam \inst22|FA[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N6
cyclonev_lcell_comb \inst1|Decoder0~0 (
// Equation(s):
// \inst1|Decoder0~0_combout  = (!\inst2|q [22] & (!\inst2|q [20] & (\inst2|q [19] & !\inst2|q [23])))

	.dataa(!\inst2|q [22]),
	.datab(!\inst2|q [20]),
	.datac(!\inst2|q [19]),
	.datad(!\inst2|q [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Decoder0~0 .extended_lut = "off";
defparam \inst1|Decoder0~0 .lut_mask = 64'h0800080008000800;
defparam \inst1|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N7
dffeas \inst5|q[46] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst1|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [46]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[46] .is_wysiwyg = "true";
defparam \inst5|q[46] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N33
cyclonev_lcell_comb \inst1|WideOr9~0 (
// Equation(s):
// \inst1|WideOr9~0_combout  = ( \inst2|q [23] & ( \inst2|q [19] & ( \inst2|q [22] ) ) ) # ( \inst2|q [23] & ( !\inst2|q [19] & ( (\inst2|q [22] & \inst2|q [20]) ) ) )

	.dataa(!\inst2|q [22]),
	.datab(!\inst2|q [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst2|q [23]),
	.dataf(!\inst2|q [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|WideOr9~0 .extended_lut = "off";
defparam \inst1|WideOr9~0 .lut_mask = 64'h0000111100005555;
defparam \inst1|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N48
cyclonev_lcell_comb \inst21~0 (
// Equation(s):
// \inst21~0_combout  = ( \inst2|q [19] & ( (!\inst2|q [20] & (!\inst2|q [22] & \inst2|q [23])) ) )

	.dataa(gnd),
	.datab(!\inst2|q [20]),
	.datac(!\inst2|q [22]),
	.datad(!\inst2|q [23]),
	.datae(gnd),
	.dataf(!\inst2|q [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst21~0 .extended_lut = "off";
defparam \inst21~0 .lut_mask = 64'h0000000000C000C0;
defparam \inst21~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N0
cyclonev_mlab_cell \inst4|outputRegister_rtl_1|auto_generated|ram_block1a6~FITTER_CREATED_MLAB_CELL0 (
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst12|q [11]),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain({\inst13|out[6]~1_combout }),
	.portaaddr({\inst9|out[2]~0_combout ,\inst9|out[1]~2_combout ,\inst9|out[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbaddr({\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF_q ,\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF_q ,
\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF_q }),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\inst4|outputRegister_rtl_1|auto_generated|ram_block1a6~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a6~FITTER_CREATED_MLAB_CELL0 .address_width = 3;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a6~FITTER_CREATED_MLAB_CELL0 .data_width = 1;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a6~FITTER_CREATED_MLAB_CELL0 .first_address = 0;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a6~FITTER_CREATED_MLAB_CELL0 .first_bit_number = 6;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a6~FITTER_CREATED_MLAB_CELL0 .last_address = 7;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a6~FITTER_CREATED_MLAB_CELL0 .logical_ram_depth = 8;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a6~FITTER_CREATED_MLAB_CELL0 .logical_ram_name = "registerfile:inst4|altsyncram:outputregister_rtl_1|altsyncram_edi1:auto_generated|altsyncram";
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a6~FITTER_CREATED_MLAB_CELL0 .logical_ram_width = 8;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a6~FITTER_CREATED_MLAB_CELL0 .mixed_port_feed_through_mode = "dont care";
// synopsys translate_on

// Location: FF_X66_Y5_N5
dffeas \inst4|outputRegister_rtl_1_bypass[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst13|out[6]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputRegister_rtl_1_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_1_bypass[13] .is_wysiwyg = "true";
defparam \inst4|outputRegister_rtl_1_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N3
cyclonev_lcell_comb \inst11|out[6]~2 (
// Equation(s):
// \inst11|out[6]~2_combout  = ( \inst4|outputRegister_rtl_1_bypass [13] & ( \inst4|outputRegister~19_combout  & ( (!\inst22|FB[0]~4_combout ) # (\inst12|q [9]) ) ) ) # ( !\inst4|outputRegister_rtl_1_bypass [13] & ( \inst4|outputRegister~19_combout  & ( 
// (\inst12|q [9] & \inst22|FB[0]~4_combout ) ) ) ) # ( \inst4|outputRegister_rtl_1_bypass [13] & ( !\inst4|outputRegister~19_combout  & ( (!\inst22|FB[0]~4_combout  & ((\inst4|outputRegister_rtl_1|auto_generated|ram_block1a6 ))) # (\inst22|FB[0]~4_combout  
// & (\inst12|q [9])) ) ) ) # ( !\inst4|outputRegister_rtl_1_bypass [13] & ( !\inst4|outputRegister~19_combout  & ( (!\inst22|FB[0]~4_combout  & ((\inst4|outputRegister_rtl_1|auto_generated|ram_block1a6 ))) # (\inst22|FB[0]~4_combout  & (\inst12|q [9])) ) ) 
// )

	.dataa(!\inst12|q [9]),
	.datab(!\inst22|FB[0]~4_combout ),
	.datac(!\inst4|outputRegister_rtl_1|auto_generated|ram_block1a6 ),
	.datad(gnd),
	.datae(!\inst4|outputRegister_rtl_1_bypass [13]),
	.dataf(!\inst4|outputRegister~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|out[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|out[6]~2 .extended_lut = "off";
defparam \inst11|out[6]~2 .lut_mask = 64'h1D1D1D1D1111DDDD;
defparam \inst11|out[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y5_N10
dffeas \inst2|q[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|q [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|WideOr8~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|q[0] .is_wysiwyg = "true";
defparam \inst2|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N9
cyclonev_lcell_comb \inst5|q[38]~feeder (
// Equation(s):
// \inst5|q[38]~feeder_combout  = ( \inst2|q [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst2|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|q[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|q[38]~feeder .extended_lut = "off";
defparam \inst5|q[38]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst5|q[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N11
dffeas \inst5|q[38] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst5|q[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [38]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[38] .is_wysiwyg = "true";
defparam \inst5|q[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N13
dffeas \inst12|q[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst5|q [38]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|q[12] .is_wysiwyg = "true";
defparam \inst12|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N40
dffeas \inst12|q[3]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst14|out[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|q[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|q[3]~DUPLICATE .is_wysiwyg = "true";
defparam \inst12|q[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N21
cyclonev_lcell_comb \inst13|out[0]~7 (
// Equation(s):
// \inst13|out[0]~7_combout  = ( \inst12|q[3]~DUPLICATE_q  & ( (!\inst12|q [23]) # (\inst12|q [12]) ) ) # ( !\inst12|q[3]~DUPLICATE_q  & ( (\inst12|q [12] & \inst12|q [23]) ) )

	.dataa(!\inst12|q [12]),
	.datab(gnd),
	.datac(!\inst12|q [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst12|q[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|out[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|out[0]~7 .extended_lut = "off";
defparam \inst13|out[0]~7 .lut_mask = 64'h05050505F5F5F5F5;
defparam \inst13|out[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N16
dffeas \inst2|q[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|q [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|WideOr8~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|q[1] .is_wysiwyg = "true";
defparam \inst2|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N40
dffeas \inst5|q[39] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|q [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [39]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[39] .is_wysiwyg = "true";
defparam \inst5|q[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N8
dffeas \inst12|q[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst5|q [39]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|q[13] .is_wysiwyg = "true";
defparam \inst12|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N6
cyclonev_lcell_comb \inst13|out[1]~6 (
// Equation(s):
// \inst13|out[1]~6_combout  = ( \inst12|q [23] & ( \inst12|q [13] ) ) # ( !\inst12|q [23] & ( \inst12|q [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst12|q [4]),
	.datad(!\inst12|q [13]),
	.datae(gnd),
	.dataf(!\inst12|q [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|out[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|out[1]~6 .extended_lut = "off";
defparam \inst13|out[1]~6 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \inst13|out[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N5
dffeas \inst5|q[48] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst1|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [48]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[48] .is_wysiwyg = "true";
defparam \inst5|q[48] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N12
cyclonev_mlab_cell \inst4|outputRegister_rtl_1|auto_generated|ram_block1a2~FITTER_CREATED_MLAB_CELL0 (
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst12|q [11]),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain({\inst13|out[2]~5_combout }),
	.portaaddr({\inst9|out[2]~0_combout ,\inst9|out[1]~2_combout ,\inst9|out[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbaddr({\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF_q ,\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF_q ,
\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF_q }),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\inst4|outputRegister_rtl_1|auto_generated|ram_block1a2~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a2~FITTER_CREATED_MLAB_CELL0 .address_width = 3;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a2~FITTER_CREATED_MLAB_CELL0 .data_width = 1;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a2~FITTER_CREATED_MLAB_CELL0 .first_address = 0;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a2~FITTER_CREATED_MLAB_CELL0 .first_bit_number = 2;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a2~FITTER_CREATED_MLAB_CELL0 .last_address = 7;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a2~FITTER_CREATED_MLAB_CELL0 .logical_ram_depth = 8;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a2~FITTER_CREATED_MLAB_CELL0 .logical_ram_name = "registerfile:inst4|altsyncram:outputregister_rtl_1|altsyncram_edi1:auto_generated|altsyncram";
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a2~FITTER_CREATED_MLAB_CELL0 .logical_ram_width = 8;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a2~FITTER_CREATED_MLAB_CELL0 .mixed_port_feed_through_mode = "dont care";
// synopsys translate_on

// Location: FF_X67_Y3_N50
dffeas \inst4|outputRegister_rtl_1_bypass[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst13|out[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputRegister_rtl_1_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_1_bypass[9] .is_wysiwyg = "true";
defparam \inst4|outputRegister_rtl_1_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N48
cyclonev_lcell_comb \inst11|out[2]~10 (
// Equation(s):
// \inst11|out[2]~10_combout  = ( \inst4|outputRegister_rtl_1_bypass [9] & ( \inst4|outputRegister~19_combout  & ( (!\inst22|FB[0]~4_combout ) # (\inst12|q [5]) ) ) ) # ( !\inst4|outputRegister_rtl_1_bypass [9] & ( \inst4|outputRegister~19_combout  & ( 
// (\inst12|q [5] & \inst22|FB[0]~4_combout ) ) ) ) # ( \inst4|outputRegister_rtl_1_bypass [9] & ( !\inst4|outputRegister~19_combout  & ( (!\inst22|FB[0]~4_combout  & ((\inst4|outputRegister_rtl_1|auto_generated|ram_block1a2 ))) # (\inst22|FB[0]~4_combout  & 
// (\inst12|q [5])) ) ) ) # ( !\inst4|outputRegister_rtl_1_bypass [9] & ( !\inst4|outputRegister~19_combout  & ( (!\inst22|FB[0]~4_combout  & ((\inst4|outputRegister_rtl_1|auto_generated|ram_block1a2 ))) # (\inst22|FB[0]~4_combout  & (\inst12|q [5])) ) ) )

	.dataa(!\inst12|q [5]),
	.datab(gnd),
	.datac(!\inst4|outputRegister_rtl_1|auto_generated|ram_block1a2 ),
	.datad(!\inst22|FB[0]~4_combout ),
	.datae(!\inst4|outputRegister_rtl_1_bypass [9]),
	.dataf(!\inst4|outputRegister~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|out[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|out[2]~10 .extended_lut = "off";
defparam \inst11|out[2]~10 .lut_mask = 64'h0F550F550055FF55;
defparam \inst11|out[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N24
cyclonev_lcell_comb \inst11|out[2]~11 (
// Equation(s):
// \inst11|out[2]~11_combout  = ( \inst26|Mux5~2_combout  & ( (!\inst22|FB[1]~1_combout  & (((\inst11|out[2]~10_combout )))) # (\inst22|FB[1]~1_combout  & (((\inst7|Mux6~0_combout )) # (\inst5|q[55]~DUPLICATE_q ))) ) ) # ( !\inst26|Mux5~2_combout  & ( 
// (!\inst22|FB[1]~1_combout  & (((\inst11|out[2]~10_combout )))) # (\inst22|FB[1]~1_combout  & (!\inst5|q[55]~DUPLICATE_q  & ((\inst7|Mux6~0_combout )))) ) )

	.dataa(!\inst5|q[55]~DUPLICATE_q ),
	.datab(!\inst22|FB[1]~1_combout ),
	.datac(!\inst11|out[2]~10_combout ),
	.datad(!\inst7|Mux6~0_combout ),
	.datae(gnd),
	.dataf(!\inst26|Mux5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|out[2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|out[2]~11 .extended_lut = "off";
defparam \inst11|out[2]~11 .lut_mask = 64'h0C2E0C2E1D3F1D3F;
defparam \inst11|out[2]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N26
dffeas \inst5|q[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst11|out[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[24] .is_wysiwyg = "true";
defparam \inst5|q[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N45
cyclonev_lcell_comb \inst23|out[2]~1 (
// Equation(s):
// \inst23|out[2]~1_combout  = ( \inst5|q [24] & ( (!\inst5|q [53]) # (\inst5|q [10]) ) ) # ( !\inst5|q [24] & ( (\inst5|q [53] & \inst5|q [10]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|q [53]),
	.datad(!\inst5|q [10]),
	.datae(gnd),
	.dataf(!\inst5|q [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst23|out[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst23|out[2]~1 .extended_lut = "off";
defparam \inst23|out[2]~1 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \inst23|out[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N29
dffeas \inst5|q[32] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst10|out[2]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [32]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[32] .is_wysiwyg = "true";
defparam \inst5|q[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N57
cyclonev_lcell_comb \inst25|Mux14~0 (
// Equation(s):
// \inst25|Mux14~0_combout  = ( \inst|q [2] & ( !\inst|q [3] ) ) # ( !\inst|q [2] & ( (\inst|q [1] & !\inst|q [0]) ) )

	.dataa(!\inst|q [1]),
	.datab(!\inst|q [3]),
	.datac(gnd),
	.datad(!\inst|q [0]),
	.datae(!\inst|q [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst25|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst25|Mux14~0 .extended_lut = "off";
defparam \inst25|Mux14~0 .lut_mask = 64'h5500CCCC5500CCCC;
defparam \inst25|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N59
dffeas \inst2|q[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst25|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|WideOr8~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|q[9] .is_wysiwyg = "true";
defparam \inst2|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N59
dffeas \inst5|q[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|q [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[9] .is_wysiwyg = "true";
defparam \inst5|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N20
dffeas \inst5|q[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst10|out[1]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[31] .is_wysiwyg = "true";
defparam \inst5|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y5_N50
dffeas \inst5|q[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst10|out[0]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[30] .is_wysiwyg = "true";
defparam \inst5|q[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N0
cyclonev_lcell_comb \inst7|Add1~29 (
// Equation(s):
// \inst7|Add1~29_sumout  = SUM(( !\inst23|out[0]~3_combout  $ (!\inst5|q [30]) ) + ( !VCC ) + ( !VCC ))
// \inst7|Add1~30  = CARRY(( !\inst23|out[0]~3_combout  $ (!\inst5|q [30]) ) + ( !VCC ) + ( !VCC ))
// \inst7|Add1~31  = SHARE((!\inst23|out[0]~3_combout  & (\inst5|q [46])) # (\inst23|out[0]~3_combout  & ((\inst5|q [30]))))

	.dataa(!\inst5|q [46]),
	.datab(!\inst23|out[0]~3_combout ),
	.datac(!\inst5|q [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst7|Add1~29_sumout ),
	.cout(\inst7|Add1~30 ),
	.shareout(\inst7|Add1~31 ));
// synopsys translate_off
defparam \inst7|Add1~29 .extended_lut = "off";
defparam \inst7|Add1~29 .lut_mask = 64'h0000474700003C3C;
defparam \inst7|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N30
cyclonev_lcell_comb \inst7|Mux8~0 (
// Equation(s):
// \inst7|Mux8~0_combout  = ( \inst7|Add1~29_sumout  & ( (!\inst5|q [30] & ((!\inst23|out[0]~3_combout  & (\inst5|q [49] & \inst5|q[48]~DUPLICATE_q )) # (\inst23|out[0]~3_combout  & ((\inst5|q[48]~DUPLICATE_q ) # (\inst5|q [49]))))) # (\inst5|q [30] & 
// ((!\inst23|out[0]~3_combout  $ (!\inst5|q [49])) # (\inst5|q[48]~DUPLICATE_q ))) ) ) # ( !\inst7|Add1~29_sumout  & ( (!\inst5|q [30] & (\inst23|out[0]~3_combout  & (!\inst5|q [49] $ (!\inst5|q[48]~DUPLICATE_q )))) # (\inst5|q [30] & (!\inst5|q [49] $ 
// (((!\inst23|out[0]~3_combout  & !\inst5|q[48]~DUPLICATE_q ))))) ) )

	.dataa(!\inst5|q [30]),
	.datab(!\inst23|out[0]~3_combout ),
	.datac(!\inst5|q [49]),
	.datad(!\inst5|q[48]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst7|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|Mux8~0 .extended_lut = "off";
defparam \inst7|Mux8~0 .lut_mask = 64'h16701670167F167F;
defparam \inst7|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N48
cyclonev_mlab_cell \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~FITTER_CREATED_MLAB_CELL0 (
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst12|q [11]),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain({\inst13|out[0]~7_combout }),
	.portaaddr({\inst9|out[2]~0_combout ,\inst9|out[1]~2_combout ,\inst9|out[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbaddr({\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF_q ,\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF_q ,
\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF_q }),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~FITTER_CREATED_MLAB_CELL0 .address_width = 3;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~FITTER_CREATED_MLAB_CELL0 .data_width = 1;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~FITTER_CREATED_MLAB_CELL0 .first_address = 0;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~FITTER_CREATED_MLAB_CELL0 .first_bit_number = 0;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~FITTER_CREATED_MLAB_CELL0 .last_address = 7;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~FITTER_CREATED_MLAB_CELL0 .logical_ram_depth = 8;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~FITTER_CREATED_MLAB_CELL0 .logical_ram_name = "registerfile:inst4|altsyncram:outputregister_rtl_1|altsyncram_edi1:auto_generated|altsyncram";
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~FITTER_CREATED_MLAB_CELL0 .logical_ram_width = 8;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~FITTER_CREATED_MLAB_CELL0 .mixed_port_feed_through_mode = "dont care";
// synopsys translate_on

// Location: FF_X72_Y5_N37
dffeas \inst4|outputRegister_rtl_1_bypass[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst13|out[0]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputRegister_rtl_1_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_1_bypass[7] .is_wysiwyg = "true";
defparam \inst4|outputRegister_rtl_1_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N36
cyclonev_lcell_comb \inst11|out[0]~14 (
// Equation(s):
// \inst11|out[0]~14_combout  = ( \inst4|outputRegister_rtl_1_bypass [7] & ( \inst4|outputRegister~19_combout  & ( (!\inst22|FB[0]~4_combout ) # (\inst12|q[3]~DUPLICATE_q ) ) ) ) # ( !\inst4|outputRegister_rtl_1_bypass [7] & ( 
// \inst4|outputRegister~19_combout  & ( (\inst22|FB[0]~4_combout  & \inst12|q[3]~DUPLICATE_q ) ) ) ) # ( \inst4|outputRegister_rtl_1_bypass [7] & ( !\inst4|outputRegister~19_combout  & ( (!\inst22|FB[0]~4_combout  & 
// ((\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0 ))) # (\inst22|FB[0]~4_combout  & (\inst12|q[3]~DUPLICATE_q )) ) ) ) # ( !\inst4|outputRegister_rtl_1_bypass [7] & ( !\inst4|outputRegister~19_combout  & ( (!\inst22|FB[0]~4_combout  & 
// ((\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0 ))) # (\inst22|FB[0]~4_combout  & (\inst12|q[3]~DUPLICATE_q )) ) ) )

	.dataa(!\inst22|FB[0]~4_combout ),
	.datab(gnd),
	.datac(!\inst12|q[3]~DUPLICATE_q ),
	.datad(!\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0 ),
	.datae(!\inst4|outputRegister_rtl_1_bypass [7]),
	.dataf(!\inst4|outputRegister~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|out[0]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|out[0]~14 .extended_lut = "off";
defparam \inst11|out[0]~14 .lut_mask = 64'h05AF05AF0505AFAF;
defparam \inst11|out[0]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N27
cyclonev_lcell_comb \inst11|out[0]~15 (
// Equation(s):
// \inst11|out[0]~15_combout  = ( \inst26|Mux7~2_combout  & ( (!\inst22|FB[1]~1_combout  & (((\inst11|out[0]~14_combout )))) # (\inst22|FB[1]~1_combout  & (((\inst7|Mux8~0_combout )) # (\inst5|q[55]~DUPLICATE_q ))) ) ) # ( !\inst26|Mux7~2_combout  & ( 
// (!\inst22|FB[1]~1_combout  & (((\inst11|out[0]~14_combout )))) # (\inst22|FB[1]~1_combout  & (!\inst5|q[55]~DUPLICATE_q  & (\inst7|Mux8~0_combout ))) ) )

	.dataa(!\inst5|q[55]~DUPLICATE_q ),
	.datab(!\inst22|FB[1]~1_combout ),
	.datac(!\inst7|Mux8~0_combout ),
	.datad(!\inst11|out[0]~14_combout ),
	.datae(gnd),
	.dataf(!\inst26|Mux7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|out[0]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|out[0]~15 .extended_lut = "off";
defparam \inst11|out[0]~15 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \inst11|out[0]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N28
dffeas \inst5|q[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst11|out[0]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[22] .is_wysiwyg = "true";
defparam \inst5|q[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N24
cyclonev_lcell_comb \inst25|Mux15~0 (
// Equation(s):
// \inst25|Mux15~0_combout  = ( \inst|q [0] & ( (\inst|q [2] & ((!\inst|q [1]) # (!\inst|q [3]))) ) ) # ( !\inst|q [0] & ( (\inst|q [2] & !\inst|q [3]) ) )

	.dataa(gnd),
	.datab(!\inst|q [2]),
	.datac(!\inst|q [1]),
	.datad(!\inst|q [3]),
	.datae(gnd),
	.dataf(!\inst|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst25|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst25|Mux15~0 .extended_lut = "off";
defparam \inst25|Mux15~0 .lut_mask = 64'h3300330033303330;
defparam \inst25|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N26
dffeas \inst2|q[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst25|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|WideOr8~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|q[8] .is_wysiwyg = "true";
defparam \inst2|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N2
dffeas \inst5|q[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|q [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[8] .is_wysiwyg = "true";
defparam \inst5|q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N33
cyclonev_lcell_comb \inst23|out[0]~3 (
// Equation(s):
// \inst23|out[0]~3_combout  = ( \inst5|q [53] & ( \inst5|q [8] ) ) # ( !\inst5|q [53] & ( \inst5|q [22] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|q [22]),
	.datad(!\inst5|q [8]),
	.datae(gnd),
	.dataf(!\inst5|q [53]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst23|out[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst23|out[0]~3 .extended_lut = "off";
defparam \inst23|out[0]~3 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \inst23|out[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N3
cyclonev_lcell_comb \inst7|Add1~25 (
// Equation(s):
// \inst7|Add1~25_sumout  = SUM(( !\inst5|q [46] $ (!\inst23|out[1]~2_combout  $ (\inst5|q [31])) ) + ( \inst7|Add1~31  ) + ( \inst7|Add1~30  ))
// \inst7|Add1~26  = CARRY(( !\inst5|q [46] $ (!\inst23|out[1]~2_combout  $ (\inst5|q [31])) ) + ( \inst7|Add1~31  ) + ( \inst7|Add1~30  ))
// \inst7|Add1~27  = SHARE((\inst5|q [31] & (!\inst5|q [46] $ (!\inst23|out[1]~2_combout ))))

	.dataa(!\inst5|q [46]),
	.datab(gnd),
	.datac(!\inst23|out[1]~2_combout ),
	.datad(!\inst5|q [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst7|Add1~30 ),
	.sharein(\inst7|Add1~31 ),
	.combout(),
	.sumout(\inst7|Add1~25_sumout ),
	.cout(\inst7|Add1~26 ),
	.shareout(\inst7|Add1~27 ));
// synopsys translate_off
defparam \inst7|Add1~25 .extended_lut = "off";
defparam \inst7|Add1~25 .lut_mask = 64'h0000005A00005AA5;
defparam \inst7|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N42
cyclonev_lcell_comb \inst7|Mux7~0 (
// Equation(s):
// \inst7|Mux7~0_combout  = ( \inst7|Add1~25_sumout  & ( (!\inst5|q [31] & ((!\inst23|out[1]~2_combout  & (\inst5|q [49] & \inst5|q [48])) # (\inst23|out[1]~2_combout  & ((\inst5|q [48]) # (\inst5|q [49]))))) # (\inst5|q [31] & ((!\inst23|out[1]~2_combout  $ 
// (!\inst5|q [49])) # (\inst5|q [48]))) ) ) # ( !\inst7|Add1~25_sumout  & ( (!\inst5|q [31] & (\inst23|out[1]~2_combout  & (!\inst5|q [49] $ (!\inst5|q [48])))) # (\inst5|q [31] & (!\inst5|q [49] $ (((!\inst23|out[1]~2_combout  & !\inst5|q [48]))))) ) )

	.dataa(!\inst5|q [31]),
	.datab(!\inst23|out[1]~2_combout ),
	.datac(!\inst5|q [49]),
	.datad(!\inst5|q [48]),
	.datae(gnd),
	.dataf(!\inst7|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|Mux7~0 .extended_lut = "off";
defparam \inst7|Mux7~0 .lut_mask = 64'h16701670167F167F;
defparam \inst7|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N23
dffeas \inst4|outputRegister_rtl_1_bypass[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst13|out[1]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputRegister_rtl_1_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_1_bypass[8] .is_wysiwyg = "true";
defparam \inst4|outputRegister_rtl_1_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N6
cyclonev_mlab_cell \inst4|outputRegister_rtl_1|auto_generated|ram_block1a1~FITTER_CREATED_MLAB_CELL0 (
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst12|q [11]),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain({\inst13|out[1]~6_combout }),
	.portaaddr({\inst9|out[2]~0_combout ,\inst9|out[1]~2_combout ,\inst9|out[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbaddr({\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF_q ,\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF_q ,
\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF_q }),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\inst4|outputRegister_rtl_1|auto_generated|ram_block1a1~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a1~FITTER_CREATED_MLAB_CELL0 .address_width = 3;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a1~FITTER_CREATED_MLAB_CELL0 .data_width = 1;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a1~FITTER_CREATED_MLAB_CELL0 .first_address = 0;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a1~FITTER_CREATED_MLAB_CELL0 .first_bit_number = 1;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a1~FITTER_CREATED_MLAB_CELL0 .last_address = 7;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a1~FITTER_CREATED_MLAB_CELL0 .logical_ram_depth = 8;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a1~FITTER_CREATED_MLAB_CELL0 .logical_ram_name = "registerfile:inst4|altsyncram:outputregister_rtl_1|altsyncram_edi1:auto_generated|altsyncram";
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a1~FITTER_CREATED_MLAB_CELL0 .logical_ram_width = 8;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a1~FITTER_CREATED_MLAB_CELL0 .mixed_port_feed_through_mode = "dont care";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N3
cyclonev_lcell_comb \inst11|out[1]~12 (
// Equation(s):
// \inst11|out[1]~12_combout  = ( \inst4|outputRegister~19_combout  & ( (!\inst22|FB[0]~4_combout  & (\inst4|outputRegister_rtl_1_bypass [8])) # (\inst22|FB[0]~4_combout  & ((\inst12|q [4]))) ) ) # ( !\inst4|outputRegister~19_combout  & ( 
// (!\inst22|FB[0]~4_combout  & (\inst4|outputRegister_rtl_1|auto_generated|ram_block1a1 )) # (\inst22|FB[0]~4_combout  & ((\inst12|q [4]))) ) )

	.dataa(!\inst4|outputRegister_rtl_1_bypass [8]),
	.datab(!\inst4|outputRegister_rtl_1|auto_generated|ram_block1a1 ),
	.datac(!\inst22|FB[0]~4_combout ),
	.datad(!\inst12|q [4]),
	.datae(gnd),
	.dataf(!\inst4|outputRegister~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|out[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|out[1]~12 .extended_lut = "off";
defparam \inst11|out[1]~12 .lut_mask = 64'h303F303F505F505F;
defparam \inst11|out[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N12
cyclonev_lcell_comb \inst11|out[1]~13 (
// Equation(s):
// \inst11|out[1]~13_combout  = ( \inst11|out[1]~12_combout  & ( (!\inst22|FB[1]~1_combout ) # ((!\inst5|q[55]~DUPLICATE_q  & (\inst7|Mux7~0_combout )) # (\inst5|q[55]~DUPLICATE_q  & ((\inst26|Mux6~2_combout )))) ) ) # ( !\inst11|out[1]~12_combout  & ( 
// (\inst22|FB[1]~1_combout  & ((!\inst5|q[55]~DUPLICATE_q  & (\inst7|Mux7~0_combout )) # (\inst5|q[55]~DUPLICATE_q  & ((\inst26|Mux6~2_combout ))))) ) )

	.dataa(!\inst5|q[55]~DUPLICATE_q ),
	.datab(!\inst22|FB[1]~1_combout ),
	.datac(!\inst7|Mux7~0_combout ),
	.datad(!\inst26|Mux6~2_combout ),
	.datae(gnd),
	.dataf(!\inst11|out[1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|out[1]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|out[1]~13 .extended_lut = "off";
defparam \inst11|out[1]~13 .lut_mask = 64'h02130213CEDFCEDF;
defparam \inst11|out[1]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N14
dffeas \inst5|q[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst11|out[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[23] .is_wysiwyg = "true";
defparam \inst5|q[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N15
cyclonev_lcell_comb \inst23|out[1]~2 (
// Equation(s):
// \inst23|out[1]~2_combout  = ( \inst5|q [23] & ( (!\inst5|q [53]) # (\inst5|q [9]) ) ) # ( !\inst5|q [23] & ( (\inst5|q [53] & \inst5|q [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|q [53]),
	.datad(!\inst5|q [9]),
	.datae(gnd),
	.dataf(!\inst5|q [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst23|out[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst23|out[1]~2 .extended_lut = "off";
defparam \inst23|out[1]~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \inst23|out[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N6
cyclonev_lcell_comb \inst7|Add1~21 (
// Equation(s):
// \inst7|Add1~21_sumout  = SUM(( !\inst5|q [46] $ (!\inst5|q [32] $ (\inst23|out[2]~1_combout )) ) + ( \inst7|Add1~27  ) + ( \inst7|Add1~26  ))
// \inst7|Add1~22  = CARRY(( !\inst5|q [46] $ (!\inst5|q [32] $ (\inst23|out[2]~1_combout )) ) + ( \inst7|Add1~27  ) + ( \inst7|Add1~26  ))
// \inst7|Add1~23  = SHARE((\inst5|q [32] & (!\inst5|q [46] $ (!\inst23|out[2]~1_combout ))))

	.dataa(!\inst5|q [46]),
	.datab(gnd),
	.datac(!\inst5|q [32]),
	.datad(!\inst23|out[2]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst7|Add1~26 ),
	.sharein(\inst7|Add1~27 ),
	.combout(),
	.sumout(\inst7|Add1~21_sumout ),
	.cout(\inst7|Add1~22 ),
	.shareout(\inst7|Add1~23 ));
// synopsys translate_off
defparam \inst7|Add1~21 .extended_lut = "off";
defparam \inst7|Add1~21 .lut_mask = 64'h0000050A00005AA5;
defparam \inst7|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N30
cyclonev_lcell_comb \inst7|Mux6~0 (
// Equation(s):
// \inst7|Mux6~0_combout  = ( \inst7|Add1~21_sumout  & ( (!\inst5|q [48] & ((!\inst23|out[2]~1_combout  & (\inst5|q [49] & \inst5|q [32])) # (\inst23|out[2]~1_combout  & (!\inst5|q [49] $ (!\inst5|q [32]))))) # (\inst5|q [48] & (((\inst5|q [32]) # (\inst5|q 
// [49])) # (\inst23|out[2]~1_combout ))) ) ) # ( !\inst7|Add1~21_sumout  & ( (!\inst23|out[2]~1_combout  & (\inst5|q [32] & (!\inst5|q [48] $ (!\inst5|q [49])))) # (\inst23|out[2]~1_combout  & (!\inst5|q [49] $ (((!\inst5|q [48] & !\inst5|q [32]))))) ) )

	.dataa(!\inst5|q [48]),
	.datab(!\inst23|out[2]~1_combout ),
	.datac(!\inst5|q [49]),
	.datad(!\inst5|q [32]),
	.datae(gnd),
	.dataf(!\inst7|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|Mux6~0 .extended_lut = "off";
defparam \inst7|Mux6~0 .lut_mask = 64'h12781278177D177D;
defparam \inst7|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N9
cyclonev_lcell_comb \inst26|outputRegister~13 (
// Equation(s):
// \inst26|outputRegister~13_combout  = ( \inst11|out[2]~10_combout  & ( \inst26|Mux5~2_combout  & ( (((!\inst22|FB[1]~1_combout ) # (\startTheProgram~input_o )) # (\inst7|Mux6~0_combout )) # (\inst5|q[55]~DUPLICATE_q ) ) ) ) # ( !\inst11|out[2]~10_combout  
// & ( \inst26|Mux5~2_combout  & ( ((\inst22|FB[1]~1_combout  & ((\inst7|Mux6~0_combout ) # (\inst5|q[55]~DUPLICATE_q )))) # (\startTheProgram~input_o ) ) ) ) # ( \inst11|out[2]~10_combout  & ( !\inst26|Mux5~2_combout  & ( (!\inst22|FB[1]~1_combout ) # 
// (((!\inst5|q[55]~DUPLICATE_q  & \inst7|Mux6~0_combout )) # (\startTheProgram~input_o )) ) ) ) # ( !\inst11|out[2]~10_combout  & ( !\inst26|Mux5~2_combout  & ( ((!\inst5|q[55]~DUPLICATE_q  & (\inst7|Mux6~0_combout  & \inst22|FB[1]~1_combout ))) # 
// (\startTheProgram~input_o ) ) ) )

	.dataa(!\inst5|q[55]~DUPLICATE_q ),
	.datab(!\inst7|Mux6~0_combout ),
	.datac(!\inst22|FB[1]~1_combout ),
	.datad(!\startTheProgram~input_o ),
	.datae(!\inst11|out[2]~10_combout ),
	.dataf(!\inst26|Mux5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister~13 .extended_lut = "off";
defparam \inst26|outputRegister~13 .lut_mask = 64'h02FFF2FF07FFF7FF;
defparam \inst26|outputRegister~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N17
dffeas \inst5|q[35] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst10|out[5]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [35]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[35] .is_wysiwyg = "true";
defparam \inst5|q[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N26
dffeas \inst4|outputRegister_rtl_1_bypass[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst13|out[5]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputRegister_rtl_1_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_1_bypass[12] .is_wysiwyg = "true";
defparam \inst4|outputRegister_rtl_1_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N54
cyclonev_mlab_cell \inst4|outputRegister_rtl_1|auto_generated|ram_block1a5~FITTER_CREATED_MLAB_CELL0 (
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst12|q [11]),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain({\inst13|out[5]~2_combout }),
	.portaaddr({\inst9|out[2]~0_combout ,\inst9|out[1]~2_combout ,\inst9|out[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbaddr({\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF_q ,\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF_q ,
\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF_q }),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\inst4|outputRegister_rtl_1|auto_generated|ram_block1a5~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a5~FITTER_CREATED_MLAB_CELL0 .address_width = 3;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a5~FITTER_CREATED_MLAB_CELL0 .data_width = 1;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a5~FITTER_CREATED_MLAB_CELL0 .first_address = 0;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a5~FITTER_CREATED_MLAB_CELL0 .first_bit_number = 5;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a5~FITTER_CREATED_MLAB_CELL0 .last_address = 7;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a5~FITTER_CREATED_MLAB_CELL0 .logical_ram_depth = 8;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a5~FITTER_CREATED_MLAB_CELL0 .logical_ram_name = "registerfile:inst4|altsyncram:outputregister_rtl_1|altsyncram_edi1:auto_generated|altsyncram";
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a5~FITTER_CREATED_MLAB_CELL0 .logical_ram_width = 8;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a5~FITTER_CREATED_MLAB_CELL0 .mixed_port_feed_through_mode = "dont care";
// synopsys translate_on

// Location: FF_X70_Y2_N32
dffeas \inst12|q[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst14|out[5]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|q[8] .is_wysiwyg = "true";
defparam \inst12|q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N42
cyclonev_lcell_comb \inst11|out[5]~4 (
// Equation(s):
// \inst11|out[5]~4_combout  = ( \inst12|q [8] & ( ((!\inst4|outputRegister~19_combout  & ((\inst4|outputRegister_rtl_1|auto_generated|ram_block1a5 ))) # (\inst4|outputRegister~19_combout  & (\inst4|outputRegister_rtl_1_bypass [12]))) # 
// (\inst22|FB[0]~4_combout ) ) ) # ( !\inst12|q [8] & ( (!\inst22|FB[0]~4_combout  & ((!\inst4|outputRegister~19_combout  & ((\inst4|outputRegister_rtl_1|auto_generated|ram_block1a5 ))) # (\inst4|outputRegister~19_combout  & 
// (\inst4|outputRegister_rtl_1_bypass [12])))) ) )

	.dataa(!\inst4|outputRegister_rtl_1_bypass [12]),
	.datab(!\inst4|outputRegister_rtl_1|auto_generated|ram_block1a5 ),
	.datac(!\inst22|FB[0]~4_combout ),
	.datad(!\inst4|outputRegister~19_combout ),
	.datae(gnd),
	.dataf(!\inst12|q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|out[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|out[5]~4 .extended_lut = "off";
defparam \inst11|out[5]~4 .lut_mask = 64'h305030503F5F3F5F;
defparam \inst11|out[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N27
cyclonev_lcell_comb \inst26|outputRegister[6][5]~feeder (
// Equation(s):
// \inst26|outputRegister[6][5]~feeder_combout  = ( \inst26|outputRegister~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst26|outputRegister~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister[6][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister[6][5]~feeder .extended_lut = "off";
defparam \inst26|outputRegister[6][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst26|outputRegister[6][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N21
cyclonev_lcell_comb \inst26|outputRegister[6][4]~3 (
// Equation(s):
// \inst26|outputRegister[6][4]~3_combout  = ( \inst26|Decoder0~1_combout  & ( ((!\inst10|out[0]~16_combout  & (\inst10|out[2]~14_combout  & \inst10|out[1]~18_combout ))) # (\startTheProgram~input_o ) ) ) # ( !\inst26|Decoder0~1_combout  & ( 
// \startTheProgram~input_o  ) )

	.dataa(!\startTheProgram~input_o ),
	.datab(!\inst10|out[0]~16_combout ),
	.datac(!\inst10|out[2]~14_combout ),
	.datad(!\inst10|out[1]~18_combout ),
	.datae(gnd),
	.dataf(!\inst26|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister[6][4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister[6][4]~3 .extended_lut = "off";
defparam \inst26|outputRegister[6][4]~3 .lut_mask = 64'h55555555555D555D;
defparam \inst26|outputRegister[6][4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N28
dffeas \inst26|outputRegister[6][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst26|outputRegister[6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst26|outputRegister[6][4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[6][5] .is_wysiwyg = "true";
defparam \inst26|outputRegister[6][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N33
cyclonev_lcell_comb \inst26|outputRegister[7][5]~feeder (
// Equation(s):
// \inst26|outputRegister[7][5]~feeder_combout  = ( \inst26|outputRegister~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst26|outputRegister~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister[7][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister[7][5]~feeder .extended_lut = "off";
defparam \inst26|outputRegister[7][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst26|outputRegister[7][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y5_N25
dffeas \inst4|outputRegister_rtl_1_bypass[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst13|out[7]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputRegister_rtl_1_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_1_bypass[14] .is_wysiwyg = "true";
defparam \inst4|outputRegister_rtl_1_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N30
cyclonev_mlab_cell \inst4|outputRegister_rtl_1|auto_generated|ram_block1a7~FITTER_CREATED_MLAB_CELL0 (
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst12|q [11]),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain({\inst13|out[7]~0_combout }),
	.portaaddr({\inst9|out[2]~0_combout ,\inst9|out[1]~2_combout ,\inst9|out[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbaddr({\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF_q ,\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF_q ,
\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF_q }),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\inst4|outputRegister_rtl_1|auto_generated|ram_block1a7~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a7~FITTER_CREATED_MLAB_CELL0 .address_width = 3;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a7~FITTER_CREATED_MLAB_CELL0 .data_width = 1;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a7~FITTER_CREATED_MLAB_CELL0 .first_address = 0;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a7~FITTER_CREATED_MLAB_CELL0 .first_bit_number = 7;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a7~FITTER_CREATED_MLAB_CELL0 .last_address = 7;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a7~FITTER_CREATED_MLAB_CELL0 .logical_ram_depth = 8;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a7~FITTER_CREATED_MLAB_CELL0 .logical_ram_name = "registerfile:inst4|altsyncram:outputregister_rtl_1|altsyncram_edi1:auto_generated|altsyncram";
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a7~FITTER_CREATED_MLAB_CELL0 .logical_ram_width = 8;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a7~FITTER_CREATED_MLAB_CELL0 .mixed_port_feed_through_mode = "dont care";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N24
cyclonev_lcell_comb \inst11|out[7]~0 (
// Equation(s):
// \inst11|out[7]~0_combout  = ( \inst4|outputRegister_rtl_1_bypass [14] & ( \inst4|outputRegister_rtl_1|auto_generated|ram_block1a7  & ( (!\inst22|FB[0]~4_combout ) # (\inst12|q [10]) ) ) ) # ( !\inst4|outputRegister_rtl_1_bypass [14] & ( 
// \inst4|outputRegister_rtl_1|auto_generated|ram_block1a7  & ( (!\inst22|FB[0]~4_combout  & ((!\inst4|outputRegister~19_combout ))) # (\inst22|FB[0]~4_combout  & (\inst12|q [10])) ) ) ) # ( \inst4|outputRegister_rtl_1_bypass [14] & ( 
// !\inst4|outputRegister_rtl_1|auto_generated|ram_block1a7  & ( (!\inst22|FB[0]~4_combout  & ((\inst4|outputRegister~19_combout ))) # (\inst22|FB[0]~4_combout  & (\inst12|q [10])) ) ) ) # ( !\inst4|outputRegister_rtl_1_bypass [14] & ( 
// !\inst4|outputRegister_rtl_1|auto_generated|ram_block1a7  & ( (\inst12|q [10] & \inst22|FB[0]~4_combout ) ) ) )

	.dataa(!\inst12|q [10]),
	.datab(gnd),
	.datac(!\inst4|outputRegister~19_combout ),
	.datad(!\inst22|FB[0]~4_combout ),
	.datae(!\inst4|outputRegister_rtl_1_bypass [14]),
	.dataf(!\inst4|outputRegister_rtl_1|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|out[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|out[7]~0 .extended_lut = "off";
defparam \inst11|out[7]~0 .lut_mask = 64'h00550F55F055FF55;
defparam \inst11|out[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N48
cyclonev_lcell_comb \inst26|Decoder0~4 (
// Equation(s):
// \inst26|Decoder0~4_combout  = ( !\inst10|out[1]~18_combout  & ( \inst10|out[0]~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst10|out[0]~16_combout ),
	.datae(gnd),
	.dataf(!\inst10|out[1]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|Decoder0~4 .extended_lut = "off";
defparam \inst26|Decoder0~4 .lut_mask = 64'h00FF00FF00000000;
defparam \inst26|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N36
cyclonev_lcell_comb \inst26|outputRegister[1][3]~8 (
// Equation(s):
// \inst26|outputRegister[1][3]~8_combout  = ( \inst26|Decoder0~4_combout  & ( \inst26|Decoder0~2_combout  & ( ((!\inst10|out[2]~14_combout  & (\inst26|Decoder0~3_combout  & !\inst10|out[5]~8_combout ))) # (\startTheProgram~input_o ) ) ) ) # ( 
// !\inst26|Decoder0~4_combout  & ( \inst26|Decoder0~2_combout  & ( \startTheProgram~input_o  ) ) ) # ( \inst26|Decoder0~4_combout  & ( !\inst26|Decoder0~2_combout  & ( \startTheProgram~input_o  ) ) ) # ( !\inst26|Decoder0~4_combout  & ( 
// !\inst26|Decoder0~2_combout  & ( \startTheProgram~input_o  ) ) )

	.dataa(!\startTheProgram~input_o ),
	.datab(!\inst10|out[2]~14_combout ),
	.datac(!\inst26|Decoder0~3_combout ),
	.datad(!\inst10|out[5]~8_combout ),
	.datae(!\inst26|Decoder0~4_combout ),
	.dataf(!\inst26|Decoder0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister[1][3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister[1][3]~8 .extended_lut = "off";
defparam \inst26|outputRegister[1][3]~8 .lut_mask = 64'h5555555555555D55;
defparam \inst26|outputRegister[1][3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N50
dffeas \inst26|outputRegister[1][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst26|outputRegister~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst26|outputRegister[1][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[1][7] .is_wysiwyg = "true";
defparam \inst26|outputRegister[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N29
dffeas \inst26|outputRegister[3][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst26|outputRegister~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst26|outputRegister[3][3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[3][7] .is_wysiwyg = "true";
defparam \inst26|outputRegister[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N47
dffeas \inst26|outputRegister[2][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst26|outputRegister~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst26|outputRegister[2][6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[2][7] .is_wysiwyg = "true";
defparam \inst26|outputRegister[2][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N0
cyclonev_lcell_comb \inst26|outputRegister[0][4]~7 (
// Equation(s):
// \inst26|outputRegister[0][4]~7_combout  = ( \inst26|Decoder0~1_combout  & ( ((!\inst10|out[1]~18_combout  & (!\inst10|out[0]~16_combout  & !\inst10|out[2]~14_combout ))) # (\startTheProgram~input_o ) ) ) # ( !\inst26|Decoder0~1_combout  & ( 
// \startTheProgram~input_o  ) )

	.dataa(!\startTheProgram~input_o ),
	.datab(!\inst10|out[1]~18_combout ),
	.datac(!\inst10|out[0]~16_combout ),
	.datad(!\inst10|out[2]~14_combout ),
	.datae(gnd),
	.dataf(!\inst26|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister[0][4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister[0][4]~7 .extended_lut = "off";
defparam \inst26|outputRegister[0][4]~7 .lut_mask = 64'h55555555D555D555;
defparam \inst26|outputRegister[0][4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N25
dffeas \inst26|outputRegister[0][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst26|outputRegister~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst26|outputRegister[0][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[0][7] .is_wysiwyg = "true";
defparam \inst26|outputRegister[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N36
cyclonev_lcell_comb \inst26|Mux0~1 (
// Equation(s):
// \inst26|Mux0~1_combout  = ( \inst26|outputRegister[0][7]~q  & ( \inst10|out[1]~18_combout  & ( (!\inst10|out[0]~16_combout  & ((\inst26|outputRegister[2][7]~q ))) # (\inst10|out[0]~16_combout  & (\inst26|outputRegister[3][7]~q )) ) ) ) # ( 
// !\inst26|outputRegister[0][7]~q  & ( \inst10|out[1]~18_combout  & ( (!\inst10|out[0]~16_combout  & ((\inst26|outputRegister[2][7]~q ))) # (\inst10|out[0]~16_combout  & (\inst26|outputRegister[3][7]~q )) ) ) ) # ( \inst26|outputRegister[0][7]~q  & ( 
// !\inst10|out[1]~18_combout  & ( (!\inst10|out[0]~16_combout ) # (\inst26|outputRegister[1][7]~q ) ) ) ) # ( !\inst26|outputRegister[0][7]~q  & ( !\inst10|out[1]~18_combout  & ( (\inst26|outputRegister[1][7]~q  & \inst10|out[0]~16_combout ) ) ) )

	.dataa(!\inst26|outputRegister[1][7]~q ),
	.datab(!\inst26|outputRegister[3][7]~q ),
	.datac(!\inst10|out[0]~16_combout ),
	.datad(!\inst26|outputRegister[2][7]~q ),
	.datae(!\inst26|outputRegister[0][7]~q ),
	.dataf(!\inst10|out[1]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|Mux0~1 .extended_lut = "off";
defparam \inst26|Mux0~1 .lut_mask = 64'h0505F5F503F303F3;
defparam \inst26|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N33
cyclonev_lcell_comb \inst26|Mux0~2 (
// Equation(s):
// \inst26|Mux0~2_combout  = ( \inst26|Mux0~0_combout  & ( (\inst10|out[2]~14_combout ) # (\inst26|Mux0~1_combout ) ) ) # ( !\inst26|Mux0~0_combout  & ( (\inst26|Mux0~1_combout  & !\inst10|out[2]~14_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst26|Mux0~1_combout ),
	.datad(!\inst10|out[2]~14_combout ),
	.datae(gnd),
	.dataf(!\inst26|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|Mux0~2 .extended_lut = "off";
defparam \inst26|Mux0~2 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \inst26|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N48
cyclonev_lcell_comb \inst26|outputRegister~0 (
// Equation(s):
// \inst26|outputRegister~0_combout  = ( \inst5|q[55]~DUPLICATE_q  & ( \inst26|Mux0~2_combout  & ( (!\startTheProgram~input_o  & ((\inst11|out[7]~0_combout ) # (\inst22|FB[1]~1_combout ))) ) ) ) # ( !\inst5|q[55]~DUPLICATE_q  & ( \inst26|Mux0~2_combout  & ( 
// (!\startTheProgram~input_o  & ((!\inst22|FB[1]~1_combout  & ((\inst11|out[7]~0_combout ))) # (\inst22|FB[1]~1_combout  & (\inst7|Mux1~0_combout )))) ) ) ) # ( \inst5|q[55]~DUPLICATE_q  & ( !\inst26|Mux0~2_combout  & ( (!\inst22|FB[1]~1_combout  & 
// (!\startTheProgram~input_o  & \inst11|out[7]~0_combout )) ) ) ) # ( !\inst5|q[55]~DUPLICATE_q  & ( !\inst26|Mux0~2_combout  & ( (!\startTheProgram~input_o  & ((!\inst22|FB[1]~1_combout  & ((\inst11|out[7]~0_combout ))) # (\inst22|FB[1]~1_combout  & 
// (\inst7|Mux1~0_combout )))) ) ) )

	.dataa(!\inst7|Mux1~0_combout ),
	.datab(!\inst22|FB[1]~1_combout ),
	.datac(!\startTheProgram~input_o ),
	.datad(!\inst11|out[7]~0_combout ),
	.datae(!\inst5|q[55]~DUPLICATE_q ),
	.dataf(!\inst26|Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister~0 .extended_lut = "off";
defparam \inst26|outputRegister~0 .lut_mask = 64'h10D000C010D030F0;
defparam \inst26|outputRegister~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N47
dffeas \inst26|outputRegister[6][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst26|outputRegister~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst26|outputRegister[6][4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[6][7] .is_wysiwyg = "true";
defparam \inst26|outputRegister[6][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N15
cyclonev_lcell_comb \inst26|outputRegister[7][7]~feeder (
// Equation(s):
// \inst26|outputRegister[7][7]~feeder_combout  = ( \inst26|outputRegister~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst26|outputRegister~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister[7][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister[7][7]~feeder .extended_lut = "off";
defparam \inst26|outputRegister[7][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst26|outputRegister[7][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N17
dffeas \inst26|outputRegister[7][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst26|outputRegister[7][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst26|outputRegister[7][6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[7][7] .is_wysiwyg = "true";
defparam \inst26|outputRegister[7][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N39
cyclonev_lcell_comb \inst26|outputRegister[4][7]~feeder (
// Equation(s):
// \inst26|outputRegister[4][7]~feeder_combout  = ( \inst26|outputRegister~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst26|outputRegister~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister[4][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister[4][7]~feeder .extended_lut = "off";
defparam \inst26|outputRegister[4][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst26|outputRegister[4][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N18
cyclonev_lcell_comb \inst26|outputRegister[4][7]~1 (
// Equation(s):
// \inst26|outputRegister[4][7]~1_combout  = ( \inst26|Decoder0~1_combout  & ( ((!\inst10|out[0]~16_combout  & (\inst10|out[2]~14_combout  & !\inst10|out[1]~18_combout ))) # (\startTheProgram~input_o ) ) ) # ( !\inst26|Decoder0~1_combout  & ( 
// \startTheProgram~input_o  ) )

	.dataa(!\startTheProgram~input_o ),
	.datab(!\inst10|out[0]~16_combout ),
	.datac(!\inst10|out[2]~14_combout ),
	.datad(!\inst10|out[1]~18_combout ),
	.datae(gnd),
	.dataf(!\inst26|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister[4][7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister[4][7]~1 .extended_lut = "off";
defparam \inst26|outputRegister[4][7]~1 .lut_mask = 64'h555555555D555D55;
defparam \inst26|outputRegister[4][7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N40
dffeas \inst26|outputRegister[4][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst26|outputRegister[4][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst26|outputRegister[4][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[4][7] .is_wysiwyg = "true";
defparam \inst26|outputRegister[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N58
dffeas \inst26|outputRegister[5][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst26|outputRegister~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst26|outputRegister[5][4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[5][7] .is_wysiwyg = "true";
defparam \inst26|outputRegister[5][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N0
cyclonev_lcell_comb \inst26|Mux0~0 (
// Equation(s):
// \inst26|Mux0~0_combout  = ( \inst10|out[0]~16_combout  & ( \inst10|out[1]~18_combout  & ( \inst26|outputRegister[7][7]~q  ) ) ) # ( !\inst10|out[0]~16_combout  & ( \inst10|out[1]~18_combout  & ( \inst26|outputRegister[6][7]~q  ) ) ) # ( 
// \inst10|out[0]~16_combout  & ( !\inst10|out[1]~18_combout  & ( \inst26|outputRegister[5][7]~q  ) ) ) # ( !\inst10|out[0]~16_combout  & ( !\inst10|out[1]~18_combout  & ( \inst26|outputRegister[4][7]~q  ) ) )

	.dataa(!\inst26|outputRegister[6][7]~q ),
	.datab(!\inst26|outputRegister[7][7]~q ),
	.datac(!\inst26|outputRegister[4][7]~q ),
	.datad(!\inst26|outputRegister[5][7]~q ),
	.datae(!\inst10|out[0]~16_combout ),
	.dataf(!\inst10|out[1]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|Mux0~0 .extended_lut = "off";
defparam \inst26|Mux0~0 .lut_mask = 64'h0F0F00FF55553333;
defparam \inst26|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N33
cyclonev_lcell_comb \inst14|out[7]~0 (
// Equation(s):
// \inst14|out[7]~0_combout  = ( \inst26|Mux0~0_combout  & ( \inst26|Mux0~1_combout  & ( (\inst5|q[55]~DUPLICATE_q ) # (\inst7|Mux1~0_combout ) ) ) ) # ( !\inst26|Mux0~0_combout  & ( \inst26|Mux0~1_combout  & ( (!\inst5|q[55]~DUPLICATE_q  & 
// (\inst7|Mux1~0_combout )) # (\inst5|q[55]~DUPLICATE_q  & ((!\inst10|out[2]~14_combout ))) ) ) ) # ( \inst26|Mux0~0_combout  & ( !\inst26|Mux0~1_combout  & ( (!\inst5|q[55]~DUPLICATE_q  & (\inst7|Mux1~0_combout )) # (\inst5|q[55]~DUPLICATE_q  & 
// ((\inst10|out[2]~14_combout ))) ) ) ) # ( !\inst26|Mux0~0_combout  & ( !\inst26|Mux0~1_combout  & ( (\inst7|Mux1~0_combout  & !\inst5|q[55]~DUPLICATE_q ) ) ) )

	.dataa(!\inst7|Mux1~0_combout ),
	.datab(!\inst5|q[55]~DUPLICATE_q ),
	.datac(!\inst10|out[2]~14_combout ),
	.datad(gnd),
	.datae(!\inst26|Mux0~0_combout ),
	.dataf(!\inst26|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14|out[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14|out[7]~0 .extended_lut = "off";
defparam \inst14|out[7]~0 .lut_mask = 64'h4444474774747777;
defparam \inst14|out[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N34
dffeas \inst12|q[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst14|out[7]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|q[10] .is_wysiwyg = "true";
defparam \inst12|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y5_N26
dffeas \inst4|outputRegister_rtl_0_bypass[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst13|out[0]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputRegister_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \inst4|outputRegister_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y5_N47
dffeas \inst4|outputRegister_rtl_0_bypass[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst13|out[1]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputRegister_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \inst4|outputRegister_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\inst12|q [11]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\inst13|out[7]~0_combout ,\inst13|out[6]~1_combout ,\inst13|out[5]~2_combout ,\inst13|out[4]~3_combout ,\inst13|out[3]~4_combout ,\inst13|out[2]~5_combout ,
\inst13|out[1]~6_combout ,\inst13|out[0]~7_combout }),
	.portaaddr({\inst9|out[2]~0_combout ,\inst9|out[1]~2_combout ,\inst9|out[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\inst2|q~0_combout ,\inst2|q~2_combout ,\inst2|q~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "RegisterFile:inst4|altsyncram:outputRegister_rtl_0|altsyncram_edi1:auto_generated|ALTSYNCRAM";
defparam \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8;
defparam \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 7;
defparam \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8;
defparam \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N12
cyclonev_lcell_comb \inst16~0 (
// Equation(s):
// \inst16~0_combout  = ( \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \inst4|outputRegister_rtl_0|auto_generated|ram_block1a1  & ( (!\inst4|outputRegister_rtl_0_bypass [7] & (!\inst4|outputRegister~0_combout  & 
// (\inst4|outputRegister~1_combout  & !\inst4|outputRegister_rtl_0_bypass [8]))) ) ) ) # ( !\inst4|outputRegister_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \inst4|outputRegister_rtl_0|auto_generated|ram_block1a1  & ( 
// (!\inst4|outputRegister_rtl_0_bypass [7] & (!\inst4|outputRegister~0_combout  & (\inst4|outputRegister~1_combout  & !\inst4|outputRegister_rtl_0_bypass [8]))) ) ) ) # ( \inst4|outputRegister_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( 
// !\inst4|outputRegister_rtl_0|auto_generated|ram_block1a1  & ( (!\inst4|outputRegister_rtl_0_bypass [7] & (!\inst4|outputRegister~0_combout  & (\inst4|outputRegister~1_combout  & !\inst4|outputRegister_rtl_0_bypass [8]))) ) ) ) # ( 
// !\inst4|outputRegister_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( !\inst4|outputRegister_rtl_0|auto_generated|ram_block1a1  & ( ((!\inst4|outputRegister~1_combout ) # ((!\inst4|outputRegister_rtl_0_bypass [7] & !\inst4|outputRegister_rtl_0_bypass 
// [8]))) # (\inst4|outputRegister~0_combout ) ) ) )

	.dataa(!\inst4|outputRegister_rtl_0_bypass [7]),
	.datab(!\inst4|outputRegister~0_combout ),
	.datac(!\inst4|outputRegister~1_combout ),
	.datad(!\inst4|outputRegister_rtl_0_bypass [8]),
	.datae(!\inst4|outputRegister_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.dataf(!\inst4|outputRegister_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16~0 .extended_lut = "off";
defparam \inst16~0 .lut_mask = 64'hFBF3080008000800;
defparam \inst16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N51
cyclonev_lcell_comb \inst21~1 (
// Equation(s):
// \inst21~1_combout  = ( !\inst2|q [19] & ( (!\inst2|q [22] & (!\inst2|q [20] & \inst2|q [23])) ) )

	.dataa(!\inst2|q [22]),
	.datab(gnd),
	.datac(!\inst2|q [20]),
	.datad(!\inst2|q [23]),
	.datae(gnd),
	.dataf(!\inst2|q [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst21~1 .extended_lut = "off";
defparam \inst21~1 .lut_mask = 64'h00A000A000000000;
defparam \inst21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N18
cyclonev_lcell_comb \inst|q[5]~5 (
// Equation(s):
// \inst|q[5]~5_combout  = ( \inst21~0_combout  & ( \inst16~1_combout  & ( (!\startTheProgram~input_o  & (((\inst16~0_combout  & !\inst21~1_combout )) # (\inst1|WideOr9~0_combout ))) ) ) ) # ( !\inst21~0_combout  & ( \inst16~1_combout  & ( 
// (!\startTheProgram~input_o  & ((!\inst16~0_combout ) # ((!\inst21~1_combout ) # (\inst1|WideOr9~0_combout )))) ) ) ) # ( \inst21~0_combout  & ( !\inst16~1_combout  & ( (!\startTheProgram~input_o  & \inst1|WideOr9~0_combout ) ) ) ) # ( !\inst21~0_combout  
// & ( !\inst16~1_combout  & ( !\startTheProgram~input_o  ) ) )

	.dataa(!\startTheProgram~input_o ),
	.datab(!\inst16~0_combout ),
	.datac(!\inst21~1_combout ),
	.datad(!\inst1|WideOr9~0_combout ),
	.datae(!\inst21~0_combout ),
	.dataf(!\inst16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|q[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|q[5]~5 .extended_lut = "off";
defparam \inst|q[5]~5 .lut_mask = 64'hAAAA00AAA8AA20AA;
defparam \inst|q[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N42
cyclonev_lcell_comb \inst|Add0~29 (
// Equation(s):
// \inst|Add0~29_sumout  = SUM(( \inst|q [4] ) + ( GND ) + ( \inst|Add0~14  ))
// \inst|Add0~30  = CARRY(( \inst|q [4] ) + ( GND ) + ( \inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|q [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~29_sumout ),
	.cout(\inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~29 .extended_lut = "off";
defparam \inst|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N45
cyclonev_lcell_comb \inst|Add0~25 (
// Equation(s):
// \inst|Add0~25_sumout  = SUM(( \inst|q [5] ) + ( GND ) + ( \inst|Add0~30  ))
// \inst|Add0~26  = CARRY(( \inst|q [5] ) + ( GND ) + ( \inst|Add0~30  ))

	.dataa(!\inst|q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~25_sumout ),
	.cout(\inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~25 .extended_lut = "off";
defparam \inst|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N48
cyclonev_lcell_comb \inst|Add0~21 (
// Equation(s):
// \inst|Add0~21_sumout  = SUM(( \inst|q [6] ) + ( GND ) + ( \inst|Add0~26  ))
// \inst|Add0~22  = CARRY(( \inst|q [6] ) + ( GND ) + ( \inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|q [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~21_sumout ),
	.cout(\inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~21 .extended_lut = "off";
defparam \inst|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N54
cyclonev_lcell_comb \inst|q~7 (
// Equation(s):
// \inst|q~7_combout  = ( \inst12|q [23] & ( \inst|q[5]~5_combout  & ( (!\inst1|WideOr9~0_combout  & (\inst12|q [9])) # (\inst1|WideOr9~0_combout  & ((\inst2|q [14]))) ) ) ) # ( !\inst12|q [23] & ( \inst|q[5]~5_combout  & ( (!\inst1|WideOr9~0_combout  & 
// (\inst|Add0~21_sumout )) # (\inst1|WideOr9~0_combout  & ((\inst2|q [14]))) ) ) )

	.dataa(!\inst1|WideOr9~0_combout ),
	.datab(!\inst12|q [9]),
	.datac(!\inst|Add0~21_sumout ),
	.datad(!\inst2|q [14]),
	.datae(!\inst12|q [23]),
	.dataf(!\inst|q[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|q~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|q~7 .extended_lut = "off";
defparam \inst|q~7 .lut_mask = 64'h000000000A5F2277;
defparam \inst|q~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y5_N56
dffeas \inst|q[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst|q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|q[6] .is_wysiwyg = "true";
defparam \inst|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N51
cyclonev_lcell_comb \inst|Add0~17 (
// Equation(s):
// \inst|Add0~17_sumout  = SUM(( \inst|q [7] ) + ( GND ) + ( \inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|q [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~17 .extended_lut = "off";
defparam \inst|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N6
cyclonev_lcell_comb \inst|q~6 (
// Equation(s):
// \inst|q~6_combout  = ( \inst1|WideOr9~0_combout  & ( \inst|Add0~17_sumout  & ( (\inst2|q [15] & \inst|q[5]~5_combout ) ) ) ) # ( !\inst1|WideOr9~0_combout  & ( \inst|Add0~17_sumout  & ( (\inst|q[5]~5_combout  & ((!\inst12|q [23]) # (\inst12|q [10]))) ) ) 
// ) # ( \inst1|WideOr9~0_combout  & ( !\inst|Add0~17_sumout  & ( (\inst2|q [15] & \inst|q[5]~5_combout ) ) ) ) # ( !\inst1|WideOr9~0_combout  & ( !\inst|Add0~17_sumout  & ( (\inst12|q [23] & (\inst12|q [10] & \inst|q[5]~5_combout )) ) ) )

	.dataa(!\inst12|q [23]),
	.datab(!\inst12|q [10]),
	.datac(!\inst2|q [15]),
	.datad(!\inst|q[5]~5_combout ),
	.datae(!\inst1|WideOr9~0_combout ),
	.dataf(!\inst|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|q~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|q~6 .extended_lut = "off";
defparam \inst|q~6 .lut_mask = 64'h0011000F00BB000F;
defparam \inst|q~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y5_N8
dffeas \inst|q[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst|q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|q[7] .is_wysiwyg = "true";
defparam \inst|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y5_N1
dffeas \inst2|q[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|q [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|WideOr8~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|q[7] .is_wysiwyg = "true";
defparam \inst2|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N53
dffeas \inst5|q[45] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|q [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [45]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[45] .is_wysiwyg = "true";
defparam \inst5|q[45] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N50
dffeas \inst12|q[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst5|q [45]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|q[19] .is_wysiwyg = "true";
defparam \inst12|q[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N48
cyclonev_lcell_comb \inst13|out[7]~0 (
// Equation(s):
// \inst13|out[7]~0_combout  = ( \inst12|q [19] & ( \inst12|q [10] ) ) # ( !\inst12|q [19] & ( \inst12|q [10] & ( !\inst12|q [23] ) ) ) # ( \inst12|q [19] & ( !\inst12|q [10] & ( \inst12|q [23] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst12|q [23]),
	.datad(gnd),
	.datae(!\inst12|q [19]),
	.dataf(!\inst12|q [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|out[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|out[7]~0 .extended_lut = "off";
defparam \inst13|out[7]~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \inst13|out[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y5_N11
dffeas \inst4|outputRegister_rtl_0_bypass[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst13|out[7]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputRegister_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \inst4|outputRegister_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N9
cyclonev_lcell_comb \inst10|out[7]~3 (
// Equation(s):
// \inst10|out[7]~3_combout  = ( \inst4|outputRegister_rtl_0_bypass [14] & ( \inst12|q [10] & ( ((\inst22|FA[0]~4_combout ) # (\inst4|outputRegister~20_combout )) # (\inst4|outputRegister_rtl_0|auto_generated|ram_block1a7 ) ) ) ) # ( 
// !\inst4|outputRegister_rtl_0_bypass [14] & ( \inst12|q [10] & ( ((\inst4|outputRegister_rtl_0|auto_generated|ram_block1a7  & !\inst4|outputRegister~20_combout )) # (\inst22|FA[0]~4_combout ) ) ) ) # ( \inst4|outputRegister_rtl_0_bypass [14] & ( !\inst12|q 
// [10] & ( (!\inst22|FA[0]~4_combout  & ((\inst4|outputRegister~20_combout ) # (\inst4|outputRegister_rtl_0|auto_generated|ram_block1a7 ))) ) ) ) # ( !\inst4|outputRegister_rtl_0_bypass [14] & ( !\inst12|q [10] & ( 
// (\inst4|outputRegister_rtl_0|auto_generated|ram_block1a7  & (!\inst4|outputRegister~20_combout  & !\inst22|FA[0]~4_combout )) ) ) )

	.dataa(!\inst4|outputRegister_rtl_0|auto_generated|ram_block1a7 ),
	.datab(gnd),
	.datac(!\inst4|outputRegister~20_combout ),
	.datad(!\inst22|FA[0]~4_combout ),
	.datae(!\inst4|outputRegister_rtl_0_bypass [14]),
	.dataf(!\inst12|q [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst10|out[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst10|out[7]~3 .extended_lut = "off";
defparam \inst10|out[7]~3 .lut_mask = 64'h50005F0050FF5FFF;
defparam \inst10|out[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N13
dffeas \inst4|outputRegister_rtl_0_bypass[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst13|out[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputRegister_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \inst4|outputRegister_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N12
cyclonev_lcell_comb \inst10|out[3]~11 (
// Equation(s):
// \inst10|out[3]~11_combout  = ( \inst4|outputRegister_rtl_0_bypass [10] & ( \inst12|q [6] & ( ((\inst4|outputRegister_rtl_0|auto_generated|ram_block1a3 ) # (\inst22|FA[0]~4_combout )) # (\inst4|outputRegister~20_combout ) ) ) ) # ( 
// !\inst4|outputRegister_rtl_0_bypass [10] & ( \inst12|q [6] & ( ((!\inst4|outputRegister~20_combout  & \inst4|outputRegister_rtl_0|auto_generated|ram_block1a3 )) # (\inst22|FA[0]~4_combout ) ) ) ) # ( \inst4|outputRegister_rtl_0_bypass [10] & ( !\inst12|q 
// [6] & ( (!\inst22|FA[0]~4_combout  & ((\inst4|outputRegister_rtl_0|auto_generated|ram_block1a3 ) # (\inst4|outputRegister~20_combout ))) ) ) ) # ( !\inst4|outputRegister_rtl_0_bypass [10] & ( !\inst12|q [6] & ( (!\inst4|outputRegister~20_combout  & 
// (!\inst22|FA[0]~4_combout  & \inst4|outputRegister_rtl_0|auto_generated|ram_block1a3 )) ) ) )

	.dataa(gnd),
	.datab(!\inst4|outputRegister~20_combout ),
	.datac(!\inst22|FA[0]~4_combout ),
	.datad(!\inst4|outputRegister_rtl_0|auto_generated|ram_block1a3 ),
	.datae(!\inst4|outputRegister_rtl_0_bypass [10]),
	.dataf(!\inst12|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst10|out[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst10|out[3]~11 .extended_lut = "off";
defparam \inst10|out[3]~11 .lut_mask = 64'h00C030F00FCF3FFF;
defparam \inst10|out[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N9
cyclonev_lcell_comb \inst1|Decoder0~1 (
// Equation(s):
// \inst1|Decoder0~1_combout  = ( \inst2|q [19] & ( (!\inst2|q [22] & (\inst2|q [20] & \inst2|q [23])) ) )

	.dataa(!\inst2|q [22]),
	.datab(gnd),
	.datac(!\inst2|q [20]),
	.datad(!\inst2|q [23]),
	.datae(gnd),
	.dataf(!\inst2|q [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Decoder0~1 .extended_lut = "off";
defparam \inst1|Decoder0~1 .lut_mask = 64'h00000000000A000A;
defparam \inst1|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N11
dffeas \inst5|q[50] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst1|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [50]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[50] .is_wysiwyg = "true";
defparam \inst5|q[50] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N24
cyclonev_lcell_comb \inst26|Decoder0~0 (
// Equation(s):
// \inst26|Decoder0~0_combout  = ( \inst5|q[55]~DUPLICATE_q  & ( \inst26|Mux4~2_combout  & ( (!\inst22|FA[1]~2_combout  & (!\inst10|out[3]~11_combout  & \inst5|q [50])) ) ) ) # ( !\inst5|q[55]~DUPLICATE_q  & ( \inst26|Mux4~2_combout  & ( (\inst5|q [50] & 
// ((!\inst22|FA[1]~2_combout  & ((!\inst10|out[3]~11_combout ))) # (\inst22|FA[1]~2_combout  & (!\inst7|Mux5~0_combout )))) ) ) ) # ( \inst5|q[55]~DUPLICATE_q  & ( !\inst26|Mux4~2_combout  & ( (\inst5|q [50] & ((!\inst10|out[3]~11_combout ) # 
// (\inst22|FA[1]~2_combout ))) ) ) ) # ( !\inst5|q[55]~DUPLICATE_q  & ( !\inst26|Mux4~2_combout  & ( (\inst5|q [50] & ((!\inst22|FA[1]~2_combout  & ((!\inst10|out[3]~11_combout ))) # (\inst22|FA[1]~2_combout  & (!\inst7|Mux5~0_combout )))) ) ) )

	.dataa(!\inst7|Mux5~0_combout ),
	.datab(!\inst22|FA[1]~2_combout ),
	.datac(!\inst10|out[3]~11_combout ),
	.datad(!\inst5|q [50]),
	.datae(!\inst5|q[55]~DUPLICATE_q ),
	.dataf(!\inst26|Mux4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|Decoder0~0 .extended_lut = "off";
defparam \inst26|Decoder0~0 .lut_mask = 64'h00E200F300E200C0;
defparam \inst26|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N54
cyclonev_lcell_comb \inst26|Decoder0~3 (
// Equation(s):
// \inst26|Decoder0~3_combout  = ( \inst7|Mux1~0_combout  & ( \inst26|Decoder0~0_combout  & ( (!\inst22|FA[1]~2_combout  & (!\inst10|out[7]~3_combout )) # (\inst22|FA[1]~2_combout  & (((!\inst26|Mux0~2_combout  & \inst5|q[55]~DUPLICATE_q )))) ) ) ) # ( 
// !\inst7|Mux1~0_combout  & ( \inst26|Decoder0~0_combout  & ( (!\inst22|FA[1]~2_combout  & (!\inst10|out[7]~3_combout )) # (\inst22|FA[1]~2_combout  & (((!\inst26|Mux0~2_combout ) # (!\inst5|q[55]~DUPLICATE_q )))) ) ) )

	.dataa(!\inst10|out[7]~3_combout ),
	.datab(!\inst22|FA[1]~2_combout ),
	.datac(!\inst26|Mux0~2_combout ),
	.datad(!\inst5|q[55]~DUPLICATE_q ),
	.datae(!\inst7|Mux1~0_combout ),
	.dataf(!\inst26|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|Decoder0~3 .extended_lut = "off";
defparam \inst26|Decoder0~3 .lut_mask = 64'h00000000BBB888B8;
defparam \inst26|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N33
cyclonev_lcell_comb \inst26|Decoder0~5 (
// Equation(s):
// \inst26|Decoder0~5_combout  = ( \inst10|out[1]~18_combout  & ( \inst10|out[0]~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst10|out[0]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst10|out[1]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|Decoder0~5 .extended_lut = "off";
defparam \inst26|Decoder0~5 .lut_mask = 64'h000000000F0F0F0F;
defparam \inst26|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N27
cyclonev_lcell_comb \inst26|outputRegister[3][3]~6 (
// Equation(s):
// \inst26|outputRegister[3][3]~6_combout  = ( \inst26|Decoder0~5_combout  & ( \inst26|Decoder0~2_combout  & ( ((!\inst10|out[2]~14_combout  & (!\inst10|out[5]~8_combout  & \inst26|Decoder0~3_combout ))) # (\startTheProgram~input_o ) ) ) ) # ( 
// !\inst26|Decoder0~5_combout  & ( \inst26|Decoder0~2_combout  & ( \startTheProgram~input_o  ) ) ) # ( \inst26|Decoder0~5_combout  & ( !\inst26|Decoder0~2_combout  & ( \startTheProgram~input_o  ) ) ) # ( !\inst26|Decoder0~5_combout  & ( 
// !\inst26|Decoder0~2_combout  & ( \startTheProgram~input_o  ) ) )

	.dataa(!\startTheProgram~input_o ),
	.datab(!\inst10|out[2]~14_combout ),
	.datac(!\inst10|out[5]~8_combout ),
	.datad(!\inst26|Decoder0~3_combout ),
	.datae(!\inst26|Decoder0~5_combout ),
	.dataf(!\inst26|Decoder0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister[3][3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister[3][3]~6 .extended_lut = "off";
defparam \inst26|outputRegister[3][3]~6 .lut_mask = 64'h55555555555555D5;
defparam \inst26|outputRegister[3][3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N40
dffeas \inst26|outputRegister[3][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst26|outputRegister~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst26|outputRegister[3][3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[3][6] .is_wysiwyg = "true";
defparam \inst26|outputRegister[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N7
dffeas \inst26|outputRegister[0][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst26|outputRegister~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst26|outputRegister[0][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[0][6] .is_wysiwyg = "true";
defparam \inst26|outputRegister[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N12
cyclonev_lcell_comb \inst26|outputRegister[2][6]~feeder (
// Equation(s):
// \inst26|outputRegister[2][6]~feeder_combout  = ( \inst26|outputRegister~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst26|outputRegister~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister[2][6]~feeder .extended_lut = "off";
defparam \inst26|outputRegister[2][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst26|outputRegister[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N14
dffeas \inst26|outputRegister[2][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst26|outputRegister[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst26|outputRegister[2][6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[2][6] .is_wysiwyg = "true";
defparam \inst26|outputRegister[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N2
dffeas \inst26|outputRegister[1][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst26|outputRegister~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst26|outputRegister[1][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[1][6] .is_wysiwyg = "true";
defparam \inst26|outputRegister[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N18
cyclonev_lcell_comb \inst26|Mux1~1 (
// Equation(s):
// \inst26|Mux1~1_combout  = ( \inst26|outputRegister[1][6]~q  & ( \inst10|out[1]~18_combout  & ( (!\inst10|out[0]~16_combout  & ((\inst26|outputRegister[2][6]~q ))) # (\inst10|out[0]~16_combout  & (\inst26|outputRegister[3][6]~q )) ) ) ) # ( 
// !\inst26|outputRegister[1][6]~q  & ( \inst10|out[1]~18_combout  & ( (!\inst10|out[0]~16_combout  & ((\inst26|outputRegister[2][6]~q ))) # (\inst10|out[0]~16_combout  & (\inst26|outputRegister[3][6]~q )) ) ) ) # ( \inst26|outputRegister[1][6]~q  & ( 
// !\inst10|out[1]~18_combout  & ( (\inst10|out[0]~16_combout ) # (\inst26|outputRegister[0][6]~q ) ) ) ) # ( !\inst26|outputRegister[1][6]~q  & ( !\inst10|out[1]~18_combout  & ( (\inst26|outputRegister[0][6]~q  & !\inst10|out[0]~16_combout ) ) ) )

	.dataa(!\inst26|outputRegister[3][6]~q ),
	.datab(!\inst26|outputRegister[0][6]~q ),
	.datac(!\inst10|out[0]~16_combout ),
	.datad(!\inst26|outputRegister[2][6]~q ),
	.datae(!\inst26|outputRegister[1][6]~q ),
	.dataf(!\inst10|out[1]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|Mux1~1 .extended_lut = "off";
defparam \inst26|Mux1~1 .lut_mask = 64'h30303F3F05F505F5;
defparam \inst26|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N48
cyclonev_lcell_comb \inst26|Mux1~2 (
// Equation(s):
// \inst26|Mux1~2_combout  = ( \inst26|Mux1~1_combout  & ( (!\inst10|out[2]~14_combout ) # (\inst26|Mux1~0_combout ) ) ) # ( !\inst26|Mux1~1_combout  & ( (\inst10|out[2]~14_combout  & \inst26|Mux1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst10|out[2]~14_combout ),
	.datad(!\inst26|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\inst26|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|Mux1~2 .extended_lut = "off";
defparam \inst26|Mux1~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \inst26|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N6
cyclonev_lcell_comb \inst26|Decoder0~2 (
// Equation(s):
// \inst26|Decoder0~2_combout  = ( \inst26|Mux1~2_combout  & ( !\inst10|out[4]~10_combout  & ( (!\inst22|FA[1]~2_combout  & (((!\inst10|out[6]~5_combout )))) # (\inst22|FA[1]~2_combout  & (!\inst7|Mux2~0_combout  & (!\inst5|q [55]))) ) ) ) # ( 
// !\inst26|Mux1~2_combout  & ( !\inst10|out[4]~10_combout  & ( (!\inst22|FA[1]~2_combout  & (((!\inst10|out[6]~5_combout )))) # (\inst22|FA[1]~2_combout  & ((!\inst7|Mux2~0_combout ) # ((\inst5|q [55])))) ) ) )

	.dataa(!\inst7|Mux2~0_combout ),
	.datab(!\inst22|FA[1]~2_combout ),
	.datac(!\inst5|q [55]),
	.datad(!\inst10|out[6]~5_combout ),
	.datae(!\inst26|Mux1~2_combout ),
	.dataf(!\inst10|out[4]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|Decoder0~2 .extended_lut = "off";
defparam \inst26|Decoder0~2 .lut_mask = 64'hEF23EC2000000000;
defparam \inst26|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N33
cyclonev_lcell_comb \inst26|outputRegister[7][6]~4 (
// Equation(s):
// \inst26|outputRegister[7][6]~4_combout  = ( \inst26|Decoder0~5_combout  & ( \inst26|Decoder0~3_combout  & ( ((!\inst10|out[5]~8_combout  & (\inst26|Decoder0~2_combout  & \inst10|out[2]~14_combout ))) # (\startTheProgram~input_o ) ) ) ) # ( 
// !\inst26|Decoder0~5_combout  & ( \inst26|Decoder0~3_combout  & ( \startTheProgram~input_o  ) ) ) # ( \inst26|Decoder0~5_combout  & ( !\inst26|Decoder0~3_combout  & ( \startTheProgram~input_o  ) ) ) # ( !\inst26|Decoder0~5_combout  & ( 
// !\inst26|Decoder0~3_combout  & ( \startTheProgram~input_o  ) ) )

	.dataa(!\startTheProgram~input_o ),
	.datab(!\inst10|out[5]~8_combout ),
	.datac(!\inst26|Decoder0~2_combout ),
	.datad(!\inst10|out[2]~14_combout ),
	.datae(!\inst26|Decoder0~5_combout ),
	.dataf(!\inst26|Decoder0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister[7][6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister[7][6]~4 .extended_lut = "off";
defparam \inst26|outputRegister[7][6]~4 .lut_mask = 64'h555555555555555D;
defparam \inst26|outputRegister[7][6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N34
dffeas \inst26|outputRegister[7][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst26|outputRegister[7][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst26|outputRegister[7][6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[7][5] .is_wysiwyg = "true";
defparam \inst26|outputRegister[7][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N9
cyclonev_lcell_comb \inst26|outputRegister[4][5]~feeder (
// Equation(s):
// \inst26|outputRegister[4][5]~feeder_combout  = ( \inst26|outputRegister~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst26|outputRegister~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister[4][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister[4][5]~feeder .extended_lut = "off";
defparam \inst26|outputRegister[4][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst26|outputRegister[4][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N10
dffeas \inst26|outputRegister[4][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst26|outputRegister[4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst26|outputRegister[4][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[4][5] .is_wysiwyg = "true";
defparam \inst26|outputRegister[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N56
dffeas \inst26|outputRegister[5][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst26|outputRegister~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst26|outputRegister[5][4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[5][5] .is_wysiwyg = "true";
defparam \inst26|outputRegister[5][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N54
cyclonev_lcell_comb \inst26|Mux2~0 (
// Equation(s):
// \inst26|Mux2~0_combout  = ( \inst26|outputRegister[5][5]~q  & ( \inst10|out[0]~16_combout  & ( (!\inst10|out[1]~18_combout ) # (\inst26|outputRegister[7][5]~q ) ) ) ) # ( !\inst26|outputRegister[5][5]~q  & ( \inst10|out[0]~16_combout  & ( 
// (\inst26|outputRegister[7][5]~q  & \inst10|out[1]~18_combout ) ) ) ) # ( \inst26|outputRegister[5][5]~q  & ( !\inst10|out[0]~16_combout  & ( (!\inst10|out[1]~18_combout  & ((\inst26|outputRegister[4][5]~q ))) # (\inst10|out[1]~18_combout  & 
// (\inst26|outputRegister[6][5]~q )) ) ) ) # ( !\inst26|outputRegister[5][5]~q  & ( !\inst10|out[0]~16_combout  & ( (!\inst10|out[1]~18_combout  & ((\inst26|outputRegister[4][5]~q ))) # (\inst10|out[1]~18_combout  & (\inst26|outputRegister[6][5]~q )) ) ) )

	.dataa(!\inst26|outputRegister[6][5]~q ),
	.datab(!\inst26|outputRegister[7][5]~q ),
	.datac(!\inst26|outputRegister[4][5]~q ),
	.datad(!\inst10|out[1]~18_combout ),
	.datae(!\inst26|outputRegister[5][5]~q ),
	.dataf(!\inst10|out[0]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|Mux2~0 .extended_lut = "off";
defparam \inst26|Mux2~0 .lut_mask = 64'h0F550F550033FF33;
defparam \inst26|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N45
cyclonev_lcell_comb \inst26|Mux2~2 (
// Equation(s):
// \inst26|Mux2~2_combout  = ( \inst26|Mux2~1_combout  & ( (!\inst10|out[2]~14_combout ) # (\inst26|Mux2~0_combout ) ) ) # ( !\inst26|Mux2~1_combout  & ( (\inst10|out[2]~14_combout  & \inst26|Mux2~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst10|out[2]~14_combout ),
	.datad(!\inst26|Mux2~0_combout ),
	.datae(gnd),
	.dataf(!\inst26|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|Mux2~2 .extended_lut = "off";
defparam \inst26|Mux2~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \inst26|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N48
cyclonev_lcell_comb \inst11|out[5]~5 (
// Equation(s):
// \inst11|out[5]~5_combout  = ( \inst7|Mux3~0_combout  & ( (!\inst22|FB[1]~1_combout  & (((\inst11|out[5]~4_combout )))) # (\inst22|FB[1]~1_combout  & ((!\inst5|q[55]~DUPLICATE_q ) # ((\inst26|Mux2~2_combout )))) ) ) # ( !\inst7|Mux3~0_combout  & ( 
// (!\inst22|FB[1]~1_combout  & (((\inst11|out[5]~4_combout )))) # (\inst22|FB[1]~1_combout  & (\inst5|q[55]~DUPLICATE_q  & ((\inst26|Mux2~2_combout )))) ) )

	.dataa(!\inst5|q[55]~DUPLICATE_q ),
	.datab(!\inst11|out[5]~4_combout ),
	.datac(!\inst26|Mux2~2_combout ),
	.datad(!\inst22|FB[1]~1_combout ),
	.datae(gnd),
	.dataf(!\inst7|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|out[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|out[5]~5 .extended_lut = "off";
defparam \inst11|out[5]~5 .lut_mask = 64'h3305330533AF33AF;
defparam \inst11|out[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N49
dffeas \inst5|q[27]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst11|out[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[27]~DUPLICATE .is_wysiwyg = "true";
defparam \inst5|q[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N47
dffeas \inst5|q[34] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst10|out[4]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [34]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[34] .is_wysiwyg = "true";
defparam \inst5|q[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N6
cyclonev_lcell_comb \inst10|out[3]~12 (
// Equation(s):
// \inst10|out[3]~12_combout  = ( \inst5|q [55] & ( \inst7|Mux5~0_combout  & ( (!\inst22|FA[1]~2_combout  & (\inst10|out[3]~11_combout )) # (\inst22|FA[1]~2_combout  & ((\inst26|Mux4~2_combout ))) ) ) ) # ( !\inst5|q [55] & ( \inst7|Mux5~0_combout  & ( 
// (\inst22|FA[1]~2_combout ) # (\inst10|out[3]~11_combout ) ) ) ) # ( \inst5|q [55] & ( !\inst7|Mux5~0_combout  & ( (!\inst22|FA[1]~2_combout  & (\inst10|out[3]~11_combout )) # (\inst22|FA[1]~2_combout  & ((\inst26|Mux4~2_combout ))) ) ) ) # ( !\inst5|q 
// [55] & ( !\inst7|Mux5~0_combout  & ( (\inst10|out[3]~11_combout  & !\inst22|FA[1]~2_combout ) ) ) )

	.dataa(!\inst10|out[3]~11_combout ),
	.datab(!\inst22|FA[1]~2_combout ),
	.datac(gnd),
	.datad(!\inst26|Mux4~2_combout ),
	.datae(!\inst5|q [55]),
	.dataf(!\inst7|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst10|out[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst10|out[3]~12 .extended_lut = "off";
defparam \inst10|out[3]~12 .lut_mask = 64'h4444447777774477;
defparam \inst10|out[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N8
dffeas \inst5|q[33] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst10|out[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [33]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[33] .is_wysiwyg = "true";
defparam \inst5|q[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N9
cyclonev_lcell_comb \inst7|Add1~17 (
// Equation(s):
// \inst7|Add1~17_sumout  = SUM(( !\inst5|q [46] $ (!\inst5|q [33] $ (\inst23|out[3]~0_combout )) ) + ( \inst7|Add1~23  ) + ( \inst7|Add1~22  ))
// \inst7|Add1~18  = CARRY(( !\inst5|q [46] $ (!\inst5|q [33] $ (\inst23|out[3]~0_combout )) ) + ( \inst7|Add1~23  ) + ( \inst7|Add1~22  ))
// \inst7|Add1~19  = SHARE((\inst5|q [33] & (!\inst5|q [46] $ (!\inst23|out[3]~0_combout ))))

	.dataa(!\inst5|q [46]),
	.datab(gnd),
	.datac(!\inst5|q [33]),
	.datad(!\inst23|out[3]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst7|Add1~22 ),
	.sharein(\inst7|Add1~23 ),
	.combout(),
	.sumout(\inst7|Add1~17_sumout ),
	.cout(\inst7|Add1~18 ),
	.shareout(\inst7|Add1~19 ));
// synopsys translate_off
defparam \inst7|Add1~17 .extended_lut = "off";
defparam \inst7|Add1~17 .lut_mask = 64'h0000050A00005AA5;
defparam \inst7|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N12
cyclonev_lcell_comb \inst7|Add1~13 (
// Equation(s):
// \inst7|Add1~13_sumout  = SUM(( !\inst5|q [46] $ (!\inst5|q [34] $ (((!\inst5|q [53] & \inst5|q [26])))) ) + ( \inst7|Add1~19  ) + ( \inst7|Add1~18  ))
// \inst7|Add1~14  = CARRY(( !\inst5|q [46] $ (!\inst5|q [34] $ (((!\inst5|q [53] & \inst5|q [26])))) ) + ( \inst7|Add1~19  ) + ( \inst7|Add1~18  ))
// \inst7|Add1~15  = SHARE((\inst5|q [34] & (!\inst5|q [46] $ (((!\inst5|q [26]) # (\inst5|q [53]))))))

	.dataa(!\inst5|q [46]),
	.datab(!\inst5|q [53]),
	.datac(!\inst5|q [26]),
	.datad(!\inst5|q [34]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst7|Add1~18 ),
	.sharein(\inst7|Add1~19 ),
	.combout(),
	.sumout(\inst7|Add1~13_sumout ),
	.cout(\inst7|Add1~14 ),
	.shareout(\inst7|Add1~15 ));
// synopsys translate_off
defparam \inst7|Add1~13 .extended_lut = "off";
defparam \inst7|Add1~13 .lut_mask = 64'h00000059000059A6;
defparam \inst7|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N15
cyclonev_lcell_comb \inst7|Add1~9 (
// Equation(s):
// \inst7|Add1~9_sumout  = SUM(( !\inst5|q [46] $ (!\inst5|q [35] $ (((!\inst5|q [53] & \inst5|q[27]~DUPLICATE_q )))) ) + ( \inst7|Add1~15  ) + ( \inst7|Add1~14  ))
// \inst7|Add1~10  = CARRY(( !\inst5|q [46] $ (!\inst5|q [35] $ (((!\inst5|q [53] & \inst5|q[27]~DUPLICATE_q )))) ) + ( \inst7|Add1~15  ) + ( \inst7|Add1~14  ))
// \inst7|Add1~11  = SHARE((\inst5|q [35] & (!\inst5|q [46] $ (((!\inst5|q[27]~DUPLICATE_q ) # (\inst5|q [53]))))))

	.dataa(!\inst5|q [46]),
	.datab(!\inst5|q [53]),
	.datac(!\inst5|q[27]~DUPLICATE_q ),
	.datad(!\inst5|q [35]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst7|Add1~14 ),
	.sharein(\inst7|Add1~15 ),
	.combout(),
	.sumout(\inst7|Add1~9_sumout ),
	.cout(\inst7|Add1~10 ),
	.shareout(\inst7|Add1~11 ));
// synopsys translate_off
defparam \inst7|Add1~9 .extended_lut = "off";
defparam \inst7|Add1~9 .lut_mask = 64'h00000059000059A6;
defparam \inst7|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X70_Y2_N50
dffeas \inst5|q[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst11|out[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[27] .is_wysiwyg = "true";
defparam \inst5|q[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N24
cyclonev_lcell_comb \inst7|Mux3~0 (
// Equation(s):
// \inst7|Mux3~0_combout  = ( \inst5|q [53] & ( \inst5|q [27] & ( (!\inst5|q [49] & (\inst5|q [35] & (\inst5|q[48]~DUPLICATE_q ))) # (\inst5|q [49] & ((!\inst5|q[48]~DUPLICATE_q  & (\inst5|q [35])) # (\inst5|q[48]~DUPLICATE_q  & ((\inst7|Add1~9_sumout ))))) 
// ) ) ) # ( !\inst5|q [53] & ( \inst5|q [27] & ( (!\inst5|q[48]~DUPLICATE_q  & (!\inst5|q [35] $ ((!\inst5|q [49])))) # (\inst5|q[48]~DUPLICATE_q  & (((!\inst5|q [49]) # (\inst7|Add1~9_sumout )))) ) ) ) # ( \inst5|q [53] & ( !\inst5|q [27] & ( (!\inst5|q 
// [49] & (\inst5|q [35] & (\inst5|q[48]~DUPLICATE_q ))) # (\inst5|q [49] & ((!\inst5|q[48]~DUPLICATE_q  & (\inst5|q [35])) # (\inst5|q[48]~DUPLICATE_q  & ((\inst7|Add1~9_sumout ))))) ) ) ) # ( !\inst5|q [53] & ( !\inst5|q [27] & ( (!\inst5|q [49] & 
// (\inst5|q [35] & (\inst5|q[48]~DUPLICATE_q ))) # (\inst5|q [49] & ((!\inst5|q[48]~DUPLICATE_q  & (\inst5|q [35])) # (\inst5|q[48]~DUPLICATE_q  & ((\inst7|Add1~9_sumout ))))) ) ) )

	.dataa(!\inst5|q [35]),
	.datab(!\inst5|q [49]),
	.datac(!\inst5|q[48]~DUPLICATE_q ),
	.datad(!\inst7|Add1~9_sumout ),
	.datae(!\inst5|q [53]),
	.dataf(!\inst5|q [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|Mux3~0 .extended_lut = "off";
defparam \inst7|Mux3~0 .lut_mask = 64'h141714176C6F1417;
defparam \inst7|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N24
cyclonev_lcell_comb \inst26|outputRegister~10 (
// Equation(s):
// \inst26|outputRegister~10_combout  = ( \inst5|q[55]~DUPLICATE_q  & ( \inst26|Mux2~2_combout  & ( (!\startTheProgram~input_o  & ((\inst11|out[5]~4_combout ) # (\inst22|FB[1]~1_combout ))) ) ) ) # ( !\inst5|q[55]~DUPLICATE_q  & ( \inst26|Mux2~2_combout  & ( 
// (!\startTheProgram~input_o  & ((!\inst22|FB[1]~1_combout  & ((\inst11|out[5]~4_combout ))) # (\inst22|FB[1]~1_combout  & (\inst7|Mux3~0_combout )))) ) ) ) # ( \inst5|q[55]~DUPLICATE_q  & ( !\inst26|Mux2~2_combout  & ( (!\inst22|FB[1]~1_combout  & 
// (!\startTheProgram~input_o  & \inst11|out[5]~4_combout )) ) ) ) # ( !\inst5|q[55]~DUPLICATE_q  & ( !\inst26|Mux2~2_combout  & ( (!\startTheProgram~input_o  & ((!\inst22|FB[1]~1_combout  & ((\inst11|out[5]~4_combout ))) # (\inst22|FB[1]~1_combout  & 
// (\inst7|Mux3~0_combout )))) ) ) )

	.dataa(!\inst22|FB[1]~1_combout ),
	.datab(!\inst7|Mux3~0_combout ),
	.datac(!\startTheProgram~input_o ),
	.datad(!\inst11|out[5]~4_combout ),
	.datae(!\inst5|q[55]~DUPLICATE_q ),
	.dataf(!\inst26|Mux2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister~10 .extended_lut = "off";
defparam \inst26|outputRegister~10 .lut_mask = 64'h10B000A010B050F0;
defparam \inst26|outputRegister~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N11
dffeas \inst26|outputRegister[3][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst26|outputRegister~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst26|outputRegister[3][3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[3][5] .is_wysiwyg = "true";
defparam \inst26|outputRegister[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N15
cyclonev_lcell_comb \inst26|outputRegister[2][5]~feeder (
// Equation(s):
// \inst26|outputRegister[2][5]~feeder_combout  = ( \inst26|outputRegister~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst26|outputRegister~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister[2][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister[2][5]~feeder .extended_lut = "off";
defparam \inst26|outputRegister[2][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst26|outputRegister[2][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N17
dffeas \inst26|outputRegister[2][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst26|outputRegister[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst26|outputRegister[2][6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[2][5] .is_wysiwyg = "true";
defparam \inst26|outputRegister[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N54
cyclonev_lcell_comb \inst26|outputRegister[0][5]~feeder (
// Equation(s):
// \inst26|outputRegister[0][5]~feeder_combout  = ( \inst26|outputRegister~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst26|outputRegister~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister[0][5]~feeder .extended_lut = "off";
defparam \inst26|outputRegister[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst26|outputRegister[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N55
dffeas \inst26|outputRegister[0][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst26|outputRegister[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst26|outputRegister[0][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[0][5] .is_wysiwyg = "true";
defparam \inst26|outputRegister[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N38
dffeas \inst26|outputRegister[1][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst26|outputRegister~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst26|outputRegister[1][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[1][5] .is_wysiwyg = "true";
defparam \inst26|outputRegister[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N42
cyclonev_lcell_comb \inst26|Mux2~1 (
// Equation(s):
// \inst26|Mux2~1_combout  = ( \inst26|outputRegister[1][5]~q  & ( \inst10|out[1]~18_combout  & ( (!\inst10|out[0]~16_combout  & ((\inst26|outputRegister[2][5]~q ))) # (\inst10|out[0]~16_combout  & (\inst26|outputRegister[3][5]~q )) ) ) ) # ( 
// !\inst26|outputRegister[1][5]~q  & ( \inst10|out[1]~18_combout  & ( (!\inst10|out[0]~16_combout  & ((\inst26|outputRegister[2][5]~q ))) # (\inst10|out[0]~16_combout  & (\inst26|outputRegister[3][5]~q )) ) ) ) # ( \inst26|outputRegister[1][5]~q  & ( 
// !\inst10|out[1]~18_combout  & ( (\inst26|outputRegister[0][5]~q ) # (\inst10|out[0]~16_combout ) ) ) ) # ( !\inst26|outputRegister[1][5]~q  & ( !\inst10|out[1]~18_combout  & ( (!\inst10|out[0]~16_combout  & \inst26|outputRegister[0][5]~q ) ) ) )

	.dataa(!\inst26|outputRegister[3][5]~q ),
	.datab(!\inst26|outputRegister[2][5]~q ),
	.datac(!\inst10|out[0]~16_combout ),
	.datad(!\inst26|outputRegister[0][5]~q ),
	.datae(!\inst26|outputRegister[1][5]~q ),
	.dataf(!\inst10|out[1]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|Mux2~1 .extended_lut = "off";
defparam \inst26|Mux2~1 .lut_mask = 64'h00F00FFF35353535;
defparam \inst26|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N30
cyclonev_lcell_comb \inst14|out[5]~2 (
// Equation(s):
// \inst14|out[5]~2_combout  = ( \inst7|Mux3~0_combout  & ( (!\inst5|q[55]~DUPLICATE_q ) # ((!\inst10|out[2]~14_combout  & (\inst26|Mux2~1_combout )) # (\inst10|out[2]~14_combout  & ((\inst26|Mux2~0_combout )))) ) ) # ( !\inst7|Mux3~0_combout  & ( 
// (\inst5|q[55]~DUPLICATE_q  & ((!\inst10|out[2]~14_combout  & (\inst26|Mux2~1_combout )) # (\inst10|out[2]~14_combout  & ((\inst26|Mux2~0_combout ))))) ) )

	.dataa(!\inst26|Mux2~1_combout ),
	.datab(!\inst10|out[2]~14_combout ),
	.datac(!\inst5|q[55]~DUPLICATE_q ),
	.datad(!\inst26|Mux2~0_combout ),
	.datae(gnd),
	.dataf(!\inst7|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14|out[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14|out[5]~2 .extended_lut = "off";
defparam \inst14|out[5]~2 .lut_mask = 64'h04070407F4F7F4F7;
defparam \inst14|out[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N31
dffeas \inst12|q[8]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst14|out[5]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|q[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|q[8]~DUPLICATE .is_wysiwyg = "true";
defparam \inst12|q[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N12
cyclonev_lcell_comb \inst|q~8 (
// Equation(s):
// \inst|q~8_combout  = ( \inst1|WideOr9~0_combout  & ( \inst|q[5]~5_combout  & ( \inst2|q [13] ) ) ) # ( !\inst1|WideOr9~0_combout  & ( \inst|q[5]~5_combout  & ( (!\inst12|q [23] & ((\inst|Add0~25_sumout ))) # (\inst12|q [23] & (\inst12|q[8]~DUPLICATE_q )) 
// ) ) )

	.dataa(!\inst2|q [13]),
	.datab(!\inst12|q[8]~DUPLICATE_q ),
	.datac(!\inst12|q [23]),
	.datad(!\inst|Add0~25_sumout ),
	.datae(!\inst1|WideOr9~0_combout ),
	.dataf(!\inst|q[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|q~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|q~8 .extended_lut = "off";
defparam \inst|q~8 .lut_mask = 64'h0000000003F35555;
defparam \inst|q~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y5_N14
dffeas \inst|q[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst|q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|q[5] .is_wysiwyg = "true";
defparam \inst|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y5_N16
dffeas \inst2|q[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|q [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|WideOr8~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|q[5] .is_wysiwyg = "true";
defparam \inst2|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y5_N23
dffeas \inst5|q[43] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|q [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [43]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[43] .is_wysiwyg = "true";
defparam \inst5|q[43] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y5_N28
dffeas \inst12|q[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst5|q [43]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|q[17] .is_wysiwyg = "true";
defparam \inst12|q[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N33
cyclonev_lcell_comb \inst13|out[5]~2 (
// Equation(s):
// \inst13|out[5]~2_combout  = ( \inst12|q [8] & ( (!\inst12|q [23]) # (\inst12|q [17]) ) ) # ( !\inst12|q [8] & ( (\inst12|q [17] & \inst12|q [23]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst12|q [17]),
	.datad(!\inst12|q [23]),
	.datae(gnd),
	.dataf(!\inst12|q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|out[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|out[5]~2 .extended_lut = "off";
defparam \inst13|out[5]~2 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \inst13|out[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y5_N29
dffeas \inst4|outputRegister_rtl_0_bypass[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst13|out[5]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputRegister_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \inst4|outputRegister_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N27
cyclonev_lcell_comb \inst10|out[5]~7 (
// Equation(s):
// \inst10|out[5]~7_combout  = ( \inst12|q[8]~DUPLICATE_q  & ( ((!\inst4|outputRegister~20_combout  & (\inst4|outputRegister_rtl_0|auto_generated|ram_block1a5 )) # (\inst4|outputRegister~20_combout  & ((\inst4|outputRegister_rtl_0_bypass [12])))) # 
// (\inst22|FA[0]~4_combout ) ) ) # ( !\inst12|q[8]~DUPLICATE_q  & ( (!\inst22|FA[0]~4_combout  & ((!\inst4|outputRegister~20_combout  & (\inst4|outputRegister_rtl_0|auto_generated|ram_block1a5 )) # (\inst4|outputRegister~20_combout  & 
// ((\inst4|outputRegister_rtl_0_bypass [12]))))) ) )

	.dataa(!\inst22|FA[0]~4_combout ),
	.datab(!\inst4|outputRegister~20_combout ),
	.datac(!\inst4|outputRegister_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\inst4|outputRegister_rtl_0_bypass [12]),
	.datae(gnd),
	.dataf(!\inst12|q[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst10|out[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst10|out[5]~7 .extended_lut = "off";
defparam \inst10|out[5]~7 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \inst10|out[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N15
cyclonev_lcell_comb \inst10|out[5]~8 (
// Equation(s):
// \inst10|out[5]~8_combout  = ( \inst7|Mux3~0_combout  & ( (!\inst22|FA[1]~2_combout  & (((\inst10|out[5]~7_combout )))) # (\inst22|FA[1]~2_combout  & ((!\inst5|q [55]) # ((\inst26|Mux2~2_combout )))) ) ) # ( !\inst7|Mux3~0_combout  & ( 
// (!\inst22|FA[1]~2_combout  & (((\inst10|out[5]~7_combout )))) # (\inst22|FA[1]~2_combout  & (\inst5|q [55] & ((\inst26|Mux2~2_combout )))) ) )

	.dataa(!\inst5|q [55]),
	.datab(!\inst22|FA[1]~2_combout ),
	.datac(!\inst10|out[5]~7_combout ),
	.datad(!\inst26|Mux2~2_combout ),
	.datae(gnd),
	.dataf(!\inst7|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst10|out[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst10|out[5]~8 .extended_lut = "off";
defparam \inst10|out[5]~8 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \inst10|out[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N30
cyclonev_lcell_comb \inst26|outputRegister[5][4]~2 (
// Equation(s):
// \inst26|outputRegister[5][4]~2_combout  = ( \inst26|Decoder0~4_combout  & ( \inst26|Decoder0~3_combout  & ( ((!\inst10|out[5]~8_combout  & (\inst10|out[2]~14_combout  & \inst26|Decoder0~2_combout ))) # (\startTheProgram~input_o ) ) ) ) # ( 
// !\inst26|Decoder0~4_combout  & ( \inst26|Decoder0~3_combout  & ( \startTheProgram~input_o  ) ) ) # ( \inst26|Decoder0~4_combout  & ( !\inst26|Decoder0~3_combout  & ( \startTheProgram~input_o  ) ) ) # ( !\inst26|Decoder0~4_combout  & ( 
// !\inst26|Decoder0~3_combout  & ( \startTheProgram~input_o  ) ) )

	.dataa(!\startTheProgram~input_o ),
	.datab(!\inst10|out[5]~8_combout ),
	.datac(!\inst10|out[2]~14_combout ),
	.datad(!\inst26|Decoder0~2_combout ),
	.datae(!\inst26|Decoder0~4_combout ),
	.dataf(!\inst26|Decoder0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister[5][4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister[5][4]~2 .extended_lut = "off";
defparam \inst26|outputRegister[5][4]~2 .lut_mask = 64'h555555555555555D;
defparam \inst26|outputRegister[5][4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N56
dffeas \inst26|outputRegister[5][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst26|outputRegister~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst26|outputRegister[5][4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[5][2] .is_wysiwyg = "true";
defparam \inst26|outputRegister[5][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N12
cyclonev_lcell_comb \inst26|outputRegister[7][2]~feeder (
// Equation(s):
// \inst26|outputRegister[7][2]~feeder_combout  = ( \inst26|outputRegister~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst26|outputRegister~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister[7][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister[7][2]~feeder .extended_lut = "off";
defparam \inst26|outputRegister[7][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst26|outputRegister[7][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N14
dffeas \inst26|outputRegister[7][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst26|outputRegister[7][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst26|outputRegister[7][6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[7][2] .is_wysiwyg = "true";
defparam \inst26|outputRegister[7][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N24
cyclonev_lcell_comb \inst26|outputRegister[6][2]~feeder (
// Equation(s):
// \inst26|outputRegister[6][2]~feeder_combout  = ( \inst26|outputRegister~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst26|outputRegister~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister[6][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister[6][2]~feeder .extended_lut = "off";
defparam \inst26|outputRegister[6][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst26|outputRegister[6][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N25
dffeas \inst26|outputRegister[6][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst26|outputRegister[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst26|outputRegister[6][4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[6][2] .is_wysiwyg = "true";
defparam \inst26|outputRegister[6][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N36
cyclonev_lcell_comb \inst26|outputRegister[4][2]~feeder (
// Equation(s):
// \inst26|outputRegister[4][2]~feeder_combout  = ( \inst26|outputRegister~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst26|outputRegister~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister[4][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister[4][2]~feeder .extended_lut = "off";
defparam \inst26|outputRegister[4][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst26|outputRegister[4][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N37
dffeas \inst26|outputRegister[4][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst26|outputRegister[4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst26|outputRegister[4][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[4][2] .is_wysiwyg = "true";
defparam \inst26|outputRegister[4][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N57
cyclonev_lcell_comb \inst26|Mux5~0 (
// Equation(s):
// \inst26|Mux5~0_combout  = ( \inst26|outputRegister[6][2]~q  & ( \inst26|outputRegister[4][2]~q  & ( (!\inst10|out[0]~16_combout ) # ((!\inst10|out[1]~18_combout  & (\inst26|outputRegister[5][2]~q )) # (\inst10|out[1]~18_combout  & 
// ((\inst26|outputRegister[7][2]~q )))) ) ) ) # ( !\inst26|outputRegister[6][2]~q  & ( \inst26|outputRegister[4][2]~q  & ( (!\inst10|out[0]~16_combout  & (((!\inst10|out[1]~18_combout )))) # (\inst10|out[0]~16_combout  & ((!\inst10|out[1]~18_combout  & 
// (\inst26|outputRegister[5][2]~q )) # (\inst10|out[1]~18_combout  & ((\inst26|outputRegister[7][2]~q ))))) ) ) ) # ( \inst26|outputRegister[6][2]~q  & ( !\inst26|outputRegister[4][2]~q  & ( (!\inst10|out[0]~16_combout  & (((\inst10|out[1]~18_combout )))) # 
// (\inst10|out[0]~16_combout  & ((!\inst10|out[1]~18_combout  & (\inst26|outputRegister[5][2]~q )) # (\inst10|out[1]~18_combout  & ((\inst26|outputRegister[7][2]~q ))))) ) ) ) # ( !\inst26|outputRegister[6][2]~q  & ( !\inst26|outputRegister[4][2]~q  & ( 
// (\inst10|out[0]~16_combout  & ((!\inst10|out[1]~18_combout  & (\inst26|outputRegister[5][2]~q )) # (\inst10|out[1]~18_combout  & ((\inst26|outputRegister[7][2]~q ))))) ) ) )

	.dataa(!\inst26|outputRegister[5][2]~q ),
	.datab(!\inst10|out[0]~16_combout ),
	.datac(!\inst26|outputRegister[7][2]~q ),
	.datad(!\inst10|out[1]~18_combout ),
	.datae(!\inst26|outputRegister[6][2]~q ),
	.dataf(!\inst26|outputRegister[4][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|Mux5~0 .extended_lut = "off";
defparam \inst26|Mux5~0 .lut_mask = 64'h110311CFDD03DDCF;
defparam \inst26|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N6
cyclonev_lcell_comb \inst14|out[2]~5 (
// Equation(s):
// \inst14|out[2]~5_combout  = ( \inst26|Mux5~0_combout  & ( \inst26|Mux5~1_combout  & ( (\inst5|q[55]~DUPLICATE_q ) # (\inst7|Mux6~0_combout ) ) ) ) # ( !\inst26|Mux5~0_combout  & ( \inst26|Mux5~1_combout  & ( (!\inst5|q[55]~DUPLICATE_q  & 
// (\inst7|Mux6~0_combout )) # (\inst5|q[55]~DUPLICATE_q  & ((!\inst10|out[2]~14_combout ))) ) ) ) # ( \inst26|Mux5~0_combout  & ( !\inst26|Mux5~1_combout  & ( (!\inst5|q[55]~DUPLICATE_q  & (\inst7|Mux6~0_combout )) # (\inst5|q[55]~DUPLICATE_q  & 
// ((\inst10|out[2]~14_combout ))) ) ) ) # ( !\inst26|Mux5~0_combout  & ( !\inst26|Mux5~1_combout  & ( (\inst7|Mux6~0_combout  & !\inst5|q[55]~DUPLICATE_q ) ) ) )

	.dataa(!\inst7|Mux6~0_combout ),
	.datab(!\inst5|q[55]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\inst10|out[2]~14_combout ),
	.datae(!\inst26|Mux5~0_combout ),
	.dataf(!\inst26|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14|out[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14|out[2]~5 .extended_lut = "off";
defparam \inst14|out[2]~5 .lut_mask = 64'h4444447777447777;
defparam \inst14|out[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N7
dffeas \inst12|q[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst14|out[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|q[5] .is_wysiwyg = "true";
defparam \inst12|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N31
dffeas \inst2|q[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|WideOr8~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|q[2] .is_wysiwyg = "true";
defparam \inst2|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N45
cyclonev_lcell_comb \inst5|q[40]~feeder (
// Equation(s):
// \inst5|q[40]~feeder_combout  = ( \inst2|q [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst2|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|q[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|q[40]~feeder .extended_lut = "off";
defparam \inst5|q[40]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst5|q[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N47
dffeas \inst5|q[40] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst5|q[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [40]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[40] .is_wysiwyg = "true";
defparam \inst5|q[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N44
dffeas \inst12|q[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst5|q [40]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|q[14] .is_wysiwyg = "true";
defparam \inst12|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N30
cyclonev_lcell_comb \inst13|out[2]~5 (
// Equation(s):
// \inst13|out[2]~5_combout  = ( \inst12|q [23] & ( \inst12|q [14] ) ) # ( !\inst12|q [23] & ( \inst12|q [14] & ( \inst12|q [5] ) ) ) # ( !\inst12|q [23] & ( !\inst12|q [14] & ( \inst12|q [5] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst12|q [5]),
	.datad(gnd),
	.datae(!\inst12|q [23]),
	.dataf(!\inst12|q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|out[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|out[2]~5 .extended_lut = "off";
defparam \inst13|out[2]~5 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \inst13|out[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N24
cyclonev_lcell_comb \inst10|out[6]~5 (
// Equation(s):
// \inst10|out[6]~5_combout  = ( \inst4|outputRegister_rtl_0|auto_generated|ram_block1a6  & ( (!\inst22|FA[0]~4_combout  & ((!\inst4|outputRegister~20_combout ) # ((\inst4|outputRegister_rtl_0_bypass [13])))) # (\inst22|FA[0]~4_combout  & (((\inst12|q 
// [9])))) ) ) # ( !\inst4|outputRegister_rtl_0|auto_generated|ram_block1a6  & ( (!\inst22|FA[0]~4_combout  & (\inst4|outputRegister~20_combout  & (\inst4|outputRegister_rtl_0_bypass [13]))) # (\inst22|FA[0]~4_combout  & (((\inst12|q [9])))) ) )

	.dataa(!\inst22|FA[0]~4_combout ),
	.datab(!\inst4|outputRegister~20_combout ),
	.datac(!\inst4|outputRegister_rtl_0_bypass [13]),
	.datad(!\inst12|q [9]),
	.datae(gnd),
	.dataf(!\inst4|outputRegister_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst10|out[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst10|out[6]~5 .extended_lut = "off";
defparam \inst10|out[6]~5 .lut_mask = 64'h025702578ADF8ADF;
defparam \inst10|out[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N12
cyclonev_lcell_comb \inst10|out[6]~6 (
// Equation(s):
// \inst10|out[6]~6_combout  = ( \inst26|Mux1~2_combout  & ( (!\inst22|FA[1]~2_combout  & (((\inst10|out[6]~5_combout )))) # (\inst22|FA[1]~2_combout  & (((\inst7|Mux2~0_combout )) # (\inst5|q [55]))) ) ) # ( !\inst26|Mux1~2_combout  & ( 
// (!\inst22|FA[1]~2_combout  & (((\inst10|out[6]~5_combout )))) # (\inst22|FA[1]~2_combout  & (!\inst5|q [55] & (\inst7|Mux2~0_combout ))) ) )

	.dataa(!\inst5|q [55]),
	.datab(!\inst22|FA[1]~2_combout ),
	.datac(!\inst7|Mux2~0_combout ),
	.datad(!\inst10|out[6]~5_combout ),
	.datae(gnd),
	.dataf(!\inst26|Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst10|out[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst10|out[6]~6 .extended_lut = "off";
defparam \inst10|out[6]~6 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \inst10|out[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N14
dffeas \inst5|q[36] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst10|out[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [36]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[36] .is_wysiwyg = "true";
defparam \inst5|q[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N57
cyclonev_lcell_comb \inst11|out[6]~3 (
// Equation(s):
// \inst11|out[6]~3_combout  = ( \inst7|Mux2~0_combout  & ( (!\inst22|FB[1]~1_combout  & (((\inst11|out[6]~2_combout )))) # (\inst22|FB[1]~1_combout  & ((!\inst5|q[55]~DUPLICATE_q ) # ((\inst26|Mux1~2_combout )))) ) ) # ( !\inst7|Mux2~0_combout  & ( 
// (!\inst22|FB[1]~1_combout  & (((\inst11|out[6]~2_combout )))) # (\inst22|FB[1]~1_combout  & (\inst5|q[55]~DUPLICATE_q  & (\inst26|Mux1~2_combout ))) ) )

	.dataa(!\inst5|q[55]~DUPLICATE_q ),
	.datab(!\inst22|FB[1]~1_combout ),
	.datac(!\inst26|Mux1~2_combout ),
	.datad(!\inst11|out[6]~2_combout ),
	.datae(gnd),
	.dataf(!\inst7|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|out[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|out[6]~3 .extended_lut = "off";
defparam \inst11|out[6]~3 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \inst11|out[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N58
dffeas \inst5|q[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst11|out[6]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[28] .is_wysiwyg = "true";
defparam \inst5|q[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N18
cyclonev_lcell_comb \inst7|Add1~5 (
// Equation(s):
// \inst7|Add1~5_sumout  = SUM(( !\inst5|q [46] $ (!\inst5|q [36] $ (((!\inst5|q [53] & \inst5|q [28])))) ) + ( \inst7|Add1~11  ) + ( \inst7|Add1~10  ))
// \inst7|Add1~6  = CARRY(( !\inst5|q [46] $ (!\inst5|q [36] $ (((!\inst5|q [53] & \inst5|q [28])))) ) + ( \inst7|Add1~11  ) + ( \inst7|Add1~10  ))
// \inst7|Add1~7  = SHARE((\inst5|q [36] & (!\inst5|q [46] $ (((!\inst5|q [28]) # (\inst5|q [53]))))))

	.dataa(!\inst5|q [46]),
	.datab(!\inst5|q [53]),
	.datac(!\inst5|q [36]),
	.datad(!\inst5|q [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst7|Add1~10 ),
	.sharein(\inst7|Add1~11 ),
	.combout(),
	.sumout(\inst7|Add1~5_sumout ),
	.cout(\inst7|Add1~6 ),
	.shareout(\inst7|Add1~7 ));
// synopsys translate_off
defparam \inst7|Add1~5 .extended_lut = "off";
defparam \inst7|Add1~5 .lut_mask = 64'h0000050900005A96;
defparam \inst7|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N18
cyclonev_lcell_comb \inst7|Mux2~0 (
// Equation(s):
// \inst7|Mux2~0_combout  = ( \inst7|Add1~5_sumout  & ( \inst5|q [28] & ( (!\inst5|q[48]~DUPLICATE_q  & ((!\inst5|q [49] & (!\inst5|q [53] & \inst5|q [36])) # (\inst5|q [49] & (!\inst5|q [53] $ (\inst5|q [36]))))) # (\inst5|q[48]~DUPLICATE_q  & (((!\inst5|q 
// [53]) # (\inst5|q [36])) # (\inst5|q [49]))) ) ) ) # ( !\inst7|Add1~5_sumout  & ( \inst5|q [28] & ( (!\inst5|q [53] & (!\inst5|q [49] $ (((!\inst5|q[48]~DUPLICATE_q  & !\inst5|q [36]))))) # (\inst5|q [53] & (\inst5|q [36] & (!\inst5|q[48]~DUPLICATE_q  $ 
// (!\inst5|q [49])))) ) ) ) # ( \inst7|Add1~5_sumout  & ( !\inst5|q [28] & ( (!\inst5|q[48]~DUPLICATE_q  & (\inst5|q [49] & \inst5|q [36])) # (\inst5|q[48]~DUPLICATE_q  & ((\inst5|q [36]) # (\inst5|q [49]))) ) ) ) # ( !\inst7|Add1~5_sumout  & ( !\inst5|q 
// [28] & ( (\inst5|q [36] & (!\inst5|q[48]~DUPLICATE_q  $ (!\inst5|q [49]))) ) ) )

	.dataa(!\inst5|q[48]~DUPLICATE_q ),
	.datab(!\inst5|q [49]),
	.datac(!\inst5|q [53]),
	.datad(!\inst5|q [36]),
	.datae(!\inst7|Add1~5_sumout ),
	.dataf(!\inst5|q [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|Mux2~0 .extended_lut = "off";
defparam \inst7|Mux2~0 .lut_mask = 64'h0066117760C671D7;
defparam \inst7|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N0
cyclonev_lcell_comb \inst26|outputRegister~9 (
// Equation(s):
// \inst26|outputRegister~9_combout  = ( \inst7|Mux2~0_combout  & ( \inst26|Mux1~2_combout  & ( (!\startTheProgram~input_o  & ((\inst22|FB[1]~1_combout ) # (\inst11|out[6]~2_combout ))) ) ) ) # ( !\inst7|Mux2~0_combout  & ( \inst26|Mux1~2_combout  & ( 
// (!\startTheProgram~input_o  & ((!\inst22|FB[1]~1_combout  & (\inst11|out[6]~2_combout )) # (\inst22|FB[1]~1_combout  & ((\inst5|q[55]~DUPLICATE_q ))))) ) ) ) # ( \inst7|Mux2~0_combout  & ( !\inst26|Mux1~2_combout  & ( (!\startTheProgram~input_o  & 
// ((!\inst22|FB[1]~1_combout  & (\inst11|out[6]~2_combout )) # (\inst22|FB[1]~1_combout  & ((!\inst5|q[55]~DUPLICATE_q ))))) ) ) ) # ( !\inst7|Mux2~0_combout  & ( !\inst26|Mux1~2_combout  & ( (\inst11|out[6]~2_combout  & (!\inst22|FB[1]~1_combout  & 
// !\startTheProgram~input_o )) ) ) )

	.dataa(!\inst11|out[6]~2_combout ),
	.datab(!\inst22|FB[1]~1_combout ),
	.datac(!\startTheProgram~input_o ),
	.datad(!\inst5|q[55]~DUPLICATE_q ),
	.datae(!\inst7|Mux2~0_combout ),
	.dataf(!\inst26|Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister~9 .extended_lut = "off";
defparam \inst26|outputRegister~9 .lut_mask = 64'h4040704040707070;
defparam \inst26|outputRegister~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N18
cyclonev_lcell_comb \inst26|outputRegister[4][6]~feeder (
// Equation(s):
// \inst26|outputRegister[4][6]~feeder_combout  = ( \inst26|outputRegister~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst26|outputRegister~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister[4][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister[4][6]~feeder .extended_lut = "off";
defparam \inst26|outputRegister[4][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst26|outputRegister[4][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N19
dffeas \inst26|outputRegister[4][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst26|outputRegister[4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst26|outputRegister[4][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[4][6] .is_wysiwyg = "true";
defparam \inst26|outputRegister[4][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N48
cyclonev_lcell_comb \inst26|outputRegister[7][6]~feeder (
// Equation(s):
// \inst26|outputRegister[7][6]~feeder_combout  = ( \inst26|outputRegister~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst26|outputRegister~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister[7][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister[7][6]~feeder .extended_lut = "off";
defparam \inst26|outputRegister[7][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst26|outputRegister[7][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N49
dffeas \inst26|outputRegister[7][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst26|outputRegister[7][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst26|outputRegister[7][6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[7][6] .is_wysiwyg = "true";
defparam \inst26|outputRegister[7][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N42
cyclonev_lcell_comb \inst26|outputRegister[6][6]~feeder (
// Equation(s):
// \inst26|outputRegister[6][6]~feeder_combout  = ( \inst26|outputRegister~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst26|outputRegister~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister[6][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister[6][6]~feeder .extended_lut = "off";
defparam \inst26|outputRegister[6][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst26|outputRegister[6][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N43
dffeas \inst26|outputRegister[6][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst26|outputRegister[6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst26|outputRegister[6][4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[6][6] .is_wysiwyg = "true";
defparam \inst26|outputRegister[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N38
dffeas \inst26|outputRegister[5][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst26|outputRegister~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst26|outputRegister[5][4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[5][6] .is_wysiwyg = "true";
defparam \inst26|outputRegister[5][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N36
cyclonev_lcell_comb \inst26|Mux1~0 (
// Equation(s):
// \inst26|Mux1~0_combout  = ( \inst26|outputRegister[5][6]~q  & ( \inst10|out[0]~16_combout  & ( (!\inst10|out[1]~18_combout ) # (\inst26|outputRegister[7][6]~q ) ) ) ) # ( !\inst26|outputRegister[5][6]~q  & ( \inst10|out[0]~16_combout  & ( 
// (\inst26|outputRegister[7][6]~q  & \inst10|out[1]~18_combout ) ) ) ) # ( \inst26|outputRegister[5][6]~q  & ( !\inst10|out[0]~16_combout  & ( (!\inst10|out[1]~18_combout  & (\inst26|outputRegister[4][6]~q )) # (\inst10|out[1]~18_combout  & 
// ((\inst26|outputRegister[6][6]~q ))) ) ) ) # ( !\inst26|outputRegister[5][6]~q  & ( !\inst10|out[0]~16_combout  & ( (!\inst10|out[1]~18_combout  & (\inst26|outputRegister[4][6]~q )) # (\inst10|out[1]~18_combout  & ((\inst26|outputRegister[6][6]~q ))) ) ) 
// )

	.dataa(!\inst26|outputRegister[4][6]~q ),
	.datab(!\inst26|outputRegister[7][6]~q ),
	.datac(!\inst26|outputRegister[6][6]~q ),
	.datad(!\inst10|out[1]~18_combout ),
	.datae(!\inst26|outputRegister[5][6]~q ),
	.dataf(!\inst10|out[0]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|Mux1~0 .extended_lut = "off";
defparam \inst26|Mux1~0 .lut_mask = 64'h550F550F0033FF33;
defparam \inst26|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N36
cyclonev_lcell_comb \inst14|out[6]~1 (
// Equation(s):
// \inst14|out[6]~1_combout  = ( \inst26|Mux1~1_combout  & ( (!\inst5|q[55]~DUPLICATE_q  & (((\inst7|Mux2~0_combout )))) # (\inst5|q[55]~DUPLICATE_q  & ((!\inst10|out[2]~14_combout ) # ((\inst26|Mux1~0_combout )))) ) ) # ( !\inst26|Mux1~1_combout  & ( 
// (!\inst5|q[55]~DUPLICATE_q  & (((\inst7|Mux2~0_combout )))) # (\inst5|q[55]~DUPLICATE_q  & (\inst10|out[2]~14_combout  & (\inst26|Mux1~0_combout ))) ) )

	.dataa(!\inst5|q[55]~DUPLICATE_q ),
	.datab(!\inst10|out[2]~14_combout ),
	.datac(!\inst26|Mux1~0_combout ),
	.datad(!\inst7|Mux2~0_combout ),
	.datae(gnd),
	.dataf(!\inst26|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14|out[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14|out[6]~1 .extended_lut = "off";
defparam \inst14|out[6]~1 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \inst14|out[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N38
dffeas \inst12|q[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst14|out[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|q[9] .is_wysiwyg = "true";
defparam \inst12|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y5_N59
dffeas \inst2|q[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|q [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|WideOr8~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|q[6] .is_wysiwyg = "true";
defparam \inst2|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N59
dffeas \inst5|q[44] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|q [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [44]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[44] .is_wysiwyg = "true";
defparam \inst5|q[44] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N56
dffeas \inst12|q[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst5|q [44]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|q[18] .is_wysiwyg = "true";
defparam \inst12|q[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N54
cyclonev_lcell_comb \inst13|out[6]~1 (
// Equation(s):
// \inst13|out[6]~1_combout  = ( \inst12|q [18] & ( \inst12|q [23] ) ) # ( \inst12|q [18] & ( !\inst12|q [23] & ( \inst12|q [9] ) ) ) # ( !\inst12|q [18] & ( !\inst12|q [23] & ( \inst12|q [9] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst12|q [9]),
	.datad(gnd),
	.datae(!\inst12|q [18]),
	.dataf(!\inst12|q [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|out[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|out[6]~1 .extended_lut = "off";
defparam \inst13|out[6]~1 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \inst13|out[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y5_N37
dffeas \inst4|outputRegister_rtl_0_bypass[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst13|out[6]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputRegister_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \inst4|outputRegister_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N36
cyclonev_lcell_comb \inst4|outputRegister~3 (
// Equation(s):
// \inst4|outputRegister~3_combout  = ( \inst4|outputRegister_rtl_0|auto_generated|ram_block1a6  & ( ((!\inst4|outputRegister~1_combout ) # (\inst4|outputRegister_rtl_0_bypass [13])) # (\inst4|outputRegister~0_combout ) ) ) # ( 
// !\inst4|outputRegister_rtl_0|auto_generated|ram_block1a6  & ( (!\inst4|outputRegister~0_combout  & (\inst4|outputRegister~1_combout  & \inst4|outputRegister_rtl_0_bypass [13])) ) )

	.dataa(gnd),
	.datab(!\inst4|outputRegister~0_combout ),
	.datac(!\inst4|outputRegister~1_combout ),
	.datad(!\inst4|outputRegister_rtl_0_bypass [13]),
	.datae(gnd),
	.dataf(!\inst4|outputRegister_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|outputRegister~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|outputRegister~3 .extended_lut = "off";
defparam \inst4|outputRegister~3 .lut_mask = 64'h000C000CF3FFF3FF;
defparam \inst4|outputRegister~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N50
dffeas \inst4|outputRegister_rtl_0_bypass[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst13|out[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputRegister_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \inst4|outputRegister_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N57
cyclonev_lcell_comb \inst4|outputRegister~7 (
// Equation(s):
// \inst4|outputRegister~7_combout  = (!\inst4|outputRegister~1_combout  & (((\inst4|outputRegister_rtl_0|auto_generated|ram_block1a2 )))) # (\inst4|outputRegister~1_combout  & ((!\inst4|outputRegister~0_combout  & (\inst4|outputRegister_rtl_0_bypass [9])) # 
// (\inst4|outputRegister~0_combout  & ((\inst4|outputRegister_rtl_0|auto_generated|ram_block1a2 )))))

	.dataa(!\inst4|outputRegister~1_combout ),
	.datab(!\inst4|outputRegister~0_combout ),
	.datac(!\inst4|outputRegister_rtl_0_bypass [9]),
	.datad(!\inst4|outputRegister_rtl_0|auto_generated|ram_block1a2 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|outputRegister~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|outputRegister~7 .extended_lut = "off";
defparam \inst4|outputRegister~7 .lut_mask = 64'h04BF04BF04BF04BF;
defparam \inst4|outputRegister~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y5_N25
dffeas \inst4|outputRegister_rtl_0_bypass[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst13|out[4]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputRegister_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \inst4|outputRegister_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N18
cyclonev_lcell_comb \inst4|outputRegister~5 (
// Equation(s):
// \inst4|outputRegister~5_combout  = (!\inst4|outputRegister~1_combout  & (((\inst4|outputRegister_rtl_0|auto_generated|ram_block1a4 )))) # (\inst4|outputRegister~1_combout  & ((!\inst4|outputRegister~0_combout  & (\inst4|outputRegister_rtl_0_bypass [11])) 
// # (\inst4|outputRegister~0_combout  & ((\inst4|outputRegister_rtl_0|auto_generated|ram_block1a4 )))))

	.dataa(!\inst4|outputRegister~1_combout ),
	.datab(!\inst4|outputRegister~0_combout ),
	.datac(!\inst4|outputRegister_rtl_0_bypass [11]),
	.datad(!\inst4|outputRegister_rtl_0|auto_generated|ram_block1a4 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|outputRegister~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|outputRegister~5 .extended_lut = "off";
defparam \inst4|outputRegister~5 .lut_mask = 64'h04BF04BF04BF04BF;
defparam \inst4|outputRegister~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N30
cyclonev_lcell_comb \inst4|outputRegister~6 (
// Equation(s):
// \inst4|outputRegister~6_combout  = (!\inst4|outputRegister~1_combout  & (((\inst4|outputRegister_rtl_0|auto_generated|ram_block1a3 )))) # (\inst4|outputRegister~1_combout  & ((!\inst4|outputRegister~0_combout  & ((\inst4|outputRegister_rtl_0_bypass 
// [10]))) # (\inst4|outputRegister~0_combout  & (\inst4|outputRegister_rtl_0|auto_generated|ram_block1a3 ))))

	.dataa(!\inst4|outputRegister~1_combout ),
	.datab(!\inst4|outputRegister~0_combout ),
	.datac(!\inst4|outputRegister_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\inst4|outputRegister_rtl_0_bypass [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|outputRegister~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|outputRegister~6 .extended_lut = "off";
defparam \inst4|outputRegister~6 .lut_mask = 64'h0B4F0B4F0B4F0B4F;
defparam \inst4|outputRegister~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N21
cyclonev_lcell_comb \inst4|outputRegister~2 (
// Equation(s):
// \inst4|outputRegister~2_combout  = ( \inst4|outputRegister_rtl_0_bypass [14] & ( ((\inst4|outputRegister~1_combout  & !\inst4|outputRegister~0_combout )) # (\inst4|outputRegister_rtl_0|auto_generated|ram_block1a7 ) ) ) # ( 
// !\inst4|outputRegister_rtl_0_bypass [14] & ( (\inst4|outputRegister_rtl_0|auto_generated|ram_block1a7  & ((!\inst4|outputRegister~1_combout ) # (\inst4|outputRegister~0_combout ))) ) )

	.dataa(!\inst4|outputRegister~1_combout ),
	.datab(!\inst4|outputRegister~0_combout ),
	.datac(gnd),
	.datad(!\inst4|outputRegister_rtl_0|auto_generated|ram_block1a7 ),
	.datae(gnd),
	.dataf(!\inst4|outputRegister_rtl_0_bypass [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|outputRegister~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|outputRegister~2 .extended_lut = "off";
defparam \inst4|outputRegister~2 .lut_mask = 64'h00BB00BB44FF44FF;
defparam \inst4|outputRegister~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N0
cyclonev_lcell_comb \inst4|outputRegister~4 (
// Equation(s):
// \inst4|outputRegister~4_combout  = ( \inst4|outputRegister_rtl_0_bypass [12] & ( \inst4|outputRegister_rtl_0|auto_generated|ram_block1a5  ) ) # ( !\inst4|outputRegister_rtl_0_bypass [12] & ( \inst4|outputRegister_rtl_0|auto_generated|ram_block1a5  & ( 
// (!\inst4|outputRegister~1_combout ) # (\inst4|outputRegister~0_combout ) ) ) ) # ( \inst4|outputRegister_rtl_0_bypass [12] & ( !\inst4|outputRegister_rtl_0|auto_generated|ram_block1a5  & ( (!\inst4|outputRegister~0_combout  & 
// \inst4|outputRegister~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\inst4|outputRegister~0_combout ),
	.datac(!\inst4|outputRegister~1_combout ),
	.datad(gnd),
	.datae(!\inst4|outputRegister_rtl_0_bypass [12]),
	.dataf(!\inst4|outputRegister_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|outputRegister~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|outputRegister~4 .extended_lut = "off";
defparam \inst4|outputRegister~4 .lut_mask = 64'h00000C0CF3F3FFFF;
defparam \inst4|outputRegister~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N42
cyclonev_lcell_comb \inst16~1 (
// Equation(s):
// \inst16~1_combout  = ( !\inst4|outputRegister~2_combout  & ( !\inst4|outputRegister~4_combout  & ( (!\inst4|outputRegister~3_combout  & (!\inst4|outputRegister~7_combout  & (!\inst4|outputRegister~5_combout  & !\inst4|outputRegister~6_combout ))) ) ) )

	.dataa(!\inst4|outputRegister~3_combout ),
	.datab(!\inst4|outputRegister~7_combout ),
	.datac(!\inst4|outputRegister~5_combout ),
	.datad(!\inst4|outputRegister~6_combout ),
	.datae(!\inst4|outputRegister~2_combout ),
	.dataf(!\inst4|outputRegister~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16~1 .extended_lut = "off";
defparam \inst16~1 .lut_mask = 64'h8000000000000000;
defparam \inst16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N24
cyclonev_lcell_comb \inst|q~9 (
// Equation(s):
// \inst|q~9_combout  = ( \inst12|q [23] & ( \inst|Add0~29_sumout  & ( \inst12|q[7]~DUPLICATE_q  ) ) ) # ( !\inst12|q [23] & ( \inst|Add0~29_sumout  ) ) # ( \inst12|q [23] & ( !\inst|Add0~29_sumout  & ( \inst12|q[7]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\inst12|q[7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst12|q [23]),
	.dataf(!\inst|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|q~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|q~9 .extended_lut = "off";
defparam \inst|q~9 .lut_mask = 64'h00003333FFFF3333;
defparam \inst|q~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N39
cyclonev_lcell_comb \inst|q~10 (
// Equation(s):
// \inst|q~10_combout  = ( \inst16~0_combout  & ( \inst|q~9_combout  & ( (!\inst1|WideOr9~0_combout  & ((!\inst16~1_combout  & (!\inst21~0_combout )) # (\inst16~1_combout  & ((!\inst21~1_combout ))))) ) ) ) # ( !\inst16~0_combout  & ( \inst|q~9_combout  & ( 
// (!\inst1|WideOr9~0_combout  & !\inst21~0_combout ) ) ) )

	.dataa(!\inst1|WideOr9~0_combout ),
	.datab(!\inst21~0_combout ),
	.datac(!\inst16~1_combout ),
	.datad(!\inst21~1_combout ),
	.datae(!\inst16~0_combout ),
	.dataf(!\inst|q~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|q~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|q~10 .extended_lut = "off";
defparam \inst|q~10 .lut_mask = 64'h0000000088888A80;
defparam \inst|q~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N41
dffeas \inst|q[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst|q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startTheProgram~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|q[4] .is_wysiwyg = "true";
defparam \inst|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N29
dffeas \inst2|q[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|q [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|WideOr8~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|q[4] .is_wysiwyg = "true";
defparam \inst2|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N23
dffeas \inst5|q[42] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|q [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [42]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[42] .is_wysiwyg = "true";
defparam \inst5|q[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N17
dffeas \inst12|q[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst5|q [42]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|q[16] .is_wysiwyg = "true";
defparam \inst12|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N8
dffeas \inst12|q[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst14|out[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|q[7] .is_wysiwyg = "true";
defparam \inst12|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N51
cyclonev_lcell_comb \inst13|out[4]~3 (
// Equation(s):
// \inst13|out[4]~3_combout  = ( \inst12|q [7] & ( (!\inst12|q [23]) # (\inst12|q [16]) ) ) # ( !\inst12|q [7] & ( (\inst12|q [16] & \inst12|q [23]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst12|q [16]),
	.datad(!\inst12|q [23]),
	.datae(gnd),
	.dataf(!\inst12|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|out[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|out[4]~3 .extended_lut = "off";
defparam \inst13|out[4]~3 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \inst13|out[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N2
dffeas \inst4|outputRegister_rtl_1_bypass[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst13|out[4]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|outputRegister_rtl_1_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_1_bypass[11] .is_wysiwyg = "true";
defparam \inst4|outputRegister_rtl_1_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N24
cyclonev_mlab_cell \inst4|outputRegister_rtl_1|auto_generated|ram_block1a4~FITTER_CREATED_MLAB_CELL0 (
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst12|q [11]),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain({\inst13|out[4]~3_combout }),
	.portaaddr({\inst9|out[2]~0_combout ,\inst9|out[1]~2_combout ,\inst9|out[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbaddr({\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF_q ,\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF_q ,
\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF_q }),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\inst4|outputRegister_rtl_1|auto_generated|ram_block1a4~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a4~FITTER_CREATED_MLAB_CELL0 .address_width = 3;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a4~FITTER_CREATED_MLAB_CELL0 .data_width = 1;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a4~FITTER_CREATED_MLAB_CELL0 .first_address = 0;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a4~FITTER_CREATED_MLAB_CELL0 .first_bit_number = 4;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a4~FITTER_CREATED_MLAB_CELL0 .last_address = 7;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a4~FITTER_CREATED_MLAB_CELL0 .logical_ram_depth = 8;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a4~FITTER_CREATED_MLAB_CELL0 .logical_ram_name = "registerfile:inst4|altsyncram:outputregister_rtl_1|altsyncram_edi1:auto_generated|altsyncram";
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a4~FITTER_CREATED_MLAB_CELL0 .logical_ram_width = 8;
defparam \inst4|outputRegister_rtl_1|auto_generated|ram_block1a4~FITTER_CREATED_MLAB_CELL0 .mixed_port_feed_through_mode = "dont care";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N36
cyclonev_lcell_comb \inst11|out[4]~6 (
// Equation(s):
// \inst11|out[4]~6_combout  = ( \inst12|q [7] & ( ((!\inst4|outputRegister~19_combout  & ((\inst4|outputRegister_rtl_1|auto_generated|ram_block1a4 ))) # (\inst4|outputRegister~19_combout  & (\inst4|outputRegister_rtl_1_bypass [11]))) # 
// (\inst22|FB[0]~4_combout ) ) ) # ( !\inst12|q [7] & ( (!\inst22|FB[0]~4_combout  & ((!\inst4|outputRegister~19_combout  & ((\inst4|outputRegister_rtl_1|auto_generated|ram_block1a4 ))) # (\inst4|outputRegister~19_combout  & 
// (\inst4|outputRegister_rtl_1_bypass [11])))) ) )

	.dataa(!\inst4|outputRegister_rtl_1_bypass [11]),
	.datab(!\inst4|outputRegister_rtl_1|auto_generated|ram_block1a4 ),
	.datac(!\inst22|FB[0]~4_combout ),
	.datad(!\inst4|outputRegister~19_combout ),
	.datae(gnd),
	.dataf(!\inst12|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|out[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|out[4]~6 .extended_lut = "off";
defparam \inst11|out[4]~6 .lut_mask = 64'h305030503F5F3F5F;
defparam \inst11|out[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N6
cyclonev_lcell_comb \inst26|outputRegister~11 (
// Equation(s):
// \inst26|outputRegister~11_combout  = ( \inst7|Mux4~0_combout  & ( \inst26|Mux3~2_combout  & ( (!\startTheProgram~input_o  & ((\inst11|out[4]~6_combout ) # (\inst22|FB[1]~1_combout ))) ) ) ) # ( !\inst7|Mux4~0_combout  & ( \inst26|Mux3~2_combout  & ( 
// (!\startTheProgram~input_o  & ((!\inst22|FB[1]~1_combout  & (\inst11|out[4]~6_combout )) # (\inst22|FB[1]~1_combout  & ((\inst5|q[55]~DUPLICATE_q ))))) ) ) ) # ( \inst7|Mux4~0_combout  & ( !\inst26|Mux3~2_combout  & ( (!\startTheProgram~input_o  & 
// ((!\inst22|FB[1]~1_combout  & (\inst11|out[4]~6_combout )) # (\inst22|FB[1]~1_combout  & ((!\inst5|q[55]~DUPLICATE_q ))))) ) ) ) # ( !\inst7|Mux4~0_combout  & ( !\inst26|Mux3~2_combout  & ( (!\inst22|FB[1]~1_combout  & (\inst11|out[4]~6_combout  & 
// !\startTheProgram~input_o )) ) ) )

	.dataa(!\inst22|FB[1]~1_combout ),
	.datab(!\inst11|out[4]~6_combout ),
	.datac(!\startTheProgram~input_o ),
	.datad(!\inst5|q[55]~DUPLICATE_q ),
	.datae(!\inst7|Mux4~0_combout ),
	.dataf(!\inst26|Mux3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister~11 .extended_lut = "off";
defparam \inst26|outputRegister~11 .lut_mask = 64'h2020702020707070;
defparam \inst26|outputRegister~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N0
cyclonev_lcell_comb \inst26|outputRegister[4][4]~feeder (
// Equation(s):
// \inst26|outputRegister[4][4]~feeder_combout  = ( \inst26|outputRegister~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst26|outputRegister~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister[4][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister[4][4]~feeder .extended_lut = "off";
defparam \inst26|outputRegister[4][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst26|outputRegister[4][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N2
dffeas \inst26|outputRegister[4][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst26|outputRegister[4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst26|outputRegister[4][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[4][4] .is_wysiwyg = "true";
defparam \inst26|outputRegister[4][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N54
cyclonev_lcell_comb \inst26|outputRegister[7][4]~feeder (
// Equation(s):
// \inst26|outputRegister[7][4]~feeder_combout  = ( \inst26|outputRegister~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst26|outputRegister~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister[7][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister[7][4]~feeder .extended_lut = "off";
defparam \inst26|outputRegister[7][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst26|outputRegister[7][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N55
dffeas \inst26|outputRegister[7][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst26|outputRegister[7][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst26|outputRegister[7][6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[7][4] .is_wysiwyg = "true";
defparam \inst26|outputRegister[7][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N42
cyclonev_lcell_comb \inst26|outputRegister[6][4]~feeder (
// Equation(s):
// \inst26|outputRegister[6][4]~feeder_combout  = \inst26|outputRegister~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst26|outputRegister~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister[6][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister[6][4]~feeder .extended_lut = "off";
defparam \inst26|outputRegister[6][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst26|outputRegister[6][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N43
dffeas \inst26|outputRegister[6][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst26|outputRegister[6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst26|outputRegister[6][4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[6][4] .is_wysiwyg = "true";
defparam \inst26|outputRegister[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y5_N8
dffeas \inst26|outputRegister[5][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst26|outputRegister~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst26|outputRegister[5][4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[5][4] .is_wysiwyg = "true";
defparam \inst26|outputRegister[5][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N6
cyclonev_lcell_comb \inst26|Mux3~0 (
// Equation(s):
// \inst26|Mux3~0_combout  = ( \inst26|outputRegister[5][4]~q  & ( \inst10|out[1]~18_combout  & ( (!\inst10|out[0]~16_combout  & ((\inst26|outputRegister[6][4]~q ))) # (\inst10|out[0]~16_combout  & (\inst26|outputRegister[7][4]~q )) ) ) ) # ( 
// !\inst26|outputRegister[5][4]~q  & ( \inst10|out[1]~18_combout  & ( (!\inst10|out[0]~16_combout  & ((\inst26|outputRegister[6][4]~q ))) # (\inst10|out[0]~16_combout  & (\inst26|outputRegister[7][4]~q )) ) ) ) # ( \inst26|outputRegister[5][4]~q  & ( 
// !\inst10|out[1]~18_combout  & ( (\inst10|out[0]~16_combout ) # (\inst26|outputRegister[4][4]~q ) ) ) ) # ( !\inst26|outputRegister[5][4]~q  & ( !\inst10|out[1]~18_combout  & ( (\inst26|outputRegister[4][4]~q  & !\inst10|out[0]~16_combout ) ) ) )

	.dataa(!\inst26|outputRegister[4][4]~q ),
	.datab(!\inst26|outputRegister[7][4]~q ),
	.datac(!\inst10|out[0]~16_combout ),
	.datad(!\inst26|outputRegister[6][4]~q ),
	.datae(!\inst26|outputRegister[5][4]~q ),
	.dataf(!\inst10|out[1]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|Mux3~0 .extended_lut = "off";
defparam \inst26|Mux3~0 .lut_mask = 64'h50505F5F03F303F3;
defparam \inst26|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N20
dffeas \inst26|outputRegister[1][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst26|outputRegister~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst26|outputRegister[1][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[1][4] .is_wysiwyg = "true";
defparam \inst26|outputRegister[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y5_N4
dffeas \inst26|outputRegister[3][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst26|outputRegister~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst26|outputRegister[3][3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[3][4] .is_wysiwyg = "true";
defparam \inst26|outputRegister[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N44
dffeas \inst26|outputRegister[2][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst26|outputRegister~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst26|outputRegister[2][6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[2][4] .is_wysiwyg = "true";
defparam \inst26|outputRegister[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N32
dffeas \inst26|outputRegister[0][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst26|outputRegister~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst26|outputRegister[0][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[0][4] .is_wysiwyg = "true";
defparam \inst26|outputRegister[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N30
cyclonev_lcell_comb \inst26|Mux3~1 (
// Equation(s):
// \inst26|Mux3~1_combout  = ( \inst26|outputRegister[0][4]~q  & ( \inst10|out[1]~18_combout  & ( (!\inst10|out[0]~16_combout  & ((\inst26|outputRegister[2][4]~q ))) # (\inst10|out[0]~16_combout  & (\inst26|outputRegister[3][4]~q )) ) ) ) # ( 
// !\inst26|outputRegister[0][4]~q  & ( \inst10|out[1]~18_combout  & ( (!\inst10|out[0]~16_combout  & ((\inst26|outputRegister[2][4]~q ))) # (\inst10|out[0]~16_combout  & (\inst26|outputRegister[3][4]~q )) ) ) ) # ( \inst26|outputRegister[0][4]~q  & ( 
// !\inst10|out[1]~18_combout  & ( (!\inst10|out[0]~16_combout ) # (\inst26|outputRegister[1][4]~q ) ) ) ) # ( !\inst26|outputRegister[0][4]~q  & ( !\inst10|out[1]~18_combout  & ( (\inst26|outputRegister[1][4]~q  & \inst10|out[0]~16_combout ) ) ) )

	.dataa(!\inst26|outputRegister[1][4]~q ),
	.datab(!\inst26|outputRegister[3][4]~q ),
	.datac(!\inst10|out[0]~16_combout ),
	.datad(!\inst26|outputRegister[2][4]~q ),
	.datae(!\inst26|outputRegister[0][4]~q ),
	.dataf(!\inst10|out[1]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|Mux3~1 .extended_lut = "off";
defparam \inst26|Mux3~1 .lut_mask = 64'h0505F5F503F303F3;
defparam \inst26|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N39
cyclonev_lcell_comb \inst26|Mux3~2 (
// Equation(s):
// \inst26|Mux3~2_combout  = ( \inst26|Mux3~1_combout  & ( (!\inst10|out[2]~14_combout ) # (\inst26|Mux3~0_combout ) ) ) # ( !\inst26|Mux3~1_combout  & ( (\inst26|Mux3~0_combout  & \inst10|out[2]~14_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst26|Mux3~0_combout ),
	.datad(!\inst10|out[2]~14_combout ),
	.datae(gnd),
	.dataf(!\inst26|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|Mux3~2 .extended_lut = "off";
defparam \inst26|Mux3~2 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \inst26|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N9
cyclonev_lcell_comb \inst11|out[4]~7 (
// Equation(s):
// \inst11|out[4]~7_combout  = ( \inst26|Mux3~2_combout  & ( (!\inst22|FB[1]~1_combout  & (((\inst11|out[4]~6_combout )))) # (\inst22|FB[1]~1_combout  & (((\inst7|Mux4~0_combout )) # (\inst5|q[55]~DUPLICATE_q ))) ) ) # ( !\inst26|Mux3~2_combout  & ( 
// (!\inst22|FB[1]~1_combout  & (((\inst11|out[4]~6_combout )))) # (\inst22|FB[1]~1_combout  & (!\inst5|q[55]~DUPLICATE_q  & (\inst7|Mux4~0_combout ))) ) )

	.dataa(!\inst5|q[55]~DUPLICATE_q ),
	.datab(!\inst7|Mux4~0_combout ),
	.datac(!\inst22|FB[1]~1_combout ),
	.datad(!\inst11|out[4]~6_combout ),
	.datae(gnd),
	.dataf(!\inst26|Mux3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|out[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|out[4]~7 .extended_lut = "off";
defparam \inst11|out[4]~7 .lut_mask = 64'h02F202F207F707F7;
defparam \inst11|out[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N11
dffeas \inst5|q[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst11|out[4]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[26] .is_wysiwyg = "true";
defparam \inst5|q[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N0
cyclonev_lcell_comb \inst7|Mux4~0 (
// Equation(s):
// \inst7|Mux4~0_combout  = ( \inst5|q [53] & ( \inst5|q[48]~DUPLICATE_q  & ( (!\inst5|q [49] & ((\inst5|q [34]))) # (\inst5|q [49] & (\inst7|Add1~13_sumout )) ) ) ) # ( !\inst5|q [53] & ( \inst5|q[48]~DUPLICATE_q  & ( (!\inst5|q [49] & (((\inst5|q [34]) # 
// (\inst5|q [26])))) # (\inst5|q [49] & (\inst7|Add1~13_sumout )) ) ) ) # ( \inst5|q [53] & ( !\inst5|q[48]~DUPLICATE_q  & ( (\inst5|q [34] & \inst5|q [49]) ) ) ) # ( !\inst5|q [53] & ( !\inst5|q[48]~DUPLICATE_q  & ( (!\inst5|q [26] & (\inst5|q [34] & 
// \inst5|q [49])) # (\inst5|q [26] & (!\inst5|q [34] $ (!\inst5|q [49]))) ) ) )

	.dataa(!\inst7|Add1~13_sumout ),
	.datab(!\inst5|q [26]),
	.datac(!\inst5|q [34]),
	.datad(!\inst5|q [49]),
	.datae(!\inst5|q [53]),
	.dataf(!\inst5|q[48]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|Mux4~0 .extended_lut = "off";
defparam \inst7|Mux4~0 .lut_mask = 64'h033C000F3F550F55;
defparam \inst7|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N6
cyclonev_lcell_comb \inst14|out[4]~3 (
// Equation(s):
// \inst14|out[4]~3_combout  = ( \inst26|Mux3~1_combout  & ( (!\inst5|q[55]~DUPLICATE_q  & (\inst7|Mux4~0_combout )) # (\inst5|q[55]~DUPLICATE_q  & (((!\inst10|out[2]~14_combout ) # (\inst26|Mux3~0_combout )))) ) ) # ( !\inst26|Mux3~1_combout  & ( 
// (!\inst5|q[55]~DUPLICATE_q  & (\inst7|Mux4~0_combout )) # (\inst5|q[55]~DUPLICATE_q  & (((\inst26|Mux3~0_combout  & \inst10|out[2]~14_combout )))) ) )

	.dataa(!\inst5|q[55]~DUPLICATE_q ),
	.datab(!\inst7|Mux4~0_combout ),
	.datac(!\inst26|Mux3~0_combout ),
	.datad(!\inst10|out[2]~14_combout ),
	.datae(gnd),
	.dataf(!\inst26|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14|out[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14|out[4]~3 .extended_lut = "off";
defparam \inst14|out[4]~3 .lut_mask = 64'h2227222777277727;
defparam \inst14|out[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N7
dffeas \inst12|q[7]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst14|out[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|q[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|q[7]~DUPLICATE .is_wysiwyg = "true";
defparam \inst12|q[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N24
cyclonev_lcell_comb \inst10|out[4]~9 (
// Equation(s):
// \inst10|out[4]~9_combout  = ( \inst4|outputRegister_rtl_0_bypass [11] & ( \inst4|outputRegister_rtl_0|auto_generated|ram_block1a4  & ( (!\inst22|FA[0]~4_combout ) # (\inst12|q[7]~DUPLICATE_q ) ) ) ) # ( !\inst4|outputRegister_rtl_0_bypass [11] & ( 
// \inst4|outputRegister_rtl_0|auto_generated|ram_block1a4  & ( (!\inst22|FA[0]~4_combout  & (!\inst4|outputRegister~20_combout )) # (\inst22|FA[0]~4_combout  & ((\inst12|q[7]~DUPLICATE_q ))) ) ) ) # ( \inst4|outputRegister_rtl_0_bypass [11] & ( 
// !\inst4|outputRegister_rtl_0|auto_generated|ram_block1a4  & ( (!\inst22|FA[0]~4_combout  & (\inst4|outputRegister~20_combout )) # (\inst22|FA[0]~4_combout  & ((\inst12|q[7]~DUPLICATE_q ))) ) ) ) # ( !\inst4|outputRegister_rtl_0_bypass [11] & ( 
// !\inst4|outputRegister_rtl_0|auto_generated|ram_block1a4  & ( (\inst22|FA[0]~4_combout  & \inst12|q[7]~DUPLICATE_q ) ) ) )

	.dataa(!\inst4|outputRegister~20_combout ),
	.datab(!\inst22|FA[0]~4_combout ),
	.datac(!\inst12|q[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\inst4|outputRegister_rtl_0_bypass [11]),
	.dataf(!\inst4|outputRegister_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst10|out[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst10|out[4]~9 .extended_lut = "off";
defparam \inst10|out[4]~9 .lut_mask = 64'h030347478B8BCFCF;
defparam \inst10|out[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N45
cyclonev_lcell_comb \inst10|out[4]~10 (
// Equation(s):
// \inst10|out[4]~10_combout  = ( \inst26|Mux3~2_combout  & ( (!\inst22|FA[1]~2_combout  & (((\inst10|out[4]~9_combout )))) # (\inst22|FA[1]~2_combout  & (((\inst7|Mux4~0_combout )) # (\inst5|q[55]~DUPLICATE_q ))) ) ) # ( !\inst26|Mux3~2_combout  & ( 
// (!\inst22|FA[1]~2_combout  & (((\inst10|out[4]~9_combout )))) # (\inst22|FA[1]~2_combout  & (!\inst5|q[55]~DUPLICATE_q  & ((\inst7|Mux4~0_combout )))) ) )

	.dataa(!\inst22|FA[1]~2_combout ),
	.datab(!\inst5|q[55]~DUPLICATE_q ),
	.datac(!\inst10|out[4]~9_combout ),
	.datad(!\inst7|Mux4~0_combout ),
	.datae(gnd),
	.dataf(!\inst26|Mux3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst10|out[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst10|out[4]~10 .extended_lut = "off";
defparam \inst10|out[4]~10 .lut_mask = 64'h0A4E0A4E1B5F1B5F;
defparam \inst10|out[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N51
cyclonev_lcell_comb \inst26|Decoder0~1 (
// Equation(s):
// \inst26|Decoder0~1_combout  = ( !\inst10|out[6]~6_combout  & ( (!\inst10|out[4]~10_combout  & (!\inst10|out[5]~8_combout  & (\inst26|Decoder0~0_combout  & !\inst10|out[7]~4_combout ))) ) )

	.dataa(!\inst10|out[4]~10_combout ),
	.datab(!\inst10|out[5]~8_combout ),
	.datac(!\inst26|Decoder0~0_combout ),
	.datad(!\inst10|out[7]~4_combout ),
	.datae(gnd),
	.dataf(!\inst10|out[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|Decoder0~1 .extended_lut = "off";
defparam \inst26|Decoder0~1 .lut_mask = 64'h0800080000000000;
defparam \inst26|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N3
cyclonev_lcell_comb \inst26|outputRegister[2][6]~5 (
// Equation(s):
// \inst26|outputRegister[2][6]~5_combout  = ( \inst26|Decoder0~1_combout  & ( ((\inst10|out[1]~18_combout  & (!\inst10|out[2]~14_combout  & !\inst10|out[0]~16_combout ))) # (\startTheProgram~input_o ) ) ) # ( !\inst26|Decoder0~1_combout  & ( 
// \startTheProgram~input_o  ) )

	.dataa(!\startTheProgram~input_o ),
	.datab(!\inst10|out[1]~18_combout ),
	.datac(!\inst10|out[2]~14_combout ),
	.datad(!\inst10|out[0]~16_combout ),
	.datae(gnd),
	.dataf(!\inst26|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister[2][6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister[2][6]~5 .extended_lut = "off";
defparam \inst26|outputRegister[2][6]~5 .lut_mask = 64'h5555555575557555;
defparam \inst26|outputRegister[2][6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N13
dffeas \inst26|outputRegister[2][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst26|outputRegister~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst26|outputRegister[2][6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[2][3] .is_wysiwyg = "true";
defparam \inst26|outputRegister[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N49
dffeas \inst26|outputRegister[1][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst26|outputRegister~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst26|outputRegister[1][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[1][3] .is_wysiwyg = "true";
defparam \inst26|outputRegister[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N34
dffeas \inst26|outputRegister[0][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst26|outputRegister~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst26|outputRegister[0][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[0][3] .is_wysiwyg = "true";
defparam \inst26|outputRegister[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y5_N2
dffeas \inst26|outputRegister[3][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst26|outputRegister~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst26|outputRegister[3][3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[3][3] .is_wysiwyg = "true";
defparam \inst26|outputRegister[3][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N0
cyclonev_lcell_comb \inst26|Mux4~1 (
// Equation(s):
// \inst26|Mux4~1_combout  = ( \inst26|outputRegister[3][3]~q  & ( \inst10|out[1]~18_combout  & ( (\inst10|out[0]~16_combout ) # (\inst26|outputRegister[2][3]~q ) ) ) ) # ( !\inst26|outputRegister[3][3]~q  & ( \inst10|out[1]~18_combout  & ( 
// (\inst26|outputRegister[2][3]~q  & !\inst10|out[0]~16_combout ) ) ) ) # ( \inst26|outputRegister[3][3]~q  & ( !\inst10|out[1]~18_combout  & ( (!\inst10|out[0]~16_combout  & ((\inst26|outputRegister[0][3]~q ))) # (\inst10|out[0]~16_combout  & 
// (\inst26|outputRegister[1][3]~q )) ) ) ) # ( !\inst26|outputRegister[3][3]~q  & ( !\inst10|out[1]~18_combout  & ( (!\inst10|out[0]~16_combout  & ((\inst26|outputRegister[0][3]~q ))) # (\inst10|out[0]~16_combout  & (\inst26|outputRegister[1][3]~q )) ) ) )

	.dataa(!\inst26|outputRegister[2][3]~q ),
	.datab(!\inst26|outputRegister[1][3]~q ),
	.datac(!\inst10|out[0]~16_combout ),
	.datad(!\inst26|outputRegister[0][3]~q ),
	.datae(!\inst26|outputRegister[3][3]~q ),
	.dataf(!\inst10|out[1]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|Mux4~1 .extended_lut = "off";
defparam \inst26|Mux4~1 .lut_mask = 64'h03F303F350505F5F;
defparam \inst26|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N3
cyclonev_lcell_comb \inst26|outputRegister[4][3]~feeder (
// Equation(s):
// \inst26|outputRegister[4][3]~feeder_combout  = ( \inst26|outputRegister~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst26|outputRegister~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister[4][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister[4][3]~feeder .extended_lut = "off";
defparam \inst26|outputRegister[4][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst26|outputRegister[4][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N4
dffeas \inst26|outputRegister[4][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst26|outputRegister[4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst26|outputRegister[4][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[4][3] .is_wysiwyg = "true";
defparam \inst26|outputRegister[4][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N45
cyclonev_lcell_comb \inst26|outputRegister[6][3]~feeder (
// Equation(s):
// \inst26|outputRegister[6][3]~feeder_combout  = ( \inst26|outputRegister~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst26|outputRegister~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister[6][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister[6][3]~feeder .extended_lut = "off";
defparam \inst26|outputRegister[6][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst26|outputRegister[6][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N46
dffeas \inst26|outputRegister[6][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst26|outputRegister[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst26|outputRegister[6][4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[6][3] .is_wysiwyg = "true";
defparam \inst26|outputRegister[6][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N57
cyclonev_lcell_comb \inst26|outputRegister[7][3]~feeder (
// Equation(s):
// \inst26|outputRegister[7][3]~feeder_combout  = ( \inst26|outputRegister~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst26|outputRegister~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister[7][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister[7][3]~feeder .extended_lut = "off";
defparam \inst26|outputRegister[7][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst26|outputRegister[7][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N58
dffeas \inst26|outputRegister[7][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst26|outputRegister[7][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst26|outputRegister[7][6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[7][3] .is_wysiwyg = "true";
defparam \inst26|outputRegister[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y5_N14
dffeas \inst26|outputRegister[5][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst26|outputRegister~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst26|outputRegister[5][4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[5][3] .is_wysiwyg = "true";
defparam \inst26|outputRegister[5][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N12
cyclonev_lcell_comb \inst26|Mux4~0 (
// Equation(s):
// \inst26|Mux4~0_combout  = ( \inst26|outputRegister[5][3]~q  & ( \inst10|out[1]~18_combout  & ( (!\inst10|out[0]~16_combout  & (\inst26|outputRegister[6][3]~q )) # (\inst10|out[0]~16_combout  & ((\inst26|outputRegister[7][3]~q ))) ) ) ) # ( 
// !\inst26|outputRegister[5][3]~q  & ( \inst10|out[1]~18_combout  & ( (!\inst10|out[0]~16_combout  & (\inst26|outputRegister[6][3]~q )) # (\inst10|out[0]~16_combout  & ((\inst26|outputRegister[7][3]~q ))) ) ) ) # ( \inst26|outputRegister[5][3]~q  & ( 
// !\inst10|out[1]~18_combout  & ( (\inst10|out[0]~16_combout ) # (\inst26|outputRegister[4][3]~q ) ) ) ) # ( !\inst26|outputRegister[5][3]~q  & ( !\inst10|out[1]~18_combout  & ( (\inst26|outputRegister[4][3]~q  & !\inst10|out[0]~16_combout ) ) ) )

	.dataa(!\inst26|outputRegister[4][3]~q ),
	.datab(!\inst26|outputRegister[6][3]~q ),
	.datac(!\inst10|out[0]~16_combout ),
	.datad(!\inst26|outputRegister[7][3]~q ),
	.datae(!\inst26|outputRegister[5][3]~q ),
	.dataf(!\inst10|out[1]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|Mux4~0 .extended_lut = "off";
defparam \inst26|Mux4~0 .lut_mask = 64'h50505F5F303F303F;
defparam \inst26|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N51
cyclonev_lcell_comb \inst26|Mux4~2 (
// Equation(s):
// \inst26|Mux4~2_combout  = ( \inst26|Mux4~0_combout  & ( (\inst26|Mux4~1_combout ) # (\inst10|out[2]~14_combout ) ) ) # ( !\inst26|Mux4~0_combout  & ( (!\inst10|out[2]~14_combout  & \inst26|Mux4~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst10|out[2]~14_combout ),
	.datad(!\inst26|Mux4~1_combout ),
	.datae(gnd),
	.dataf(!\inst26|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|Mux4~2 .extended_lut = "off";
defparam \inst26|Mux4~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \inst26|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N51
cyclonev_lcell_comb \inst11|out[3]~9 (
// Equation(s):
// \inst11|out[3]~9_combout  = ( \inst26|Mux4~2_combout  & ( \inst7|Mux5~0_combout  & ( (\inst22|FB[1]~1_combout ) # (\inst11|out[3]~8_combout ) ) ) ) # ( !\inst26|Mux4~2_combout  & ( \inst7|Mux5~0_combout  & ( (!\inst22|FB[1]~1_combout  & 
// ((\inst11|out[3]~8_combout ))) # (\inst22|FB[1]~1_combout  & (!\inst5|q [55])) ) ) ) # ( \inst26|Mux4~2_combout  & ( !\inst7|Mux5~0_combout  & ( (!\inst22|FB[1]~1_combout  & ((\inst11|out[3]~8_combout ))) # (\inst22|FB[1]~1_combout  & (\inst5|q [55])) ) ) 
// ) # ( !\inst26|Mux4~2_combout  & ( !\inst7|Mux5~0_combout  & ( (\inst11|out[3]~8_combout  & !\inst22|FB[1]~1_combout ) ) ) )

	.dataa(!\inst5|q [55]),
	.datab(!\inst11|out[3]~8_combout ),
	.datac(!\inst22|FB[1]~1_combout ),
	.datad(gnd),
	.datae(!\inst26|Mux4~2_combout ),
	.dataf(!\inst7|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|out[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|out[3]~9 .extended_lut = "off";
defparam \inst11|out[3]~9 .lut_mask = 64'h303035353A3A3F3F;
defparam \inst11|out[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N52
dffeas \inst5|q[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst11|out[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[25] .is_wysiwyg = "true";
defparam \inst5|q[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N21
cyclonev_lcell_comb \inst23|out[3]~0 (
// Equation(s):
// \inst23|out[3]~0_combout  = ( \inst5|q [25] & ( (!\inst5|q [53]) # (\inst5|q [11]) ) ) # ( !\inst5|q [25] & ( (\inst5|q [53] & \inst5|q [11]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|q [53]),
	.datad(!\inst5|q [11]),
	.datae(gnd),
	.dataf(!\inst5|q [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst23|out[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst23|out[3]~0 .extended_lut = "off";
defparam \inst23|out[3]~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \inst23|out[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N12
cyclonev_lcell_comb \inst7|Mux5~0 (
// Equation(s):
// \inst7|Mux5~0_combout  = ( \inst7|Add1~17_sumout  & ( \inst5|q [33] & ( (!\inst5|q [49] $ (!\inst23|out[3]~0_combout )) # (\inst5|q[48]~DUPLICATE_q ) ) ) ) # ( !\inst7|Add1~17_sumout  & ( \inst5|q [33] & ( !\inst5|q [49] $ (((!\inst5|q[48]~DUPLICATE_q  & 
// !\inst23|out[3]~0_combout ))) ) ) ) # ( \inst7|Add1~17_sumout  & ( !\inst5|q [33] & ( (!\inst5|q [49] & (\inst5|q[48]~DUPLICATE_q  & \inst23|out[3]~0_combout )) # (\inst5|q [49] & ((\inst23|out[3]~0_combout ) # (\inst5|q[48]~DUPLICATE_q ))) ) ) ) # ( 
// !\inst7|Add1~17_sumout  & ( !\inst5|q [33] & ( (\inst23|out[3]~0_combout  & (!\inst5|q [49] $ (!\inst5|q[48]~DUPLICATE_q ))) ) ) )

	.dataa(gnd),
	.datab(!\inst5|q [49]),
	.datac(!\inst5|q[48]~DUPLICATE_q ),
	.datad(!\inst23|out[3]~0_combout ),
	.datae(!\inst7|Add1~17_sumout ),
	.dataf(!\inst5|q [33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|Mux5~0 .extended_lut = "off";
defparam \inst7|Mux5~0 .lut_mask = 64'h003C033F3CCC3FCF;
defparam \inst7|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N30
cyclonev_lcell_comb \inst14|out[3]~4 (
// Equation(s):
// \inst14|out[3]~4_combout  = ( \inst26|Mux4~1_combout  & ( \inst10|out[2]~14_combout  & ( (!\inst5|q [55] & (\inst7|Mux5~0_combout )) # (\inst5|q [55] & ((\inst26|Mux4~0_combout ))) ) ) ) # ( !\inst26|Mux4~1_combout  & ( \inst10|out[2]~14_combout  & ( 
// (!\inst5|q [55] & (\inst7|Mux5~0_combout )) # (\inst5|q [55] & ((\inst26|Mux4~0_combout ))) ) ) ) # ( \inst26|Mux4~1_combout  & ( !\inst10|out[2]~14_combout  & ( (\inst7|Mux5~0_combout ) # (\inst5|q [55]) ) ) ) # ( !\inst26|Mux4~1_combout  & ( 
// !\inst10|out[2]~14_combout  & ( (!\inst5|q [55] & \inst7|Mux5~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\inst5|q [55]),
	.datac(!\inst7|Mux5~0_combout ),
	.datad(!\inst26|Mux4~0_combout ),
	.datae(!\inst26|Mux4~1_combout ),
	.dataf(!\inst10|out[2]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14|out[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14|out[3]~4 .extended_lut = "off";
defparam \inst14|out[3]~4 .lut_mask = 64'h0C0C3F3F0C3F0C3F;
defparam \inst14|out[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N31
dffeas \inst12|q[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst14|out[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|q[6] .is_wysiwyg = "true";
defparam \inst12|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N3
cyclonev_lcell_comb \inst|q[0]~0 (
// Equation(s):
// \inst|q[0]~0_combout  = ( \inst21~0_combout  & ( \inst16~1_combout  & ( (!\inst1|WideOr9~0_combout  & (\inst16~0_combout  & !\inst21~1_combout )) ) ) ) # ( !\inst21~0_combout  & ( \inst16~1_combout  & ( (!\inst1|WideOr9~0_combout  & ((!\inst16~0_combout ) 
// # (!\inst21~1_combout ))) ) ) ) # ( !\inst21~0_combout  & ( !\inst16~1_combout  & ( !\inst1|WideOr9~0_combout  ) ) )

	.dataa(!\inst1|WideOr9~0_combout ),
	.datab(!\inst16~0_combout ),
	.datac(gnd),
	.datad(!\inst21~1_combout ),
	.datae(!\inst21~0_combout ),
	.dataf(!\inst16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|q[0]~0 .extended_lut = "off";
defparam \inst|q[0]~0 .lut_mask = 64'hAAAA0000AA882200;
defparam \inst|q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N57
cyclonev_lcell_comb \inst|q~4 (
// Equation(s):
// \inst|q~4_combout  = ( \inst12|q [23] & ( \inst|q[0]~0_combout  & ( (!\startTheProgram~input_o  & \inst12|q [6]) ) ) ) # ( !\inst12|q [23] & ( \inst|q[0]~0_combout  & ( (!\startTheProgram~input_o  & \inst|Add0~13_sumout ) ) ) ) # ( \inst12|q [23] & ( 
// !\inst|q[0]~0_combout  & ( (!\startTheProgram~input_o  & \inst2|q [11]) ) ) ) # ( !\inst12|q [23] & ( !\inst|q[0]~0_combout  & ( (!\startTheProgram~input_o  & \inst2|q [11]) ) ) )

	.dataa(!\startTheProgram~input_o ),
	.datab(!\inst|Add0~13_sumout ),
	.datac(!\inst12|q [6]),
	.datad(!\inst2|q [11]),
	.datae(!\inst12|q [23]),
	.dataf(!\inst|q[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|q~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|q~4 .extended_lut = "off";
defparam \inst|q~4 .lut_mask = 64'h00AA00AA22220A0A;
defparam \inst|q~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N59
dffeas \inst|q[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst|q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|q[3] .is_wysiwyg = "true";
defparam \inst|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N6
cyclonev_lcell_comb \inst25|Mux9~0 (
// Equation(s):
// \inst25|Mux9~0_combout  = (!\inst|q [2] & (\inst|q [1] & (!\inst|q [0] $ (\inst|q [3])))) # (\inst|q [2] & (\inst|q [3] & ((\inst|q [0]) # (\inst|q [1]))))

	.dataa(!\inst|q [2]),
	.datab(!\inst|q [1]),
	.datac(!\inst|q [0]),
	.datad(!\inst|q [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst25|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst25|Mux9~0 .extended_lut = "off";
defparam \inst25|Mux9~0 .lut_mask = 64'h2017201720172017;
defparam \inst25|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N0
cyclonev_lcell_comb \inst2|q~5 (
// Equation(s):
// \inst2|q~5_combout  = ( !\inst1|WideOr8~0_combout  & ( !\inst25|Mux9~0_combout  ) )

	.dataa(gnd),
	.datab(!\inst25|Mux9~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst1|WideOr8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|q~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|q~5 .extended_lut = "off";
defparam \inst2|q~5 .lut_mask = 64'hCCCCCCCC00000000;
defparam \inst2|q~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N49
dffeas \inst2|q[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|q[14] .is_wysiwyg = "true";
defparam \inst2|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N45
cyclonev_lcell_comb \inst22|FB[1]~1 (
// Equation(s):
// \inst22|FB[1]~1_combout  = ( \inst15|out[1]~0_combout  & ( (\inst2|q [14] & (\inst22|FB[1]~0_combout  & \inst22|FA[1]~0_combout )) ) ) # ( !\inst15|out[1]~0_combout  & ( (!\inst2|q [14] & (\inst22|FB[1]~0_combout  & \inst22|FA[1]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\inst2|q [14]),
	.datac(!\inst22|FB[1]~0_combout ),
	.datad(!\inst22|FA[1]~0_combout ),
	.datae(gnd),
	.dataf(!\inst15|out[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst22|FB[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst22|FB[1]~1 .extended_lut = "off";
defparam \inst22|FB[1]~1 .lut_mask = 64'h000C000C00030003;
defparam \inst22|FB[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N54
cyclonev_lcell_comb \inst26|outputRegister~15 (
// Equation(s):
// \inst26|outputRegister~15_combout  = ( \inst7|Mux8~0_combout  & ( \inst26|Mux7~2_combout  & ( ((\startTheProgram~input_o ) # (\inst11|out[0]~14_combout )) # (\inst22|FB[1]~1_combout ) ) ) ) # ( !\inst7|Mux8~0_combout  & ( \inst26|Mux7~2_combout  & ( 
// ((!\inst22|FB[1]~1_combout  & ((\inst11|out[0]~14_combout ))) # (\inst22|FB[1]~1_combout  & (\inst5|q[55]~DUPLICATE_q ))) # (\startTheProgram~input_o ) ) ) ) # ( \inst7|Mux8~0_combout  & ( !\inst26|Mux7~2_combout  & ( ((!\inst22|FB[1]~1_combout  & 
// ((\inst11|out[0]~14_combout ))) # (\inst22|FB[1]~1_combout  & (!\inst5|q[55]~DUPLICATE_q ))) # (\startTheProgram~input_o ) ) ) ) # ( !\inst7|Mux8~0_combout  & ( !\inst26|Mux7~2_combout  & ( ((!\inst22|FB[1]~1_combout  & \inst11|out[0]~14_combout )) # 
// (\startTheProgram~input_o ) ) ) )

	.dataa(!\inst22|FB[1]~1_combout ),
	.datab(!\inst5|q[55]~DUPLICATE_q ),
	.datac(!\inst11|out[0]~14_combout ),
	.datad(!\startTheProgram~input_o ),
	.datae(!\inst7|Mux8~0_combout ),
	.dataf(!\inst26|Mux7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister~15 .extended_lut = "off";
defparam \inst26|outputRegister~15 .lut_mask = 64'h0AFF4EFF1BFF5FFF;
defparam \inst26|outputRegister~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N53
dffeas \inst26|outputRegister[2][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst26|outputRegister~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst26|outputRegister[2][6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[2][0] .is_wysiwyg = "true";
defparam \inst26|outputRegister[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N14
dffeas \inst26|outputRegister[3][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst26|outputRegister~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst26|outputRegister[3][3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[3][0] .is_wysiwyg = "true";
defparam \inst26|outputRegister[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N57
cyclonev_lcell_comb \inst26|outputRegister[0][0]~feeder (
// Equation(s):
// \inst26|outputRegister[0][0]~feeder_combout  = ( \inst26|outputRegister~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst26|outputRegister~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister[0][0]~feeder .extended_lut = "off";
defparam \inst26|outputRegister[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst26|outputRegister[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N59
dffeas \inst26|outputRegister[0][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst26|outputRegister[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst26|outputRegister[0][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[0][0] .is_wysiwyg = "true";
defparam \inst26|outputRegister[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N35
dffeas \inst26|outputRegister[1][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst26|outputRegister~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst26|outputRegister[1][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[1][0] .is_wysiwyg = "true";
defparam \inst26|outputRegister[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N15
cyclonev_lcell_comb \inst26|Mux7~1 (
// Equation(s):
// \inst26|Mux7~1_combout  = ( \inst26|outputRegister[0][0]~q  & ( \inst26|outputRegister[1][0]~q  & ( (!\inst10|out[1]~18_combout ) # ((!\inst10|out[0]~16_combout  & (\inst26|outputRegister[2][0]~q )) # (\inst10|out[0]~16_combout  & 
// ((\inst26|outputRegister[3][0]~q )))) ) ) ) # ( !\inst26|outputRegister[0][0]~q  & ( \inst26|outputRegister[1][0]~q  & ( (!\inst10|out[1]~18_combout  & (((\inst10|out[0]~16_combout )))) # (\inst10|out[1]~18_combout  & ((!\inst10|out[0]~16_combout  & 
// (\inst26|outputRegister[2][0]~q )) # (\inst10|out[0]~16_combout  & ((\inst26|outputRegister[3][0]~q ))))) ) ) ) # ( \inst26|outputRegister[0][0]~q  & ( !\inst26|outputRegister[1][0]~q  & ( (!\inst10|out[1]~18_combout  & (((!\inst10|out[0]~16_combout )))) 
// # (\inst10|out[1]~18_combout  & ((!\inst10|out[0]~16_combout  & (\inst26|outputRegister[2][0]~q )) # (\inst10|out[0]~16_combout  & ((\inst26|outputRegister[3][0]~q ))))) ) ) ) # ( !\inst26|outputRegister[0][0]~q  & ( !\inst26|outputRegister[1][0]~q  & ( 
// (\inst10|out[1]~18_combout  & ((!\inst10|out[0]~16_combout  & (\inst26|outputRegister[2][0]~q )) # (\inst10|out[0]~16_combout  & ((\inst26|outputRegister[3][0]~q ))))) ) ) )

	.dataa(!\inst26|outputRegister[2][0]~q ),
	.datab(!\inst10|out[1]~18_combout ),
	.datac(!\inst26|outputRegister[3][0]~q ),
	.datad(!\inst10|out[0]~16_combout ),
	.datae(!\inst26|outputRegister[0][0]~q ),
	.dataf(!\inst26|outputRegister[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|Mux7~1 .extended_lut = "off";
defparam \inst26|Mux7~1 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \inst26|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N17
dffeas \inst26|outputRegister[6][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst26|outputRegister~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst26|outputRegister[6][4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[6][0] .is_wysiwyg = "true";
defparam \inst26|outputRegister[6][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N51
cyclonev_lcell_comb \inst26|outputRegister[7][0]~feeder (
// Equation(s):
// \inst26|outputRegister[7][0]~feeder_combout  = ( \inst26|outputRegister~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst26|outputRegister~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister[7][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister[7][0]~feeder .extended_lut = "off";
defparam \inst26|outputRegister[7][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst26|outputRegister[7][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N53
dffeas \inst26|outputRegister[7][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst26|outputRegister[7][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst26|outputRegister[7][6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[7][0] .is_wysiwyg = "true";
defparam \inst26|outputRegister[7][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N6
cyclonev_lcell_comb \inst26|outputRegister[4][0]~feeder (
// Equation(s):
// \inst26|outputRegister[4][0]~feeder_combout  = ( \inst26|outputRegister~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst26|outputRegister~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister[4][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister[4][0]~feeder .extended_lut = "off";
defparam \inst26|outputRegister[4][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst26|outputRegister[4][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N7
dffeas \inst26|outputRegister[4][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst26|outputRegister[4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst26|outputRegister[4][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[4][0] .is_wysiwyg = "true";
defparam \inst26|outputRegister[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N26
dffeas \inst26|outputRegister[5][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst26|outputRegister~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst26|outputRegister[5][4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[5][0] .is_wysiwyg = "true";
defparam \inst26|outputRegister[5][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N27
cyclonev_lcell_comb \inst26|Mux7~0 (
// Equation(s):
// \inst26|Mux7~0_combout  = ( \inst26|outputRegister[4][0]~q  & ( \inst26|outputRegister[5][0]~q  & ( (!\inst10|out[1]~18_combout ) # ((!\inst10|out[0]~16_combout  & (\inst26|outputRegister[6][0]~q )) # (\inst10|out[0]~16_combout  & 
// ((\inst26|outputRegister[7][0]~q )))) ) ) ) # ( !\inst26|outputRegister[4][0]~q  & ( \inst26|outputRegister[5][0]~q  & ( (!\inst10|out[0]~16_combout  & (\inst26|outputRegister[6][0]~q  & ((\inst10|out[1]~18_combout )))) # (\inst10|out[0]~16_combout  & 
// (((!\inst10|out[1]~18_combout ) # (\inst26|outputRegister[7][0]~q )))) ) ) ) # ( \inst26|outputRegister[4][0]~q  & ( !\inst26|outputRegister[5][0]~q  & ( (!\inst10|out[0]~16_combout  & (((!\inst10|out[1]~18_combout )) # (\inst26|outputRegister[6][0]~q ))) 
// # (\inst10|out[0]~16_combout  & (((\inst26|outputRegister[7][0]~q  & \inst10|out[1]~18_combout )))) ) ) ) # ( !\inst26|outputRegister[4][0]~q  & ( !\inst26|outputRegister[5][0]~q  & ( (\inst10|out[1]~18_combout  & ((!\inst10|out[0]~16_combout  & 
// (\inst26|outputRegister[6][0]~q )) # (\inst10|out[0]~16_combout  & ((\inst26|outputRegister[7][0]~q ))))) ) ) )

	.dataa(!\inst26|outputRegister[6][0]~q ),
	.datab(!\inst10|out[0]~16_combout ),
	.datac(!\inst26|outputRegister[7][0]~q ),
	.datad(!\inst10|out[1]~18_combout ),
	.datae(!\inst26|outputRegister[4][0]~q ),
	.dataf(!\inst26|outputRegister[5][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|Mux7~0 .extended_lut = "off";
defparam \inst26|Mux7~0 .lut_mask = 64'h0047CC473347FF47;
defparam \inst26|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N42
cyclonev_lcell_comb \inst26|Mux7~2 (
// Equation(s):
// \inst26|Mux7~2_combout  = ( \inst10|out[2]~14_combout  & ( \inst26|Mux7~0_combout  ) ) # ( !\inst10|out[2]~14_combout  & ( \inst26|Mux7~0_combout  & ( \inst26|Mux7~1_combout  ) ) ) # ( !\inst10|out[2]~14_combout  & ( !\inst26|Mux7~0_combout  & ( 
// \inst26|Mux7~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\inst26|Mux7~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst10|out[2]~14_combout ),
	.dataf(!\inst26|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|Mux7~2 .extended_lut = "off";
defparam \inst26|Mux7~2 .lut_mask = 64'h333300003333FFFF;
defparam \inst26|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N24
cyclonev_lcell_comb \inst10|out[0]~15 (
// Equation(s):
// \inst10|out[0]~15_combout  = ( \inst4|outputRegister~20_combout  & ( (!\inst22|FA[0]~4_combout  & ((\inst4|outputRegister_rtl_0_bypass [7]))) # (\inst22|FA[0]~4_combout  & (\inst12|q [3])) ) ) # ( !\inst4|outputRegister~20_combout  & ( 
// (!\inst22|FA[0]~4_combout  & ((\inst4|outputRegister_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\inst22|FA[0]~4_combout  & (\inst12|q [3])) ) )

	.dataa(!\inst22|FA[0]~4_combout ),
	.datab(!\inst12|q [3]),
	.datac(!\inst4|outputRegister_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\inst4|outputRegister_rtl_0_bypass [7]),
	.datae(gnd),
	.dataf(!\inst4|outputRegister~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst10|out[0]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst10|out[0]~15 .extended_lut = "off";
defparam \inst10|out[0]~15 .lut_mask = 64'h1B1B1B1B11BB11BB;
defparam \inst10|out[0]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N51
cyclonev_lcell_comb \inst10|out[0]~16 (
// Equation(s):
// \inst10|out[0]~16_combout  = ( \inst10|out[0]~15_combout  & ( (!\inst22|FA[1]~2_combout ) # ((!\inst5|q [55] & ((\inst7|Mux8~0_combout ))) # (\inst5|q [55] & (\inst26|Mux7~2_combout ))) ) ) # ( !\inst10|out[0]~15_combout  & ( (\inst22|FA[1]~2_combout  & 
// ((!\inst5|q [55] & ((\inst7|Mux8~0_combout ))) # (\inst5|q [55] & (\inst26|Mux7~2_combout )))) ) )

	.dataa(!\inst26|Mux7~2_combout ),
	.datab(!\inst22|FA[1]~2_combout ),
	.datac(!\inst7|Mux8~0_combout ),
	.datad(!\inst5|q [55]),
	.datae(gnd),
	.dataf(!\inst10|out[0]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst10|out[0]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst10|out[0]~16 .extended_lut = "off";
defparam \inst10|out[0]~16 .lut_mask = 64'h03110311CFDDCFDD;
defparam \inst10|out[0]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N51
cyclonev_lcell_comb \inst26|outputRegister~14 (
// Equation(s):
// \inst26|outputRegister~14_combout  = ( \inst7|Mux7~0_combout  & ( \inst26|Mux6~2_combout  & ( ((\inst11|out[1]~12_combout ) # (\inst22|FB[1]~1_combout )) # (\startTheProgram~input_o ) ) ) ) # ( !\inst7|Mux7~0_combout  & ( \inst26|Mux6~2_combout  & ( 
// ((!\inst22|FB[1]~1_combout  & (\inst11|out[1]~12_combout )) # (\inst22|FB[1]~1_combout  & ((\inst5|q[55]~DUPLICATE_q )))) # (\startTheProgram~input_o ) ) ) ) # ( \inst7|Mux7~0_combout  & ( !\inst26|Mux6~2_combout  & ( ((!\inst22|FB[1]~1_combout  & 
// (\inst11|out[1]~12_combout )) # (\inst22|FB[1]~1_combout  & ((!\inst5|q[55]~DUPLICATE_q )))) # (\startTheProgram~input_o ) ) ) ) # ( !\inst7|Mux7~0_combout  & ( !\inst26|Mux6~2_combout  & ( ((!\inst22|FB[1]~1_combout  & \inst11|out[1]~12_combout )) # 
// (\startTheProgram~input_o ) ) ) )

	.dataa(!\startTheProgram~input_o ),
	.datab(!\inst22|FB[1]~1_combout ),
	.datac(!\inst11|out[1]~12_combout ),
	.datad(!\inst5|q[55]~DUPLICATE_q ),
	.datae(!\inst7|Mux7~0_combout ),
	.dataf(!\inst26|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister~14 .extended_lut = "off";
defparam \inst26|outputRegister~14 .lut_mask = 64'h5D5D7F5D5D7F7F7F;
defparam \inst26|outputRegister~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N21
cyclonev_lcell_comb \inst26|outputRegister[4][1]~feeder (
// Equation(s):
// \inst26|outputRegister[4][1]~feeder_combout  = ( \inst26|outputRegister~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst26|outputRegister~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister[4][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister[4][1]~feeder .extended_lut = "off";
defparam \inst26|outputRegister[4][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst26|outputRegister[4][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N22
dffeas \inst26|outputRegister[4][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst26|outputRegister[4][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst26|outputRegister[4][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[4][1] .is_wysiwyg = "true";
defparam \inst26|outputRegister[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N44
dffeas \inst26|outputRegister[5][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst26|outputRegister~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst26|outputRegister[5][4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[5][1] .is_wysiwyg = "true";
defparam \inst26|outputRegister[5][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N30
cyclonev_lcell_comb \inst26|outputRegister[7][1]~feeder (
// Equation(s):
// \inst26|outputRegister[7][1]~feeder_combout  = ( \inst26|outputRegister~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst26|outputRegister~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister[7][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister[7][1]~feeder .extended_lut = "off";
defparam \inst26|outputRegister[7][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst26|outputRegister[7][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N31
dffeas \inst26|outputRegister[7][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst26|outputRegister[7][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst26|outputRegister[7][6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[7][1] .is_wysiwyg = "true";
defparam \inst26|outputRegister[7][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N45
cyclonev_lcell_comb \inst26|outputRegister[6][1]~feeder (
// Equation(s):
// \inst26|outputRegister[6][1]~feeder_combout  = ( \inst26|outputRegister~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst26|outputRegister~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister[6][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister[6][1]~feeder .extended_lut = "off";
defparam \inst26|outputRegister[6][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst26|outputRegister[6][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N46
dffeas \inst26|outputRegister[6][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst26|outputRegister[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst26|outputRegister[6][4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[6][1] .is_wysiwyg = "true";
defparam \inst26|outputRegister[6][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N45
cyclonev_lcell_comb \inst26|Mux6~0 (
// Equation(s):
// \inst26|Mux6~0_combout  = ( \inst26|outputRegister[7][1]~q  & ( \inst26|outputRegister[6][1]~q  & ( ((!\inst10|out[0]~16_combout  & (\inst26|outputRegister[4][1]~q )) # (\inst10|out[0]~16_combout  & ((\inst26|outputRegister[5][1]~q )))) # 
// (\inst10|out[1]~18_combout ) ) ) ) # ( !\inst26|outputRegister[7][1]~q  & ( \inst26|outputRegister[6][1]~q  & ( (!\inst10|out[0]~16_combout  & (((\inst10|out[1]~18_combout )) # (\inst26|outputRegister[4][1]~q ))) # (\inst10|out[0]~16_combout  & 
// (((\inst26|outputRegister[5][1]~q  & !\inst10|out[1]~18_combout )))) ) ) ) # ( \inst26|outputRegister[7][1]~q  & ( !\inst26|outputRegister[6][1]~q  & ( (!\inst10|out[0]~16_combout  & (\inst26|outputRegister[4][1]~q  & ((!\inst10|out[1]~18_combout )))) # 
// (\inst10|out[0]~16_combout  & (((\inst10|out[1]~18_combout ) # (\inst26|outputRegister[5][1]~q )))) ) ) ) # ( !\inst26|outputRegister[7][1]~q  & ( !\inst26|outputRegister[6][1]~q  & ( (!\inst10|out[1]~18_combout  & ((!\inst10|out[0]~16_combout  & 
// (\inst26|outputRegister[4][1]~q )) # (\inst10|out[0]~16_combout  & ((\inst26|outputRegister[5][1]~q ))))) ) ) )

	.dataa(!\inst10|out[0]~16_combout ),
	.datab(!\inst26|outputRegister[4][1]~q ),
	.datac(!\inst26|outputRegister[5][1]~q ),
	.datad(!\inst10|out[1]~18_combout ),
	.datae(!\inst26|outputRegister[7][1]~q ),
	.dataf(!\inst26|outputRegister[6][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|Mux6~0 .extended_lut = "off";
defparam \inst26|Mux6~0 .lut_mask = 64'h2700275527AA27FF;
defparam \inst26|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N10
dffeas \inst26|outputRegister[0][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst26|outputRegister~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst26|outputRegister[0][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[0][1] .is_wysiwyg = "true";
defparam \inst26|outputRegister[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N50
dffeas \inst26|outputRegister[3][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst26|outputRegister~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst26|outputRegister[3][3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[3][1] .is_wysiwyg = "true";
defparam \inst26|outputRegister[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N49
dffeas \inst26|outputRegister[1][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst26|outputRegister~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst26|outputRegister[1][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[1][1] .is_wysiwyg = "true";
defparam \inst26|outputRegister[1][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N21
cyclonev_lcell_comb \inst26|outputRegister[2][1]~feeder (
// Equation(s):
// \inst26|outputRegister[2][1]~feeder_combout  = ( \inst26|outputRegister~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst26|outputRegister~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister[2][1]~feeder .extended_lut = "off";
defparam \inst26|outputRegister[2][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst26|outputRegister[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N23
dffeas \inst26|outputRegister[2][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst26|outputRegister[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst26|outputRegister[2][6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[2][1] .is_wysiwyg = "true";
defparam \inst26|outputRegister[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N51
cyclonev_lcell_comb \inst26|Mux6~1 (
// Equation(s):
// \inst26|Mux6~1_combout  = ( \inst26|outputRegister[1][1]~q  & ( \inst26|outputRegister[2][1]~q  & ( (!\inst10|out[1]~18_combout  & (((\inst26|outputRegister[0][1]~q )) # (\inst10|out[0]~16_combout ))) # (\inst10|out[1]~18_combout  & 
// ((!\inst10|out[0]~16_combout ) # ((\inst26|outputRegister[3][1]~q )))) ) ) ) # ( !\inst26|outputRegister[1][1]~q  & ( \inst26|outputRegister[2][1]~q  & ( (!\inst10|out[1]~18_combout  & (!\inst10|out[0]~16_combout  & (\inst26|outputRegister[0][1]~q ))) # 
// (\inst10|out[1]~18_combout  & ((!\inst10|out[0]~16_combout ) # ((\inst26|outputRegister[3][1]~q )))) ) ) ) # ( \inst26|outputRegister[1][1]~q  & ( !\inst26|outputRegister[2][1]~q  & ( (!\inst10|out[1]~18_combout  & (((\inst26|outputRegister[0][1]~q )) # 
// (\inst10|out[0]~16_combout ))) # (\inst10|out[1]~18_combout  & (\inst10|out[0]~16_combout  & ((\inst26|outputRegister[3][1]~q )))) ) ) ) # ( !\inst26|outputRegister[1][1]~q  & ( !\inst26|outputRegister[2][1]~q  & ( (!\inst10|out[1]~18_combout  & 
// (!\inst10|out[0]~16_combout  & (\inst26|outputRegister[0][1]~q ))) # (\inst10|out[1]~18_combout  & (\inst10|out[0]~16_combout  & ((\inst26|outputRegister[3][1]~q )))) ) ) )

	.dataa(!\inst10|out[1]~18_combout ),
	.datab(!\inst10|out[0]~16_combout ),
	.datac(!\inst26|outputRegister[0][1]~q ),
	.datad(!\inst26|outputRegister[3][1]~q ),
	.datae(!\inst26|outputRegister[1][1]~q ),
	.dataf(!\inst26|outputRegister[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|Mux6~1 .extended_lut = "off";
defparam \inst26|Mux6~1 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \inst26|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N0
cyclonev_lcell_comb \inst26|Mux6~2 (
// Equation(s):
// \inst26|Mux6~2_combout  = ( \inst26|Mux6~1_combout  & ( (!\inst10|out[2]~14_combout ) # (\inst26|Mux6~0_combout ) ) ) # ( !\inst26|Mux6~1_combout  & ( (\inst26|Mux6~0_combout  & \inst10|out[2]~14_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst26|Mux6~0_combout ),
	.datad(!\inst10|out[2]~14_combout ),
	.datae(gnd),
	.dataf(!\inst26|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|Mux6~2 .extended_lut = "off";
defparam \inst26|Mux6~2 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \inst26|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N45
cyclonev_lcell_comb \inst10|out[1]~17 (
// Equation(s):
// \inst10|out[1]~17_combout  = ( \inst4|outputRegister_rtl_0|auto_generated|ram_block1a1  & ( (!\inst22|FA[0]~4_combout  & ((!\inst4|outputRegister~20_combout ) # ((\inst4|outputRegister_rtl_0_bypass [8])))) # (\inst22|FA[0]~4_combout  & (((\inst12|q 
// [4])))) ) ) # ( !\inst4|outputRegister_rtl_0|auto_generated|ram_block1a1  & ( (!\inst22|FA[0]~4_combout  & (\inst4|outputRegister~20_combout  & ((\inst4|outputRegister_rtl_0_bypass [8])))) # (\inst22|FA[0]~4_combout  & (((\inst12|q [4])))) ) )

	.dataa(!\inst22|FA[0]~4_combout ),
	.datab(!\inst4|outputRegister~20_combout ),
	.datac(!\inst12|q [4]),
	.datad(!\inst4|outputRegister_rtl_0_bypass [8]),
	.datae(gnd),
	.dataf(!\inst4|outputRegister_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst10|out[1]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst10|out[1]~17 .extended_lut = "off";
defparam \inst10|out[1]~17 .lut_mask = 64'h052705278DAF8DAF;
defparam \inst10|out[1]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N42
cyclonev_lcell_comb \inst10|out[1]~18 (
// Equation(s):
// \inst10|out[1]~18_combout  = ( \inst10|out[1]~17_combout  & ( (!\inst22|FA[1]~2_combout ) # ((!\inst5|q [55] & ((\inst7|Mux7~0_combout ))) # (\inst5|q [55] & (\inst26|Mux6~2_combout ))) ) ) # ( !\inst10|out[1]~17_combout  & ( (\inst22|FA[1]~2_combout  & 
// ((!\inst5|q [55] & ((\inst7|Mux7~0_combout ))) # (\inst5|q [55] & (\inst26|Mux6~2_combout )))) ) )

	.dataa(!\inst5|q [55]),
	.datab(!\inst26|Mux6~2_combout ),
	.datac(!\inst22|FA[1]~2_combout ),
	.datad(!\inst7|Mux7~0_combout ),
	.datae(gnd),
	.dataf(!\inst10|out[1]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst10|out[1]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst10|out[1]~18 .extended_lut = "off";
defparam \inst10|out[1]~18 .lut_mask = 64'h010B010BF1FBF1FB;
defparam \inst10|out[1]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N36
cyclonev_lcell_comb \inst26|outputRegister[2][2]~feeder (
// Equation(s):
// \inst26|outputRegister[2][2]~feeder_combout  = ( \inst26|outputRegister~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst26|outputRegister~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|outputRegister[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|outputRegister[2][2]~feeder .extended_lut = "off";
defparam \inst26|outputRegister[2][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst26|outputRegister[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N38
dffeas \inst26|outputRegister[2][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst26|outputRegister[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst26|outputRegister[2][6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[2][2] .is_wysiwyg = "true";
defparam \inst26|outputRegister[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N7
dffeas \inst26|outputRegister[1][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst26|outputRegister~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst26|outputRegister[1][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[1][2] .is_wysiwyg = "true";
defparam \inst26|outputRegister[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N29
dffeas \inst26|outputRegister[0][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst26|outputRegister~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst26|outputRegister[0][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[0][2] .is_wysiwyg = "true";
defparam \inst26|outputRegister[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N20
dffeas \inst26|outputRegister[3][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst26|outputRegister~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst26|outputRegister[3][3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|outputRegister[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|outputRegister[3][2] .is_wysiwyg = "true";
defparam \inst26|outputRegister[3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N21
cyclonev_lcell_comb \inst26|Mux5~1 (
// Equation(s):
// \inst26|Mux5~1_combout  = ( \inst26|outputRegister[0][2]~q  & ( \inst26|outputRegister[3][2]~q  & ( (!\inst10|out[1]~18_combout  & (((!\inst10|out[0]~16_combout ) # (\inst26|outputRegister[1][2]~q )))) # (\inst10|out[1]~18_combout  & 
// (((\inst10|out[0]~16_combout )) # (\inst26|outputRegister[2][2]~q ))) ) ) ) # ( !\inst26|outputRegister[0][2]~q  & ( \inst26|outputRegister[3][2]~q  & ( (!\inst10|out[1]~18_combout  & (((\inst10|out[0]~16_combout  & \inst26|outputRegister[1][2]~q )))) # 
// (\inst10|out[1]~18_combout  & (((\inst10|out[0]~16_combout )) # (\inst26|outputRegister[2][2]~q ))) ) ) ) # ( \inst26|outputRegister[0][2]~q  & ( !\inst26|outputRegister[3][2]~q  & ( (!\inst10|out[1]~18_combout  & (((!\inst10|out[0]~16_combout ) # 
// (\inst26|outputRegister[1][2]~q )))) # (\inst10|out[1]~18_combout  & (\inst26|outputRegister[2][2]~q  & (!\inst10|out[0]~16_combout ))) ) ) ) # ( !\inst26|outputRegister[0][2]~q  & ( !\inst26|outputRegister[3][2]~q  & ( (!\inst10|out[1]~18_combout  & 
// (((\inst10|out[0]~16_combout  & \inst26|outputRegister[1][2]~q )))) # (\inst10|out[1]~18_combout  & (\inst26|outputRegister[2][2]~q  & (!\inst10|out[0]~16_combout ))) ) ) )

	.dataa(!\inst10|out[1]~18_combout ),
	.datab(!\inst26|outputRegister[2][2]~q ),
	.datac(!\inst10|out[0]~16_combout ),
	.datad(!\inst26|outputRegister[1][2]~q ),
	.datae(!\inst26|outputRegister[0][2]~q ),
	.dataf(!\inst26|outputRegister[3][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|Mux5~1 .extended_lut = "off";
defparam \inst26|Mux5~1 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \inst26|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N30
cyclonev_lcell_comb \inst26|Mux5~2 (
// Equation(s):
// \inst26|Mux5~2_combout  = (!\inst10|out[2]~14_combout  & (\inst26|Mux5~1_combout )) # (\inst10|out[2]~14_combout  & ((\inst26|Mux5~0_combout )))

	.dataa(!\inst26|Mux5~1_combout ),
	.datab(!\inst10|out[2]~14_combout ),
	.datac(!\inst26|Mux5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst26|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst26|Mux5~2 .extended_lut = "off";
defparam \inst26|Mux5~2 .lut_mask = 64'h4747474747474747;
defparam \inst26|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N48
cyclonev_lcell_comb \inst10|out[2]~13 (
// Equation(s):
// \inst10|out[2]~13_combout  = ( \inst4|outputRegister_rtl_0|auto_generated|ram_block1a2  & ( (!\inst22|FA[0]~4_combout  & ((!\inst4|outputRegister~20_combout ) # ((\inst4|outputRegister_rtl_0_bypass [9])))) # (\inst22|FA[0]~4_combout  & (((\inst12|q 
// [5])))) ) ) # ( !\inst4|outputRegister_rtl_0|auto_generated|ram_block1a2  & ( (!\inst22|FA[0]~4_combout  & (\inst4|outputRegister~20_combout  & ((\inst4|outputRegister_rtl_0_bypass [9])))) # (\inst22|FA[0]~4_combout  & (((\inst12|q [5])))) ) )

	.dataa(!\inst4|outputRegister~20_combout ),
	.datab(!\inst12|q [5]),
	.datac(!\inst22|FA[0]~4_combout ),
	.datad(!\inst4|outputRegister_rtl_0_bypass [9]),
	.datae(gnd),
	.dataf(!\inst4|outputRegister_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst10|out[2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst10|out[2]~13 .extended_lut = "off";
defparam \inst10|out[2]~13 .lut_mask = 64'h03530353A3F3A3F3;
defparam \inst10|out[2]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N36
cyclonev_lcell_comb \inst10|out[2]~14 (
// Equation(s):
// \inst10|out[2]~14_combout  = ( \inst10|out[2]~13_combout  & ( (!\inst22|FA[1]~2_combout ) # ((!\inst5|q[55]~DUPLICATE_q  & ((\inst7|Mux6~0_combout ))) # (\inst5|q[55]~DUPLICATE_q  & (\inst26|Mux5~2_combout ))) ) ) # ( !\inst10|out[2]~13_combout  & ( 
// (\inst22|FA[1]~2_combout  & ((!\inst5|q[55]~DUPLICATE_q  & ((\inst7|Mux6~0_combout ))) # (\inst5|q[55]~DUPLICATE_q  & (\inst26|Mux5~2_combout )))) ) )

	.dataa(!\inst26|Mux5~2_combout ),
	.datab(!\inst7|Mux6~0_combout ),
	.datac(!\inst22|FA[1]~2_combout ),
	.datad(!\inst5|q[55]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst10|out[2]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst10|out[2]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst10|out[2]~14 .extended_lut = "off";
defparam \inst10|out[2]~14 .lut_mask = 64'h03050305F3F5F3F5;
defparam \inst10|out[2]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N39
cyclonev_lcell_comb \inst14|out[0]~7 (
// Equation(s):
// \inst14|out[0]~7_combout  = ( \inst26|Mux7~1_combout  & ( (!\inst5|q[55]~DUPLICATE_q  & (((\inst7|Mux8~0_combout )))) # (\inst5|q[55]~DUPLICATE_q  & ((!\inst10|out[2]~14_combout ) # ((\inst26|Mux7~0_combout )))) ) ) # ( !\inst26|Mux7~1_combout  & ( 
// (!\inst5|q[55]~DUPLICATE_q  & (((\inst7|Mux8~0_combout )))) # (\inst5|q[55]~DUPLICATE_q  & (\inst10|out[2]~14_combout  & ((\inst26|Mux7~0_combout )))) ) )

	.dataa(!\inst5|q[55]~DUPLICATE_q ),
	.datab(!\inst10|out[2]~14_combout ),
	.datac(!\inst7|Mux8~0_combout ),
	.datad(!\inst26|Mux7~0_combout ),
	.datae(gnd),
	.dataf(!\inst26|Mux7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14|out[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14|out[0]~7 .extended_lut = "off";
defparam \inst14|out[0]~7 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \inst14|out[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N41
dffeas \inst12|q[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst14|out[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|q[3] .is_wysiwyg = "true";
defparam \inst12|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N18
cyclonev_lcell_comb \inst|q~1 (
// Equation(s):
// \inst|q~1_combout  = ( \inst12|q [23] & ( !\startTheProgram~input_o  & ( (!\inst|q[0]~0_combout  & ((\inst2|q [8]))) # (\inst|q[0]~0_combout  & (\inst12|q [3])) ) ) ) # ( !\inst12|q [23] & ( !\startTheProgram~input_o  & ( (!\inst|q[0]~0_combout  & 
// (\inst2|q [8])) # (\inst|q[0]~0_combout  & ((\inst|Add0~1_sumout ))) ) ) )

	.dataa(!\inst12|q [3]),
	.datab(!\inst|q[0]~0_combout ),
	.datac(!\inst2|q [8]),
	.datad(!\inst|Add0~1_sumout ),
	.datae(!\inst12|q [23]),
	.dataf(!\startTheProgram~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|q~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|q~1 .extended_lut = "off";
defparam \inst|q~1 .lut_mask = 64'h0C3F1D1D00000000;
defparam \inst|q~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N20
dffeas \inst|q[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst|q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|q[0] .is_wysiwyg = "true";
defparam \inst|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N12
cyclonev_lcell_comb \inst25|Mux3~0 (
// Equation(s):
// \inst25|Mux3~0_combout  = (!\inst|q [2] & ((!\inst|q [0] & ((!\inst|q [1]) # (\inst|q [3]))) # (\inst|q [0] & (!\inst|q [3]))))

	.dataa(!\inst|q [0]),
	.datab(!\inst|q [3]),
	.datac(!\inst|q [1]),
	.datad(!\inst|q [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst25|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst25|Mux3~0 .extended_lut = "off";
defparam \inst25|Mux3~0 .lut_mask = 64'hE600E600E600E600;
defparam \inst25|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N14
dffeas \inst2|q[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst25|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|WideOr8~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|q[20] .is_wysiwyg = "true";
defparam \inst2|q[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N54
cyclonev_lcell_comb \inst1|Mem_Reg~0 (
// Equation(s):
// \inst1|Mem_Reg~0_combout  = ( \inst2|q [23] & ( (\inst2|q [20] & !\inst2|q [22]) ) )

	.dataa(gnd),
	.datab(!\inst2|q [20]),
	.datac(!\inst2|q [22]),
	.datad(gnd),
	.datae(!\inst2|q [23]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mem_Reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mem_Reg~0 .extended_lut = "off";
defparam \inst1|Mem_Reg~0 .lut_mask = 64'h0000303000003030;
defparam \inst1|Mem_Reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N59
dffeas \inst5|q[55]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst1|Mem_Reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q[55]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[55]~DUPLICATE .is_wysiwyg = "true";
defparam \inst5|q[55]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N18
cyclonev_lcell_comb \inst14|out[1]~6 (
// Equation(s):
// \inst14|out[1]~6_combout  = ( \inst26|Mux6~0_combout  & ( (!\inst5|q[55]~DUPLICATE_q  & (((\inst7|Mux7~0_combout )))) # (\inst5|q[55]~DUPLICATE_q  & (((\inst10|out[2]~14_combout )) # (\inst26|Mux6~1_combout ))) ) ) # ( !\inst26|Mux6~0_combout  & ( 
// (!\inst5|q[55]~DUPLICATE_q  & (((\inst7|Mux7~0_combout )))) # (\inst5|q[55]~DUPLICATE_q  & (\inst26|Mux6~1_combout  & ((!\inst10|out[2]~14_combout )))) ) )

	.dataa(!\inst5|q[55]~DUPLICATE_q ),
	.datab(!\inst26|Mux6~1_combout ),
	.datac(!\inst7|Mux7~0_combout ),
	.datad(!\inst10|out[2]~14_combout ),
	.datae(gnd),
	.dataf(!\inst26|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14|out[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14|out[1]~6 .extended_lut = "off";
defparam \inst14|out[1]~6 .lut_mask = 64'h1B0A1B0A1B5F1B5F;
defparam \inst14|out[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N19
dffeas \inst12|q[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst14|out[1]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|q[4] .is_wysiwyg = "true";
defparam \inst12|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N36
cyclonev_lcell_comb \inst|q~2 (
// Equation(s):
// \inst|q~2_combout  = ( \inst12|q [23] & ( \inst|q[0]~0_combout  & ( (\inst12|q [4] & !\startTheProgram~input_o ) ) ) ) # ( !\inst12|q [23] & ( \inst|q[0]~0_combout  & ( (!\startTheProgram~input_o  & \inst|Add0~5_sumout ) ) ) ) # ( \inst12|q [23] & ( 
// !\inst|q[0]~0_combout  & ( (\inst2|q [9] & !\startTheProgram~input_o ) ) ) ) # ( !\inst12|q [23] & ( !\inst|q[0]~0_combout  & ( (\inst2|q [9] & !\startTheProgram~input_o ) ) ) )

	.dataa(!\inst12|q [4]),
	.datab(!\inst2|q [9]),
	.datac(!\startTheProgram~input_o ),
	.datad(!\inst|Add0~5_sumout ),
	.datae(!\inst12|q [23]),
	.dataf(!\inst|q[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|q~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|q~2 .extended_lut = "off";
defparam \inst|q~2 .lut_mask = 64'h3030303000F05050;
defparam \inst|q~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N38
dffeas \inst|q[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst|q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|q[1] .is_wysiwyg = "true";
defparam \inst|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N36
cyclonev_lcell_comb \inst25|Mux13~0 (
// Equation(s):
// \inst25|Mux13~0_combout  = (!\inst|q [2] & ((!\inst|q [0] & (\inst|q [1])) # (\inst|q [0] & ((\inst|q [3]))))) # (\inst|q [2] & (!\inst|q [1] & (\inst|q [3])))

	.dataa(!\inst|q [1]),
	.datab(!\inst|q [3]),
	.datac(!\inst|q [0]),
	.datad(!\inst|q [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst25|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst25|Mux13~0 .extended_lut = "off";
defparam \inst25|Mux13~0 .lut_mask = 64'h5322532253225322;
defparam \inst25|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N38
dffeas \inst2|q[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst25|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|WideOr8~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|q[10] .is_wysiwyg = "true";
defparam \inst2|q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N12
cyclonev_lcell_comb \inst|q~3 (
// Equation(s):
// \inst|q~3_combout  = ( \inst12|q [5] & ( !\startTheProgram~input_o  & ( (!\inst|q[0]~0_combout  & (\inst2|q [10])) # (\inst|q[0]~0_combout  & (((\inst12|q [23]) # (\inst|Add0~9_sumout )))) ) ) ) # ( !\inst12|q [5] & ( !\startTheProgram~input_o  & ( 
// (!\inst|q[0]~0_combout  & (\inst2|q [10])) # (\inst|q[0]~0_combout  & (((\inst|Add0~9_sumout  & !\inst12|q [23])))) ) ) )

	.dataa(!\inst2|q [10]),
	.datab(!\inst|Add0~9_sumout ),
	.datac(!\inst12|q [23]),
	.datad(!\inst|q[0]~0_combout ),
	.datae(!\inst12|q [5]),
	.dataf(!\startTheProgram~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|q~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|q~3 .extended_lut = "off";
defparam \inst|q~3 .lut_mask = 64'h5530553F00000000;
defparam \inst|q~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N14
dffeas \inst|q[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst|q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|q[2] .is_wysiwyg = "true";
defparam \inst|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N21
cyclonev_lcell_comb \inst25|Mux6~0 (
// Equation(s):
// \inst25|Mux6~0_combout  = ( \inst|q [0] & ( (\inst|q [2] & \inst|q [3]) ) ) # ( !\inst|q [0] & ( (\inst|q [1] & ((!\inst|q [2]) # (\inst|q [3]))) ) )

	.dataa(!\inst|q [2]),
	.datab(!\inst|q [1]),
	.datac(!\inst|q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst25|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst25|Mux6~0 .extended_lut = "off";
defparam \inst25|Mux6~0 .lut_mask = 64'h2323232305050505;
defparam \inst25|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N15
cyclonev_lcell_comb \inst2|q~2 (
// Equation(s):
// \inst2|q~2_combout  = ( !\inst1|WideOr8~0_combout  & ( !\inst25|Mux6~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst25|Mux6~0_combout ),
	.datae(gnd),
	.dataf(!\inst1|WideOr8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|q~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|q~2 .extended_lut = "off";
defparam \inst2|q~2 .lut_mask = 64'hFF00FF0000000000;
defparam \inst2|q~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N26
dffeas \inst2|q[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|q[17] .is_wysiwyg = "true";
defparam \inst2|q[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N57
cyclonev_lcell_comb \inst22|FA[1]~2 (
// Equation(s):
// \inst22|FA[1]~2_combout  = ( \inst15|out[1]~0_combout  & ( (\inst2|q [17] & (\inst22|FA[1]~1_combout  & \inst22|FA[1]~0_combout )) ) ) # ( !\inst15|out[1]~0_combout  & ( (!\inst2|q [17] & (\inst22|FA[1]~1_combout  & \inst22|FA[1]~0_combout )) ) )

	.dataa(!\inst2|q [17]),
	.datab(gnd),
	.datac(!\inst22|FA[1]~1_combout ),
	.datad(!\inst22|FA[1]~0_combout ),
	.datae(gnd),
	.dataf(!\inst15|out[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst22|FA[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst22|FA[1]~2 .extended_lut = "off";
defparam \inst22|FA[1]~2 .lut_mask = 64'h000A000A00050005;
defparam \inst22|FA[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N42
cyclonev_lcell_comb \inst10|out[7]~4 (
// Equation(s):
// \inst10|out[7]~4_combout  = ( \inst26|Mux0~2_combout  & ( (!\inst22|FA[1]~2_combout  & (((\inst10|out[7]~3_combout )))) # (\inst22|FA[1]~2_combout  & (((\inst7|Mux1~0_combout )) # (\inst5|q[55]~DUPLICATE_q ))) ) ) # ( !\inst26|Mux0~2_combout  & ( 
// (!\inst22|FA[1]~2_combout  & (((\inst10|out[7]~3_combout )))) # (\inst22|FA[1]~2_combout  & (!\inst5|q[55]~DUPLICATE_q  & ((\inst7|Mux1~0_combout )))) ) )

	.dataa(!\inst22|FA[1]~2_combout ),
	.datab(!\inst5|q[55]~DUPLICATE_q ),
	.datac(!\inst10|out[7]~3_combout ),
	.datad(!\inst7|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\inst26|Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst10|out[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst10|out[7]~4 .extended_lut = "off";
defparam \inst10|out[7]~4 .lut_mask = 64'h0A4E0A4E1B5F1B5F;
defparam \inst10|out[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N44
dffeas \inst5|q[37] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst10|out[7]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [37]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[37] .is_wysiwyg = "true";
defparam \inst5|q[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N54
cyclonev_lcell_comb \inst11|out[7]~1 (
// Equation(s):
// \inst11|out[7]~1_combout  = ( \inst7|Mux1~0_combout  & ( (!\inst22|FB[1]~1_combout  & (((\inst11|out[7]~0_combout )))) # (\inst22|FB[1]~1_combout  & ((!\inst5|q[55]~DUPLICATE_q ) # ((\inst26|Mux0~2_combout )))) ) ) # ( !\inst7|Mux1~0_combout  & ( 
// (!\inst22|FB[1]~1_combout  & (((\inst11|out[7]~0_combout )))) # (\inst22|FB[1]~1_combout  & (\inst5|q[55]~DUPLICATE_q  & ((\inst26|Mux0~2_combout )))) ) )

	.dataa(!\inst5|q[55]~DUPLICATE_q ),
	.datab(!\inst22|FB[1]~1_combout ),
	.datac(!\inst11|out[7]~0_combout ),
	.datad(!\inst26|Mux0~2_combout ),
	.datae(gnd),
	.dataf(!\inst7|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|out[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|out[7]~1 .extended_lut = "off";
defparam \inst11|out[7]~1 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \inst11|out[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N55
dffeas \inst5|q[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst11|out[7]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[29] .is_wysiwyg = "true";
defparam \inst5|q[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N21
cyclonev_lcell_comb \inst7|Add1~1 (
// Equation(s):
// \inst7|Add1~1_sumout  = SUM(( !\inst5|q [46] $ (!\inst5|q [37] $ (((!\inst5|q [53] & \inst5|q [29])))) ) + ( \inst7|Add1~7  ) + ( \inst7|Add1~6  ))

	.dataa(!\inst5|q [46]),
	.datab(!\inst5|q [53]),
	.datac(!\inst5|q [37]),
	.datad(!\inst5|q [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst7|Add1~6 ),
	.sharein(\inst7|Add1~7 ),
	.combout(),
	.sumout(\inst7|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|Add1~1 .extended_lut = "off";
defparam \inst7|Add1~1 .lut_mask = 64'h0000000000005A96;
defparam \inst7|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X70_Y2_N56
dffeas \inst5|q[29]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\inst11|out[7]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|q[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|q[29]~DUPLICATE .is_wysiwyg = "true";
defparam \inst5|q[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N12
cyclonev_lcell_comb \inst7|Mux1~0 (
// Equation(s):
// \inst7|Mux1~0_combout  = ( \inst5|q [53] & ( \inst5|q[29]~DUPLICATE_q  & ( (!\inst5|q [49] & (\inst5|q [37] & (\inst5|q[48]~DUPLICATE_q ))) # (\inst5|q [49] & ((!\inst5|q[48]~DUPLICATE_q  & (\inst5|q [37])) # (\inst5|q[48]~DUPLICATE_q  & 
// ((\inst7|Add1~1_sumout ))))) ) ) ) # ( !\inst5|q [53] & ( \inst5|q[29]~DUPLICATE_q  & ( (!\inst5|q[48]~DUPLICATE_q  & (!\inst5|q [37] $ ((!\inst5|q [49])))) # (\inst5|q[48]~DUPLICATE_q  & (((!\inst5|q [49]) # (\inst7|Add1~1_sumout )))) ) ) ) # ( \inst5|q 
// [53] & ( !\inst5|q[29]~DUPLICATE_q  & ( (!\inst5|q [49] & (\inst5|q [37] & (\inst5|q[48]~DUPLICATE_q ))) # (\inst5|q [49] & ((!\inst5|q[48]~DUPLICATE_q  & (\inst5|q [37])) # (\inst5|q[48]~DUPLICATE_q  & ((\inst7|Add1~1_sumout ))))) ) ) ) # ( !\inst5|q 
// [53] & ( !\inst5|q[29]~DUPLICATE_q  & ( (!\inst5|q [49] & (\inst5|q [37] & (\inst5|q[48]~DUPLICATE_q ))) # (\inst5|q [49] & ((!\inst5|q[48]~DUPLICATE_q  & (\inst5|q [37])) # (\inst5|q[48]~DUPLICATE_q  & ((\inst7|Add1~1_sumout ))))) ) ) )

	.dataa(!\inst5|q [37]),
	.datab(!\inst5|q [49]),
	.datac(!\inst5|q[48]~DUPLICATE_q ),
	.datad(!\inst7|Add1~1_sumout ),
	.datae(!\inst5|q [53]),
	.dataf(!\inst5|q[29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|Mux1~0 .extended_lut = "off";
defparam \inst7|Mux1~0 .lut_mask = 64'h141714176C6F1417;
defparam \inst7|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N33
cyclonev_lcell_comb \inst4|outputRegister~8 (
// Equation(s):
// \inst4|outputRegister~8_combout  = (!\inst4|outputRegister~1_combout  & (((\inst4|outputRegister_rtl_0|auto_generated|ram_block1a1 )))) # (\inst4|outputRegister~1_combout  & ((!\inst4|outputRegister~0_combout  & ((\inst4|outputRegister_rtl_0_bypass [8]))) 
// # (\inst4|outputRegister~0_combout  & (\inst4|outputRegister_rtl_0|auto_generated|ram_block1a1 ))))

	.dataa(!\inst4|outputRegister~1_combout ),
	.datab(!\inst4|outputRegister~0_combout ),
	.datac(!\inst4|outputRegister_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\inst4|outputRegister_rtl_0_bypass [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|outputRegister~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|outputRegister~8 .extended_lut = "off";
defparam \inst4|outputRegister~8 .lut_mask = 64'h0B4F0B4F0B4F0B4F;
defparam \inst4|outputRegister~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N54
cyclonev_lcell_comb \inst4|outputRegister~9 (
// Equation(s):
// \inst4|outputRegister~9_combout  = (!\inst4|outputRegister~1_combout  & (((\inst4|outputRegister_rtl_0|auto_generated|ram_block1a0~portbdataout )))) # (\inst4|outputRegister~1_combout  & ((!\inst4|outputRegister~0_combout  & 
// (\inst4|outputRegister_rtl_0_bypass [7])) # (\inst4|outputRegister~0_combout  & ((\inst4|outputRegister_rtl_0|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(!\inst4|outputRegister~1_combout ),
	.datab(!\inst4|outputRegister~0_combout ),
	.datac(!\inst4|outputRegister_rtl_0_bypass [7]),
	.datad(!\inst4|outputRegister_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|outputRegister~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|outputRegister~9 .extended_lut = "off";
defparam \inst4|outputRegister~9 .lut_mask = 64'h04BF04BF04BF04BF;
defparam \inst4|outputRegister~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N45
cyclonev_lcell_comb \inst4|outputRegister~11 (
// Equation(s):
// \inst4|outputRegister~11_combout  = ( \inst4|outputRegister~10_combout  & ( \inst4|outputRegister_rtl_1_bypass [6] & ( (!\inst4|outputRegister_rtl_1_bypass [5] & (\inst4|outputRegister_rtl_1|auto_generated|ram_block1a7 )) # 
// (\inst4|outputRegister_rtl_1_bypass [5] & ((\inst4|outputRegister_rtl_1_bypass [14]))) ) ) ) # ( !\inst4|outputRegister~10_combout  & ( \inst4|outputRegister_rtl_1_bypass [6] & ( \inst4|outputRegister_rtl_1|auto_generated|ram_block1a7  ) ) ) # ( 
// \inst4|outputRegister~10_combout  & ( !\inst4|outputRegister_rtl_1_bypass [6] & ( (!\inst4|outputRegister_rtl_1_bypass [5] & ((\inst4|outputRegister_rtl_1_bypass [14]))) # (\inst4|outputRegister_rtl_1_bypass [5] & 
// (\inst4|outputRegister_rtl_1|auto_generated|ram_block1a7 )) ) ) ) # ( !\inst4|outputRegister~10_combout  & ( !\inst4|outputRegister_rtl_1_bypass [6] & ( \inst4|outputRegister_rtl_1|auto_generated|ram_block1a7  ) ) )

	.dataa(!\inst4|outputRegister_rtl_1|auto_generated|ram_block1a7 ),
	.datab(!\inst4|outputRegister_rtl_1_bypass [14]),
	.datac(!\inst4|outputRegister_rtl_1_bypass [5]),
	.datad(gnd),
	.datae(!\inst4|outputRegister~10_combout ),
	.dataf(!\inst4|outputRegister_rtl_1_bypass [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|outputRegister~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|outputRegister~11 .extended_lut = "off";
defparam \inst4|outputRegister~11 .lut_mask = 64'h5555353555555353;
defparam \inst4|outputRegister~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N33
cyclonev_lcell_comb \inst4|outputRegister~12 (
// Equation(s):
// \inst4|outputRegister~12_combout  = ( \inst4|outputRegister~10_combout  & ( \inst4|outputRegister_rtl_1_bypass [6] & ( (!\inst4|outputRegister_rtl_1_bypass [5] & ((\inst4|outputRegister_rtl_1|auto_generated|ram_block1a6 ))) # 
// (\inst4|outputRegister_rtl_1_bypass [5] & (\inst4|outputRegister_rtl_1_bypass [13])) ) ) ) # ( !\inst4|outputRegister~10_combout  & ( \inst4|outputRegister_rtl_1_bypass [6] & ( \inst4|outputRegister_rtl_1|auto_generated|ram_block1a6  ) ) ) # ( 
// \inst4|outputRegister~10_combout  & ( !\inst4|outputRegister_rtl_1_bypass [6] & ( (!\inst4|outputRegister_rtl_1_bypass [5] & (\inst4|outputRegister_rtl_1_bypass [13])) # (\inst4|outputRegister_rtl_1_bypass [5] & 
// ((\inst4|outputRegister_rtl_1|auto_generated|ram_block1a6 ))) ) ) ) # ( !\inst4|outputRegister~10_combout  & ( !\inst4|outputRegister_rtl_1_bypass [6] & ( \inst4|outputRegister_rtl_1|auto_generated|ram_block1a6  ) ) )

	.dataa(!\inst4|outputRegister_rtl_1_bypass [13]),
	.datab(!\inst4|outputRegister_rtl_1|auto_generated|ram_block1a6 ),
	.datac(!\inst4|outputRegister_rtl_1_bypass [5]),
	.datad(gnd),
	.datae(!\inst4|outputRegister~10_combout ),
	.dataf(!\inst4|outputRegister_rtl_1_bypass [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|outputRegister~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|outputRegister~12 .extended_lut = "off";
defparam \inst4|outputRegister~12 .lut_mask = 64'h3333535333333535;
defparam \inst4|outputRegister~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N45
cyclonev_lcell_comb \inst4|outputRegister~13 (
// Equation(s):
// \inst4|outputRegister~13_combout  = ( \inst4|outputRegister_rtl_1_bypass [5] & ( (!\inst4|outputRegister_rtl_1_bypass [6] & (((\inst4|outputRegister_rtl_1|auto_generated|ram_block1a5 )))) # (\inst4|outputRegister_rtl_1_bypass [6] & 
// ((!\inst4|outputRegister~10_combout  & ((\inst4|outputRegister_rtl_1|auto_generated|ram_block1a5 ))) # (\inst4|outputRegister~10_combout  & (\inst4|outputRegister_rtl_1_bypass [12])))) ) ) # ( !\inst4|outputRegister_rtl_1_bypass [5] & ( 
// (!\inst4|outputRegister_rtl_1_bypass [6] & ((!\inst4|outputRegister~10_combout  & ((\inst4|outputRegister_rtl_1|auto_generated|ram_block1a5 ))) # (\inst4|outputRegister~10_combout  & (\inst4|outputRegister_rtl_1_bypass [12])))) # 
// (\inst4|outputRegister_rtl_1_bypass [6] & (((\inst4|outputRegister_rtl_1|auto_generated|ram_block1a5 )))) ) )

	.dataa(!\inst4|outputRegister_rtl_1_bypass [12]),
	.datab(!\inst4|outputRegister_rtl_1|auto_generated|ram_block1a5 ),
	.datac(!\inst4|outputRegister_rtl_1_bypass [6]),
	.datad(!\inst4|outputRegister~10_combout ),
	.datae(gnd),
	.dataf(!\inst4|outputRegister_rtl_1_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|outputRegister~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|outputRegister~13 .extended_lut = "off";
defparam \inst4|outputRegister~13 .lut_mask = 64'h3353335333353335;
defparam \inst4|outputRegister~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N39
cyclonev_lcell_comb \inst4|outputRegister~14 (
// Equation(s):
// \inst4|outputRegister~14_combout  = ( \inst4|outputRegister_rtl_1_bypass [5] & ( (!\inst4|outputRegister_rtl_1_bypass [6] & (((\inst4|outputRegister_rtl_1|auto_generated|ram_block1a4 )))) # (\inst4|outputRegister_rtl_1_bypass [6] & 
// ((!\inst4|outputRegister~10_combout  & ((\inst4|outputRegister_rtl_1|auto_generated|ram_block1a4 ))) # (\inst4|outputRegister~10_combout  & (\inst4|outputRegister_rtl_1_bypass [11])))) ) ) # ( !\inst4|outputRegister_rtl_1_bypass [5] & ( 
// (!\inst4|outputRegister_rtl_1_bypass [6] & ((!\inst4|outputRegister~10_combout  & ((\inst4|outputRegister_rtl_1|auto_generated|ram_block1a4 ))) # (\inst4|outputRegister~10_combout  & (\inst4|outputRegister_rtl_1_bypass [11])))) # 
// (\inst4|outputRegister_rtl_1_bypass [6] & (((\inst4|outputRegister_rtl_1|auto_generated|ram_block1a4 )))) ) )

	.dataa(!\inst4|outputRegister_rtl_1_bypass [11]),
	.datab(!\inst4|outputRegister_rtl_1|auto_generated|ram_block1a4 ),
	.datac(!\inst4|outputRegister_rtl_1_bypass [6]),
	.datad(!\inst4|outputRegister~10_combout ),
	.datae(gnd),
	.dataf(!\inst4|outputRegister_rtl_1_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|outputRegister~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|outputRegister~14 .extended_lut = "off";
defparam \inst4|outputRegister~14 .lut_mask = 64'h3353335333353335;
defparam \inst4|outputRegister~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N57
cyclonev_lcell_comb \inst4|outputRegister~15 (
// Equation(s):
// \inst4|outputRegister~15_combout  = ( \inst4|outputRegister~10_combout  & ( (!\inst4|outputRegister_rtl_1|auto_generated|ram_block1a3  & (\inst4|outputRegister_rtl_1_bypass [10] & (!\inst4|outputRegister_rtl_1_bypass [6] $ 
// (\inst4|outputRegister_rtl_1_bypass [5])))) # (\inst4|outputRegister_rtl_1|auto_generated|ram_block1a3  & ((!\inst4|outputRegister_rtl_1_bypass [6] $ (!\inst4|outputRegister_rtl_1_bypass [5])) # (\inst4|outputRegister_rtl_1_bypass [10]))) ) ) # ( 
// !\inst4|outputRegister~10_combout  & ( \inst4|outputRegister_rtl_1|auto_generated|ram_block1a3  ) )

	.dataa(!\inst4|outputRegister_rtl_1|auto_generated|ram_block1a3 ),
	.datab(!\inst4|outputRegister_rtl_1_bypass [10]),
	.datac(!\inst4|outputRegister_rtl_1_bypass [6]),
	.datad(!\inst4|outputRegister_rtl_1_bypass [5]),
	.datae(gnd),
	.dataf(!\inst4|outputRegister~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|outputRegister~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|outputRegister~15 .extended_lut = "off";
defparam \inst4|outputRegister~15 .lut_mask = 64'h5555555535533553;
defparam \inst4|outputRegister~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N9
cyclonev_lcell_comb \inst4|outputRegister~16 (
// Equation(s):
// \inst4|outputRegister~16_combout  = ( \inst4|outputRegister~10_combout  & ( (!\inst4|outputRegister_rtl_1_bypass [9] & (\inst4|outputRegister_rtl_1|auto_generated|ram_block1a2  & (!\inst4|outputRegister_rtl_1_bypass [6] $ 
// (!\inst4|outputRegister_rtl_1_bypass [5])))) # (\inst4|outputRegister_rtl_1_bypass [9] & ((!\inst4|outputRegister_rtl_1_bypass [6] $ (\inst4|outputRegister_rtl_1_bypass [5])) # (\inst4|outputRegister_rtl_1|auto_generated|ram_block1a2 ))) ) ) # ( 
// !\inst4|outputRegister~10_combout  & ( \inst4|outputRegister_rtl_1|auto_generated|ram_block1a2  ) )

	.dataa(!\inst4|outputRegister_rtl_1_bypass [9]),
	.datab(!\inst4|outputRegister_rtl_1|auto_generated|ram_block1a2 ),
	.datac(!\inst4|outputRegister_rtl_1_bypass [6]),
	.datad(!\inst4|outputRegister_rtl_1_bypass [5]),
	.datae(gnd),
	.dataf(!\inst4|outputRegister~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|outputRegister~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|outputRegister~16 .extended_lut = "off";
defparam \inst4|outputRegister~16 .lut_mask = 64'h3333333353355335;
defparam \inst4|outputRegister~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N0
cyclonev_lcell_comb \inst4|outputRegister~17 (
// Equation(s):
// \inst4|outputRegister~17_combout  = ( \inst4|outputRegister_rtl_1_bypass [6] & ( (!\inst4|outputRegister~10_combout  & (((\inst4|outputRegister_rtl_1|auto_generated|ram_block1a1 )))) # (\inst4|outputRegister~10_combout  & 
// ((!\inst4|outputRegister_rtl_1_bypass [5] & ((\inst4|outputRegister_rtl_1|auto_generated|ram_block1a1 ))) # (\inst4|outputRegister_rtl_1_bypass [5] & (\inst4|outputRegister_rtl_1_bypass [8])))) ) ) # ( !\inst4|outputRegister_rtl_1_bypass [6] & ( 
// (!\inst4|outputRegister~10_combout  & (((\inst4|outputRegister_rtl_1|auto_generated|ram_block1a1 )))) # (\inst4|outputRegister~10_combout  & ((!\inst4|outputRegister_rtl_1_bypass [5] & (\inst4|outputRegister_rtl_1_bypass [8])) # 
// (\inst4|outputRegister_rtl_1_bypass [5] & ((\inst4|outputRegister_rtl_1|auto_generated|ram_block1a1 ))))) ) )

	.dataa(!\inst4|outputRegister_rtl_1_bypass [8]),
	.datab(!\inst4|outputRegister_rtl_1|auto_generated|ram_block1a1 ),
	.datac(!\inst4|outputRegister~10_combout ),
	.datad(!\inst4|outputRegister_rtl_1_bypass [5]),
	.datae(gnd),
	.dataf(!\inst4|outputRegister_rtl_1_bypass [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|outputRegister~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|outputRegister~17 .extended_lut = "off";
defparam \inst4|outputRegister~17 .lut_mask = 64'h3533353333353335;
defparam \inst4|outputRegister~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N9
cyclonev_lcell_comb \inst4|outputRegister~18 (
// Equation(s):
// \inst4|outputRegister~18_combout  = ( \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0  & ( \inst4|outputRegister_rtl_1_bypass [6] & ( (!\inst4|outputRegister_rtl_1_bypass [5]) # ((!\inst4|outputRegister~10_combout ) # 
// (\inst4|outputRegister_rtl_1_bypass [7])) ) ) ) # ( !\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0  & ( \inst4|outputRegister_rtl_1_bypass [6] & ( (\inst4|outputRegister_rtl_1_bypass [5] & (\inst4|outputRegister_rtl_1_bypass [7] & 
// \inst4|outputRegister~10_combout )) ) ) ) # ( \inst4|outputRegister_rtl_1|auto_generated|ram_block1a0  & ( !\inst4|outputRegister_rtl_1_bypass [6] & ( ((!\inst4|outputRegister~10_combout ) # (\inst4|outputRegister_rtl_1_bypass [7])) # 
// (\inst4|outputRegister_rtl_1_bypass [5]) ) ) ) # ( !\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0  & ( !\inst4|outputRegister_rtl_1_bypass [6] & ( (!\inst4|outputRegister_rtl_1_bypass [5] & (\inst4|outputRegister_rtl_1_bypass [7] & 
// \inst4|outputRegister~10_combout )) ) ) )

	.dataa(gnd),
	.datab(!\inst4|outputRegister_rtl_1_bypass [5]),
	.datac(!\inst4|outputRegister_rtl_1_bypass [7]),
	.datad(!\inst4|outputRegister~10_combout ),
	.datae(!\inst4|outputRegister_rtl_1|auto_generated|ram_block1a0 ),
	.dataf(!\inst4|outputRegister_rtl_1_bypass [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|outputRegister~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|outputRegister~18 .extended_lut = "off";
defparam \inst4|outputRegister~18 .lut_mask = 64'h000CFF3F0003FFCF;
defparam \inst4|outputRegister~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y44_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
