$date
	Fri Feb 02 20:04:47 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_accum $end
$var wire 6 ! q [5:0] $end
$var parameter 32 " n $end
$var reg 1 # clk $end
$var reg 6 $ data [5:0] $end
$var reg 1 % en $end
$var reg 1 & resetn $end
$scope module uut $end
$var wire 1 # Clk $end
$var wire 6 ' Data [5:0] $end
$var wire 1 % En $end
$var wire 1 & Resetn $end
$var parameter 32 ( n $end
$var reg 6 ) Q [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b110 (
b110 "
$end
#0
$dumpvars
b0 )
b0 '
0&
0%
b0 $
0#
b0 !
$end
#5
1#
#10
0#
1&
#15
b10 !
b10 )
1#
b10 $
b10 '
1%
#20
0#
#25
b110 !
b110 )
1#
b100 $
b100 '
#30
0#
#35
b1101 !
b1101 )
1#
b111 $
b111 '
#40
0#
#45
1#
0%
#50
0#
#55
1#
