# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.srcs/sources_1/bd/rx/ip/rx_mult_gen_0_0/rx_mult_gen_0_0.xci
# IP: The module: 'rx_mult_gen_0_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.gen/sources_1/bd/rx/ip/rx_mult_gen_0_0/rx_mult_gen_0_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'rx_mult_gen_0_0'. Do not add the DONT_TOUCH constraint.
set_property KEEP_HIERARCHY SOFT [get_cells U0 -quiet] -quiet

# IP: C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.srcs/sources_1/bd/rx/ip/rx_mult_gen_0_0/rx_mult_gen_0_0.xci
# IP: The module: 'rx_mult_gen_0_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.gen/sources_1/bd/rx/ip/rx_mult_gen_0_0/rx_mult_gen_0_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'rx_mult_gen_0_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells U0 -quiet] -quiet
