<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p114" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_114{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_114{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_114{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_114{left:81px;bottom:979px;letter-spacing:-0.15px;}
#t5_114{left:142px;bottom:979px;letter-spacing:-0.17px;}
#t6_114{left:189px;bottom:979px;letter-spacing:-0.14px;}
#t7_114{left:429px;bottom:979px;letter-spacing:-0.15px;}
#t8_114{left:522px;bottom:979px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t9_114{left:522px;bottom:962px;letter-spacing:-0.1px;}
#ta_114{left:81px;bottom:938px;letter-spacing:-0.16px;}
#tb_114{left:138px;bottom:938px;letter-spacing:-0.17px;}
#tc_114{left:189px;bottom:938px;letter-spacing:-0.15px;}
#td_114{left:428px;bottom:938px;letter-spacing:-0.13px;}
#te_114{left:522px;bottom:938px;letter-spacing:-0.11px;word-spacing:-0.69px;}
#tf_114{left:522px;bottom:921px;letter-spacing:-0.12px;}
#tg_114{left:522px;bottom:904px;letter-spacing:-0.12px;word-spacing:0.01px;}
#th_114{left:189px;bottom:880px;letter-spacing:-0.14px;}
#ti_114{left:522px;bottom:880px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tj_114{left:522px;bottom:859px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tk_114{left:522px;bottom:842px;letter-spacing:-0.12px;}
#tl_114{left:81px;bottom:817px;letter-spacing:-0.17px;}
#tm_114{left:138px;bottom:817px;letter-spacing:-0.16px;}
#tn_114{left:189px;bottom:817px;letter-spacing:-0.14px;}
#to_114{left:428px;bottom:817px;letter-spacing:-0.15px;}
#tp_114{left:522px;bottom:817px;letter-spacing:-0.11px;}
#tq_114{left:704px;bottom:817px;}
#tr_114{left:708px;bottom:817px;letter-spacing:-0.13px;}
#ts_114{left:81px;bottom:793px;letter-spacing:-0.16px;}
#tt_114{left:138px;bottom:793px;letter-spacing:-0.16px;}
#tu_114{left:189px;bottom:793px;letter-spacing:-0.14px;}
#tv_114{left:429px;bottom:793px;letter-spacing:-0.14px;}
#tw_114{left:522px;bottom:793px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tx_114{left:81px;bottom:768px;letter-spacing:-0.17px;}
#ty_114{left:138px;bottom:768px;letter-spacing:-0.16px;}
#tz_114{left:189px;bottom:768px;letter-spacing:-0.15px;}
#t10_114{left:429px;bottom:768px;letter-spacing:-0.14px;}
#t11_114{left:522px;bottom:768px;letter-spacing:-0.12px;}
#t12_114{left:522px;bottom:747px;letter-spacing:-0.12px;}
#t13_114{left:522px;bottom:730px;letter-spacing:-0.12px;}
#t14_114{left:522px;bottom:713px;letter-spacing:-0.12px;}
#t15_114{left:522px;bottom:692px;letter-spacing:-0.12px;}
#t16_114{left:522px;bottom:675px;letter-spacing:-0.11px;}
#t17_114{left:522px;bottom:658px;letter-spacing:-0.12px;}
#t18_114{left:81px;bottom:634px;letter-spacing:-0.17px;}
#t19_114{left:138px;bottom:634px;letter-spacing:-0.16px;}
#t1a_114{left:189px;bottom:634px;letter-spacing:-0.14px;}
#t1b_114{left:428px;bottom:634px;letter-spacing:-0.15px;}
#t1c_114{left:522px;bottom:634px;letter-spacing:-0.11px;}
#t1d_114{left:704px;bottom:633px;}
#t1e_114{left:708px;bottom:634px;letter-spacing:-0.13px;}
#t1f_114{left:81px;bottom:609px;letter-spacing:-0.16px;}
#t1g_114{left:138px;bottom:609px;letter-spacing:-0.16px;}
#t1h_114{left:189px;bottom:609px;letter-spacing:-0.14px;}
#t1i_114{left:429px;bottom:609px;letter-spacing:-0.14px;}
#t1j_114{left:522px;bottom:609px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1k_114{left:81px;bottom:585px;letter-spacing:-0.17px;}
#t1l_114{left:138px;bottom:585px;letter-spacing:-0.16px;}
#t1m_114{left:189px;bottom:585px;letter-spacing:-0.14px;}
#t1n_114{left:428px;bottom:585px;letter-spacing:-0.15px;}
#t1o_114{left:522px;bottom:585px;letter-spacing:-0.11px;}
#t1p_114{left:704px;bottom:584px;}
#t1q_114{left:708px;bottom:585px;letter-spacing:-0.13px;}
#t1r_114{left:81px;bottom:561px;letter-spacing:-0.16px;}
#t1s_114{left:138px;bottom:561px;letter-spacing:-0.16px;}
#t1t_114{left:189px;bottom:561px;letter-spacing:-0.14px;}
#t1u_114{left:429px;bottom:561px;letter-spacing:-0.14px;}
#t1v_114{left:522px;bottom:561px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1w_114{left:81px;bottom:536px;letter-spacing:-0.15px;}
#t1x_114{left:138px;bottom:536px;letter-spacing:-0.17px;}
#t1y_114{left:189px;bottom:536px;letter-spacing:-0.15px;}
#t1z_114{left:429px;bottom:536px;letter-spacing:-0.14px;}
#t20_114{left:522px;bottom:536px;letter-spacing:-0.12px;}
#t21_114{left:522px;bottom:515px;letter-spacing:-0.12px;}
#t22_114{left:522px;bottom:498px;letter-spacing:-0.12px;}
#t23_114{left:522px;bottom:481px;letter-spacing:-0.12px;}
#t24_114{left:522px;bottom:460px;letter-spacing:-0.12px;}
#t25_114{left:522px;bottom:443px;letter-spacing:-0.11px;}
#t26_114{left:522px;bottom:426px;letter-spacing:-0.12px;}
#t27_114{left:81px;bottom:402px;letter-spacing:-0.16px;}
#t28_114{left:138px;bottom:402px;letter-spacing:-0.16px;}
#t29_114{left:189px;bottom:402px;letter-spacing:-0.14px;}
#t2a_114{left:429px;bottom:402px;letter-spacing:-0.13px;}
#t2b_114{left:522px;bottom:402px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2c_114{left:704px;bottom:401px;}
#t2d_114{left:708px;bottom:402px;letter-spacing:-0.13px;}
#t2e_114{left:81px;bottom:377px;letter-spacing:-0.17px;}
#t2f_114{left:138px;bottom:377px;letter-spacing:-0.17px;}
#t2g_114{left:189px;bottom:377px;letter-spacing:-0.14px;}
#t2h_114{left:429px;bottom:377px;letter-spacing:-0.13px;}
#t2i_114{left:522px;bottom:377px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2j_114{left:81px;bottom:353px;letter-spacing:-0.16px;}
#t2k_114{left:138px;bottom:353px;letter-spacing:-0.17px;}
#t2l_114{left:189px;bottom:353px;letter-spacing:-0.15px;}
#t2m_114{left:429px;bottom:353px;letter-spacing:-0.13px;}
#t2n_114{left:522px;bottom:353px;letter-spacing:-0.12px;}
#t2o_114{left:522px;bottom:331px;letter-spacing:-0.12px;}
#t2p_114{left:522px;bottom:315px;letter-spacing:-0.12px;}
#t2q_114{left:522px;bottom:298px;letter-spacing:-0.12px;}
#t2r_114{left:522px;bottom:276px;letter-spacing:-0.12px;}
#t2s_114{left:522px;bottom:260px;letter-spacing:-0.11px;}
#t2t_114{left:522px;bottom:243px;letter-spacing:-0.12px;}
#t2u_114{left:81px;bottom:218px;letter-spacing:-0.16px;}
#t2v_114{left:138px;bottom:218px;letter-spacing:-0.16px;}
#t2w_114{left:189px;bottom:218px;letter-spacing:-0.14px;}
#t2x_114{left:429px;bottom:218px;letter-spacing:-0.13px;}
#t2y_114{left:522px;bottom:218px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2z_114{left:704px;bottom:218px;}
#t30_114{left:708px;bottom:218px;letter-spacing:-0.13px;}
#t31_114{left:81px;bottom:194px;letter-spacing:-0.17px;}
#t32_114{left:138px;bottom:194px;letter-spacing:-0.16px;}
#t33_114{left:189px;bottom:194px;letter-spacing:-0.14px;}
#t34_114{left:429px;bottom:194px;letter-spacing:-0.13px;}
#t35_114{left:522px;bottom:194px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t36_114{left:86px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t37_114{left:166px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t38_114{left:391px;bottom:1068px;letter-spacing:0.12px;}
#t39_114{left:473px;bottom:1068px;letter-spacing:0.12px;}
#t3a_114{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t3b_114{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#t3c_114{left:222px;bottom:1028px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3d_114{left:450px;bottom:1028px;letter-spacing:-0.14px;}
#t3e_114{left:637px;bottom:1028px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t3f_114{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t3g_114{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_114{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_114{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_114{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_114{font-size:15px;font-family:Arial-Bold_15a;color:#000;}
.s5_114{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s6_114{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts114" type="text/css" >

@font-face {
	font-family: Arial-Bold_15a;
	src: url("fonts/Arial-Bold_15a.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg114Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg114" style="-webkit-user-select: none;"><object width="935" height="1210" data="114/114.svg" type="image/svg+xml" id="pdf114" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_114" class="t s1_114">2-98 </span><span id="t2_114" class="t s1_114">Vol. 4 </span>
<span id="t3_114" class="t s2_114">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_114" class="t s3_114">38FH </span><span id="t5_114" class="t s3_114">911 </span><span id="t6_114" class="t s3_114">IA32_PERF_GLOBAL_CTRL </span><span id="t7_114" class="t s3_114">Core </span><span id="t8_114" class="t s3_114">See Table 2-2. See Section 20.6.2.2, “Global Counter </span>
<span id="t9_114" class="t s3_114">Control Facilities.” </span>
<span id="ta_114" class="t s3_114">3FDH </span><span id="tb_114" class="t s3_114">1021 </span><span id="tc_114" class="t s3_114">MSR_CORE_C6_RESIDENCY </span><span id="td_114" class="t s3_114">Core </span><span id="te_114" class="t s3_114">Note: C-state values are processor specific C-state code </span>
<span id="tf_114" class="t s3_114">names, unrelated to MWAIT extension C-state </span>
<span id="tg_114" class="t s3_114">parameters or ACPI C-States. </span>
<span id="th_114" class="t s3_114">63:0 </span><span id="ti_114" class="t s3_114">CORE C6 Residency Counter (R/O) </span>
<span id="tj_114" class="t s3_114">Value since last reset that this core is in processor- </span>
<span id="tk_114" class="t s3_114">specific C6 states. Counts at the TSC Frequency. </span>
<span id="tl_114" class="t s3_114">400H </span><span id="tm_114" class="t s3_114">1024 </span><span id="tn_114" class="t s3_114">IA32_MC0_CTL </span><span id="to_114" class="t s3_114">Module </span><span id="tp_114" class="t s3_114">See Section 16.3.2.1, “IA32_MC</span><span id="tq_114" class="t s4_114">i</span><span id="tr_114" class="t s3_114">_CTL MSRs.” </span>
<span id="ts_114" class="t s3_114">401H </span><span id="tt_114" class="t s3_114">1025 </span><span id="tu_114" class="t s3_114">IA32_MC0_STATUS </span><span id="tv_114" class="t s3_114">Module </span><span id="tw_114" class="t s3_114">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="tx_114" class="t s3_114">402H </span><span id="ty_114" class="t s3_114">1026 </span><span id="tz_114" class="t s3_114">IA32_MC0_ADDR </span><span id="t10_114" class="t s3_114">Module </span><span id="t11_114" class="t s3_114">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t12_114" class="t s3_114">The IA32_MC0_ADDR register is either not </span>
<span id="t13_114" class="t s3_114">implemented or contains no address if the ADDRV flag </span>
<span id="t14_114" class="t s3_114">in the IA32_MC0_STATUS register is clear. </span>
<span id="t15_114" class="t s3_114">When not implemented in the processor, all reads and </span>
<span id="t16_114" class="t s3_114">writes to this MSR will cause a general-protection </span>
<span id="t17_114" class="t s3_114">exception. </span>
<span id="t18_114" class="t s3_114">404H </span><span id="t19_114" class="t s3_114">1028 </span><span id="t1a_114" class="t s3_114">IA32_MC1_CTL </span><span id="t1b_114" class="t s3_114">Module </span><span id="t1c_114" class="t s3_114">See Section 16.3.2.1, “IA32_MC</span><span id="t1d_114" class="t s4_114">i</span><span id="t1e_114" class="t s3_114">_CTL MSRs.” </span>
<span id="t1f_114" class="t s3_114">405H </span><span id="t1g_114" class="t s3_114">1029 </span><span id="t1h_114" class="t s3_114">IA32_MC1_STATUS </span><span id="t1i_114" class="t s3_114">Module </span><span id="t1j_114" class="t s3_114">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t1k_114" class="t s3_114">408H </span><span id="t1l_114" class="t s3_114">1032 </span><span id="t1m_114" class="t s3_114">IA32_MC2_CTL </span><span id="t1n_114" class="t s3_114">Module </span><span id="t1o_114" class="t s3_114">See Section 16.3.2.1, “IA32_MC</span><span id="t1p_114" class="t s4_114">i</span><span id="t1q_114" class="t s3_114">_CTL MSRs.” </span>
<span id="t1r_114" class="t s3_114">409H </span><span id="t1s_114" class="t s3_114">1033 </span><span id="t1t_114" class="t s3_114">IA32_MC2_STATUS </span><span id="t1u_114" class="t s3_114">Module </span><span id="t1v_114" class="t s3_114">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t1w_114" class="t s3_114">40AH </span><span id="t1x_114" class="t s3_114">1034 </span><span id="t1y_114" class="t s3_114">IA32_MC2_ADDR </span><span id="t1z_114" class="t s3_114">Module </span><span id="t20_114" class="t s3_114">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t21_114" class="t s3_114">The IA32_MC2_ADDR register is either not </span>
<span id="t22_114" class="t s3_114">implemented or contains no address if the ADDRV flag </span>
<span id="t23_114" class="t s3_114">in the IA32_MC2_STATUS register is clear. </span>
<span id="t24_114" class="t s3_114">When not implemented in the processor, all reads and </span>
<span id="t25_114" class="t s3_114">writes to this MSR will cause a general-protection </span>
<span id="t26_114" class="t s3_114">exception. </span>
<span id="t27_114" class="t s3_114">40CH </span><span id="t28_114" class="t s3_114">1036 </span><span id="t29_114" class="t s3_114">IA32_MC3_CTL </span><span id="t2a_114" class="t s3_114">Core </span><span id="t2b_114" class="t s3_114">See Section 16.3.2.1, “IA32_MC</span><span id="t2c_114" class="t s4_114">i</span><span id="t2d_114" class="t s3_114">_CTL MSRs.” </span>
<span id="t2e_114" class="t s3_114">40DH </span><span id="t2f_114" class="t s3_114">1037 </span><span id="t2g_114" class="t s3_114">IA32_MC3_STATUS </span><span id="t2h_114" class="t s3_114">Core </span><span id="t2i_114" class="t s3_114">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t2j_114" class="t s3_114">40EH </span><span id="t2k_114" class="t s3_114">1038 </span><span id="t2l_114" class="t s3_114">IA32_MC3_ADDR </span><span id="t2m_114" class="t s3_114">Core </span><span id="t2n_114" class="t s3_114">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t2o_114" class="t s3_114">The MSR_MC3_ADDR register is either not </span>
<span id="t2p_114" class="t s3_114">implemented or contains no address if the ADDRV flag </span>
<span id="t2q_114" class="t s3_114">in the MSR_MC3_STATUS register is clear. </span>
<span id="t2r_114" class="t s3_114">When not implemented in the processor, all reads and </span>
<span id="t2s_114" class="t s3_114">writes to this MSR will cause a general-protection </span>
<span id="t2t_114" class="t s3_114">exception. </span>
<span id="t2u_114" class="t s3_114">410H </span><span id="t2v_114" class="t s3_114">1040 </span><span id="t2w_114" class="t s3_114">IA32_MC4_CTL </span><span id="t2x_114" class="t s3_114">Core </span><span id="t2y_114" class="t s3_114">See Section 16.3.2.1, “IA32_MC</span><span id="t2z_114" class="t s4_114">i</span><span id="t30_114" class="t s3_114">_CTL MSRs.” </span>
<span id="t31_114" class="t s3_114">411H </span><span id="t32_114" class="t s3_114">1041 </span><span id="t33_114" class="t s3_114">IA32_MC4_STATUS </span><span id="t34_114" class="t s3_114">Core </span><span id="t35_114" class="t s3_114">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t36_114" class="t s5_114">Table 2-6. </span><span id="t37_114" class="t s5_114">MSRs Common to the Silvermont Microarchitecture and Newer Microarchitectures for Intel Atom® </span>
<span id="t38_114" class="t s5_114">Processors </span><span id="t39_114" class="t s5_114">(Contd.) </span>
<span id="t3a_114" class="t s6_114">Register </span>
<span id="t3b_114" class="t s6_114">Address </span><span id="t3c_114" class="t s6_114">Register Name / Bit Fields </span><span id="t3d_114" class="t s6_114">Scope </span><span id="t3e_114" class="t s6_114">Bit Description </span>
<span id="t3f_114" class="t s6_114">Hex </span><span id="t3g_114" class="t s6_114">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
