--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml VGAControl.twx VGAControl.ncd -o VGAControl.twr
VGAControl.pcf

Design file:              VGAControl.ncd
Physical constraint file: VGAControl.pcf
Device,package,speed:     xc3s250e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CIN<0>      |    0.720(R)|    0.621(R)|CLK_BUFGP         |   0.000|
CIN<1>      |    0.095(R)|    1.121(R)|CLK_BUFGP         |   0.000|
CIN<2>      |   -0.164(R)|    1.329(R)|CLK_BUFGP         |   0.000|
CIN<3>      |   -0.007(R)|    1.203(R)|CLK_BUFGP         |   0.000|
CIN<4>      |    0.349(R)|    0.918(R)|CLK_BUFGP         |   0.000|
CIN<5>      |    0.212(R)|    1.027(R)|CLK_BUFGP         |   0.000|
CIN<6>      |    0.881(R)|    0.489(R)|CLK_BUFGP         |   0.000|
CIN<7>      |    1.059(R)|    0.346(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ADDRH<0>    |    8.957(R)|CLK_BUFGP         |   0.000|
ADDRH<1>    |    8.435(R)|CLK_BUFGP         |   0.000|
ADDRH<2>    |    8.021(R)|CLK_BUFGP         |   0.000|
ADDRH<3>    |    7.354(R)|CLK_BUFGP         |   0.000|
ADDRH<4>    |    8.346(R)|CLK_BUFGP         |   0.000|
ADDRH<5>    |    7.673(R)|CLK_BUFGP         |   0.000|
ADDRH<6>    |    7.681(R)|CLK_BUFGP         |   0.000|
ADDRH<7>    |    7.621(R)|CLK_BUFGP         |   0.000|
ADDRH<8>    |    8.706(R)|CLK_BUFGP         |   0.000|
ADDRH<9>    |    8.470(R)|CLK_BUFGP         |   0.000|
ADDRV<0>    |    8.749(R)|CLK_BUFGP         |   0.000|
ADDRV<1>    |    9.052(R)|CLK_BUFGP         |   0.000|
ADDRV<2>    |    9.150(R)|CLK_BUFGP         |   0.000|
ADDRV<3>    |    8.392(R)|CLK_BUFGP         |   0.000|
ADDRV<4>    |    8.984(R)|CLK_BUFGP         |   0.000|
ADDRV<5>    |    8.622(R)|CLK_BUFGP         |   0.000|
ADDRV<6>    |    8.327(R)|CLK_BUFGP         |   0.000|
ADDRV<7>    |    8.535(R)|CLK_BUFGP         |   0.000|
ADDRV<8>    |    8.495(R)|CLK_BUFGP         |   0.000|
COUT<0>     |    7.632(R)|CLK_BUFGP         |   0.000|
COUT<1>     |    7.919(R)|CLK_BUFGP         |   0.000|
COUT<2>     |    7.430(R)|CLK_BUFGP         |   0.000|
COUT<3>     |    7.676(R)|CLK_BUFGP         |   0.000|
COUT<4>     |    7.905(R)|CLK_BUFGP         |   0.000|
COUT<5>     |    7.629(R)|CLK_BUFGP         |   0.000|
COUT<6>     |    8.700(R)|CLK_BUFGP         |   0.000|
COUT<7>     |    8.712(R)|CLK_BUFGP         |   0.000|
HS          |    9.999(R)|CLK_BUFGP         |   0.000|
VS          |   12.070(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.913|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri May 16 15:01:54 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 341 MB



