Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Dec  1 11:44:50 2025
| Host         : 25STC151L17 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_1080P_VGA_timing_summary_routed.rpt -pb TOP_1080P_VGA_timing_summary_routed.pb -rpx TOP_1080P_VGA_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_1080P_VGA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (38)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (38)
-------------------------------
 There are 38 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.797        0.000                      0                   50        0.122        0.000                      0                   50        2.867        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          2.797        0.000                      0                   50        0.236        0.000                      0                   50        2.867        0.000                       0                    40  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        2.799        0.000                      0                   50        0.236        0.000                      0                   50        2.867        0.000                       0                    40  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          2.797        0.000                      0                   50        0.122        0.000                      0                   50  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        2.797        0.000                      0                   50        0.122        0.000                      0                   50  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.797ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 1.064ns (28.630%)  route 2.652ns (71.370%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 5.250 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.824     2.835    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y32          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.511     5.250    VGA_CONTROLLER/CLK
    SLICE_X0Y32          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]/C
                         clock pessimism              0.564     5.813    
                         clock uncertainty           -0.114     5.699    
    SLICE_X0Y32          FDCE (Setup_fdce_C_D)       -0.067     5.632    VGA_CONTROLLER/vgaRed_reg[3]
  -------------------------------------------------------------------
                         required time                          5.632    
                         arrival time                          -2.835    
  -------------------------------------------------------------------
                         slack                                  2.797    

Slack (MET) :             2.798ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 1.064ns (28.744%)  route 2.638ns (71.256%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 5.250 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.809     2.820    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y32          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.511     5.250    VGA_CONTROLLER/CLK
    SLICE_X0Y32          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/C
                         clock pessimism              0.564     5.813    
                         clock uncertainty           -0.114     5.699    
    SLICE_X0Y32          FDCE (Setup_fdce_C_D)       -0.081     5.618    VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.618    
                         arrival time                          -2.820    
  -------------------------------------------------------------------
                         slack                                  2.798    

Slack (MET) :             2.930ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 1.064ns (29.798%)  route 2.507ns (70.202%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 5.251 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.678     2.689    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y33          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.512     5.251    VGA_CONTROLLER/CLK
    SLICE_X0Y33          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_3/C
                         clock pessimism              0.564     5.814    
                         clock uncertainty           -0.114     5.700    
    SLICE_X0Y33          FDCE (Setup_fdce_C_D)       -0.081     5.619    VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.619    
                         arrival time                          -2.689    
  -------------------------------------------------------------------
                         slack                                  2.930    

Slack (MET) :             2.937ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 1.064ns (29.815%)  route 2.505ns (70.185%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.256 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.676     2.687    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y40          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.517     5.256    VGA_CONTROLLER/CLK
    SLICE_X0Y40          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_8/C
                         clock pessimism              0.564     5.819    
                         clock uncertainty           -0.114     5.705    
    SLICE_X0Y40          FDCE (Setup_fdce_C_D)       -0.081     5.624    VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                          5.624    
                         arrival time                          -2.687    
  -------------------------------------------------------------------
                         slack                                  2.937    

Slack (MET) :             2.937ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 1.064ns (29.743%)  route 2.513ns (70.257%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 5.251 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.684     2.696    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y33          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.512     5.251    VGA_CONTROLLER/CLK
    SLICE_X0Y33          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_2/C
                         clock pessimism              0.564     5.814    
                         clock uncertainty           -0.114     5.700    
    SLICE_X0Y33          FDCE (Setup_fdce_C_D)       -0.067     5.633    VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.633    
                         arrival time                          -2.696    
  -------------------------------------------------------------------
                         slack                                  2.937    

Slack (MET) :             2.963ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 1.064ns (29.917%)  route 2.492ns (70.083%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.256 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.664     2.675    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y40          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.517     5.256    VGA_CONTROLLER/CLK
    SLICE_X0Y40          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10/C
                         clock pessimism              0.564     5.819    
                         clock uncertainty           -0.114     5.705    
    SLICE_X0Y40          FDCE (Setup_fdce_C_D)       -0.067     5.638    VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                          5.638    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                  2.963    

Slack (MET) :             2.993ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_9/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 1.064ns (30.118%)  route 2.469ns (69.882%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.256 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.640     2.651    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y40          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.517     5.256    VGA_CONTROLLER/CLK
    SLICE_X0Y40          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_9/C
                         clock pessimism              0.564     5.819    
                         clock uncertainty           -0.114     5.705    
    SLICE_X0Y40          FDCE (Setup_fdce_C_D)       -0.061     5.644    VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                          5.644    
                         arrival time                          -2.651    
  -------------------------------------------------------------------
                         slack                                  2.993    

Slack (MET) :             3.078ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 1.064ns (31.040%)  route 2.364ns (68.960%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.256 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.535     2.546    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y39          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.517     5.256    VGA_CONTROLLER/CLK
    SLICE_X0Y39          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_7/C
                         clock pessimism              0.564     5.819    
                         clock uncertainty           -0.114     5.705    
    SLICE_X0Y39          FDCE (Setup_fdce_C_D)       -0.081     5.624    VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          5.624    
                         arrival time                          -2.546    
  -------------------------------------------------------------------
                         slack                                  3.078    

Slack (MET) :             3.082ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 1.064ns (30.982%)  route 2.370ns (69.018%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 5.253 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.541     2.553    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y35          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.514     5.253    VGA_CONTROLLER/CLK
    SLICE_X0Y35          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_4/C
                         clock pessimism              0.564     5.816    
                         clock uncertainty           -0.114     5.702    
    SLICE_X0Y35          FDCE (Setup_fdce_C_D)       -0.067     5.635    VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                          5.635    
                         arrival time                          -2.553    
  -------------------------------------------------------------------
                         slack                                  3.082    

Slack (MET) :             3.086ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 1.064ns (30.987%)  route 2.370ns (69.013%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.256 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.541     2.552    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y39          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.517     5.256    VGA_CONTROLLER/CLK
    SLICE_X0Y39          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_6/C
                         clock pessimism              0.564     5.819    
                         clock uncertainty           -0.114     5.705    
    SLICE_X0Y39          FDCE (Setup_fdce_C_D)       -0.067     5.638    VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                          5.638    
                         arrival time                          -2.552    
  -------------------------------------------------------------------
                         slack                                  3.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_position_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/Vsync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.195%)  route 0.157ns (45.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.590    VGA_CONTROLLER/CLK
    SLICE_X5Y39          FDCE                                         r  VGA_CONTROLLER/y_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  VGA_CONTROLLER/y_position_reg[0]/Q
                         net (fo=4, routed)           0.157    -0.292    VGA_CONTROLLER/y_position_reg_n_0_[0]
    SLICE_X5Y38          LUT6 (Prop_lut6_I5_O)        0.045    -0.247 r  VGA_CONTROLLER/Vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.247    VGA_CONTROLLER/Vsync_i_1_n_0
    SLICE_X5Y38          FDCE                                         r  VGA_CONTROLLER/Vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.862    -0.828    VGA_CONTROLLER/CLK
    SLICE_X5Y38          FDCE                                         r  VGA_CONTROLLER/Vsync_reg/C
                         clock pessimism              0.253    -0.574    
    SLICE_X5Y38          FDCE (Hold_fdce_C_D)         0.091    -0.483    VGA_CONTROLLER/Vsync_reg
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_position_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/y_position_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.894%)  route 0.187ns (50.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.589    -0.592    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  VGA_CONTROLLER/y_position_reg[3]/Q
                         net (fo=17, routed)          0.187    -0.265    VGA_CONTROLLER/y_position_reg_n_0_[3]
    SLICE_X3Y37          LUT6 (Prop_lut6_I3_O)        0.045    -0.220 r  VGA_CONTROLLER/y_position[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    VGA_CONTROLLER/y_position[1]_i_1_n_0
    SLICE_X3Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.862    -0.828    VGA_CONTROLLER/CLK
    SLICE_X3Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[1]/C
                         clock pessimism              0.274    -0.553    
    SLICE_X3Y37          FDCE (Hold_fdce_C_D)         0.091    -0.462    VGA_CONTROLLER/y_position_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_position_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/y_position_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.590    VGA_CONTROLLER/CLK
    SLICE_X5Y39          FDCE                                         r  VGA_CONTROLLER/y_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.141    -0.449 f  VGA_CONTROLLER/y_position_reg[0]/Q
                         net (fo=4, routed)           0.168    -0.281    VGA_CONTROLLER/y_position_reg_n_0_[0]
    SLICE_X5Y39          LUT5 (Prop_lut5_I3_O)        0.042    -0.239 r  VGA_CONTROLLER/y_position[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    VGA_CONTROLLER/y_position[0]_i_1_n_0
    SLICE_X5Y39          FDCE                                         r  VGA_CONTROLLER/y_position_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.862    -0.828    VGA_CONTROLLER/CLK
    SLICE_X5Y39          FDCE                                         r  VGA_CONTROLLER/y_position_reg[0]/C
                         clock pessimism              0.237    -0.590    
    SLICE_X5Y39          FDCE (Hold_fdce_C_D)         0.105    -0.485    VGA_CONTROLLER/y_position_reg[0]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/y_position_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.589    -0.592    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.451 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.168    -0.283    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y36          LUT6 (Prop_lut6_I2_O)        0.045    -0.238 r  VGA_CONTROLLER/y_position[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    VGA_CONTROLLER/y_position[2]_i_1_n_0
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.859    -0.831    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X5Y36          FDCE (Hold_fdce_C_D)         0.091    -0.501    VGA_CONTROLLER/y_position_reg[2]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_position_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/y_position_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.051%)  route 0.178ns (48.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.591    VGA_CONTROLLER/CLK
    SLICE_X5Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.450 f  VGA_CONTROLLER/y_position_reg[5]/Q
                         net (fo=16, routed)          0.178    -0.272    VGA_CONTROLLER/y_position_reg_n_0_[5]
    SLICE_X5Y37          LUT6 (Prop_lut6_I1_O)        0.045    -0.227 r  VGA_CONTROLLER/y_position[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    VGA_CONTROLLER/y_position[6]_i_1_n_0
    SLICE_X5Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.860    -0.830    VGA_CONTROLLER/CLK
    SLICE_X5Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[6]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X5Y37          FDCE (Hold_fdce_C_D)         0.092    -0.499    VGA_CONTROLLER/y_position_reg[6]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/x_position_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/x_position_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.590    VGA_CONTROLLER/CLK
    SLICE_X2Y34          FDCE                                         r  VGA_CONTROLLER/x_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.164    -0.426 f  VGA_CONTROLLER/x_position_reg[0]/Q
                         net (fo=3, routed)           0.187    -0.239    VGA_CONTROLLER/x_position_reg_n_0_[0]
    SLICE_X2Y34          LUT1 (Prop_lut1_I0_O)        0.045    -0.194 r  VGA_CONTROLLER/x_position[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    VGA_CONTROLLER/x_position[0]
    SLICE_X2Y34          FDCE                                         r  VGA_CONTROLLER/x_position_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.860    -0.830    VGA_CONTROLLER/CLK
    SLICE_X2Y34          FDCE                                         r  VGA_CONTROLLER/x_position_reg[0]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X2Y34          FDCE (Hold_fdce_C_D)         0.120    -0.470    VGA_CONTROLLER/x_position_reg[0]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_position_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/y_position_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.684%)  route 0.240ns (56.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.589    -0.592    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  VGA_CONTROLLER/y_position_reg[3]/Q
                         net (fo=17, routed)          0.240    -0.212    VGA_CONTROLLER/y_position_reg_n_0_[3]
    SLICE_X3Y37          LUT6 (Prop_lut6_I3_O)        0.045    -0.167 r  VGA_CONTROLLER/y_position[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    VGA_CONTROLLER/y_position[7]_i_1_n_0
    SLICE_X3Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.862    -0.828    VGA_CONTROLLER/CLK
    SLICE_X3Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[7]/C
                         clock pessimism              0.274    -0.553    
    SLICE_X3Y37          FDCE (Hold_fdce_C_D)         0.092    -0.461    VGA_CONTROLLER/y_position_reg[7]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_position_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/y_position_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.929%)  route 0.210ns (53.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.591    VGA_CONTROLLER/CLK
    SLICE_X5Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.450 f  VGA_CONTROLLER/y_position_reg[5]/Q
                         net (fo=16, routed)          0.210    -0.240    VGA_CONTROLLER/y_position_reg_n_0_[5]
    SLICE_X5Y37          LUT6 (Prop_lut6_I1_O)        0.045    -0.195 r  VGA_CONTROLLER/y_position[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    VGA_CONTROLLER/y_position[8]_i_1_n_0
    SLICE_X5Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.860    -0.830    VGA_CONTROLLER/CLK
    SLICE_X5Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[8]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X5Y37          FDCE (Hold_fdce_C_D)         0.092    -0.499    VGA_CONTROLLER/y_position_reg[8]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/y_position_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.113%)  route 0.217ns (53.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.589    -0.592    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.451 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.217    -0.234    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y36          LUT6 (Prop_lut6_I2_O)        0.045    -0.189 r  VGA_CONTROLLER/y_position[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    VGA_CONTROLLER/y_position[4]_i_1_n_0
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.859    -0.831    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[4]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X5Y36          FDCE (Hold_fdce_C_D)         0.092    -0.500    VGA_CONTROLLER/y_position_reg[4]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_position_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/y_position_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.833%)  route 0.259ns (58.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.591    VGA_CONTROLLER/CLK
    SLICE_X5Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.450 f  VGA_CONTROLLER/y_position_reg[5]/Q
                         net (fo=16, routed)          0.259    -0.192    VGA_CONTROLLER/y_position_reg_n_0_[5]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.045    -0.147 r  VGA_CONTROLLER/y_position[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    VGA_CONTROLLER/y_position[9]_i_1_n_0
    SLICE_X3Y38          FDCE                                         r  VGA_CONTROLLER/y_position_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.864    -0.826    VGA_CONTROLLER/CLK
    SLICE_X3Y38          FDCE                                         r  VGA_CONTROLLER/y_position_reg[9]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X3Y38          FDCE (Hold_fdce_C_D)         0.092    -0.459    VGA_CONTROLLER/y_position_reg[9]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0    CLOCK_GEN/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         6.734       5.734      SLICE_X0Y35      VGA_CONTROLLER/Hsync_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         6.734       5.734      SLICE_X5Y38      VGA_CONTROLLER/Vsync_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         6.734       5.734      SLICE_X0Y32      VGA_CONTROLLER/vgaRed_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         6.734       5.734      SLICE_X0Y32      VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         6.734       5.734      SLICE_X0Y40      VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10/C
Min Period        n/a     FDCE/C              n/a            1.000         6.734       5.734      SLICE_X0Y37      VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_11/C
Min Period        n/a     FDCE/C              n/a            1.000         6.734       5.734      SLICE_X0Y33      VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_2/C
Min Period        n/a     FDCE/C              n/a            1.000         6.734       5.734      SLICE_X0Y33      VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_3/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X0Y35      VGA_CONTROLLER/Hsync_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X0Y35      VGA_CONTROLLER/Hsync_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X5Y38      VGA_CONTROLLER/Vsync_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X5Y38      VGA_CONTROLLER/Vsync_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X0Y32      VGA_CONTROLLER/vgaRed_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X0Y32      VGA_CONTROLLER/vgaRed_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X0Y32      VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X0Y32      VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X0Y40      VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X0Y40      VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X0Y35      VGA_CONTROLLER/Hsync_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X0Y35      VGA_CONTROLLER/Hsync_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X5Y38      VGA_CONTROLLER/Vsync_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X5Y38      VGA_CONTROLLER/Vsync_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X0Y32      VGA_CONTROLLER/vgaRed_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X0Y32      VGA_CONTROLLER/vgaRed_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X0Y32      VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X0Y32      VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X0Y40      VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X0Y40      VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLOCK_GEN/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    CLOCK_GEN/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.799ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 1.064ns (28.630%)  route 2.652ns (71.370%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 5.250 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.824     2.835    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y32          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.511     5.250    VGA_CONTROLLER/CLK
    SLICE_X0Y32          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]/C
                         clock pessimism              0.564     5.813    
                         clock uncertainty           -0.113     5.701    
    SLICE_X0Y32          FDCE (Setup_fdce_C_D)       -0.067     5.634    VGA_CONTROLLER/vgaRed_reg[3]
  -------------------------------------------------------------------
                         required time                          5.634    
                         arrival time                          -2.835    
  -------------------------------------------------------------------
                         slack                                  2.799    

Slack (MET) :             2.800ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 1.064ns (28.744%)  route 2.638ns (71.256%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 5.250 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.809     2.820    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y32          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.511     5.250    VGA_CONTROLLER/CLK
    SLICE_X0Y32          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/C
                         clock pessimism              0.564     5.813    
                         clock uncertainty           -0.113     5.701    
    SLICE_X0Y32          FDCE (Setup_fdce_C_D)       -0.081     5.620    VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.620    
                         arrival time                          -2.820    
  -------------------------------------------------------------------
                         slack                                  2.800    

Slack (MET) :             2.932ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 1.064ns (29.798%)  route 2.507ns (70.202%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 5.251 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.678     2.689    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y33          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.512     5.251    VGA_CONTROLLER/CLK
    SLICE_X0Y33          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_3/C
                         clock pessimism              0.564     5.814    
                         clock uncertainty           -0.113     5.702    
    SLICE_X0Y33          FDCE (Setup_fdce_C_D)       -0.081     5.621    VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.621    
                         arrival time                          -2.689    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 1.064ns (29.815%)  route 2.505ns (70.185%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.256 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.676     2.687    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y40          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.517     5.256    VGA_CONTROLLER/CLK
    SLICE_X0Y40          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_8/C
                         clock pessimism              0.564     5.819    
                         clock uncertainty           -0.113     5.707    
    SLICE_X0Y40          FDCE (Setup_fdce_C_D)       -0.081     5.626    VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                          5.626    
                         arrival time                          -2.687    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 1.064ns (29.743%)  route 2.513ns (70.257%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 5.251 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.684     2.696    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y33          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.512     5.251    VGA_CONTROLLER/CLK
    SLICE_X0Y33          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_2/C
                         clock pessimism              0.564     5.814    
                         clock uncertainty           -0.113     5.702    
    SLICE_X0Y33          FDCE (Setup_fdce_C_D)       -0.067     5.635    VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.635    
                         arrival time                          -2.696    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 1.064ns (29.917%)  route 2.492ns (70.083%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.256 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.664     2.675    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y40          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.517     5.256    VGA_CONTROLLER/CLK
    SLICE_X0Y40          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10/C
                         clock pessimism              0.564     5.819    
                         clock uncertainty           -0.113     5.707    
    SLICE_X0Y40          FDCE (Setup_fdce_C_D)       -0.067     5.640    VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                          5.640    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.995ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_9/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 1.064ns (30.118%)  route 2.469ns (69.882%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.256 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.640     2.651    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y40          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.517     5.256    VGA_CONTROLLER/CLK
    SLICE_X0Y40          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_9/C
                         clock pessimism              0.564     5.819    
                         clock uncertainty           -0.113     5.707    
    SLICE_X0Y40          FDCE (Setup_fdce_C_D)       -0.061     5.646    VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                          5.646    
                         arrival time                          -2.651    
  -------------------------------------------------------------------
                         slack                                  2.995    

Slack (MET) :             3.080ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 1.064ns (31.040%)  route 2.364ns (68.960%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.256 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.535     2.546    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y39          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.517     5.256    VGA_CONTROLLER/CLK
    SLICE_X0Y39          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_7/C
                         clock pessimism              0.564     5.819    
                         clock uncertainty           -0.113     5.707    
    SLICE_X0Y39          FDCE (Setup_fdce_C_D)       -0.081     5.626    VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          5.626    
                         arrival time                          -2.546    
  -------------------------------------------------------------------
                         slack                                  3.080    

Slack (MET) :             3.084ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 1.064ns (30.982%)  route 2.370ns (69.018%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 5.253 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.541     2.553    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y35          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.514     5.253    VGA_CONTROLLER/CLK
    SLICE_X0Y35          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_4/C
                         clock pessimism              0.564     5.816    
                         clock uncertainty           -0.113     5.704    
    SLICE_X0Y35          FDCE (Setup_fdce_C_D)       -0.067     5.637    VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                          5.637    
                         arrival time                          -2.553    
  -------------------------------------------------------------------
                         slack                                  3.084    

Slack (MET) :             3.088ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 1.064ns (30.987%)  route 2.370ns (69.013%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.256 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.541     2.552    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y39          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.517     5.256    VGA_CONTROLLER/CLK
    SLICE_X0Y39          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_6/C
                         clock pessimism              0.564     5.819    
                         clock uncertainty           -0.113     5.707    
    SLICE_X0Y39          FDCE (Setup_fdce_C_D)       -0.067     5.640    VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                          5.640    
                         arrival time                          -2.552    
  -------------------------------------------------------------------
                         slack                                  3.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_position_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/Vsync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.195%)  route 0.157ns (45.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.590    VGA_CONTROLLER/CLK
    SLICE_X5Y39          FDCE                                         r  VGA_CONTROLLER/y_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  VGA_CONTROLLER/y_position_reg[0]/Q
                         net (fo=4, routed)           0.157    -0.292    VGA_CONTROLLER/y_position_reg_n_0_[0]
    SLICE_X5Y38          LUT6 (Prop_lut6_I5_O)        0.045    -0.247 r  VGA_CONTROLLER/Vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.247    VGA_CONTROLLER/Vsync_i_1_n_0
    SLICE_X5Y38          FDCE                                         r  VGA_CONTROLLER/Vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.862    -0.828    VGA_CONTROLLER/CLK
    SLICE_X5Y38          FDCE                                         r  VGA_CONTROLLER/Vsync_reg/C
                         clock pessimism              0.253    -0.574    
    SLICE_X5Y38          FDCE (Hold_fdce_C_D)         0.091    -0.483    VGA_CONTROLLER/Vsync_reg
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_position_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/y_position_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.894%)  route 0.187ns (50.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.589    -0.592    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  VGA_CONTROLLER/y_position_reg[3]/Q
                         net (fo=17, routed)          0.187    -0.265    VGA_CONTROLLER/y_position_reg_n_0_[3]
    SLICE_X3Y37          LUT6 (Prop_lut6_I3_O)        0.045    -0.220 r  VGA_CONTROLLER/y_position[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    VGA_CONTROLLER/y_position[1]_i_1_n_0
    SLICE_X3Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.862    -0.828    VGA_CONTROLLER/CLK
    SLICE_X3Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[1]/C
                         clock pessimism              0.274    -0.553    
    SLICE_X3Y37          FDCE (Hold_fdce_C_D)         0.091    -0.462    VGA_CONTROLLER/y_position_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_position_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/y_position_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.590    VGA_CONTROLLER/CLK
    SLICE_X5Y39          FDCE                                         r  VGA_CONTROLLER/y_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.141    -0.449 f  VGA_CONTROLLER/y_position_reg[0]/Q
                         net (fo=4, routed)           0.168    -0.281    VGA_CONTROLLER/y_position_reg_n_0_[0]
    SLICE_X5Y39          LUT5 (Prop_lut5_I3_O)        0.042    -0.239 r  VGA_CONTROLLER/y_position[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    VGA_CONTROLLER/y_position[0]_i_1_n_0
    SLICE_X5Y39          FDCE                                         r  VGA_CONTROLLER/y_position_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.862    -0.828    VGA_CONTROLLER/CLK
    SLICE_X5Y39          FDCE                                         r  VGA_CONTROLLER/y_position_reg[0]/C
                         clock pessimism              0.237    -0.590    
    SLICE_X5Y39          FDCE (Hold_fdce_C_D)         0.105    -0.485    VGA_CONTROLLER/y_position_reg[0]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/y_position_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.589    -0.592    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.451 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.168    -0.283    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y36          LUT6 (Prop_lut6_I2_O)        0.045    -0.238 r  VGA_CONTROLLER/y_position[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    VGA_CONTROLLER/y_position[2]_i_1_n_0
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.859    -0.831    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X5Y36          FDCE (Hold_fdce_C_D)         0.091    -0.501    VGA_CONTROLLER/y_position_reg[2]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_position_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/y_position_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.051%)  route 0.178ns (48.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.591    VGA_CONTROLLER/CLK
    SLICE_X5Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.450 f  VGA_CONTROLLER/y_position_reg[5]/Q
                         net (fo=16, routed)          0.178    -0.272    VGA_CONTROLLER/y_position_reg_n_0_[5]
    SLICE_X5Y37          LUT6 (Prop_lut6_I1_O)        0.045    -0.227 r  VGA_CONTROLLER/y_position[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    VGA_CONTROLLER/y_position[6]_i_1_n_0
    SLICE_X5Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.860    -0.830    VGA_CONTROLLER/CLK
    SLICE_X5Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[6]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X5Y37          FDCE (Hold_fdce_C_D)         0.092    -0.499    VGA_CONTROLLER/y_position_reg[6]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/x_position_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/x_position_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.590    VGA_CONTROLLER/CLK
    SLICE_X2Y34          FDCE                                         r  VGA_CONTROLLER/x_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.164    -0.426 f  VGA_CONTROLLER/x_position_reg[0]/Q
                         net (fo=3, routed)           0.187    -0.239    VGA_CONTROLLER/x_position_reg_n_0_[0]
    SLICE_X2Y34          LUT1 (Prop_lut1_I0_O)        0.045    -0.194 r  VGA_CONTROLLER/x_position[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    VGA_CONTROLLER/x_position[0]
    SLICE_X2Y34          FDCE                                         r  VGA_CONTROLLER/x_position_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.860    -0.830    VGA_CONTROLLER/CLK
    SLICE_X2Y34          FDCE                                         r  VGA_CONTROLLER/x_position_reg[0]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X2Y34          FDCE (Hold_fdce_C_D)         0.120    -0.470    VGA_CONTROLLER/x_position_reg[0]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_position_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/y_position_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.684%)  route 0.240ns (56.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.589    -0.592    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  VGA_CONTROLLER/y_position_reg[3]/Q
                         net (fo=17, routed)          0.240    -0.212    VGA_CONTROLLER/y_position_reg_n_0_[3]
    SLICE_X3Y37          LUT6 (Prop_lut6_I3_O)        0.045    -0.167 r  VGA_CONTROLLER/y_position[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    VGA_CONTROLLER/y_position[7]_i_1_n_0
    SLICE_X3Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.862    -0.828    VGA_CONTROLLER/CLK
    SLICE_X3Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[7]/C
                         clock pessimism              0.274    -0.553    
    SLICE_X3Y37          FDCE (Hold_fdce_C_D)         0.092    -0.461    VGA_CONTROLLER/y_position_reg[7]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_position_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/y_position_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.929%)  route 0.210ns (53.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.591    VGA_CONTROLLER/CLK
    SLICE_X5Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.450 f  VGA_CONTROLLER/y_position_reg[5]/Q
                         net (fo=16, routed)          0.210    -0.240    VGA_CONTROLLER/y_position_reg_n_0_[5]
    SLICE_X5Y37          LUT6 (Prop_lut6_I1_O)        0.045    -0.195 r  VGA_CONTROLLER/y_position[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    VGA_CONTROLLER/y_position[8]_i_1_n_0
    SLICE_X5Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.860    -0.830    VGA_CONTROLLER/CLK
    SLICE_X5Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[8]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X5Y37          FDCE (Hold_fdce_C_D)         0.092    -0.499    VGA_CONTROLLER/y_position_reg[8]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/y_position_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.113%)  route 0.217ns (53.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.589    -0.592    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.451 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.217    -0.234    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y36          LUT6 (Prop_lut6_I2_O)        0.045    -0.189 r  VGA_CONTROLLER/y_position[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    VGA_CONTROLLER/y_position[4]_i_1_n_0
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.859    -0.831    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[4]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X5Y36          FDCE (Hold_fdce_C_D)         0.092    -0.500    VGA_CONTROLLER/y_position_reg[4]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_position_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/y_position_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.833%)  route 0.259ns (58.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.591    VGA_CONTROLLER/CLK
    SLICE_X5Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.450 f  VGA_CONTROLLER/y_position_reg[5]/Q
                         net (fo=16, routed)          0.259    -0.192    VGA_CONTROLLER/y_position_reg_n_0_[5]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.045    -0.147 r  VGA_CONTROLLER/y_position[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    VGA_CONTROLLER/y_position[9]_i_1_n_0
    SLICE_X3Y38          FDCE                                         r  VGA_CONTROLLER/y_position_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.864    -0.826    VGA_CONTROLLER/CLK
    SLICE_X3Y38          FDCE                                         r  VGA_CONTROLLER/y_position_reg[9]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X3Y38          FDCE (Hold_fdce_C_D)         0.092    -0.459    VGA_CONTROLLER/y_position_reg[9]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0    CLOCK_GEN/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         6.734       5.734      SLICE_X0Y35      VGA_CONTROLLER/Hsync_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         6.734       5.734      SLICE_X5Y38      VGA_CONTROLLER/Vsync_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         6.734       5.734      SLICE_X0Y32      VGA_CONTROLLER/vgaRed_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         6.734       5.734      SLICE_X0Y32      VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         6.734       5.734      SLICE_X0Y40      VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10/C
Min Period        n/a     FDCE/C              n/a            1.000         6.734       5.734      SLICE_X0Y37      VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_11/C
Min Period        n/a     FDCE/C              n/a            1.000         6.734       5.734      SLICE_X0Y33      VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_2/C
Min Period        n/a     FDCE/C              n/a            1.000         6.734       5.734      SLICE_X0Y33      VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_3/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X0Y35      VGA_CONTROLLER/Hsync_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X0Y35      VGA_CONTROLLER/Hsync_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X5Y38      VGA_CONTROLLER/Vsync_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X5Y38      VGA_CONTROLLER/Vsync_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X0Y32      VGA_CONTROLLER/vgaRed_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X0Y32      VGA_CONTROLLER/vgaRed_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X0Y32      VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X0Y32      VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X0Y40      VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X0Y40      VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X0Y35      VGA_CONTROLLER/Hsync_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X0Y35      VGA_CONTROLLER/Hsync_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X5Y38      VGA_CONTROLLER/Vsync_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X5Y38      VGA_CONTROLLER/Vsync_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X0Y32      VGA_CONTROLLER/vgaRed_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X0Y32      VGA_CONTROLLER/vgaRed_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X0Y32      VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X0Y32      VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X0Y40      VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X0Y40      VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLOCK_GEN/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    CLOCK_GEN/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.797ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 1.064ns (28.630%)  route 2.652ns (71.370%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 5.250 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.824     2.835    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y32          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.511     5.250    VGA_CONTROLLER/CLK
    SLICE_X0Y32          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]/C
                         clock pessimism              0.564     5.813    
                         clock uncertainty           -0.114     5.699    
    SLICE_X0Y32          FDCE (Setup_fdce_C_D)       -0.067     5.632    VGA_CONTROLLER/vgaRed_reg[3]
  -------------------------------------------------------------------
                         required time                          5.632    
                         arrival time                          -2.835    
  -------------------------------------------------------------------
                         slack                                  2.797    

Slack (MET) :             2.798ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 1.064ns (28.744%)  route 2.638ns (71.256%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 5.250 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.809     2.820    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y32          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.511     5.250    VGA_CONTROLLER/CLK
    SLICE_X0Y32          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/C
                         clock pessimism              0.564     5.813    
                         clock uncertainty           -0.114     5.699    
    SLICE_X0Y32          FDCE (Setup_fdce_C_D)       -0.081     5.618    VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.618    
                         arrival time                          -2.820    
  -------------------------------------------------------------------
                         slack                                  2.798    

Slack (MET) :             2.930ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 1.064ns (29.798%)  route 2.507ns (70.202%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 5.251 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.678     2.689    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y33          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.512     5.251    VGA_CONTROLLER/CLK
    SLICE_X0Y33          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_3/C
                         clock pessimism              0.564     5.814    
                         clock uncertainty           -0.114     5.700    
    SLICE_X0Y33          FDCE (Setup_fdce_C_D)       -0.081     5.619    VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.619    
                         arrival time                          -2.689    
  -------------------------------------------------------------------
                         slack                                  2.930    

Slack (MET) :             2.937ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 1.064ns (29.815%)  route 2.505ns (70.185%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.256 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.676     2.687    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y40          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.517     5.256    VGA_CONTROLLER/CLK
    SLICE_X0Y40          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_8/C
                         clock pessimism              0.564     5.819    
                         clock uncertainty           -0.114     5.705    
    SLICE_X0Y40          FDCE (Setup_fdce_C_D)       -0.081     5.624    VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                          5.624    
                         arrival time                          -2.687    
  -------------------------------------------------------------------
                         slack                                  2.937    

Slack (MET) :             2.937ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 1.064ns (29.743%)  route 2.513ns (70.257%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 5.251 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.684     2.696    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y33          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.512     5.251    VGA_CONTROLLER/CLK
    SLICE_X0Y33          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_2/C
                         clock pessimism              0.564     5.814    
                         clock uncertainty           -0.114     5.700    
    SLICE_X0Y33          FDCE (Setup_fdce_C_D)       -0.067     5.633    VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.633    
                         arrival time                          -2.696    
  -------------------------------------------------------------------
                         slack                                  2.937    

Slack (MET) :             2.963ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 1.064ns (29.917%)  route 2.492ns (70.083%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.256 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.664     2.675    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y40          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.517     5.256    VGA_CONTROLLER/CLK
    SLICE_X0Y40          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10/C
                         clock pessimism              0.564     5.819    
                         clock uncertainty           -0.114     5.705    
    SLICE_X0Y40          FDCE (Setup_fdce_C_D)       -0.067     5.638    VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                          5.638    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                  2.963    

Slack (MET) :             2.993ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_9/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 1.064ns (30.118%)  route 2.469ns (69.882%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.256 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.640     2.651    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y40          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.517     5.256    VGA_CONTROLLER/CLK
    SLICE_X0Y40          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_9/C
                         clock pessimism              0.564     5.819    
                         clock uncertainty           -0.114     5.705    
    SLICE_X0Y40          FDCE (Setup_fdce_C_D)       -0.061     5.644    VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                          5.644    
                         arrival time                          -2.651    
  -------------------------------------------------------------------
                         slack                                  2.993    

Slack (MET) :             3.078ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 1.064ns (31.040%)  route 2.364ns (68.960%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.256 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.535     2.546    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y39          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.517     5.256    VGA_CONTROLLER/CLK
    SLICE_X0Y39          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_7/C
                         clock pessimism              0.564     5.819    
                         clock uncertainty           -0.114     5.705    
    SLICE_X0Y39          FDCE (Setup_fdce_C_D)       -0.081     5.624    VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          5.624    
                         arrival time                          -2.546    
  -------------------------------------------------------------------
                         slack                                  3.078    

Slack (MET) :             3.082ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 1.064ns (30.982%)  route 2.370ns (69.018%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 5.253 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.541     2.553    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y35          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.514     5.253    VGA_CONTROLLER/CLK
    SLICE_X0Y35          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_4/C
                         clock pessimism              0.564     5.816    
                         clock uncertainty           -0.114     5.702    
    SLICE_X0Y35          FDCE (Setup_fdce_C_D)       -0.067     5.635    VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                          5.635    
                         arrival time                          -2.553    
  -------------------------------------------------------------------
                         slack                                  3.082    

Slack (MET) :             3.086ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 1.064ns (30.987%)  route 2.370ns (69.013%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.256 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.541     2.552    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y39          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.517     5.256    VGA_CONTROLLER/CLK
    SLICE_X0Y39          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_6/C
                         clock pessimism              0.564     5.819    
                         clock uncertainty           -0.114     5.705    
    SLICE_X0Y39          FDCE (Setup_fdce_C_D)       -0.067     5.638    VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                          5.638    
                         arrival time                          -2.552    
  -------------------------------------------------------------------
                         slack                                  3.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_position_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/Vsync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.195%)  route 0.157ns (45.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.590    VGA_CONTROLLER/CLK
    SLICE_X5Y39          FDCE                                         r  VGA_CONTROLLER/y_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  VGA_CONTROLLER/y_position_reg[0]/Q
                         net (fo=4, routed)           0.157    -0.292    VGA_CONTROLLER/y_position_reg_n_0_[0]
    SLICE_X5Y38          LUT6 (Prop_lut6_I5_O)        0.045    -0.247 r  VGA_CONTROLLER/Vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.247    VGA_CONTROLLER/Vsync_i_1_n_0
    SLICE_X5Y38          FDCE                                         r  VGA_CONTROLLER/Vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.862    -0.828    VGA_CONTROLLER/CLK
    SLICE_X5Y38          FDCE                                         r  VGA_CONTROLLER/Vsync_reg/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.114    -0.460    
    SLICE_X5Y38          FDCE (Hold_fdce_C_D)         0.091    -0.369    VGA_CONTROLLER/Vsync_reg
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_position_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/y_position_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.894%)  route 0.187ns (50.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.589    -0.592    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  VGA_CONTROLLER/y_position_reg[3]/Q
                         net (fo=17, routed)          0.187    -0.265    VGA_CONTROLLER/y_position_reg_n_0_[3]
    SLICE_X3Y37          LUT6 (Prop_lut6_I3_O)        0.045    -0.220 r  VGA_CONTROLLER/y_position[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    VGA_CONTROLLER/y_position[1]_i_1_n_0
    SLICE_X3Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.862    -0.828    VGA_CONTROLLER/CLK
    SLICE_X3Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[1]/C
                         clock pessimism              0.274    -0.553    
                         clock uncertainty            0.114    -0.439    
    SLICE_X3Y37          FDCE (Hold_fdce_C_D)         0.091    -0.348    VGA_CONTROLLER/y_position_reg[1]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_position_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/y_position_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.590    VGA_CONTROLLER/CLK
    SLICE_X5Y39          FDCE                                         r  VGA_CONTROLLER/y_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.141    -0.449 f  VGA_CONTROLLER/y_position_reg[0]/Q
                         net (fo=4, routed)           0.168    -0.281    VGA_CONTROLLER/y_position_reg_n_0_[0]
    SLICE_X5Y39          LUT5 (Prop_lut5_I3_O)        0.042    -0.239 r  VGA_CONTROLLER/y_position[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    VGA_CONTROLLER/y_position[0]_i_1_n_0
    SLICE_X5Y39          FDCE                                         r  VGA_CONTROLLER/y_position_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.862    -0.828    VGA_CONTROLLER/CLK
    SLICE_X5Y39          FDCE                                         r  VGA_CONTROLLER/y_position_reg[0]/C
                         clock pessimism              0.237    -0.590    
                         clock uncertainty            0.114    -0.476    
    SLICE_X5Y39          FDCE (Hold_fdce_C_D)         0.105    -0.371    VGA_CONTROLLER/y_position_reg[0]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/y_position_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.589    -0.592    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.451 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.168    -0.283    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y36          LUT6 (Prop_lut6_I2_O)        0.045    -0.238 r  VGA_CONTROLLER/y_position[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    VGA_CONTROLLER/y_position[2]_i_1_n_0
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.859    -0.831    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
                         clock pessimism              0.238    -0.592    
                         clock uncertainty            0.114    -0.478    
    SLICE_X5Y36          FDCE (Hold_fdce_C_D)         0.091    -0.387    VGA_CONTROLLER/y_position_reg[2]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_position_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/y_position_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.051%)  route 0.178ns (48.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.591    VGA_CONTROLLER/CLK
    SLICE_X5Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.450 f  VGA_CONTROLLER/y_position_reg[5]/Q
                         net (fo=16, routed)          0.178    -0.272    VGA_CONTROLLER/y_position_reg_n_0_[5]
    SLICE_X5Y37          LUT6 (Prop_lut6_I1_O)        0.045    -0.227 r  VGA_CONTROLLER/y_position[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    VGA_CONTROLLER/y_position[6]_i_1_n_0
    SLICE_X5Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.860    -0.830    VGA_CONTROLLER/CLK
    SLICE_X5Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[6]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.114    -0.477    
    SLICE_X5Y37          FDCE (Hold_fdce_C_D)         0.092    -0.385    VGA_CONTROLLER/y_position_reg[6]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/x_position_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/x_position_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.590    VGA_CONTROLLER/CLK
    SLICE_X2Y34          FDCE                                         r  VGA_CONTROLLER/x_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.164    -0.426 f  VGA_CONTROLLER/x_position_reg[0]/Q
                         net (fo=3, routed)           0.187    -0.239    VGA_CONTROLLER/x_position_reg_n_0_[0]
    SLICE_X2Y34          LUT1 (Prop_lut1_I0_O)        0.045    -0.194 r  VGA_CONTROLLER/x_position[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    VGA_CONTROLLER/x_position[0]
    SLICE_X2Y34          FDCE                                         r  VGA_CONTROLLER/x_position_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.860    -0.830    VGA_CONTROLLER/CLK
    SLICE_X2Y34          FDCE                                         r  VGA_CONTROLLER/x_position_reg[0]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.114    -0.476    
    SLICE_X2Y34          FDCE (Hold_fdce_C_D)         0.120    -0.356    VGA_CONTROLLER/x_position_reg[0]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_position_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/y_position_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.684%)  route 0.240ns (56.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.589    -0.592    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  VGA_CONTROLLER/y_position_reg[3]/Q
                         net (fo=17, routed)          0.240    -0.212    VGA_CONTROLLER/y_position_reg_n_0_[3]
    SLICE_X3Y37          LUT6 (Prop_lut6_I3_O)        0.045    -0.167 r  VGA_CONTROLLER/y_position[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    VGA_CONTROLLER/y_position[7]_i_1_n_0
    SLICE_X3Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.862    -0.828    VGA_CONTROLLER/CLK
    SLICE_X3Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[7]/C
                         clock pessimism              0.274    -0.553    
                         clock uncertainty            0.114    -0.439    
    SLICE_X3Y37          FDCE (Hold_fdce_C_D)         0.092    -0.347    VGA_CONTROLLER/y_position_reg[7]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_position_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/y_position_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.929%)  route 0.210ns (53.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.591    VGA_CONTROLLER/CLK
    SLICE_X5Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.450 f  VGA_CONTROLLER/y_position_reg[5]/Q
                         net (fo=16, routed)          0.210    -0.240    VGA_CONTROLLER/y_position_reg_n_0_[5]
    SLICE_X5Y37          LUT6 (Prop_lut6_I1_O)        0.045    -0.195 r  VGA_CONTROLLER/y_position[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    VGA_CONTROLLER/y_position[8]_i_1_n_0
    SLICE_X5Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.860    -0.830    VGA_CONTROLLER/CLK
    SLICE_X5Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[8]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.114    -0.477    
    SLICE_X5Y37          FDCE (Hold_fdce_C_D)         0.092    -0.385    VGA_CONTROLLER/y_position_reg[8]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/y_position_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.113%)  route 0.217ns (53.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.589    -0.592    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.451 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.217    -0.234    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y36          LUT6 (Prop_lut6_I2_O)        0.045    -0.189 r  VGA_CONTROLLER/y_position[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    VGA_CONTROLLER/y_position[4]_i_1_n_0
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.859    -0.831    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[4]/C
                         clock pessimism              0.238    -0.592    
                         clock uncertainty            0.114    -0.478    
    SLICE_X5Y36          FDCE (Hold_fdce_C_D)         0.092    -0.386    VGA_CONTROLLER/y_position_reg[4]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_position_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/y_position_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.833%)  route 0.259ns (58.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.591    VGA_CONTROLLER/CLK
    SLICE_X5Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.450 f  VGA_CONTROLLER/y_position_reg[5]/Q
                         net (fo=16, routed)          0.259    -0.192    VGA_CONTROLLER/y_position_reg_n_0_[5]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.045    -0.147 r  VGA_CONTROLLER/y_position[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    VGA_CONTROLLER/y_position[9]_i_1_n_0
    SLICE_X3Y38          FDCE                                         r  VGA_CONTROLLER/y_position_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.864    -0.826    VGA_CONTROLLER/CLK
    SLICE_X3Y38          FDCE                                         r  VGA_CONTROLLER/y_position_reg[9]/C
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.114    -0.437    
    SLICE_X3Y38          FDCE (Hold_fdce_C_D)         0.092    -0.345    VGA_CONTROLLER/y_position_reg[9]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.198    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.797ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 1.064ns (28.630%)  route 2.652ns (71.370%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 5.250 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.824     2.835    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y32          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.511     5.250    VGA_CONTROLLER/CLK
    SLICE_X0Y32          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]/C
                         clock pessimism              0.564     5.813    
                         clock uncertainty           -0.114     5.699    
    SLICE_X0Y32          FDCE (Setup_fdce_C_D)       -0.067     5.632    VGA_CONTROLLER/vgaRed_reg[3]
  -------------------------------------------------------------------
                         required time                          5.632    
                         arrival time                          -2.835    
  -------------------------------------------------------------------
                         slack                                  2.797    

Slack (MET) :             2.798ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 1.064ns (28.744%)  route 2.638ns (71.256%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 5.250 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.809     2.820    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y32          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.511     5.250    VGA_CONTROLLER/CLK
    SLICE_X0Y32          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/C
                         clock pessimism              0.564     5.813    
                         clock uncertainty           -0.114     5.699    
    SLICE_X0Y32          FDCE (Setup_fdce_C_D)       -0.081     5.618    VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.618    
                         arrival time                          -2.820    
  -------------------------------------------------------------------
                         slack                                  2.798    

Slack (MET) :             2.930ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 1.064ns (29.798%)  route 2.507ns (70.202%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 5.251 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.678     2.689    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y33          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.512     5.251    VGA_CONTROLLER/CLK
    SLICE_X0Y33          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_3/C
                         clock pessimism              0.564     5.814    
                         clock uncertainty           -0.114     5.700    
    SLICE_X0Y33          FDCE (Setup_fdce_C_D)       -0.081     5.619    VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.619    
                         arrival time                          -2.689    
  -------------------------------------------------------------------
                         slack                                  2.930    

Slack (MET) :             2.937ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 1.064ns (29.815%)  route 2.505ns (70.185%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.256 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.676     2.687    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y40          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.517     5.256    VGA_CONTROLLER/CLK
    SLICE_X0Y40          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_8/C
                         clock pessimism              0.564     5.819    
                         clock uncertainty           -0.114     5.705    
    SLICE_X0Y40          FDCE (Setup_fdce_C_D)       -0.081     5.624    VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                          5.624    
                         arrival time                          -2.687    
  -------------------------------------------------------------------
                         slack                                  2.937    

Slack (MET) :             2.937ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 1.064ns (29.743%)  route 2.513ns (70.257%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 5.251 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.684     2.696    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y33          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.512     5.251    VGA_CONTROLLER/CLK
    SLICE_X0Y33          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_2/C
                         clock pessimism              0.564     5.814    
                         clock uncertainty           -0.114     5.700    
    SLICE_X0Y33          FDCE (Setup_fdce_C_D)       -0.067     5.633    VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.633    
                         arrival time                          -2.696    
  -------------------------------------------------------------------
                         slack                                  2.937    

Slack (MET) :             2.963ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 1.064ns (29.917%)  route 2.492ns (70.083%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.256 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.664     2.675    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y40          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.517     5.256    VGA_CONTROLLER/CLK
    SLICE_X0Y40          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10/C
                         clock pessimism              0.564     5.819    
                         clock uncertainty           -0.114     5.705    
    SLICE_X0Y40          FDCE (Setup_fdce_C_D)       -0.067     5.638    VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                          5.638    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                  2.963    

Slack (MET) :             2.993ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_9/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 1.064ns (30.118%)  route 2.469ns (69.882%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.256 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.640     2.651    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y40          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.517     5.256    VGA_CONTROLLER/CLK
    SLICE_X0Y40          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_9/C
                         clock pessimism              0.564     5.819    
                         clock uncertainty           -0.114     5.705    
    SLICE_X0Y40          FDCE (Setup_fdce_C_D)       -0.061     5.644    VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                          5.644    
                         arrival time                          -2.651    
  -------------------------------------------------------------------
                         slack                                  2.993    

Slack (MET) :             3.078ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 1.064ns (31.040%)  route 2.364ns (68.960%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.256 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.535     2.546    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y39          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.517     5.256    VGA_CONTROLLER/CLK
    SLICE_X0Y39          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_7/C
                         clock pessimism              0.564     5.819    
                         clock uncertainty           -0.114     5.705    
    SLICE_X0Y39          FDCE (Setup_fdce_C_D)       -0.081     5.624    VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          5.624    
                         arrival time                          -2.546    
  -------------------------------------------------------------------
                         slack                                  3.078    

Slack (MET) :             3.082ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 1.064ns (30.982%)  route 2.370ns (69.018%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 5.253 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.541     2.553    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y35          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.514     5.253    VGA_CONTROLLER/CLK
    SLICE_X0Y35          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_4/C
                         clock pessimism              0.564     5.816    
                         clock uncertainty           -0.114     5.702    
    SLICE_X0Y35          FDCE (Setup_fdce_C_D)       -0.067     5.635    VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                          5.635    
                         arrival time                          -2.553    
  -------------------------------------------------------------------
                         slack                                  3.082    

Slack (MET) :             3.086ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 1.064ns (30.987%)  route 2.370ns (69.013%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.256 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.990     0.565    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     0.717 r  VGA_CONTROLLER/vgaRed[3]_i_5/O
                         net (fo=1, routed)           0.266     0.982    VGA_CONTROLLER/vgaRed[3]_i_5_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.332     1.314 r  VGA_CONTROLLER/vgaRed[3]_i_3/O
                         net (fo=1, routed)           0.573     1.887    VGA_CONTROLLER/vgaRed[3]_i_3_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  VGA_CONTROLLER/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.541     2.552    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y39          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.517     5.256    VGA_CONTROLLER/CLK
    SLICE_X0Y39          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_6/C
                         clock pessimism              0.564     5.819    
                         clock uncertainty           -0.114     5.705    
    SLICE_X0Y39          FDCE (Setup_fdce_C_D)       -0.067     5.638    VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                          5.638    
                         arrival time                          -2.552    
  -------------------------------------------------------------------
                         slack                                  3.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_position_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/Vsync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.195%)  route 0.157ns (45.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.590    VGA_CONTROLLER/CLK
    SLICE_X5Y39          FDCE                                         r  VGA_CONTROLLER/y_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  VGA_CONTROLLER/y_position_reg[0]/Q
                         net (fo=4, routed)           0.157    -0.292    VGA_CONTROLLER/y_position_reg_n_0_[0]
    SLICE_X5Y38          LUT6 (Prop_lut6_I5_O)        0.045    -0.247 r  VGA_CONTROLLER/Vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.247    VGA_CONTROLLER/Vsync_i_1_n_0
    SLICE_X5Y38          FDCE                                         r  VGA_CONTROLLER/Vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.862    -0.828    VGA_CONTROLLER/CLK
    SLICE_X5Y38          FDCE                                         r  VGA_CONTROLLER/Vsync_reg/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.114    -0.460    
    SLICE_X5Y38          FDCE (Hold_fdce_C_D)         0.091    -0.369    VGA_CONTROLLER/Vsync_reg
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_position_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/y_position_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.894%)  route 0.187ns (50.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.589    -0.592    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  VGA_CONTROLLER/y_position_reg[3]/Q
                         net (fo=17, routed)          0.187    -0.265    VGA_CONTROLLER/y_position_reg_n_0_[3]
    SLICE_X3Y37          LUT6 (Prop_lut6_I3_O)        0.045    -0.220 r  VGA_CONTROLLER/y_position[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    VGA_CONTROLLER/y_position[1]_i_1_n_0
    SLICE_X3Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.862    -0.828    VGA_CONTROLLER/CLK
    SLICE_X3Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[1]/C
                         clock pessimism              0.274    -0.553    
                         clock uncertainty            0.114    -0.439    
    SLICE_X3Y37          FDCE (Hold_fdce_C_D)         0.091    -0.348    VGA_CONTROLLER/y_position_reg[1]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_position_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/y_position_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.590    VGA_CONTROLLER/CLK
    SLICE_X5Y39          FDCE                                         r  VGA_CONTROLLER/y_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.141    -0.449 f  VGA_CONTROLLER/y_position_reg[0]/Q
                         net (fo=4, routed)           0.168    -0.281    VGA_CONTROLLER/y_position_reg_n_0_[0]
    SLICE_X5Y39          LUT5 (Prop_lut5_I3_O)        0.042    -0.239 r  VGA_CONTROLLER/y_position[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    VGA_CONTROLLER/y_position[0]_i_1_n_0
    SLICE_X5Y39          FDCE                                         r  VGA_CONTROLLER/y_position_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.862    -0.828    VGA_CONTROLLER/CLK
    SLICE_X5Y39          FDCE                                         r  VGA_CONTROLLER/y_position_reg[0]/C
                         clock pessimism              0.237    -0.590    
                         clock uncertainty            0.114    -0.476    
    SLICE_X5Y39          FDCE (Hold_fdce_C_D)         0.105    -0.371    VGA_CONTROLLER/y_position_reg[0]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/y_position_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.589    -0.592    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.451 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.168    -0.283    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y36          LUT6 (Prop_lut6_I2_O)        0.045    -0.238 r  VGA_CONTROLLER/y_position[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    VGA_CONTROLLER/y_position[2]_i_1_n_0
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.859    -0.831    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
                         clock pessimism              0.238    -0.592    
                         clock uncertainty            0.114    -0.478    
    SLICE_X5Y36          FDCE (Hold_fdce_C_D)         0.091    -0.387    VGA_CONTROLLER/y_position_reg[2]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_position_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/y_position_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.051%)  route 0.178ns (48.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.591    VGA_CONTROLLER/CLK
    SLICE_X5Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.450 f  VGA_CONTROLLER/y_position_reg[5]/Q
                         net (fo=16, routed)          0.178    -0.272    VGA_CONTROLLER/y_position_reg_n_0_[5]
    SLICE_X5Y37          LUT6 (Prop_lut6_I1_O)        0.045    -0.227 r  VGA_CONTROLLER/y_position[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    VGA_CONTROLLER/y_position[6]_i_1_n_0
    SLICE_X5Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.860    -0.830    VGA_CONTROLLER/CLK
    SLICE_X5Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[6]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.114    -0.477    
    SLICE_X5Y37          FDCE (Hold_fdce_C_D)         0.092    -0.385    VGA_CONTROLLER/y_position_reg[6]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/x_position_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/x_position_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.590    VGA_CONTROLLER/CLK
    SLICE_X2Y34          FDCE                                         r  VGA_CONTROLLER/x_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.164    -0.426 f  VGA_CONTROLLER/x_position_reg[0]/Q
                         net (fo=3, routed)           0.187    -0.239    VGA_CONTROLLER/x_position_reg_n_0_[0]
    SLICE_X2Y34          LUT1 (Prop_lut1_I0_O)        0.045    -0.194 r  VGA_CONTROLLER/x_position[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    VGA_CONTROLLER/x_position[0]
    SLICE_X2Y34          FDCE                                         r  VGA_CONTROLLER/x_position_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.860    -0.830    VGA_CONTROLLER/CLK
    SLICE_X2Y34          FDCE                                         r  VGA_CONTROLLER/x_position_reg[0]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.114    -0.476    
    SLICE_X2Y34          FDCE (Hold_fdce_C_D)         0.120    -0.356    VGA_CONTROLLER/x_position_reg[0]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_position_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/y_position_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.684%)  route 0.240ns (56.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.589    -0.592    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  VGA_CONTROLLER/y_position_reg[3]/Q
                         net (fo=17, routed)          0.240    -0.212    VGA_CONTROLLER/y_position_reg_n_0_[3]
    SLICE_X3Y37          LUT6 (Prop_lut6_I3_O)        0.045    -0.167 r  VGA_CONTROLLER/y_position[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    VGA_CONTROLLER/y_position[7]_i_1_n_0
    SLICE_X3Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.862    -0.828    VGA_CONTROLLER/CLK
    SLICE_X3Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[7]/C
                         clock pessimism              0.274    -0.553    
                         clock uncertainty            0.114    -0.439    
    SLICE_X3Y37          FDCE (Hold_fdce_C_D)         0.092    -0.347    VGA_CONTROLLER/y_position_reg[7]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_position_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/y_position_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.929%)  route 0.210ns (53.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.591    VGA_CONTROLLER/CLK
    SLICE_X5Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.450 f  VGA_CONTROLLER/y_position_reg[5]/Q
                         net (fo=16, routed)          0.210    -0.240    VGA_CONTROLLER/y_position_reg_n_0_[5]
    SLICE_X5Y37          LUT6 (Prop_lut6_I1_O)        0.045    -0.195 r  VGA_CONTROLLER/y_position[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    VGA_CONTROLLER/y_position[8]_i_1_n_0
    SLICE_X5Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.860    -0.830    VGA_CONTROLLER/CLK
    SLICE_X5Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[8]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.114    -0.477    
    SLICE_X5Y37          FDCE (Hold_fdce_C_D)         0.092    -0.385    VGA_CONTROLLER/y_position_reg[8]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_position_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/y_position_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.113%)  route 0.217ns (53.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.589    -0.592    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.451 f  VGA_CONTROLLER/y_position_reg[2]/Q
                         net (fo=16, routed)          0.217    -0.234    VGA_CONTROLLER/y_position_reg_n_0_[2]
    SLICE_X5Y36          LUT6 (Prop_lut6_I2_O)        0.045    -0.189 r  VGA_CONTROLLER/y_position[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    VGA_CONTROLLER/y_position[4]_i_1_n_0
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.859    -0.831    VGA_CONTROLLER/CLK
    SLICE_X5Y36          FDCE                                         r  VGA_CONTROLLER/y_position_reg[4]/C
                         clock pessimism              0.238    -0.592    
                         clock uncertainty            0.114    -0.478    
    SLICE_X5Y36          FDCE (Hold_fdce_C_D)         0.092    -0.386    VGA_CONTROLLER/y_position_reg[4]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_position_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/y_position_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.833%)  route 0.259ns (58.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.591    VGA_CONTROLLER/CLK
    SLICE_X5Y37          FDCE                                         r  VGA_CONTROLLER/y_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.450 f  VGA_CONTROLLER/y_position_reg[5]/Q
                         net (fo=16, routed)          0.259    -0.192    VGA_CONTROLLER/y_position_reg_n_0_[5]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.045    -0.147 r  VGA_CONTROLLER/y_position[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    VGA_CONTROLLER/y_position[9]_i_1_n_0
    SLICE_X3Y38          FDCE                                         r  VGA_CONTROLLER/y_position_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.864    -0.826    VGA_CONTROLLER/CLK
    SLICE_X3Y38          FDCE                                         r  VGA_CONTROLLER/y_position_reg[9]/C
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.114    -0.437    
    SLICE_X3Y38          FDCE (Hold_fdce_C_D)         0.092    -0.345    VGA_CONTROLLER/y_position_reg[9]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.198    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_CONTROLLER/Vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.040ns  (logic 3.959ns (65.556%)  route 2.080ns (34.444%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.632    -0.880    VGA_CONTROLLER/CLK
    SLICE_X5Y38          FDCE                                         r  VGA_CONTROLLER/Vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDCE (Prop_fdce_C_Q)         0.456    -0.424 r  VGA_CONTROLLER/Vsync_reg/Q
                         net (fo=1, routed)           2.080     1.657    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503     5.160 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.160    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_8/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.905ns  (logic 3.986ns (67.508%)  route 1.919ns (32.492%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.636    -0.876    VGA_CONTROLLER/CLK
    SLICE_X0Y40          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_8/Q
                         net (fo=1, routed)           1.919     1.499    lopt_7
    D17                  OBUF (Prop_obuf_I_O)         3.530     5.030 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.030    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_5/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.783ns  (logic 4.112ns (71.104%)  route 1.671ns (28.896%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.633    -0.879    VGA_CONTROLLER/CLK
    SLICE_X0Y35          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.419    -0.460 r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_5/Q
                         net (fo=1, routed)           1.671     1.212    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         3.693     4.904 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.904    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_9/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.679ns  (logic 3.980ns (70.079%)  route 1.699ns (29.921%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.636    -0.876    VGA_CONTROLLER/CLK
    SLICE_X0Y40          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_9/Q
                         net (fo=1, routed)           1.699     1.280    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         3.524     4.803 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.803    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.674ns  (logic 3.985ns (70.240%)  route 1.688ns (29.760%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.636    -0.876    VGA_CONTROLLER/CLK
    SLICE_X0Y39          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_7/Q
                         net (fo=1, routed)           1.688     1.269    lopt_6
    G17                  OBUF (Prop_obuf_I_O)         3.529     4.798 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.798    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/Hsync_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.668ns  (logic 3.953ns (69.734%)  route 1.715ns (30.266%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.633    -0.879    VGA_CONTROLLER/CLK
    SLICE_X0Y35          FDCE                                         r  VGA_CONTROLLER/Hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  VGA_CONTROLLER/Hsync_reg/Q
                         net (fo=1, routed)           1.715     1.293    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     4.789 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.789    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.663ns  (logic 3.975ns (70.186%)  route 1.688ns (29.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X0Y33          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.456    -0.426 r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           1.688     1.263    lopt_2
    K18                  OBUF (Prop_obuf_I_O)         3.519     4.782 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.782    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.651ns  (logic 3.975ns (70.348%)  route 1.676ns (29.652%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.636    -0.876    VGA_CONTROLLER/CLK
    SLICE_X0Y40          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10/Q
                         net (fo=1, routed)           1.676     1.256    lopt_9
    H19                  OBUF (Prop_obuf_I_O)         3.519     4.775 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.775    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_6/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.633ns  (logic 3.961ns (70.320%)  route 1.672ns (29.680%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.636    -0.876    VGA_CONTROLLER/CLK
    SLICE_X0Y39          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_6/Q
                         net (fo=1, routed)           1.672     1.252    lopt_5
    H17                  OBUF (Prop_obuf_I_O)         3.505     4.758 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.758    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.640ns  (logic 3.951ns (70.061%)  route 1.688ns (29.939%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.629    -0.883    VGA_CONTROLLER/CLK
    SLICE_X0Y32          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.688     1.262    lopt
    N18                  OBUF (Prop_obuf_I_O)         3.495     4.757 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.757    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.653ns  (logic 1.367ns (82.689%)  route 0.286ns (17.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.590    VGA_CONTROLLER/CLK
    SLICE_X0Y35          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_4/Q
                         net (fo=1, routed)           0.286    -0.163    lopt_3
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.062 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.062    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_11/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.652ns  (logic 1.366ns (82.680%)  route 0.286ns (17.320%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.592    -0.589    VGA_CONTROLLER/CLK
    SLICE_X0Y37          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_11/Q
                         net (fo=1, routed)           0.286    -0.162    lopt_10
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.063 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.063    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.669ns  (logic 1.346ns (80.642%)  route 0.323ns (19.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.591    VGA_CONTROLLER/CLK
    SLICE_X0Y33          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.323    -0.127    lopt_1
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.077 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.077    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_6/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.671ns  (logic 1.348ns (80.666%)  route 0.323ns (19.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.593    -0.588    VGA_CONTROLLER/CLK
    SLICE_X0Y39          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_6/Q
                         net (fo=1, routed)           0.323    -0.124    lopt_5
    H17                  OBUF (Prop_obuf_I_O)         1.207     1.082 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.082    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.685ns  (logic 1.345ns (79.819%)  route 0.340ns (20.181%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.589    -0.592    VGA_CONTROLLER/CLK
    SLICE_X0Y32          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  VGA_CONTROLLER/vgaRed_reg[3]/Q
                         net (fo=1, routed)           0.340    -0.111    vgaBlue_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.092 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.092    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.691ns  (logic 1.338ns (79.097%)  route 0.353ns (20.903%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.589    -0.592    VGA_CONTROLLER/CLK
    SLICE_X0Y32          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.353    -0.098    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.099 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.099    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/Hsync_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.698ns  (logic 1.339ns (78.834%)  route 0.359ns (21.166%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.590    VGA_CONTROLLER/CLK
    SLICE_X0Y35          FDCE                                         r  VGA_CONTROLLER/Hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  VGA_CONTROLLER/Hsync_reg/Q
                         net (fo=1, routed)           0.359    -0.090    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.108 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.108    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.708ns  (logic 1.361ns (79.707%)  route 0.347ns (20.293%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.594    -0.587    VGA_CONTROLLER/CLK
    SLICE_X0Y40          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10/Q
                         net (fo=1, routed)           0.347    -0.100    lopt_9
    H19                  OBUF (Prop_obuf_I_O)         1.220     1.121 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.121    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.714ns  (logic 1.361ns (79.381%)  route 0.353ns (20.619%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.591    VGA_CONTROLLER/CLK
    SLICE_X0Y33          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           0.353    -0.097    lopt_2
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.123 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.123    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_9/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.713ns  (logic 1.366ns (79.732%)  route 0.347ns (20.268%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.594    -0.587    VGA_CONTROLLER/CLK
    SLICE_X0Y40          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_9/Q
                         net (fo=1, routed)           0.347    -0.099    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.125 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.125    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_CONTROLLER/Vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.040ns  (logic 3.959ns (65.556%)  route 2.080ns (34.444%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.632    -0.880    VGA_CONTROLLER/CLK
    SLICE_X5Y38          FDCE                                         r  VGA_CONTROLLER/Vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDCE (Prop_fdce_C_Q)         0.456    -0.424 r  VGA_CONTROLLER/Vsync_reg/Q
                         net (fo=1, routed)           2.080     1.657    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503     5.160 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.160    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_8/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.905ns  (logic 3.986ns (67.508%)  route 1.919ns (32.492%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.636    -0.876    VGA_CONTROLLER/CLK
    SLICE_X0Y40          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_8/Q
                         net (fo=1, routed)           1.919     1.499    lopt_7
    D17                  OBUF (Prop_obuf_I_O)         3.530     5.030 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.030    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_5/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.783ns  (logic 4.112ns (71.104%)  route 1.671ns (28.896%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.633    -0.879    VGA_CONTROLLER/CLK
    SLICE_X0Y35          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.419    -0.460 r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_5/Q
                         net (fo=1, routed)           1.671     1.212    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         3.693     4.904 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.904    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_9/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.679ns  (logic 3.980ns (70.079%)  route 1.699ns (29.921%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.636    -0.876    VGA_CONTROLLER/CLK
    SLICE_X0Y40          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_9/Q
                         net (fo=1, routed)           1.699     1.280    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         3.524     4.803 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.803    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.674ns  (logic 3.985ns (70.240%)  route 1.688ns (29.760%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.636    -0.876    VGA_CONTROLLER/CLK
    SLICE_X0Y39          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_7/Q
                         net (fo=1, routed)           1.688     1.269    lopt_6
    G17                  OBUF (Prop_obuf_I_O)         3.529     4.798 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.798    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/Hsync_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.668ns  (logic 3.953ns (69.734%)  route 1.715ns (30.266%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.633    -0.879    VGA_CONTROLLER/CLK
    SLICE_X0Y35          FDCE                                         r  VGA_CONTROLLER/Hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  VGA_CONTROLLER/Hsync_reg/Q
                         net (fo=1, routed)           1.715     1.293    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     4.789 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.789    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.663ns  (logic 3.975ns (70.186%)  route 1.688ns (29.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.630    -0.882    VGA_CONTROLLER/CLK
    SLICE_X0Y33          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.456    -0.426 r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           1.688     1.263    lopt_2
    K18                  OBUF (Prop_obuf_I_O)         3.519     4.782 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.782    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.651ns  (logic 3.975ns (70.348%)  route 1.676ns (29.652%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.636    -0.876    VGA_CONTROLLER/CLK
    SLICE_X0Y40          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10/Q
                         net (fo=1, routed)           1.676     1.256    lopt_9
    H19                  OBUF (Prop_obuf_I_O)         3.519     4.775 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.775    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_6/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.633ns  (logic 3.961ns (70.320%)  route 1.672ns (29.680%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.636    -0.876    VGA_CONTROLLER/CLK
    SLICE_X0Y39          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_6/Q
                         net (fo=1, routed)           1.672     1.252    lopt_5
    H17                  OBUF (Prop_obuf_I_O)         3.505     4.758 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.758    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.640ns  (logic 3.951ns (70.061%)  route 1.688ns (29.939%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.629    -0.883    VGA_CONTROLLER/CLK
    SLICE_X0Y32          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.688     1.262    lopt
    N18                  OBUF (Prop_obuf_I_O)         3.495     4.757 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.757    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.653ns  (logic 1.367ns (82.689%)  route 0.286ns (17.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.590    VGA_CONTROLLER/CLK
    SLICE_X0Y35          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_4/Q
                         net (fo=1, routed)           0.286    -0.163    lopt_3
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.062 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.062    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_11/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.652ns  (logic 1.366ns (82.680%)  route 0.286ns (17.320%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.592    -0.589    VGA_CONTROLLER/CLK
    SLICE_X0Y37          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_11/Q
                         net (fo=1, routed)           0.286    -0.162    lopt_10
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.063 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.063    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.669ns  (logic 1.346ns (80.642%)  route 0.323ns (19.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.591    VGA_CONTROLLER/CLK
    SLICE_X0Y33          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.323    -0.127    lopt_1
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.077 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.077    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_6/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.671ns  (logic 1.348ns (80.666%)  route 0.323ns (19.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.593    -0.588    VGA_CONTROLLER/CLK
    SLICE_X0Y39          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_6/Q
                         net (fo=1, routed)           0.323    -0.124    lopt_5
    H17                  OBUF (Prop_obuf_I_O)         1.207     1.082 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.082    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.685ns  (logic 1.345ns (79.819%)  route 0.340ns (20.181%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.589    -0.592    VGA_CONTROLLER/CLK
    SLICE_X0Y32          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  VGA_CONTROLLER/vgaRed_reg[3]/Q
                         net (fo=1, routed)           0.340    -0.111    vgaBlue_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.092 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.092    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.691ns  (logic 1.338ns (79.097%)  route 0.353ns (20.903%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.589    -0.592    VGA_CONTROLLER/CLK
    SLICE_X0Y32          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.353    -0.098    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.099 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.099    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/Hsync_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.698ns  (logic 1.339ns (78.834%)  route 0.359ns (21.166%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591    -0.590    VGA_CONTROLLER/CLK
    SLICE_X0Y35          FDCE                                         r  VGA_CONTROLLER/Hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  VGA_CONTROLLER/Hsync_reg/Q
                         net (fo=1, routed)           0.359    -0.090    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.108 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.108    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.708ns  (logic 1.361ns (79.707%)  route 0.347ns (20.293%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.594    -0.587    VGA_CONTROLLER/CLK
    SLICE_X0Y40          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_10/Q
                         net (fo=1, routed)           0.347    -0.100    lopt_9
    H19                  OBUF (Prop_obuf_I_O)         1.220     1.121 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.121    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.714ns  (logic 1.361ns (79.381%)  route 0.353ns (20.619%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590    -0.591    VGA_CONTROLLER/CLK
    SLICE_X0Y33          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           0.353    -0.097    lopt_2
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.123 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.123    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_9/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.713ns  (logic 1.366ns (79.732%)  route 0.347ns (20.268%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.594    -0.587    VGA_CONTROLLER/CLK
    SLICE_X0Y40          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_9/Q
                         net (fo=1, routed)           0.347    -0.099    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.125 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.125    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK_GEN/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLOCK_GEN/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    20.414 f  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    17.752 f  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    18.282    CLOCK_GEN/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    18.311 f  CLOCK_GEN/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    19.127    CLOCK_GEN/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK_GEN/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLOCK_GEN/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    CLOCK_GEN/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK_GEN/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLOCK_GEN/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    20.414 f  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    17.752 f  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    18.282    CLOCK_GEN/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    18.311 f  CLOCK_GEN/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    19.127    CLOCK_GEN/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK_GEN/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLOCK_GEN/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    CLOCK_GEN/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/y_position_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.978ns  (logic 1.441ns (28.953%)  route 3.537ns (71.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          3.537     4.978    VGA_CONTROLLER/reset
    SLICE_X3Y38          FDCE                                         f  VGA_CONTROLLER/y_position_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.516    -1.479    VGA_CONTROLLER/CLK
    SLICE_X3Y38          FDCE                                         r  VGA_CONTROLLER/y_position_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/y_position_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.978ns  (logic 1.441ns (28.953%)  route 3.537ns (71.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          3.537     4.978    VGA_CONTROLLER/reset
    SLICE_X3Y38          FDCE                                         f  VGA_CONTROLLER/y_position_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.516    -1.479    VGA_CONTROLLER/CLK
    SLICE_X3Y38          FDCE                                         r  VGA_CONTROLLER/y_position_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/y_position_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.978ns  (logic 1.441ns (28.953%)  route 3.537ns (71.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          3.537     4.978    VGA_CONTROLLER/reset
    SLICE_X3Y38          FDCE                                         f  VGA_CONTROLLER/y_position_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.516    -1.479    VGA_CONTROLLER/CLK
    SLICE_X3Y38          FDCE                                         r  VGA_CONTROLLER/y_position_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/Hsync_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.822ns  (logic 1.441ns (29.893%)  route 3.380ns (70.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          3.380     4.822    VGA_CONTROLLER/reset
    SLICE_X0Y35          FDCE                                         f  VGA_CONTROLLER/Hsync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.514    -1.481    VGA_CONTROLLER/CLK
    SLICE_X0Y35          FDCE                                         r  VGA_CONTROLLER/Hsync_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_4/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.822ns  (logic 1.441ns (29.893%)  route 3.380ns (70.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          3.380     4.822    VGA_CONTROLLER/reset
    SLICE_X0Y35          FDCE                                         f  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.514    -1.481    VGA_CONTROLLER/CLK
    SLICE_X0Y35          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_4/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_5/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.822ns  (logic 1.441ns (29.893%)  route 3.380ns (70.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          3.380     4.822    VGA_CONTROLLER/reset
    SLICE_X0Y35          FDCE                                         f  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.514    -1.481    VGA_CONTROLLER/CLK
    SLICE_X0Y35          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_5/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/x_position_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.695ns  (logic 1.441ns (30.699%)  route 3.254ns (69.301%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          3.254     4.695    VGA_CONTROLLER/reset
    SLICE_X0Y36          FDCE                                         f  VGA_CONTROLLER/x_position_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.514    -1.481    VGA_CONTROLLER/CLK
    SLICE_X0Y36          FDCE                                         r  VGA_CONTROLLER/x_position_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/x_position_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.695ns  (logic 1.441ns (30.699%)  route 3.254ns (69.301%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          3.254     4.695    VGA_CONTROLLER/reset
    SLICE_X0Y36          FDCE                                         f  VGA_CONTROLLER/x_position_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.514    -1.481    VGA_CONTROLLER/CLK
    SLICE_X0Y36          FDCE                                         r  VGA_CONTROLLER/x_position_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/x_position_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.695ns  (logic 1.441ns (30.699%)  route 3.254ns (69.301%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          3.254     4.695    VGA_CONTROLLER/reset
    SLICE_X0Y36          FDCE                                         f  VGA_CONTROLLER/x_position_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.514    -1.481    VGA_CONTROLLER/CLK
    SLICE_X0Y36          FDCE                                         r  VGA_CONTROLLER/x_position_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/x_position_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.695ns  (logic 1.441ns (30.699%)  route 3.254ns (69.301%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          3.254     4.695    VGA_CONTROLLER/reset
    SLICE_X0Y36          FDCE                                         f  VGA_CONTROLLER/x_position_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.514    -1.481    VGA_CONTROLLER/CLK
    SLICE_X0Y36          FDCE                                         r  VGA_CONTROLLER/x_position_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.017ns  (logic 0.210ns (20.611%)  route 0.807ns (79.389%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          0.807     1.017    VGA_CONTROLLER/reset
    SLICE_X0Y32          FDCE                                         f  VGA_CONTROLLER/vgaRed_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.858    -0.832    VGA_CONTROLLER/CLK
    SLICE_X0Y32          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.017ns  (logic 0.210ns (20.611%)  route 0.807ns (79.389%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          0.807     1.017    VGA_CONTROLLER/reset
    SLICE_X0Y32          FDCE                                         f  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.858    -0.832    VGA_CONTROLLER/CLK
    SLICE_X0Y32          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_2/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.210ns (19.378%)  route 0.872ns (80.622%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          0.872     1.081    VGA_CONTROLLER/reset
    SLICE_X0Y33          FDCE                                         f  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.859    -0.831    VGA_CONTROLLER/CLK
    SLICE_X0Y33          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_2/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_3/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.210ns (19.378%)  route 0.872ns (80.622%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          0.872     1.081    VGA_CONTROLLER/reset
    SLICE_X0Y33          FDCE                                         f  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.859    -0.831    VGA_CONTROLLER/CLK
    SLICE_X0Y33          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_3/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/x_position_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.150ns  (logic 0.210ns (18.217%)  route 0.941ns (81.783%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          0.941     1.150    VGA_CONTROLLER/reset
    SLICE_X0Y34          FDCE                                         f  VGA_CONTROLLER/x_position_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.860    -0.830    VGA_CONTROLLER/CLK
    SLICE_X0Y34          FDCE                                         r  VGA_CONTROLLER/x_position_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/x_position_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.150ns  (logic 0.210ns (18.217%)  route 0.941ns (81.783%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          0.941     1.150    VGA_CONTROLLER/reset
    SLICE_X0Y34          FDCE                                         f  VGA_CONTROLLER/x_position_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.860    -0.830    VGA_CONTROLLER/CLK
    SLICE_X0Y34          FDCE                                         r  VGA_CONTROLLER/x_position_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/x_position_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.150ns  (logic 0.210ns (18.217%)  route 0.941ns (81.783%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          0.941     1.150    VGA_CONTROLLER/reset
    SLICE_X0Y34          FDCE                                         f  VGA_CONTROLLER/x_position_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.860    -0.830    VGA_CONTROLLER/CLK
    SLICE_X0Y34          FDCE                                         r  VGA_CONTROLLER/x_position_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/x_position_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.210ns (18.190%)  route 0.942ns (81.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          0.942     1.152    VGA_CONTROLLER/reset
    SLICE_X2Y34          FDCE                                         f  VGA_CONTROLLER/x_position_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.860    -0.830    VGA_CONTROLLER/CLK
    SLICE_X2Y34          FDCE                                         r  VGA_CONTROLLER/x_position_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/Vsync_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.211ns  (logic 0.210ns (17.297%)  route 1.002ns (82.703%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          1.002     1.211    VGA_CONTROLLER/reset
    SLICE_X5Y38          FDCE                                         f  VGA_CONTROLLER/Vsync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.862    -0.828    VGA_CONTROLLER/CLK
    SLICE_X5Y38          FDCE                                         r  VGA_CONTROLLER/Vsync_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/x_position_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.218ns  (logic 0.210ns (17.206%)  route 1.008ns (82.794%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          1.008     1.218    VGA_CONTROLLER/reset
    SLICE_X2Y35          FDCE                                         f  VGA_CONTROLLER/x_position_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.861    -0.829    VGA_CONTROLLER/CLK
    SLICE_X2Y35          FDCE                                         r  VGA_CONTROLLER/x_position_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/y_position_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.978ns  (logic 1.441ns (28.953%)  route 3.537ns (71.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          3.537     4.978    VGA_CONTROLLER/reset
    SLICE_X3Y38          FDCE                                         f  VGA_CONTROLLER/y_position_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.516    -1.479    VGA_CONTROLLER/CLK
    SLICE_X3Y38          FDCE                                         r  VGA_CONTROLLER/y_position_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/y_position_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.978ns  (logic 1.441ns (28.953%)  route 3.537ns (71.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          3.537     4.978    VGA_CONTROLLER/reset
    SLICE_X3Y38          FDCE                                         f  VGA_CONTROLLER/y_position_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.516    -1.479    VGA_CONTROLLER/CLK
    SLICE_X3Y38          FDCE                                         r  VGA_CONTROLLER/y_position_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/y_position_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.978ns  (logic 1.441ns (28.953%)  route 3.537ns (71.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          3.537     4.978    VGA_CONTROLLER/reset
    SLICE_X3Y38          FDCE                                         f  VGA_CONTROLLER/y_position_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.516    -1.479    VGA_CONTROLLER/CLK
    SLICE_X3Y38          FDCE                                         r  VGA_CONTROLLER/y_position_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/Hsync_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.822ns  (logic 1.441ns (29.893%)  route 3.380ns (70.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          3.380     4.822    VGA_CONTROLLER/reset
    SLICE_X0Y35          FDCE                                         f  VGA_CONTROLLER/Hsync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.514    -1.481    VGA_CONTROLLER/CLK
    SLICE_X0Y35          FDCE                                         r  VGA_CONTROLLER/Hsync_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_4/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.822ns  (logic 1.441ns (29.893%)  route 3.380ns (70.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          3.380     4.822    VGA_CONTROLLER/reset
    SLICE_X0Y35          FDCE                                         f  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.514    -1.481    VGA_CONTROLLER/CLK
    SLICE_X0Y35          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_4/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_5/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.822ns  (logic 1.441ns (29.893%)  route 3.380ns (70.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          3.380     4.822    VGA_CONTROLLER/reset
    SLICE_X0Y35          FDCE                                         f  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.514    -1.481    VGA_CONTROLLER/CLK
    SLICE_X0Y35          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_5/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/x_position_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.695ns  (logic 1.441ns (30.699%)  route 3.254ns (69.301%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          3.254     4.695    VGA_CONTROLLER/reset
    SLICE_X0Y36          FDCE                                         f  VGA_CONTROLLER/x_position_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.514    -1.481    VGA_CONTROLLER/CLK
    SLICE_X0Y36          FDCE                                         r  VGA_CONTROLLER/x_position_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/x_position_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.695ns  (logic 1.441ns (30.699%)  route 3.254ns (69.301%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          3.254     4.695    VGA_CONTROLLER/reset
    SLICE_X0Y36          FDCE                                         f  VGA_CONTROLLER/x_position_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.514    -1.481    VGA_CONTROLLER/CLK
    SLICE_X0Y36          FDCE                                         r  VGA_CONTROLLER/x_position_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/x_position_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.695ns  (logic 1.441ns (30.699%)  route 3.254ns (69.301%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          3.254     4.695    VGA_CONTROLLER/reset
    SLICE_X0Y36          FDCE                                         f  VGA_CONTROLLER/x_position_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.514    -1.481    VGA_CONTROLLER/CLK
    SLICE_X0Y36          FDCE                                         r  VGA_CONTROLLER/x_position_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/x_position_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.695ns  (logic 1.441ns (30.699%)  route 3.254ns (69.301%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          3.254     4.695    VGA_CONTROLLER/reset
    SLICE_X0Y36          FDCE                                         f  VGA_CONTROLLER/x_position_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          1.514    -1.481    VGA_CONTROLLER/CLK
    SLICE_X0Y36          FDCE                                         r  VGA_CONTROLLER/x_position_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.017ns  (logic 0.210ns (20.611%)  route 0.807ns (79.389%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          0.807     1.017    VGA_CONTROLLER/reset
    SLICE_X0Y32          FDCE                                         f  VGA_CONTROLLER/vgaRed_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.858    -0.832    VGA_CONTROLLER/CLK
    SLICE_X0Y32          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.017ns  (logic 0.210ns (20.611%)  route 0.807ns (79.389%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          0.807     1.017    VGA_CONTROLLER/reset
    SLICE_X0Y32          FDCE                                         f  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.858    -0.832    VGA_CONTROLLER/CLK
    SLICE_X0Y32          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_2/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.210ns (19.378%)  route 0.872ns (80.622%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          0.872     1.081    VGA_CONTROLLER/reset
    SLICE_X0Y33          FDCE                                         f  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.859    -0.831    VGA_CONTROLLER/CLK
    SLICE_X0Y33          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_2/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_3/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.210ns (19.378%)  route 0.872ns (80.622%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          0.872     1.081    VGA_CONTROLLER/reset
    SLICE_X0Y33          FDCE                                         f  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.859    -0.831    VGA_CONTROLLER/CLK
    SLICE_X0Y33          FDCE                                         r  VGA_CONTROLLER/vgaRed_reg[3]_lopt_replica_3/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/x_position_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.150ns  (logic 0.210ns (18.217%)  route 0.941ns (81.783%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          0.941     1.150    VGA_CONTROLLER/reset
    SLICE_X0Y34          FDCE                                         f  VGA_CONTROLLER/x_position_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.860    -0.830    VGA_CONTROLLER/CLK
    SLICE_X0Y34          FDCE                                         r  VGA_CONTROLLER/x_position_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/x_position_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.150ns  (logic 0.210ns (18.217%)  route 0.941ns (81.783%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          0.941     1.150    VGA_CONTROLLER/reset
    SLICE_X0Y34          FDCE                                         f  VGA_CONTROLLER/x_position_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.860    -0.830    VGA_CONTROLLER/CLK
    SLICE_X0Y34          FDCE                                         r  VGA_CONTROLLER/x_position_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/x_position_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.150ns  (logic 0.210ns (18.217%)  route 0.941ns (81.783%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          0.941     1.150    VGA_CONTROLLER/reset
    SLICE_X0Y34          FDCE                                         f  VGA_CONTROLLER/x_position_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.860    -0.830    VGA_CONTROLLER/CLK
    SLICE_X0Y34          FDCE                                         r  VGA_CONTROLLER/x_position_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/x_position_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.210ns (18.190%)  route 0.942ns (81.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          0.942     1.152    VGA_CONTROLLER/reset
    SLICE_X2Y34          FDCE                                         f  VGA_CONTROLLER/x_position_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.860    -0.830    VGA_CONTROLLER/CLK
    SLICE_X2Y34          FDCE                                         r  VGA_CONTROLLER/x_position_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/Vsync_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.211ns  (logic 0.210ns (17.297%)  route 1.002ns (82.703%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          1.002     1.211    VGA_CONTROLLER/reset
    SLICE_X5Y38          FDCE                                         f  VGA_CONTROLLER/Vsync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.862    -0.828    VGA_CONTROLLER/CLK
    SLICE_X5Y38          FDCE                                         r  VGA_CONTROLLER/Vsync_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/x_position_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.218ns  (logic 0.210ns (17.206%)  route 1.008ns (82.794%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=39, routed)          1.008     1.218    VGA_CONTROLLER/reset
    SLICE_X2Y35          FDCE                                         f  VGA_CONTROLLER/x_position_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=38, routed)          0.861    -0.829    VGA_CONTROLLER/CLK
    SLICE_X2Y35          FDCE                                         r  VGA_CONTROLLER/x_position_reg[4]/C





