; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_poi_fused_convolution_relu_17(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4, i32 %5) local_unnamed_addr !dbg !7 {
  %7 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #2, !dbg !10
  %8 = shl i32 %7, 5, !dbg !11
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %10 = shl i32 %9, 2, !dbg !12
  %11 = and i32 %10, 28, !dbg !12
  %12 = lshr i32 %9, 3, !dbg !12
  %13 = and i32 %12, 15, !dbg !12
  %14 = or disjoint i32 %13, 16, !dbg !12
  %15 = or disjoint i32 %8, %11, !dbg !13
  %16 = or disjoint i32 %8, %13, !dbg !13
  %17 = or disjoint i32 %8, %14, !dbg !13
  %18 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !14
  %19 = shl i32 %18, 5, !dbg !15
  %20 = or disjoint i32 %19, %13, !dbg !16
  %21 = or disjoint i32 %19, %14, !dbg !16
  %22 = or disjoint i32 %19, %11, !dbg !16
  %23 = icmp slt i32 %20, 64, !dbg !17
  %24 = icmp slt i32 %21, 64, !dbg !17
  %25 = icmp slt i32 %22, 64, !dbg !17
  %.frozen = freeze i32 %15, !dbg !18
  %26 = sdiv i32 %.frozen, 512, !dbg !18
  %27 = mul i32 %26, 512, !dbg !19
  %.decomposed = sub i32 %.frozen, %27, !dbg !19
  %28 = shl i32 %20, 9, !dbg !20
  %29 = shl i32 %21, 9, !dbg !20
  %30 = shl i32 %26, 15, !dbg !21
  %31 = add i32 %30, %.decomposed, !dbg !22
  %32 = add i32 %31, %28, !dbg !23
  %33 = add i32 %31, %29, !dbg !23
  %34 = sext i32 %32 to i64, !dbg !24
  %35 = getelementptr float, ptr addrspace(1) %0, i64 %34, !dbg !24
  %36 = sext i32 %33 to i64, !dbg !24
  %37 = getelementptr float, ptr addrspace(1) %0, i64 %36, !dbg !24
  %38 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %35, i1 %23) #2, !dbg !25
  %39 = extractvalue { i32, i32, i32, i32 } %38, 0, !dbg !25
  %40 = extractvalue { i32, i32, i32, i32 } %38, 1, !dbg !25
  %41 = extractvalue { i32, i32, i32, i32 } %38, 2, !dbg !25
  %42 = extractvalue { i32, i32, i32, i32 } %38, 3, !dbg !25
  %43 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %37, i1 %24) #2, !dbg !25
  %44 = extractvalue { i32, i32, i32, i32 } %43, 0, !dbg !25
  %45 = extractvalue { i32, i32, i32, i32 } %43, 1, !dbg !25
  %46 = extractvalue { i32, i32, i32, i32 } %43, 2, !dbg !25
  %47 = extractvalue { i32, i32, i32, i32 } %43, 3, !dbg !25
  %48 = sext i32 %.decomposed to i64, !dbg !26
  %49 = getelementptr float, ptr addrspace(1) %1, i64 %48, !dbg !26
  %50 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %49, i1 true) #2, !dbg !27
  %51 = extractvalue { i32, i32, i32, i32 } %50, 0, !dbg !27
  %52 = extractvalue { i32, i32, i32, i32 } %50, 1, !dbg !27
  %53 = extractvalue { i32, i32, i32, i32 } %50, 2, !dbg !27
  %54 = extractvalue { i32, i32, i32, i32 } %50, 3, !dbg !27
  %55 = insertelement <8 x i32> poison, i32 %47, i64 0, !dbg !25
  %56 = insertelement <8 x i32> %55, i32 %46, i64 1, !dbg !25
  %57 = insertelement <8 x i32> %56, i32 %45, i64 2, !dbg !25
  %58 = insertelement <8 x i32> %57, i32 %44, i64 3, !dbg !25
  %59 = insertelement <8 x i32> %58, i32 %42, i64 4, !dbg !25
  %60 = insertelement <8 x i32> %59, i32 %41, i64 5, !dbg !25
  %61 = insertelement <8 x i32> %60, i32 %40, i64 6, !dbg !25
  %62 = insertelement <8 x i32> %61, i32 %39, i64 7, !dbg !25
  %63 = bitcast <8 x i32> %62 to <8 x float>, !dbg !25
  %64 = insertelement <4 x i32> poison, i32 %54, i64 0, !dbg !27
  %65 = insertelement <4 x i32> %64, i32 %53, i64 1, !dbg !27
  %66 = insertelement <4 x i32> %65, i32 %52, i64 2, !dbg !27
  %67 = insertelement <4 x i32> %66, i32 %51, i64 3, !dbg !27
  %68 = bitcast <4 x i32> %67 to <4 x float>, !dbg !27
  %69 = shufflevector <4 x float> %68, <4 x float> poison, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3>, !dbg !27
  %70 = fadd <8 x float> %69, %63, !dbg !28
  %71 = fcmp olt <8 x float> %70, zeroinitializer, !dbg !29
  %72 = extractelement <8 x i1> %71, i64 7, !dbg !33
  %73 = extractelement <8 x float> %70, i64 7, !dbg !33
  %74 = select i1 %72, float 0.000000e+00, float %73, !dbg !33
  %75 = extractelement <8 x i1> %71, i64 6, !dbg !33
  %76 = extractelement <8 x float> %70, i64 6, !dbg !33
  %77 = select i1 %75, float 0.000000e+00, float %76, !dbg !33
  %78 = extractelement <8 x i1> %71, i64 5, !dbg !33
  %79 = extractelement <8 x float> %70, i64 5, !dbg !33
  %80 = select i1 %78, float 0.000000e+00, float %79, !dbg !33
  %81 = extractelement <8 x i1> %71, i64 4, !dbg !33
  %82 = extractelement <8 x float> %70, i64 4, !dbg !33
  %83 = select i1 %81, float 0.000000e+00, float %82, !dbg !33
  %84 = extractelement <8 x i1> %71, i64 3, !dbg !33
  %85 = extractelement <8 x float> %70, i64 3, !dbg !33
  %86 = select i1 %84, float 0.000000e+00, float %85, !dbg !33
  %87 = extractelement <8 x i1> %71, i64 2, !dbg !33
  %88 = extractelement <8 x float> %70, i64 2, !dbg !33
  %89 = select i1 %87, float 0.000000e+00, float %88, !dbg !33
  %90 = extractelement <8 x i1> %71, i64 1, !dbg !33
  %91 = extractelement <8 x float> %70, i64 1, !dbg !33
  %92 = select i1 %90, float 0.000000e+00, float %91, !dbg !33
  %93 = extractelement <8 x i1> %71, i64 0, !dbg !33
  %94 = extractelement <8 x float> %70, i64 0, !dbg !33
  %95 = select i1 %93, float 0.000000e+00, float %94, !dbg !33
  %96 = shl i32 %16, 6, !dbg !34
  %97 = shl i32 %17, 6, !dbg !34
  %98 = add i32 %22, %96, !dbg !35
  %99 = add i32 %22, %97, !dbg !35
  %100 = sext i32 %98 to i64, !dbg !36
  %101 = getelementptr float, ptr addrspace(1) %2, i64 %100, !dbg !36
  %102 = sext i32 %99 to i64, !dbg !36
  %103 = getelementptr float, ptr addrspace(1) %2, i64 %102, !dbg !36
  %104 = shl i32 %9, 7, !dbg !37
  %105 = and i32 %104, 896, !dbg !37
  %106 = or disjoint i32 %105, %13, !dbg !37
  %107 = and i32 %10, 508, !dbg !37
  %108 = lshr exact i32 %105, 5, !dbg !37
  %109 = add nuw nsw i32 %108, %106, !dbg !37
  %110 = zext nneg i32 %109 to i64, !dbg !37
  %111 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %110, !dbg !37
  %112 = bitcast float %74 to <1 x i32>, !dbg !37
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %111, <1 x i32> %112, i1 true) #2, !dbg !37
  %113 = or disjoint i32 %106, 32, !dbg !37
  %114 = lshr i32 %113, 5, !dbg !37
  %115 = add nuw nsw i32 %114, %113, !dbg !37
  %116 = zext nneg i32 %115 to i64, !dbg !37
  %117 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %116, !dbg !37
  %118 = bitcast float %77 to <1 x i32>, !dbg !37
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %117, <1 x i32> %118, i1 true) #2, !dbg !37
  %119 = or disjoint i32 %106, 64, !dbg !37
  %120 = lshr i32 %119, 5, !dbg !37
  %121 = add nuw nsw i32 %120, %119, !dbg !37
  %122 = zext nneg i32 %121 to i64, !dbg !37
  %123 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %122, !dbg !37
  %124 = bitcast float %80 to <1 x i32>, !dbg !37
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %123, <1 x i32> %124, i1 true) #2, !dbg !37
  %125 = or disjoint i32 %106, 96, !dbg !37
  %126 = lshr i32 %125, 5, !dbg !37
  %127 = add nuw nsw i32 %126, %125, !dbg !37
  %128 = zext nneg i32 %127 to i64, !dbg !37
  %129 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %128, !dbg !37
  %130 = bitcast float %83 to <1 x i32>, !dbg !37
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %129, <1 x i32> %130, i1 true) #2, !dbg !37
  %131 = or disjoint i32 %106, 16, !dbg !37
  %132 = add nuw nsw i32 %131, %108, !dbg !37
  %133 = zext nneg i32 %132 to i64, !dbg !37
  %134 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %133, !dbg !37
  %135 = bitcast float %86 to <1 x i32>, !dbg !37
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %134, <1 x i32> %135, i1 true) #2, !dbg !37
  %136 = or disjoint i32 %106, 48, !dbg !37
  %137 = lshr i32 %136, 5, !dbg !37
  %138 = add nuw nsw i32 %137, %136, !dbg !37
  %139 = zext nneg i32 %138 to i64, !dbg !37
  %140 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %139, !dbg !37
  %141 = bitcast float %89 to <1 x i32>, !dbg !37
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %140, <1 x i32> %141, i1 true) #2, !dbg !37
  %142 = or disjoint i32 %106, 80, !dbg !37
  %143 = lshr i32 %142, 5, !dbg !37
  %144 = add nuw nsw i32 %143, %142, !dbg !37
  %145 = zext nneg i32 %144 to i64, !dbg !37
  %146 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %145, !dbg !37
  %147 = bitcast float %92 to <1 x i32>, !dbg !37
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %146, <1 x i32> %147, i1 true) #2, !dbg !37
  %148 = or disjoint i32 %106, 112, !dbg !37
  %149 = lshr i32 %148, 5, !dbg !37
  %150 = add nuw nsw i32 %149, %148, !dbg !37
  %151 = zext nneg i32 %150 to i64, !dbg !37
  %152 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %151, !dbg !37
  %153 = bitcast float %95 to <1 x i32>, !dbg !37
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %152, <1 x i32> %153, i1 true) #2, !dbg !37
  tail call void @llvm.nvvm.barrier0(), !dbg !37
  %154 = lshr i32 %107, 5, !dbg !37
  %155 = add nuw nsw i32 %154, %107, !dbg !37
  %156 = zext nneg i32 %155 to i64, !dbg !37
  %157 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %156, !dbg !37
  %158 = load i32, ptr addrspace(3) %157, align 4, !dbg !37
  %159 = or disjoint i32 %107, 1, !dbg !37
  %160 = add nuw nsw i32 %159, %154, !dbg !37
  %161 = zext nneg i32 %160 to i64, !dbg !37
  %162 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %161, !dbg !37
  %163 = load i32, ptr addrspace(3) %162, align 4, !dbg !37
  %164 = or disjoint i32 %107, 2, !dbg !37
  %165 = add nuw nsw i32 %164, %154, !dbg !37
  %166 = zext nneg i32 %165 to i64, !dbg !37
  %167 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %166, !dbg !37
  %168 = load i32, ptr addrspace(3) %167, align 4, !dbg !37
  %169 = or disjoint i32 %107, 3, !dbg !37
  %170 = add nuw nsw i32 %169, %154, !dbg !37
  %171 = zext nneg i32 %170 to i64, !dbg !37
  %172 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %171, !dbg !37
  %173 = load i32, ptr addrspace(3) %172, align 4, !dbg !37
  %174 = or disjoint i32 %107, 512, !dbg !37
  %175 = lshr i32 %174, 5, !dbg !37
  %176 = add nuw nsw i32 %175, %174, !dbg !37
  %177 = zext nneg i32 %176 to i64, !dbg !37
  %178 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %177, !dbg !37
  %179 = load i32, ptr addrspace(3) %178, align 4, !dbg !37
  %180 = or disjoint i32 %107, 513, !dbg !37
  %181 = lshr i32 %180, 5, !dbg !37
  %182 = add nuw nsw i32 %181, %180, !dbg !37
  %183 = zext nneg i32 %182 to i64, !dbg !37
  %184 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %183, !dbg !37
  %185 = load i32, ptr addrspace(3) %184, align 4, !dbg !37
  %186 = or disjoint i32 %107, 514, !dbg !37
  %187 = lshr i32 %186, 5, !dbg !37
  %188 = add nuw nsw i32 %187, %186, !dbg !37
  %189 = zext nneg i32 %188 to i64, !dbg !37
  %190 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %189, !dbg !37
  %191 = load i32, ptr addrspace(3) %190, align 4, !dbg !37
  %192 = or disjoint i32 %107, 515, !dbg !37
  %193 = lshr i32 %192, 5, !dbg !37
  %194 = add nuw nsw i32 %193, %192, !dbg !37
  %195 = zext nneg i32 %194 to i64, !dbg !37
  %196 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %195, !dbg !37
  %197 = load i32, ptr addrspace(3) %196, align 4, !dbg !37
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %158, i32 %163, i32 %168, i32 %173, ptr addrspace(1) %101, i1 %25) #2, !dbg !37
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %179, i32 %185, i32 %191, i32 %197, ptr addrspace(1) %103, i1 %25) #2, !dbg !37
  %198 = getelementptr float, ptr addrspace(1) %3, i64 %34, !dbg !38
  %199 = getelementptr float, ptr addrspace(1) %3, i64 %36, !dbg !38
  %200 = bitcast float %74 to i32, !dbg !39
  %201 = bitcast float %77 to i32, !dbg !39
  %202 = bitcast float %80 to i32, !dbg !39
  %203 = bitcast float %83 to i32, !dbg !39
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %200, i32 %201, i32 %202, i32 %203, ptr addrspace(1) %198, i1 %23) #2, !dbg !39
  %204 = bitcast float %86 to i32, !dbg !39
  %205 = bitcast float %89 to i32, !dbg !39
  %206 = bitcast float %92 to i32, !dbg !39
  %207 = bitcast float %95 to i32, !dbg !39
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %204, i32 %205, i32 %206, i32 %207, ptr addrspace(1) %199, i1 %24) #2, !dbg !39
  ret void, !dbg !40
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cqad7kyhuyiwepbhyjebacuotxsxs733ar3rvqpkp4luijq22jee.py", directory: "inductor_cache/qa")
!4 = !{ptr @triton_poi_fused_convolution_relu_17, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_convolution_relu_17, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_convolution_relu_17", linkageName: "triton_poi_fused_convolution_relu_17", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 28, scope: !7)
!15 = !DILocation(line: 25, column: 33, scope: !7)
!16 = !DILocation(line: 26, column: 23, scope: !7)
!17 = !DILocation(line: 27, column: 21, scope: !7)
!18 = !DILocation(line: 30, column: 19, scope: !7)
!19 = !DILocation(line: 29, column: 19, scope: !7)
!20 = !DILocation(line: 32, column: 39, scope: !7)
!21 = !DILocation(line: 32, column: 50, scope: !7)
!22 = !DILocation(line: 32, column: 35, scope: !7)
!23 = !DILocation(line: 32, column: 44, scope: !7)
!24 = !DILocation(line: 32, column: 30, scope: !7)
!25 = !DILocation(line: 32, column: 55, scope: !7)
!26 = !DILocation(line: 33, column: 30, scope: !7)
!27 = !DILocation(line: 33, column: 35, scope: !7)
!28 = !DILocation(line: 34, column: 18, scope: !7)
!29 = !DILocation(line: 118, column: 15, scope: !30, inlinedAt: !32)
!30 = distinct !DILexicalBlockFile(scope: !7, file: !31, discriminator: 0)
!31 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!32 = !DILocation(line: 36, column: 40, scope: !7)
!33 = !DILocation(line: 121, column: 29, scope: !30, inlinedAt: !32)
!34 = !DILocation(line: 37, column: 33, scope: !7)
!35 = !DILocation(line: 37, column: 30, scope: !7)
!36 = !DILocation(line: 37, column: 25, scope: !7)
!37 = !DILocation(line: 37, column: 44, scope: !7)
!38 = !DILocation(line: 38, column: 25, scope: !7)
!39 = !DILocation(line: 38, column: 56, scope: !7)
!40 = !DILocation(line: 38, column: 4, scope: !7)
