Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Thu Jan 18 11:41:46 2018
| Host         : cimeld15 running 64-bit Debian GNU/Linux 7.8 (wheezy)
| Command      : report_methodology -file ring_top_methodology_drc_routed.rpt -rpx ring_top_methodology_drc_routed.rpx
| Design       : ring_top
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 12
+-----------+------------------+-----------------------------+------------+
| Rule      | Severity         | Description                 | Violations |
+-----------+------------------+-----------------------------+------------+
| TIMING-23 | Critical Warning | Combinatorial loop found    | 6          |
| TIMING-17 | Warning          | Non-clocked sequential cell | 6          |
+-----------+------------------+-----------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-23#1 Critical Warning
Combinatorial loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between l1/g1/inv1_inferred_i_1/I2 and l1/g1/inv1_inferred_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#2 Critical Warning
Combinatorial loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between l1/g1/inv2_inferred_i_1/I2 and l1/g1/inv2_inferred_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#3 Critical Warning
Combinatorial loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between l1/g1/inv3_inferred_i_1/I2 and l1/g1/inv3_inferred_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#4 Critical Warning
Combinatorial loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between l1/g1/inv4_inferred_i_1/I2 and l1/g1/inv4_inferred_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#5 Critical Warning
Combinatorial loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between l1/g1/inv5_inferred_i_1/I0 and l1/g1/inv5_inferred_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#6 Critical Warning
Combinatorial loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between l1/g1/inv5_inferred_i_1/I2 and l1/g1/inv5_inferred_i_1/O to disable the timing loop
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin l1/g1/clk_delay_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin l1/g1/clk_div2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin l1/r1/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin l1/r2/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin l1/r3/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin l1/r4/Q_reg/C is not reached by a timing clock
Related violations: <none>


