<?xml version="1.0" ?>
<!-- Automatically generated by ForSyDe -->
<system name="mulacc">
    <process_network name="top">
        <signal name="fifo_0" moc="sy" type="int" source="constant1" source_port="oport1" target="mulacc1" target_port="port_0"/>
        <signal name="fifo_1" moc="sy" type="int" source="siggen1" source_port="oport1" target="mulacc1" target_port="port_1"/>
        <signal name="fifo_2" moc="sy" type="int" source="mulacc1" source_port="port_2" target="report1" target_port="iport1"/>
        <leaf_process name="constant1">
            <port name="oport1" type="int" direction="out"/>
            <process_constructor name="sconstant" moc="sy">
                <argument name="init_val" value="3"/>
                <argument name="take" value="10"/>
            </process_constructor>
        </leaf_process>
        <leaf_process name="siggen1">
            <port name="oport1" type="int" direction="out"/>
            <process_constructor name="ssource" moc="sy">
                <argument name="_func" value="siggen_func"/>
                <argument name="init_val" value="1"/>
                <argument name="take" value="10"/>
            </process_constructor>
        </leaf_process>
        <composite_process name="mulacc1" component_name="mulacc">
            <port name="port_0" type="int" direction="in"/>
            <port name="port_1" type="int" direction="in"/>
            <port name="port_2" type="int" direction="out"/>
        </composite_process>
        <leaf_process name="report1">
            <port name="iport1" type="int" direction="in"/>
            <process_constructor name="ssink" moc="sy">
                <argument name="_func" value="report_func"/>
            </process_constructor>
        </leaf_process>
    </process_network>
    <process_network name="mulacc">
        <port name="port_0" type="int" direction="in" bound_process="mul1" bound_port="iport1"/>
        <port name="port_1" type="int" direction="in" bound_process="mul1" bound_port="iport2"/>
        <port name="port_2" type="int" direction="out" bound_process="add1" bound_port="oport1"/>
        <signal name="fifo_0" moc="sy" type="int" source="mul1" source_port="oport1" target="add1" target_port="iport1"/>
        <signal name="fifo_1" moc="sy" type="int" source="accum" source_port="oport1" target="add1" target_port="iport2"/>
        <signal name="fifo_2" moc="sy" type="int" source="add1" source_port="oport1" target="accum" target_port="iport1"/>
        <leaf_process name="mul1">
            <port name="iport1" type="int" direction="in"/>
            <port name="iport2" type="int" direction="in"/>
            <port name="oport1" type="int" direction="out"/>
            <process_constructor name="scomb2" moc="sy">
                <argument name="_func" value="mul_func"/>
            </process_constructor>
        </leaf_process>
        <leaf_process name="add1">
            <port name="iport1" type="int" direction="in"/>
            <port name="iport2" type="int" direction="in"/>
            <port name="oport1" type="int" direction="out"/>
            <process_constructor name="scomb2" moc="sy">
                <argument name="_func" value="add_func"/>
            </process_constructor>
        </leaf_process>
        <leaf_process name="accum">
            <port name="iport1" type="int" direction="in"/>
            <port name="oport1" type="int" direction="out"/>
            <process_constructor name="sdelay" moc="sy">
                <argument name="init_val" value="0"/>
            </process_constructor>
        </leaf_process>
    </process_network>
</system>
