`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 08.09.2021 19:02:47
// Design Name: 
// Module Name: Timer
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////





module startAlarm(

   input [63:0] mili, 
   input [63:0] timerAlarmCount,
   input clk,
  

  output reg ringSound,
  output reg [63:0]expectedMili
  );
  
  always @(posedge clk)
  begin
    if(mili < timerAlarmCount)
        begin
            expectedMili = timerAlarmCount - mili;
        end
     else if(mili == timerAlarmCount) 
          ringSound=1;
  end 
    
    
     
endmodule
