// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module int_64_div9 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_V,
        ap_return
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] in_V;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [1:0] q_chunk_V_reg_903;
reg   [1:0] q_chunk_V_0_1_reg_908;
reg   [1:0] q_chunk_V_0_2_reg_913;
reg   [1:0] q_chunk_V_0_3_reg_918;
reg   [1:0] q_chunk_V_0_4_reg_923;
reg   [1:0] q_chunk_V_0_5_reg_928;
reg   [1:0] q_chunk_V_0_6_reg_933;
reg   [3:0] r_V_ret_6_reg_938;
reg   [1:0] p_Result_13_7_reg_943;
reg   [1:0] p_Result_13_8_reg_948;
reg   [1:0] p_Result_13_9_reg_953;
reg   [1:0] p_Result_13_s_reg_958;
reg   [1:0] p_Result_13_10_reg_963;
reg   [1:0] p_Result_13_11_reg_968;
reg   [1:0] p_Result_13_12_reg_973;
reg   [1:0] p_Result_13_13_reg_978;
reg   [1:0] p_Result_13_14_reg_983;
reg   [1:0] p_Result_13_15_reg_988;
reg   [1:0] p_Result_13_16_reg_993;
reg   [1:0] p_Result_13_17_reg_998;
reg   [1:0] p_Result_13_18_reg_1003;
reg   [1:0] p_Result_13_19_reg_1008;
reg   [1:0] p_Result_13_20_reg_1013;
reg   [1:0] p_Result_13_21_reg_1018;
reg   [1:0] p_Result_13_22_reg_1023;
reg   [1:0] p_Result_13_23_reg_1028;
reg   [1:0] p_Result_13_24_reg_1033;
reg   [1:0] p_Result_13_25_reg_1038;
reg   [1:0] p_Result_13_26_reg_1043;
reg   [1:0] p_Result_13_27_reg_1048;
reg   [1:0] p_Result_13_28_reg_1053;
reg   [1:0] p_Result_13_29_reg_1058;
wire   [1:0] tmp_fu_681_p1;
reg   [1:0] tmp_reg_1063;
wire    grp_lut_div9_chunk_fu_150_ap_ready;
reg   [1:0] grp_lut_div9_chunk_fu_150_d_V;
reg   [3:0] grp_lut_div9_chunk_fu_150_r_in_V;
wire   [1:0] grp_lut_div9_chunk_fu_150_ap_return_0;
wire   [3:0] grp_lut_div9_chunk_fu_150_ap_return_1;
wire    grp_lut_div9_chunk_fu_157_ap_ready;
reg   [1:0] grp_lut_div9_chunk_fu_157_d_V;
wire   [1:0] grp_lut_div9_chunk_fu_157_ap_return_0;
wire   [3:0] grp_lut_div9_chunk_fu_157_ap_return_1;
wire    grp_lut_div9_chunk_fu_163_ap_ready;
reg   [1:0] grp_lut_div9_chunk_fu_163_d_V;
wire   [1:0] grp_lut_div9_chunk_fu_163_ap_return_0;
wire   [3:0] grp_lut_div9_chunk_fu_163_ap_return_1;
wire    grp_lut_div9_chunk_fu_169_ap_ready;
reg   [1:0] grp_lut_div9_chunk_fu_169_d_V;
wire   [1:0] grp_lut_div9_chunk_fu_169_ap_return_0;
wire   [3:0] grp_lut_div9_chunk_fu_169_ap_return_1;
wire    grp_lut_div9_chunk_fu_175_ap_ready;
reg   [1:0] grp_lut_div9_chunk_fu_175_d_V;
wire   [1:0] grp_lut_div9_chunk_fu_175_ap_return_0;
wire   [3:0] grp_lut_div9_chunk_fu_175_ap_return_1;
wire    grp_lut_div9_chunk_fu_181_ap_ready;
reg   [1:0] grp_lut_div9_chunk_fu_181_d_V;
wire   [1:0] grp_lut_div9_chunk_fu_181_ap_return_0;
wire   [3:0] grp_lut_div9_chunk_fu_181_ap_return_1;
wire    grp_lut_div9_chunk_fu_187_ap_ready;
reg   [1:0] grp_lut_div9_chunk_fu_187_d_V;
wire   [1:0] grp_lut_div9_chunk_fu_187_ap_return_0;
wire   [3:0] grp_lut_div9_chunk_fu_187_ap_return_1;
wire    call_ret_13_lut_div9_chunk_fu_193_ap_ready;
wire   [1:0] call_ret_13_lut_div9_chunk_fu_193_ap_return_0;
wire   [3:0] call_ret_13_lut_div9_chunk_fu_193_ap_return_1;
wire    call_ret_14_lut_div9_chunk_fu_199_ap_ready;
wire   [1:0] call_ret_14_lut_div9_chunk_fu_199_ap_return_0;
wire   [3:0] call_ret_14_lut_div9_chunk_fu_199_ap_return_1;
wire    call_ret_15_lut_div9_chunk_fu_205_ap_ready;
wire   [1:0] call_ret_15_lut_div9_chunk_fu_205_ap_return_0;
wire   [3:0] call_ret_15_lut_div9_chunk_fu_205_ap_return_1;
wire    call_ret_16_lut_div9_chunk_fu_211_ap_ready;
wire   [1:0] call_ret_16_lut_div9_chunk_fu_211_ap_return_0;
wire   [3:0] call_ret_16_lut_div9_chunk_fu_211_ap_return_1;
wire    call_ret_17_lut_div9_chunk_fu_217_ap_ready;
wire   [1:0] call_ret_17_lut_div9_chunk_fu_217_ap_return_0;
wire   [3:0] call_ret_17_lut_div9_chunk_fu_217_ap_return_1;
wire    call_ret_18_lut_div9_chunk_fu_223_ap_ready;
wire   [1:0] call_ret_18_lut_div9_chunk_fu_223_ap_return_0;
wire   [3:0] call_ret_18_lut_div9_chunk_fu_223_ap_return_1;
wire    call_ret_19_lut_div9_chunk_fu_229_ap_ready;
wire   [1:0] call_ret_19_lut_div9_chunk_fu_229_ap_return_0;
wire   [3:0] call_ret_19_lut_div9_chunk_fu_229_ap_return_1;
wire    call_ret_20_lut_div9_chunk_fu_235_ap_ready;
wire   [1:0] call_ret_20_lut_div9_chunk_fu_235_ap_return_0;
wire   [3:0] call_ret_20_lut_div9_chunk_fu_235_ap_return_1;
wire    call_ret_21_lut_div9_chunk_fu_241_ap_ready;
wire   [1:0] call_ret_21_lut_div9_chunk_fu_241_ap_return_0;
wire   [3:0] call_ret_21_lut_div9_chunk_fu_241_ap_return_1;
wire    call_ret_22_lut_div9_chunk_fu_247_ap_ready;
wire   [1:0] call_ret_22_lut_div9_chunk_fu_247_ap_return_0;
wire   [3:0] call_ret_22_lut_div9_chunk_fu_247_ap_return_1;
wire    call_ret_23_lut_div9_chunk_fu_253_ap_ready;
wire   [1:0] call_ret_23_lut_div9_chunk_fu_253_ap_return_0;
wire   [3:0] call_ret_23_lut_div9_chunk_fu_253_ap_return_1;
wire    call_ret_24_lut_div9_chunk_fu_259_ap_ready;
wire   [1:0] call_ret_24_lut_div9_chunk_fu_259_ap_return_0;
wire   [3:0] call_ret_24_lut_div9_chunk_fu_259_ap_return_1;
wire    call_ret_25_lut_div9_chunk_fu_265_ap_ready;
wire   [1:0] call_ret_25_lut_div9_chunk_fu_265_ap_return_0;
wire   [3:0] call_ret_25_lut_div9_chunk_fu_265_ap_return_1;
wire    call_ret_26_lut_div9_chunk_fu_271_ap_ready;
wire   [1:0] call_ret_26_lut_div9_chunk_fu_271_ap_return_0;
wire   [3:0] call_ret_26_lut_div9_chunk_fu_271_ap_return_1;
wire    call_ret_27_lut_div9_chunk_fu_277_ap_ready;
wire   [1:0] call_ret_27_lut_div9_chunk_fu_277_ap_return_0;
wire   [3:0] call_ret_27_lut_div9_chunk_fu_277_ap_return_1;
wire    call_ret_28_lut_div9_chunk_fu_283_ap_ready;
wire   [1:0] call_ret_28_lut_div9_chunk_fu_283_ap_return_0;
wire   [3:0] call_ret_28_lut_div9_chunk_fu_283_ap_return_1;
wire    call_ret_29_lut_div9_chunk_fu_289_ap_ready;
wire   [1:0] call_ret_29_lut_div9_chunk_fu_289_ap_return_0;
wire   [3:0] call_ret_29_lut_div9_chunk_fu_289_ap_return_1;
wire    call_ret_30_lut_div9_chunk_fu_295_ap_ready;
wire   [1:0] call_ret_30_lut_div9_chunk_fu_295_ap_return_0;
wire   [3:0] call_ret_30_lut_div9_chunk_fu_295_ap_return_1;
wire    ap_CS_fsm_state2;
reg   [1:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
end

lut_div9_chunk grp_lut_div9_chunk_fu_150(
    .ap_ready(grp_lut_div9_chunk_fu_150_ap_ready),
    .d_V(grp_lut_div9_chunk_fu_150_d_V),
    .r_in_V(grp_lut_div9_chunk_fu_150_r_in_V),
    .ap_return_0(grp_lut_div9_chunk_fu_150_ap_return_0),
    .ap_return_1(grp_lut_div9_chunk_fu_150_ap_return_1)
);

lut_div9_chunk grp_lut_div9_chunk_fu_157(
    .ap_ready(grp_lut_div9_chunk_fu_157_ap_ready),
    .d_V(grp_lut_div9_chunk_fu_157_d_V),
    .r_in_V(grp_lut_div9_chunk_fu_150_ap_return_1),
    .ap_return_0(grp_lut_div9_chunk_fu_157_ap_return_0),
    .ap_return_1(grp_lut_div9_chunk_fu_157_ap_return_1)
);

lut_div9_chunk grp_lut_div9_chunk_fu_163(
    .ap_ready(grp_lut_div9_chunk_fu_163_ap_ready),
    .d_V(grp_lut_div9_chunk_fu_163_d_V),
    .r_in_V(grp_lut_div9_chunk_fu_157_ap_return_1),
    .ap_return_0(grp_lut_div9_chunk_fu_163_ap_return_0),
    .ap_return_1(grp_lut_div9_chunk_fu_163_ap_return_1)
);

lut_div9_chunk grp_lut_div9_chunk_fu_169(
    .ap_ready(grp_lut_div9_chunk_fu_169_ap_ready),
    .d_V(grp_lut_div9_chunk_fu_169_d_V),
    .r_in_V(grp_lut_div9_chunk_fu_163_ap_return_1),
    .ap_return_0(grp_lut_div9_chunk_fu_169_ap_return_0),
    .ap_return_1(grp_lut_div9_chunk_fu_169_ap_return_1)
);

lut_div9_chunk grp_lut_div9_chunk_fu_175(
    .ap_ready(grp_lut_div9_chunk_fu_175_ap_ready),
    .d_V(grp_lut_div9_chunk_fu_175_d_V),
    .r_in_V(grp_lut_div9_chunk_fu_169_ap_return_1),
    .ap_return_0(grp_lut_div9_chunk_fu_175_ap_return_0),
    .ap_return_1(grp_lut_div9_chunk_fu_175_ap_return_1)
);

lut_div9_chunk grp_lut_div9_chunk_fu_181(
    .ap_ready(grp_lut_div9_chunk_fu_181_ap_ready),
    .d_V(grp_lut_div9_chunk_fu_181_d_V),
    .r_in_V(grp_lut_div9_chunk_fu_175_ap_return_1),
    .ap_return_0(grp_lut_div9_chunk_fu_181_ap_return_0),
    .ap_return_1(grp_lut_div9_chunk_fu_181_ap_return_1)
);

lut_div9_chunk grp_lut_div9_chunk_fu_187(
    .ap_ready(grp_lut_div9_chunk_fu_187_ap_ready),
    .d_V(grp_lut_div9_chunk_fu_187_d_V),
    .r_in_V(grp_lut_div9_chunk_fu_181_ap_return_1),
    .ap_return_0(grp_lut_div9_chunk_fu_187_ap_return_0),
    .ap_return_1(grp_lut_div9_chunk_fu_187_ap_return_1)
);

lut_div9_chunk call_ret_13_lut_div9_chunk_fu_193(
    .ap_ready(call_ret_13_lut_div9_chunk_fu_193_ap_ready),
    .d_V(p_Result_13_13_reg_978),
    .r_in_V(grp_lut_div9_chunk_fu_187_ap_return_1),
    .ap_return_0(call_ret_13_lut_div9_chunk_fu_193_ap_return_0),
    .ap_return_1(call_ret_13_lut_div9_chunk_fu_193_ap_return_1)
);

lut_div9_chunk call_ret_14_lut_div9_chunk_fu_199(
    .ap_ready(call_ret_14_lut_div9_chunk_fu_199_ap_ready),
    .d_V(p_Result_13_14_reg_983),
    .r_in_V(call_ret_13_lut_div9_chunk_fu_193_ap_return_1),
    .ap_return_0(call_ret_14_lut_div9_chunk_fu_199_ap_return_0),
    .ap_return_1(call_ret_14_lut_div9_chunk_fu_199_ap_return_1)
);

lut_div9_chunk call_ret_15_lut_div9_chunk_fu_205(
    .ap_ready(call_ret_15_lut_div9_chunk_fu_205_ap_ready),
    .d_V(p_Result_13_15_reg_988),
    .r_in_V(call_ret_14_lut_div9_chunk_fu_199_ap_return_1),
    .ap_return_0(call_ret_15_lut_div9_chunk_fu_205_ap_return_0),
    .ap_return_1(call_ret_15_lut_div9_chunk_fu_205_ap_return_1)
);

lut_div9_chunk call_ret_16_lut_div9_chunk_fu_211(
    .ap_ready(call_ret_16_lut_div9_chunk_fu_211_ap_ready),
    .d_V(p_Result_13_16_reg_993),
    .r_in_V(call_ret_15_lut_div9_chunk_fu_205_ap_return_1),
    .ap_return_0(call_ret_16_lut_div9_chunk_fu_211_ap_return_0),
    .ap_return_1(call_ret_16_lut_div9_chunk_fu_211_ap_return_1)
);

lut_div9_chunk call_ret_17_lut_div9_chunk_fu_217(
    .ap_ready(call_ret_17_lut_div9_chunk_fu_217_ap_ready),
    .d_V(p_Result_13_17_reg_998),
    .r_in_V(call_ret_16_lut_div9_chunk_fu_211_ap_return_1),
    .ap_return_0(call_ret_17_lut_div9_chunk_fu_217_ap_return_0),
    .ap_return_1(call_ret_17_lut_div9_chunk_fu_217_ap_return_1)
);

lut_div9_chunk call_ret_18_lut_div9_chunk_fu_223(
    .ap_ready(call_ret_18_lut_div9_chunk_fu_223_ap_ready),
    .d_V(p_Result_13_18_reg_1003),
    .r_in_V(call_ret_17_lut_div9_chunk_fu_217_ap_return_1),
    .ap_return_0(call_ret_18_lut_div9_chunk_fu_223_ap_return_0),
    .ap_return_1(call_ret_18_lut_div9_chunk_fu_223_ap_return_1)
);

lut_div9_chunk call_ret_19_lut_div9_chunk_fu_229(
    .ap_ready(call_ret_19_lut_div9_chunk_fu_229_ap_ready),
    .d_V(p_Result_13_19_reg_1008),
    .r_in_V(call_ret_18_lut_div9_chunk_fu_223_ap_return_1),
    .ap_return_0(call_ret_19_lut_div9_chunk_fu_229_ap_return_0),
    .ap_return_1(call_ret_19_lut_div9_chunk_fu_229_ap_return_1)
);

lut_div9_chunk call_ret_20_lut_div9_chunk_fu_235(
    .ap_ready(call_ret_20_lut_div9_chunk_fu_235_ap_ready),
    .d_V(p_Result_13_20_reg_1013),
    .r_in_V(call_ret_19_lut_div9_chunk_fu_229_ap_return_1),
    .ap_return_0(call_ret_20_lut_div9_chunk_fu_235_ap_return_0),
    .ap_return_1(call_ret_20_lut_div9_chunk_fu_235_ap_return_1)
);

lut_div9_chunk call_ret_21_lut_div9_chunk_fu_241(
    .ap_ready(call_ret_21_lut_div9_chunk_fu_241_ap_ready),
    .d_V(p_Result_13_21_reg_1018),
    .r_in_V(call_ret_20_lut_div9_chunk_fu_235_ap_return_1),
    .ap_return_0(call_ret_21_lut_div9_chunk_fu_241_ap_return_0),
    .ap_return_1(call_ret_21_lut_div9_chunk_fu_241_ap_return_1)
);

lut_div9_chunk call_ret_22_lut_div9_chunk_fu_247(
    .ap_ready(call_ret_22_lut_div9_chunk_fu_247_ap_ready),
    .d_V(p_Result_13_22_reg_1023),
    .r_in_V(call_ret_21_lut_div9_chunk_fu_241_ap_return_1),
    .ap_return_0(call_ret_22_lut_div9_chunk_fu_247_ap_return_0),
    .ap_return_1(call_ret_22_lut_div9_chunk_fu_247_ap_return_1)
);

lut_div9_chunk call_ret_23_lut_div9_chunk_fu_253(
    .ap_ready(call_ret_23_lut_div9_chunk_fu_253_ap_ready),
    .d_V(p_Result_13_23_reg_1028),
    .r_in_V(call_ret_22_lut_div9_chunk_fu_247_ap_return_1),
    .ap_return_0(call_ret_23_lut_div9_chunk_fu_253_ap_return_0),
    .ap_return_1(call_ret_23_lut_div9_chunk_fu_253_ap_return_1)
);

lut_div9_chunk call_ret_24_lut_div9_chunk_fu_259(
    .ap_ready(call_ret_24_lut_div9_chunk_fu_259_ap_ready),
    .d_V(p_Result_13_24_reg_1033),
    .r_in_V(call_ret_23_lut_div9_chunk_fu_253_ap_return_1),
    .ap_return_0(call_ret_24_lut_div9_chunk_fu_259_ap_return_0),
    .ap_return_1(call_ret_24_lut_div9_chunk_fu_259_ap_return_1)
);

lut_div9_chunk call_ret_25_lut_div9_chunk_fu_265(
    .ap_ready(call_ret_25_lut_div9_chunk_fu_265_ap_ready),
    .d_V(p_Result_13_25_reg_1038),
    .r_in_V(call_ret_24_lut_div9_chunk_fu_259_ap_return_1),
    .ap_return_0(call_ret_25_lut_div9_chunk_fu_265_ap_return_0),
    .ap_return_1(call_ret_25_lut_div9_chunk_fu_265_ap_return_1)
);

lut_div9_chunk call_ret_26_lut_div9_chunk_fu_271(
    .ap_ready(call_ret_26_lut_div9_chunk_fu_271_ap_ready),
    .d_V(p_Result_13_26_reg_1043),
    .r_in_V(call_ret_25_lut_div9_chunk_fu_265_ap_return_1),
    .ap_return_0(call_ret_26_lut_div9_chunk_fu_271_ap_return_0),
    .ap_return_1(call_ret_26_lut_div9_chunk_fu_271_ap_return_1)
);

lut_div9_chunk call_ret_27_lut_div9_chunk_fu_277(
    .ap_ready(call_ret_27_lut_div9_chunk_fu_277_ap_ready),
    .d_V(p_Result_13_27_reg_1048),
    .r_in_V(call_ret_26_lut_div9_chunk_fu_271_ap_return_1),
    .ap_return_0(call_ret_27_lut_div9_chunk_fu_277_ap_return_0),
    .ap_return_1(call_ret_27_lut_div9_chunk_fu_277_ap_return_1)
);

lut_div9_chunk call_ret_28_lut_div9_chunk_fu_283(
    .ap_ready(call_ret_28_lut_div9_chunk_fu_283_ap_ready),
    .d_V(p_Result_13_28_reg_1053),
    .r_in_V(call_ret_27_lut_div9_chunk_fu_277_ap_return_1),
    .ap_return_0(call_ret_28_lut_div9_chunk_fu_283_ap_return_0),
    .ap_return_1(call_ret_28_lut_div9_chunk_fu_283_ap_return_1)
);

lut_div9_chunk call_ret_29_lut_div9_chunk_fu_289(
    .ap_ready(call_ret_29_lut_div9_chunk_fu_289_ap_ready),
    .d_V(p_Result_13_29_reg_1058),
    .r_in_V(call_ret_28_lut_div9_chunk_fu_283_ap_return_1),
    .ap_return_0(call_ret_29_lut_div9_chunk_fu_289_ap_return_0),
    .ap_return_1(call_ret_29_lut_div9_chunk_fu_289_ap_return_1)
);

lut_div9_chunk call_ret_30_lut_div9_chunk_fu_295(
    .ap_ready(call_ret_30_lut_div9_chunk_fu_295_ap_ready),
    .d_V(tmp_reg_1063),
    .r_in_V(call_ret_29_lut_div9_chunk_fu_289_ap_return_1),
    .ap_return_0(call_ret_30_lut_div9_chunk_fu_295_ap_return_0),
    .ap_return_1(call_ret_30_lut_div9_chunk_fu_295_ap_return_1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Result_13_10_reg_963 <= {{in_V[41:40]}};
        p_Result_13_11_reg_968 <= {{in_V[39:38]}};
        p_Result_13_12_reg_973 <= {{in_V[37:36]}};
        p_Result_13_13_reg_978 <= {{in_V[35:34]}};
        p_Result_13_14_reg_983 <= {{in_V[33:32]}};
        p_Result_13_15_reg_988 <= {{in_V[31:30]}};
        p_Result_13_16_reg_993 <= {{in_V[29:28]}};
        p_Result_13_17_reg_998 <= {{in_V[27:26]}};
        p_Result_13_18_reg_1003 <= {{in_V[25:24]}};
        p_Result_13_19_reg_1008 <= {{in_V[23:22]}};
        p_Result_13_20_reg_1013 <= {{in_V[21:20]}};
        p_Result_13_21_reg_1018 <= {{in_V[19:18]}};
        p_Result_13_22_reg_1023 <= {{in_V[17:16]}};
        p_Result_13_23_reg_1028 <= {{in_V[15:14]}};
        p_Result_13_24_reg_1033 <= {{in_V[13:12]}};
        p_Result_13_25_reg_1038 <= {{in_V[11:10]}};
        p_Result_13_26_reg_1043 <= {{in_V[9:8]}};
        p_Result_13_27_reg_1048 <= {{in_V[7:6]}};
        p_Result_13_28_reg_1053 <= {{in_V[5:4]}};
        p_Result_13_29_reg_1058 <= {{in_V[3:2]}};
        p_Result_13_7_reg_943 <= {{in_V[49:48]}};
        p_Result_13_8_reg_948 <= {{in_V[47:46]}};
        p_Result_13_9_reg_953 <= {{in_V[45:44]}};
        p_Result_13_s_reg_958 <= {{in_V[43:42]}};
        q_chunk_V_0_1_reg_908 <= grp_lut_div9_chunk_fu_157_ap_return_0;
        q_chunk_V_0_2_reg_913 <= grp_lut_div9_chunk_fu_163_ap_return_0;
        q_chunk_V_0_3_reg_918 <= grp_lut_div9_chunk_fu_169_ap_return_0;
        q_chunk_V_0_4_reg_923 <= grp_lut_div9_chunk_fu_175_ap_return_0;
        q_chunk_V_0_5_reg_928 <= grp_lut_div9_chunk_fu_181_ap_return_0;
        q_chunk_V_0_6_reg_933 <= grp_lut_div9_chunk_fu_187_ap_return_0;
        q_chunk_V_reg_903 <= grp_lut_div9_chunk_fu_150_ap_return_0;
        r_V_ret_6_reg_938 <= grp_lut_div9_chunk_fu_187_ap_return_1;
        tmp_reg_1063 <= tmp_fu_681_p1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div9_chunk_fu_150_d_V = p_Result_13_7_reg_943;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div9_chunk_fu_150_d_V = {{in_V[63:62]}};
    end else begin
        grp_lut_div9_chunk_fu_150_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div9_chunk_fu_150_r_in_V = r_V_ret_6_reg_938;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div9_chunk_fu_150_r_in_V = 4'd0;
    end else begin
        grp_lut_div9_chunk_fu_150_r_in_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div9_chunk_fu_157_d_V = p_Result_13_8_reg_948;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div9_chunk_fu_157_d_V = {{in_V[61:60]}};
    end else begin
        grp_lut_div9_chunk_fu_157_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div9_chunk_fu_163_d_V = p_Result_13_9_reg_953;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div9_chunk_fu_163_d_V = {{in_V[59:58]}};
    end else begin
        grp_lut_div9_chunk_fu_163_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div9_chunk_fu_169_d_V = p_Result_13_s_reg_958;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div9_chunk_fu_169_d_V = {{in_V[57:56]}};
    end else begin
        grp_lut_div9_chunk_fu_169_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div9_chunk_fu_175_d_V = p_Result_13_10_reg_963;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div9_chunk_fu_175_d_V = {{in_V[55:54]}};
    end else begin
        grp_lut_div9_chunk_fu_175_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div9_chunk_fu_181_d_V = p_Result_13_11_reg_968;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div9_chunk_fu_181_d_V = {{in_V[53:52]}};
    end else begin
        grp_lut_div9_chunk_fu_181_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div9_chunk_fu_187_d_V = p_Result_13_12_reg_973;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div9_chunk_fu_187_d_V = {{in_V[51:50]}};
    end else begin
        grp_lut_div9_chunk_fu_187_d_V = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_return = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{q_chunk_V_reg_903}, {q_chunk_V_0_1_reg_908}}, {q_chunk_V_0_2_reg_913}}, {q_chunk_V_0_3_reg_918}}, {q_chunk_V_0_4_reg_923}}, {q_chunk_V_0_5_reg_928}}, {q_chunk_V_0_6_reg_933}}, {grp_lut_div9_chunk_fu_150_ap_return_0}}, {grp_lut_div9_chunk_fu_157_ap_return_0}}, {grp_lut_div9_chunk_fu_163_ap_return_0}}, {grp_lut_div9_chunk_fu_169_ap_return_0}}, {grp_lut_div9_chunk_fu_175_ap_return_0}}, {grp_lut_div9_chunk_fu_181_ap_return_0}}, {grp_lut_div9_chunk_fu_187_ap_return_0}}, {call_ret_13_lut_div9_chunk_fu_193_ap_return_0}}, {call_ret_14_lut_div9_chunk_fu_199_ap_return_0}}, {call_ret_15_lut_div9_chunk_fu_205_ap_return_0}}, {call_ret_16_lut_div9_chunk_fu_211_ap_return_0}}, {call_ret_17_lut_div9_chunk_fu_217_ap_return_0}}, {call_ret_18_lut_div9_chunk_fu_223_ap_return_0}}, {call_ret_19_lut_div9_chunk_fu_229_ap_return_0}}, {call_ret_20_lut_div9_chunk_fu_235_ap_return_0}}, {call_ret_21_lut_div9_chunk_fu_241_ap_return_0}}, {call_ret_22_lut_div9_chunk_fu_247_ap_return_0}}, {call_ret_23_lut_div9_chunk_fu_253_ap_return_0}}, {call_ret_24_lut_div9_chunk_fu_259_ap_return_0}}, {call_ret_25_lut_div9_chunk_fu_265_ap_return_0}}, {call_ret_26_lut_div9_chunk_fu_271_ap_return_0}}, {call_ret_27_lut_div9_chunk_fu_277_ap_return_0}}, {call_ret_28_lut_div9_chunk_fu_283_ap_return_0}}, {call_ret_29_lut_div9_chunk_fu_289_ap_return_0}}, {call_ret_30_lut_div9_chunk_fu_295_ap_return_0}};

assign tmp_fu_681_p1 = in_V[1:0];

endmodule //int_64_div9
