{
  "processor": "ADSP-2100",
  "manufacturer": "Analog Devices",
  "year": 1986,
  "schema_version": "1.0",
  "source": "ADSP-2100 User's Manual, Analog Devices 1986",
  "instruction_count": 40,
  "instructions": [
    {"mnemonic": "MR=MX0*MY0(SS)", "opcode": "0x00", "bytes": 3, "cycles": 1, "category": "multiply", "addressing_mode": "register", "flags_affected": "MV", "notes": "Single-cycle signed multiply to MR"},
    {"mnemonic": "MR=MR+MX0*MY0(SS)", "opcode": "0x01", "bytes": 3, "cycles": 1, "category": "multiply", "addressing_mode": "register", "flags_affected": "MV", "notes": "Single-cycle multiply-accumulate"},
    {"mnemonic": "MR=MR-MX0*MY0(SS)", "opcode": "0x02", "bytes": 3, "cycles": 1, "category": "multiply", "addressing_mode": "register", "flags_affected": "MV", "notes": "Multiply-subtract"},
    {"mnemonic": "MR=MX0*MY0(RND)", "opcode": "0x03", "bytes": 3, "cycles": 1, "category": "multiply", "addressing_mode": "register", "flags_affected": "MV", "notes": "Multiply with rounding"},
    {"mnemonic": "AR=AX0+AY0", "opcode": "0x10", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "AZ,AN,AV,AC", "notes": "ALU add"},
    {"mnemonic": "AR=AX0-AY0", "opcode": "0x11", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "AZ,AN,AV,AC", "notes": "ALU subtract"},
    {"mnemonic": "AR=AX0 AND AY0", "opcode": "0x12", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "AZ,AN,AV", "notes": "Bitwise AND"},
    {"mnemonic": "AR=AX0 OR AY0", "opcode": "0x13", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "AZ,AN,AV", "notes": "Bitwise OR"},
    {"mnemonic": "AR=AX0 XOR AY0", "opcode": "0x14", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "AZ,AN,AV", "notes": "Bitwise XOR"},
    {"mnemonic": "AR=NOT AX0", "opcode": "0x15", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "AZ,AN", "notes": "Bitwise complement"},
    {"mnemonic": "AR=ABS AX0", "opcode": "0x16", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "AZ,AN,AV,AS", "notes": "Absolute value"},
    {"mnemonic": "AR=PASS AX0", "opcode": "0x17", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "AZ,AN,AV", "notes": "Pass through (sets flags)"},
    {"mnemonic": "AR=-AX0", "opcode": "0x18", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "AZ,AN,AV,AC", "notes": "Negate"},
    {"mnemonic": "AR=INC AX0", "opcode": "0x19", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "AZ,AN,AV,AC", "notes": "Increment"},
    {"mnemonic": "AR=DEC AX0", "opcode": "0x1A", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "AZ,AN,AV,AC", "notes": "Decrement"},
    {"mnemonic": "SR=LSHIFT AX0", "opcode": "0x20", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "SS", "notes": "Logical shift left/right"},
    {"mnemonic": "SR=ASHIFT AX0", "opcode": "0x21", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "SS", "notes": "Arithmetic shift"},
    {"mnemonic": "SE=EXP AX0", "opcode": "0x22", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "SS", "notes": "Exponent detect for block floating point"},
    {"mnemonic": "SR=NORM AX0", "opcode": "0x23", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "SS", "notes": "Normalize"},
    {"mnemonic": "AX0=DM(I0,M0)", "opcode": "0x30", "bytes": 3, "cycles": 1, "category": "data_transfer", "addressing_mode": "indirect_post_modify", "flags_affected": "none", "notes": "Load from data memory with post-modify"},
    {"mnemonic": "DM(I0,M0)=AX0", "opcode": "0x31", "bytes": 3, "cycles": 1, "category": "data_transfer", "addressing_mode": "indirect_post_modify", "flags_affected": "none", "notes": "Store to data memory with post-modify"},
    {"mnemonic": "AX0=PM(I4,M4)", "opcode": "0x32", "bytes": 3, "cycles": 1, "category": "data_transfer", "addressing_mode": "indirect_post_modify", "flags_affected": "none", "notes": "Load from program memory"},
    {"mnemonic": "PM(I4,M4)=AX0", "opcode": "0x33", "bytes": 3, "cycles": 1, "category": "data_transfer", "addressing_mode": "indirect_post_modify", "flags_affected": "none", "notes": "Store to program memory"},
    {"mnemonic": "REG=imm", "opcode": "0x34", "bytes": 3, "cycles": 1, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Load immediate to register"},
    {"mnemonic": "REG=REG", "opcode": "0x35", "bytes": 3, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Register-to-register transfer"},
    {"mnemonic": "DM(addr)=REG", "opcode": "0x36", "bytes": 3, "cycles": 2, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Direct memory store (2 cycles for address decode)"},
    {"mnemonic": "REG=DM(addr)", "opcode": "0x37", "bytes": 3, "cycles": 2, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Direct memory load"},
    {"mnemonic": "JUMP addr", "opcode": "0x40", "bytes": 3, "cycles": 2, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Unconditional jump, flushes pipeline"},
    {"mnemonic": "IF cond JUMP addr", "opcode": "0x41", "bytes": 3, "cycles": 2, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Conditional jump"},
    {"mnemonic": "CALL addr", "opcode": "0x42", "bytes": 3, "cycles": 2, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Subroutine call, pushes PC stack"},
    {"mnemonic": "RTS", "opcode": "0x43", "bytes": 3, "cycles": 2, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine"},
    {"mnemonic": "RTI", "opcode": "0x44", "bytes": 3, "cycles": 2, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from interrupt"},
    {"mnemonic": "DO addr UNTIL cond", "opcode": "0x45", "bytes": 3, "cycles": 2, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Hardware loop setup (2 cycles overhead, zero-overhead loop body)"},
    {"mnemonic": "NOP", "opcode": "0x00", "bytes": 3, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"},
    {"mnemonic": "IDLE", "opcode": "0x50", "bytes": 3, "cycles": 1, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Wait for interrupt"},
    {"mnemonic": "ENA/DIS INTS", "opcode": "0x51", "bytes": 3, "cycles": 1, "category": "special", "addressing_mode": "implied", "flags_affected": "IMASK", "notes": "Enable/disable interrupts"},
    {"mnemonic": "MODIFY(I0,M0)", "opcode": "0x52", "bytes": 3, "cycles": 1, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Modify address register without data transfer"},
    {"mnemonic": "IO(addr)=REG", "opcode": "0x60", "bytes": 3, "cycles": 3, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Write to I/O port"},
    {"mnemonic": "REG=IO(addr)", "opcode": "0x61", "bytes": 3, "cycles": 3, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Read from I/O port"},
    {"mnemonic": "TX0=DM(I0,M0)", "opcode": "0x62", "bytes": 3, "cycles": 3, "category": "io", "addressing_mode": "indirect_post_modify", "flags_affected": "none", "notes": "Serial port transmit from data memory"}
  ]
}
