#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sat Jan  1 22:01:32 2022
# Process ID: 13108
# Current directory: D:/ProjetsOfAll/vivado_projects/step_into_mips/lab_4/lab_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1064 D:\ProjetsOfAll\vivado_projects\step_into_mips\lab_4\lab_4\lab_4.xpr
# Log file: D:/ProjetsOfAll/vivado_projects/step_into_mips/lab_4/lab_4/vivado.log
# Journal file: D:/ProjetsOfAll/vivado_projects/step_into_mips/lab_4/lab_4\vivado.jou
# Running On: DESKTOP-OAAE6Q1, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 8359 MB
#-----------------------------------------------------------
start_gui
open_project D:/ProjetsOfAll/vivado_projects/step_into_mips/lab_4/lab_4/lab_4.xpr
update_compile_order -fileset sources_1
generate_target all [get_files D:/ProjetsOfAll/vivado_projects/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/data_mem.xci]
export_ip_user_files -of_objects [get_files D:/ProjetsOfAll/vivado_projects/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/data_mem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ProjetsOfAll/vivado_projects/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/data_mem.xci] -directory D:/ProjetsOfAll/vivado_projects/step_into_mips/lab_4/lab_4/lab_4.ip_user_files/sim_scripts -ip_user_files_dir D:/ProjetsOfAll/vivado_projects/step_into_mips/lab_4/lab_4/lab_4.ip_user_files -ipstatic_source_dir D:/ProjetsOfAll/vivado_projects/step_into_mips/lab_4/lab_4/lab_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ProjetsOfAll/vivado_projects/step_into_mips/lab_4/lab_4/lab_4.cache/compile_simlib/modelsim} {questa=D:/ProjetsOfAll/vivado_projects/step_into_mips/lab_4/lab_4/lab_4.cache/compile_simlib/questa} {riviera=D:/ProjetsOfAll/vivado_projects/step_into_mips/lab_4/lab_4/lab_4.cache/compile_simlib/riviera} {activehdl=D:/ProjetsOfAll/vivado_projects/step_into_mips/lab_4/lab_4/lab_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset data_mem
set_property top data_mem [get_fileset data_mem]
move_files -fileset [get_fileset data_mem] [get_files -of_objects [get_fileset sources_1] D:/ProjetsOfAll/vivado_projects/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/data_mem.xci]
generate_target all [get_files D:/ProjetsOfAll/vivado_projects/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.xci]
export_ip_user_files -of_objects [get_files D:/ProjetsOfAll/vivado_projects/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ProjetsOfAll/vivado_projects/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.xci] -directory D:/ProjetsOfAll/vivado_projects/step_into_mips/lab_4/lab_4/lab_4.ip_user_files/sim_scripts -ip_user_files_dir D:/ProjetsOfAll/vivado_projects/step_into_mips/lab_4/lab_4/lab_4.ip_user_files -ipstatic_source_dir D:/ProjetsOfAll/vivado_projects/step_into_mips/lab_4/lab_4/lab_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ProjetsOfAll/vivado_projects/step_into_mips/lab_4/lab_4/lab_4.cache/compile_simlib/modelsim} {questa=D:/ProjetsOfAll/vivado_projects/step_into_mips/lab_4/lab_4/lab_4.cache/compile_simlib/questa} {riviera=D:/ProjetsOfAll/vivado_projects/step_into_mips/lab_4/lab_4/lab_4.cache/compile_simlib/riviera} {activehdl=D:/ProjetsOfAll/vivado_projects/step_into_mips/lab_4/lab_4/lab_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_run {data_mem_synth_1 inst_mem_synth_1}
wait_on_run data_mem_synth_1

wait_on_run data_mem_synth_1
wait_on_run inst_mem_synth_1

launch_simulation
source testbench.tcl
run all
run all
run 10 us
close_sim
