<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>axi_phase</ModuleName>
<InstancesList>
<Instance>
<InstName>grp_atan2_cordic_float_s_fu_78</InstName>
<ModuleName>atan2_cordic_float_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>78</ID>
<InstancesList>
<Instance>
<InstName>grp_atan2_generic_float_s_fu_169</InstName>
<ModuleName>atan2_generic_float_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>169</ID>
<InstancesList>
<Instance>
<InstName>trunc_ln657_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_348</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>348</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_355</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>355</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_362</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>362</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_369</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>369</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_376</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>376</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_383</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>383</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_390</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>390</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_397</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>397</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_404</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>404</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_411</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>411</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_418</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>418</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_425</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>425</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_432</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>432</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_439</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>439</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_446</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>446</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_453</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>453</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_460</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>460</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_467</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>467</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_474</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>474</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_481</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>481</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_488</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>488</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_495</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>495</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_502</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>502</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_509</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>509</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_516</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>516</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_523</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>523</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_530</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>530</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_537</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>537</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_544</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>544</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_551</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>551</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_558</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>558</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_565</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>565</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_572</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>572</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_579</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>579</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_586</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>586</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_593</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>593</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_600</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>600</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_607</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>607</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_614</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>614</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_621</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>621</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_628</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>628</ID>
</Instance>
<Instance>
<InstName>trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_635</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>635</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_642</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>642</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_649</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>649</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_656</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>656</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_663</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>663</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_670</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>670</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_677</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>677</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_684</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>684</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_691</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>691</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_698</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>698</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_705</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>705</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_712</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>712</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_719</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>719</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_726</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>726</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_733</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>733</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_740</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>740</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_747</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>747</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_754</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>754</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_761</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>761</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_768</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>768</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_775</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>775</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_782</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>782</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_789</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>789</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_796</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>796</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_803</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>803</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_810</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>810</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_817</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>817</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_824</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>824</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_831</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>831</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_838</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>838</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_845</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>845</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_852</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>852</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_859</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>859</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_866</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>866</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_873</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>873</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_880</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>880</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_887</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>887</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_894</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>894</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_901</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>901</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_908</InstName>
<ModuleName>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>908</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_2_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_915</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>915</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_5_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_924</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>924</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_8_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_932</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>932</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_10_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_940</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>940</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_13_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_948</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>948</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_16_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_956</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>956</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_19_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_964</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>964</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_22_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_972</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>972</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_25_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_980</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>980</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_28_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_988</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>988</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_31_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_996</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>996</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_34_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1004</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1004</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_37_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1012</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1012</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_40_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1020</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1020</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_43_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1028</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1028</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_46_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1036</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1036</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_49_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1044</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1044</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_52_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1052</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1052</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_55_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1060</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1060</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_58_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1068</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1068</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_61_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1076</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1076</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_64_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1084</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1084</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_67_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1092</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1092</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_70_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1100</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1100</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_73_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1108</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1108</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_76_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1116</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1116</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_79_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1124</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1124</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_82_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1132</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1132</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_85_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1140</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1140</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_88_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1148</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1148</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_91_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1156</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1156</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_94_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1164</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1164</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_97_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1172</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1172</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_100_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1180</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1180</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_103_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1188</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1188</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_106_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1196</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1196</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_109_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1204</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1204</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_112_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1212</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1212</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_115_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1220</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1220</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_118_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1228</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1228</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1236</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1236</ID>
</Instance>
<Instance>
<InstName>trunc_ln657_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1244</InstName>
<ModuleName>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1244</ID>
</Instance>
</InstancesList>
</Instance>
</InstancesList>
</Instance>
</InstancesList>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<TargetInitiationInterval>4294967295</TargetInitiationInterval>
<EstimatedClockPeriod>4.299</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>0</Best-caseLatency>
<Average-caseLatency>0</Average-caseLatency>
<Worst-caseLatency>0</Worst-caseLatency>
<Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>1</PipelineInitiationInterval>
<PipelineDepth>1</PipelineDepth>
<PipelineType>yes</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>0</FF>
<AVAIL_FF>106400</AVAIL_FF>
<UTIL_FF>0</UTIL_FF>
<LUT>143</LUT>
<AVAIL_LUT>53200</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>280</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>220</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_ready</name>
<Object>addsub&lt;0, 0, ap_fixed&lt;43, 4, 5, 3, 0&gt;, ap_fixed&lt;43, 4, 5, 3, 0&gt;, ap_uint&lt;1&gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return</name>
<Object>addsub&lt;0, 0, ap_fixed&lt;43, 4, 5, 3, 0&gt;, ap_fixed&lt;43, 4, 5, 3, 0&gt;, ap_uint&lt;1&gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>43</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>a</name>
<Object>a</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>43</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>b</name>
<Object>b</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>43</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>add</name>
<Object>add</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<TargetInitiationInterval>4294967295</TargetInitiationInterval>
<EstimatedClockPeriod>4.299</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>0</Best-caseLatency>
<Average-caseLatency>0</Average-caseLatency>
<Worst-caseLatency>0</Worst-caseLatency>
<Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>1</PipelineInitiationInterval>
<PipelineDepth>1</PipelineDepth>
<PipelineType>yes</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>0</FF>
<AVAIL_FF>106400</AVAIL_FF>
<UTIL_FF>0</UTIL_FF>
<LUT>143</LUT>
<AVAIL_LUT>53200</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>280</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>220</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_ready</name>
<Object>addsub&lt;0, 0, ap_fixed&lt;43, 4, 5, 3, 0&gt;, ap_fixed&lt;43, 4, 5, 3, 0&gt;, bool&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return</name>
<Object>addsub&lt;0, 0, ap_fixed&lt;43, 4, 5, 3, 0&gt;, ap_fixed&lt;43, 4, 5, 3, 0&gt;, bool&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>43</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>a</name>
<Object>a</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>43</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>b</name>
<Object>b</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>42</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>add</name>
<Object>add</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<TargetInitiationInterval>4294967295</TargetInitiationInterval>
<EstimatedClockPeriod>4.438</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>0</Best-caseLatency>
<Average-caseLatency>0</Average-caseLatency>
<Worst-caseLatency>0</Worst-caseLatency>
<Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>1</PipelineInitiationInterval>
<PipelineDepth>1</PipelineDepth>
<PipelineType>yes</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>0</FF>
<AVAIL_FF>106400</AVAIL_FF>
<UTIL_FF>0</UTIL_FF>
<LUT>134</LUT>
<AVAIL_LUT>53200</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>280</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>220</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_ready</name>
<Object>addsub&lt;0, 0, ap_fixed&lt;40, 1, 5, 3, 0&gt;, ap_fixed&lt;40, 1, 0, 3, 0&gt;, ap_uint&lt;1&gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return</name>
<Object>addsub&lt;0, 0, ap_fixed&lt;40, 1, 5, 3, 0&gt;, ap_fixed&lt;40, 1, 0, 3, 0&gt;, ap_uint&lt;1&gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>40</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>a</name>
<Object>a</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>40</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>b</name>
<Object>b</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>39</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>add</name>
<Object>add</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>atan2_generic_float_s</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<TargetInitiationInterval>4294967295</TargetInitiationInterval>
<EstimatedClockPeriod>7.188</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>47</Best-caseLatency>
<Average-caseLatency>47</Average-caseLatency>
<Worst-caseLatency>47</Worst-caseLatency>
<Best-caseRealTimeLatency>0.470 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.470 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.470 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>1</PipelineInitiationInterval>
<PipelineDepth>48</PipelineDepth>
<PipelineType>yes</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>9196</FF>
<AVAIL_FF>106400</AVAIL_FF>
<UTIL_FF>8</UTIL_FF>
<LUT>18952</LUT>
<AVAIL_LUT>53200</AVAIL_LUT>
<UTIL_LUT>35</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>280</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>220</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>atan2_generic&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>atan2_generic&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return</name>
<Object>atan2_generic&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ce</name>
<Object>atan2_generic&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>y_in</name>
<Object>y_in</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>x_in</name>
<Object>x_in</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>atan2_cordic_float_s</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<TargetInitiationInterval>4294967295</TargetInitiationInterval>
<EstimatedClockPeriod>7.256</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>62</Best-caseLatency>
<Average-caseLatency>62</Average-caseLatency>
<Worst-caseLatency>62</Worst-caseLatency>
<Best-caseRealTimeLatency>0.620 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.620 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.620 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>1</PipelineInitiationInterval>
<PipelineDepth>63</PipelineDepth>
<PipelineType>yes</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<DSP>4</DSP>
<AVAIL_DSP>220</AVAIL_DSP>
<UTIL_DSP>1</UTIL_DSP>
<FF>14807</FF>
<AVAIL_FF>106400</AVAIL_FF>
<UTIL_FF>13</UTIL_FF>
<LUT>20769</LUT>
<AVAIL_LUT>53200</AVAIL_LUT>
<UTIL_LUT>39</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>280</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>atan2_cordic&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>atan2_cordic&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return</name>
<Object>atan2_cordic&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ce</name>
<Object>atan2_cordic&lt;float&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>y_in</name>
<Object>y_in</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>x_in</name>
<Object>x_in</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>axi_phase</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>7.256</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>1090</Best-caseLatency>
<Average-caseLatency>1090</Average-caseLatency>
<Worst-caseLatency>1090</Worst-caseLatency>
<Best-caseRealTimeLatency>10.900 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>10.900 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>10.900 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>1091</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_12_1>
<Name>VITIS_LOOP_12_1</Name>
<TripCount>1024</TripCount>
<Latency>1088</Latency>
<AbsoluteTimeLatency>10.880 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>66</PipelineDepth>
</VITIS_LOOP_12_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<DSP>4</DSP>
<AVAIL_DSP>220</AVAIL_DSP>
<UTIL_DSP>1</UTIL_DSP>
<FF>15016</FF>
<AVAIL_FF>106400</AVAIL_FF>
<UTIL_FF>14</UTIL_FF>
<LUT>20904</LUT>
<AVAIL_LUT>53200</AVAIL_LUT>
<UTIL_LUT>39</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>280</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>axi_phase</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>axi_phase</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>axi_phase</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>axi_phase</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>axi_phase</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>axi_phase</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>in_complex_data_V_TDATA</name>
<Object>in_complex_data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>in_complex_data_V_TVALID</name>
<Object>in_complex_data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>in_complex_data_V_TREADY</name>
<Object>in_complex_data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_phase_V_TDATA</name>
<Object>out_phase_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_phase_V_TVALID</name>
<Object>out_phase_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_phase_V_TREADY</name>
<Object>out_phase_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

<FIFOInformation>
</FIFOInformation>

</profile>
