$comment
	File created using the following command:
		vcd file Add_Sub_Mul_Div_Accum_Lab4.msim.vcd -direction
$end
$date
	Wed May 01 12:08:59 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Arena_32bitAccumulator_withSegmentDisplay_vlg_vec_tst $end
$var reg 1 ! Arena_Bin_32bit $end
$var reg 2 " Arena_button [1:0] $end
$var reg 1 # Arena_Cin_32bit $end
$var reg 1 $ Arena_clk $end
$var reg 16 % Arena_octalBits [15:0] $end
$var reg 1 & Arena_reset $end
$var reg 1 ' Arena_sub_add $end
$var wire 1 ( AccumOut [31] $end
$var wire 1 ) AccumOut [30] $end
$var wire 1 * AccumOut [29] $end
$var wire 1 + AccumOut [28] $end
$var wire 1 , AccumOut [27] $end
$var wire 1 - AccumOut [26] $end
$var wire 1 . AccumOut [25] $end
$var wire 1 / AccumOut [24] $end
$var wire 1 0 AccumOut [23] $end
$var wire 1 1 AccumOut [22] $end
$var wire 1 2 AccumOut [21] $end
$var wire 1 3 AccumOut [20] $end
$var wire 1 4 AccumOut [19] $end
$var wire 1 5 AccumOut [18] $end
$var wire 1 6 AccumOut [17] $end
$var wire 1 7 AccumOut [16] $end
$var wire 1 8 AccumOut [15] $end
$var wire 1 9 AccumOut [14] $end
$var wire 1 : AccumOut [13] $end
$var wire 1 ; AccumOut [12] $end
$var wire 1 < AccumOut [11] $end
$var wire 1 = AccumOut [10] $end
$var wire 1 > AccumOut [9] $end
$var wire 1 ? AccumOut [8] $end
$var wire 1 @ AccumOut [7] $end
$var wire 1 A AccumOut [6] $end
$var wire 1 B AccumOut [5] $end
$var wire 1 C AccumOut [4] $end
$var wire 1 D AccumOut [3] $end
$var wire 1 E AccumOut [2] $end
$var wire 1 F AccumOut [1] $end
$var wire 1 G AccumOut [0] $end
$var wire 1 H Arena_A [31] $end
$var wire 1 I Arena_A [30] $end
$var wire 1 J Arena_A [29] $end
$var wire 1 K Arena_A [28] $end
$var wire 1 L Arena_A [27] $end
$var wire 1 M Arena_A [26] $end
$var wire 1 N Arena_A [25] $end
$var wire 1 O Arena_A [24] $end
$var wire 1 P Arena_A [23] $end
$var wire 1 Q Arena_A [22] $end
$var wire 1 R Arena_A [21] $end
$var wire 1 S Arena_A [20] $end
$var wire 1 T Arena_A [19] $end
$var wire 1 U Arena_A [18] $end
$var wire 1 V Arena_A [17] $end
$var wire 1 W Arena_A [16] $end
$var wire 1 X Arena_A [15] $end
$var wire 1 Y Arena_A [14] $end
$var wire 1 Z Arena_A [13] $end
$var wire 1 [ Arena_A [12] $end
$var wire 1 \ Arena_A [11] $end
$var wire 1 ] Arena_A [10] $end
$var wire 1 ^ Arena_A [9] $end
$var wire 1 _ Arena_A [8] $end
$var wire 1 ` Arena_A [7] $end
$var wire 1 a Arena_A [6] $end
$var wire 1 b Arena_A [5] $end
$var wire 1 c Arena_A [4] $end
$var wire 1 d Arena_A [3] $end
$var wire 1 e Arena_A [2] $end
$var wire 1 f Arena_A [1] $end
$var wire 1 g Arena_A [0] $end
$var wire 1 h Arena_AccumOut_32bit [31] $end
$var wire 1 i Arena_AccumOut_32bit [30] $end
$var wire 1 j Arena_AccumOut_32bit [29] $end
$var wire 1 k Arena_AccumOut_32bit [28] $end
$var wire 1 l Arena_AccumOut_32bit [27] $end
$var wire 1 m Arena_AccumOut_32bit [26] $end
$var wire 1 n Arena_AccumOut_32bit [25] $end
$var wire 1 o Arena_AccumOut_32bit [24] $end
$var wire 1 p Arena_AccumOut_32bit [23] $end
$var wire 1 q Arena_AccumOut_32bit [22] $end
$var wire 1 r Arena_AccumOut_32bit [21] $end
$var wire 1 s Arena_AccumOut_32bit [20] $end
$var wire 1 t Arena_AccumOut_32bit [19] $end
$var wire 1 u Arena_AccumOut_32bit [18] $end
$var wire 1 v Arena_AccumOut_32bit [17] $end
$var wire 1 w Arena_AccumOut_32bit [16] $end
$var wire 1 x Arena_AccumOut_32bit [15] $end
$var wire 1 y Arena_AccumOut_32bit [14] $end
$var wire 1 z Arena_AccumOut_32bit [13] $end
$var wire 1 { Arena_AccumOut_32bit [12] $end
$var wire 1 | Arena_AccumOut_32bit [11] $end
$var wire 1 } Arena_AccumOut_32bit [10] $end
$var wire 1 ~ Arena_AccumOut_32bit [9] $end
$var wire 1 !! Arena_AccumOut_32bit [8] $end
$var wire 1 "! Arena_AccumOut_32bit [7] $end
$var wire 1 #! Arena_AccumOut_32bit [6] $end
$var wire 1 $! Arena_AccumOut_32bit [5] $end
$var wire 1 %! Arena_AccumOut_32bit [4] $end
$var wire 1 &! Arena_AccumOut_32bit [3] $end
$var wire 1 '! Arena_AccumOut_32bit [2] $end
$var wire 1 (! Arena_AccumOut_32bit [1] $end
$var wire 1 )! Arena_AccumOut_32bit [0] $end
$var wire 1 *! Arena_Bout_32bit $end
$var wire 1 +! Arena_Cout_32bit $end
$var wire 1 ,! Arena_segment1_A $end
$var wire 1 -! Arena_segment1_B $end
$var wire 1 .! Arena_segment1_C $end
$var wire 1 /! Arena_segment1_D $end
$var wire 1 0! Arena_segment1_E $end
$var wire 1 1! Arena_segment1_F $end
$var wire 1 2! Arena_segment1_G $end
$var wire 1 3! Arena_segment2_A $end
$var wire 1 4! Arena_segment2_B $end
$var wire 1 5! Arena_segment2_C $end
$var wire 1 6! Arena_segment2_D $end
$var wire 1 7! Arena_segment2_E $end
$var wire 1 8! Arena_segment2_F $end
$var wire 1 9! Arena_segment2_G $end
$var wire 1 :! Arena_segment3_A $end
$var wire 1 ;! Arena_segment3_B $end
$var wire 1 <! Arena_segment3_C $end
$var wire 1 =! Arena_segment3_D $end
$var wire 1 >! Arena_segment3_E $end
$var wire 1 ?! Arena_segment3_F $end
$var wire 1 @! Arena_segment3_G $end
$var wire 1 A! Arena_segment4_A $end
$var wire 1 B! Arena_segment4_B $end
$var wire 1 C! Arena_segment4_C $end
$var wire 1 D! Arena_segment4_D $end
$var wire 1 E! Arena_segment4_E $end
$var wire 1 F! Arena_segment4_F $end
$var wire 1 G! Arena_segment4_G $end
$var wire 1 H! Arena_segment5_A $end
$var wire 1 I! Arena_segment5_B $end
$var wire 1 J! Arena_segment5_C $end
$var wire 1 K! Arena_segment5_D $end
$var wire 1 L! Arena_segment5_E $end
$var wire 1 M! Arena_segment5_F $end
$var wire 1 N! Arena_segment5_G $end
$var wire 1 O! Arena_segment6_A $end
$var wire 1 P! Arena_segment6_B $end
$var wire 1 Q! Arena_segment6_C $end
$var wire 1 R! Arena_segment6_D $end
$var wire 1 S! Arena_segment6_E $end
$var wire 1 T! Arena_segment6_F $end
$var wire 1 U! Arena_segment6_G $end
$var wire 1 V! Arena_segment7_A $end
$var wire 1 W! Arena_segment7_B $end
$var wire 1 X! Arena_segment7_C $end
$var wire 1 Y! Arena_segment7_D $end
$var wire 1 Z! Arena_segment7_E $end
$var wire 1 [! Arena_segment7_F $end
$var wire 1 \! Arena_segment7_G $end
$var wire 1 ]! Arena_segment8_A $end
$var wire 1 ^! Arena_segment8_B $end
$var wire 1 _! Arena_segment8_C $end
$var wire 1 `! Arena_segment8_D $end
$var wire 1 a! Arena_segment8_E $end
$var wire 1 b! Arena_segment8_F $end
$var wire 1 c! Arena_segment8_G $end
$var wire 1 d! sampler $end
$scope module i1 $end
$var wire 1 e! gnd $end
$var wire 1 f! vcc $end
$var wire 1 g! unknown $end
$var tri1 1 h! devclrn $end
$var tri1 1 i! devpor $end
$var tri1 1 j! devoe $end
$var wire 1 k! inst|inst|Arena_Cout_32bit_vars~19_combout $end
$var wire 1 l! inst|inst|Arena_Difference_32bit~4_combout $end
$var wire 1 m! inst|inst|Arena_AccumOut_32bit~4_combout $end
$var wire 1 n! inst|inst|Arena_AccumOut_32bit~6_combout $end
$var wire 1 o! inst|inst|Arena_Difference_32bit~6_combout $end
$var wire 1 p! inst|inst|Arena_Difference_32bit~7_combout $end
$var wire 1 q! inst|inst|Arena_AccumOut_32bit~7_combout $end
$var wire 1 r! inst|inst|Arena_AccumOut_32bit~10_combout $end
$var wire 1 s! inst|inst|Arena_Difference_32bit~8_combout $end
$var wire 1 t! inst|inst|Arena_Difference_32bit~9_combout $end
$var wire 1 u! inst|inst|Arena_Difference_32bit~10_combout $end
$var wire 1 v! inst|inst|Arena_AccumOut_32bit~13_combout $end
$var wire 1 w! inst|inst|Arena_Difference_32bit~12_combout $end
$var wire 1 x! inst|inst|Arena_AccumOut_32bit~15_combout $end
$var wire 1 y! inst|inst|Arena_Difference_32bit~14_combout $end
$var wire 1 z! inst|inst|Arena_Difference_32bit~16_combout $end
$var wire 1 {! inst|inst|Arena_AccumOut_32bit~19_combout $end
$var wire 1 |! inst|inst|Arena_Difference_32bit~18_combout $end
$var wire 1 }! inst|inst|Arena_AccumOut_32bit~21_combout $end
$var wire 1 ~! inst|inst|Arena_Difference_32bit~20_combout $end
$var wire 1 !" inst|inst|Arena_AccumOut_32bit~22_combout $end
$var wire 1 "" inst|inst|Arena_Difference_32bit~24_combout $end
$var wire 1 #" inst|inst|Arena_AccumOut_32bit~26_combout $end
$var wire 1 $" inst|inst|Arena_Difference_32bit~25_combout $end
$var wire 1 %" inst|inst|Arena_AccumOut_32bit~27_combout $end
$var wire 1 &" inst|inst|Arena_Difference_32bit~26_combout $end
$var wire 1 '" inst|inst|Arena_AccumOut_32bit~28_combout $end
$var wire 1 (" inst|inst|Arena_Difference_32bit~27_combout $end
$var wire 1 )" inst|inst|Arena_AccumOut_32bit~29_combout $end
$var wire 1 *" inst|inst|Arena_Difference_32bit~28_combout $end
$var wire 1 +" inst|inst|Arena_AccumOut_32bit~31_combout $end
$var wire 1 ," inst|inst|Arena_Difference_32bit~31_combout $end
$var wire 1 -" inst|inst|Arena_AccumOut_32bit~33_combout $end
$var wire 1 ." inst|inst|Arena_Difference_32bit~32_combout $end
$var wire 1 /" inst|inst|Arena_AccumOut_32bit~34_combout $end
$var wire 1 0" inst|inst|Arena_Cout_32bit_vars~45_combout $end
$var wire 1 1" inst|inst|Arena_AccumOut_32bit~36_combout $end
$var wire 1 2" inst|inst|Arena_AccumOut_32bit~37_combout $end
$var wire 1 3" inst|inst|Arena_AccumOut_32bit~38_combout $end
$var wire 1 4" Arena_clk~combout $end
$var wire 1 5" Arena_clk~clk_delay_ctrl_clkout $end
$var wire 1 6" Arena_clk~clkctrl_outclk $end
$var wire 1 7" Arena_sub_add~combout $end
$var wire 1 8" Arena_button[1]~clk_delay_ctrl_clkout $end
$var wire 1 9" Arena_button[1]~clkctrl_outclk $end
$var wire 1 :" Arena_reset~combout $end
$var wire 1 ;" inst|inst2[18]~feeder_combout $end
$var wire 1 <" inst|inst7|$00000|auto_generated|result_node[18]~17_combout $end
$var wire 1 =" inst|inst|Arena_Difference_32bit~22_combout $end
$var wire 1 >" inst|inst|Arena_AccumOut_32bit~24_combout $end
$var wire 1 ?" inst|inst7|$00000|auto_generated|result_node[16]~19_combout $end
$var wire 1 @" Arena_button[0]~clk_delay_ctrl_clkout $end
$var wire 1 A" Arena_button[0]~clkctrl_outclk $end
$var wire 1 B" inst|inst7|$00000|auto_generated|result_node[14]~21_combout $end
$var wire 1 C" inst|inst7|$00000|auto_generated|result_node[13]~22_combout $end
$var wire 1 D" inst|inst7|$00000|auto_generated|result_node[12]~23_combout $end
$var wire 1 E" inst|inst2[10]~feeder_combout $end
$var wire 1 F" inst|inst7|$00000|auto_generated|result_node[7]~28_combout $end
$var wire 1 G" inst|inst7|$00000|auto_generated|result_node[3]~3_combout $end
$var wire 1 H" inst|inst|Arena_Bout_32bit_vars~4_combout $end
$var wire 1 I" inst|inst7|$00000|auto_generated|result_node[2]~2_combout $end
$var wire 1 J" inst|inst|Arena_Bout_32bit_vars~5_combout $end
$var wire 1 K" Arena_Bin_32bit~combout $end
$var wire 1 L" inst|inst7|$00000|auto_generated|result_node[0]~0_combout $end
$var wire 1 M" inst|inst|Arena_Bout_32bit_vars~6_combout $end
$var wire 1 N" inst|inst|Arena_Bout_32bit_vars~7_combout $end
$var wire 1 O" inst|inst|Arena_Bout_32bit_vars~8_combout $end
$var wire 1 P" inst|inst|Arena_Difference_32bit~34_combout $end
$var wire 1 Q" inst|inst7|$00000|auto_generated|result_node[4]~31_combout $end
$var wire 1 R" inst|inst|Arena_AccumOut_32bit~35_combout $end
$var wire 1 S" inst|inst|Arena_Difference_32bit~33_combout $end
$var wire 1 T" inst|inst7|$00000|auto_generated|result_node[5]~30_combout $end
$var wire 1 U" inst|inst|Arena_Bout_32bit_vars~2_combout $end
$var wire 1 V" inst|inst7|$00000|auto_generated|result_node[6]~29_combout $end
$var wire 1 W" inst|inst|Arena_Bout_32bit_vars~3_combout $end
$var wire 1 X" inst|inst|Arena_Bout_32bit_vars~9_combout $end
$var wire 1 Y" inst|inst|Arena_Bout_32bit_vars~10_combout $end
$var wire 1 Z" inst|inst|Arena_Bout_32bit_vars~11_combout $end
$var wire 1 [" inst|inst|Arena_Difference_32bit~30_combout $end
$var wire 1 \" Arena_Cin_32bit~combout $end
$var wire 1 ]" inst|inst|Arena_Cout_32bit_vars~2_combout $end
$var wire 1 ^" inst|inst|Arena_Cout_32bit_vars~3_combout $end
$var wire 1 _" inst|inst|Arena_Difference_32bit~5_combout $end
$var wire 1 `" inst|inst|Arena_AccumOut_32bit~5_combout $end
$var wire 1 a" inst|inst7|$00000|auto_generated|result_node[1]~1_combout $end
$var wire 1 b" inst|inst|Arena_Cout_32bit_vars~4_combout $end
$var wire 1 c" inst|inst|Arena_Cout_32bit_vars~5_combout $end
$var wire 1 d" inst|inst|Arena_Cout_32bit_vars~6_combout $end
$var wire 1 e" inst|inst|Arena_Cout_32bit_vars~7_combout $end
$var wire 1 f" inst|inst|Arena_Cout_32bit_vars~8_combout $end
$var wire 1 g" inst|inst|Arena_Cout_32bit_vars~46_combout $end
$var wire 1 h" inst|inst|Arena_Cout_32bit_vars~9_combout $end
$var wire 1 i" inst|inst|Arena_Cout_32bit_vars~10_combout $end
$var wire 1 j" inst|inst|Arena_Cout_32bit_vars~11_combout $end
$var wire 1 k" inst|inst|Arena_AccumOut_32bit~32_combout $end
$var wire 1 l" inst|inst7|$00000|auto_generated|result_node[8]~27_combout $end
$var wire 1 m" inst|inst|Arena_Cout_32bit_vars~13_combout $end
$var wire 1 n" inst|inst|Arena_Cout_32bit_vars~12_combout $end
$var wire 1 o" inst|inst|Arena_Cout_32bit_vars~14_combout $end
$var wire 1 p" inst|inst|Arena_AccumOut_32bit~30_combout $end
$var wire 1 q" inst|inst7|$00000|auto_generated|result_node[10]~25_combout $end
$var wire 1 r" inst|inst|Arena_Bout_32bit_vars~12_combout $end
$var wire 1 s" inst|inst|Arena_Bout_32bit_vars~13_combout $end
$var wire 1 t" inst|inst|Arena_Bout_32bit_vars~14_combout $end
$var wire 1 u" inst|inst|Arena_Bout_32bit_vars~15_combout $end
$var wire 1 v" inst|inst|Arena_Bout_32bit_vars~16_combout $end
$var wire 1 w" inst|inst|Arena_Bout_32bit_vars~17_combout $end
$var wire 1 x" inst|inst|Arena_Bout_32bit_vars~18_combout $end
$var wire 1 y" inst|inst|Arena_Difference_32bit~23_combout $end
$var wire 1 z" inst|inst7|$00000|auto_generated|result_node[11]~24_combout $end
$var wire 1 {" inst|inst|Arena_Cout_32bit_vars~15_combout $end
$var wire 1 |" inst|inst|Arena_Cout_32bit_vars~16_combout $end
$var wire 1 }" inst|inst|Arena_Cout_32bit_vars~17_combout $end
$var wire 1 ~" inst|inst|Arena_Cout_32bit_vars~18_combout $end
$var wire 1 !# inst|inst|Arena_Cout_32bit_vars~20_combout $end
$var wire 1 "# inst|inst|Arena_Cout_32bit_vars~22_combout $end
$var wire 1 ## inst|inst|Arena_Cout_32bit_vars~21_combout $end
$var wire 1 $# inst|inst|Arena_AccumOut_32bit~25_combout $end
$var wire 1 %# inst|inst7|$00000|auto_generated|result_node[15]~20_combout $end
$var wire 1 &# inst|inst|Arena_Bout_32bit_vars~19_combout $end
$var wire 1 '# inst|inst|Arena_Bout_32bit_vars~20_combout $end
$var wire 1 (# inst|inst|Arena_Difference_32bit~21_combout $end
$var wire 1 )# inst|inst|Arena_Cout_32bit_vars~23_combout $end
$var wire 1 *# inst|inst|Arena_Cout_32bit_vars~25_combout $end
$var wire 1 +# inst|inst|Arena_Cout_32bit_vars~24_combout $end
$var wire 1 ,# inst|inst|Arena_AccumOut_32bit~23_combout $end
$var wire 1 -# inst|inst7|$00000|auto_generated|result_node[17]~18_combout $end
$var wire 1 .# inst|inst|Arena_Bout_32bit_vars~21_combout $end
$var wire 1 /# inst|inst|Arena_Bout_32bit_vars~22_combout $end
$var wire 1 0# inst|inst|Arena_Difference_32bit~19_combout $end
$var wire 1 1# inst|inst7|$00000|auto_generated|result_node[19]~16_combout $end
$var wire 1 2# inst|inst|Arena_Cout_32bit_vars~26_combout $end
$var wire 1 3# inst|inst|Arena_Cout_32bit_vars~28_combout $end
$var wire 1 4# inst|inst|Arena_Cout_32bit_vars~27_combout $end
$var wire 1 5# inst|inst|Arena_Cout_32bit_vars~29_combout $end
$var wire 1 6# inst|inst|Arena_AccumOut_32bit~20_combout $end
$var wire 1 7# inst|inst7|$00000|auto_generated|result_node[20]~15_combout $end
$var wire 1 8# inst|inst|Arena_Cout_32bit_vars~31_combout $end
$var wire 1 9# inst|inst|Arena_Bout_32bit_vars~23_combout $end
$var wire 1 :# inst|inst|Arena_Bout_32bit_vars~24_combout $end
$var wire 1 ;# inst|inst|Arena_Difference_32bit~17_combout $end
$var wire 1 <# inst|inst7|$00000|auto_generated|result_node[21]~14_combout $end
$var wire 1 =# inst|inst|Arena_Cout_32bit_vars~30_combout $end
$var wire 1 ># inst|inst|Arena_Cout_32bit_vars~32_combout $end
$var wire 1 ?# inst|inst|Arena_AccumOut_32bit~18_combout $end
$var wire 1 @# inst|inst7|$00000|auto_generated|result_node[22]~13_combout $end
$var wire 1 A# inst|inst|Arena_Cout_32bit_vars~33_combout $end
$var wire 1 B# inst|inst|Arena_Cout_32bit_vars~34_combout $end
$var wire 1 C# inst|inst|Arena_AccumOut_32bit~17_combout $end
$var wire 1 D# inst|inst|Arena_Bout_32bit_vars~25_combout $end
$var wire 1 E# inst|inst|Arena_Bout_32bit_vars~26_combout $end
$var wire 1 F# inst|inst|Arena_Difference_32bit~15_combout $end
$var wire 1 G# inst|inst7|$00000|auto_generated|result_node[23]~12_combout $end
$var wire 1 H# inst|inst|Arena_Cout_32bit_vars~35_combout $end
$var wire 1 I# inst|inst|Arena_Cout_32bit_vars~36_combout $end
$var wire 1 J# inst|inst|Arena_Cout_32bit_vars~37_combout $end
$var wire 1 K# inst|inst|Arena_Cout_32bit_vars~38_combout $end
$var wire 1 L# inst|inst|Arena_AccumOut_32bit~14_combout $end
$var wire 1 M# inst|inst7|$00000|auto_generated|result_node[26]~9_combout $end
$var wire 1 N# inst|inst|Arena_AccumOut_32bit~16_combout $end
$var wire 1 O# inst|inst7|$00000|auto_generated|result_node[24]~11_combout $end
$var wire 1 P# inst|inst|Arena_Bout_32bit_vars~27_combout $end
$var wire 1 Q# inst|inst|Arena_Bout_32bit_vars~28_combout $end
$var wire 1 R# inst|inst|Arena_Difference_32bit~13_combout $end
$var wire 1 S# inst|inst7|$00000|auto_generated|result_node[25]~10_combout $end
$var wire 1 T# inst|inst|Arena_Bout_32bit_vars~29_combout $end
$var wire 1 U# inst|inst|Arena_Bout_32bit_vars~30_combout $end
$var wire 1 V# inst|inst|Arena_Difference_32bit~11_combout $end
$var wire 1 W# inst|inst7|$00000|auto_generated|result_node[27]~8_combout $end
$var wire 1 X# inst|inst|Arena_Cout_32bit_vars~40_combout $end
$var wire 1 Y# inst|inst|Arena_Cout_32bit_vars~39_combout $end
$var wire 1 Z# inst|inst|Arena_Cout_32bit_vars~41_combout $end
$var wire 1 [# inst|inst|Arena_Cout_32bit_vars~43_combout $end
$var wire 1 \# inst|inst|Arena_Cout_32bit_vars~42_combout $end
$var wire 1 ]# inst|inst|Arena_Cout_32bit_vars~44_combout $end
$var wire 1 ^# inst|inst|Arena_AccumOut_32bit~39_combout $end
$var wire 1 _# inst|inst7|$00000|auto_generated|result_node[30]~5_combout $end
$var wire 1 `# inst|inst|Arena_AccumOut_32bit~8_combout $end
$var wire 1 a# inst|inst|Arena_Bout_32bit_vars~1_combout $end
$var wire 1 b# inst|inst|Arena_AccumOut_32bit~11_combout $end
$var wire 1 c# inst|inst7|$00000|auto_generated|result_node[29]~6_combout $end
$var wire 1 d# inst|inst|Arena_AccumOut_32bit~12_combout $end
$var wire 1 e# inst|inst7|$00000|auto_generated|result_node[28]~7_combout $end
$var wire 1 f# inst|inst|Arena_Bout_32bit_vars~31_combout $end
$var wire 1 g# inst|inst|Arena_Bout_32bit_vars~32_combout $end
$var wire 1 h# inst|inst|Arena_Bout_32bit_vars~33_combout $end
$var wire 1 i# inst|inst|Arena_Difference_32bit~35_combout $end
$var wire 1 j# inst|inst|Arena_AccumOut_32bit~9_combout $end
$var wire 1 k# inst|inst7|$00000|auto_generated|result_node[31]~4_combout $end
$var wire 1 l# inst|inst|Arena_Cout_32bit~0_combout $end
$var wire 1 m# inst|inst|Arena_Cout_32bit~1_combout $end
$var wire 1 n# inst|inst|Arena_Cout_32bit~combout $end
$var wire 1 o# inst|inst5|Arena_data~combout $end
$var wire 1 p# inst|inst|Arena_Bout_32bit_vars~0_combout $end
$var wire 1 q# inst|inst|Arena_Bout_32bit~0_combout $end
$var wire 1 r# inst|inst|Arena_Bout_32bit~combout $end
$var wire 1 s# inst|inst6|Arena_data~combout $end
$var wire 1 t# inst1|Mux0~0_combout $end
$var wire 1 u# inst|inst|Arena_Difference_32bit~29_combout $end
$var wire 1 v# inst|inst7|$00000|auto_generated|result_node[9]~26_combout $end
$var wire 1 w# inst1|Mux1~0_combout $end
$var wire 1 x# inst1|Mux2~0_combout $end
$var wire 1 y# inst1|Mux3~0_combout $end
$var wire 1 z# inst1|Mux4~0_combout $end
$var wire 1 {# inst1|Mux5~0_combout $end
$var wire 1 |# inst1|Mux6~0_combout $end
$var wire 1 }# inst3|Mux0~0_combout $end
$var wire 1 ~# inst3|Mux1~0_combout $end
$var wire 1 !$ inst3|Mux2~0_combout $end
$var wire 1 "$ inst3|Mux3~0_combout $end
$var wire 1 #$ inst3|Mux4~0_combout $end
$var wire 1 $$ inst3|Mux5~0_combout $end
$var wire 1 %$ inst3|Mux6~0_combout $end
$var wire 1 &$ inst4|Mux0~0_combout $end
$var wire 1 '$ inst4|Mux2~0_combout $end
$var wire 1 ($ inst4|Mux3~0_combout $end
$var wire 1 )$ inst4|Mux4~0_combout $end
$var wire 1 *$ inst4|Mux5~0_combout $end
$var wire 1 +$ inst4|Mux6~0_combout $end
$var wire 1 ,$ inst4|Mux1~0_combout $end
$var wire 1 -$ inst5|Mux0~0_combout $end
$var wire 1 .$ inst5|Mux1~0_combout $end
$var wire 1 /$ inst5|Mux2~0_combout $end
$var wire 1 0$ inst5|Mux3~0_combout $end
$var wire 1 1$ inst5|Mux4~0_combout $end
$var wire 1 2$ inst5|Mux5~0_combout $end
$var wire 1 3$ inst5|Mux6~0_combout $end
$var wire 1 4$ inst19|Mux0~0_combout $end
$var wire 1 5$ inst19|Mux1~0_combout $end
$var wire 1 6$ inst19|Mux2~0_combout $end
$var wire 1 7$ inst19|Mux3~0_combout $end
$var wire 1 8$ inst19|Mux4~0_combout $end
$var wire 1 9$ inst19|Mux5~0_combout $end
$var wire 1 :$ inst19|Mux6~0_combout $end
$var wire 1 ;$ inst22|Mux0~0_combout $end
$var wire 1 <$ inst22|Mux1~0_combout $end
$var wire 1 =$ inst22|Mux2~0_combout $end
$var wire 1 >$ inst22|Mux3~0_combout $end
$var wire 1 ?$ inst22|Mux4~0_combout $end
$var wire 1 @$ inst22|Mux5~0_combout $end
$var wire 1 A$ inst22|Mux6~0_combout $end
$var wire 1 B$ inst30|Mux0~0_combout $end
$var wire 1 C$ inst30|Mux1~0_combout $end
$var wire 1 D$ inst30|Mux2~0_combout $end
$var wire 1 E$ inst30|Mux3~0_combout $end
$var wire 1 F$ inst30|Mux4~0_combout $end
$var wire 1 G$ inst30|Mux5~0_combout $end
$var wire 1 H$ inst30|Mux6~0_combout $end
$var wire 1 I$ inst38|Mux0~0_combout $end
$var wire 1 J$ inst38|Mux1~0_combout $end
$var wire 1 K$ inst38|Mux2~0_combout $end
$var wire 1 L$ inst38|Mux3~0_combout $end
$var wire 1 M$ inst38|Mux4~0_combout $end
$var wire 1 N$ inst38|Mux5~0_combout $end
$var wire 1 O$ inst38|Mux6~0_combout $end
$var wire 1 P$ inst|inst3 [31] $end
$var wire 1 Q$ inst|inst3 [30] $end
$var wire 1 R$ inst|inst3 [29] $end
$var wire 1 S$ inst|inst3 [28] $end
$var wire 1 T$ inst|inst3 [27] $end
$var wire 1 U$ inst|inst3 [26] $end
$var wire 1 V$ inst|inst3 [25] $end
$var wire 1 W$ inst|inst3 [24] $end
$var wire 1 X$ inst|inst3 [23] $end
$var wire 1 Y$ inst|inst3 [22] $end
$var wire 1 Z$ inst|inst3 [21] $end
$var wire 1 [$ inst|inst3 [20] $end
$var wire 1 \$ inst|inst3 [19] $end
$var wire 1 ]$ inst|inst3 [18] $end
$var wire 1 ^$ inst|inst3 [17] $end
$var wire 1 _$ inst|inst3 [16] $end
$var wire 1 `$ inst|inst3 [15] $end
$var wire 1 a$ inst|inst3 [14] $end
$var wire 1 b$ inst|inst3 [13] $end
$var wire 1 c$ inst|inst3 [12] $end
$var wire 1 d$ inst|inst3 [11] $end
$var wire 1 e$ inst|inst3 [10] $end
$var wire 1 f$ inst|inst3 [9] $end
$var wire 1 g$ inst|inst3 [8] $end
$var wire 1 h$ inst|inst3 [7] $end
$var wire 1 i$ inst|inst3 [6] $end
$var wire 1 j$ inst|inst3 [5] $end
$var wire 1 k$ inst|inst3 [4] $end
$var wire 1 l$ inst|inst3 [3] $end
$var wire 1 m$ inst|inst3 [2] $end
$var wire 1 n$ inst|inst3 [1] $end
$var wire 1 o$ inst|inst3 [0] $end
$var wire 1 p$ inst|inst2 [31] $end
$var wire 1 q$ inst|inst2 [30] $end
$var wire 1 r$ inst|inst2 [29] $end
$var wire 1 s$ inst|inst2 [28] $end
$var wire 1 t$ inst|inst2 [27] $end
$var wire 1 u$ inst|inst2 [26] $end
$var wire 1 v$ inst|inst2 [25] $end
$var wire 1 w$ inst|inst2 [24] $end
$var wire 1 x$ inst|inst2 [23] $end
$var wire 1 y$ inst|inst2 [22] $end
$var wire 1 z$ inst|inst2 [21] $end
$var wire 1 {$ inst|inst2 [20] $end
$var wire 1 |$ inst|inst2 [19] $end
$var wire 1 }$ inst|inst2 [18] $end
$var wire 1 ~$ inst|inst2 [17] $end
$var wire 1 !% inst|inst2 [16] $end
$var wire 1 "% inst|inst2 [15] $end
$var wire 1 #% inst|inst2 [14] $end
$var wire 1 $% inst|inst2 [13] $end
$var wire 1 %% inst|inst2 [12] $end
$var wire 1 &% inst|inst2 [11] $end
$var wire 1 '% inst|inst2 [10] $end
$var wire 1 (% inst|inst2 [9] $end
$var wire 1 )% inst|inst2 [8] $end
$var wire 1 *% inst|inst2 [7] $end
$var wire 1 +% inst|inst2 [6] $end
$var wire 1 ,% inst|inst2 [5] $end
$var wire 1 -% inst|inst2 [4] $end
$var wire 1 .% inst|inst2 [3] $end
$var wire 1 /% inst|inst2 [2] $end
$var wire 1 0% inst|inst2 [1] $end
$var wire 1 1% inst|inst2 [0] $end
$var wire 1 2% inst|inst|Arena_Difference_32bit [31] $end
$var wire 1 3% inst|inst|Arena_Difference_32bit [30] $end
$var wire 1 4% inst|inst|Arena_Difference_32bit [29] $end
$var wire 1 5% inst|inst|Arena_Difference_32bit [28] $end
$var wire 1 6% inst|inst|Arena_Difference_32bit [27] $end
$var wire 1 7% inst|inst|Arena_Difference_32bit [26] $end
$var wire 1 8% inst|inst|Arena_Difference_32bit [25] $end
$var wire 1 9% inst|inst|Arena_Difference_32bit [24] $end
$var wire 1 :% inst|inst|Arena_Difference_32bit [23] $end
$var wire 1 ;% inst|inst|Arena_Difference_32bit [22] $end
$var wire 1 <% inst|inst|Arena_Difference_32bit [21] $end
$var wire 1 =% inst|inst|Arena_Difference_32bit [20] $end
$var wire 1 >% inst|inst|Arena_Difference_32bit [19] $end
$var wire 1 ?% inst|inst|Arena_Difference_32bit [18] $end
$var wire 1 @% inst|inst|Arena_Difference_32bit [17] $end
$var wire 1 A% inst|inst|Arena_Difference_32bit [16] $end
$var wire 1 B% inst|inst|Arena_Difference_32bit [15] $end
$var wire 1 C% inst|inst|Arena_Difference_32bit [14] $end
$var wire 1 D% inst|inst|Arena_Difference_32bit [13] $end
$var wire 1 E% inst|inst|Arena_Difference_32bit [12] $end
$var wire 1 F% inst|inst|Arena_Difference_32bit [11] $end
$var wire 1 G% inst|inst|Arena_Difference_32bit [10] $end
$var wire 1 H% inst|inst|Arena_Difference_32bit [9] $end
$var wire 1 I% inst|inst|Arena_Difference_32bit [8] $end
$var wire 1 J% inst|inst|Arena_Difference_32bit [7] $end
$var wire 1 K% inst|inst|Arena_Difference_32bit [6] $end
$var wire 1 L% inst|inst|Arena_Difference_32bit [5] $end
$var wire 1 M% inst|inst|Arena_Difference_32bit [4] $end
$var wire 1 N% inst|inst|Arena_Difference_32bit [3] $end
$var wire 1 O% inst|inst|Arena_Difference_32bit [2] $end
$var wire 1 P% inst|inst|Arena_Difference_32bit [1] $end
$var wire 1 Q% inst|inst|Arena_Difference_32bit [0] $end
$var wire 1 R% inst|inst|Arena_AccumOut_32bit [31] $end
$var wire 1 S% inst|inst|Arena_AccumOut_32bit [30] $end
$var wire 1 T% inst|inst|Arena_AccumOut_32bit [29] $end
$var wire 1 U% inst|inst|Arena_AccumOut_32bit [28] $end
$var wire 1 V% inst|inst|Arena_AccumOut_32bit [27] $end
$var wire 1 W% inst|inst|Arena_AccumOut_32bit [26] $end
$var wire 1 X% inst|inst|Arena_AccumOut_32bit [25] $end
$var wire 1 Y% inst|inst|Arena_AccumOut_32bit [24] $end
$var wire 1 Z% inst|inst|Arena_AccumOut_32bit [23] $end
$var wire 1 [% inst|inst|Arena_AccumOut_32bit [22] $end
$var wire 1 \% inst|inst|Arena_AccumOut_32bit [21] $end
$var wire 1 ]% inst|inst|Arena_AccumOut_32bit [20] $end
$var wire 1 ^% inst|inst|Arena_AccumOut_32bit [19] $end
$var wire 1 _% inst|inst|Arena_AccumOut_32bit [18] $end
$var wire 1 `% inst|inst|Arena_AccumOut_32bit [17] $end
$var wire 1 a% inst|inst|Arena_AccumOut_32bit [16] $end
$var wire 1 b% inst|inst|Arena_AccumOut_32bit [15] $end
$var wire 1 c% inst|inst|Arena_AccumOut_32bit [14] $end
$var wire 1 d% inst|inst|Arena_AccumOut_32bit [13] $end
$var wire 1 e% inst|inst|Arena_AccumOut_32bit [12] $end
$var wire 1 f% inst|inst|Arena_AccumOut_32bit [11] $end
$var wire 1 g% inst|inst|Arena_AccumOut_32bit [10] $end
$var wire 1 h% inst|inst|Arena_AccumOut_32bit [9] $end
$var wire 1 i% inst|inst|Arena_AccumOut_32bit [8] $end
$var wire 1 j% inst|inst|Arena_AccumOut_32bit [7] $end
$var wire 1 k% inst|inst|Arena_AccumOut_32bit [6] $end
$var wire 1 l% inst|inst|Arena_AccumOut_32bit [5] $end
$var wire 1 m% inst|inst|Arena_AccumOut_32bit [4] $end
$var wire 1 n% inst|inst|Arena_AccumOut_32bit [3] $end
$var wire 1 o% inst|inst|Arena_AccumOut_32bit [2] $end
$var wire 1 p% inst|inst|Arena_AccumOut_32bit [1] $end
$var wire 1 q% inst|inst|Arena_AccumOut_32bit [0] $end
$var wire 1 r% inst2|Arena_32bitOutput [31] $end
$var wire 1 s% inst2|Arena_32bitOutput [30] $end
$var wire 1 t% inst2|Arena_32bitOutput [29] $end
$var wire 1 u% inst2|Arena_32bitOutput [28] $end
$var wire 1 v% inst2|Arena_32bitOutput [27] $end
$var wire 1 w% inst2|Arena_32bitOutput [26] $end
$var wire 1 x% inst2|Arena_32bitOutput [25] $end
$var wire 1 y% inst2|Arena_32bitOutput [24] $end
$var wire 1 z% inst2|Arena_32bitOutput [23] $end
$var wire 1 {% inst2|Arena_32bitOutput [22] $end
$var wire 1 |% inst2|Arena_32bitOutput [21] $end
$var wire 1 }% inst2|Arena_32bitOutput [20] $end
$var wire 1 ~% inst2|Arena_32bitOutput [19] $end
$var wire 1 !& inst2|Arena_32bitOutput [18] $end
$var wire 1 "& inst2|Arena_32bitOutput [17] $end
$var wire 1 #& inst2|Arena_32bitOutput [16] $end
$var wire 1 $& inst2|Arena_32bitOutput [15] $end
$var wire 1 %& inst2|Arena_32bitOutput [14] $end
$var wire 1 && inst2|Arena_32bitOutput [13] $end
$var wire 1 '& inst2|Arena_32bitOutput [12] $end
$var wire 1 (& inst2|Arena_32bitOutput [11] $end
$var wire 1 )& inst2|Arena_32bitOutput [10] $end
$var wire 1 *& inst2|Arena_32bitOutput [9] $end
$var wire 1 +& inst2|Arena_32bitOutput [8] $end
$var wire 1 ,& inst2|Arena_32bitOutput [7] $end
$var wire 1 -& inst2|Arena_32bitOutput [6] $end
$var wire 1 .& inst2|Arena_32bitOutput [5] $end
$var wire 1 /& inst2|Arena_32bitOutput [4] $end
$var wire 1 0& inst2|Arena_32bitOutput [3] $end
$var wire 1 1& inst2|Arena_32bitOutput [2] $end
$var wire 1 2& inst2|Arena_32bitOutput [1] $end
$var wire 1 3& inst2|Arena_32bitOutput [0] $end
$var wire 1 4& Arena_button~combout [1] $end
$var wire 1 5& Arena_button~combout [0] $end
$var wire 1 6& Arena_octalBits~combout [15] $end
$var wire 1 7& Arena_octalBits~combout [14] $end
$var wire 1 8& Arena_octalBits~combout [13] $end
$var wire 1 9& Arena_octalBits~combout [12] $end
$var wire 1 :& Arena_octalBits~combout [11] $end
$var wire 1 ;& Arena_octalBits~combout [10] $end
$var wire 1 <& Arena_octalBits~combout [9] $end
$var wire 1 =& Arena_octalBits~combout [8] $end
$var wire 1 >& Arena_octalBits~combout [7] $end
$var wire 1 ?& Arena_octalBits~combout [6] $end
$var wire 1 @& Arena_octalBits~combout [5] $end
$var wire 1 A& Arena_octalBits~combout [4] $end
$var wire 1 B& Arena_octalBits~combout [3] $end
$var wire 1 C& Arena_octalBits~combout [2] $end
$var wire 1 D& Arena_octalBits~combout [1] $end
$var wire 1 E& Arena_octalBits~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
b10 "
0#
0$
b10101011000010 %
1&
0'
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0g
1f
0e
0d
0c
0b
1a
1`
0_
1^
0]
1\
0[
1Z
0Y
0X
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
0)!
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
x*!
0+!
0,!
0-!
0.!
0/!
00!
01!
12!
03!
04!
05!
06!
07!
08!
19!
0:!
0;!
0<!
0=!
0>!
0?!
1@!
0A!
0B!
0C!
0D!
0E!
0F!
1G!
0H!
0I!
0J!
0K!
0L!
0M!
1N!
0O!
0P!
0Q!
0R!
0S!
0T!
1U!
0V!
0W!
0X!
0Y!
0Z!
0[!
1\!
0]!
0^!
0_!
0`!
0a!
0b!
1c!
xd!
0e!
1f!
xg!
1h!
1i!
1j!
0k!
xl!
0m!
0n!
xo!
xp!
0q!
0r!
xs!
xt!
xu!
0v!
xw!
0x!
xy!
xz!
0{!
x|!
0}!
x~!
0!"
x""
0#"
x$"
0%"
x&"
0'"
x("
0)"
x*"
0+"
x,"
0-"
x."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
18"
19"
1:"
x;"
0<"
x="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
1J"
xK"
0L"
xM"
xN"
xO"
xP"
0Q"
0R"
xS"
0T"
0U"
0V"
1W"
xX"
xY"
xZ"
x["
0\"
0]"
0^"
x_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
xr"
xs"
xt"
xu"
xv"
xw"
xx"
xy"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
x&#
x'#
x(#
0)#
0*#
0+#
0,#
0-#
x.#
x/#
x0#
01#
02#
03#
04#
05#
06#
07#
08#
x9#
x:#
x;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
xD#
xE#
xF#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
xP#
xQ#
xR#
0S#
xT#
xU#
xV#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
1a#
0b#
0c#
0d#
0e#
xf#
xg#
xh#
xi#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
xq#
xr#
xs#
0t#
xu#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0o$
0n$
0m$
0l$
0k$
0j$
0i$
0h$
0g$
0f$
0e$
0d$
0c$
0b$
0a$
0`$
0_$
0^$
0]$
0\$
0[$
0Z$
0Y$
0X$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
01%
00%
0/%
0.%
0-%
0,%
0+%
0*%
0)%
0(%
0'%
0&%
0%%
0$%
0#%
0"%
0!%
0~$
0}$
0|$
0{$
0z$
0y$
0x$
0w$
0v$
0u$
0t$
0s$
0r$
0q$
0p$
xQ%
xP%
xO%
xN%
xM%
xL%
xK%
xJ%
xI%
xH%
xG%
xF%
xE%
xD%
xC%
xB%
xA%
x@%
x?%
x>%
x=%
x<%
x;%
x:%
x9%
x8%
x7%
x6%
x5%
x4%
x3%
x2%
0q%
0p%
0o%
0n%
0m%
0l%
0k%
0j%
0i%
0h%
0g%
0f%
0e%
0d%
0c%
0b%
0a%
0`%
0_%
0^%
0]%
0\%
0[%
0Z%
0Y%
0X%
0W%
0V%
0U%
0T%
0S%
0R%
03&
12&
01&
00&
0/&
0.&
1-&
1,&
0+&
1*&
0)&
1(&
0'&
1&&
0%&
0$&
x#&
x"&
x!&
x~%
x}%
x|%
x{%
xz%
xy%
xx%
xw%
xv%
xu%
xt%
xs%
xr%
05&
14&
0E&
1D&
0C&
0B&
0A&
0@&
1?&
1>&
0=&
1<&
0;&
1:&
09&
18&
07&
06&
$end
#20000
1$
14"
0d!
15"
16"
#40000
0$
04"
1d!
05"
06"
1*%
xr$
xs$
xt$
xu$
xx$
xy$
x{$
x|$
x}$
x~$
x!%
1&%
10%
1+%
1(%
1$%
xz$
xv$
xw$
xp$
xq$
0Z"
1-"
xb#
xd#
xv!
xL#
xC#
x?#
x6#
x}!
x!"
x,#
x>"
0u"
1)"
1`"
0N"
0o!
0Y"
1/"
0s"
1+"
0w"
1%"
x{!
xx!
xN#
x`#
xa#
x^#
xr!
0r"
0["
1j%
xT%
xU%
xV%
xW%
xZ%
x[%
x]%
x^%
x_%
x`%
xa%
0v"
0&"
1f%
1p%
0O"
0p!
1,"
1k%
0t"
0*"
1h%
0x"
0""
1d%
x\%
xX%
xY%
xj#
xS%
1u#
1F"
xc#
xe#
xW#
xM#
xG#
x@#
x7#
x1#
x<"
x-#
x?"
1$"
1z"
1a"
0X"
0S"
0P"
1V"
1("
1v#
0&#
0y"
1C"
x<#
xS#
xO#
xR%
x_#
1."
0'#
xk#
0.#
0/#
09#
0:#
0D#
0E#
0P#
0Q#
0T#
0U#
0f#
0g#
0h#
0q#
#42430
b110101011000010 %
b110111011000010 %
b110110011000010 %
b110110010000010 %
b110110010010010 %
b110110010010110 %
b110110010010100 %
b110110010010101 %
1E&
0D&
1C&
1A&
0?&
0<&
1;&
17&
0d!
13&
02&
11&
1/&
0-&
0*&
1)&
1%&
1E"
1g
0f
1e
1c
0a
0^
1]
1Y
#60000
1$
14"
1d!
15"
16"
#80000
1#
0$
1\"
04"
0d!
05"
06"
1m!
1q%
1L"
x]$
x_$
1b$
1'%
1h$
1/%
00%
11%
1-%
1i$
1n$
0+%
0(%
1#%
1d$
x^$
x\$
x[$
xZ$
xY$
xX$
xU$
xW$
xV$
xT$
xQ$
xR$
xS$
xP$
1f$
x:$
x9$
x8$
x7$
x6$
x5$
x4$
x3#
x/#
x*#
x'#
13$
12$
1/$
1!#
0%"
0$"
1p"
1*"
1!$
1~#
1j"
0-"
0,"
0J"
13"
1n!
1N"
1o!
1^"
0M"
0m!
1P"
12"
1Y"
1|#
1{#
1x#
1s"
1#"
1""
1+$
1($
1}"
0)"
0("
x2#
x.#
x9#
x5#
xA$
x@$
x?$
x>$
x=$
x<$
x;$
x:#
x8#
xD#
x>#
xE#
xB#
xP#
xH#
xH$
xG$
xF$
xE$
xD$
xC$
xB$
xX#
xU#
xQ#
xJ#
xT#
xK#
xf#
xZ#
xO$
xN$
xM$
xL$
xK$
xJ$
xI$
xp#
xl#
xh#
x]#
xg#
x[#
xq#
xm#
x5
xu
x7
xw
1:
1z
1@
1"!
1A
1#!
1F
1(!
1<
1|
x6
xv
x4
xt
x3
xs
x2
xr
x1
xq
x0
xp
x-
xm
x/
xo
x.
xn
x,
xl
x)
xi
x*
xj
x+
xk
x(
xh
1>
1~
1"#
0#"
0d%
1g%
1k"
0j%
0N"
1o%
0o!
1O"
1p!
1b"
0`"
1_"
0q%
1m%
1Z"
1,"
0*"
1c%
1'"
0f%
x4#
x=#
xA#
xI#
xY#
x\#
xn#
xM!
xL!
xK!
xJ!
xI!
xH!
1F!
1C!
15!
14!
11!
1.!
1=!
xT!
xS!
xR!
xQ!
xP!
xO!
x[!
xZ!
xY!
xX!
xW!
xV!
xb!
xa!
x`!
x_!
x^!
x]!
xN!
0G!
02!
0@!
xU!
x\!
xc!
1$#
0c%
0C"
1q"
1i%
0F"
0O"
0p!
1I"
0P"
1d"
03"
0p%
0L"
1Q"
1r"
1["
1B"
1e%
0z"
xo#
1b%
0B"
1l"
1P"
1q!
0o%
0a"
0u#
1D"
x+!
1%#
1n%
0I"
1G"
#84860
b1110110010010101 %
b1100110010010101 %
b1100010010010101 %
b1100010110010101 %
b1100010110011101 %
b1100000110011101 %
b1100000111011101 %
b1100000111001101 %
1B&
0A&
1?&
1=&
0;&
0:&
08&
16&
1d!
10&
0/&
1-&
1+&
0)&
0(&
0&&
1$&
0E"
1d
0c
1a
1_
0]
0\
0Z
1X
#100000
1$
14"
0d!
15"
16"
#120000
0$
04"
1d!
05"
06"
1.%
1"%
0b$
1c$
0&%
0'%
0h$
1l$
0-%
1k$
1)%
0n$
1+%
1g$
1e$
0$%
0d$
1`$
1e"
10"
1)#
02$
11$
10$
0/$
0!#
1~"
1v"
0'"
1&"
0}"
1t"
1%$
1#$
0!$
0j"
0Z"
1-"
0,"
0{#
0x#
1X"
1S"
1m"
0b"
1`"
0_"
1o!
1i"
0Y"
0/"
0."
0+$
1*$
1)$
1n"
0:
0z
1;
1{
0@
0"!
1D
1&!
1C
1%!
0F
0(!
1?
1!!
1=
1}
0<
0|
18
1x
1f"
02"
11"
x+#
0"#
1#"
1%"
1w"
1$"
0e%
0~"
1'"
1u"
1("
0n"
0k"
0r"
0["
1j%
1Y"
1."
1o"
0+"
0d"
13"
1p%
1j"
0-"
1,"
0k%
0F!
1E!
1D!
0C!
17!
05!
01!
0.!
1?!
1>!
09!
1@!
0m%
1l%
0$#
1c%
1d%
0""
0D"
1e%
0%"
0&"
0i%
1u#
1F"
0j%
0,"
1{"
0p"
0h%
0q!
1o%
1a"
1n"
1k"
0V"
0Q"
1T"
0b%
1B"
1C"
0d%
1D"
0l"
1i%
0F"
1)"
0g%
0v#
0n%
1I"
0%#
0C"
1l"
1f%
0q"
0G"
1z"
#127290
b1100000111101101 %
b1000000111101101 %
b1000001111101101 %
b1000001111101001 %
b1000001111101011 %
b1111101011 %
b10001111101011 %
b10101111101011 %
b10101011101011 %
b10101011100011 %
b10101011110011 %
1D&
0C&
0B&
1A&
1@&
0=&
1<&
1:&
18&
07&
06&
0d!
12&
01&
00&
1/&
1.&
0+&
1*&
1(&
1&&
0%&
0$&
1f
0e
0d
1c
1b
0_
1^
1\
1Z
0Y
0X
#140000
1$
14"
1d!
15"
16"
#160000
