
C21_FlappyBird.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002730  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000a858  0800283c  0800283c  0001283c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d094  0800d094  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  0800d094  0800d094  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800d094  0800d094  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d094  0800d094  0001d094  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d098  0800d098  0001d098  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800d09c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000494  20000074  0800d110  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000508  0800d110  00020508  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f440  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000024da  00000000  00000000  0002f4dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00007092  00000000  00000000  000319b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 000009f0  00000000  00000000  00038a50  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000fc0  00000000  00000000  00039440  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00013608  00000000  00000000  0003a400  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0000896b  00000000  00000000  0004da08  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    00071010  00000000  00000000  00056373  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  000c7383  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000203c  00000000  00000000  000c7400  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000074 	.word	0x20000074
 8000128:	00000000 	.word	0x00000000
 800012c:	08002824 	.word	0x08002824

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000078 	.word	0x20000078
 8000148:	08002824 	.word	0x08002824

0800014c <print_score>:
}
//
int col_array[3];
int col_pos[3];

void print_score(uint8_t score, uint8_t pos){
 800014c:	b507      	push	{r0, r1, r2, lr}
	switch(score){
 800014e:	2809      	cmp	r0, #9
 8000150:	d80e      	bhi.n	8000170 <print_score+0x24>
 8000152:	e8df f000 	tbb	[pc, r0]
 8000156:	1005      	.short	0x1005
 8000158:	18161412 	.word	0x18161412
 800015c:	201e1c1a 	.word	0x201e1c1a
	case 0:
		ST7735_DrawImage(10, 58 + pos, 8, 8, &zero);
 8000160:	4b0e      	ldr	r3, [pc, #56]	; (800019c <print_score+0x50>)
	break;
	case 8:
		ST7735_DrawImage(10, 58 + pos, 8, 8, &eight);
	break;
	case 9:
		ST7735_DrawImage(10, 58 + pos, 8, 8, &nine);
 8000162:	9300      	str	r3, [sp, #0]
 8000164:	2308      	movs	r3, #8
 8000166:	313a      	adds	r1, #58	; 0x3a
 8000168:	461a      	mov	r2, r3
 800016a:	200a      	movs	r0, #10
 800016c:	f000 fda7 	bl	8000cbe <ST7735_DrawImage>
	break;
	}
}
 8000170:	b003      	add	sp, #12
 8000172:	f85d fb04 	ldr.w	pc, [sp], #4
		ST7735_DrawImage(10, 58 + pos, 8, 8, &one);
 8000176:	4b0a      	ldr	r3, [pc, #40]	; (80001a0 <print_score+0x54>)
 8000178:	e7f3      	b.n	8000162 <print_score+0x16>
		ST7735_DrawImage(10, 58 + pos, 8, 8, &two);
 800017a:	4b0a      	ldr	r3, [pc, #40]	; (80001a4 <print_score+0x58>)
 800017c:	e7f1      	b.n	8000162 <print_score+0x16>
		ST7735_DrawImage(10, 58 + pos, 8, 8, &three);
 800017e:	4b0a      	ldr	r3, [pc, #40]	; (80001a8 <print_score+0x5c>)
 8000180:	e7ef      	b.n	8000162 <print_score+0x16>
		ST7735_DrawImage(10, 58 + pos, 8, 8, &four);
 8000182:	4b0a      	ldr	r3, [pc, #40]	; (80001ac <print_score+0x60>)
 8000184:	e7ed      	b.n	8000162 <print_score+0x16>
		ST7735_DrawImage(10, 58 + pos, 8, 8, &five);
 8000186:	4b0a      	ldr	r3, [pc, #40]	; (80001b0 <print_score+0x64>)
 8000188:	e7eb      	b.n	8000162 <print_score+0x16>
		ST7735_DrawImage(10, 58 + pos, 8, 8, &six);
 800018a:	4b0a      	ldr	r3, [pc, #40]	; (80001b4 <print_score+0x68>)
 800018c:	e7e9      	b.n	8000162 <print_score+0x16>
		ST7735_DrawImage(10,58 + pos, 8, 8, &seven);
 800018e:	4b0a      	ldr	r3, [pc, #40]	; (80001b8 <print_score+0x6c>)
 8000190:	e7e7      	b.n	8000162 <print_score+0x16>
		ST7735_DrawImage(10, 58 + pos, 8, 8, &eight);
 8000192:	4b0a      	ldr	r3, [pc, #40]	; (80001bc <print_score+0x70>)
 8000194:	e7e5      	b.n	8000162 <print_score+0x16>
		ST7735_DrawImage(10, 58 + pos, 8, 8, &nine);
 8000196:	4b0a      	ldr	r3, [pc, #40]	; (80001c0 <print_score+0x74>)
 8000198:	e7e3      	b.n	8000162 <print_score+0x16>
 800019a:	bf00      	nop
 800019c:	0800cf8e 	.word	0x0800cf8e
 80001a0:	0800ac0e 	.word	0x0800ac0e
 80001a4:	0800cf0e 	.word	0x0800cf0e
 80001a8:	0800ce8e 	.word	0x0800ce8e
 80001ac:	08002b0e 	.word	0x08002b0e
 80001b0:	08002a8e 	.word	0x08002a8e
 80001b4:	0800ce0e 	.word	0x0800ce0e
 80001b8:	0800cd8e 	.word	0x0800cd8e
 80001bc:	08002a0e 	.word	0x08002a0e
 80001c0:	0800ab8e 	.word	0x0800ab8e

080001c4 <draw_bird>:
	if(score > 10){

	}

}
void draw_bird(uint16_t x, uint16_t y, const uint16_t* bird){
 80001c4:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint16_t buffer[15][15];
	if(x<128){
 80001c6:	287f      	cmp	r0, #127	; 0x7f
void draw_bird(uint16_t x, uint16_t y, const uint16_t* bird){
 80001c8:	b0f5      	sub	sp, #468	; 0x1d4
 80001ca:	ac03      	add	r4, sp, #12
	if(x<128){
 80001cc:	d81c      	bhi.n	8000208 <draw_bird+0x44>
 80001ce:	4621      	mov	r1, r4


			}

			if( 6<j || j< 10){
			                            if(buffer[i][j] == 0xFFFF){
 80001d0:	f64f 77ff 	movw	r7, #65535	; 0xffff
 80001d4:	4b11      	ldr	r3, [pc, #68]	; (800021c <draw_bird+0x58>)
 80001d6:	f502 76e1 	add.w	r6, r2, #450	; 0x1c2
 80001da:	eb03 0040 	add.w	r0, r3, r0, lsl #1
		for(int j = 0; j < 15; j++){
 80001de:	2300      	movs	r3, #0
			buffer[i][j] = bird[i*15 + j] ;
 80001e0:	f832 5013 	ldrh.w	r5, [r2, r3, lsl #1]
			                            if(buffer[i][j] == 0xFFFF){
 80001e4:	42bd      	cmp	r5, r7
			buffer[i][j] = bird[i*15 + j] ;
 80001e6:	f821 5013 	strh.w	r5, [r1, r3, lsl #1]
			                                  buffer[i][j] = ground[i][j+x];
 80001ea:	bf04      	itt	eq
 80001ec:	f830 5013 	ldrheq.w	r5, [r0, r3, lsl #1]
 80001f0:	f821 5013 	strheq.w	r5, [r1, r3, lsl #1]
		for(int j = 0; j < 15; j++){
 80001f4:	3301      	adds	r3, #1
 80001f6:	2b0f      	cmp	r3, #15
 80001f8:	d1f2      	bne.n	80001e0 <draw_bird+0x1c>
 80001fa:	321e      	adds	r2, #30
	for(int i = 0; i < 15; i++){
 80001fc:	42b2      	cmp	r2, r6
 80001fe:	f500 7080 	add.w	r0, r0, #256	; 0x100
 8000202:	f101 011e 	add.w	r1, r1, #30
 8000206:	d1ea      	bne.n	80001de <draw_bird+0x1a>
			            			}

			}
	}
	}
	ST7735_DrawImage(i, 0, 15, 15, &buffer);
 8000208:	4b05      	ldr	r3, [pc, #20]	; (8000220 <draw_bird+0x5c>)
 800020a:	2100      	movs	r1, #0
 800020c:	8818      	ldrh	r0, [r3, #0]
 800020e:	230f      	movs	r3, #15
 8000210:	9400      	str	r4, [sp, #0]
 8000212:	461a      	mov	r2, r3
 8000214:	f000 fd53 	bl	8000cbe <ST7735_DrawImage>
}
 8000218:	b075      	add	sp, #468	; 0x1d4
 800021a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800021c:	08002b8e 	.word	0x08002b8e
 8000220:	20000090 	.word	0x20000090

08000224 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000224:	b510      	push	{r4, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000226:	2414      	movs	r4, #20
{
 8000228:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800022a:	4622      	mov	r2, r4
 800022c:	2100      	movs	r1, #0
 800022e:	a808      	add	r0, sp, #32
 8000230:	f002 f9d2 	bl	80025d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000234:	4622      	mov	r2, r4
 8000236:	2100      	movs	r1, #0
 8000238:	a801      	add	r0, sp, #4
 800023a:	f002 f9cd 	bl	80025d8 <memset>
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800023e:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000240:	2201      	movs	r2, #1
 8000242:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000246:	e9cd 2306 	strd	r2, r3, [sp, #24]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800024a:	e9cd 430d 	strd	r4, r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800024e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000252:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000254:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000256:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000258:	f001 faa4 	bl	80017a4 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800025c:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800025e:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000262:	e9cd 3401 	strd	r3, r4, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000266:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000268:	4621      	mov	r1, r4
 800026a:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800026c:	e9cd 3203 	strd	r3, r2, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000270:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000272:	f001 fc6f 	bl	8001b54 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8000276:	b010      	add	sp, #64	; 0x40
 8000278:	bd10      	pop	{r4, pc}
	...

0800027c <main>:
{
 800027c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000280:	f04f 0810 	mov.w	r8, #16
{
 8000284:	b097      	sub	sp, #92	; 0x5c

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000286:	4dce      	ldr	r5, [pc, #824]	; (80005c0 <main+0x344>)
  HAL_Init();
 8000288:	f001 f82a 	bl	80012e0 <HAL_Init>
  SystemClock_Config();
 800028c:	f7ff ffca 	bl	8000224 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000290:	4642      	mov	r2, r8
 8000292:	2100      	movs	r1, #0
 8000294:	a80f      	add	r0, sp, #60	; 0x3c
 8000296:	f002 f99f 	bl	80025d8 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800029a:	69ab      	ldr	r3, [r5, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_12|SD_CS_Pin, GPIO_PIN_RESET);
 800029c:	2200      	movs	r2, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800029e:	ea43 0308 	orr.w	r3, r3, r8
 80002a2:	61ab      	str	r3, [r5, #24]
 80002a4:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_12|SD_CS_Pin, GPIO_PIN_RESET);
 80002a6:	f241 4182 	movw	r1, #5250	; 0x1482
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002aa:	ea03 0308 	and.w	r3, r3, r8
 80002ae:	9305      	str	r3, [sp, #20]
 80002b0:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80002b2:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_12|SD_CS_Pin, GPIO_PIN_RESET);
 80002b4:	48c3      	ldr	r0, [pc, #780]	; (80005c4 <main+0x348>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80002b6:	f043 0320 	orr.w	r3, r3, #32
 80002ba:	61ab      	str	r3, [r5, #24]
 80002bc:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002be:	2400      	movs	r4, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80002c0:	f003 0320 	and.w	r3, r3, #32
 80002c4:	9306      	str	r3, [sp, #24]
 80002c6:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002c8:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  /*Configure GPIO pins : PA0 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 80002ca:	2609      	movs	r6, #9
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002cc:	f043 0304 	orr.w	r3, r3, #4
 80002d0:	61ab      	str	r3, [r5, #24]
 80002d2:	69ab      	ldr	r3, [r5, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80002d4:	4fbc      	ldr	r7, [pc, #752]	; (80005c8 <main+0x34c>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002d6:	f003 0304 	and.w	r3, r3, #4
 80002da:	9307      	str	r3, [sp, #28]
 80002dc:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002de:	69ab      	ldr	r3, [r5, #24]

  /*Configure GPIO pins : PB1 PB10 PB12 SD_CS_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_12|SD_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002e0:	f04f 0902 	mov.w	r9, #2
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002e4:	f043 0308 	orr.w	r3, r3, #8
 80002e8:	61ab      	str	r3, [r5, #24]
 80002ea:	69ab      	ldr	r3, [r5, #24]
  htim1.Init.Period = 12500;
 80002ec:	f243 0ad4 	movw	sl, #12500	; 0x30d4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002f0:	f003 0308 	and.w	r3, r3, #8
 80002f4:	9308      	str	r3, [sp, #32]
 80002f6:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_12|SD_CS_Pin, GPIO_PIN_RESET);
 80002f8:	f001 fa3c 	bl	8001774 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 80002fc:	2200      	movs	r2, #0
 80002fe:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8000302:	48b2      	ldr	r0, [pc, #712]	; (80005cc <main+0x350>)
 8000304:	f001 fa36 	bl	8001774 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000308:	f44f 4360 	mov.w	r3, #57344	; 0xe000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800030c:	a90f      	add	r1, sp, #60	; 0x3c
 800030e:	48b0      	ldr	r0, [pc, #704]	; (80005d0 <main+0x354>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000310:	e9cd 370f 	strd	r3, r7, [sp, #60]	; 0x3c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000314:	9411      	str	r4, [sp, #68]	; 0x44
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000316:	f001 f947 	bl	80015a8 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800031a:	e9cd 670f 	strd	r6, r7, [sp, #60]	; 0x3c
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800031e:	2701      	movs	r7, #1
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000320:	a90f      	add	r1, sp, #60	; 0x3c
 8000322:	48aa      	ldr	r0, [pc, #680]	; (80005cc <main+0x350>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000324:	9711      	str	r7, [sp, #68]	; 0x44
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000326:	f001 f93f 	bl	80015a8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_12|SD_CS_Pin;
 800032a:	f241 4382 	movw	r3, #5250	; 0x1482
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800032e:	a90f      	add	r1, sp, #60	; 0x3c
 8000330:	48a4      	ldr	r0, [pc, #656]	; (80005c4 <main+0x348>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000332:	e9cd 370f 	strd	r3, r7, [sp, #60]	; 0x3c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000336:	9411      	str	r4, [sp, #68]	; 0x44
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000338:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800033c:	f001 f934 	bl	80015a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8000340:	f44f 63e0 	mov.w	r3, #1792	; 0x700
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000344:	a90f      	add	r1, sp, #60	; 0x3c
 8000346:	48a1      	ldr	r0, [pc, #644]	; (80005cc <main+0x350>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000348:	e9cd 370f 	strd	r3, r7, [sp, #60]	; 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800034c:	e9cd 4911 	strd	r4, r9, [sp, #68]	; 0x44
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000350:	f001 f92a 	bl	80015a8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000354:	4622      	mov	r2, r4
 8000356:	4621      	mov	r1, r4
 8000358:	2006      	movs	r0, #6
 800035a:	f001 f809 	bl	8001370 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800035e:	2006      	movs	r0, #6
 8000360:	f001 f83a 	bl	80013d8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8000364:	4622      	mov	r2, r4
 8000366:	4621      	mov	r1, r4
 8000368:	4630      	mov	r0, r6
 800036a:	f001 f801 	bl	8001370 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800036e:	4630      	mov	r0, r6
 8000370:	f001 f832 	bl	80013d8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000374:	4622      	mov	r2, r4
 8000376:	4621      	mov	r1, r4
 8000378:	2028      	movs	r0, #40	; 0x28
 800037a:	f000 fff9 	bl	8001370 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800037e:	2028      	movs	r0, #40	; 0x28
 8000380:	f001 f82a 	bl	80013d8 <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000384:	696b      	ldr	r3, [r5, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000386:	f44f 7600 	mov.w	r6, #512	; 0x200
  __HAL_RCC_DMA1_CLK_ENABLE();
 800038a:	433b      	orrs	r3, r7
 800038c:	616b      	str	r3, [r5, #20]
 800038e:	696b      	ldr	r3, [r5, #20]
  hspi1.Init.CRCPolynomial = 10;
 8000390:	250a      	movs	r5, #10
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000392:	403b      	ands	r3, r7
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000394:	f44f 7782 	mov.w	r7, #260	; 0x104
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000398:	4622      	mov	r2, r4
 800039a:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 800039c:	9304      	str	r3, [sp, #16]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800039e:	200c      	movs	r0, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 80003a0:	9b04      	ldr	r3, [sp, #16]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80003a2:	f000 ffe5 	bl	8001370 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80003a6:	200c      	movs	r0, #12
 80003a8:	f001 f816 	bl	80013d8 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80003ac:	4622      	mov	r2, r4
 80003ae:	4621      	mov	r1, r4
 80003b0:	200d      	movs	r0, #13
 80003b2:	f000 ffdd 	bl	8001370 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80003b6:	200d      	movs	r0, #13
 80003b8:	f001 f80e 	bl	80013d8 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80003bc:	4622      	mov	r2, r4
 80003be:	4621      	mov	r1, r4
 80003c0:	200f      	movs	r0, #15
 80003c2:	f000 ffd5 	bl	8001370 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80003c6:	200f      	movs	r0, #15
 80003c8:	f001 f806 	bl	80013d8 <HAL_NVIC_EnableIRQ>
  hspi1.Instance = SPI1;
 80003cc:	4881      	ldr	r0, [pc, #516]	; (80005d4 <main+0x358>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80003ce:	4b82      	ldr	r3, [pc, #520]	; (80005d8 <main+0x35c>)
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80003d0:	e9c0 6806 	strd	r6, r8, [r0, #24]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80003d4:	e9c0 3700 	strd	r3, r7, [r0]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80003d8:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80003dc:	e9c0 4404 	strd	r4, r4, [r0, #16]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80003e0:	e9c0 4408 	strd	r4, r4, [r0, #32]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80003e4:	6284      	str	r4, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80003e6:	62c5      	str	r5, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80003e8:	f001 fc99 	bl	8001d1e <HAL_SPI_Init>
  hspi2.Instance = SPI2;
 80003ec:	487b      	ldr	r0, [pc, #492]	; (80005dc <main+0x360>)
 80003ee:	4b7c      	ldr	r3, [pc, #496]	; (80005e0 <main+0x364>)
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80003f0:	e9c0 6406 	strd	r6, r4, [r0, #24]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80003f4:	e9c0 3700 	strd	r3, r7, [r0]
  hspi2.Init.CRCPolynomial = 10;
 80003f8:	e9c0 450a 	strd	r4, r5, [r0, #40]	; 0x28
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80003fc:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000400:	e9c0 4404 	strd	r4, r4, [r0, #16]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000404:	e9c0 4408 	strd	r4, r4, [r0, #32]
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000408:	f001 fc89 	bl	8001d1e <HAL_SPI_Init>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800040c:	4642      	mov	r2, r8
 800040e:	4621      	mov	r1, r4
 8000410:	a80b      	add	r0, sp, #44	; 0x2c
 8000412:	f002 f8e1 	bl	80025d8 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000416:	221c      	movs	r2, #28
 8000418:	4621      	mov	r1, r4
 800041a:	a80f      	add	r0, sp, #60	; 0x3c
  htim2.Init.Prescaler = 71;
 800041c:	2747      	movs	r7, #71	; 0x47
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800041e:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000422:	f002 f8d9 	bl	80025d8 <memset>
  htim2.Init.Prescaler = 71;
 8000426:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  htim2.Instance = TIM2;
 800042a:	4d6e      	ldr	r5, [pc, #440]	; (80005e4 <main+0x368>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800042c:	f44f 5980 	mov.w	r9, #4096	; 0x1000
  htim2.Init.Prescaler = 71;
 8000430:	e9c5 3700 	strd	r3, r7, [r5]
  htim2.Init.Period = 1632;
 8000434:	f44f 63cc 	mov.w	r3, #1632	; 0x660
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000438:	4628      	mov	r0, r5
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800043a:	e9c5 3403 	strd	r3, r4, [r5, #12]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800043e:	60ac      	str	r4, [r5, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000440:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000442:	f001 fedb 	bl	80021fc <HAL_TIM_Base_Init>
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000446:	a90b      	add	r1, sp, #44	; 0x2c
 8000448:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800044a:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800044e:	f001 ffa1 	bl	8002394 <HAL_TIM_ConfigClockSource>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000452:	4628      	mov	r0, r5
 8000454:	f001 feec 	bl	8002230 <HAL_TIM_PWM_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000458:	a909      	add	r1, sp, #36	; 0x24
 800045a:	4628      	mov	r0, r5
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800045c:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000460:	f002 f858 	bl	8002514 <HAL_TIMEx_MasterConfigSynchronization>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000464:	2360      	movs	r3, #96	; 0x60
  htim1.Init.Prescaler = 719;
 8000466:	f240 2bcf 	movw	fp, #719	; 0x2cf
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800046a:	220c      	movs	r2, #12
 800046c:	a90f      	add	r1, sp, #60	; 0x3c
 800046e:	4628      	mov	r0, r5
  sConfigOC.Pulse = 0;
 8000470:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000474:	9411      	str	r4, [sp, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000476:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000478:	f001 ff20 	bl	80022bc <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_MspPostInit(&htim2);
 800047c:	4628      	mov	r0, r5
  htim1.Instance = TIM1;
 800047e:	4e5a      	ldr	r6, [pc, #360]	; (80005e8 <main+0x36c>)
  HAL_TIM_MspPostInit(&htim2);
 8000480:	f000 fd9e 	bl	8000fc0 <HAL_TIM_MspPostInit>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000484:	4642      	mov	r2, r8
 8000486:	4621      	mov	r1, r4
 8000488:	a80f      	add	r0, sp, #60	; 0x3c
 800048a:	f002 f8a5 	bl	80025d8 <memset>
  htim1.Init.Prescaler = 719;
 800048e:	4b57      	ldr	r3, [pc, #348]	; (80005ec <main+0x370>)
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000490:	4630      	mov	r0, r6
  htim1.Init.Prescaler = 719;
 8000492:	e9c6 3b00 	strd	r3, fp, [r6]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000496:	e9c6 a403 	strd	sl, r4, [r6, #12]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800049a:	60b4      	str	r4, [r6, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800049c:	e9c6 4405 	strd	r4, r4, [r6, #20]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80004a0:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80004a4:	f001 feaa 	bl	80021fc <HAL_TIM_Base_Init>
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80004a8:	a90f      	add	r1, sp, #60	; 0x3c
 80004aa:	4630      	mov	r0, r6
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80004ac:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80004b0:	f001 ff70 	bl	8002394 <HAL_TIM_ConfigClockSource>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80004b4:	a90b      	add	r1, sp, #44	; 0x2c
 80004b6:	4630      	mov	r0, r6
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004b8:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80004bc:	f002 f82a 	bl	8002514 <HAL_TIMEx_MasterConfigSynchronization>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80004c0:	4642      	mov	r2, r8
 80004c2:	4621      	mov	r1, r4
 80004c4:	a80f      	add	r0, sp, #60	; 0x3c
 80004c6:	f002 f887 	bl	80025d8 <memset>
  htim4.Instance = TIM4;
 80004ca:	4e49      	ldr	r6, [pc, #292]	; (80005f0 <main+0x374>)
 80004cc:	4b49      	ldr	r3, [pc, #292]	; (80005f4 <main+0x378>)
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80004ce:	4630      	mov	r0, r6
  htim4.Init.Prescaler = 71;
 80004d0:	e9c6 3700 	strd	r3, r7, [r6]
  htim4.Init.Period = 2000;
 80004d4:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004d8:	60b4      	str	r4, [r6, #8]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004da:	e9c6 3403 	strd	r3, r4, [r6, #12]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80004de:	61b4      	str	r4, [r6, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80004e0:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80004e4:	f001 fe8a 	bl	80021fc <HAL_TIM_Base_Init>
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80004e8:	a90f      	add	r1, sp, #60	; 0x3c
 80004ea:	4630      	mov	r0, r6
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80004ec:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80004f0:	f001 ff50 	bl	8002394 <HAL_TIM_ConfigClockSource>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80004f4:	a90b      	add	r1, sp, #44	; 0x2c
 80004f6:	4630      	mov	r0, r6
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004f8:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
  htim3.Instance = TIM3;
 80004fc:	4e3e      	ldr	r6, [pc, #248]	; (80005f8 <main+0x37c>)
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80004fe:	f002 f809 	bl	8002514 <HAL_TIMEx_MasterConfigSynchronization>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000502:	4642      	mov	r2, r8
 8000504:	4621      	mov	r1, r4
 8000506:	a80f      	add	r0, sp, #60	; 0x3c
 8000508:	f002 f866 	bl	80025d8 <memset>
  htim3.Instance = TIM3;
 800050c:	4b3b      	ldr	r3, [pc, #236]	; (80005fc <main+0x380>)
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800050e:	4630      	mov	r0, r6
  htim3.Init.Prescaler = 719;
 8000510:	e9c6 3b00 	strd	r3, fp, [r6]
  htim3.Init.Period = 12500;
 8000514:	e9c6 4a02 	strd	r4, sl, [r6, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000518:	6134      	str	r4, [r6, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800051a:	61b4      	str	r4, [r6, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800051c:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000520:	f001 fe6c 	bl	80021fc <HAL_TIM_Base_Init>
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000524:	a90f      	add	r1, sp, #60	; 0x3c
 8000526:	4630      	mov	r0, r6
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000528:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800052c:	f001 ff32 	bl	8002394 <HAL_TIM_ConfigClockSource>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000530:	a90b      	add	r1, sp, #44	; 0x2c
 8000532:	4630      	mov	r0, r6
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000534:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000538:	f001 ffec 	bl	8002514 <HAL_TIMEx_MasterConfigSynchronization>
  HAL_TIM_Base_Start(&htim3);
 800053c:	4630      	mov	r0, r6
 800053e:	f001 fd47 	bl	8001fd0 <HAL_TIM_Base_Start>
  ST7735_Init();
 8000542:	f000 fb87 	bl	8000c54 <ST7735_Init>
  ST7735_DrawImage(0, 0, 128, 128, &ground);
 8000546:	2380      	movs	r3, #128	; 0x80
 8000548:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 8000600 <main+0x384>
 800054c:	461a      	mov	r2, r3
 800054e:	4621      	mov	r1, r4
 8000550:	4620      	mov	r0, r4
 8000552:	f8cd 8000 	str.w	r8, [sp]
 8000556:	f000 fbb2 	bl	8000cbe <ST7735_DrawImage>
   srand(seed);
 800055a:	4620      	mov	r0, r4
 800055c:	f002 f8f8 	bl	8002750 <srand>
        num = (rand() % (upper - lower + 1)) + lower;
 8000560:	f002 f91a 	bl	8002798 <rand>
 8000564:	fb90 f3f7 	sdiv	r3, r0, r7
 8000568:	fb03 0017 	mls	r0, r3, r7, r0
  col_array[0] = printRandoms(30, 100);
 800056c:	f8df 9094 	ldr.w	r9, [pc, #148]	; 8000604 <main+0x388>
        num = (rand() % (upper - lower + 1)) + lower;
 8000570:	301e      	adds	r0, #30
  col_array[0] = printRandoms(30, 100);
 8000572:	f8c9 0000 	str.w	r0, [r9]
        num = (rand() % (upper - lower + 1)) + lower;
 8000576:	f002 f90f 	bl	8002798 <rand>
 800057a:	fb90 f3f7 	sdiv	r3, r0, r7
 800057e:	fb03 0017 	mls	r0, r3, r7, r0
  col_pos[0] = 128;
 8000582:	2780      	movs	r7, #128	; 0x80
 8000584:	f8df a080 	ldr.w	sl, [pc, #128]	; 8000608 <main+0x38c>
        num = (rand() % (upper - lower + 1)) + lower;
 8000588:	301e      	adds	r0, #30
  col_array[1] = printRandoms(30, 100);
 800058a:	f8c9 0004 	str.w	r0, [r9, #4]
  HAL_TIM_Base_Start_IT(&htim3);
 800058e:	4630      	mov	r0, r6
  volatile uint8_t at_the_end = 0;
 8000590:	f88d 402c 	strb.w	r4, [sp, #44]	; 0x2c
  col_pos[1] = 128;
 8000594:	e9ca 7700 	strd	r7, r7, [sl]
  volatile uint8_t score = 0;
 8000598:	f88d 403c 	strb.w	r4, [sp, #60]	; 0x3c
  col_pos[2] = 128;
 800059c:	f8ca 7008 	str.w	r7, [sl, #8]
  HAL_TIM_Base_Start_IT(&htim3);
 80005a0:	f001 fd28 	bl	8001ff4 <HAL_TIM_Base_Start_IT>
   HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_4);
 80005a4:	4628      	mov	r0, r5
 80005a6:	210c      	movs	r1, #12
 80005a8:	f001 ffb2 	bl	8002510 <HAL_TIM_PWM_Start>
   __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 100);
 80005ac:	2264      	movs	r2, #100	; 0x64
 80005ae:	682b      	ldr	r3, [r5, #0]
   __HAL_TIM_SET_AUTORELOAD(&htim2,0);
 80005b0:	60ec      	str	r4, [r5, #12]
   __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 100);
 80005b2:	641a      	str	r2, [r3, #64]	; 0x40
  uint8_t game_over = 0;
 80005b4:	9403      	str	r4, [sp, #12]
   __HAL_TIM_SET_AUTORELOAD(&htim2,0);
 80005b6:	62dc      	str	r4, [r3, #44]	; 0x2c
 80005b8:	464d      	mov	r5, r9
				  ptr[a*128 + b] = ground[col_pos[0] +a][b];
 80005ba:	4656      	mov	r6, sl
 80005bc:	4654      	mov	r4, sl
 80005be:	e025      	b.n	800060c <main+0x390>
 80005c0:	40021000 	.word	0x40021000
 80005c4:	40010c00 	.word	0x40010c00
 80005c8:	10110000 	.word	0x10110000
 80005cc:	40010800 	.word	0x40010800
 80005d0:	40011000 	.word	0x40011000
 80005d4:	20000398 	.word	0x20000398
 80005d8:	40013000 	.word	0x40013000
 80005dc:	200000a4 	.word	0x200000a4
 80005e0:	40003800 	.word	0x40003800
 80005e4:	200003f0 	.word	0x200003f0
 80005e8:	20000358 	.word	0x20000358
 80005ec:	40012c00 	.word	0x40012c00
 80005f0:	200000fc 	.word	0x200000fc
 80005f4:	40000800 	.word	0x40000800
 80005f8:	2000013c 	.word	0x2000013c
 80005fc:	40000400 	.word	0x40000400
 8000600:	08002b8e 	.word	0x08002b8e
 8000604:	2000017c 	.word	0x2000017c
 8000608:	2000034c 	.word	0x2000034c
	  while(!game_over){
 800060c:	9b03      	ldr	r3, [sp, #12]
 800060e:	2b00      	cmp	r3, #0
 8000610:	d1fc      	bne.n	800060c <main+0x390>
		  ptr = (uint16_t *) calloc(1280, sizeof(uint16_t));
 8000612:	2102      	movs	r1, #2
 8000614:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8000618:	f001 ff9c 	bl	8002554 <calloc>
 800061c:	6832      	ldr	r2, [r6, #0]
 800061e:	4683      	mov	fp, r0
 8000620:	4601      	mov	r1, r0
 8000622:	eb08 2202 	add.w	r2, r8, r2, lsl #8
 8000626:	f500 6020 	add.w	r0, r0, #2560	; 0xa00
			  for(int b = 0; b < 128; b++){
 800062a:	2300      	movs	r3, #0
				  ptr[a*128 + b] = ground[col_pos[0] +a][b];
 800062c:	f832 c013 	ldrh.w	ip, [r2, r3, lsl #1]
 8000630:	f821 c013 	strh.w	ip, [r1, r3, lsl #1]
			  for(int b = 0; b < 128; b++){
 8000634:	3301      	adds	r3, #1
 8000636:	2b80      	cmp	r3, #128	; 0x80
 8000638:	d1f8      	bne.n	800062c <main+0x3b0>
 800063a:	f501 7180 	add.w	r1, r1, #256	; 0x100
		  for(int a = 0; a < 10; a++){
 800063e:	4281      	cmp	r1, r0
 8000640:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8000644:	d1f1      	bne.n	800062a <main+0x3ae>
		  ptr1 = (uint16_t *) calloc(1280, sizeof(uint16_t));
 8000646:	2102      	movs	r1, #2
 8000648:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 800064c:	f001 ff82 	bl	8002554 <calloc>
 8000650:	6862      	ldr	r2, [r4, #4]
 8000652:	4682      	mov	sl, r0
 8000654:	4601      	mov	r1, r0
 8000656:	eb08 2202 	add.w	r2, r8, r2, lsl #8
 800065a:	f500 6020 	add.w	r0, r0, #2560	; 0xa00
					  for(int b = 0; b < 128; b++){
 800065e:	2300      	movs	r3, #0
						  ptr1[a*128 + b] = ground[col_pos[1] +a][b];
 8000660:	f832 c013 	ldrh.w	ip, [r2, r3, lsl #1]
 8000664:	f821 c013 	strh.w	ip, [r1, r3, lsl #1]
					  for(int b = 0; b < 128; b++){
 8000668:	3301      	adds	r3, #1
 800066a:	2b80      	cmp	r3, #128	; 0x80
 800066c:	d1f8      	bne.n	8000660 <main+0x3e4>
 800066e:	f501 7180 	add.w	r1, r1, #256	; 0x100
				  for(int a = 0; a < 10; a++){
 8000672:	4281      	cmp	r1, r0
 8000674:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8000678:	d1f1      	bne.n	800065e <main+0x3e2>
				  ptr2 = (uint16_t *) calloc(1280, sizeof(uint16_t));
 800067a:	2102      	movs	r1, #2
 800067c:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8000680:	f001 ff68 	bl	8002554 <calloc>
 8000684:	4602      	mov	r2, r0
 8000686:	68a3      	ldr	r3, [r4, #8]
 8000688:	9002      	str	r0, [sp, #8]
 800068a:	eb08 2303 	add.w	r3, r8, r3, lsl #8
 800068e:	f500 6120 	add.w	r1, r0, #2560	; 0xa00
				 			  for(int b = 0; b < 128; b++){
 8000692:	f04f 0900 	mov.w	r9, #0
				 				  ptr2[a*128 + b] = ground[col_pos[2] +a][b];
 8000696:	f833 0019 	ldrh.w	r0, [r3, r9, lsl #1]
 800069a:	f822 0019 	strh.w	r0, [r2, r9, lsl #1]
				 			  for(int b = 0; b < 128; b++){
 800069e:	f109 0901 	add.w	r9, r9, #1
 80006a2:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
 80006a6:	d1f6      	bne.n	8000696 <main+0x41a>
 80006a8:	f502 7280 	add.w	r2, r2, #256	; 0x100
				 		  for(int a = 0; a < 10; a++){
 80006ac:	428a      	cmp	r2, r1
 80006ae:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80006b2:	d1ee      	bne.n	8000692 <main+0x416>
			  buffer[a][b] = ground[a][b + i];
 80006b4:	4bb5      	ldr	r3, [pc, #724]	; (800098c <main+0x710>)
 80006b6:	49b6      	ldr	r1, [pc, #728]	; (8000990 <main+0x714>)
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	f501 7ce1 	add.w	ip, r1, #450	; 0x1c2
 80006be:	eb08 0043 	add.w	r0, r8, r3, lsl #1
		  for(int b = 0; b < 15; b++){
 80006c2:	2200      	movs	r2, #0
			  buffer[a][b] = ground[a][b + i];
 80006c4:	f830 e012 	ldrh.w	lr, [r0, r2, lsl #1]
 80006c8:	f821 e012 	strh.w	lr, [r1, r2, lsl #1]
		  for(int b = 0; b < 15; b++){
 80006cc:	3201      	adds	r2, #1
 80006ce:	2a0f      	cmp	r2, #15
 80006d0:	d1f8      	bne.n	80006c4 <main+0x448>
 80006d2:	311e      	adds	r1, #30
	  for(int a = 0; a < 15; a++){
 80006d4:	4561      	cmp	r1, ip
 80006d6:	f500 7080 	add.w	r0, r0, #256	; 0x100
 80006da:	d1f2      	bne.n	80006c2 <main+0x446>
      if(i < 108){
 80006dc:	2b6b      	cmp	r3, #107	; 0x6b
 80006de:	dc55      	bgt.n	800078c <main+0x510>
    	  i+=3;
 80006e0:	4aaa      	ldr	r2, [pc, #680]	; (800098c <main+0x710>)
 80006e2:	3303      	adds	r3, #3
 80006e4:	6013      	str	r3, [r2, #0]
      if(col_pos[0] > 0){
 80006e6:	6823      	ldr	r3, [r4, #0]
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	dd5a      	ble.n	80007a2 <main+0x526>
    	  if((col_pos[0] == 128)){
 80006ec:	2b80      	cmp	r3, #128	; 0x80
 80006ee:	d10f      	bne.n	8000710 <main+0x494>
    		  if(at_the_end == 1){
 80006f0:	f89d 102c 	ldrb.w	r1, [sp, #44]	; 0x2c
 80006f4:	b2c9      	uxtb	r1, r1
 80006f6:	2901      	cmp	r1, #1
 80006f8:	d10a      	bne.n	8000710 <main+0x494>
    		  score++;
 80006fa:	f89d 203c 	ldrb.w	r2, [sp, #60]	; 0x3c
 80006fe:	3201      	adds	r2, #1
 8000700:	b2d2      	uxtb	r2, r2
 8000702:	f88d 203c 	strb.w	r2, [sp, #60]	; 0x3c
    		  at_the_end = 0;
 8000706:	2200      	movs	r2, #0
 8000708:	f88d 202c 	strb.w	r2, [sp, #44]	; 0x2c
    		  sound_on = 1;
 800070c:	4aa1      	ldr	r2, [pc, #644]	; (8000994 <main+0x718>)
 800070e:	7011      	strb	r1, [r2, #0]
    	  col_pos[0]--;
 8000710:	3b01      	subs	r3, #1
 8000712:	6023      	str	r3, [r4, #0]
      if(col_pos[1] < 0 ){
 8000714:	6863      	ldr	r3, [r4, #4]
 8000716:	2b00      	cmp	r3, #0
 8000718:	da50      	bge.n	80007bc <main+0x540>
    	  col_pos[1] = 128;
 800071a:	2380      	movs	r3, #128	; 0x80
 800071c:	6063      	str	r3, [r4, #4]
        num = (rand() % (upper - lower + 1)) + lower;
 800071e:	f002 f83b 	bl	8002798 <rand>
 8000722:	2365      	movs	r3, #101	; 0x65
 8000724:	fb90 f2f3 	sdiv	r2, r0, r3
 8000728:	fb02 0013 	mls	r0, r2, r3, r0
    	  col_array[1] = printRandoms(0, 100);
 800072c:	6068      	str	r0, [r5, #4]
      if(col_pos[2] < 0){
 800072e:	68a3      	ldr	r3, [r4, #8]
 8000730:	2b00      	cmp	r3, #0
 8000732:	da5d      	bge.n	80007f0 <main+0x574>
    	  col_pos[2] = 128;
 8000734:	2380      	movs	r3, #128	; 0x80
 8000736:	60a3      	str	r3, [r4, #8]
        num = (rand() % (upper - lower + 1)) + lower;
 8000738:	f002 f82e 	bl	8002798 <rand>
 800073c:	2365      	movs	r3, #101	; 0x65
 800073e:	fb90 f2f3 	sdiv	r2, r0, r3
 8000742:	fb02 0013 	mls	r0, r2, r3, r0
    	  col_array[2] = printRandoms(0, 100);
 8000746:	60a8      	str	r0, [r5, #8]
      if(j > 0){
 8000748:	2f00      	cmp	r7, #0
 800074a:	dd6b      	ble.n	8000824 <main+0x5a8>
    	  j--;
 800074c:	f107 39ff 	add.w	r9, r7, #4294967295
 8000750:	4b8e      	ldr	r3, [pc, #568]	; (800098c <main+0x710>)
 8000752:	6818      	ldr	r0, [r3, #0]
          if((col_pos[0] < 15) && (col_pos[0] > 0)){
 8000754:	6823      	ldr	r3, [r4, #0]
 8000756:	3b01      	subs	r3, #1
 8000758:	2b0d      	cmp	r3, #13
 800075a:	d86c      	bhi.n	8000836 <main+0x5ba>
        	  if( ((col_array[0] - 5) > i) || ((col_array[0]+10) < i )){
 800075c:	682b      	ldr	r3, [r5, #0]
 800075e:	1f5a      	subs	r2, r3, #5
 8000760:	4282      	cmp	r2, r0
 8000762:	dd62      	ble.n	800082a <main+0x5ae>
        		  ST7735_DrawImage(0, 0, 128, 128, &ground);
 8000764:	2380      	movs	r3, #128	; 0x80
 8000766:	2100      	movs	r1, #0
 8000768:	461a      	mov	r2, r3
 800076a:	4608      	mov	r0, r1
 800076c:	f8cd 8000 	str.w	r8, [sp]
 8000770:	f000 faa5 	bl	8000cbe <ST7735_DrawImage>
        	      ST7735_DrawImage(50, 0, 33, 128, &over);
 8000774:	4b88      	ldr	r3, [pc, #544]	; (8000998 <main+0x71c>)
 8000776:	2221      	movs	r2, #33	; 0x21
 8000778:	9300      	str	r3, [sp, #0]
 800077a:	2100      	movs	r1, #0
 800077c:	2380      	movs	r3, #128	; 0x80
 800077e:	2032      	movs	r0, #50	; 0x32
 8000780:	f000 fa9d 	bl	8000cbe <ST7735_DrawImage>
        	      game_over = 1;
 8000784:	2301      	movs	r3, #1
 8000786:	9303      	str	r3, [sp, #12]
 8000788:	464f      	mov	r7, r9
 800078a:	e73f      	b.n	800060c <main+0x390>
    	  ST7735_DrawImage(50, 0, 33, 128, &over);
 800078c:	4b82      	ldr	r3, [pc, #520]	; (8000998 <main+0x71c>)
 800078e:	2221      	movs	r2, #33	; 0x21
 8000790:	9300      	str	r3, [sp, #0]
 8000792:	2100      	movs	r1, #0
 8000794:	2380      	movs	r3, #128	; 0x80
 8000796:	2032      	movs	r0, #50	; 0x32
 8000798:	f000 fa91 	bl	8000cbe <ST7735_DrawImage>
    	  game_over = 1;
 800079c:	2301      	movs	r3, #1
 800079e:	9303      	str	r3, [sp, #12]
 80007a0:	e7a1      	b.n	80006e6 <main+0x46a>
    	  col_pos[0] = 128;
 80007a2:	2780      	movs	r7, #128	; 0x80
        num = (rand() % (upper - lower + 1)) + lower;
 80007a4:	f001 fff8 	bl	8002798 <rand>
    	  col_pos[0] = 128;
 80007a8:	6027      	str	r7, [r4, #0]
        num = (rand() % (upper - lower + 1)) + lower;
 80007aa:	f001 fff5 	bl	8002798 <rand>
 80007ae:	2365      	movs	r3, #101	; 0x65
 80007b0:	fb90 f2f3 	sdiv	r2, r0, r3
 80007b4:	fb02 0013 	mls	r0, r2, r3, r0
    	  col_array[0] = printRandoms(0, 100);
 80007b8:	6028      	str	r0, [r5, #0]
 80007ba:	e7ab      	b.n	8000714 <main+0x498>
    	  if(col_pos[1] != 128){
 80007bc:	2b80      	cmp	r3, #128	; 0x80
 80007be:	d002      	beq.n	80007c6 <main+0x54a>
     	     col_pos[1] --;
 80007c0:	3b01      	subs	r3, #1
            	 col_pos[1] --;
 80007c2:	6063      	str	r3, [r4, #4]
 80007c4:	e7b3      	b.n	800072e <main+0x4b2>
             	if(at_the_end == 1){
 80007c6:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 80007ca:	b2d2      	uxtb	r2, r2
 80007cc:	2a01      	cmp	r2, #1
 80007ce:	d10a      	bne.n	80007e6 <main+0x56a>
               		score++;
 80007d0:	f89d 303c 	ldrb.w	r3, [sp, #60]	; 0x3c
 80007d4:	3301      	adds	r3, #1
 80007d6:	b2db      	uxtb	r3, r3
 80007d8:	f88d 303c 	strb.w	r3, [sp, #60]	; 0x3c
               		at_the_end = 0;
 80007dc:	2300      	movs	r3, #0
 80007de:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
               		sound_on = 1;
 80007e2:	4b6c      	ldr	r3, [pc, #432]	; (8000994 <main+0x718>)
 80007e4:	701a      	strb	r2, [r3, #0]
             if(col_pos[0] < 88){
 80007e6:	6823      	ldr	r3, [r4, #0]
 80007e8:	2b57      	cmp	r3, #87	; 0x57
 80007ea:	dca0      	bgt.n	800072e <main+0x4b2>
            	 col_pos[1] --;
 80007ec:	237f      	movs	r3, #127	; 0x7f
 80007ee:	e7e8      	b.n	80007c2 <main+0x546>
          	  if(col_pos[2] != 128){
 80007f0:	2b80      	cmp	r3, #128	; 0x80
 80007f2:	d002      	beq.n	80007fa <main+0x57e>
          		  col_pos[2] --;
 80007f4:	3b01      	subs	r3, #1
          	         col_pos[2] --;
 80007f6:	60a3      	str	r3, [r4, #8]
 80007f8:	e7a6      	b.n	8000748 <main+0x4cc>
             	if(at_the_end == 1){
 80007fa:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 80007fe:	b2d2      	uxtb	r2, r2
 8000800:	2a01      	cmp	r2, #1
 8000802:	d10a      	bne.n	800081a <main+0x59e>
             		score++;
 8000804:	f89d 303c 	ldrb.w	r3, [sp, #60]	; 0x3c
 8000808:	3301      	adds	r3, #1
 800080a:	b2db      	uxtb	r3, r3
 800080c:	f88d 303c 	strb.w	r3, [sp, #60]	; 0x3c
             		at_the_end = 0;
 8000810:	2300      	movs	r3, #0
 8000812:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
             		sound_on = 1;
 8000816:	4b5f      	ldr	r3, [pc, #380]	; (8000994 <main+0x718>)
 8000818:	701a      	strb	r2, [r3, #0]
          	      if(col_pos[1] < 88){
 800081a:	6863      	ldr	r3, [r4, #4]
 800081c:	2b57      	cmp	r3, #87	; 0x57
 800081e:	dc93      	bgt.n	8000748 <main+0x4cc>
          	         col_pos[2] --;
 8000820:	237f      	movs	r3, #127	; 0x7f
 8000822:	e7e8      	b.n	80007f6 <main+0x57a>
        num = (rand() % (upper - lower + 1)) + lower;
 8000824:	f001 ffb8 	bl	8002798 <rand>
 8000828:	e792      	b.n	8000750 <main+0x4d4>
        	  if( ((col_array[0] - 5) > i) || ((col_array[0]+10) < i )){
 800082a:	330a      	adds	r3, #10
 800082c:	4283      	cmp	r3, r0
 800082e:	db99      	blt.n	8000764 <main+0x4e8>
        	   at_the_end = 1;
 8000830:	2301      	movs	r3, #1
 8000832:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
          if((col_pos[1] < 15) && (col_pos[1] > 0)){
 8000836:	6863      	ldr	r3, [r4, #4]
 8000838:	3b01      	subs	r3, #1
 800083a:	2b0d      	cmp	r3, #13
 800083c:	d809      	bhi.n	8000852 <main+0x5d6>
        	  if( ((col_array[1] -5) > i) || ((col_array[1]+15) < i )){
 800083e:	686b      	ldr	r3, [r5, #4]
 8000840:	1f5a      	subs	r2, r3, #5
 8000842:	4282      	cmp	r2, r0
 8000844:	dc8e      	bgt.n	8000764 <main+0x4e8>
 8000846:	330f      	adds	r3, #15
 8000848:	4283      	cmp	r3, r0
 800084a:	db8b      	blt.n	8000764 <main+0x4e8>
             	 at_the_end = 1;
 800084c:	2301      	movs	r3, #1
 800084e:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
          if((col_pos[2] < 15) && (col_pos[2] > 0)){
 8000852:	68a3      	ldr	r3, [r4, #8]
 8000854:	3b01      	subs	r3, #1
 8000856:	2b0d      	cmp	r3, #13
 8000858:	d80a      	bhi.n	8000870 <main+0x5f4>
                  	  if( ((col_array[2] -5) > i) || ((col_array[2]+15) < i )){
 800085a:	68ab      	ldr	r3, [r5, #8]
 800085c:	1f5a      	subs	r2, r3, #5
 800085e:	4282      	cmp	r2, r0
 8000860:	dc80      	bgt.n	8000764 <main+0x4e8>
 8000862:	330f      	adds	r3, #15
 8000864:	4283      	cmp	r3, r0
 8000866:	f6ff af7d 	blt.w	8000764 <main+0x4e8>
             	 at_the_end = 1;
 800086a:	2301      	movs	r3, #1
 800086c:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
	  ST7735_FillRectangle(0, col_pos[0], col_array[0] , 10, ST7735_GREEN);
 8000870:	f44f 67fc 	mov.w	r7, #2016	; 0x7e0
          draw_bird(i, 0, &bird);
 8000874:	4a49      	ldr	r2, [pc, #292]	; (800099c <main+0x720>)
 8000876:	2100      	movs	r1, #0
 8000878:	b280      	uxth	r0, r0
 800087a:	f7ff fca3 	bl	80001c4 <draw_bird>
	  ST7735_FillRectangle(0, col_pos[0], col_array[0] , 10, ST7735_GREEN);
 800087e:	882a      	ldrh	r2, [r5, #0]
 8000880:	8831      	ldrh	r1, [r6, #0]
 8000882:	230a      	movs	r3, #10
 8000884:	2000      	movs	r0, #0
 8000886:	9700      	str	r7, [sp, #0]
 8000888:	f000 fa0c 	bl	8000ca4 <ST7735_FillRectangle>
	  ST7735_FillRectangle(col_array[0] + 25,col_pos[0], 88 - col_array[0] , 10, ST7735_GREEN);
 800088c:	8828      	ldrh	r0, [r5, #0]
 800088e:	8831      	ldrh	r1, [r6, #0]
 8000890:	f1c0 0258 	rsb	r2, r0, #88	; 0x58
 8000894:	3019      	adds	r0, #25
 8000896:	9700      	str	r7, [sp, #0]
 8000898:	230a      	movs	r3, #10
 800089a:	b292      	uxth	r2, r2
 800089c:	b280      	uxth	r0, r0
 800089e:	f000 fa01 	bl	8000ca4 <ST7735_FillRectangle>
	  if(col_pos[1] < 128){
 80008a2:	6871      	ldr	r1, [r6, #4]
 80008a4:	297f      	cmp	r1, #127	; 0x7f
 80008a6:	dc11      	bgt.n	80008cc <main+0x650>
		  ST7735_FillRectangle(0, col_pos[1], col_array[1] , 10, ST7735_GREEN);
 80008a8:	88aa      	ldrh	r2, [r5, #4]
 80008aa:	230a      	movs	r3, #10
 80008ac:	b289      	uxth	r1, r1
 80008ae:	2000      	movs	r0, #0
 80008b0:	9700      	str	r7, [sp, #0]
 80008b2:	f000 f9f7 	bl	8000ca4 <ST7735_FillRectangle>
		  ST7735_FillRectangle(col_array[1] + 25,col_pos[1], 88 - col_array[1] , 10, ST7735_GREEN);
 80008b6:	88a8      	ldrh	r0, [r5, #4]
 80008b8:	88b1      	ldrh	r1, [r6, #4]
 80008ba:	f1c0 0258 	rsb	r2, r0, #88	; 0x58
 80008be:	3019      	adds	r0, #25
 80008c0:	9700      	str	r7, [sp, #0]
 80008c2:	230a      	movs	r3, #10
 80008c4:	b292      	uxth	r2, r2
 80008c6:	b280      	uxth	r0, r0
 80008c8:	f000 f9ec 	bl	8000ca4 <ST7735_FillRectangle>
	  if(col_pos[2] < 128){
 80008cc:	68b1      	ldr	r1, [r6, #8]
 80008ce:	297f      	cmp	r1, #127	; 0x7f
 80008d0:	dc13      	bgt.n	80008fa <main+0x67e>
	 		  ST7735_FillRectangle(0, col_pos[2], col_array[2] , 10, ST7735_GREEN);
 80008d2:	f44f 67fc 	mov.w	r7, #2016	; 0x7e0
 80008d6:	892a      	ldrh	r2, [r5, #8]
 80008d8:	230a      	movs	r3, #10
 80008da:	b289      	uxth	r1, r1
 80008dc:	2000      	movs	r0, #0
 80008de:	9700      	str	r7, [sp, #0]
 80008e0:	f000 f9e0 	bl	8000ca4 <ST7735_FillRectangle>
	 		  ST7735_FillRectangle(col_array[2] + 25,col_pos[2], 88 - col_array[2] , 10, ST7735_GREEN);
 80008e4:	8928      	ldrh	r0, [r5, #8]
 80008e6:	8931      	ldrh	r1, [r6, #8]
 80008e8:	f1c0 0258 	rsb	r2, r0, #88	; 0x58
 80008ec:	3019      	adds	r0, #25
 80008ee:	9700      	str	r7, [sp, #0]
 80008f0:	230a      	movs	r3, #10
 80008f2:	b292      	uxth	r2, r2
 80008f4:	b280      	uxth	r0, r0
 80008f6:	f000 f9d5 	bl	8000ca4 <ST7735_FillRectangle>
	  HAL_Delay(100);
 80008fa:	2064      	movs	r0, #100	; 0x64
 80008fc:	f000 fd14 	bl	8001328 <HAL_Delay>
	  ST7735_DrawImage(i, 0, 15, 15, &buffer);
 8000900:	4b22      	ldr	r3, [pc, #136]	; (800098c <main+0x710>)
 8000902:	2100      	movs	r1, #0
 8000904:	8818      	ldrh	r0, [r3, #0]
 8000906:	4b22      	ldr	r3, [pc, #136]	; (8000990 <main+0x714>)
 8000908:	9300      	str	r3, [sp, #0]
 800090a:	230f      	movs	r3, #15
 800090c:	461a      	mov	r2, r3
 800090e:	f000 f9d6 	bl	8000cbe <ST7735_DrawImage>
	  ST7735_DrawImage(0, col_pos[0], 128, 10, ptr);
 8000912:	8821      	ldrh	r1, [r4, #0]
 8000914:	230a      	movs	r3, #10
 8000916:	2280      	movs	r2, #128	; 0x80
 8000918:	2000      	movs	r0, #0
 800091a:	f8cd b000 	str.w	fp, [sp]
 800091e:	f000 f9ce 	bl	8000cbe <ST7735_DrawImage>
	  ST7735_DrawImage(0, col_pos[1], 128, 10, ptr1);
 8000922:	88a1      	ldrh	r1, [r4, #4]
 8000924:	230a      	movs	r3, #10
 8000926:	2280      	movs	r2, #128	; 0x80
 8000928:	2000      	movs	r0, #0
 800092a:	f8cd a000 	str.w	sl, [sp]
 800092e:	f000 f9c6 	bl	8000cbe <ST7735_DrawImage>
	  ST7735_DrawImage(0, col_pos[2], 128, 10, ptr2);
 8000932:	9b02      	ldr	r3, [sp, #8]
 8000934:	8921      	ldrh	r1, [r4, #8]
 8000936:	2280      	movs	r2, #128	; 0x80
 8000938:	9300      	str	r3, [sp, #0]
 800093a:	2000      	movs	r0, #0
 800093c:	230a      	movs	r3, #10
 800093e:	f000 f9be 	bl	8000cbe <ST7735_DrawImage>
      if(score < 10){
 8000942:	f89d 303c 	ldrb.w	r3, [sp, #60]	; 0x3c
 8000946:	2b09      	cmp	r3, #9
 8000948:	d80e      	bhi.n	8000968 <main+0x6ec>
	  print_score(score,0);
 800094a:	2100      	movs	r1, #0
 800094c:	f89d 003c 	ldrb.w	r0, [sp, #60]	; 0x3c
    	  print_score(score/10,8);
 8000950:	f7ff fbfc 	bl	800014c <print_score>
	  free(ptr);
 8000954:	4658      	mov	r0, fp
 8000956:	f001 fe37 	bl	80025c8 <free>
	  free(ptr1);
 800095a:	4650      	mov	r0, sl
 800095c:	f001 fe34 	bl	80025c8 <free>
	  free(ptr2);
 8000960:	9802      	ldr	r0, [sp, #8]
 8000962:	f001 fe31 	bl	80025c8 <free>
 8000966:	e70f      	b.n	8000788 <main+0x50c>
    	  print_score(score%10,0);
 8000968:	270a      	movs	r7, #10
 800096a:	f89d 303c 	ldrb.w	r3, [sp, #60]	; 0x3c
 800096e:	2100      	movs	r1, #0
 8000970:	fbb3 f0f7 	udiv	r0, r3, r7
 8000974:	fb00 3017 	mls	r0, r0, r7, r3
 8000978:	b2c0      	uxtb	r0, r0
 800097a:	f7ff fbe7 	bl	800014c <print_score>
    	  print_score(score/10,8);
 800097e:	f89d 003c 	ldrb.w	r0, [sp, #60]	; 0x3c
 8000982:	2108      	movs	r1, #8
 8000984:	fbb0 f0f7 	udiv	r0, r0, r7
 8000988:	e7e2      	b.n	8000950 <main+0x6d4>
 800098a:	bf00      	nop
 800098c:	20000090 	.word	0x20000090
 8000990:	20000188 	.word	0x20000188
 8000994:	20000095 	.word	0x20000095
 8000998:	0800ac8e 	.word	0x0800ac8e
 800099c:	0800284c 	.word	0x0800284c

080009a0 <HAL_TIM_PeriodElapsedCallback>:

}

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
  if(pin_selected == 3 ){
 80009a2:	4c39      	ldr	r4, [pc, #228]	; (8000a88 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 80009a4:	7823      	ldrb	r3, [r4, #0]
 80009a6:	2b03      	cmp	r3, #3
 80009a8:	d12a      	bne.n	8000a00 <HAL_TIM_PeriodElapsedCallback+0x60>
  	if(HAL_GPIO_ReadPin(GPIOC, 8192) == GPIO_PIN_SET){
 80009aa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009ae:	4837      	ldr	r0, [pc, #220]	; (8000a8c <HAL_TIM_PeriodElapsedCallback+0xec>)
 80009b0:	f000 feda 	bl	8001768 <HAL_GPIO_ReadPin>
 80009b4:	2801      	cmp	r0, #1
 80009b6:	d121      	bne.n	80009fc <HAL_TIM_PeriodElapsedCallback+0x5c>
 80009b8:	4a35      	ldr	r2, [pc, #212]	; (8000a90 <HAL_TIM_PeriodElapsedCallback+0xf0>)
//  		HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_6);
    	  for(int a = 0; a < 15; a++){
    			  for(int b = 0; b < 15; b++){
    				  buffer[a][b] = ground[a][b + i];
 80009ba:	4d36      	ldr	r5, [pc, #216]	; (8000a94 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 80009bc:	4616      	mov	r6, r2
 80009be:	6828      	ldr	r0, [r5, #0]
 80009c0:	4935      	ldr	r1, [pc, #212]	; (8000a98 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 80009c2:	f502 77e1 	add.w	r7, r2, #450	; 0x1c2
 80009c6:	eb01 0140 	add.w	r1, r1, r0, lsl #1
    			  for(int b = 0; b < 15; b++){
 80009ca:	2300      	movs	r3, #0
    				  buffer[a][b] = ground[a][b + i];
 80009cc:	f831 c013 	ldrh.w	ip, [r1, r3, lsl #1]
 80009d0:	f822 c013 	strh.w	ip, [r2, r3, lsl #1]
    			  for(int b = 0; b < 15; b++){
 80009d4:	3301      	adds	r3, #1
 80009d6:	2b0f      	cmp	r3, #15
 80009d8:	d1f8      	bne.n	80009cc <HAL_TIM_PeriodElapsedCallback+0x2c>
 80009da:	321e      	adds	r2, #30
    	  for(int a = 0; a < 15; a++){
 80009dc:	42ba      	cmp	r2, r7
 80009de:	f501 7180 	add.w	r1, r1, #256	; 0x100
 80009e2:	d1f2      	bne.n	80009ca <HAL_TIM_PeriodElapsedCallback+0x2a>
    			  }
    		  }
    	ST7735_DrawImage(i, 0, 15, 15, &buffer);
 80009e4:	461a      	mov	r2, r3
 80009e6:	b280      	uxth	r0, r0
 80009e8:	9600      	str	r6, [sp, #0]
 80009ea:	2100      	movs	r1, #0
 80009ec:	f000 f967 	bl	8000cbe <ST7735_DrawImage>

  		i -= 5;
 80009f0:	682b      	ldr	r3, [r5, #0]


  		HAL_TIM_Base_Stop_IT(&htim4);
 80009f2:	482a      	ldr	r0, [pc, #168]	; (8000a9c <HAL_TIM_PeriodElapsedCallback+0xfc>)
  		i -= 5;
 80009f4:	3b05      	subs	r3, #5
 80009f6:	602b      	str	r3, [r5, #0]
  		HAL_TIM_Base_Stop_IT(&htim4);
 80009f8:	f001 fb0c 	bl	8002014 <HAL_TIM_Base_Stop_IT>
  	}

  	pin_selected = 0;
 80009fc:	2300      	movs	r3, #0
 80009fe:	7023      	strb	r3, [r4, #0]
    }
    if(pin_selected == 4 ){
 8000a00:	7825      	ldrb	r5, [r4, #0]
 8000a02:	2d04      	cmp	r5, #4
 8000a04:	d12e      	bne.n	8000a64 <HAL_TIM_PeriodElapsedCallback+0xc4>
  	if(HAL_GPIO_ReadPin(GPIOC, 16384) == GPIO_PIN_SET){
 8000a06:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a0a:	4820      	ldr	r0, [pc, #128]	; (8000a8c <HAL_TIM_PeriodElapsedCallback+0xec>)
 8000a0c:	f000 feac 	bl	8001768 <HAL_GPIO_ReadPin>
 8000a10:	2801      	cmp	r0, #1
 8000a12:	d125      	bne.n	8000a60 <HAL_TIM_PeriodElapsedCallback+0xc0>

  		HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_2);
 8000a14:	4629      	mov	r1, r5
 8000a16:	4822      	ldr	r0, [pc, #136]	; (8000aa0 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8000a18:	f000 feb1 	bl	800177e <HAL_GPIO_TogglePin>
 8000a1c:	4a1c      	ldr	r2, [pc, #112]	; (8000a90 <HAL_TIM_PeriodElapsedCallback+0xf0>)

  	  for(int a = 0; a < 15; a++){
  	    			  for(int b = 0; b < 15; b++){
  	    				  buffer[a][b] = ground[a][b + i];
 8000a1e:	4d1d      	ldr	r5, [pc, #116]	; (8000a94 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8000a20:	4616      	mov	r6, r2
 8000a22:	6828      	ldr	r0, [r5, #0]
 8000a24:	491c      	ldr	r1, [pc, #112]	; (8000a98 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8000a26:	f502 77e1 	add.w	r7, r2, #450	; 0x1c2
 8000a2a:	eb01 0140 	add.w	r1, r1, r0, lsl #1
  	    			  for(int b = 0; b < 15; b++){
 8000a2e:	2300      	movs	r3, #0
  	    				  buffer[a][b] = ground[a][b + i];
 8000a30:	f831 c013 	ldrh.w	ip, [r1, r3, lsl #1]
 8000a34:	f822 c013 	strh.w	ip, [r2, r3, lsl #1]
  	    			  for(int b = 0; b < 15; b++){
 8000a38:	3301      	adds	r3, #1
 8000a3a:	2b0f      	cmp	r3, #15
 8000a3c:	d1f8      	bne.n	8000a30 <HAL_TIM_PeriodElapsedCallback+0x90>
 8000a3e:	321e      	adds	r2, #30
  	  for(int a = 0; a < 15; a++){
 8000a40:	42ba      	cmp	r2, r7
 8000a42:	f501 7180 	add.w	r1, r1, #256	; 0x100
 8000a46:	d1f2      	bne.n	8000a2e <HAL_TIM_PeriodElapsedCallback+0x8e>
  	    			  }
  	    		  }
  	    	ST7735_DrawImage(i, 0, 15, 15, &buffer);
 8000a48:	461a      	mov	r2, r3
 8000a4a:	b280      	uxth	r0, r0
 8000a4c:	9600      	str	r6, [sp, #0]
 8000a4e:	2100      	movs	r1, #0
 8000a50:	f000 f935 	bl	8000cbe <ST7735_DrawImage>


  		i -= 10;
 8000a54:	682b      	ldr	r3, [r5, #0]
  		HAL_TIM_Base_Stop_IT(&htim4);
 8000a56:	4811      	ldr	r0, [pc, #68]	; (8000a9c <HAL_TIM_PeriodElapsedCallback+0xfc>)
  		i -= 10;
 8000a58:	3b0a      	subs	r3, #10
 8000a5a:	602b      	str	r3, [r5, #0]
  		HAL_TIM_Base_Stop_IT(&htim4);
 8000a5c:	f001 fada 	bl	8002014 <HAL_TIM_Base_Stop_IT>
  	}

  	pin_selected = 0;
 8000a60:	2300      	movs	r3, #0
 8000a62:	7023      	strb	r3, [r4, #0]
    }
    if(pin_selected == 4 ){
 8000a64:	7823      	ldrb	r3, [r4, #0]
 8000a66:	2b04      	cmp	r3, #4
 8000a68:	d10b      	bne.n	8000a82 <HAL_TIM_PeriodElapsedCallback+0xe2>
  	if(HAL_GPIO_ReadPin(GPIOC,  32768) == GPIO_PIN_SET){
 8000a6a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a6e:	4807      	ldr	r0, [pc, #28]	; (8000a8c <HAL_TIM_PeriodElapsedCallback+0xec>)
 8000a70:	f000 fe7a 	bl	8001768 <HAL_GPIO_ReadPin>
 8000a74:	2801      	cmp	r0, #1
 8000a76:	d102      	bne.n	8000a7e <HAL_TIM_PeriodElapsedCallback+0xde>

//  		HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_7);

  		HAL_TIM_Base_Stop_IT(&htim4);
 8000a78:	4808      	ldr	r0, [pc, #32]	; (8000a9c <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8000a7a:	f001 facb 	bl	8002014 <HAL_TIM_Base_Stop_IT>
  	}

  	pin_selected = 0;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	7023      	strb	r3, [r4, #0]
    }

}
 8000a82:	b003      	add	sp, #12
 8000a84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a86:	bf00      	nop
 8000a88:	20000097 	.word	0x20000097
 8000a8c:	40011000 	.word	0x40011000
 8000a90:	20000188 	.word	0x20000188
 8000a94:	20000090 	.word	0x20000090
 8000a98:	08002b8e 	.word	0x08002b8e
 8000a9c:	200000fc 	.word	0x200000fc
 8000aa0:	40010c00 	.word	0x40010c00

08000aa4 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000aa4:	4770      	bx	lr
	...

08000aa8 <ST7735_Select>:
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

static void ST7735_Select() {
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_RESET);
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000aae:	4801      	ldr	r0, [pc, #4]	; (8000ab4 <ST7735_Select+0xc>)
 8000ab0:	f000 be60 	b.w	8001774 <HAL_GPIO_WritePin>
 8000ab4:	40010c00 	.word	0x40010c00

08000ab8 <ST7735_WriteCommand>:
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_RESET);
    HAL_Delay(5);
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_SET);
}

static void ST7735_WriteCommand(uint8_t cmd) {
 8000ab8:	b513      	push	{r0, r1, r4, lr}
 8000aba:	ac02      	add	r4, sp, #8
 8000abc:	f804 0d01 	strb.w	r0, [r4, #-1]!
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ac6:	4806      	ldr	r0, [pc, #24]	; (8000ae0 <ST7735_WriteCommand+0x28>)
 8000ac8:	f000 fe54 	bl	8001774 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8000acc:	f04f 33ff 	mov.w	r3, #4294967295
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	4621      	mov	r1, r4
 8000ad4:	4803      	ldr	r0, [pc, #12]	; (8000ae4 <ST7735_WriteCommand+0x2c>)
 8000ad6:	f001 f95d 	bl	8001d94 <HAL_SPI_Transmit>
}
 8000ada:	b002      	add	sp, #8
 8000adc:	bd10      	pop	{r4, pc}
 8000ade:	bf00      	nop
 8000ae0:	40010800 	.word	0x40010800
 8000ae4:	200000a4 	.word	0x200000a4

08000ae8 <ST7735_WriteData>:

static void ST7735_WriteData(uint8_t* buff, size_t buff_size) {
 8000ae8:	b570      	push	{r4, r5, r6, lr}
 8000aea:	4604      	mov	r4, r0
 8000aec:	460d      	mov	r5, r1
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8000aee:	2201      	movs	r2, #1
 8000af0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000af4:	4805      	ldr	r0, [pc, #20]	; (8000b0c <ST7735_WriteData+0x24>)
 8000af6:	f000 fe3d 	bl	8001774 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8000afa:	b2aa      	uxth	r2, r5
 8000afc:	4621      	mov	r1, r4
}
 8000afe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8000b02:	f04f 33ff 	mov.w	r3, #4294967295
 8000b06:	4802      	ldr	r0, [pc, #8]	; (8000b10 <ST7735_WriteData+0x28>)
 8000b08:	f001 b944 	b.w	8001d94 <HAL_SPI_Transmit>
 8000b0c:	40010800 	.word	0x40010800
 8000b10:	200000a4 	.word	0x200000a4

08000b14 <ST7735_ExecuteCommandList>:
static void ST7735_WriteData_16bit(uint8_t* buff, size_t buff_size) {
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
    HAL_SPI_Transmit_DMA(&ST7735_SPI_PORT, buff, buff_size);
}

static void ST7735_ExecuteCommandList(const uint8_t *addr) {
 8000b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 8000b16:	7805      	ldrb	r5, [r0, #0]
 8000b18:	1c46      	adds	r6, r0, #1
    while(numCommands--) {
 8000b1a:	3d01      	subs	r5, #1
 8000b1c:	b2ed      	uxtb	r5, r5
 8000b1e:	2dff      	cmp	r5, #255	; 0xff
 8000b20:	d100      	bne.n	8000b24 <ST7735_ExecuteCommandList+0x10>
            ms = *addr++;
            if(ms == 255) ms = 500;
            HAL_Delay(ms);
        }
    }
}
 8000b22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        ST7735_WriteCommand(cmd);
 8000b24:	4634      	mov	r4, r6
 8000b26:	f814 0b02 	ldrb.w	r0, [r4], #2
 8000b2a:	f7ff ffc5 	bl	8000ab8 <ST7735_WriteCommand>
        numArgs = *addr++;
 8000b2e:	7876      	ldrb	r6, [r6, #1]
        if(numArgs) {
 8000b30:	f016 077f 	ands.w	r7, r6, #127	; 0x7f
 8000b34:	d004      	beq.n	8000b40 <ST7735_ExecuteCommandList+0x2c>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 8000b36:	4620      	mov	r0, r4
 8000b38:	4639      	mov	r1, r7
 8000b3a:	f7ff ffd5 	bl	8000ae8 <ST7735_WriteData>
            addr += numArgs;
 8000b3e:	443c      	add	r4, r7
        if(ms) {
 8000b40:	0633      	lsls	r3, r6, #24
 8000b42:	d508      	bpl.n	8000b56 <ST7735_ExecuteCommandList+0x42>
            ms = *addr++;
 8000b44:	7820      	ldrb	r0, [r4, #0]
 8000b46:	1c66      	adds	r6, r4, #1
            if(ms == 255) ms = 500;
 8000b48:	28ff      	cmp	r0, #255	; 0xff
            HAL_Delay(ms);
 8000b4a:	bf08      	it	eq
 8000b4c:	f44f 70fa 	moveq.w	r0, #500	; 0x1f4
 8000b50:	f000 fbea 	bl	8001328 <HAL_Delay>
            ms = *addr++;
 8000b54:	4634      	mov	r4, r6
 8000b56:	4626      	mov	r6, r4
 8000b58:	e7df      	b.n	8000b1a <ST7735_ExecuteCommandList+0x6>

08000b5a <ST7735_SetAddressWindow>:

static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1) {
 8000b5a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000b5c:	4607      	mov	r7, r0
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 8000b5e:	202a      	movs	r0, #42	; 0x2a
static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1) {
 8000b60:	4616      	mov	r6, r2
 8000b62:	460d      	mov	r5, r1
 8000b64:	461c      	mov	r4, r3
    ST7735_WriteCommand(ST7735_CASET);
 8000b66:	f7ff ffa7 	bl	8000ab8 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + ST7735_XSTART, 0x00, x1 + ST7735_XSTART };
    ST7735_WriteData(data, sizeof(data));
 8000b6a:	2104      	movs	r1, #4
    uint8_t data[] = { 0x00, x0 + ST7735_XSTART, 0x00, x1 + ST7735_XSTART };
 8000b6c:	2300      	movs	r3, #0
    ST7735_WriteData(data, sizeof(data));
 8000b6e:	eb0d 0001 	add.w	r0, sp, r1
    uint8_t data[] = { 0x00, x0 + ST7735_XSTART, 0x00, x1 + ST7735_XSTART };
 8000b72:	3702      	adds	r7, #2
 8000b74:	3602      	adds	r6, #2
 8000b76:	f88d 3004 	strb.w	r3, [sp, #4]
 8000b7a:	f88d 3006 	strb.w	r3, [sp, #6]
 8000b7e:	f88d 7005 	strb.w	r7, [sp, #5]
 8000b82:	f88d 6007 	strb.w	r6, [sp, #7]
    ST7735_WriteData(data, sizeof(data));
 8000b86:	f7ff ffaf 	bl	8000ae8 <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 8000b8a:	202b      	movs	r0, #43	; 0x2b
 8000b8c:	f7ff ff94 	bl	8000ab8 <ST7735_WriteCommand>
    data[1] = y0 + ST7735_YSTART;
    data[3] = y1 + ST7735_YSTART;
    ST7735_WriteData(data, sizeof(data));
 8000b90:	2104      	movs	r1, #4
    data[1] = y0 + ST7735_YSTART;
 8000b92:	3503      	adds	r5, #3
    ST7735_WriteData(data, sizeof(data));
 8000b94:	eb0d 0001 	add.w	r0, sp, r1
    data[3] = y1 + ST7735_YSTART;
 8000b98:	3403      	adds	r4, #3
    data[1] = y0 + ST7735_YSTART;
 8000b9a:	f88d 5005 	strb.w	r5, [sp, #5]
    data[3] = y1 + ST7735_YSTART;
 8000b9e:	f88d 4007 	strb.w	r4, [sp, #7]
    ST7735_WriteData(data, sizeof(data));
 8000ba2:	f7ff ffa1 	bl	8000ae8 <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 8000ba6:	202c      	movs	r0, #44	; 0x2c
 8000ba8:	f7ff ff86 	bl	8000ab8 <ST7735_WriteCommand>
}
 8000bac:	b003      	add	sp, #12
 8000bae:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000bb0 <ST7735_Unselect>:
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bb6:	4801      	ldr	r0, [pc, #4]	; (8000bbc <ST7735_Unselect+0xc>)
 8000bb8:	f000 bddc 	b.w	8001774 <HAL_GPIO_WritePin>
 8000bbc:	40010c00 	.word	0x40010c00

08000bc0 <ST7735_FillRectangle.part.1>:
    }

    ST7735_Unselect();
}

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8000bc0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8000bc4:	461c      	mov	r4, r3
 8000bc6:	4615      	mov	r5, r2
 8000bc8:	460f      	mov	r7, r1
 8000bca:	4606      	mov	r6, r0
    // clipping
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
    if((x + w - 1) >= ST7735_WIDTH) w = ST7735_WIDTH - x;
 8000bcc:	1883      	adds	r3, r0, r2
 8000bce:	2b80      	cmp	r3, #128	; 0x80
 8000bd0:	bfc8      	it	gt
 8000bd2:	f1c0 0580 	rsbgt	r5, r0, #128	; 0x80
    if((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 8000bd6:	eb01 0304 	add.w	r3, r1, r4
    if((x + w - 1) >= ST7735_WIDTH) w = ST7735_WIDTH - x;
 8000bda:	bfc8      	it	gt
 8000bdc:	b2ad      	uxthgt	r5, r5
    if((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 8000bde:	2b80      	cmp	r3, #128	; 0x80
 8000be0:	bfc4      	itt	gt
 8000be2:	f1c1 0480 	rsbgt	r4, r1, #128	; 0x80
 8000be6:	b2a4      	uxthgt	r4, r4
void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8000be8:	f8bd 8020 	ldrh.w	r8, [sp, #32]

    ST7735_Select();
 8000bec:	f7ff ff5c 	bl	8000aa8 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 8000bf0:	b2f9      	uxtb	r1, r7
 8000bf2:	b2f0      	uxtb	r0, r6
 8000bf4:	1e4b      	subs	r3, r1, #1
 8000bf6:	1e42      	subs	r2, r0, #1
 8000bf8:	4423      	add	r3, r4
 8000bfa:	442a      	add	r2, r5
 8000bfc:	b2db      	uxtb	r3, r3
 8000bfe:	b2d2      	uxtb	r2, r2
 8000c00:	f7ff ffab 	bl	8000b5a <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 8000c04:	ea4f 2318 	mov.w	r3, r8, lsr #8
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8000c08:	2201      	movs	r2, #1
 8000c0a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c0e:	480f      	ldr	r0, [pc, #60]	; (8000c4c <ST7735_FillRectangle.part.1+0x8c>)
    uint8_t data[] = { color >> 8, color & 0xFF };
 8000c10:	f88d 3004 	strb.w	r3, [sp, #4]
 8000c14:	f88d 8005 	strb.w	r8, [sp, #5]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8000c18:	f000 fdac 	bl	8001774 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
        for(x = w; x > 0; x--) {
            HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 8000c1c:	4f0c      	ldr	r7, [pc, #48]	; (8000c50 <ST7735_FillRectangle.part.1+0x90>)
    for(y = h; y > 0; y--) {
 8000c1e:	b994      	cbnz	r4, 8000c46 <ST7735_FillRectangle.part.1+0x86>
        }
    }

    ST7735_Unselect();
 8000c20:	f7ff ffc6 	bl	8000bb0 <ST7735_Unselect>
}
 8000c24:	b002      	add	sp, #8
 8000c26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 8000c2a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c2e:	2202      	movs	r2, #2
 8000c30:	a901      	add	r1, sp, #4
 8000c32:	4638      	mov	r0, r7
 8000c34:	f001 f8ae 	bl	8001d94 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 8000c38:	3e01      	subs	r6, #1
 8000c3a:	b2b6      	uxth	r6, r6
 8000c3c:	2e00      	cmp	r6, #0
 8000c3e:	d1f4      	bne.n	8000c2a <ST7735_FillRectangle.part.1+0x6a>
    for(y = h; y > 0; y--) {
 8000c40:	3c01      	subs	r4, #1
 8000c42:	b2a4      	uxth	r4, r4
 8000c44:	e7eb      	b.n	8000c1e <ST7735_FillRectangle.part.1+0x5e>
        for(x = w; x > 0; x--) {
 8000c46:	462e      	mov	r6, r5
 8000c48:	e7f8      	b.n	8000c3c <ST7735_FillRectangle.part.1+0x7c>
 8000c4a:	bf00      	nop
 8000c4c:	40010800 	.word	0x40010800
 8000c50:	200000a4 	.word	0x200000a4

08000c54 <ST7735_Init>:
void ST7735_Init() {
 8000c54:	b510      	push	{r4, lr}
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_RESET);
 8000c56:	4c0f      	ldr	r4, [pc, #60]	; (8000c94 <ST7735_Init+0x40>)
    ST7735_Select();
 8000c58:	f7ff ff26 	bl	8000aa8 <ST7735_Select>
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_RESET);
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c62:	4620      	mov	r0, r4
 8000c64:	f000 fd86 	bl	8001774 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8000c68:	2005      	movs	r0, #5
 8000c6a:	f000 fb5d 	bl	8001328 <HAL_Delay>
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_SET);
 8000c6e:	2201      	movs	r2, #1
 8000c70:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c74:	4620      	mov	r0, r4
 8000c76:	f000 fd7d 	bl	8001774 <HAL_GPIO_WritePin>
    ST7735_ExecuteCommandList(init_cmds1);
 8000c7a:	4807      	ldr	r0, [pc, #28]	; (8000c98 <ST7735_Init+0x44>)
 8000c7c:	f7ff ff4a 	bl	8000b14 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds2);
 8000c80:	4806      	ldr	r0, [pc, #24]	; (8000c9c <ST7735_Init+0x48>)
 8000c82:	f7ff ff47 	bl	8000b14 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds3);
 8000c86:	4806      	ldr	r0, [pc, #24]	; (8000ca0 <ST7735_Init+0x4c>)
 8000c88:	f7ff ff44 	bl	8000b14 <ST7735_ExecuteCommandList>
}
 8000c8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ST7735_Unselect();
 8000c90:	f7ff bf8e 	b.w	8000bb0 <ST7735_Unselect>
 8000c94:	40010800 	.word	0x40010800
 8000c98:	0800d00e 	.word	0x0800d00e
 8000c9c:	0800d049 	.word	0x0800d049
 8000ca0:	0800d056 	.word	0x0800d056

08000ca4 <ST7735_FillRectangle>:
void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8000ca4:	b430      	push	{r4, r5}
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8000ca6:	287f      	cmp	r0, #127	; 0x7f
void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8000ca8:	f8bd 4008 	ldrh.w	r4, [sp, #8]
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8000cac:	d805      	bhi.n	8000cba <ST7735_FillRectangle+0x16>
 8000cae:	297f      	cmp	r1, #127	; 0x7f
 8000cb0:	d803      	bhi.n	8000cba <ST7735_FillRectangle+0x16>
 8000cb2:	9402      	str	r4, [sp, #8]
}
 8000cb4:	bc30      	pop	{r4, r5}
 8000cb6:	f7ff bf83 	b.w	8000bc0 <ST7735_FillRectangle.part.1>
 8000cba:	bc30      	pop	{r4, r5}
 8000cbc:	4770      	bx	lr

08000cbe <ST7735_DrawImage>:

void ST7735_FillScreen(uint16_t color) {
    ST7735_FillRectangle(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
}

void ST7735_DrawImage(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint16_t* data) {
 8000cbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8000cc2:	287f      	cmp	r0, #127	; 0x7f
void ST7735_DrawImage(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint16_t* data) {
 8000cc4:	4604      	mov	r4, r0
 8000cc6:	460d      	mov	r5, r1
 8000cc8:	4617      	mov	r7, r2
 8000cca:	461e      	mov	r6, r3
 8000ccc:	f8dd 8018 	ldr.w	r8, [sp, #24]
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8000cd0:	d81c      	bhi.n	8000d0c <ST7735_DrawImage+0x4e>
 8000cd2:	297f      	cmp	r1, #127	; 0x7f
 8000cd4:	d81a      	bhi.n	8000d0c <ST7735_DrawImage+0x4e>
    if((x + w - 1) >= ST7735_WIDTH) return;
 8000cd6:	1883      	adds	r3, r0, r2
 8000cd8:	2b80      	cmp	r3, #128	; 0x80
 8000cda:	dc17      	bgt.n	8000d0c <ST7735_DrawImage+0x4e>
    if((y + h - 1) >= ST7735_HEIGHT) return;
 8000cdc:	198b      	adds	r3, r1, r6
 8000cde:	2b80      	cmp	r3, #128	; 0x80
 8000ce0:	dc14      	bgt.n	8000d0c <ST7735_DrawImage+0x4e>

    ST7735_Select();
 8000ce2:	f7ff fee1 	bl	8000aa8 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 8000ce6:	b2e0      	uxtb	r0, r4
 8000ce8:	b2e9      	uxtb	r1, r5
 8000cea:	1e73      	subs	r3, r6, #1
 8000cec:	1e7a      	subs	r2, r7, #1
 8000cee:	440b      	add	r3, r1
 8000cf0:	4402      	add	r2, r0
 8000cf2:	b2db      	uxtb	r3, r3
 8000cf4:	b2d2      	uxtb	r2, r2
 8000cf6:	f7ff ff30 	bl	8000b5a <ST7735_SetAddressWindow>
    ST7735_WriteData((uint8_t*)data, sizeof(uint16_t)*w*h);
 8000cfa:	0071      	lsls	r1, r6, #1
 8000cfc:	4379      	muls	r1, r7
 8000cfe:	4640      	mov	r0, r8
 8000d00:	f7ff fef2 	bl	8000ae8 <ST7735_WriteData>
    ST7735_Unselect();
}
 8000d04:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    ST7735_Unselect();
 8000d08:	f7ff bf52 	b.w	8000bb0 <ST7735_Unselect>
}
 8000d0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08000d10 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d10:	4b0e      	ldr	r3, [pc, #56]	; (8000d4c <HAL_MspInit+0x3c>)
{
 8000d12:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d14:	699a      	ldr	r2, [r3, #24]
 8000d16:	f042 0201 	orr.w	r2, r2, #1
 8000d1a:	619a      	str	r2, [r3, #24]
 8000d1c:	699a      	ldr	r2, [r3, #24]
 8000d1e:	f002 0201 	and.w	r2, r2, #1
 8000d22:	9200      	str	r2, [sp, #0]
 8000d24:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d26:	69da      	ldr	r2, [r3, #28]
 8000d28:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000d2c:	61da      	str	r2, [r3, #28]
 8000d2e:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000d30:	4a07      	ldr	r2, [pc, #28]	; (8000d50 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d36:	9301      	str	r3, [sp, #4]
 8000d38:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000d3a:	6853      	ldr	r3, [r2, #4]
 8000d3c:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000d40:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000d44:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d46:	b002      	add	sp, #8
 8000d48:	4770      	bx	lr
 8000d4a:	bf00      	nop
 8000d4c:	40021000 	.word	0x40021000
 8000d50:	40010000 	.word	0x40010000

08000d54 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000d54:	b5f0      	push	{r4, r5, r6, r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d56:	2710      	movs	r7, #16
{
 8000d58:	4605      	mov	r5, r0
 8000d5a:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d5c:	463a      	mov	r2, r7
 8000d5e:	2100      	movs	r1, #0
 8000d60:	eb0d 0007 	add.w	r0, sp, r7
 8000d64:	f001 fc38 	bl	80025d8 <memset>
  if(hspi->Instance==SPI1)
 8000d68:	682b      	ldr	r3, [r5, #0]
 8000d6a:	4a4b      	ldr	r2, [pc, #300]	; (8000e98 <HAL_SPI_MspInit+0x144>)
 8000d6c:	4293      	cmp	r3, r2
 8000d6e:	d15c      	bne.n	8000e2a <HAL_SPI_MspInit+0xd6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000d70:	4b4a      	ldr	r3, [pc, #296]	; (8000e9c <HAL_SPI_MspInit+0x148>)
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d72:	2028      	movs	r0, #40	; 0x28
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000d74:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d76:	2600      	movs	r6, #0
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000d78:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000d7c:	619a      	str	r2, [r3, #24]
 8000d7e:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d80:	eb0d 0107 	add.w	r1, sp, r7
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000d84:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8000d88:	9200      	str	r2, [sp, #0]
 8000d8a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d8c:	699a      	ldr	r2, [r3, #24]

    __HAL_AFIO_REMAP_SPI1_ENABLE();

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8000d8e:	4c44      	ldr	r4, [pc, #272]	; (8000ea0 <HAL_SPI_MspInit+0x14c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d90:	f042 0208 	orr.w	r2, r2, #8
 8000d94:	619a      	str	r2, [r3, #24]
 8000d96:	699b      	ldr	r3, [r3, #24]
 8000d98:	f003 0308 	and.w	r3, r3, #8
 8000d9c:	9301      	str	r3, [sp, #4]
 8000d9e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000da0:	2302      	movs	r3, #2
 8000da2:	e9cd 0304 	strd	r0, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000da6:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000da8:	483e      	ldr	r0, [pc, #248]	; (8000ea4 <HAL_SPI_MspInit+0x150>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000daa:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dac:	f000 fbfc 	bl	80015a8 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000db0:	483c      	ldr	r0, [pc, #240]	; (8000ea4 <HAL_SPI_MspInit+0x150>)
 8000db2:	eb0d 0107 	add.w	r1, sp, r7
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000db6:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db8:	e9cd 6605 	strd	r6, r6, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dbc:	f000 fbf4 	bl	80015a8 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_SPI1_ENABLE();
 8000dc0:	4a39      	ldr	r2, [pc, #228]	; (8000ea8 <HAL_SPI_MspInit+0x154>)
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000dc2:	4620      	mov	r0, r4
    __HAL_AFIO_REMAP_SPI1_ENABLE();
 8000dc4:	6853      	ldr	r3, [r2, #4]
 8000dc6:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000dca:	f043 0301 	orr.w	r3, r3, #1
 8000dce:	6053      	str	r3, [r2, #4]
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8000dd0:	4b36      	ldr	r3, [pc, #216]	; (8000eac <HAL_SPI_MspInit+0x158>)
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000dd2:	60a6      	str	r6, [r4, #8]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000dd4:	e9c4 3600 	strd	r3, r6, [r4]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000dd8:	2380      	movs	r3, #128	; 0x80
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000dda:	e9c4 3603 	strd	r3, r6, [r4, #12]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000dde:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8000de2:	e9c4 6605 	strd	r6, r6, [r4, #20]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000de6:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000de8:	f000 fb1a 	bl	8001420 <HAL_DMA_Init>
 8000dec:	b108      	cbz	r0, 8000df2 <HAL_SPI_MspInit+0x9e>
    {
      Error_Handler();
 8000dee:	f7ff fe59 	bl	8000aa4 <Error_Handler>

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000df2:	2310      	movs	r3, #16
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8000df4:	64ec      	str	r4, [r5, #76]	; 0x4c
 8000df6:	6265      	str	r5, [r4, #36]	; 0x24
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000df8:	492d      	ldr	r1, [pc, #180]	; (8000eb0 <HAL_SPI_MspInit+0x15c>)
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8000dfa:	4c2e      	ldr	r4, [pc, #184]	; (8000eb4 <HAL_SPI_MspInit+0x160>)
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000dfc:	2280      	movs	r2, #128	; 0x80
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000dfe:	e9c4 1300 	strd	r1, r3, [r4]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000e02:	2300      	movs	r3, #0
 8000e04:	e9c4 3202 	strd	r3, r2, [r4, #8]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e08:	e9c4 3304 	strd	r3, r3, [r4, #16]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 8000e0c:	2320      	movs	r3, #32
 8000e0e:	61a3      	str	r3, [r4, #24]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000e10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8000e14:	4620      	mov	r0, r4
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000e16:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8000e18:	f000 fb02 	bl	8001420 <HAL_DMA_Init>
 8000e1c:	b108      	cbz	r0, 8000e22 <HAL_SPI_MspInit+0xce>
    {
      Error_Handler();
 8000e1e:	f7ff fe41 	bl	8000aa4 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8000e22:	64ac      	str	r4, [r5, #72]	; 0x48
 8000e24:	6265      	str	r5, [r4, #36]	; 0x24
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000e26:	b009      	add	sp, #36	; 0x24
 8000e28:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if(hspi->Instance==SPI2)
 8000e2a:	4a23      	ldr	r2, [pc, #140]	; (8000eb8 <HAL_SPI_MspInit+0x164>)
 8000e2c:	4293      	cmp	r3, r2
 8000e2e:	d1fa      	bne.n	8000e26 <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000e30:	4b1a      	ldr	r3, [pc, #104]	; (8000e9c <HAL_SPI_MspInit+0x148>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e32:	a904      	add	r1, sp, #16
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000e34:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e36:	481b      	ldr	r0, [pc, #108]	; (8000ea4 <HAL_SPI_MspInit+0x150>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000e38:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000e3c:	61da      	str	r2, [r3, #28]
 8000e3e:	69da      	ldr	r2, [r3, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e40:	2600      	movs	r6, #0
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000e42:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8000e46:	9202      	str	r2, [sp, #8]
 8000e48:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e4a:	699a      	ldr	r2, [r3, #24]
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8000e4c:	4c1b      	ldr	r4, [pc, #108]	; (8000ebc <HAL_SPI_MspInit+0x168>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e4e:	f042 0208 	orr.w	r2, r2, #8
 8000e52:	619a      	str	r2, [r3, #24]
 8000e54:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e56:	f44f 4220 	mov.w	r2, #40960	; 0xa000
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e5a:	f003 0308 	and.w	r3, r3, #8
 8000e5e:	9303      	str	r3, [sp, #12]
 8000e60:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e62:	2302      	movs	r3, #2
 8000e64:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e68:	2303      	movs	r3, #3
 8000e6a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e6c:	f000 fb9c 	bl	80015a8 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e70:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e74:	a904      	add	r1, sp, #16
 8000e76:	480b      	ldr	r0, [pc, #44]	; (8000ea4 <HAL_SPI_MspInit+0x150>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e78:	e9cd 3604 	strd	r3, r6, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7c:	9606      	str	r6, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e7e:	f000 fb93 	bl	80015a8 <HAL_GPIO_Init>
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8000e82:	4b0f      	ldr	r3, [pc, #60]	; (8000ec0 <HAL_SPI_MspInit+0x16c>)
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e84:	60a6      	str	r6, [r4, #8]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000e86:	e9c4 3700 	strd	r3, r7, [r4]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000e8a:	2380      	movs	r3, #128	; 0x80
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8000e8c:	e9c4 6605 	strd	r6, r6, [r4, #20]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000e90:	e9c4 3603 	strd	r3, r6, [r4, #12]
 8000e94:	e7bc      	b.n	8000e10 <HAL_SPI_MspInit+0xbc>
 8000e96:	bf00      	nop
 8000e98:	40013000 	.word	0x40013000
 8000e9c:	40021000 	.word	0x40021000
 8000ea0:	20000430 	.word	0x20000430
 8000ea4:	40010c00 	.word	0x40010c00
 8000ea8:	40010000 	.word	0x40010000
 8000eac:	4002001c 	.word	0x4002001c
 8000eb0:	40020030 	.word	0x40020030
 8000eb4:	200004b8 	.word	0x200004b8
 8000eb8:	40003800 	.word	0x40003800
 8000ebc:	20000474 	.word	0x20000474
 8000ec0:	40020058 	.word	0x40020058

08000ec4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ec4:	b510      	push	{r4, lr}
 8000ec6:	4604      	mov	r4, r0
 8000ec8:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eca:	2210      	movs	r2, #16
 8000ecc:	2100      	movs	r1, #0
 8000ece:	a806      	add	r0, sp, #24
 8000ed0:	f001 fb82 	bl	80025d8 <memset>
  if(htim_base->Instance==TIM1)
 8000ed4:	6823      	ldr	r3, [r4, #0]
 8000ed6:	4a34      	ldr	r2, [pc, #208]	; (8000fa8 <HAL_TIM_Base_MspInit+0xe4>)
 8000ed8:	4293      	cmp	r3, r2
 8000eda:	d112      	bne.n	8000f02 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000edc:	4b33      	ldr	r3, [pc, #204]	; (8000fac <HAL_TIM_Base_MspInit+0xe8>)
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8000ede:	2019      	movs	r0, #25
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000ee0:	699a      	ldr	r2, [r3, #24]
 8000ee2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000ee6:	619a      	str	r2, [r3, #24]
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8000ee8:	2200      	movs	r2, #0
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000eea:	699b      	ldr	r3, [r3, #24]
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8000eec:	4611      	mov	r1, r2
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000eee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000ef2:	9301      	str	r3, [sp, #4]
 8000ef4:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8000ef6:	f000 fa3b 	bl	8001370 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8000efa:	2019      	movs	r0, #25
  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000efc:	f000 fa6c 	bl	80013d8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8000f00:	e027      	b.n	8000f52 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM2)
 8000f02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000f06:	d126      	bne.n	8000f56 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f08:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8000f0c:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f0e:	a906      	add	r1, sp, #24
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f10:	f042 0201 	orr.w	r2, r2, #1
 8000f14:	61da      	str	r2, [r3, #28]
 8000f16:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f18:	4825      	ldr	r0, [pc, #148]	; (8000fb0 <HAL_TIM_Base_MspInit+0xec>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f1a:	f002 0201 	and.w	r2, r2, #1
 8000f1e:	9202      	str	r2, [sp, #8]
 8000f20:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f22:	699a      	ldr	r2, [r3, #24]
 8000f24:	f042 0204 	orr.w	r2, r2, #4
 8000f28:	619a      	str	r2, [r3, #24]
 8000f2a:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f2c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f30:	f003 0304 	and.w	r3, r3, #4
 8000f34:	9303      	str	r3, [sp, #12]
 8000f36:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f38:	2302      	movs	r3, #2
 8000f3a:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f3e:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f40:	f000 fb32 	bl	80015a8 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM2_ENABLE();
 8000f44:	4a1b      	ldr	r2, [pc, #108]	; (8000fb4 <HAL_TIM_Base_MspInit+0xf0>)
 8000f46:	6853      	ldr	r3, [r2, #4]
 8000f48:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000f4c:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8000f50:	6053      	str	r3, [r2, #4]
}
 8000f52:	b00a      	add	sp, #40	; 0x28
 8000f54:	bd10      	pop	{r4, pc}
  else if(htim_base->Instance==TIM3)
 8000f56:	4a18      	ldr	r2, [pc, #96]	; (8000fb8 <HAL_TIM_Base_MspInit+0xf4>)
 8000f58:	4293      	cmp	r3, r2
 8000f5a:	d110      	bne.n	8000f7e <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f5c:	4b13      	ldr	r3, [pc, #76]	; (8000fac <HAL_TIM_Base_MspInit+0xe8>)
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000f5e:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f60:	69da      	ldr	r2, [r3, #28]
 8000f62:	f042 0202 	orr.w	r2, r2, #2
 8000f66:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000f68:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f6a:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000f6c:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f6e:	f003 0302 	and.w	r3, r3, #2
 8000f72:	9304      	str	r3, [sp, #16]
 8000f74:	9b04      	ldr	r3, [sp, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000f76:	f000 f9fb 	bl	8001370 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000f7a:	201d      	movs	r0, #29
 8000f7c:	e7be      	b.n	8000efc <HAL_TIM_Base_MspInit+0x38>
  else if(htim_base->Instance==TIM4)
 8000f7e:	4a0f      	ldr	r2, [pc, #60]	; (8000fbc <HAL_TIM_Base_MspInit+0xf8>)
 8000f80:	4293      	cmp	r3, r2
 8000f82:	d1e6      	bne.n	8000f52 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000f84:	4b09      	ldr	r3, [pc, #36]	; (8000fac <HAL_TIM_Base_MspInit+0xe8>)
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8000f86:	201e      	movs	r0, #30
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000f88:	69da      	ldr	r2, [r3, #28]
 8000f8a:	f042 0204 	orr.w	r2, r2, #4
 8000f8e:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8000f90:	2200      	movs	r2, #0
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000f92:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8000f94:	4611      	mov	r1, r2
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000f96:	f003 0304 	and.w	r3, r3, #4
 8000f9a:	9305      	str	r3, [sp, #20]
 8000f9c:	9b05      	ldr	r3, [sp, #20]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8000f9e:	f000 f9e7 	bl	8001370 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000fa2:	201e      	movs	r0, #30
 8000fa4:	e7aa      	b.n	8000efc <HAL_TIM_Base_MspInit+0x38>
 8000fa6:	bf00      	nop
 8000fa8:	40012c00 	.word	0x40012c00
 8000fac:	40021000 	.word	0x40021000
 8000fb0:	40010800 	.word	0x40010800
 8000fb4:	40010000 	.word	0x40010000
 8000fb8:	40000400 	.word	0x40000400
 8000fbc:	40000800 	.word	0x40000800

08000fc0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000fc0:	b510      	push	{r4, lr}
 8000fc2:	4604      	mov	r4, r0
 8000fc4:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc6:	2210      	movs	r2, #16
 8000fc8:	2100      	movs	r1, #0
 8000fca:	a802      	add	r0, sp, #8
 8000fcc:	f001 fb04 	bl	80025d8 <memset>
  if(htim->Instance==TIM2)
 8000fd0:	6823      	ldr	r3, [r4, #0]
 8000fd2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000fd6:	d11b      	bne.n	8001010 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fd8:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8000fdc:	699a      	ldr	r2, [r3, #24]
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fde:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fe0:	f042 0208 	orr.w	r2, r2, #8
 8000fe4:	619a      	str	r2, [r3, #24]
 8000fe6:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fe8:	f44f 6200 	mov.w	r2, #2048	; 0x800
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fec:	f003 0308 	and.w	r3, r3, #8
 8000ff0:	9301      	str	r3, [sp, #4]
 8000ff2:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ff4:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ff6:	4807      	ldr	r0, [pc, #28]	; (8001014 <HAL_TIM_MspPostInit+0x54>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ff8:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ffc:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ffe:	f000 fad3 	bl	80015a8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_ENABLE();
 8001002:	4a05      	ldr	r2, [pc, #20]	; (8001018 <HAL_TIM_MspPostInit+0x58>)
 8001004:	6853      	ldr	r3, [r2, #4]
 8001006:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800100a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800100e:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001010:	b006      	add	sp, #24
 8001012:	bd10      	pop	{r4, pc}
 8001014:	40010c00 	.word	0x40010c00
 8001018:	40010000 	.word	0x40010000

0800101c <SDTimer_Handler>:
volatile uint8_t Timer1, Timer2;


void SDTimer_Handler(void)
{
  if(Timer1 > 0)
 800101c:	4a07      	ldr	r2, [pc, #28]	; (800103c <SDTimer_Handler+0x20>)
 800101e:	7813      	ldrb	r3, [r2, #0]
 8001020:	b11b      	cbz	r3, 800102a <SDTimer_Handler+0xe>
    Timer1--;
 8001022:	7813      	ldrb	r3, [r2, #0]
 8001024:	3b01      	subs	r3, #1
 8001026:	b2db      	uxtb	r3, r3
 8001028:	7013      	strb	r3, [r2, #0]

  if(Timer2 > 0)
 800102a:	4a05      	ldr	r2, [pc, #20]	; (8001040 <SDTimer_Handler+0x24>)
 800102c:	7813      	ldrb	r3, [r2, #0]
 800102e:	b11b      	cbz	r3, 8001038 <SDTimer_Handler+0x1c>
    Timer2--;
 8001030:	7813      	ldrb	r3, [r2, #0]
 8001032:	3b01      	subs	r3, #1
 8001034:	b2db      	uxtb	r3, r3
 8001036:	7013      	strb	r3, [r2, #0]
}
 8001038:	4770      	bx	lr
 800103a:	bf00      	nop
 800103c:	200004fd 	.word	0x200004fd
 8001040:	200004fc 	.word	0x200004fc

08001044 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001044:	4770      	bx	lr

08001046 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001046:	e7fe      	b.n	8001046 <HardFault_Handler>

08001048 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001048:	e7fe      	b.n	8001048 <MemManage_Handler>

0800104a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800104a:	e7fe      	b.n	800104a <BusFault_Handler>

0800104c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800104c:	e7fe      	b.n	800104c <UsageFault_Handler>

0800104e <SVC_Handler>:
 800104e:	4770      	bx	lr

08001050 <DebugMon_Handler>:
 8001050:	4770      	bx	lr

08001052 <PendSV_Handler>:
 8001052:	4770      	bx	lr

08001054 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001054:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */
	FatFsCnt++;
 8001056:	4a08      	ldr	r2, [pc, #32]	; (8001078 <SysTick_Handler+0x24>)
 8001058:	7813      	ldrb	r3, [r2, #0]
 800105a:	3301      	adds	r3, #1
 800105c:	b2db      	uxtb	r3, r3
 800105e:	7013      	strb	r3, [r2, #0]
  if(FatFsCnt >= 10)
 8001060:	7813      	ldrb	r3, [r2, #0]
 8001062:	2b09      	cmp	r3, #9
 8001064:	d903      	bls.n	800106e <SysTick_Handler+0x1a>
  {
    FatFsCnt = 0;
 8001066:	2300      	movs	r3, #0
 8001068:	7013      	strb	r3, [r2, #0]
    SDTimer_Handler();
 800106a:	f7ff ffd7 	bl	800101c <SDTimer_Handler>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800106e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_IncTick();
 8001072:	f000 b947 	b.w	8001304 <HAL_IncTick>
 8001076:	bf00      	nop
 8001078:	20000096 	.word	0x20000096

0800107c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800107c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800107e:	2001      	movs	r0, #1
 8001080:	f000 fb84 	bl	800178c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */
	HAL_TIM_Base_Start_IT(&htim4);
 8001084:	4803      	ldr	r0, [pc, #12]	; (8001094 <EXTI0_IRQHandler+0x18>)
 8001086:	f000 ffb5 	bl	8001ff4 <HAL_TIM_Base_Start_IT>

	pin_selected = 4;
 800108a:	2204      	movs	r2, #4
 800108c:	4b02      	ldr	r3, [pc, #8]	; (8001098 <EXTI0_IRQHandler+0x1c>)
 800108e:	701a      	strb	r2, [r3, #0]
  /* USER CODE END EXTI0_IRQn 1 */
}
 8001090:	bd08      	pop	{r3, pc}
 8001092:	bf00      	nop
 8001094:	200000fc 	.word	0x200000fc
 8001098:	20000097 	.word	0x20000097

0800109c <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 800109c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 800109e:	2008      	movs	r0, #8
 80010a0:	f000 fb74 	bl	800178c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */
	HAL_TIM_Base_Start_IT(&htim4);
 80010a4:	4803      	ldr	r0, [pc, #12]	; (80010b4 <EXTI3_IRQHandler+0x18>)
 80010a6:	f000 ffa5 	bl	8001ff4 <HAL_TIM_Base_Start_IT>

	      	pin_selected = 3;
 80010aa:	2203      	movs	r2, #3
 80010ac:	4b02      	ldr	r3, [pc, #8]	; (80010b8 <EXTI3_IRQHandler+0x1c>)
 80010ae:	701a      	strb	r2, [r3, #0]
  /* USER CODE END EXTI3_IRQn 1 */
}
 80010b0:	bd08      	pop	{r3, pc}
 80010b2:	bf00      	nop
 80010b4:	200000fc 	.word	0x200000fc
 80010b8:	20000097 	.word	0x20000097

080010bc <DMA1_Channel2_IRQHandler>:
void DMA1_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80010bc:	4801      	ldr	r0, [pc, #4]	; (80010c4 <DMA1_Channel2_IRQHandler+0x8>)
 80010be:	f000 b9df 	b.w	8001480 <HAL_DMA_IRQHandler>
 80010c2:	bf00      	nop
 80010c4:	20000430 	.word	0x20000430

080010c8 <DMA1_Channel3_IRQHandler>:
void DMA1_Channel3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80010c8:	4801      	ldr	r0, [pc, #4]	; (80010d0 <DMA1_Channel3_IRQHandler+0x8>)
 80010ca:	f000 b9d9 	b.w	8001480 <HAL_DMA_IRQHandler>
 80010ce:	bf00      	nop
 80010d0:	200004b8 	.word	0x200004b8

080010d4 <DMA1_Channel5_IRQHandler>:
void DMA1_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80010d4:	4801      	ldr	r0, [pc, #4]	; (80010dc <DMA1_Channel5_IRQHandler+0x8>)
 80010d6:	f000 b9d3 	b.w	8001480 <HAL_DMA_IRQHandler>
 80010da:	bf00      	nop
 80010dc:	20000474 	.word	0x20000474

080010e0 <TIM1_UP_IRQHandler>:
void TIM1_UP_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80010e0:	4801      	ldr	r0, [pc, #4]	; (80010e8 <TIM1_UP_IRQHandler+0x8>)
 80010e2:	f000 bfb1 	b.w	8002048 <HAL_TIM_IRQHandler>
 80010e6:	bf00      	nop
 80010e8:	20000358 	.word	0x20000358

080010ec <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80010ec:	b538      	push	{r3, r4, r5, lr}
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
  /* USER CODE BEGIN TIM3_IRQn 1 */
  if(sound_on == 1){
 80010ee:	4c13      	ldr	r4, [pc, #76]	; (800113c <TIM3_IRQHandler+0x50>)
  HAL_TIM_IRQHandler(&htim3);
 80010f0:	4813      	ldr	r0, [pc, #76]	; (8001140 <TIM3_IRQHandler+0x54>)
 80010f2:	f000 ffa9 	bl	8002048 <HAL_TIM_IRQHandler>
  if(sound_on == 1){
 80010f6:	7821      	ldrb	r1, [r4, #0]
 80010f8:	2901      	cmp	r1, #1
 80010fa:	d113      	bne.n	8001124 <TIM3_IRQHandler+0x38>
 	 if(sound < 1){
 80010fc:	4b11      	ldr	r3, [pc, #68]	; (8001144 <TIM3_IRQHandler+0x58>)
 80010fe:	781a      	ldrb	r2, [r3, #0]
 8001100:	b98a      	cbnz	r2, 8001126 <TIM3_IRQHandler+0x3a>
 		 __HAL_TIM_SET_AUTORELOAD(&htim2,coin_effect[0]);
 8001102:	4a11      	ldr	r2, [pc, #68]	; (8001148 <TIM3_IRQHandler+0x5c>)
 8001104:	4811      	ldr	r0, [pc, #68]	; (800114c <TIM3_IRQHandler+0x60>)
 8001106:	6815      	ldr	r5, [r2, #0]
 8001108:	8800      	ldrh	r0, [r0, #0]
 		 sound++;
 800110a:	7019      	strb	r1, [r3, #0]
 		 __HAL_TIM_SET_AUTORELOAD(&htim2,coin_effect[0]);
 800110c:	62e8      	str	r0, [r5, #44]	; 0x2c
 800110e:	60d0      	str	r0, [r2, #12]
 	 if(sound < 4){
 		 __HAL_TIM_SET_AUTORELOAD(&htim2,coin_effect[1]);
 	 }
 	 sound++;
 	 }
 	 if(sound > 4){
 8001110:	781a      	ldrb	r2, [r3, #0]
 8001112:	2a04      	cmp	r2, #4
 8001114:	d906      	bls.n	8001124 <TIM3_IRQHandler+0x38>
 		 sound_on = 0;
 8001116:	2200      	movs	r2, #0
 		 sound = 0;
 8001118:	701a      	strb	r2, [r3, #0]
 		 __HAL_TIM_SET_AUTORELOAD(&htim2,0);
 800111a:	4b0b      	ldr	r3, [pc, #44]	; (8001148 <TIM3_IRQHandler+0x5c>)
 		 sound_on = 0;
 800111c:	7022      	strb	r2, [r4, #0]
 		 __HAL_TIM_SET_AUTORELOAD(&htim2,0);
 800111e:	6819      	ldr	r1, [r3, #0]
 8001120:	60da      	str	r2, [r3, #12]
 8001122:	62ca      	str	r2, [r1, #44]	; 0x2c
 	 }
  }
  /* USER CODE END TIM3_IRQn 1 */
}
 8001124:	bd38      	pop	{r3, r4, r5, pc}
 	 if(sound < 4){
 8001126:	2a03      	cmp	r2, #3
 8001128:	d805      	bhi.n	8001136 <TIM3_IRQHandler+0x4a>
 		 __HAL_TIM_SET_AUTORELOAD(&htim2,coin_effect[1]);
 800112a:	4907      	ldr	r1, [pc, #28]	; (8001148 <TIM3_IRQHandler+0x5c>)
 800112c:	4807      	ldr	r0, [pc, #28]	; (800114c <TIM3_IRQHandler+0x60>)
 800112e:	680d      	ldr	r5, [r1, #0]
 8001130:	8840      	ldrh	r0, [r0, #2]
 8001132:	62e8      	str	r0, [r5, #44]	; 0x2c
 8001134:	60c8      	str	r0, [r1, #12]
 	 sound++;
 8001136:	3201      	adds	r2, #1
 8001138:	701a      	strb	r2, [r3, #0]
 800113a:	e7e9      	b.n	8001110 <TIM3_IRQHandler+0x24>
 800113c:	20000095 	.word	0x20000095
 8001140:	2000013c 	.word	0x2000013c
 8001144:	20000094 	.word	0x20000094
 8001148:	200003f0 	.word	0x200003f0
 800114c:	20000000 	.word	0x20000000

08001150 <TIM4_IRQHandler>:
void TIM4_IRQHandler(void)
{
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001150:	4801      	ldr	r0, [pc, #4]	; (8001158 <TIM4_IRQHandler+0x8>)
 8001152:	f000 bf79 	b.w	8002048 <HAL_TIM_IRQHandler>
 8001156:	bf00      	nop
 8001158:	200000fc 	.word	0x200000fc

0800115c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800115c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800115e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001162:	f000 fb13 	bl	800178c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8001166:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800116a:	f000 fb0f 	bl	800178c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800116e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8001172:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001176:	f000 bb09 	b.w	800178c <HAL_GPIO_EXTI_IRQHandler>
	...

0800117c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 1 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
	  if ( GPIO_Pin == GPIO_PIN_13)
 800117c:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
{
 8001180:	b508      	push	{r3, lr}
	  if ( GPIO_Pin == GPIO_PIN_13)
 8001182:	d106      	bne.n	8001192 <HAL_GPIO_EXTI_Callback+0x16>
	      {
	          // Write your code here
	      	HAL_TIM_Base_Start_IT(&htim4);
 8001184:	480c      	ldr	r0, [pc, #48]	; (80011b8 <HAL_GPIO_EXTI_Callback+0x3c>)
 8001186:	f000 ff35 	bl	8001ff4 <HAL_TIM_Base_Start_IT>

	      	pin_selected = 3;
 800118a:	2203      	movs	r2, #3
 800118c:	4b0b      	ldr	r3, [pc, #44]	; (80011bc <HAL_GPIO_EXTI_Callback+0x40>)
	           {
	               // Write your code here

	       	HAL_TIM_Base_Start_IT(&htim4);

	       	pin_selected = 5;
 800118e:	701a      	strb	r2, [r3, #0]

	   //   	 HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_4);
	           }

}
 8001190:	bd08      	pop	{r3, pc}
	      if ( GPIO_Pin == GPIO_PIN_14)
 8001192:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 8001196:	d105      	bne.n	80011a4 <HAL_GPIO_EXTI_Callback+0x28>
	      	HAL_TIM_Base_Start_IT(&htim4);
 8001198:	4807      	ldr	r0, [pc, #28]	; (80011b8 <HAL_GPIO_EXTI_Callback+0x3c>)
 800119a:	f000 ff2b 	bl	8001ff4 <HAL_TIM_Base_Start_IT>
	      	pin_selected = 4;
 800119e:	4b07      	ldr	r3, [pc, #28]	; (80011bc <HAL_GPIO_EXTI_Callback+0x40>)
 80011a0:	2204      	movs	r2, #4
 80011a2:	e7f4      	b.n	800118e <HAL_GPIO_EXTI_Callback+0x12>
	      if ( GPIO_Pin == GPIO_PIN_15)
 80011a4:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80011a8:	d1f2      	bne.n	8001190 <HAL_GPIO_EXTI_Callback+0x14>
	       	HAL_TIM_Base_Start_IT(&htim4);
 80011aa:	4803      	ldr	r0, [pc, #12]	; (80011b8 <HAL_GPIO_EXTI_Callback+0x3c>)
 80011ac:	f000 ff22 	bl	8001ff4 <HAL_TIM_Base_Start_IT>
	       	pin_selected = 5;
 80011b0:	4b02      	ldr	r3, [pc, #8]	; (80011bc <HAL_GPIO_EXTI_Callback+0x40>)
 80011b2:	2205      	movs	r2, #5
 80011b4:	e7eb      	b.n	800118e <HAL_GPIO_EXTI_Callback+0x12>
 80011b6:	bf00      	nop
 80011b8:	200000fc 	.word	0x200000fc
 80011bc:	20000097 	.word	0x20000097

080011c0 <_sbrk>:
 80011c0:	4b0b      	ldr	r3, [pc, #44]	; (80011f0 <_sbrk+0x30>)
 80011c2:	b510      	push	{r4, lr}
 80011c4:	6819      	ldr	r1, [r3, #0]
 80011c6:	4602      	mov	r2, r0
 80011c8:	b909      	cbnz	r1, 80011ce <_sbrk+0xe>
 80011ca:	490a      	ldr	r1, [pc, #40]	; (80011f4 <_sbrk+0x34>)
 80011cc:	6019      	str	r1, [r3, #0]
 80011ce:	6818      	ldr	r0, [r3, #0]
 80011d0:	4909      	ldr	r1, [pc, #36]	; (80011f8 <_sbrk+0x38>)
 80011d2:	4c0a      	ldr	r4, [pc, #40]	; (80011fc <_sbrk+0x3c>)
 80011d4:	4402      	add	r2, r0
 80011d6:	1b09      	subs	r1, r1, r4
 80011d8:	428a      	cmp	r2, r1
 80011da:	d906      	bls.n	80011ea <_sbrk+0x2a>
 80011dc:	f001 f9c2 	bl	8002564 <__errno>
 80011e0:	230c      	movs	r3, #12
 80011e2:	6003      	str	r3, [r0, #0]
 80011e4:	f04f 30ff 	mov.w	r0, #4294967295
 80011e8:	bd10      	pop	{r4, pc}
 80011ea:	601a      	str	r2, [r3, #0]
 80011ec:	e7fc      	b.n	80011e8 <_sbrk+0x28>
 80011ee:	bf00      	nop
 80011f0:	20000098 	.word	0x20000098
 80011f4:	20000508 	.word	0x20000508
 80011f8:	20005000 	.word	0x20005000
 80011fc:	00000400 	.word	0x00000400

08001200 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001200:	4b0f      	ldr	r3, [pc, #60]	; (8001240 <SystemInit+0x40>)
 8001202:	681a      	ldr	r2, [r3, #0]
 8001204:	f042 0201 	orr.w	r2, r2, #1
 8001208:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 800120a:	6859      	ldr	r1, [r3, #4]
 800120c:	4a0d      	ldr	r2, [pc, #52]	; (8001244 <SystemInit+0x44>)
 800120e:	400a      	ands	r2, r1
 8001210:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001212:	681a      	ldr	r2, [r3, #0]
 8001214:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001218:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800121c:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800121e:	681a      	ldr	r2, [r3, #0]
 8001220:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001224:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001226:	685a      	ldr	r2, [r3, #4]
 8001228:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 800122c:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800122e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001232:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001234:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001238:	4b03      	ldr	r3, [pc, #12]	; (8001248 <SystemInit+0x48>)
 800123a:	609a      	str	r2, [r3, #8]
#endif 
}
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop
 8001240:	40021000 	.word	0x40021000
 8001244:	f8ff0000 	.word	0xf8ff0000
 8001248:	e000ed00 	.word	0xe000ed00

0800124c <Reset_Handler>:
 800124c:	2100      	movs	r1, #0
 800124e:	e003      	b.n	8001258 <LoopCopyDataInit>

08001250 <CopyDataInit>:
 8001250:	4b0b      	ldr	r3, [pc, #44]	; (8001280 <LoopFillZerobss+0x14>)
 8001252:	585b      	ldr	r3, [r3, r1]
 8001254:	5043      	str	r3, [r0, r1]
 8001256:	3104      	adds	r1, #4

08001258 <LoopCopyDataInit>:
 8001258:	480a      	ldr	r0, [pc, #40]	; (8001284 <LoopFillZerobss+0x18>)
 800125a:	4b0b      	ldr	r3, [pc, #44]	; (8001288 <LoopFillZerobss+0x1c>)
 800125c:	1842      	adds	r2, r0, r1
 800125e:	429a      	cmp	r2, r3
 8001260:	d3f6      	bcc.n	8001250 <CopyDataInit>
 8001262:	4a0a      	ldr	r2, [pc, #40]	; (800128c <LoopFillZerobss+0x20>)
 8001264:	e002      	b.n	800126c <LoopFillZerobss>

08001266 <FillZerobss>:
 8001266:	2300      	movs	r3, #0
 8001268:	f842 3b04 	str.w	r3, [r2], #4

0800126c <LoopFillZerobss>:
 800126c:	4b08      	ldr	r3, [pc, #32]	; (8001290 <LoopFillZerobss+0x24>)
 800126e:	429a      	cmp	r2, r3
 8001270:	d3f9      	bcc.n	8001266 <FillZerobss>
 8001272:	f7ff ffc5 	bl	8001200 <SystemInit>
 8001276:	f001 f97b 	bl	8002570 <__libc_init_array>
 800127a:	f7fe ffff 	bl	800027c <main>
 800127e:	4770      	bx	lr
 8001280:	0800d09c 	.word	0x0800d09c
 8001284:	20000000 	.word	0x20000000
 8001288:	20000074 	.word	0x20000074
 800128c:	20000074 	.word	0x20000074
 8001290:	20000508 	.word	0x20000508

08001294 <ADC1_2_IRQHandler>:
 8001294:	e7fe      	b.n	8001294 <ADC1_2_IRQHandler>
	...

08001298 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001298:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800129a:	4b0e      	ldr	r3, [pc, #56]	; (80012d4 <HAL_InitTick+0x3c>)
{
 800129c:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800129e:	7818      	ldrb	r0, [r3, #0]
 80012a0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012a4:	fbb3 f3f0 	udiv	r3, r3, r0
 80012a8:	4a0b      	ldr	r2, [pc, #44]	; (80012d8 <HAL_InitTick+0x40>)
 80012aa:	6810      	ldr	r0, [r2, #0]
 80012ac:	fbb0 f0f3 	udiv	r0, r0, r3
 80012b0:	f000 f8a0 	bl	80013f4 <HAL_SYSTICK_Config>
 80012b4:	4604      	mov	r4, r0
 80012b6:	b958      	cbnz	r0, 80012d0 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012b8:	2d0f      	cmp	r5, #15
 80012ba:	d809      	bhi.n	80012d0 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012bc:	4602      	mov	r2, r0
 80012be:	4629      	mov	r1, r5
 80012c0:	f04f 30ff 	mov.w	r0, #4294967295
 80012c4:	f000 f854 	bl	8001370 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012c8:	4620      	mov	r0, r4
 80012ca:	4b04      	ldr	r3, [pc, #16]	; (80012dc <HAL_InitTick+0x44>)
 80012cc:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80012ce:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80012d0:	2001      	movs	r0, #1
 80012d2:	e7fc      	b.n	80012ce <HAL_InitTick+0x36>
 80012d4:	20000008 	.word	0x20000008
 80012d8:	20000004 	.word	0x20000004
 80012dc:	2000000c 	.word	0x2000000c

080012e0 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012e0:	4a07      	ldr	r2, [pc, #28]	; (8001300 <HAL_Init+0x20>)
{
 80012e2:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012e4:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012e6:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012e8:	f043 0310 	orr.w	r3, r3, #16
 80012ec:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012ee:	f000 f82d 	bl	800134c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80012f2:	2000      	movs	r0, #0
 80012f4:	f7ff ffd0 	bl	8001298 <HAL_InitTick>
  HAL_MspInit();
 80012f8:	f7ff fd0a 	bl	8000d10 <HAL_MspInit>
}
 80012fc:	2000      	movs	r0, #0
 80012fe:	bd08      	pop	{r3, pc}
 8001300:	40022000 	.word	0x40022000

08001304 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001304:	4a03      	ldr	r2, [pc, #12]	; (8001314 <HAL_IncTick+0x10>)
 8001306:	4b04      	ldr	r3, [pc, #16]	; (8001318 <HAL_IncTick+0x14>)
 8001308:	6811      	ldr	r1, [r2, #0]
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	440b      	add	r3, r1
 800130e:	6013      	str	r3, [r2, #0]
}
 8001310:	4770      	bx	lr
 8001312:	bf00      	nop
 8001314:	20000500 	.word	0x20000500
 8001318:	20000008 	.word	0x20000008

0800131c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800131c:	4b01      	ldr	r3, [pc, #4]	; (8001324 <HAL_GetTick+0x8>)
 800131e:	6818      	ldr	r0, [r3, #0]
}
 8001320:	4770      	bx	lr
 8001322:	bf00      	nop
 8001324:	20000500 	.word	0x20000500

08001328 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001328:	b538      	push	{r3, r4, r5, lr}
 800132a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800132c:	f7ff fff6 	bl	800131c <HAL_GetTick>
 8001330:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001332:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8001334:	bf1e      	ittt	ne
 8001336:	4b04      	ldrne	r3, [pc, #16]	; (8001348 <HAL_Delay+0x20>)
 8001338:	781b      	ldrbne	r3, [r3, #0]
 800133a:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800133c:	f7ff ffee 	bl	800131c <HAL_GetTick>
 8001340:	1b40      	subs	r0, r0, r5
 8001342:	42a0      	cmp	r0, r4
 8001344:	d3fa      	bcc.n	800133c <HAL_Delay+0x14>
  {
  }
}
 8001346:	bd38      	pop	{r3, r4, r5, pc}
 8001348:	20000008 	.word	0x20000008

0800134c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800134c:	4a07      	ldr	r2, [pc, #28]	; (800136c <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800134e:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001350:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001352:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001356:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800135a:	041b      	lsls	r3, r3, #16
 800135c:	0c1b      	lsrs	r3, r3, #16
 800135e:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001362:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8001366:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001368:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800136a:	4770      	bx	lr
 800136c:	e000ed00 	.word	0xe000ed00

08001370 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001370:	4b17      	ldr	r3, [pc, #92]	; (80013d0 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001372:	b570      	push	{r4, r5, r6, lr}
 8001374:	68dc      	ldr	r4, [r3, #12]

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001376:	f04f 36ff 	mov.w	r6, #4294967295
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800137a:	f3c4 2402 	ubfx	r4, r4, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800137e:	f1c4 0507 	rsb	r5, r4, #7
 8001382:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001384:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001388:	bf28      	it	cs
 800138a:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800138c:	2b06      	cmp	r3, #6
 800138e:	bf98      	it	ls
 8001390:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001392:	fa06 f305 	lsl.w	r3, r6, r5
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001396:	bf88      	it	hi
 8001398:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800139a:	ea21 0303 	bic.w	r3, r1, r3
 800139e:	40a3      	lsls	r3, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013a0:	fa06 f404 	lsl.w	r4, r6, r4
 80013a4:	ea22 0404 	bic.w	r4, r2, r4
  if ((int32_t)(IRQn) >= 0)
 80013a8:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013aa:	ea43 0304 	orr.w	r3, r3, r4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013ae:	bfa8      	it	ge
 80013b0:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 80013b4:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013b8:	bfb8      	it	lt
 80013ba:	4a06      	ldrlt	r2, [pc, #24]	; (80013d4 <HAL_NVIC_SetPriority+0x64>)
 80013bc:	b2db      	uxtb	r3, r3
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013be:	bfab      	itete	ge
 80013c0:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013c4:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013c8:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013cc:	5413      	strblt	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80013ce:	bd70      	pop	{r4, r5, r6, pc}
 80013d0:	e000ed00 	.word	0xe000ed00
 80013d4:	e000ed14 	.word	0xe000ed14

080013d8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80013d8:	2800      	cmp	r0, #0
 80013da:	db08      	blt.n	80013ee <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013dc:	2301      	movs	r3, #1
 80013de:	0942      	lsrs	r2, r0, #5
 80013e0:	f000 001f 	and.w	r0, r0, #31
 80013e4:	fa03 f000 	lsl.w	r0, r3, r0
 80013e8:	4b01      	ldr	r3, [pc, #4]	; (80013f0 <HAL_NVIC_EnableIRQ+0x18>)
 80013ea:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80013ee:	4770      	bx	lr
 80013f0:	e000e100 	.word	0xe000e100

080013f4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013f4:	3801      	subs	r0, #1
 80013f6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80013fa:	d20a      	bcs.n	8001412 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013fc:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013fe:	4b06      	ldr	r3, [pc, #24]	; (8001418 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001400:	4a06      	ldr	r2, [pc, #24]	; (800141c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001402:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001404:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001408:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800140a:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800140c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800140e:	601a      	str	r2, [r3, #0]
 8001410:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001412:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001414:	4770      	bx	lr
 8001416:	bf00      	nop
 8001418:	e000e010 	.word	0xe000e010
 800141c:	e000ed00 	.word	0xe000ed00

08001420 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001420:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001422:	b330      	cbz	r0, 8001472 <HAL_DMA_Init+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001424:	2214      	movs	r2, #20
 8001426:	6801      	ldr	r1, [r0, #0]
 8001428:	4b13      	ldr	r3, [pc, #76]	; (8001478 <HAL_DMA_Init+0x58>)
 800142a:	440b      	add	r3, r1
 800142c:	fbb3 f3f2 	udiv	r3, r3, r2
 8001430:	009b      	lsls	r3, r3, #2
 8001432:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001434:	4b11      	ldr	r3, [pc, #68]	; (800147c <HAL_DMA_Init+0x5c>)

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001436:	680a      	ldr	r2, [r1, #0]
  hdma->DmaBaseAddress = DMA1;
 8001438:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800143a:	e9d0 3401 	ldrd	r3, r4, [r0, #4]
 800143e:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001440:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001442:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001446:	4323      	orrs	r3, r4
 8001448:	6904      	ldr	r4, [r0, #16]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800144a:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800144e:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001450:	6944      	ldr	r4, [r0, #20]
 8001452:	4323      	orrs	r3, r4
 8001454:	6984      	ldr	r4, [r0, #24]
 8001456:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8001458:	69c4      	ldr	r4, [r0, #28]
 800145a:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 800145c:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800145e:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001460:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001462:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 8001464:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001468:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800146a:	f880 3020 	strb.w	r3, [r0, #32]

  return HAL_OK;
 800146e:	4618      	mov	r0, r3
}
 8001470:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001472:	2001      	movs	r0, #1
 8001474:	e7fc      	b.n	8001470 <HAL_DMA_Init+0x50>
 8001476:	bf00      	nop
 8001478:	bffdfff8 	.word	0xbffdfff8
 800147c:	40020000 	.word	0x40020000

08001480 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001480:	b470      	push	{r4, r5, r6}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
  uint32_t source_it = hdma->Instance->CCR;
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001482:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001484:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001486:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001488:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800148a:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800148c:	4095      	lsls	r5, r2
 800148e:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 8001490:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001492:	d032      	beq.n	80014fa <HAL_DMA_IRQHandler+0x7a>
 8001494:	074d      	lsls	r5, r1, #29
 8001496:	d530      	bpl.n	80014fa <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001498:	681a      	ldr	r2, [r3, #0]
 800149a:	0696      	lsls	r6, r2, #26
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800149c:	bf5e      	ittt	pl
 800149e:	681a      	ldrpl	r2, [r3, #0]
 80014a0:	f022 0204 	bicpl.w	r2, r2, #4
 80014a4:	601a      	strpl	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80014a6:	4a3e      	ldr	r2, [pc, #248]	; (80015a0 <HAL_DMA_IRQHandler+0x120>)
 80014a8:	4293      	cmp	r3, r2
 80014aa:	d019      	beq.n	80014e0 <HAL_DMA_IRQHandler+0x60>
 80014ac:	3214      	adds	r2, #20
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d018      	beq.n	80014e4 <HAL_DMA_IRQHandler+0x64>
 80014b2:	3214      	adds	r2, #20
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d017      	beq.n	80014e8 <HAL_DMA_IRQHandler+0x68>
 80014b8:	3214      	adds	r2, #20
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d017      	beq.n	80014ee <HAL_DMA_IRQHandler+0x6e>
 80014be:	3214      	adds	r2, #20
 80014c0:	4293      	cmp	r3, r2
 80014c2:	d017      	beq.n	80014f4 <HAL_DMA_IRQHandler+0x74>
 80014c4:	3214      	adds	r2, #20
 80014c6:	4293      	cmp	r3, r2
 80014c8:	bf0c      	ite	eq
 80014ca:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 80014ce:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 80014d2:	4a34      	ldr	r2, [pc, #208]	; (80015a4 <HAL_DMA_IRQHandler+0x124>)
 80014d4:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80014d6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->State = HAL_DMA_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);

    if (hdma->XferErrorCallback != NULL)
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d05e      	beq.n	800159a <HAL_DMA_IRQHandler+0x11a>
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
    }
  }
  return;
}
 80014dc:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 80014de:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80014e0:	2304      	movs	r3, #4
 80014e2:	e7f6      	b.n	80014d2 <HAL_DMA_IRQHandler+0x52>
 80014e4:	2340      	movs	r3, #64	; 0x40
 80014e6:	e7f4      	b.n	80014d2 <HAL_DMA_IRQHandler+0x52>
 80014e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80014ec:	e7f1      	b.n	80014d2 <HAL_DMA_IRQHandler+0x52>
 80014ee:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80014f2:	e7ee      	b.n	80014d2 <HAL_DMA_IRQHandler+0x52>
 80014f4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80014f8:	e7eb      	b.n	80014d2 <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80014fa:	2502      	movs	r5, #2
 80014fc:	4095      	lsls	r5, r2
 80014fe:	4225      	tst	r5, r4
 8001500:	d035      	beq.n	800156e <HAL_DMA_IRQHandler+0xee>
 8001502:	078d      	lsls	r5, r1, #30
 8001504:	d533      	bpl.n	800156e <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001506:	681a      	ldr	r2, [r3, #0]
 8001508:	0694      	lsls	r4, r2, #26
 800150a:	d406      	bmi.n	800151a <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800150c:	681a      	ldr	r2, [r3, #0]
 800150e:	f022 020a 	bic.w	r2, r2, #10
 8001512:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8001514:	2201      	movs	r2, #1
 8001516:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800151a:	4a21      	ldr	r2, [pc, #132]	; (80015a0 <HAL_DMA_IRQHandler+0x120>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d019      	beq.n	8001554 <HAL_DMA_IRQHandler+0xd4>
 8001520:	3214      	adds	r2, #20
 8001522:	4293      	cmp	r3, r2
 8001524:	d018      	beq.n	8001558 <HAL_DMA_IRQHandler+0xd8>
 8001526:	3214      	adds	r2, #20
 8001528:	4293      	cmp	r3, r2
 800152a:	d017      	beq.n	800155c <HAL_DMA_IRQHandler+0xdc>
 800152c:	3214      	adds	r2, #20
 800152e:	4293      	cmp	r3, r2
 8001530:	d017      	beq.n	8001562 <HAL_DMA_IRQHandler+0xe2>
 8001532:	3214      	adds	r2, #20
 8001534:	4293      	cmp	r3, r2
 8001536:	d017      	beq.n	8001568 <HAL_DMA_IRQHandler+0xe8>
 8001538:	3214      	adds	r2, #20
 800153a:	4293      	cmp	r3, r2
 800153c:	bf0c      	ite	eq
 800153e:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 8001542:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 8001546:	4a17      	ldr	r2, [pc, #92]	; (80015a4 <HAL_DMA_IRQHandler+0x124>)
 8001548:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 800154a:	2300      	movs	r3, #0
 800154c:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8001550:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001552:	e7c1      	b.n	80014d8 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001554:	2302      	movs	r3, #2
 8001556:	e7f6      	b.n	8001546 <HAL_DMA_IRQHandler+0xc6>
 8001558:	2320      	movs	r3, #32
 800155a:	e7f4      	b.n	8001546 <HAL_DMA_IRQHandler+0xc6>
 800155c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001560:	e7f1      	b.n	8001546 <HAL_DMA_IRQHandler+0xc6>
 8001562:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001566:	e7ee      	b.n	8001546 <HAL_DMA_IRQHandler+0xc6>
 8001568:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800156c:	e7eb      	b.n	8001546 <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800156e:	2508      	movs	r5, #8
 8001570:	4095      	lsls	r5, r2
 8001572:	4225      	tst	r5, r4
 8001574:	d011      	beq.n	800159a <HAL_DMA_IRQHandler+0x11a>
 8001576:	0709      	lsls	r1, r1, #28
 8001578:	d50f      	bpl.n	800159a <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800157a:	6819      	ldr	r1, [r3, #0]
 800157c:	f021 010e 	bic.w	r1, r1, #14
 8001580:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001582:	2301      	movs	r3, #1
 8001584:	fa03 f202 	lsl.w	r2, r3, r2
 8001588:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800158a:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 800158c:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8001590:	2300      	movs	r3, #0
 8001592:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8001596:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001598:	e79e      	b.n	80014d8 <HAL_DMA_IRQHandler+0x58>
}
 800159a:	bc70      	pop	{r4, r5, r6}
 800159c:	4770      	bx	lr
 800159e:	bf00      	nop
 80015a0:	40020008 	.word	0x40020008
 80015a4:	40020000 	.word	0x40020000

080015a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80015ac:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 80015ae:	4626      	mov	r6, r4
 80015b0:	4b65      	ldr	r3, [pc, #404]	; (8001748 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80015b2:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8001758 <HAL_GPIO_Init+0x1b0>
 80015b6:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 800175c <HAL_GPIO_Init+0x1b4>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015ba:	680a      	ldr	r2, [r1, #0]
 80015bc:	fa32 f506 	lsrs.w	r5, r2, r6
 80015c0:	d102      	bne.n	80015c8 <HAL_GPIO_Init+0x20>
      }
    }

	position++;
  }
}
 80015c2:	b003      	add	sp, #12
 80015c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 80015c8:	f04f 0801 	mov.w	r8, #1
 80015cc:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80015d0:	ea02 0208 	and.w	r2, r2, r8
    if (iocurrent == ioposition)
 80015d4:	4590      	cmp	r8, r2
 80015d6:	d17e      	bne.n	80016d6 <HAL_GPIO_Init+0x12e>
      switch (GPIO_Init->Mode)
 80015d8:	684d      	ldr	r5, [r1, #4]
 80015da:	2d12      	cmp	r5, #18
 80015dc:	f000 80a9 	beq.w	8001732 <HAL_GPIO_Init+0x18a>
 80015e0:	f200 8082 	bhi.w	80016e8 <HAL_GPIO_Init+0x140>
 80015e4:	2d02      	cmp	r5, #2
 80015e6:	f000 80a1 	beq.w	800172c <HAL_GPIO_Init+0x184>
 80015ea:	d876      	bhi.n	80016da <HAL_GPIO_Init+0x132>
 80015ec:	2d00      	cmp	r5, #0
 80015ee:	f000 8088 	beq.w	8001702 <HAL_GPIO_Init+0x15a>
 80015f2:	2d01      	cmp	r5, #1
 80015f4:	f000 8098 	beq.w	8001728 <HAL_GPIO_Init+0x180>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80015f8:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80015fc:	2aff      	cmp	r2, #255	; 0xff
 80015fe:	bf93      	iteet	ls
 8001600:	4682      	movls	sl, r0
 8001602:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8001606:	3d08      	subhi	r5, #8
 8001608:	f8d0 b000 	ldrls.w	fp, [r0]
 800160c:	bf92      	itee	ls
 800160e:	00b5      	lslls	r5, r6, #2
 8001610:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8001614:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001616:	fa09 f805 	lsl.w	r8, r9, r5
 800161a:	ea2b 0808 	bic.w	r8, fp, r8
 800161e:	fa04 f505 	lsl.w	r5, r4, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001622:	bf88      	it	hi
 8001624:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001628:	ea48 0505 	orr.w	r5, r8, r5
 800162c:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001630:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8001634:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8001638:	d04d      	beq.n	80016d6 <HAL_GPIO_Init+0x12e>
        __HAL_RCC_AFIO_CLK_ENABLE();
 800163a:	4f44      	ldr	r7, [pc, #272]	; (800174c <HAL_GPIO_Init+0x1a4>)
 800163c:	f026 0803 	bic.w	r8, r6, #3
 8001640:	69bd      	ldr	r5, [r7, #24]
 8001642:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8001646:	f045 0501 	orr.w	r5, r5, #1
 800164a:	61bd      	str	r5, [r7, #24]
 800164c:	69bd      	ldr	r5, [r7, #24]
 800164e:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
 8001652:	f005 0501 	and.w	r5, r5, #1
 8001656:	9501      	str	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001658:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 800165c:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800165e:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8001662:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001666:	fa09 f90b 	lsl.w	r9, r9, fp
 800166a:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800166e:	4d38      	ldr	r5, [pc, #224]	; (8001750 <HAL_GPIO_Init+0x1a8>)
 8001670:	42a8      	cmp	r0, r5
 8001672:	d063      	beq.n	800173c <HAL_GPIO_Init+0x194>
 8001674:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001678:	42a8      	cmp	r0, r5
 800167a:	d061      	beq.n	8001740 <HAL_GPIO_Init+0x198>
 800167c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001680:	42a8      	cmp	r0, r5
 8001682:	d05f      	beq.n	8001744 <HAL_GPIO_Init+0x19c>
 8001684:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001688:	42a8      	cmp	r0, r5
 800168a:	bf0c      	ite	eq
 800168c:	2503      	moveq	r5, #3
 800168e:	2504      	movne	r5, #4
 8001690:	fa05 f50b 	lsl.w	r5, r5, fp
 8001694:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 8001698:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 800169c:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800169e:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 80016a2:	bf14      	ite	ne
 80016a4:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80016a6:	4395      	biceq	r5, r2
 80016a8:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 80016aa:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80016ac:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80016b0:	bf14      	ite	ne
 80016b2:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80016b4:	4395      	biceq	r5, r2
 80016b6:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 80016b8:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80016ba:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80016be:	bf14      	ite	ne
 80016c0:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80016c2:	4395      	biceq	r5, r2
 80016c4:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 80016c6:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80016c8:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80016cc:	bf14      	ite	ne
 80016ce:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80016d0:	ea25 0202 	biceq.w	r2, r5, r2
 80016d4:	60da      	str	r2, [r3, #12]
	position++;
 80016d6:	3601      	adds	r6, #1
 80016d8:	e76f      	b.n	80015ba <HAL_GPIO_Init+0x12>
      switch (GPIO_Init->Mode)
 80016da:	2d03      	cmp	r5, #3
 80016dc:	d022      	beq.n	8001724 <HAL_GPIO_Init+0x17c>
 80016de:	2d11      	cmp	r5, #17
 80016e0:	d18a      	bne.n	80015f8 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80016e2:	68cc      	ldr	r4, [r1, #12]
 80016e4:	3404      	adds	r4, #4
          break;
 80016e6:	e787      	b.n	80015f8 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 80016e8:	4f1a      	ldr	r7, [pc, #104]	; (8001754 <HAL_GPIO_Init+0x1ac>)
 80016ea:	42bd      	cmp	r5, r7
 80016ec:	d009      	beq.n	8001702 <HAL_GPIO_Init+0x15a>
 80016ee:	d812      	bhi.n	8001716 <HAL_GPIO_Init+0x16e>
 80016f0:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8001760 <HAL_GPIO_Init+0x1b8>
 80016f4:	454d      	cmp	r5, r9
 80016f6:	d004      	beq.n	8001702 <HAL_GPIO_Init+0x15a>
 80016f8:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 80016fc:	454d      	cmp	r5, r9
 80016fe:	f47f af7b 	bne.w	80015f8 <HAL_GPIO_Init+0x50>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001702:	688c      	ldr	r4, [r1, #8]
 8001704:	b1c4      	cbz	r4, 8001738 <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001706:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 8001708:	bf0c      	ite	eq
 800170a:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 800170e:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001712:	2408      	movs	r4, #8
 8001714:	e770      	b.n	80015f8 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 8001716:	4565      	cmp	r5, ip
 8001718:	d0f3      	beq.n	8001702 <HAL_GPIO_Init+0x15a>
 800171a:	4575      	cmp	r5, lr
 800171c:	d0f1      	beq.n	8001702 <HAL_GPIO_Init+0x15a>
 800171e:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8001764 <HAL_GPIO_Init+0x1bc>
 8001722:	e7eb      	b.n	80016fc <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001724:	2400      	movs	r4, #0
 8001726:	e767      	b.n	80015f8 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001728:	68cc      	ldr	r4, [r1, #12]
          break;
 800172a:	e765      	b.n	80015f8 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800172c:	68cc      	ldr	r4, [r1, #12]
 800172e:	3408      	adds	r4, #8
          break;
 8001730:	e762      	b.n	80015f8 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001732:	68cc      	ldr	r4, [r1, #12]
 8001734:	340c      	adds	r4, #12
          break;
 8001736:	e75f      	b.n	80015f8 <HAL_GPIO_Init+0x50>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001738:	2404      	movs	r4, #4
 800173a:	e75d      	b.n	80015f8 <HAL_GPIO_Init+0x50>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800173c:	2500      	movs	r5, #0
 800173e:	e7a7      	b.n	8001690 <HAL_GPIO_Init+0xe8>
 8001740:	2501      	movs	r5, #1
 8001742:	e7a5      	b.n	8001690 <HAL_GPIO_Init+0xe8>
 8001744:	2502      	movs	r5, #2
 8001746:	e7a3      	b.n	8001690 <HAL_GPIO_Init+0xe8>
 8001748:	40010400 	.word	0x40010400
 800174c:	40021000 	.word	0x40021000
 8001750:	40010800 	.word	0x40010800
 8001754:	10210000 	.word	0x10210000
 8001758:	10310000 	.word	0x10310000
 800175c:	10320000 	.word	0x10320000
 8001760:	10110000 	.word	0x10110000
 8001764:	10220000 	.word	0x10220000

08001768 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001768:	6883      	ldr	r3, [r0, #8]
 800176a:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800176c:	bf14      	ite	ne
 800176e:	2001      	movne	r0, #1
 8001770:	2000      	moveq	r0, #0
 8001772:	4770      	bx	lr

08001774 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001774:	b10a      	cbz	r2, 800177a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001776:	6101      	str	r1, [r0, #16]
  }
}
 8001778:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800177a:	0409      	lsls	r1, r1, #16
 800177c:	e7fb      	b.n	8001776 <HAL_GPIO_WritePin+0x2>

0800177e <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 800177e:	68c3      	ldr	r3, [r0, #12]
 8001780:	420b      	tst	r3, r1
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001782:	bf14      	ite	ne
 8001784:	6141      	strne	r1, [r0, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001786:	6101      	streq	r1, [r0, #16]
  }
}
 8001788:	4770      	bx	lr
	...

0800178c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800178c:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800178e:	4b04      	ldr	r3, [pc, #16]	; (80017a0 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8001790:	6959      	ldr	r1, [r3, #20]
 8001792:	4201      	tst	r1, r0
 8001794:	d002      	beq.n	800179c <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001796:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001798:	f7ff fcf0 	bl	800117c <HAL_GPIO_EXTI_Callback>
  }
}
 800179c:	bd08      	pop	{r3, pc}
 800179e:	bf00      	nop
 80017a0:	40010400 	.word	0x40010400

080017a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017a4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017a8:	4605      	mov	r5, r0
 80017aa:	b908      	cbnz	r0, 80017b0 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 80017ac:	2001      	movs	r0, #1
 80017ae:	e03c      	b.n	800182a <HAL_RCC_OscConfig+0x86>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017b0:	6803      	ldr	r3, [r0, #0]
 80017b2:	07db      	lsls	r3, r3, #31
 80017b4:	d410      	bmi.n	80017d8 <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017b6:	682b      	ldr	r3, [r5, #0]
 80017b8:	079f      	lsls	r7, r3, #30
 80017ba:	d45d      	bmi.n	8001878 <HAL_RCC_OscConfig+0xd4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017bc:	682b      	ldr	r3, [r5, #0]
 80017be:	0719      	lsls	r1, r3, #28
 80017c0:	f100 8094 	bmi.w	80018ec <HAL_RCC_OscConfig+0x148>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017c4:	682b      	ldr	r3, [r5, #0]
 80017c6:	075a      	lsls	r2, r3, #29
 80017c8:	f100 80be 	bmi.w	8001948 <HAL_RCC_OscConfig+0x1a4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017cc:	69e8      	ldr	r0, [r5, #28]
 80017ce:	2800      	cmp	r0, #0
 80017d0:	f040 812c 	bne.w	8001a2c <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }

  return HAL_OK;
 80017d4:	2000      	movs	r0, #0
 80017d6:	e028      	b.n	800182a <HAL_RCC_OscConfig+0x86>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80017d8:	4c8f      	ldr	r4, [pc, #572]	; (8001a18 <HAL_RCC_OscConfig+0x274>)
 80017da:	6863      	ldr	r3, [r4, #4]
 80017dc:	f003 030c 	and.w	r3, r3, #12
 80017e0:	2b04      	cmp	r3, #4
 80017e2:	d007      	beq.n	80017f4 <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80017e4:	6863      	ldr	r3, [r4, #4]
 80017e6:	f003 030c 	and.w	r3, r3, #12
 80017ea:	2b08      	cmp	r3, #8
 80017ec:	d109      	bne.n	8001802 <HAL_RCC_OscConfig+0x5e>
 80017ee:	6863      	ldr	r3, [r4, #4]
 80017f0:	03de      	lsls	r6, r3, #15
 80017f2:	d506      	bpl.n	8001802 <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017f4:	6823      	ldr	r3, [r4, #0]
 80017f6:	039c      	lsls	r4, r3, #14
 80017f8:	d5dd      	bpl.n	80017b6 <HAL_RCC_OscConfig+0x12>
 80017fa:	686b      	ldr	r3, [r5, #4]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d1da      	bne.n	80017b6 <HAL_RCC_OscConfig+0x12>
 8001800:	e7d4      	b.n	80017ac <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001802:	686b      	ldr	r3, [r5, #4]
 8001804:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001808:	d112      	bne.n	8001830 <HAL_RCC_OscConfig+0x8c>
 800180a:	6823      	ldr	r3, [r4, #0]
 800180c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001810:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001812:	f7ff fd83 	bl	800131c <HAL_GetTick>
 8001816:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001818:	6823      	ldr	r3, [r4, #0]
 800181a:	0398      	lsls	r0, r3, #14
 800181c:	d4cb      	bmi.n	80017b6 <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800181e:	f7ff fd7d 	bl	800131c <HAL_GetTick>
 8001822:	1b80      	subs	r0, r0, r6
 8001824:	2864      	cmp	r0, #100	; 0x64
 8001826:	d9f7      	bls.n	8001818 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8001828:	2003      	movs	r0, #3
}
 800182a:	b002      	add	sp, #8
 800182c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001830:	b99b      	cbnz	r3, 800185a <HAL_RCC_OscConfig+0xb6>
 8001832:	6823      	ldr	r3, [r4, #0]
 8001834:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001838:	6023      	str	r3, [r4, #0]
 800183a:	6823      	ldr	r3, [r4, #0]
 800183c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001840:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001842:	f7ff fd6b 	bl	800131c <HAL_GetTick>
 8001846:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001848:	6823      	ldr	r3, [r4, #0]
 800184a:	0399      	lsls	r1, r3, #14
 800184c:	d5b3      	bpl.n	80017b6 <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800184e:	f7ff fd65 	bl	800131c <HAL_GetTick>
 8001852:	1b80      	subs	r0, r0, r6
 8001854:	2864      	cmp	r0, #100	; 0x64
 8001856:	d9f7      	bls.n	8001848 <HAL_RCC_OscConfig+0xa4>
 8001858:	e7e6      	b.n	8001828 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800185a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800185e:	6823      	ldr	r3, [r4, #0]
 8001860:	d103      	bne.n	800186a <HAL_RCC_OscConfig+0xc6>
 8001862:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001866:	6023      	str	r3, [r4, #0]
 8001868:	e7cf      	b.n	800180a <HAL_RCC_OscConfig+0x66>
 800186a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800186e:	6023      	str	r3, [r4, #0]
 8001870:	6823      	ldr	r3, [r4, #0]
 8001872:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001876:	e7cb      	b.n	8001810 <HAL_RCC_OscConfig+0x6c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001878:	4c67      	ldr	r4, [pc, #412]	; (8001a18 <HAL_RCC_OscConfig+0x274>)
 800187a:	6863      	ldr	r3, [r4, #4]
 800187c:	f013 0f0c 	tst.w	r3, #12
 8001880:	d007      	beq.n	8001892 <HAL_RCC_OscConfig+0xee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001882:	6863      	ldr	r3, [r4, #4]
 8001884:	f003 030c 	and.w	r3, r3, #12
 8001888:	2b08      	cmp	r3, #8
 800188a:	d110      	bne.n	80018ae <HAL_RCC_OscConfig+0x10a>
 800188c:	6863      	ldr	r3, [r4, #4]
 800188e:	03da      	lsls	r2, r3, #15
 8001890:	d40d      	bmi.n	80018ae <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001892:	6823      	ldr	r3, [r4, #0]
 8001894:	079b      	lsls	r3, r3, #30
 8001896:	d502      	bpl.n	800189e <HAL_RCC_OscConfig+0xfa>
 8001898:	692b      	ldr	r3, [r5, #16]
 800189a:	2b01      	cmp	r3, #1
 800189c:	d186      	bne.n	80017ac <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800189e:	6823      	ldr	r3, [r4, #0]
 80018a0:	696a      	ldr	r2, [r5, #20]
 80018a2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80018a6:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80018aa:	6023      	str	r3, [r4, #0]
 80018ac:	e786      	b.n	80017bc <HAL_RCC_OscConfig+0x18>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018ae:	692a      	ldr	r2, [r5, #16]
 80018b0:	4b5a      	ldr	r3, [pc, #360]	; (8001a1c <HAL_RCC_OscConfig+0x278>)
 80018b2:	b16a      	cbz	r2, 80018d0 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_ENABLE();
 80018b4:	2201      	movs	r2, #1
 80018b6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80018b8:	f7ff fd30 	bl	800131c <HAL_GetTick>
 80018bc:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018be:	6823      	ldr	r3, [r4, #0]
 80018c0:	079f      	lsls	r7, r3, #30
 80018c2:	d4ec      	bmi.n	800189e <HAL_RCC_OscConfig+0xfa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018c4:	f7ff fd2a 	bl	800131c <HAL_GetTick>
 80018c8:	1b80      	subs	r0, r0, r6
 80018ca:	2802      	cmp	r0, #2
 80018cc:	d9f7      	bls.n	80018be <HAL_RCC_OscConfig+0x11a>
 80018ce:	e7ab      	b.n	8001828 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 80018d0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80018d2:	f7ff fd23 	bl	800131c <HAL_GetTick>
 80018d6:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018d8:	6823      	ldr	r3, [r4, #0]
 80018da:	0798      	lsls	r0, r3, #30
 80018dc:	f57f af6e 	bpl.w	80017bc <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018e0:	f7ff fd1c 	bl	800131c <HAL_GetTick>
 80018e4:	1b80      	subs	r0, r0, r6
 80018e6:	2802      	cmp	r0, #2
 80018e8:	d9f6      	bls.n	80018d8 <HAL_RCC_OscConfig+0x134>
 80018ea:	e79d      	b.n	8001828 <HAL_RCC_OscConfig+0x84>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80018ec:	69aa      	ldr	r2, [r5, #24]
 80018ee:	4c4a      	ldr	r4, [pc, #296]	; (8001a18 <HAL_RCC_OscConfig+0x274>)
 80018f0:	4b4b      	ldr	r3, [pc, #300]	; (8001a20 <HAL_RCC_OscConfig+0x27c>)
 80018f2:	b1da      	cbz	r2, 800192c <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 80018f4:	2201      	movs	r2, #1
 80018f6:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80018f8:	f7ff fd10 	bl	800131c <HAL_GetTick>
 80018fc:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001900:	079b      	lsls	r3, r3, #30
 8001902:	d50d      	bpl.n	8001920 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001904:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001908:	4b46      	ldr	r3, [pc, #280]	; (8001a24 <HAL_RCC_OscConfig+0x280>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	fbb3 f3f2 	udiv	r3, r3, r2
 8001910:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8001912:	bf00      	nop
  }
  while (Delay --);
 8001914:	9b01      	ldr	r3, [sp, #4]
 8001916:	1e5a      	subs	r2, r3, #1
 8001918:	9201      	str	r2, [sp, #4]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d1f9      	bne.n	8001912 <HAL_RCC_OscConfig+0x16e>
 800191e:	e751      	b.n	80017c4 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001920:	f7ff fcfc 	bl	800131c <HAL_GetTick>
 8001924:	1b80      	subs	r0, r0, r6
 8001926:	2802      	cmp	r0, #2
 8001928:	d9e9      	bls.n	80018fe <HAL_RCC_OscConfig+0x15a>
 800192a:	e77d      	b.n	8001828 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 800192c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800192e:	f7ff fcf5 	bl	800131c <HAL_GetTick>
 8001932:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001934:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001936:	079f      	lsls	r7, r3, #30
 8001938:	f57f af44 	bpl.w	80017c4 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800193c:	f7ff fcee 	bl	800131c <HAL_GetTick>
 8001940:	1b80      	subs	r0, r0, r6
 8001942:	2802      	cmp	r0, #2
 8001944:	d9f6      	bls.n	8001934 <HAL_RCC_OscConfig+0x190>
 8001946:	e76f      	b.n	8001828 <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001948:	4c33      	ldr	r4, [pc, #204]	; (8001a18 <HAL_RCC_OscConfig+0x274>)
 800194a:	69e3      	ldr	r3, [r4, #28]
 800194c:	00d8      	lsls	r0, r3, #3
 800194e:	d424      	bmi.n	800199a <HAL_RCC_OscConfig+0x1f6>
      pwrclkchanged = SET;
 8001950:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001952:	69e3      	ldr	r3, [r4, #28]
 8001954:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001958:	61e3      	str	r3, [r4, #28]
 800195a:	69e3      	ldr	r3, [r4, #28]
 800195c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001960:	9300      	str	r3, [sp, #0]
 8001962:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001964:	4e30      	ldr	r6, [pc, #192]	; (8001a28 <HAL_RCC_OscConfig+0x284>)
 8001966:	6833      	ldr	r3, [r6, #0]
 8001968:	05d9      	lsls	r1, r3, #23
 800196a:	d518      	bpl.n	800199e <HAL_RCC_OscConfig+0x1fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800196c:	68eb      	ldr	r3, [r5, #12]
 800196e:	2b01      	cmp	r3, #1
 8001970:	d126      	bne.n	80019c0 <HAL_RCC_OscConfig+0x21c>
 8001972:	6a23      	ldr	r3, [r4, #32]
 8001974:	f043 0301 	orr.w	r3, r3, #1
 8001978:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800197a:	f7ff fccf 	bl	800131c <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800197e:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001982:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001984:	6a23      	ldr	r3, [r4, #32]
 8001986:	079b      	lsls	r3, r3, #30
 8001988:	d53f      	bpl.n	8001a0a <HAL_RCC_OscConfig+0x266>
    if (pwrclkchanged == SET)
 800198a:	2f00      	cmp	r7, #0
 800198c:	f43f af1e 	beq.w	80017cc <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001990:	69e3      	ldr	r3, [r4, #28]
 8001992:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001996:	61e3      	str	r3, [r4, #28]
 8001998:	e718      	b.n	80017cc <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 800199a:	2700      	movs	r7, #0
 800199c:	e7e2      	b.n	8001964 <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800199e:	6833      	ldr	r3, [r6, #0]
 80019a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019a4:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80019a6:	f7ff fcb9 	bl	800131c <HAL_GetTick>
 80019aa:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019ac:	6833      	ldr	r3, [r6, #0]
 80019ae:	05da      	lsls	r2, r3, #23
 80019b0:	d4dc      	bmi.n	800196c <HAL_RCC_OscConfig+0x1c8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019b2:	f7ff fcb3 	bl	800131c <HAL_GetTick>
 80019b6:	eba0 0008 	sub.w	r0, r0, r8
 80019ba:	2864      	cmp	r0, #100	; 0x64
 80019bc:	d9f6      	bls.n	80019ac <HAL_RCC_OscConfig+0x208>
 80019be:	e733      	b.n	8001828 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019c0:	b9ab      	cbnz	r3, 80019ee <HAL_RCC_OscConfig+0x24a>
 80019c2:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019c4:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019c8:	f023 0301 	bic.w	r3, r3, #1
 80019cc:	6223      	str	r3, [r4, #32]
 80019ce:	6a23      	ldr	r3, [r4, #32]
 80019d0:	f023 0304 	bic.w	r3, r3, #4
 80019d4:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80019d6:	f7ff fca1 	bl	800131c <HAL_GetTick>
 80019da:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019dc:	6a23      	ldr	r3, [r4, #32]
 80019de:	0798      	lsls	r0, r3, #30
 80019e0:	d5d3      	bpl.n	800198a <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019e2:	f7ff fc9b 	bl	800131c <HAL_GetTick>
 80019e6:	1b80      	subs	r0, r0, r6
 80019e8:	4540      	cmp	r0, r8
 80019ea:	d9f7      	bls.n	80019dc <HAL_RCC_OscConfig+0x238>
 80019ec:	e71c      	b.n	8001828 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019ee:	2b05      	cmp	r3, #5
 80019f0:	6a23      	ldr	r3, [r4, #32]
 80019f2:	d103      	bne.n	80019fc <HAL_RCC_OscConfig+0x258>
 80019f4:	f043 0304 	orr.w	r3, r3, #4
 80019f8:	6223      	str	r3, [r4, #32]
 80019fa:	e7ba      	b.n	8001972 <HAL_RCC_OscConfig+0x1ce>
 80019fc:	f023 0301 	bic.w	r3, r3, #1
 8001a00:	6223      	str	r3, [r4, #32]
 8001a02:	6a23      	ldr	r3, [r4, #32]
 8001a04:	f023 0304 	bic.w	r3, r3, #4
 8001a08:	e7b6      	b.n	8001978 <HAL_RCC_OscConfig+0x1d4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a0a:	f7ff fc87 	bl	800131c <HAL_GetTick>
 8001a0e:	eba0 0008 	sub.w	r0, r0, r8
 8001a12:	42b0      	cmp	r0, r6
 8001a14:	d9b6      	bls.n	8001984 <HAL_RCC_OscConfig+0x1e0>
 8001a16:	e707      	b.n	8001828 <HAL_RCC_OscConfig+0x84>
 8001a18:	40021000 	.word	0x40021000
 8001a1c:	42420000 	.word	0x42420000
 8001a20:	42420480 	.word	0x42420480
 8001a24:	20000004 	.word	0x20000004
 8001a28:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a2c:	4b2a      	ldr	r3, [pc, #168]	; (8001ad8 <HAL_RCC_OscConfig+0x334>)
 8001a2e:	685a      	ldr	r2, [r3, #4]
 8001a30:	461c      	mov	r4, r3
 8001a32:	f002 020c 	and.w	r2, r2, #12
 8001a36:	2a08      	cmp	r2, #8
 8001a38:	d03d      	beq.n	8001ab6 <HAL_RCC_OscConfig+0x312>
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	4e27      	ldr	r6, [pc, #156]	; (8001adc <HAL_RCC_OscConfig+0x338>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a3e:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8001a40:	6033      	str	r3, [r6, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a42:	d12b      	bne.n	8001a9c <HAL_RCC_OscConfig+0x2f8>
        tickstart = HAL_GetTick();
 8001a44:	f7ff fc6a 	bl	800131c <HAL_GetTick>
 8001a48:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a4a:	6823      	ldr	r3, [r4, #0]
 8001a4c:	0199      	lsls	r1, r3, #6
 8001a4e:	d41f      	bmi.n	8001a90 <HAL_RCC_OscConfig+0x2ec>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001a50:	6a2b      	ldr	r3, [r5, #32]
 8001a52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a56:	d105      	bne.n	8001a64 <HAL_RCC_OscConfig+0x2c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001a58:	6862      	ldr	r2, [r4, #4]
 8001a5a:	68a9      	ldr	r1, [r5, #8]
 8001a5c:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001a60:	430a      	orrs	r2, r1
 8001a62:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a64:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8001a66:	6862      	ldr	r2, [r4, #4]
 8001a68:	430b      	orrs	r3, r1
 8001a6a:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8001a72:	2301      	movs	r3, #1
 8001a74:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001a76:	f7ff fc51 	bl	800131c <HAL_GetTick>
 8001a7a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a7c:	6823      	ldr	r3, [r4, #0]
 8001a7e:	019a      	lsls	r2, r3, #6
 8001a80:	f53f aea8 	bmi.w	80017d4 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a84:	f7ff fc4a 	bl	800131c <HAL_GetTick>
 8001a88:	1b40      	subs	r0, r0, r5
 8001a8a:	2802      	cmp	r0, #2
 8001a8c:	d9f6      	bls.n	8001a7c <HAL_RCC_OscConfig+0x2d8>
 8001a8e:	e6cb      	b.n	8001828 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a90:	f7ff fc44 	bl	800131c <HAL_GetTick>
 8001a94:	1bc0      	subs	r0, r0, r7
 8001a96:	2802      	cmp	r0, #2
 8001a98:	d9d7      	bls.n	8001a4a <HAL_RCC_OscConfig+0x2a6>
 8001a9a:	e6c5      	b.n	8001828 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8001a9c:	f7ff fc3e 	bl	800131c <HAL_GetTick>
 8001aa0:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001aa2:	6823      	ldr	r3, [r4, #0]
 8001aa4:	019b      	lsls	r3, r3, #6
 8001aa6:	f57f ae95 	bpl.w	80017d4 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001aaa:	f7ff fc37 	bl	800131c <HAL_GetTick>
 8001aae:	1b40      	subs	r0, r0, r5
 8001ab0:	2802      	cmp	r0, #2
 8001ab2:	d9f6      	bls.n	8001aa2 <HAL_RCC_OscConfig+0x2fe>
 8001ab4:	e6b8      	b.n	8001828 <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ab6:	2801      	cmp	r0, #1
 8001ab8:	f43f aeb7 	beq.w	800182a <HAL_RCC_OscConfig+0x86>
        pll_config = RCC->CFGR;
 8001abc:	6858      	ldr	r0, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001abe:	6a2b      	ldr	r3, [r5, #32]
 8001ac0:	f400 3280 	and.w	r2, r0, #65536	; 0x10000
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	f47f ae71 	bne.w	80017ac <HAL_RCC_OscConfig+0x8>
 8001aca:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001acc:	f400 1070 	and.w	r0, r0, #3932160	; 0x3c0000
    return HAL_ERROR;
 8001ad0:	1ac0      	subs	r0, r0, r3
 8001ad2:	bf18      	it	ne
 8001ad4:	2001      	movne	r0, #1
 8001ad6:	e6a8      	b.n	800182a <HAL_RCC_OscConfig+0x86>
 8001ad8:	40021000 	.word	0x40021000
 8001adc:	42420060 	.word	0x42420060

08001ae0 <HAL_RCC_GetSysClockFreq>:
{
 8001ae0:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001ae2:	4b18      	ldr	r3, [pc, #96]	; (8001b44 <HAL_RCC_GetSysClockFreq+0x64>)
{
 8001ae4:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001ae6:	ac02      	add	r4, sp, #8
 8001ae8:	f103 0510 	add.w	r5, r3, #16
 8001aec:	4622      	mov	r2, r4
 8001aee:	6818      	ldr	r0, [r3, #0]
 8001af0:	6859      	ldr	r1, [r3, #4]
 8001af2:	3308      	adds	r3, #8
 8001af4:	c203      	stmia	r2!, {r0, r1}
 8001af6:	42ab      	cmp	r3, r5
 8001af8:	4614      	mov	r4, r2
 8001afa:	d1f7      	bne.n	8001aec <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001afc:	f240 2301 	movw	r3, #513	; 0x201
  tmpreg = RCC->CFGR;
 8001b00:	4911      	ldr	r1, [pc, #68]	; (8001b48 <HAL_RCC_GetSysClockFreq+0x68>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001b02:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 8001b06:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001b08:	f003 020c 	and.w	r2, r3, #12
 8001b0c:	2a08      	cmp	r2, #8
 8001b0e:	d117      	bne.n	8001b40 <HAL_RCC_GetSysClockFreq+0x60>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001b10:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8001b14:	a806      	add	r0, sp, #24
 8001b16:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001b18:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001b1a:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001b1e:	d50c      	bpl.n	8001b3a <HAL_RCC_GetSysClockFreq+0x5a>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001b20:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001b22:	480a      	ldr	r0, [pc, #40]	; (8001b4c <HAL_RCC_GetSysClockFreq+0x6c>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001b24:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001b28:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001b2a:	aa06      	add	r2, sp, #24
 8001b2c:	4413      	add	r3, r2
 8001b2e:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001b32:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8001b36:	b007      	add	sp, #28
 8001b38:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001b3a:	4805      	ldr	r0, [pc, #20]	; (8001b50 <HAL_RCC_GetSysClockFreq+0x70>)
 8001b3c:	4350      	muls	r0, r2
 8001b3e:	e7fa      	b.n	8001b36 <HAL_RCC_GetSysClockFreq+0x56>
      sysclockfreq = HSE_VALUE;
 8001b40:	4802      	ldr	r0, [pc, #8]	; (8001b4c <HAL_RCC_GetSysClockFreq+0x6c>)
  return sysclockfreq;
 8001b42:	e7f8      	b.n	8001b36 <HAL_RCC_GetSysClockFreq+0x56>
 8001b44:	0800283c 	.word	0x0800283c
 8001b48:	40021000 	.word	0x40021000
 8001b4c:	007a1200 	.word	0x007a1200
 8001b50:	003d0900 	.word	0x003d0900

08001b54 <HAL_RCC_ClockConfig>:
{
 8001b54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001b58:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8001b5a:	4604      	mov	r4, r0
 8001b5c:	b910      	cbnz	r0, 8001b64 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001b5e:	2001      	movs	r0, #1
}
 8001b60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b64:	4a44      	ldr	r2, [pc, #272]	; (8001c78 <HAL_RCC_ClockConfig+0x124>)
 8001b66:	6813      	ldr	r3, [r2, #0]
 8001b68:	f003 0307 	and.w	r3, r3, #7
 8001b6c:	428b      	cmp	r3, r1
 8001b6e:	d328      	bcc.n	8001bc2 <HAL_RCC_ClockConfig+0x6e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b70:	6821      	ldr	r1, [r4, #0]
 8001b72:	078e      	lsls	r6, r1, #30
 8001b74:	d430      	bmi.n	8001bd8 <HAL_RCC_ClockConfig+0x84>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b76:	07ca      	lsls	r2, r1, #31
 8001b78:	d443      	bmi.n	8001c02 <HAL_RCC_ClockConfig+0xae>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001b7a:	4a3f      	ldr	r2, [pc, #252]	; (8001c78 <HAL_RCC_ClockConfig+0x124>)
 8001b7c:	6813      	ldr	r3, [r2, #0]
 8001b7e:	f003 0307 	and.w	r3, r3, #7
 8001b82:	42ab      	cmp	r3, r5
 8001b84:	d865      	bhi.n	8001c52 <HAL_RCC_ClockConfig+0xfe>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b86:	6822      	ldr	r2, [r4, #0]
 8001b88:	4d3c      	ldr	r5, [pc, #240]	; (8001c7c <HAL_RCC_ClockConfig+0x128>)
 8001b8a:	f012 0f04 	tst.w	r2, #4
 8001b8e:	d16c      	bne.n	8001c6a <HAL_RCC_ClockConfig+0x116>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b90:	0713      	lsls	r3, r2, #28
 8001b92:	d506      	bpl.n	8001ba2 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001b94:	686b      	ldr	r3, [r5, #4]
 8001b96:	6922      	ldr	r2, [r4, #16]
 8001b98:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001b9c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001ba0:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001ba2:	f7ff ff9d 	bl	8001ae0 <HAL_RCC_GetSysClockFreq>
 8001ba6:	686b      	ldr	r3, [r5, #4]
 8001ba8:	4a35      	ldr	r2, [pc, #212]	; (8001c80 <HAL_RCC_ClockConfig+0x12c>)
 8001baa:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001bae:	5cd3      	ldrb	r3, [r2, r3]
 8001bb0:	40d8      	lsrs	r0, r3
 8001bb2:	4b34      	ldr	r3, [pc, #208]	; (8001c84 <HAL_RCC_ClockConfig+0x130>)
 8001bb4:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8001bb6:	4b34      	ldr	r3, [pc, #208]	; (8001c88 <HAL_RCC_ClockConfig+0x134>)
 8001bb8:	6818      	ldr	r0, [r3, #0]
 8001bba:	f7ff fb6d 	bl	8001298 <HAL_InitTick>
  return HAL_OK;
 8001bbe:	2000      	movs	r0, #0
 8001bc0:	e7ce      	b.n	8001b60 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bc2:	6813      	ldr	r3, [r2, #0]
 8001bc4:	f023 0307 	bic.w	r3, r3, #7
 8001bc8:	430b      	orrs	r3, r1
 8001bca:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bcc:	6813      	ldr	r3, [r2, #0]
 8001bce:	f003 0307 	and.w	r3, r3, #7
 8001bd2:	428b      	cmp	r3, r1
 8001bd4:	d1c3      	bne.n	8001b5e <HAL_RCC_ClockConfig+0xa>
 8001bd6:	e7cb      	b.n	8001b70 <HAL_RCC_ClockConfig+0x1c>
 8001bd8:	4b28      	ldr	r3, [pc, #160]	; (8001c7c <HAL_RCC_ClockConfig+0x128>)
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bda:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001bde:	bf1e      	ittt	ne
 8001be0:	685a      	ldrne	r2, [r3, #4]
 8001be2:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8001be6:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001be8:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001bea:	bf42      	ittt	mi
 8001bec:	685a      	ldrmi	r2, [r3, #4]
 8001bee:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8001bf2:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bf4:	685a      	ldr	r2, [r3, #4]
 8001bf6:	68a0      	ldr	r0, [r4, #8]
 8001bf8:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001bfc:	4302      	orrs	r2, r0
 8001bfe:	605a      	str	r2, [r3, #4]
 8001c00:	e7b9      	b.n	8001b76 <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c02:	6862      	ldr	r2, [r4, #4]
 8001c04:	4e1d      	ldr	r6, [pc, #116]	; (8001c7c <HAL_RCC_ClockConfig+0x128>)
 8001c06:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c08:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c0a:	d11a      	bne.n	8001c42 <HAL_RCC_ClockConfig+0xee>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c0c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c10:	d0a5      	beq.n	8001b5e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c12:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c14:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c18:	f023 0303 	bic.w	r3, r3, #3
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8001c20:	f7ff fb7c 	bl	800131c <HAL_GetTick>
 8001c24:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c26:	6873      	ldr	r3, [r6, #4]
 8001c28:	6862      	ldr	r2, [r4, #4]
 8001c2a:	f003 030c 	and.w	r3, r3, #12
 8001c2e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001c32:	d0a2      	beq.n	8001b7a <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c34:	f7ff fb72 	bl	800131c <HAL_GetTick>
 8001c38:	1bc0      	subs	r0, r0, r7
 8001c3a:	4540      	cmp	r0, r8
 8001c3c:	d9f3      	bls.n	8001c26 <HAL_RCC_ClockConfig+0xd2>
        return HAL_TIMEOUT;
 8001c3e:	2003      	movs	r0, #3
 8001c40:	e78e      	b.n	8001b60 <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c42:	2a02      	cmp	r2, #2
 8001c44:	d102      	bne.n	8001c4c <HAL_RCC_ClockConfig+0xf8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c46:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001c4a:	e7e1      	b.n	8001c10 <HAL_RCC_ClockConfig+0xbc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c4c:	f013 0f02 	tst.w	r3, #2
 8001c50:	e7de      	b.n	8001c10 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c52:	6813      	ldr	r3, [r2, #0]
 8001c54:	f023 0307 	bic.w	r3, r3, #7
 8001c58:	432b      	orrs	r3, r5
 8001c5a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c5c:	6813      	ldr	r3, [r2, #0]
 8001c5e:	f003 0307 	and.w	r3, r3, #7
 8001c62:	42ab      	cmp	r3, r5
 8001c64:	f47f af7b 	bne.w	8001b5e <HAL_RCC_ClockConfig+0xa>
 8001c68:	e78d      	b.n	8001b86 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c6a:	686b      	ldr	r3, [r5, #4]
 8001c6c:	68e1      	ldr	r1, [r4, #12]
 8001c6e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001c72:	430b      	orrs	r3, r1
 8001c74:	606b      	str	r3, [r5, #4]
 8001c76:	e78b      	b.n	8001b90 <HAL_RCC_ClockConfig+0x3c>
 8001c78:	40022000 	.word	0x40022000
 8001c7c:	40021000 	.word	0x40021000
 8001c80:	0800d081 	.word	0x0800d081
 8001c84:	20000004 	.word	0x20000004
 8001c88:	2000000c 	.word	0x2000000c

08001c8c <SPI_WaitFlagStateUntilTimeout.constprop.6>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8001c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c8e:	4604      	mov	r4, r0
 8001c90:	460e      	mov	r6, r1
 8001c92:	4615      	mov	r5, r2
 8001c94:	461f      	mov	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001c96:	6821      	ldr	r1, [r4, #0]
 8001c98:	688a      	ldr	r2, [r1, #8]
 8001c9a:	ea36 0302 	bics.w	r3, r6, r2
 8001c9e:	d001      	beq.n	8001ca4 <SPI_WaitFlagStateUntilTimeout.constprop.6+0x18>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8001ca0:	2000      	movs	r0, #0
 8001ca2:	e02d      	b.n	8001d00 <SPI_WaitFlagStateUntilTimeout.constprop.6+0x74>
    if (Timeout != HAL_MAX_DELAY)
 8001ca4:	1c6b      	adds	r3, r5, #1
 8001ca6:	d0f7      	beq.n	8001c98 <SPI_WaitFlagStateUntilTimeout.constprop.6+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8001ca8:	f7ff fb38 	bl	800131c <HAL_GetTick>
 8001cac:	1bc0      	subs	r0, r0, r7
 8001cae:	4285      	cmp	r5, r0
 8001cb0:	d8f1      	bhi.n	8001c96 <SPI_WaitFlagStateUntilTimeout.constprop.6+0xa>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001cb2:	6823      	ldr	r3, [r4, #0]
 8001cb4:	685a      	ldr	r2, [r3, #4]
 8001cb6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001cba:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001cbc:	6862      	ldr	r2, [r4, #4]
 8001cbe:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8001cc2:	d10a      	bne.n	8001cda <SPI_WaitFlagStateUntilTimeout.constprop.6+0x4e>
 8001cc4:	68a2      	ldr	r2, [r4, #8]
 8001cc6:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001cca:	d002      	beq.n	8001cd2 <SPI_WaitFlagStateUntilTimeout.constprop.6+0x46>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001ccc:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8001cd0:	d103      	bne.n	8001cda <SPI_WaitFlagStateUntilTimeout.constprop.6+0x4e>
          __HAL_SPI_DISABLE(hspi);
 8001cd2:	681a      	ldr	r2, [r3, #0]
 8001cd4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001cd8:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001cda:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001cdc:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8001ce0:	d107      	bne.n	8001cf2 <SPI_WaitFlagStateUntilTimeout.constprop.6+0x66>
          SPI_RESET_CRC(hspi);
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001ce8:	601a      	str	r2, [r3, #0]
 8001cea:	681a      	ldr	r2, [r3, #0]
 8001cec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001cf0:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	2003      	movs	r0, #3
 8001cfc:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8001d00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001d02 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001d02:	b510      	push	{r4, lr}
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001d04:	4613      	mov	r3, r2
 8001d06:	460a      	mov	r2, r1
 8001d08:	2180      	movs	r1, #128	; 0x80
{
 8001d0a:	4604      	mov	r4, r0
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001d0c:	f7ff ffbe 	bl	8001c8c <SPI_WaitFlagStateUntilTimeout.constprop.6>
 8001d10:	b120      	cbz	r0, 8001d1c <SPI_EndRxTxTransaction+0x1a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
 8001d12:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001d14:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001d16:	f043 0320 	orr.w	r3, r3, #32
 8001d1a:	6563      	str	r3, [r4, #84]	; 0x54
  }
  return HAL_OK;
}
 8001d1c:	bd10      	pop	{r4, pc}

08001d1e <HAL_SPI_Init>:
{
 8001d1e:	b510      	push	{r4, lr}
  if (hspi == NULL)
 8001d20:	4604      	mov	r4, r0
 8001d22:	2800      	cmp	r0, #0
 8001d24:	d034      	beq.n	8001d90 <HAL_SPI_Init+0x72>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d26:	2300      	movs	r3, #0
 8001d28:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8001d2a:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8001d2e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001d32:	b91b      	cbnz	r3, 8001d3c <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 8001d34:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8001d38:	f7ff f80c 	bl	8000d54 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 8001d3c:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 8001d3e:	6822      	ldr	r2, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8001d40:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8001d44:	6813      	ldr	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001d46:	69a1      	ldr	r1, [r4, #24]
  __HAL_SPI_DISABLE(hspi);
 8001d48:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001d4c:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001d4e:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 8001d52:	4303      	orrs	r3, r0
 8001d54:	68e0      	ldr	r0, [r4, #12]
 8001d56:	4303      	orrs	r3, r0
 8001d58:	6920      	ldr	r0, [r4, #16]
 8001d5a:	4303      	orrs	r3, r0
 8001d5c:	6960      	ldr	r0, [r4, #20]
 8001d5e:	4303      	orrs	r3, r0
 8001d60:	69e0      	ldr	r0, [r4, #28]
 8001d62:	4303      	orrs	r3, r0
 8001d64:	6a20      	ldr	r0, [r4, #32]
 8001d66:	4303      	orrs	r3, r0
 8001d68:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001d6a:	4303      	orrs	r3, r0
 8001d6c:	f401 7000 	and.w	r0, r1, #512	; 0x200
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8001d70:	0c09      	lsrs	r1, r1, #16
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001d72:	4303      	orrs	r3, r0
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8001d74:	f001 0104 	and.w	r1, r1, #4
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001d78:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8001d7a:	6051      	str	r1, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001d7c:	69d3      	ldr	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001d7e:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001d80:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001d84:	61d3      	str	r3, [r2, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 8001d86:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001d88:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001d8a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
}
 8001d8e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001d90:	2001      	movs	r0, #1
 8001d92:	e7fc      	b.n	8001d8e <HAL_SPI_Init+0x70>

08001d94 <HAL_SPI_Transmit>:
{
 8001d94:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8001d98:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8001d9a:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8001d9e:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8001da0:	2b01      	cmp	r3, #1
{
 8001da2:	460d      	mov	r5, r1
 8001da4:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 8001da6:	f000 809c 	beq.w	8001ee2 <HAL_SPI_Transmit+0x14e>
 8001daa:	2301      	movs	r3, #1
 8001dac:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8001db0:	f7ff fab4 	bl	800131c <HAL_GetTick>
 8001db4:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8001db6:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8001dba:	b2c0      	uxtb	r0, r0
 8001dbc:	2801      	cmp	r0, #1
 8001dbe:	f040 808e 	bne.w	8001ede <HAL_SPI_Transmit+0x14a>
  if ((pData == NULL) || (Size == 0U))
 8001dc2:	2d00      	cmp	r5, #0
 8001dc4:	d05e      	beq.n	8001e84 <HAL_SPI_Transmit+0xf0>
 8001dc6:	f1b8 0f00 	cmp.w	r8, #0
 8001dca:	d05b      	beq.n	8001e84 <HAL_SPI_Transmit+0xf0>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001dcc:	2303      	movs	r3, #3
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001dce:	2000      	movs	r0, #0
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001dd0:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001dd4:	68a3      	ldr	r3, [r4, #8]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001dd6:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001dd8:	63a0      	str	r0, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8001dda:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  hspi->RxXferSize  = 0U;
 8001dde:	87a0      	strh	r0, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8001de0:	87e0      	strh	r0, [r4, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8001de2:	e9c4 0010 	strd	r0, r0, [r4, #64]	; 0x40
 8001de6:	6820      	ldr	r0, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001de8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    SPI_1LINE_TX(hspi);
 8001dec:	bf08      	it	eq
 8001dee:	6803      	ldreq	r3, [r0, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001df0:	6325      	str	r5, [r4, #48]	; 0x30
    SPI_1LINE_TX(hspi);
 8001df2:	bf08      	it	eq
 8001df4:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
  hspi->TxXferSize  = Size;
 8001df8:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
    SPI_1LINE_TX(hspi);
 8001dfc:	bf08      	it	eq
 8001dfe:	6003      	streq	r3, [r0, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001e00:	6803      	ldr	r3, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001e02:	68e2      	ldr	r2, [r4, #12]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001e04:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 8001e06:	bf5e      	ittt	pl
 8001e08:	6803      	ldrpl	r3, [r0, #0]
 8001e0a:	f043 0340 	orrpl.w	r3, r3, #64	; 0x40
 8001e0e:	6003      	strpl	r3, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001e10:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8001e14:	6863      	ldr	r3, [r4, #4]
 8001e16:	d13e      	bne.n	8001e96 <HAL_SPI_Transmit+0x102>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001e18:	b113      	cbz	r3, 8001e20 <HAL_SPI_Transmit+0x8c>
 8001e1a:	f1b8 0f01 	cmp.w	r8, #1
 8001e1e:	d107      	bne.n	8001e30 <HAL_SPI_Transmit+0x9c>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001e20:	f835 3b02 	ldrh.w	r3, [r5], #2
 8001e24:	60c3      	str	r3, [r0, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001e26:	6325      	str	r5, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001e28:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001e2a:	3b01      	subs	r3, #1
 8001e2c:	b29b      	uxth	r3, r3
 8001e2e:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8001e30:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001e32:	b29b      	uxth	r3, r3
 8001e34:	b9a3      	cbnz	r3, 8001e60 <HAL_SPI_Transmit+0xcc>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001e36:	463a      	mov	r2, r7
 8001e38:	4631      	mov	r1, r6
 8001e3a:	4620      	mov	r0, r4
 8001e3c:	f7ff ff61 	bl	8001d02 <SPI_EndRxTxTransaction>
 8001e40:	2800      	cmp	r0, #0
 8001e42:	d149      	bne.n	8001ed8 <HAL_SPI_Transmit+0x144>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001e44:	68a3      	ldr	r3, [r4, #8]
 8001e46:	b933      	cbnz	r3, 8001e56 <HAL_SPI_Transmit+0xc2>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001e48:	9301      	str	r3, [sp, #4]
 8001e4a:	6823      	ldr	r3, [r4, #0]
 8001e4c:	68da      	ldr	r2, [r3, #12]
 8001e4e:	9201      	str	r2, [sp, #4]
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	9301      	str	r3, [sp, #4]
 8001e54:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001e56:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8001e58:	3000      	adds	r0, #0
 8001e5a:	bf18      	it	ne
 8001e5c:	2001      	movne	r0, #1
error:
 8001e5e:	e011      	b.n	8001e84 <HAL_SPI_Transmit+0xf0>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001e60:	6822      	ldr	r2, [r4, #0]
 8001e62:	6893      	ldr	r3, [r2, #8]
 8001e64:	0798      	lsls	r0, r3, #30
 8001e66:	d505      	bpl.n	8001e74 <HAL_SPI_Transmit+0xe0>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001e68:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001e6a:	f833 1b02 	ldrh.w	r1, [r3], #2
 8001e6e:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001e70:	6323      	str	r3, [r4, #48]	; 0x30
 8001e72:	e7d9      	b.n	8001e28 <HAL_SPI_Transmit+0x94>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001e74:	f7ff fa52 	bl	800131c <HAL_GetTick>
 8001e78:	1bc0      	subs	r0, r0, r7
 8001e7a:	42b0      	cmp	r0, r6
 8001e7c:	d3d8      	bcc.n	8001e30 <HAL_SPI_Transmit+0x9c>
 8001e7e:	1c71      	adds	r1, r6, #1
 8001e80:	d0d6      	beq.n	8001e30 <HAL_SPI_Transmit+0x9c>
          errorcode = HAL_TIMEOUT;
 8001e82:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8001e84:	2301      	movs	r3, #1
 8001e86:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8001e90:	b002      	add	sp, #8
 8001e92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001e96:	b113      	cbz	r3, 8001e9e <HAL_SPI_Transmit+0x10a>
 8001e98:	f1b8 0f01 	cmp.w	r8, #1
 8001e9c:	d108      	bne.n	8001eb0 <HAL_SPI_Transmit+0x11c>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001e9e:	782b      	ldrb	r3, [r5, #0]
 8001ea0:	7303      	strb	r3, [r0, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001ea2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001ea4:	3301      	adds	r3, #1
 8001ea6:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001ea8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001eaa:	3b01      	subs	r3, #1
 8001eac:	b29b      	uxth	r3, r3
 8001eae:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8001eb0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001eb2:	b29b      	uxth	r3, r3
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d0be      	beq.n	8001e36 <HAL_SPI_Transmit+0xa2>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001eb8:	6823      	ldr	r3, [r4, #0]
 8001eba:	689a      	ldr	r2, [r3, #8]
 8001ebc:	0792      	lsls	r2, r2, #30
 8001ebe:	d503      	bpl.n	8001ec8 <HAL_SPI_Transmit+0x134>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001ec0:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001ec2:	7812      	ldrb	r2, [r2, #0]
 8001ec4:	731a      	strb	r2, [r3, #12]
 8001ec6:	e7ec      	b.n	8001ea2 <HAL_SPI_Transmit+0x10e>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001ec8:	f7ff fa28 	bl	800131c <HAL_GetTick>
 8001ecc:	1bc0      	subs	r0, r0, r7
 8001ece:	42b0      	cmp	r0, r6
 8001ed0:	d3ee      	bcc.n	8001eb0 <HAL_SPI_Transmit+0x11c>
 8001ed2:	1c73      	adds	r3, r6, #1
 8001ed4:	d0ec      	beq.n	8001eb0 <HAL_SPI_Transmit+0x11c>
 8001ed6:	e7d4      	b.n	8001e82 <HAL_SPI_Transmit+0xee>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001ed8:	2320      	movs	r3, #32
 8001eda:	6563      	str	r3, [r4, #84]	; 0x54
 8001edc:	e7b2      	b.n	8001e44 <HAL_SPI_Transmit+0xb0>
    errorcode = HAL_BUSY;
 8001ede:	2002      	movs	r0, #2
 8001ee0:	e7d0      	b.n	8001e84 <HAL_SPI_Transmit+0xf0>
  __HAL_LOCK(hspi);
 8001ee2:	2002      	movs	r0, #2
 8001ee4:	e7d4      	b.n	8001e90 <HAL_SPI_Transmit+0xfc>
	...

08001ee8 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001ee8:	6a03      	ldr	r3, [r0, #32]
{
 8001eea:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001eec:	f023 0301 	bic.w	r3, r3, #1
 8001ef0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001ef2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001ef4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001ef6:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001ef8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001efa:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001efe:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001f00:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8001f02:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8001f06:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001f08:	4d0a      	ldr	r5, [pc, #40]	; (8001f34 <TIM_OC1_SetConfig+0x4c>)
 8001f0a:	42a8      	cmp	r0, r5
 8001f0c:	d10b      	bne.n	8001f26 <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001f0e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8001f10:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8001f14:	432b      	orrs	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001f16:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001f1a:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 8001f1e:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8001f20:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8001f24:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001f26:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001f28:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001f2a:	684a      	ldr	r2, [r1, #4]
 8001f2c:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001f2e:	6203      	str	r3, [r0, #32]
}
 8001f30:	bd70      	pop	{r4, r5, r6, pc}
 8001f32:	bf00      	nop
 8001f34:	40012c00 	.word	0x40012c00

08001f38 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001f38:	6a03      	ldr	r3, [r0, #32]
{
 8001f3a:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001f3c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001f40:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001f42:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001f44:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001f46:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001f48:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001f4a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001f4e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001f50:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8001f52:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001f56:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001f5a:	4d0b      	ldr	r5, [pc, #44]	; (8001f88 <TIM_OC3_SetConfig+0x50>)
 8001f5c:	42a8      	cmp	r0, r5
 8001f5e:	d10d      	bne.n	8001f7c <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001f60:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8001f62:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001f66:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001f6a:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001f6e:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 8001f72:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8001f74:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001f78:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001f7c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001f7e:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001f80:	684a      	ldr	r2, [r1, #4]
 8001f82:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001f84:	6203      	str	r3, [r0, #32]
}
 8001f86:	bd70      	pop	{r4, r5, r6, pc}
 8001f88:	40012c00 	.word	0x40012c00

08001f8c <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001f8c:	6a03      	ldr	r3, [r0, #32]
{
 8001f8e:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001f90:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001f94:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001f96:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001f98:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001f9a:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001f9c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001f9e:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001fa2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001fa6:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8001fa8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001fac:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001fb0:	4d06      	ldr	r5, [pc, #24]	; (8001fcc <TIM_OC4_SetConfig+0x40>)
 8001fb2:	42a8      	cmp	r0, r5

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001fb4:	bf02      	ittt	eq
 8001fb6:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001fb8:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001fbc:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001fc0:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001fc2:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001fc4:	684a      	ldr	r2, [r1, #4]
 8001fc6:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001fc8:	6203      	str	r3, [r0, #32]
}
 8001fca:	bd30      	pop	{r4, r5, pc}
 8001fcc:	40012c00 	.word	0x40012c00

08001fd0 <HAL_TIM_Base_Start>:
  htim->State = HAL_TIM_STATE_BUSY;
 8001fd0:	2302      	movs	r3, #2
 8001fd2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001fd6:	6803      	ldr	r3, [r0, #0]
 8001fd8:	689a      	ldr	r2, [r3, #8]
 8001fda:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fde:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 8001fe0:	bf1e      	ittt	ne
 8001fe2:	681a      	ldrne	r2, [r3, #0]
 8001fe4:	f042 0201 	orrne.w	r2, r2, #1
 8001fe8:	601a      	strne	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8001fea:	2301      	movs	r3, #1
 8001fec:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 8001ff0:	2000      	movs	r0, #0
 8001ff2:	4770      	bx	lr

08001ff4 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001ff4:	6803      	ldr	r3, [r0, #0]
}
 8001ff6:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001ff8:	68da      	ldr	r2, [r3, #12]
 8001ffa:	f042 0201 	orr.w	r2, r2, #1
 8001ffe:	60da      	str	r2, [r3, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002000:	689a      	ldr	r2, [r3, #8]
 8002002:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002006:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 8002008:	bf1e      	ittt	ne
 800200a:	681a      	ldrne	r2, [r3, #0]
 800200c:	f042 0201 	orrne.w	r2, r2, #1
 8002010:	601a      	strne	r2, [r3, #0]
}
 8002012:	4770      	bx	lr

08002014 <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8002014:	6803      	ldr	r3, [r0, #0]
 8002016:	68da      	ldr	r2, [r3, #12]
 8002018:	f022 0201 	bic.w	r2, r2, #1
 800201c:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE(htim);
 800201e:	f241 1211 	movw	r2, #4369	; 0x1111
 8002022:	6a19      	ldr	r1, [r3, #32]
 8002024:	4211      	tst	r1, r2
 8002026:	d108      	bne.n	800203a <HAL_TIM_Base_Stop_IT+0x26>
 8002028:	f240 4244 	movw	r2, #1092	; 0x444
 800202c:	6a19      	ldr	r1, [r3, #32]
 800202e:	4211      	tst	r1, r2
 8002030:	bf02      	ittt	eq
 8002032:	681a      	ldreq	r2, [r3, #0]
 8002034:	f022 0201 	biceq.w	r2, r2, #1
 8002038:	601a      	streq	r2, [r3, #0]
}
 800203a:	2000      	movs	r0, #0
 800203c:	4770      	bx	lr

0800203e <HAL_TIM_PWM_MspInit>:
 800203e:	4770      	bx	lr

08002040 <HAL_TIM_OC_DelayElapsedCallback>:
 8002040:	4770      	bx	lr

08002042 <HAL_TIM_IC_CaptureCallback>:
 8002042:	4770      	bx	lr

08002044 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002044:	4770      	bx	lr

08002046 <HAL_TIM_TriggerCallback>:
 8002046:	4770      	bx	lr

08002048 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002048:	6803      	ldr	r3, [r0, #0]
{
 800204a:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800204c:	691a      	ldr	r2, [r3, #16]
{
 800204e:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002050:	0791      	lsls	r1, r2, #30
 8002052:	d50e      	bpl.n	8002072 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002054:	68da      	ldr	r2, [r3, #12]
 8002056:	0792      	lsls	r2, r2, #30
 8002058:	d50b      	bpl.n	8002072 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800205a:	f06f 0202 	mvn.w	r2, #2
 800205e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002060:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002062:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002064:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002066:	079b      	lsls	r3, r3, #30
 8002068:	d077      	beq.n	800215a <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 800206a:	f7ff ffea 	bl	8002042 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800206e:	2300      	movs	r3, #0
 8002070:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002072:	6823      	ldr	r3, [r4, #0]
 8002074:	691a      	ldr	r2, [r3, #16]
 8002076:	0750      	lsls	r0, r2, #29
 8002078:	d510      	bpl.n	800209c <HAL_TIM_IRQHandler+0x54>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800207a:	68da      	ldr	r2, [r3, #12]
 800207c:	0751      	lsls	r1, r2, #29
 800207e:	d50d      	bpl.n	800209c <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002080:	f06f 0204 	mvn.w	r2, #4
 8002084:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002086:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002088:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800208a:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800208c:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8002090:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002092:	d068      	beq.n	8002166 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8002094:	f7ff ffd5 	bl	8002042 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002098:	2300      	movs	r3, #0
 800209a:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800209c:	6823      	ldr	r3, [r4, #0]
 800209e:	691a      	ldr	r2, [r3, #16]
 80020a0:	0712      	lsls	r2, r2, #28
 80020a2:	d50f      	bpl.n	80020c4 <HAL_TIM_IRQHandler+0x7c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80020a4:	68da      	ldr	r2, [r3, #12]
 80020a6:	0710      	lsls	r0, r2, #28
 80020a8:	d50c      	bpl.n	80020c4 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80020aa:	f06f 0208 	mvn.w	r2, #8
 80020ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80020b0:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80020b2:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80020b4:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80020b6:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 80020b8:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80020ba:	d05a      	beq.n	8002172 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 80020bc:	f7ff ffc1 	bl	8002042 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020c0:	2300      	movs	r3, #0
 80020c2:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80020c4:	6823      	ldr	r3, [r4, #0]
 80020c6:	691a      	ldr	r2, [r3, #16]
 80020c8:	06d2      	lsls	r2, r2, #27
 80020ca:	d510      	bpl.n	80020ee <HAL_TIM_IRQHandler+0xa6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80020cc:	68da      	ldr	r2, [r3, #12]
 80020ce:	06d0      	lsls	r0, r2, #27
 80020d0:	d50d      	bpl.n	80020ee <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80020d2:	f06f 0210 	mvn.w	r2, #16
 80020d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80020d8:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80020da:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80020dc:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80020de:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80020e2:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80020e4:	d04b      	beq.n	800217e <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 80020e6:	f7ff ffac 	bl	8002042 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020ea:	2300      	movs	r3, #0
 80020ec:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80020ee:	6823      	ldr	r3, [r4, #0]
 80020f0:	691a      	ldr	r2, [r3, #16]
 80020f2:	07d1      	lsls	r1, r2, #31
 80020f4:	d508      	bpl.n	8002108 <HAL_TIM_IRQHandler+0xc0>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80020f6:	68da      	ldr	r2, [r3, #12]
 80020f8:	07d2      	lsls	r2, r2, #31
 80020fa:	d505      	bpl.n	8002108 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80020fc:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8002100:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002102:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002104:	f7fe fc4c 	bl	80009a0 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002108:	6823      	ldr	r3, [r4, #0]
 800210a:	691a      	ldr	r2, [r3, #16]
 800210c:	0610      	lsls	r0, r2, #24
 800210e:	d508      	bpl.n	8002122 <HAL_TIM_IRQHandler+0xda>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002110:	68da      	ldr	r2, [r3, #12]
 8002112:	0611      	lsls	r1, r2, #24
 8002114:	d505      	bpl.n	8002122 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002116:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 800211a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800211c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800211e:	f000 fa18 	bl	8002552 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002122:	6823      	ldr	r3, [r4, #0]
 8002124:	691a      	ldr	r2, [r3, #16]
 8002126:	0652      	lsls	r2, r2, #25
 8002128:	d508      	bpl.n	800213c <HAL_TIM_IRQHandler+0xf4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800212a:	68da      	ldr	r2, [r3, #12]
 800212c:	0650      	lsls	r0, r2, #25
 800212e:	d505      	bpl.n	800213c <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002130:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8002134:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002136:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002138:	f7ff ff85 	bl	8002046 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800213c:	6823      	ldr	r3, [r4, #0]
 800213e:	691a      	ldr	r2, [r3, #16]
 8002140:	0691      	lsls	r1, r2, #26
 8002142:	d522      	bpl.n	800218a <HAL_TIM_IRQHandler+0x142>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002144:	68da      	ldr	r2, [r3, #12]
 8002146:	0692      	lsls	r2, r2, #26
 8002148:	d51f      	bpl.n	800218a <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800214a:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 800214e:	4620      	mov	r0, r4
}
 8002150:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002154:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8002156:	f000 b9fb 	b.w	8002550 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800215a:	f7ff ff71 	bl	8002040 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800215e:	4620      	mov	r0, r4
 8002160:	f7ff ff70 	bl	8002044 <HAL_TIM_PWM_PulseFinishedCallback>
 8002164:	e783      	b.n	800206e <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002166:	f7ff ff6b 	bl	8002040 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800216a:	4620      	mov	r0, r4
 800216c:	f7ff ff6a 	bl	8002044 <HAL_TIM_PWM_PulseFinishedCallback>
 8002170:	e792      	b.n	8002098 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002172:	f7ff ff65 	bl	8002040 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002176:	4620      	mov	r0, r4
 8002178:	f7ff ff64 	bl	8002044 <HAL_TIM_PWM_PulseFinishedCallback>
 800217c:	e7a0      	b.n	80020c0 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800217e:	f7ff ff5f 	bl	8002040 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002182:	4620      	mov	r0, r4
 8002184:	f7ff ff5e 	bl	8002044 <HAL_TIM_PWM_PulseFinishedCallback>
 8002188:	e7af      	b.n	80020ea <HAL_TIM_IRQHandler+0xa2>
}
 800218a:	bd10      	pop	{r4, pc}

0800218c <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800218c:	4a1a      	ldr	r2, [pc, #104]	; (80021f8 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 800218e:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002190:	4290      	cmp	r0, r2
 8002192:	d00a      	beq.n	80021aa <TIM_Base_SetConfig+0x1e>
 8002194:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002198:	d007      	beq.n	80021aa <TIM_Base_SetConfig+0x1e>
 800219a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800219e:	4290      	cmp	r0, r2
 80021a0:	d003      	beq.n	80021aa <TIM_Base_SetConfig+0x1e>
 80021a2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80021a6:	4290      	cmp	r0, r2
 80021a8:	d115      	bne.n	80021d6 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 80021aa:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80021ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80021b0:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80021b2:	4a11      	ldr	r2, [pc, #68]	; (80021f8 <TIM_Base_SetConfig+0x6c>)
 80021b4:	4290      	cmp	r0, r2
 80021b6:	d00a      	beq.n	80021ce <TIM_Base_SetConfig+0x42>
 80021b8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80021bc:	d007      	beq.n	80021ce <TIM_Base_SetConfig+0x42>
 80021be:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80021c2:	4290      	cmp	r0, r2
 80021c4:	d003      	beq.n	80021ce <TIM_Base_SetConfig+0x42>
 80021c6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80021ca:	4290      	cmp	r0, r2
 80021cc:	d103      	bne.n	80021d6 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80021ce:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80021d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80021d4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80021d6:	694a      	ldr	r2, [r1, #20]
 80021d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80021dc:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80021de:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80021e0:	688b      	ldr	r3, [r1, #8]
 80021e2:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80021e4:	680b      	ldr	r3, [r1, #0]
 80021e6:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80021e8:	4b03      	ldr	r3, [pc, #12]	; (80021f8 <TIM_Base_SetConfig+0x6c>)
 80021ea:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 80021ec:	bf04      	itt	eq
 80021ee:	690b      	ldreq	r3, [r1, #16]
 80021f0:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80021f2:	2301      	movs	r3, #1
 80021f4:	6143      	str	r3, [r0, #20]
}
 80021f6:	4770      	bx	lr
 80021f8:	40012c00 	.word	0x40012c00

080021fc <HAL_TIM_Base_Init>:
{
 80021fc:	b510      	push	{r4, lr}
  if (htim == NULL)
 80021fe:	4604      	mov	r4, r0
 8002200:	b1a0      	cbz	r0, 800222c <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002202:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002206:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800220a:	b91b      	cbnz	r3, 8002214 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 800220c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002210:	f7fe fe58 	bl	8000ec4 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002214:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002216:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8002218:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800221c:	1d21      	adds	r1, r4, #4
 800221e:	f7ff ffb5 	bl	800218c <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8002222:	2301      	movs	r3, #1
  return HAL_OK;
 8002224:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002226:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800222a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800222c:	2001      	movs	r0, #1
 800222e:	e7fc      	b.n	800222a <HAL_TIM_Base_Init+0x2e>

08002230 <HAL_TIM_PWM_Init>:
{
 8002230:	b510      	push	{r4, lr}
  if (htim == NULL)
 8002232:	4604      	mov	r4, r0
 8002234:	b1a0      	cbz	r0, 8002260 <HAL_TIM_PWM_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002236:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800223a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800223e:	b91b      	cbnz	r3, 8002248 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002240:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8002244:	f7ff fefb 	bl	800203e <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002248:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800224a:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800224c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002250:	1d21      	adds	r1, r4, #4
 8002252:	f7ff ff9b 	bl	800218c <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8002256:	2301      	movs	r3, #1
  return HAL_OK;
 8002258:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800225a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800225e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002260:	2001      	movs	r0, #1
 8002262:	e7fc      	b.n	800225e <HAL_TIM_PWM_Init+0x2e>

08002264 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002264:	6a03      	ldr	r3, [r0, #32]
{
 8002266:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002268:	f023 0310 	bic.w	r3, r3, #16
 800226c:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 800226e:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8002270:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8002272:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002274:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002276:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800227a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800227e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8002280:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002284:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002288:	4d0b      	ldr	r5, [pc, #44]	; (80022b8 <TIM_OC2_SetConfig+0x54>)
 800228a:	42a8      	cmp	r0, r5
 800228c:	d10d      	bne.n	80022aa <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800228e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8002290:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002294:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002298:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800229c:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 80022a0:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 80022a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80022a6:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 80022aa:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80022ac:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80022ae:	684a      	ldr	r2, [r1, #4]
 80022b0:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80022b2:	6203      	str	r3, [r0, #32]
}
 80022b4:	bd70      	pop	{r4, r5, r6, pc}
 80022b6:	bf00      	nop
 80022b8:	40012c00 	.word	0x40012c00

080022bc <HAL_TIM_PWM_ConfigChannel>:
{
 80022bc:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80022be:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 80022c2:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80022c4:	2b01      	cmp	r3, #1
 80022c6:	f04f 0002 	mov.w	r0, #2
 80022ca:	d025      	beq.n	8002318 <HAL_TIM_PWM_ConfigChannel+0x5c>
 80022cc:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80022ce:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 80022d2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 80022d6:	2a0c      	cmp	r2, #12
 80022d8:	d818      	bhi.n	800230c <HAL_TIM_PWM_ConfigChannel+0x50>
 80022da:	e8df f002 	tbb	[pc, r2]
 80022de:	1707      	.short	0x1707
 80022e0:	171e1717 	.word	0x171e1717
 80022e4:	172f1717 	.word	0x172f1717
 80022e8:	1717      	.short	0x1717
 80022ea:	40          	.byte	0x40
 80022eb:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80022ec:	6820      	ldr	r0, [r4, #0]
 80022ee:	f7ff fdfb 	bl	8001ee8 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80022f2:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80022f4:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80022f6:	699a      	ldr	r2, [r3, #24]
 80022f8:	f042 0208 	orr.w	r2, r2, #8
 80022fc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80022fe:	699a      	ldr	r2, [r3, #24]
 8002300:	f022 0204 	bic.w	r2, r2, #4
 8002304:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002306:	699a      	ldr	r2, [r3, #24]
 8002308:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800230a:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 800230c:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800230e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002310:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002314:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8002318:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800231a:	6820      	ldr	r0, [r4, #0]
 800231c:	f7ff ffa2 	bl	8002264 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002320:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002322:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002324:	699a      	ldr	r2, [r3, #24]
 8002326:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800232a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800232c:	699a      	ldr	r2, [r3, #24]
 800232e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002332:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002334:	699a      	ldr	r2, [r3, #24]
 8002336:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800233a:	e7e6      	b.n	800230a <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800233c:	6820      	ldr	r0, [r4, #0]
 800233e:	f7ff fdfb 	bl	8001f38 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002342:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002344:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002346:	69da      	ldr	r2, [r3, #28]
 8002348:	f042 0208 	orr.w	r2, r2, #8
 800234c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800234e:	69da      	ldr	r2, [r3, #28]
 8002350:	f022 0204 	bic.w	r2, r2, #4
 8002354:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002356:	69da      	ldr	r2, [r3, #28]
 8002358:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800235a:	61da      	str	r2, [r3, #28]
      break;
 800235c:	e7d6      	b.n	800230c <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800235e:	6820      	ldr	r0, [r4, #0]
 8002360:	f7ff fe14 	bl	8001f8c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002364:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002366:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002368:	69da      	ldr	r2, [r3, #28]
 800236a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800236e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002370:	69da      	ldr	r2, [r3, #28]
 8002372:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002376:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002378:	69da      	ldr	r2, [r3, #28]
 800237a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800237e:	e7ec      	b.n	800235a <HAL_TIM_PWM_ConfigChannel+0x9e>

08002380 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002380:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002382:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002384:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002386:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800238a:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 800238e:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002390:	6083      	str	r3, [r0, #8]
}
 8002392:	bd10      	pop	{r4, pc}

08002394 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8002394:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8002398:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 800239a:	2b01      	cmp	r3, #1
{
 800239c:	4604      	mov	r4, r0
 800239e:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 80023a2:	d019      	beq.n	80023d8 <HAL_TIM_ConfigClockSource+0x44>
 80023a4:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80023a6:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80023aa:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 80023ac:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80023b0:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80023b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80023b6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 80023ba:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 80023bc:	680b      	ldr	r3, [r1, #0]
 80023be:	2b40      	cmp	r3, #64	; 0x40
 80023c0:	d065      	beq.n	800248e <HAL_TIM_ConfigClockSource+0xfa>
 80023c2:	d815      	bhi.n	80023f0 <HAL_TIM_ConfigClockSource+0x5c>
 80023c4:	2b10      	cmp	r3, #16
 80023c6:	d00c      	beq.n	80023e2 <HAL_TIM_ConfigClockSource+0x4e>
 80023c8:	d807      	bhi.n	80023da <HAL_TIM_ConfigClockSource+0x46>
 80023ca:	b153      	cbz	r3, 80023e2 <HAL_TIM_ConfigClockSource+0x4e>
  htim->State = HAL_TIM_STATE_READY;
 80023cc:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80023ce:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80023d0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80023d4:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80023d8:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 80023da:	2b20      	cmp	r3, #32
 80023dc:	d001      	beq.n	80023e2 <HAL_TIM_ConfigClockSource+0x4e>
 80023de:	2b30      	cmp	r3, #48	; 0x30
 80023e0:	d1f4      	bne.n	80023cc <HAL_TIM_ConfigClockSource+0x38>
  tmpsmcr = TIMx->SMCR;
 80023e2:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80023e4:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 80023e8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80023ec:	4313      	orrs	r3, r2
 80023ee:	e01a      	b.n	8002426 <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 80023f0:	2b60      	cmp	r3, #96	; 0x60
 80023f2:	d034      	beq.n	800245e <HAL_TIM_ConfigClockSource+0xca>
 80023f4:	d819      	bhi.n	800242a <HAL_TIM_ConfigClockSource+0x96>
 80023f6:	2b50      	cmp	r3, #80	; 0x50
 80023f8:	d1e8      	bne.n	80023cc <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80023fa:	684a      	ldr	r2, [r1, #4]
 80023fc:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80023fe:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002400:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002402:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002406:	f025 0501 	bic.w	r5, r5, #1
 800240a:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800240c:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 800240e:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002410:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002414:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8002418:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800241a:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 800241c:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800241e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002422:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8002426:	6083      	str	r3, [r0, #8]
 8002428:	e7d0      	b.n	80023cc <HAL_TIM_ConfigClockSource+0x38>
  switch (sClockSourceConfig->ClockSource)
 800242a:	2b70      	cmp	r3, #112	; 0x70
 800242c:	d00c      	beq.n	8002448 <HAL_TIM_ConfigClockSource+0xb4>
 800242e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002432:	d1cb      	bne.n	80023cc <HAL_TIM_ConfigClockSource+0x38>
      TIM_ETR_SetConfig(htim->Instance,
 8002434:	68cb      	ldr	r3, [r1, #12]
 8002436:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 800243a:	f7ff ffa1 	bl	8002380 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800243e:	6822      	ldr	r2, [r4, #0]
 8002440:	6893      	ldr	r3, [r2, #8]
 8002442:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002446:	e008      	b.n	800245a <HAL_TIM_ConfigClockSource+0xc6>
      TIM_ETR_SetConfig(htim->Instance,
 8002448:	68cb      	ldr	r3, [r1, #12]
 800244a:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 800244e:	f7ff ff97 	bl	8002380 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002452:	6822      	ldr	r2, [r4, #0]
 8002454:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002456:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800245a:	6093      	str	r3, [r2, #8]
      break;
 800245c:	e7b6      	b.n	80023cc <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800245e:	684d      	ldr	r5, [r1, #4]
 8002460:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002462:	6a01      	ldr	r1, [r0, #32]
 8002464:	f021 0110 	bic.w	r1, r1, #16
 8002468:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800246a:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 800246c:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800246e:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002472:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002476:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800247a:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800247e:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002480:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002482:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002484:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002488:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 800248c:	e7cb      	b.n	8002426 <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800248e:	684a      	ldr	r2, [r1, #4]
 8002490:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002492:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002494:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002496:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800249a:	f025 0501 	bic.w	r5, r5, #1
 800249e:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80024a0:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 80024a2:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80024a4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80024a8:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80024ac:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80024ae:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80024b0:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80024b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80024b6:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 80024ba:	e7b4      	b.n	8002426 <HAL_TIM_ConfigClockSource+0x92>

080024bc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80024bc:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80024be:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80024c0:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80024c2:	f001 011f 	and.w	r1, r1, #31
 80024c6:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 80024c8:	ea23 0304 	bic.w	r3, r3, r4
 80024cc:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80024ce:	6a03      	ldr	r3, [r0, #32]
 80024d0:	408a      	lsls	r2, r1
 80024d2:	431a      	orrs	r2, r3
 80024d4:	6202      	str	r2, [r0, #32]
}
 80024d6:	bd10      	pop	{r4, pc}

080024d8 <HAL_TIM_OC_Start>:
{
 80024d8:	b510      	push	{r4, lr}
 80024da:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80024dc:	2201      	movs	r2, #1
 80024de:	6800      	ldr	r0, [r0, #0]
 80024e0:	f7ff ffec 	bl	80024bc <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80024e4:	6823      	ldr	r3, [r4, #0]
 80024e6:	4a09      	ldr	r2, [pc, #36]	; (800250c <HAL_TIM_OC_Start+0x34>)
}
 80024e8:	2000      	movs	r0, #0
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80024ea:	4293      	cmp	r3, r2
    __HAL_TIM_MOE_ENABLE(htim);
 80024ec:	bf02      	ittt	eq
 80024ee:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 80024f0:	f442 4200 	orreq.w	r2, r2, #32768	; 0x8000
 80024f4:	645a      	streq	r2, [r3, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80024f6:	689a      	ldr	r2, [r3, #8]
 80024f8:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80024fc:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 80024fe:	bf1e      	ittt	ne
 8002500:	681a      	ldrne	r2, [r3, #0]
 8002502:	f042 0201 	orrne.w	r2, r2, #1
 8002506:	601a      	strne	r2, [r3, #0]
}
 8002508:	bd10      	pop	{r4, pc}
 800250a:	bf00      	nop
 800250c:	40012c00 	.word	0x40012c00

08002510 <HAL_TIM_PWM_Start>:
 8002510:	f7ff bfe2 	b.w	80024d8 <HAL_TIM_OC_Start>

08002514 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002514:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8002518:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 800251a:	2b01      	cmp	r3, #1
 800251c:	f04f 0302 	mov.w	r3, #2
 8002520:	d014      	beq.n	800254c <HAL_TIMEx_MasterConfigSynchronization+0x38>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002522:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8002524:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8002528:	6862      	ldr	r2, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800252a:	68a3      	ldr	r3, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800252c:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800252e:	6849      	ldr	r1, [r1, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 8002530:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002534:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002538:	430b      	orrs	r3, r1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800253a:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800253c:	6062      	str	r2, [r4, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800253e:	60a3      	str	r3, [r4, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002540:	2301      	movs	r3, #1
 8002542:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002546:	2300      	movs	r3, #0
 8002548:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 800254c:	4618      	mov	r0, r3

  return HAL_OK;
}
 800254e:	bd30      	pop	{r4, r5, pc}

08002550 <HAL_TIMEx_CommutCallback>:
 8002550:	4770      	bx	lr

08002552 <HAL_TIMEx_BreakCallback>:
 8002552:	4770      	bx	lr

08002554 <calloc>:
 8002554:	4b02      	ldr	r3, [pc, #8]	; (8002560 <calloc+0xc>)
 8002556:	460a      	mov	r2, r1
 8002558:	4601      	mov	r1, r0
 800255a:	6818      	ldr	r0, [r3, #0]
 800255c:	f000 b844 	b.w	80025e8 <_calloc_r>
 8002560:	20000010 	.word	0x20000010

08002564 <__errno>:
 8002564:	4b01      	ldr	r3, [pc, #4]	; (800256c <__errno+0x8>)
 8002566:	6818      	ldr	r0, [r3, #0]
 8002568:	4770      	bx	lr
 800256a:	bf00      	nop
 800256c:	20000010 	.word	0x20000010

08002570 <__libc_init_array>:
 8002570:	b570      	push	{r4, r5, r6, lr}
 8002572:	2500      	movs	r5, #0
 8002574:	4e0c      	ldr	r6, [pc, #48]	; (80025a8 <__libc_init_array+0x38>)
 8002576:	4c0d      	ldr	r4, [pc, #52]	; (80025ac <__libc_init_array+0x3c>)
 8002578:	1ba4      	subs	r4, r4, r6
 800257a:	10a4      	asrs	r4, r4, #2
 800257c:	42a5      	cmp	r5, r4
 800257e:	d109      	bne.n	8002594 <__libc_init_array+0x24>
 8002580:	f000 f950 	bl	8002824 <_init>
 8002584:	2500      	movs	r5, #0
 8002586:	4e0a      	ldr	r6, [pc, #40]	; (80025b0 <__libc_init_array+0x40>)
 8002588:	4c0a      	ldr	r4, [pc, #40]	; (80025b4 <__libc_init_array+0x44>)
 800258a:	1ba4      	subs	r4, r4, r6
 800258c:	10a4      	asrs	r4, r4, #2
 800258e:	42a5      	cmp	r5, r4
 8002590:	d105      	bne.n	800259e <__libc_init_array+0x2e>
 8002592:	bd70      	pop	{r4, r5, r6, pc}
 8002594:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002598:	4798      	blx	r3
 800259a:	3501      	adds	r5, #1
 800259c:	e7ee      	b.n	800257c <__libc_init_array+0xc>
 800259e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80025a2:	4798      	blx	r3
 80025a4:	3501      	adds	r5, #1
 80025a6:	e7f2      	b.n	800258e <__libc_init_array+0x1e>
 80025a8:	0800d094 	.word	0x0800d094
 80025ac:	0800d094 	.word	0x0800d094
 80025b0:	0800d094 	.word	0x0800d094
 80025b4:	0800d098 	.word	0x0800d098

080025b8 <malloc>:
 80025b8:	4b02      	ldr	r3, [pc, #8]	; (80025c4 <malloc+0xc>)
 80025ba:	4601      	mov	r1, r0
 80025bc:	6818      	ldr	r0, [r3, #0]
 80025be:	f000 b86d 	b.w	800269c <_malloc_r>
 80025c2:	bf00      	nop
 80025c4:	20000010 	.word	0x20000010

080025c8 <free>:
 80025c8:	4b02      	ldr	r3, [pc, #8]	; (80025d4 <free+0xc>)
 80025ca:	4601      	mov	r1, r0
 80025cc:	6818      	ldr	r0, [r3, #0]
 80025ce:	f000 b819 	b.w	8002604 <_free_r>
 80025d2:	bf00      	nop
 80025d4:	20000010 	.word	0x20000010

080025d8 <memset>:
 80025d8:	4603      	mov	r3, r0
 80025da:	4402      	add	r2, r0
 80025dc:	4293      	cmp	r3, r2
 80025de:	d100      	bne.n	80025e2 <memset+0xa>
 80025e0:	4770      	bx	lr
 80025e2:	f803 1b01 	strb.w	r1, [r3], #1
 80025e6:	e7f9      	b.n	80025dc <memset+0x4>

080025e8 <_calloc_r>:
 80025e8:	b538      	push	{r3, r4, r5, lr}
 80025ea:	fb02 f401 	mul.w	r4, r2, r1
 80025ee:	4621      	mov	r1, r4
 80025f0:	f000 f854 	bl	800269c <_malloc_r>
 80025f4:	4605      	mov	r5, r0
 80025f6:	b118      	cbz	r0, 8002600 <_calloc_r+0x18>
 80025f8:	4622      	mov	r2, r4
 80025fa:	2100      	movs	r1, #0
 80025fc:	f7ff ffec 	bl	80025d8 <memset>
 8002600:	4628      	mov	r0, r5
 8002602:	bd38      	pop	{r3, r4, r5, pc}

08002604 <_free_r>:
 8002604:	b538      	push	{r3, r4, r5, lr}
 8002606:	4605      	mov	r5, r0
 8002608:	2900      	cmp	r1, #0
 800260a:	d043      	beq.n	8002694 <_free_r+0x90>
 800260c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002610:	1f0c      	subs	r4, r1, #4
 8002612:	2b00      	cmp	r3, #0
 8002614:	bfb8      	it	lt
 8002616:	18e4      	addlt	r4, r4, r3
 8002618:	f000 f902 	bl	8002820 <__malloc_lock>
 800261c:	4a1e      	ldr	r2, [pc, #120]	; (8002698 <_free_r+0x94>)
 800261e:	6813      	ldr	r3, [r2, #0]
 8002620:	4610      	mov	r0, r2
 8002622:	b933      	cbnz	r3, 8002632 <_free_r+0x2e>
 8002624:	6063      	str	r3, [r4, #4]
 8002626:	6014      	str	r4, [r2, #0]
 8002628:	4628      	mov	r0, r5
 800262a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800262e:	f000 b8f8 	b.w	8002822 <__malloc_unlock>
 8002632:	42a3      	cmp	r3, r4
 8002634:	d90b      	bls.n	800264e <_free_r+0x4a>
 8002636:	6821      	ldr	r1, [r4, #0]
 8002638:	1862      	adds	r2, r4, r1
 800263a:	4293      	cmp	r3, r2
 800263c:	bf01      	itttt	eq
 800263e:	681a      	ldreq	r2, [r3, #0]
 8002640:	685b      	ldreq	r3, [r3, #4]
 8002642:	1852      	addeq	r2, r2, r1
 8002644:	6022      	streq	r2, [r4, #0]
 8002646:	6063      	str	r3, [r4, #4]
 8002648:	6004      	str	r4, [r0, #0]
 800264a:	e7ed      	b.n	8002628 <_free_r+0x24>
 800264c:	4613      	mov	r3, r2
 800264e:	685a      	ldr	r2, [r3, #4]
 8002650:	b10a      	cbz	r2, 8002656 <_free_r+0x52>
 8002652:	42a2      	cmp	r2, r4
 8002654:	d9fa      	bls.n	800264c <_free_r+0x48>
 8002656:	6819      	ldr	r1, [r3, #0]
 8002658:	1858      	adds	r0, r3, r1
 800265a:	42a0      	cmp	r0, r4
 800265c:	d10b      	bne.n	8002676 <_free_r+0x72>
 800265e:	6820      	ldr	r0, [r4, #0]
 8002660:	4401      	add	r1, r0
 8002662:	1858      	adds	r0, r3, r1
 8002664:	4282      	cmp	r2, r0
 8002666:	6019      	str	r1, [r3, #0]
 8002668:	d1de      	bne.n	8002628 <_free_r+0x24>
 800266a:	6810      	ldr	r0, [r2, #0]
 800266c:	6852      	ldr	r2, [r2, #4]
 800266e:	4401      	add	r1, r0
 8002670:	6019      	str	r1, [r3, #0]
 8002672:	605a      	str	r2, [r3, #4]
 8002674:	e7d8      	b.n	8002628 <_free_r+0x24>
 8002676:	d902      	bls.n	800267e <_free_r+0x7a>
 8002678:	230c      	movs	r3, #12
 800267a:	602b      	str	r3, [r5, #0]
 800267c:	e7d4      	b.n	8002628 <_free_r+0x24>
 800267e:	6820      	ldr	r0, [r4, #0]
 8002680:	1821      	adds	r1, r4, r0
 8002682:	428a      	cmp	r2, r1
 8002684:	bf01      	itttt	eq
 8002686:	6811      	ldreq	r1, [r2, #0]
 8002688:	6852      	ldreq	r2, [r2, #4]
 800268a:	1809      	addeq	r1, r1, r0
 800268c:	6021      	streq	r1, [r4, #0]
 800268e:	6062      	str	r2, [r4, #4]
 8002690:	605c      	str	r4, [r3, #4]
 8002692:	e7c9      	b.n	8002628 <_free_r+0x24>
 8002694:	bd38      	pop	{r3, r4, r5, pc}
 8002696:	bf00      	nop
 8002698:	2000009c 	.word	0x2000009c

0800269c <_malloc_r>:
 800269c:	b570      	push	{r4, r5, r6, lr}
 800269e:	1ccd      	adds	r5, r1, #3
 80026a0:	f025 0503 	bic.w	r5, r5, #3
 80026a4:	3508      	adds	r5, #8
 80026a6:	2d0c      	cmp	r5, #12
 80026a8:	bf38      	it	cc
 80026aa:	250c      	movcc	r5, #12
 80026ac:	2d00      	cmp	r5, #0
 80026ae:	4606      	mov	r6, r0
 80026b0:	db01      	blt.n	80026b6 <_malloc_r+0x1a>
 80026b2:	42a9      	cmp	r1, r5
 80026b4:	d903      	bls.n	80026be <_malloc_r+0x22>
 80026b6:	230c      	movs	r3, #12
 80026b8:	6033      	str	r3, [r6, #0]
 80026ba:	2000      	movs	r0, #0
 80026bc:	bd70      	pop	{r4, r5, r6, pc}
 80026be:	f000 f8af 	bl	8002820 <__malloc_lock>
 80026c2:	4a21      	ldr	r2, [pc, #132]	; (8002748 <_malloc_r+0xac>)
 80026c4:	6814      	ldr	r4, [r2, #0]
 80026c6:	4621      	mov	r1, r4
 80026c8:	b991      	cbnz	r1, 80026f0 <_malloc_r+0x54>
 80026ca:	4c20      	ldr	r4, [pc, #128]	; (800274c <_malloc_r+0xb0>)
 80026cc:	6823      	ldr	r3, [r4, #0]
 80026ce:	b91b      	cbnz	r3, 80026d8 <_malloc_r+0x3c>
 80026d0:	4630      	mov	r0, r6
 80026d2:	f000 f895 	bl	8002800 <_sbrk_r>
 80026d6:	6020      	str	r0, [r4, #0]
 80026d8:	4629      	mov	r1, r5
 80026da:	4630      	mov	r0, r6
 80026dc:	f000 f890 	bl	8002800 <_sbrk_r>
 80026e0:	1c43      	adds	r3, r0, #1
 80026e2:	d124      	bne.n	800272e <_malloc_r+0x92>
 80026e4:	230c      	movs	r3, #12
 80026e6:	4630      	mov	r0, r6
 80026e8:	6033      	str	r3, [r6, #0]
 80026ea:	f000 f89a 	bl	8002822 <__malloc_unlock>
 80026ee:	e7e4      	b.n	80026ba <_malloc_r+0x1e>
 80026f0:	680b      	ldr	r3, [r1, #0]
 80026f2:	1b5b      	subs	r3, r3, r5
 80026f4:	d418      	bmi.n	8002728 <_malloc_r+0x8c>
 80026f6:	2b0b      	cmp	r3, #11
 80026f8:	d90f      	bls.n	800271a <_malloc_r+0x7e>
 80026fa:	600b      	str	r3, [r1, #0]
 80026fc:	18cc      	adds	r4, r1, r3
 80026fe:	50cd      	str	r5, [r1, r3]
 8002700:	4630      	mov	r0, r6
 8002702:	f000 f88e 	bl	8002822 <__malloc_unlock>
 8002706:	f104 000b 	add.w	r0, r4, #11
 800270a:	1d23      	adds	r3, r4, #4
 800270c:	f020 0007 	bic.w	r0, r0, #7
 8002710:	1ac3      	subs	r3, r0, r3
 8002712:	d0d3      	beq.n	80026bc <_malloc_r+0x20>
 8002714:	425a      	negs	r2, r3
 8002716:	50e2      	str	r2, [r4, r3]
 8002718:	e7d0      	b.n	80026bc <_malloc_r+0x20>
 800271a:	684b      	ldr	r3, [r1, #4]
 800271c:	428c      	cmp	r4, r1
 800271e:	bf16      	itet	ne
 8002720:	6063      	strne	r3, [r4, #4]
 8002722:	6013      	streq	r3, [r2, #0]
 8002724:	460c      	movne	r4, r1
 8002726:	e7eb      	b.n	8002700 <_malloc_r+0x64>
 8002728:	460c      	mov	r4, r1
 800272a:	6849      	ldr	r1, [r1, #4]
 800272c:	e7cc      	b.n	80026c8 <_malloc_r+0x2c>
 800272e:	1cc4      	adds	r4, r0, #3
 8002730:	f024 0403 	bic.w	r4, r4, #3
 8002734:	42a0      	cmp	r0, r4
 8002736:	d005      	beq.n	8002744 <_malloc_r+0xa8>
 8002738:	1a21      	subs	r1, r4, r0
 800273a:	4630      	mov	r0, r6
 800273c:	f000 f860 	bl	8002800 <_sbrk_r>
 8002740:	3001      	adds	r0, #1
 8002742:	d0cf      	beq.n	80026e4 <_malloc_r+0x48>
 8002744:	6025      	str	r5, [r4, #0]
 8002746:	e7db      	b.n	8002700 <_malloc_r+0x64>
 8002748:	2000009c 	.word	0x2000009c
 800274c:	200000a0 	.word	0x200000a0

08002750 <srand>:
 8002750:	b538      	push	{r3, r4, r5, lr}
 8002752:	4b0d      	ldr	r3, [pc, #52]	; (8002788 <srand+0x38>)
 8002754:	4605      	mov	r5, r0
 8002756:	681c      	ldr	r4, [r3, #0]
 8002758:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800275a:	b97b      	cbnz	r3, 800277c <srand+0x2c>
 800275c:	2018      	movs	r0, #24
 800275e:	f7ff ff2b 	bl	80025b8 <malloc>
 8002762:	4a0a      	ldr	r2, [pc, #40]	; (800278c <srand+0x3c>)
 8002764:	4b0a      	ldr	r3, [pc, #40]	; (8002790 <srand+0x40>)
 8002766:	63a0      	str	r0, [r4, #56]	; 0x38
 8002768:	e9c0 2300 	strd	r2, r3, [r0]
 800276c:	4b09      	ldr	r3, [pc, #36]	; (8002794 <srand+0x44>)
 800276e:	2201      	movs	r2, #1
 8002770:	6083      	str	r3, [r0, #8]
 8002772:	230b      	movs	r3, #11
 8002774:	8183      	strh	r3, [r0, #12]
 8002776:	2300      	movs	r3, #0
 8002778:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800277c:	2200      	movs	r2, #0
 800277e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002780:	611d      	str	r5, [r3, #16]
 8002782:	615a      	str	r2, [r3, #20]
 8002784:	bd38      	pop	{r3, r4, r5, pc}
 8002786:	bf00      	nop
 8002788:	20000010 	.word	0x20000010
 800278c:	abcd330e 	.word	0xabcd330e
 8002790:	e66d1234 	.word	0xe66d1234
 8002794:	0005deec 	.word	0x0005deec

08002798 <rand>:
 8002798:	b538      	push	{r3, r4, r5, lr}
 800279a:	4b13      	ldr	r3, [pc, #76]	; (80027e8 <rand+0x50>)
 800279c:	681c      	ldr	r4, [r3, #0]
 800279e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80027a0:	b97b      	cbnz	r3, 80027c2 <rand+0x2a>
 80027a2:	2018      	movs	r0, #24
 80027a4:	f7ff ff08 	bl	80025b8 <malloc>
 80027a8:	4a10      	ldr	r2, [pc, #64]	; (80027ec <rand+0x54>)
 80027aa:	4b11      	ldr	r3, [pc, #68]	; (80027f0 <rand+0x58>)
 80027ac:	63a0      	str	r0, [r4, #56]	; 0x38
 80027ae:	e9c0 2300 	strd	r2, r3, [r0]
 80027b2:	4b10      	ldr	r3, [pc, #64]	; (80027f4 <rand+0x5c>)
 80027b4:	2201      	movs	r2, #1
 80027b6:	6083      	str	r3, [r0, #8]
 80027b8:	230b      	movs	r3, #11
 80027ba:	8183      	strh	r3, [r0, #12]
 80027bc:	2300      	movs	r3, #0
 80027be:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80027c2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80027c4:	480c      	ldr	r0, [pc, #48]	; (80027f8 <rand+0x60>)
 80027c6:	690a      	ldr	r2, [r1, #16]
 80027c8:	694b      	ldr	r3, [r1, #20]
 80027ca:	4350      	muls	r0, r2
 80027cc:	4c0b      	ldr	r4, [pc, #44]	; (80027fc <rand+0x64>)
 80027ce:	fb04 0003 	mla	r0, r4, r3, r0
 80027d2:	fba2 2304 	umull	r2, r3, r2, r4
 80027d6:	4403      	add	r3, r0
 80027d8:	1c54      	adds	r4, r2, #1
 80027da:	f143 0500 	adc.w	r5, r3, #0
 80027de:	e9c1 4504 	strd	r4, r5, [r1, #16]
 80027e2:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 80027e6:	bd38      	pop	{r3, r4, r5, pc}
 80027e8:	20000010 	.word	0x20000010
 80027ec:	abcd330e 	.word	0xabcd330e
 80027f0:	e66d1234 	.word	0xe66d1234
 80027f4:	0005deec 	.word	0x0005deec
 80027f8:	5851f42d 	.word	0x5851f42d
 80027fc:	4c957f2d 	.word	0x4c957f2d

08002800 <_sbrk_r>:
 8002800:	b538      	push	{r3, r4, r5, lr}
 8002802:	2300      	movs	r3, #0
 8002804:	4c05      	ldr	r4, [pc, #20]	; (800281c <_sbrk_r+0x1c>)
 8002806:	4605      	mov	r5, r0
 8002808:	4608      	mov	r0, r1
 800280a:	6023      	str	r3, [r4, #0]
 800280c:	f7fe fcd8 	bl	80011c0 <_sbrk>
 8002810:	1c43      	adds	r3, r0, #1
 8002812:	d102      	bne.n	800281a <_sbrk_r+0x1a>
 8002814:	6823      	ldr	r3, [r4, #0]
 8002816:	b103      	cbz	r3, 800281a <_sbrk_r+0x1a>
 8002818:	602b      	str	r3, [r5, #0]
 800281a:	bd38      	pop	{r3, r4, r5, pc}
 800281c:	20000504 	.word	0x20000504

08002820 <__malloc_lock>:
 8002820:	4770      	bx	lr

08002822 <__malloc_unlock>:
 8002822:	4770      	bx	lr

08002824 <_init>:
 8002824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002826:	bf00      	nop
 8002828:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800282a:	bc08      	pop	{r3}
 800282c:	469e      	mov	lr, r3
 800282e:	4770      	bx	lr

08002830 <_fini>:
 8002830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002832:	bf00      	nop
 8002834:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002836:	bc08      	pop	{r3}
 8002838:	469e      	mov	lr, r3
 800283a:	4770      	bx	lr
