Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Tue Jun 20 12:59:28 2023
| Host              : HP-EliteDesk-800-G2-TWR running 64-bit Ubuntu 22.04.2 LTS
| Command           : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports/ariane.timing_WORST_100.rpt
| Design            : ariane_xilinx
| Device            : xcku5p-ffvb676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.133ns  (required time - arrival time)
  Source:                 i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/sbdata_q_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.605ns  (logic 0.078ns (12.893%)  route 0.527ns (87.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.016ns = ( 2984.016 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.667ns = ( 2983.263 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.650ns (routing 0.833ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.855ns, distribution 0.910ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.650  2983.263    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/dReg_reg[13]
    SLICE_X28Y169        FDRE                                         r  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y169        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078  2983.341 f  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/Q
                         net (fo=197, routed)         0.527  2983.868    i_dm_top/i_dm_csrs/rst_r1_alias_1
    SLICE_X30Y164        FDCE                                         f  i_dm_top/i_dm_csrs/sbdata_q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.765  2984.016    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X30Y164        FDCE                                         r  i_dm_top/i_dm_csrs/sbdata_q_reg[13]/C
                         clock pessimism              0.000  2984.016    
                         clock uncertainty           -0.215  2983.802    
    SLICE_X30Y164        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066  2983.736    i_dm_top/i_dm_csrs/sbdata_q_reg[13]
  -------------------------------------------------------------------
                         required time                       2983.736    
                         arrival time                       -2983.868    
  -------------------------------------------------------------------
                         slack                                 -0.133    

Slack (VIOLATED) :        -0.130ns  (required time - arrival time)
  Source:                 i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/data_q_reg[1][1]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.604ns  (logic 0.078ns (12.914%)  route 0.526ns (87.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.018ns = ( 2984.018 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.667ns = ( 2983.263 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.650ns (routing 0.833ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.767ns (routing 0.855ns, distribution 0.912ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.650  2983.263    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/dReg_reg[13]
    SLICE_X28Y169        FDRE                                         r  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y169        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078  2983.341 f  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/Q
                         net (fo=197, routed)         0.526  2983.867    i_dm_top/i_dm_csrs/rst_r1_alias_1
    SLICE_X30Y164        FDCE                                         f  i_dm_top/i_dm_csrs/data_q_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.767  2984.018    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X30Y164        FDCE                                         r  i_dm_top/i_dm_csrs/data_q_reg[1][1]/C
                         clock pessimism              0.000  2984.018    
                         clock uncertainty           -0.215  2983.804    
    SLICE_X30Y164        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066  2983.738    i_dm_top/i_dm_csrs/data_q_reg[1][1]
  -------------------------------------------------------------------
                         required time                       2983.738    
                         arrival time                       -2983.867    
  -------------------------------------------------------------------
                         slack                                 -0.130    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_mem/rdata_q_reg[39]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.600ns  (logic 0.078ns (13.001%)  route 0.522ns (86.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.018ns = ( 2984.018 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.667ns = ( 2983.263 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.650ns (routing 0.833ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.767ns (routing 0.855ns, distribution 0.912ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.650  2983.263    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/dReg_reg[13]
    SLICE_X28Y169        FDRE                                         r  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y169        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078  2983.341 f  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/Q
                         net (fo=197, routed)         0.522  2983.863    i_dm_top/i_dm_mem/rst_r1_alias_1
    SLICE_X29Y161        FDCE                                         f  i_dm_top/i_dm_mem/rdata_q_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.767  2984.018    i_dm_top/i_dm_mem/clk_out1
    SLICE_X29Y161        FDCE                                         r  i_dm_top/i_dm_mem/rdata_q_reg[39]/C
                         clock pessimism              0.000  2984.018    
                         clock uncertainty           -0.215  2983.804    
    SLICE_X29Y161        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066  2983.738    i_dm_top/i_dm_mem/rdata_q_reg[39]
  -------------------------------------------------------------------
                         required time                       2983.738    
                         arrival time                       -2983.863    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (VIOLATED) :        -0.124ns  (required time - arrival time)
  Source:                 i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/sbdata_q_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.597ns  (logic 0.078ns (13.067%)  route 0.519ns (86.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns = ( 2984.017 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.667ns = ( 2983.263 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.650ns (routing 0.833ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.766ns (routing 0.855ns, distribution 0.911ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.650  2983.263    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/dReg_reg[13]
    SLICE_X28Y169        FDRE                                         r  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y169        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078  2983.341 f  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/Q
                         net (fo=197, routed)         0.519  2983.860    i_dm_top/i_dm_csrs/rst_r1_alias_1
    SLICE_X29Y161        FDCE                                         f  i_dm_top/i_dm_csrs/sbdata_q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.766  2984.017    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X29Y161        FDCE                                         r  i_dm_top/i_dm_csrs/sbdata_q_reg[23]/C
                         clock pessimism              0.000  2984.017    
                         clock uncertainty           -0.215  2983.803    
    SLICE_X29Y161        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066  2983.737    i_dm_top/i_dm_csrs/sbdata_q_reg[23]
  -------------------------------------------------------------------
                         required time                       2983.737    
                         arrival time                       -2983.860    
  -------------------------------------------------------------------
                         slack                                 -0.124    

Slack (VIOLATED) :        -0.101ns  (required time - arrival time)
  Source:                 i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_axi2mem/ax_req_q_reg[addr][7]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.620ns  (logic 0.078ns (12.581%)  route 0.542ns (87.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.063ns = ( 2984.063 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.667ns = ( 2983.263 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.650ns (routing 0.833ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.855ns, distribution 0.957ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.650  2983.263    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/dReg_reg[13]
    SLICE_X28Y169        FDRE                                         r  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y169        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078  2983.341 f  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/Q
                         net (fo=197, routed)         0.542  2983.883    i_dm_axi2mem/rst_r1_alias_1
    SLICE_X29Y164        FDCE                                         f  i_dm_axi2mem/ax_req_q_reg[addr][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.812  2984.063    i_dm_axi2mem/clk_out1
    SLICE_X29Y164        FDCE                                         r  i_dm_axi2mem/ax_req_q_reg[addr][7]/C
                         clock pessimism              0.000  2984.063    
                         clock uncertainty           -0.215  2983.848    
    SLICE_X29Y164        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066  2983.782    i_dm_axi2mem/ax_req_q_reg[addr][7]
  -------------------------------------------------------------------
                         required time                       2983.782    
                         arrival time                       -2983.883    
  -------------------------------------------------------------------
                         slack                                 -0.101    

Slack (VIOLATED) :        -0.101ns  (required time - arrival time)
  Source:                 i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_axi2mem/req_addr_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.620ns  (logic 0.078ns (12.581%)  route 0.542ns (87.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.063ns = ( 2984.063 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.667ns = ( 2983.263 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.650ns (routing 0.833ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.855ns, distribution 0.957ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.650  2983.263    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/dReg_reg[13]
    SLICE_X28Y169        FDRE                                         r  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y169        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078  2983.341 f  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/Q
                         net (fo=197, routed)         0.542  2983.883    i_dm_axi2mem/rst_r1_alias_1
    SLICE_X29Y164        FDCE                                         f  i_dm_axi2mem/req_addr_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.812  2984.063    i_dm_axi2mem/clk_out1
    SLICE_X29Y164        FDCE                                         r  i_dm_axi2mem/req_addr_q_reg[1]/C
                         clock pessimism              0.000  2984.063    
                         clock uncertainty           -0.215  2983.848    
    SLICE_X29Y164        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066  2983.782    i_dm_axi2mem/req_addr_q_reg[1]
  -------------------------------------------------------------------
                         required time                       2983.782    
                         arrival time                       -2983.883    
  -------------------------------------------------------------------
                         slack                                 -0.101    

Slack (VIOLATED) :        -0.101ns  (required time - arrival time)
  Source:                 i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_axi2mem/req_addr_q_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.620ns  (logic 0.078ns (12.581%)  route 0.542ns (87.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.063ns = ( 2984.063 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.667ns = ( 2983.263 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.650ns (routing 0.833ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.855ns, distribution 0.957ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.650  2983.263    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/dReg_reg[13]
    SLICE_X28Y169        FDRE                                         r  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y169        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078  2983.341 f  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/Q
                         net (fo=197, routed)         0.542  2983.883    i_dm_axi2mem/rst_r1_alias_1
    SLICE_X29Y164        FDCE                                         f  i_dm_axi2mem/req_addr_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.812  2984.063    i_dm_axi2mem/clk_out1
    SLICE_X29Y164        FDCE                                         r  i_dm_axi2mem/req_addr_q_reg[5]/C
                         clock pessimism              0.000  2984.063    
                         clock uncertainty           -0.215  2983.848    
    SLICE_X29Y164        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066  2983.782    i_dm_axi2mem/req_addr_q_reg[5]
  -------------------------------------------------------------------
                         required time                       2983.782    
                         arrival time                       -2983.883    
  -------------------------------------------------------------------
                         slack                                 -0.101    

Slack (VIOLATED) :        -0.100ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][21]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.586ns  (logic 0.076ns (12.972%)  route 0.510ns (87.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 2984.029 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.855ns, distribution 0.923ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.510  2983.848    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X32Y175        FDCE                                         f  i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.778  2984.029    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X32Y175        FDCE                                         r  i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][21]/C
                         clock pessimism              0.000  2984.029    
                         clock uncertainty           -0.215  2983.814    
    SLICE_X32Y175        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066  2983.748    i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][21]
  -------------------------------------------------------------------
                         required time                       2983.748    
                         arrival time                       -2983.848    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (VIOLATED) :        -0.100ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[1][26]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.586ns  (logic 0.076ns (12.972%)  route 0.510ns (87.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 2984.029 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.855ns, distribution 0.923ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.510  2983.848    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X32Y175        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[1][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.778  2984.029    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X32Y175        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[1][26]/C
                         clock pessimism              0.000  2984.029    
                         clock uncertainty           -0.215  2983.814    
    SLICE_X32Y175        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066  2983.748    i_dm_top/i_dm_csrs/progbuf_q_reg[1][26]
  -------------------------------------------------------------------
                         required time                       2983.748    
                         arrival time                       -2983.848    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (VIOLATED) :        -0.100ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_sba/FSM_sequential_state_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.586ns  (logic 0.076ns (12.973%)  route 0.510ns (87.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 2984.029 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.855ns, distribution 0.923ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.510  2983.848    i_dm_top/i_dm_sba/c0_ddr4_ui_clk_sync_rst
    SLICE_X32Y174        FDCE                                         f  i_dm_top/i_dm_sba/FSM_sequential_state_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.778  2984.029    i_dm_top/i_dm_sba/clk_out1
    SLICE_X32Y174        FDCE                                         r  i_dm_top/i_dm_sba/FSM_sequential_state_q_reg[1]/C
                         clock pessimism              0.000  2984.029    
                         clock uncertainty           -0.215  2983.814    
    SLICE_X32Y174        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066  2983.748    i_dm_top/i_dm_sba/FSM_sequential_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                       2983.748    
                         arrival time                       -2983.848    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (VIOLATED) :        -0.100ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.586ns  (logic 0.076ns (12.973%)  route 0.510ns (87.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 2984.029 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.855ns, distribution 0.923ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.510  2983.848    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/c0_ddr4_ui_clk_sync_rst
    SLICE_X32Y174        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.778  2984.029    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X32Y174        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/C
                         clock pessimism              0.000  2984.029    
                         clock uncertainty           -0.215  2983.814    
    SLICE_X32Y174        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066  2983.748    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]
  -------------------------------------------------------------------
                         required time                       2983.748    
                         arrival time                       -2983.848    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (VIOLATED) :        -0.098ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[7][27]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.584ns  (logic 0.076ns (13.007%)  route 0.508ns (86.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 2984.029 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.855ns, distribution 0.923ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.508  2983.847    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X32Y176        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[7][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.778  2984.029    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X32Y176        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[7][27]/C
                         clock pessimism              0.000  2984.029    
                         clock uncertainty           -0.215  2983.814    
    SLICE_X32Y176        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066  2983.748    i_dm_top/i_dm_csrs/progbuf_q_reg[7][27]
  -------------------------------------------------------------------
                         required time                       2983.748    
                         arrival time                       -2983.847    
  -------------------------------------------------------------------
                         slack                                 -0.098    

Slack (VIOLATED) :        -0.098ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[1][28]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.583ns  (logic 0.076ns (13.039%)  route 0.507ns (86.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns = ( 2984.028 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.855ns, distribution 0.922ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.507  2983.845    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/c0_ddr4_ui_clk_sync_rst
    SLICE_X32Y175        FDCE                                         f  i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[1][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.777  2984.028    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/clk_out1
    SLICE_X32Y175        FDCE                                         r  i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[1][28]/C
                         clock pessimism              0.000  2984.028    
                         clock uncertainty           -0.215  2983.813    
    SLICE_X32Y175        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066  2983.747    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[1][28]
  -------------------------------------------------------------------
                         required time                       2983.747    
                         arrival time                       -2983.845    
  -------------------------------------------------------------------
                         slack                                 -0.098    

Slack (VIOLATED) :        -0.098ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.583ns  (logic 0.076ns (13.039%)  route 0.507ns (86.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns = ( 2984.028 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.855ns, distribution 0.922ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.507  2983.845    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X32Y175        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.777  2984.028    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X32Y175        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[0][0]/C
                         clock pessimism              0.000  2984.028    
                         clock uncertainty           -0.215  2983.813    
    SLICE_X32Y175        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066  2983.747    i_dm_top/i_dm_csrs/progbuf_q_reg[0][0]
  -------------------------------------------------------------------
                         required time                       2983.747    
                         arrival time                       -2983.845    
  -------------------------------------------------------------------
                         slack                                 -0.098    

Slack (VIOLATED) :        -0.098ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[0][28]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.583ns  (logic 0.076ns (13.039%)  route 0.507ns (86.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns = ( 2984.028 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.855ns, distribution 0.922ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.507  2983.845    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/c0_ddr4_ui_clk_sync_rst
    SLICE_X32Y174        FDCE                                         f  i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[0][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.777  2984.028    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/clk_out1
    SLICE_X32Y174        FDCE                                         r  i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[0][28]/C
                         clock pessimism              0.000  2984.028    
                         clock uncertainty           -0.215  2983.813    
    SLICE_X32Y174        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066  2983.747    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[0][28]
  -------------------------------------------------------------------
                         required time                       2983.747    
                         arrival time                       -2983.845    
  -------------------------------------------------------------------
                         slack                                 -0.098    

Slack (VIOLATED) :        -0.098ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[6][8]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.583ns  (logic 0.076ns (13.039%)  route 0.507ns (86.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns = ( 2984.028 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.855ns, distribution 0.922ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.507  2983.845    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X32Y174        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[6][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.777  2984.028    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X32Y174        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[6][8]/C
                         clock pessimism              0.000  2984.028    
                         clock uncertainty           -0.215  2983.813    
    SLICE_X32Y174        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066  2983.747    i_dm_top/i_dm_csrs/progbuf_q_reg[6][8]
  -------------------------------------------------------------------
                         required time                       2983.747    
                         arrival time                       -2983.845    
  -------------------------------------------------------------------
                         slack                                 -0.098    

Slack (VIOLATED) :        -0.096ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[2][3]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.581ns  (logic 0.076ns (13.075%)  route 0.505ns (86.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns = ( 2984.028 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.855ns, distribution 0.922ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.505  2983.844    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X32Y176        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[2][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.777  2984.028    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X32Y176        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[2][3]/C
                         clock pessimism              0.000  2984.028    
                         clock uncertainty           -0.215  2983.813    
    SLICE_X32Y176        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066  2983.747    i_dm_top/i_dm_csrs/progbuf_q_reg[2][3]
  -------------------------------------------------------------------
                         required time                       2983.747    
                         arrival time                       -2983.844    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.096ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[4][3]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.581ns  (logic 0.076ns (13.075%)  route 0.505ns (86.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns = ( 2984.028 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.855ns, distribution 0.922ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.505  2983.844    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X32Y176        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[4][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.777  2984.028    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X32Y176        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[4][3]/C
                         clock pessimism              0.000  2984.028    
                         clock uncertainty           -0.215  2983.813    
    SLICE_X32Y176        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066  2983.747    i_dm_top/i_dm_csrs/progbuf_q_reg[4][3]
  -------------------------------------------------------------------
                         required time                       2983.747    
                         arrival time                       -2983.844    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.096ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.584ns  (logic 0.076ns (13.014%)  route 0.508ns (86.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.031ns = ( 2984.031 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.855ns, distribution 0.925ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.508  2983.846    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y178        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.780  2984.031    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X29Y178        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]/C
                         clock pessimism              0.000  2984.031    
                         clock uncertainty           -0.215  2983.816    
    SLICE_X29Y178        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066  2983.750    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]
  -------------------------------------------------------------------
                         required time                       2983.750    
                         arrival time                       -2983.846    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.096ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][27]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.584ns  (logic 0.076ns (13.014%)  route 0.508ns (86.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.031ns = ( 2984.031 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.855ns, distribution 0.925ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.508  2983.846    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y178        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.780  2984.031    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X29Y178        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][27]/C
                         clock pessimism              0.000  2984.031    
                         clock uncertainty           -0.215  2983.816    
    SLICE_X29Y178        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066  2983.750    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][27]
  -------------------------------------------------------------------
                         required time                       2983.750    
                         arrival time                       -2983.846    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.096ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.584ns  (logic 0.076ns (13.014%)  route 0.508ns (86.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.031ns = ( 2984.031 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.855ns, distribution 0.925ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.508  2983.846    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y178        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.780  2984.031    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X29Y178        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/C
                         clock pessimism              0.000  2984.031    
                         clock uncertainty           -0.215  2983.816    
    SLICE_X29Y178        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066  2983.750    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]
  -------------------------------------------------------------------
                         required time                       2983.750    
                         arrival time                       -2983.846    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.096ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][3]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.584ns  (logic 0.076ns (13.014%)  route 0.508ns (86.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.031ns = ( 2984.031 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.855ns, distribution 0.925ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.508  2983.846    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y178        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.780  2984.031    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X29Y178        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][3]/C
                         clock pessimism              0.000  2984.031    
                         clock uncertainty           -0.215  2983.816    
    SLICE_X29Y178        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066  2983.750    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][3]
  -------------------------------------------------------------------
                         required time                       2983.750    
                         arrival time                       -2983.846    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.094ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/sbaddr_q_reg[39]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.581ns  (logic 0.076ns (13.081%)  route 0.505ns (86.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 2984.030 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.855ns, distribution 0.924ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.505  2983.843    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y178        FDCE                                         f  i_dm_top/i_dm_csrs/sbaddr_q_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.779  2984.030    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X29Y178        FDCE                                         r  i_dm_top/i_dm_csrs/sbaddr_q_reg[39]/C
                         clock pessimism              0.000  2984.030    
                         clock uncertainty           -0.215  2983.815    
    SLICE_X29Y178        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066  2983.749    i_dm_top/i_dm_csrs/sbaddr_q_reg[39]
  -------------------------------------------------------------------
                         required time                       2983.749    
                         arrival time                       -2983.844    
  -------------------------------------------------------------------
                         slack                                 -0.094    

Slack (VIOLATED) :        -0.094ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/sbcs_q_reg[sbbusyerror]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.581ns  (logic 0.076ns (13.081%)  route 0.505ns (86.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 2984.030 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.855ns, distribution 0.924ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.505  2983.843    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y178        FDCE                                         f  i_dm_top/i_dm_csrs/sbcs_q_reg[sbbusyerror]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.779  2984.030    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X29Y178        FDCE                                         r  i_dm_top/i_dm_csrs/sbcs_q_reg[sbbusyerror]/C
                         clock pessimism              0.000  2984.030    
                         clock uncertainty           -0.215  2983.815    
    SLICE_X29Y178        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066  2983.749    i_dm_top/i_dm_csrs/sbcs_q_reg[sbbusyerror]
  -------------------------------------------------------------------
                         required time                       2983.749    
                         arrival time                       -2983.844    
  -------------------------------------------------------------------
                         slack                                 -0.094    

Slack (VIOLATED) :        -0.089ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[4][26]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.571ns  (logic 0.076ns (13.313%)  route 0.495ns (86.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 2984.025 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.855ns, distribution 0.919ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.495  2983.833    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X33Y175        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[4][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.774  2984.025    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X33Y175        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[4][26]/C
                         clock pessimism              0.000  2984.025    
                         clock uncertainty           -0.215  2983.810    
    SLICE_X33Y175        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066  2983.744    i_dm_top/i_dm_csrs/progbuf_q_reg[4][26]
  -------------------------------------------------------------------
                         required time                       2983.744    
                         arrival time                       -2983.833    
  -------------------------------------------------------------------
                         slack                                 -0.089    

Slack (VIOLATED) :        -0.089ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[7][26]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.571ns  (logic 0.076ns (13.313%)  route 0.495ns (86.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 2984.025 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.855ns, distribution 0.919ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.495  2983.833    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X33Y175        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[7][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.774  2984.025    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X33Y175        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[7][26]/C
                         clock pessimism              0.000  2984.025    
                         clock uncertainty           -0.215  2983.810    
    SLICE_X33Y175        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066  2983.744    i_dm_top/i_dm_csrs/progbuf_q_reg[7][26]
  -------------------------------------------------------------------
                         required time                       2983.744    
                         arrival time                       -2983.833    
  -------------------------------------------------------------------
                         slack                                 -0.089    

Slack (VIOLATED) :        -0.089ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[0][27]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.571ns  (logic 0.076ns (13.313%)  route 0.495ns (86.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 2984.025 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.855ns, distribution 0.919ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.495  2983.833    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X33Y174        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[0][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.774  2984.025    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X33Y174        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[0][27]/C
                         clock pessimism              0.000  2984.025    
                         clock uncertainty           -0.215  2983.810    
    SLICE_X33Y174        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066  2983.744    i_dm_top/i_dm_csrs/progbuf_q_reg[0][27]
  -------------------------------------------------------------------
                         required time                       2983.744    
                         arrival time                       -2983.833    
  -------------------------------------------------------------------
                         slack                                 -0.089    

Slack (VIOLATED) :        -0.089ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[4][27]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.571ns  (logic 0.076ns (13.313%)  route 0.495ns (86.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 2984.025 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.855ns, distribution 0.919ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.495  2983.833    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X33Y174        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[4][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.774  2984.025    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X33Y174        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[4][27]/C
                         clock pessimism              0.000  2984.025    
                         clock uncertainty           -0.215  2983.810    
    SLICE_X33Y174        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066  2983.744    i_dm_top/i_dm_csrs/progbuf_q_reg[4][27]
  -------------------------------------------------------------------
                         required time                       2983.744    
                         arrival time                       -2983.833    
  -------------------------------------------------------------------
                         slack                                 -0.089    

Slack (VIOLATED) :        -0.089ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[4][28]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.571ns  (logic 0.076ns (13.313%)  route 0.495ns (86.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 2984.025 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.855ns, distribution 0.919ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.495  2983.833    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X33Y174        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[4][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.774  2984.025    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X33Y174        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[4][28]/C
                         clock pessimism              0.000  2984.025    
                         clock uncertainty           -0.215  2983.810    
    SLICE_X33Y174        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066  2983.744    i_dm_top/i_dm_csrs/progbuf_q_reg[4][28]
  -------------------------------------------------------------------
                         required time                       2983.744    
                         arrival time                       -2983.833    
  -------------------------------------------------------------------
                         slack                                 -0.089    

Slack (VIOLATED) :        -0.086ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[3][0]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.570ns  (logic 0.076ns (13.336%)  route 0.494ns (86.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns = ( 2984.027 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.855ns, distribution 0.921ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.494  2983.832    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X33Y175        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.776  2984.027    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X33Y175        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[3][0]/C
                         clock pessimism              0.000  2984.027    
                         clock uncertainty           -0.215  2983.812    
    SLICE_X33Y175        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066  2983.746    i_dm_top/i_dm_csrs/progbuf_q_reg[3][0]
  -------------------------------------------------------------------
                         required time                       2983.746    
                         arrival time                       -2983.832    
  -------------------------------------------------------------------
                         slack                                 -0.086    

Slack (VIOLATED) :        -0.086ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[5][9]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.570ns  (logic 0.076ns (13.336%)  route 0.494ns (86.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns = ( 2984.027 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.855ns, distribution 0.921ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.494  2983.832    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X33Y175        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[5][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.776  2984.027    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X33Y175        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[5][9]/C
                         clock pessimism              0.000  2984.027    
                         clock uncertainty           -0.215  2983.812    
    SLICE_X33Y175        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066  2983.746    i_dm_top/i_dm_csrs/progbuf_q_reg[5][9]
  -------------------------------------------------------------------
                         required time                       2983.746    
                         arrival time                       -2983.832    
  -------------------------------------------------------------------
                         slack                                 -0.086    

Slack (VIOLATED) :        -0.084ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[0][10]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.568ns  (logic 0.076ns (13.374%)  route 0.492ns (86.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns = ( 2984.027 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.855ns, distribution 0.921ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.492  2983.831    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X33Y176        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.776  2984.027    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X33Y176        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[0][10]/C
                         clock pessimism              0.000  2984.027    
                         clock uncertainty           -0.215  2983.812    
    SLICE_X33Y176        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066  2983.746    i_dm_top/i_dm_csrs/progbuf_q_reg[0][10]
  -------------------------------------------------------------------
                         required time                       2983.746    
                         arrival time                       -2983.831    
  -------------------------------------------------------------------
                         slack                                 -0.084    

Slack (VIOLATED) :        -0.084ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[0][7]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.568ns  (logic 0.076ns (13.374%)  route 0.492ns (86.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns = ( 2984.027 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.855ns, distribution 0.921ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.492  2983.831    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X33Y176        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.776  2984.027    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X33Y176        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[0][7]/C
                         clock pessimism              0.000  2984.027    
                         clock uncertainty           -0.215  2983.812    
    SLICE_X33Y176        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066  2983.746    i_dm_top/i_dm_csrs/progbuf_q_reg[0][7]
  -------------------------------------------------------------------
                         required time                       2983.746    
                         arrival time                       -2983.831    
  -------------------------------------------------------------------
                         slack                                 -0.084    

Slack (VIOLATED) :        -0.084ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_mem/resuming_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.568ns  (logic 0.076ns (13.374%)  route 0.492ns (86.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns = ( 2984.027 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.855ns, distribution 0.921ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.492  2983.831    i_dm_top/i_dm_mem/c0_ddr4_ui_clk_sync_rst
    SLICE_X33Y176        FDCE                                         f  i_dm_top/i_dm_mem/resuming_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.776  2984.027    i_dm_top/i_dm_mem/clk_out1
    SLICE_X33Y176        FDCE                                         r  i_dm_top/i_dm_mem/resuming_q_reg[0]/C
                         clock pessimism              0.000  2984.027    
                         clock uncertainty           -0.215  2983.812    
    SLICE_X33Y176        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066  2983.746    i_dm_top/i_dm_mem/resuming_q_reg[0]
  -------------------------------------------------------------------
                         required time                       2983.746    
                         arrival time                       -2983.831    
  -------------------------------------------------------------------
                         slack                                 -0.084    

Slack (VIOLATED) :        -0.082ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][20]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.568ns  (logic 0.076ns (13.380%)  route 0.492ns (86.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 2984.029 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.855ns, distribution 0.923ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.492  2983.830    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X30Y178        FDCE                                         f  i_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.778  2984.029    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X30Y178        FDCE                                         r  i_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][20]/C
                         clock pessimism              0.000  2984.029    
                         clock uncertainty           -0.215  2983.814    
    SLICE_X30Y178        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066  2983.748    i_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][20]
  -------------------------------------------------------------------
                         required time                       2983.748    
                         arrival time                       -2983.830    
  -------------------------------------------------------------------
                         slack                                 -0.082    

Slack (VIOLATED) :        -0.082ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/write_pointer_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.568ns  (logic 0.076ns (13.380%)  route 0.492ns (86.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 2984.029 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.855ns, distribution 0.923ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.492  2983.830    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/c0_ddr4_ui_clk_sync_rst
    SLICE_X30Y178        FDCE                                         f  i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/write_pointer_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.778  2984.029    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/clk_out1
    SLICE_X30Y178        FDCE                                         r  i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/write_pointer_q_reg[0]/C
                         clock pessimism              0.000  2984.029    
                         clock uncertainty           -0.215  2983.814    
    SLICE_X30Y178        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066  2983.748    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/write_pointer_q_reg[0]
  -------------------------------------------------------------------
                         required time                       2983.748    
                         arrival time                       -2983.830    
  -------------------------------------------------------------------
                         slack                                 -0.082    

Slack (VIOLATED) :        -0.082ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/sbaddr_q_reg[46]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.568ns  (logic 0.076ns (13.380%)  route 0.492ns (86.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 2984.029 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.855ns, distribution 0.923ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.492  2983.830    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X30Y178        FDCE                                         f  i_dm_top/i_dm_csrs/sbaddr_q_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.778  2984.029    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X30Y178        FDCE                                         r  i_dm_top/i_dm_csrs/sbaddr_q_reg[46]/C
                         clock pessimism              0.000  2984.029    
                         clock uncertainty           -0.215  2983.814    
    SLICE_X30Y178        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066  2983.748    i_dm_top/i_dm_csrs/sbaddr_q_reg[46]
  -------------------------------------------------------------------
                         required time                       2983.748    
                         arrival time                       -2983.830    
  -------------------------------------------------------------------
                         slack                                 -0.082    

Slack (VIOLATED) :        -0.082ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_mem/fwd_rom_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.568ns  (logic 0.076ns (13.380%)  route 0.492ns (86.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 2984.029 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.855ns, distribution 0.923ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.492  2983.830    i_dm_top/i_dm_mem/c0_ddr4_ui_clk_sync_rst
    SLICE_X30Y178        FDCE                                         f  i_dm_top/i_dm_mem/fwd_rom_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.778  2984.029    i_dm_top/i_dm_mem/clk_out1
    SLICE_X30Y178        FDCE                                         r  i_dm_top/i_dm_mem/fwd_rom_q_reg/C
                         clock pessimism              0.000  2984.029    
                         clock uncertainty           -0.215  2983.814    
    SLICE_X30Y178        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066  2983.748    i_dm_top/i_dm_mem/fwd_rom_q_reg
  -------------------------------------------------------------------
                         required time                       2983.748    
                         arrival time                       -2983.830    
  -------------------------------------------------------------------
                         slack                                 -0.082    

Slack (VIOLATED) :        -0.077ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[2][22]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.565ns  (logic 0.076ns (13.447%)  route 0.489ns (86.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.031ns = ( 2984.031 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.855ns, distribution 0.925ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.489  2983.828    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y176        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[2][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.780  2984.031    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X29Y176        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[2][22]/C
                         clock pessimism              0.000  2984.031    
                         clock uncertainty           -0.215  2983.816    
    SLICE_X29Y176        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066  2983.750    i_dm_top/i_dm_csrs/progbuf_q_reg[2][22]
  -------------------------------------------------------------------
                         required time                       2983.750    
                         arrival time                       -2983.827    
  -------------------------------------------------------------------
                         slack                                 -0.077    

Slack (VIOLATED) :        -0.077ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[5][31]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.565ns  (logic 0.076ns (13.447%)  route 0.489ns (86.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.031ns = ( 2984.031 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.855ns, distribution 0.925ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.489  2983.828    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y176        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[5][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.780  2984.031    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X29Y176        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[5][31]/C
                         clock pessimism              0.000  2984.031    
                         clock uncertainty           -0.215  2983.816    
    SLICE_X29Y176        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066  2983.750    i_dm_top/i_dm_csrs/progbuf_q_reg[5][31]
  -------------------------------------------------------------------
                         required time                       2983.750    
                         arrival time                       -2983.827    
  -------------------------------------------------------------------
                         slack                                 -0.077    

Slack (VIOLATED) :        -0.075ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.562ns  (logic 0.076ns (13.519%)  route 0.486ns (86.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 2984.030 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.855ns, distribution 0.924ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.486  2983.824    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y176        FDCE                                         f  i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.779  2984.030    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/clk_out1
    SLICE_X29Y176        FDCE                                         r  i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[0][0]/C
                         clock pessimism              0.000  2984.030    
                         clock uncertainty           -0.215  2983.815    
    SLICE_X29Y176        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066  2983.749    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[0][0]
  -------------------------------------------------------------------
                         required time                       2983.749    
                         arrival time                       -2983.824    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.075ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[0][12]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.562ns  (logic 0.076ns (13.519%)  route 0.486ns (86.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 2984.030 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.855ns, distribution 0.924ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.486  2983.824    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y176        FDCE                                         f  i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.779  2984.030    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/clk_out1
    SLICE_X29Y176        FDCE                                         r  i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[0][12]/C
                         clock pessimism              0.000  2984.030    
                         clock uncertainty           -0.215  2983.815    
    SLICE_X29Y176        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066  2983.749    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[0][12]
  -------------------------------------------------------------------
                         required time                       2983.749    
                         arrival time                       -2983.824    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.075ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[0][30]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.562ns  (logic 0.076ns (13.519%)  route 0.486ns (86.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 2984.030 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.855ns, distribution 0.924ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.486  2983.824    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y176        FDCE                                         f  i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[0][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.779  2984.030    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/clk_out1
    SLICE_X29Y176        FDCE                                         r  i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[0][30]/C
                         clock pessimism              0.000  2984.030    
                         clock uncertainty           -0.215  2983.815    
    SLICE_X29Y176        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066  2983.749    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[0][30]
  -------------------------------------------------------------------
                         required time                       2983.749    
                         arrival time                       -2983.824    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.075ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[0][9]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.562ns  (logic 0.076ns (13.519%)  route 0.486ns (86.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 2984.030 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.855ns, distribution 0.924ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.486  2983.824    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y176        FDCE                                         f  i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[0][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.779  2984.030    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/clk_out1
    SLICE_X29Y176        FDCE                                         r  i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[0][9]/C
                         clock pessimism              0.000  2984.030    
                         clock uncertainty           -0.215  2983.815    
    SLICE_X29Y176        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066  2983.749    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[0][9]
  -------------------------------------------------------------------
                         required time                       2983.749    
                         arrival time                       -2983.824    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.075ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.562ns  (logic 0.076ns (13.519%)  route 0.486ns (86.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 2984.030 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.855ns, distribution 0.924ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.486  2983.824    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y176        FDCE                                         f  i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.779  2984.030    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/clk_out1
    SLICE_X29Y176        FDCE                                         r  i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[1][0]/C
                         clock pessimism              0.000  2984.030    
                         clock uncertainty           -0.215  2983.815    
    SLICE_X29Y176        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066  2983.749    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[1][0]
  -------------------------------------------------------------------
                         required time                       2983.749    
                         arrival time                       -2983.824    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.075ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[1][12]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.562ns  (logic 0.076ns (13.519%)  route 0.486ns (86.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 2984.030 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.855ns, distribution 0.924ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.486  2983.824    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y176        FDCE                                         f  i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[1][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.779  2984.030    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/clk_out1
    SLICE_X29Y176        FDCE                                         r  i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[1][12]/C
                         clock pessimism              0.000  2984.030    
                         clock uncertainty           -0.215  2983.815    
    SLICE_X29Y176        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066  2983.749    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[1][12]
  -------------------------------------------------------------------
                         required time                       2983.749    
                         arrival time                       -2983.824    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.075ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[1][3]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.562ns  (logic 0.076ns (13.519%)  route 0.486ns (86.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 2984.030 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.855ns, distribution 0.924ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.486  2983.824    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y176        FDCE                                         f  i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.779  2984.030    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/clk_out1
    SLICE_X29Y176        FDCE                                         r  i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[1][3]/C
                         clock pessimism              0.000  2984.030    
                         clock uncertainty           -0.215  2983.815    
    SLICE_X29Y176        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066  2983.749    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[1][3]
  -------------------------------------------------------------------
                         required time                       2983.749    
                         arrival time                       -2983.824    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.075ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_mem/FSM_sequential_state_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.549ns  (logic 0.076ns (13.856%)  route 0.473ns (86.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns = ( 2984.017 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.766ns (routing 0.855ns, distribution 0.911ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.473  2983.811    i_dm_top/i_dm_mem/c0_ddr4_ui_clk_sync_rst
    SLICE_X32Y170        FDCE                                         f  i_dm_top/i_dm_mem/FSM_sequential_state_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.766  2984.017    i_dm_top/i_dm_mem/clk_out1
    SLICE_X32Y170        FDCE                                         r  i_dm_top/i_dm_mem/FSM_sequential_state_q_reg[0]/C
                         clock pessimism              0.000  2984.017    
                         clock uncertainty           -0.215  2983.802    
    SLICE_X32Y170        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066  2983.736    i_dm_top/i_dm_mem/FSM_sequential_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                       2983.736    
                         arrival time                       -2983.811    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.075ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_mem/FSM_sequential_state_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.549ns  (logic 0.076ns (13.856%)  route 0.473ns (86.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns = ( 2984.017 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.766ns (routing 0.855ns, distribution 0.911ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.473  2983.811    i_dm_top/i_dm_mem/c0_ddr4_ui_clk_sync_rst
    SLICE_X32Y170        FDCE                                         f  i_dm_top/i_dm_mem/FSM_sequential_state_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.766  2984.017    i_dm_top/i_dm_mem/clk_out1
    SLICE_X32Y170        FDCE                                         r  i_dm_top/i_dm_mem/FSM_sequential_state_q_reg[1]/C
                         clock pessimism              0.000  2984.017    
                         clock uncertainty           -0.215  2983.802    
    SLICE_X32Y170        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066  2983.736    i_dm_top/i_dm_mem/FSM_sequential_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                       2983.736    
                         arrival time                       -2983.811    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.075ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.545ns  (logic 0.076ns (13.948%)  route 0.469ns (86.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.013ns = ( 2984.013 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.762ns (routing 0.855ns, distribution 0.907ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.469  2983.807    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/c0_ddr4_ui_clk_sync_rst
    SLICE_X34Y172        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.762  2984.013    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X34Y172        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/C
                         clock pessimism              0.000  2984.013    
                         clock uncertainty           -0.215  2983.798    
    SLICE_X34Y172        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066  2983.732    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]
  -------------------------------------------------------------------
                         required time                       2983.732    
                         arrival time                       -2983.807    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.074ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[4][22]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.559ns  (logic 0.076ns (13.594%)  route 0.483ns (86.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns = ( 2984.028 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.855ns, distribution 0.922ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.483  2983.822    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X32Y172        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[4][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.777  2984.028    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X32Y172        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[4][22]/C
                         clock pessimism              0.000  2984.028    
                         clock uncertainty           -0.215  2983.813    
    SLICE_X32Y172        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066  2983.747    i_dm_top/i_dm_csrs/progbuf_q_reg[4][22]
  -------------------------------------------------------------------
                         required time                       2983.747    
                         arrival time                       -2983.822    
  -------------------------------------------------------------------
                         slack                                 -0.074    

Slack (VIOLATED) :        -0.074ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/sbaddr_q_reg[36]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.559ns  (logic 0.076ns (13.594%)  route 0.483ns (86.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns = ( 2984.028 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.855ns, distribution 0.922ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.483  2983.822    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X32Y172        FDCE                                         f  i_dm_top/i_dm_csrs/sbaddr_q_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.777  2984.028    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X32Y172        FDCE                                         r  i_dm_top/i_dm_csrs/sbaddr_q_reg[36]/C
                         clock pessimism              0.000  2984.028    
                         clock uncertainty           -0.215  2983.813    
    SLICE_X32Y172        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066  2983.747    i_dm_top/i_dm_csrs/sbaddr_q_reg[36]
  -------------------------------------------------------------------
                         required time                       2983.747    
                         arrival time                       -2983.822    
  -------------------------------------------------------------------
                         slack                                 -0.074    

Slack (VIOLATED) :        -0.072ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[0][19]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.556ns  (logic 0.076ns (13.667%)  route 0.480ns (86.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns = ( 2984.027 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.855ns, distribution 0.921ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.480  2983.818    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X32Y172        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[0][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.776  2984.027    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X32Y172        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[0][19]/C
                         clock pessimism              0.000  2984.027    
                         clock uncertainty           -0.215  2983.812    
    SLICE_X32Y172        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066  2983.746    i_dm_top/i_dm_csrs/progbuf_q_reg[0][19]
  -------------------------------------------------------------------
                         required time                       2983.746    
                         arrival time                       -2983.818    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.072ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.556ns  (logic 0.076ns (13.667%)  route 0.480ns (86.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns = ( 2984.027 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.855ns, distribution 0.921ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.480  2983.818    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/c0_ddr4_ui_clk_sync_rst
    SLICE_X32Y172        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.776  2984.027    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X32Y172        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/C
                         clock pessimism              0.000  2984.027    
                         clock uncertainty           -0.215  2983.812    
    SLICE_X32Y172        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066  2983.746    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                       2983.746    
                         arrival time                       -2983.818    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.068ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.546ns  (logic 0.076ns (13.923%)  route 0.470ns (86.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.021ns = ( 2984.021 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.855ns, distribution 0.915ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.470  2983.808    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y177        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.770  2984.021    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X29Y177        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/C
                         clock pessimism              0.000  2984.021    
                         clock uncertainty           -0.215  2983.806    
    SLICE_X29Y177        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066  2983.740    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]
  -------------------------------------------------------------------
                         required time                       2983.740    
                         arrival time                       -2983.808    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (VIOLATED) :        -0.066ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[5][7]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.550ns  (logic 0.076ns (13.813%)  route 0.474ns (86.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns = ( 2984.027 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.855ns, distribution 0.921ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.474  2983.812    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X30Y176        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[5][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.776  2984.027    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X30Y176        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[5][7]/C
                         clock pessimism              0.000  2984.027    
                         clock uncertainty           -0.215  2983.812    
    SLICE_X30Y176        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066  2983.746    i_dm_top/i_dm_csrs/progbuf_q_reg[5][7]
  -------------------------------------------------------------------
                         required time                       2983.746    
                         arrival time                       -2983.812    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.066ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[1][17]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.537ns  (logic 0.076ns (14.166%)  route 0.461ns (85.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.014ns = ( 2984.014 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.855ns, distribution 0.908ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.461  2983.799    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/c0_ddr4_ui_clk_sync_rst
    SLICE_X33Y170        FDCE                                         f  i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[1][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.763  2984.014    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/clk_out1
    SLICE_X33Y170        FDCE                                         r  i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[1][17]/C
                         clock pessimism              0.000  2984.014    
                         clock uncertainty           -0.215  2983.799    
    SLICE_X33Y170        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066  2983.733    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[1][17]
  -------------------------------------------------------------------
                         required time                       2983.733    
                         arrival time                       -2983.799    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.064ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_mem/rdata_q_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.542ns  (logic 0.076ns (14.031%)  route 0.466ns (85.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.021ns = ( 2984.021 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.855ns, distribution 0.915ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.466  2983.804    i_dm_top/i_dm_mem/c0_ddr4_ui_clk_sync_rst
    SLICE_X31Y174        FDCE                                         f  i_dm_top/i_dm_mem/rdata_q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.770  2984.021    i_dm_top/i_dm_mem/clk_out1
    SLICE_X31Y174        FDCE                                         r  i_dm_top/i_dm_mem/rdata_q_reg[30]/C
                         clock pessimism              0.000  2984.021    
                         clock uncertainty           -0.215  2983.806    
    SLICE_X31Y174        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066  2983.740    i_dm_top/i_dm_mem/rdata_q_reg[30]
  -------------------------------------------------------------------
                         required time                       2983.740    
                         arrival time                       -2983.804    
  -------------------------------------------------------------------
                         slack                                 -0.064    

Slack (VIOLATED) :        -0.064ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_mem/rdata_q_reg[63]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.542ns  (logic 0.076ns (14.031%)  route 0.466ns (85.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.021ns = ( 2984.021 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.855ns, distribution 0.915ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.466  2983.804    i_dm_top/i_dm_mem/c0_ddr4_ui_clk_sync_rst
    SLICE_X31Y174        FDCE                                         f  i_dm_top/i_dm_mem/rdata_q_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.770  2984.021    i_dm_top/i_dm_mem/clk_out1
    SLICE_X31Y174        FDCE                                         r  i_dm_top/i_dm_mem/rdata_q_reg[63]/C
                         clock pessimism              0.000  2984.021    
                         clock uncertainty           -0.215  2983.806    
    SLICE_X31Y174        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066  2983.740    i_dm_top/i_dm_mem/rdata_q_reg[63]
  -------------------------------------------------------------------
                         required time                       2983.740    
                         arrival time                       -2983.804    
  -------------------------------------------------------------------
                         slack                                 -0.064    

Slack (VIOLATED) :        -0.063ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/sbcs_q_reg[zero0][27]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.544ns  (logic 0.076ns (13.968%)  route 0.468ns (86.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 2984.024 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.773ns (routing 0.855ns, distribution 0.918ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.468  2983.806    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X33Y172        FDCE                                         f  i_dm_top/i_dm_csrs/sbcs_q_reg[zero0][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.773  2984.024    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X33Y172        FDCE                                         r  i_dm_top/i_dm_csrs/sbcs_q_reg[zero0][27]/C
                         clock pessimism              0.000  2984.024    
                         clock uncertainty           -0.215  2983.809    
    SLICE_X33Y172        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066  2983.743    i_dm_top/i_dm_csrs/sbcs_q_reg[zero0][27]
  -------------------------------------------------------------------
                         required time                       2983.743    
                         arrival time                       -2983.807    
  -------------------------------------------------------------------
                         slack                                 -0.063    

Slack (VIOLATED) :        -0.063ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/sbcs_q_reg[zero0][28]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.544ns  (logic 0.076ns (13.968%)  route 0.468ns (86.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 2984.024 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.773ns (routing 0.855ns, distribution 0.918ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.468  2983.806    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X33Y172        FDCE                                         f  i_dm_top/i_dm_csrs/sbcs_q_reg[zero0][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.773  2984.024    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X33Y172        FDCE                                         r  i_dm_top/i_dm_csrs/sbcs_q_reg[zero0][28]/C
                         clock pessimism              0.000  2984.024    
                         clock uncertainty           -0.215  2983.809    
    SLICE_X33Y172        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066  2983.743    i_dm_top/i_dm_csrs/sbcs_q_reg[zero0][28]
  -------------------------------------------------------------------
                         required time                       2983.743    
                         arrival time                       -2983.807    
  -------------------------------------------------------------------
                         slack                                 -0.063    

Slack (VIOLATED) :        -0.063ns  (required time - arrival time)
  Source:                 i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/sbdata_q_reg[46]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.531ns  (logic 0.077ns (14.504%)  route 0.454ns (85.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.012ns = ( 2984.012 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.667ns = ( 2983.263 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.650ns (routing 0.833ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.855ns, distribution 0.906ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.650  2983.263    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/SYNC[0].sync_reg_reg[0]
    SLICE_X28Y169        FDRE                                         r  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y169        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077  2983.340 f  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/Q
                         net (fo=245, routed)         0.454  2983.794    i_dm_top/i_dm_csrs/rst_r1_alias_2
    SLICE_X32Y168        FDCE                                         f  i_dm_top/i_dm_csrs/sbdata_q_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.761  2984.012    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X32Y168        FDCE                                         r  i_dm_top/i_dm_csrs/sbdata_q_reg[46]/C
                         clock pessimism              0.000  2984.012    
                         clock uncertainty           -0.215  2983.797    
    SLICE_X32Y168        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066  2983.731    i_dm_top/i_dm_csrs/sbdata_q_reg[46]
  -------------------------------------------------------------------
                         required time                       2983.731    
                         arrival time                       -2983.794    
  -------------------------------------------------------------------
                         slack                                 -0.063    

Slack (VIOLATED) :        -0.062ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[5][8]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.539ns  (logic 0.076ns (14.109%)  route 0.463ns (85.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.020ns = ( 2984.020 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.855ns, distribution 0.914ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.463  2983.801    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X31Y174        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[5][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.769  2984.020    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X31Y174        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[5][8]/C
                         clock pessimism              0.000  2984.020    
                         clock uncertainty           -0.215  2983.805    
    SLICE_X31Y174        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066  2983.739    i_dm_top/i_dm_csrs/progbuf_q_reg[5][8]
  -------------------------------------------------------------------
                         required time                       2983.739    
                         arrival time                       -2983.801    
  -------------------------------------------------------------------
                         slack                                 -0.062    

Slack (VIOLATED) :        -0.062ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_mem/rdata_q_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.539ns  (logic 0.076ns (14.109%)  route 0.463ns (85.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.020ns = ( 2984.020 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.855ns, distribution 0.914ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.463  2983.801    i_dm_top/i_dm_mem/c0_ddr4_ui_clk_sync_rst
    SLICE_X31Y174        FDCE                                         f  i_dm_top/i_dm_mem/rdata_q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.769  2984.020    i_dm_top/i_dm_mem/clk_out1
    SLICE_X31Y174        FDCE                                         r  i_dm_top/i_dm_mem/rdata_q_reg[15]/C
                         clock pessimism              0.000  2984.020    
                         clock uncertainty           -0.215  2983.805    
    SLICE_X31Y174        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066  2983.739    i_dm_top/i_dm_mem/rdata_q_reg[15]
  -------------------------------------------------------------------
                         required time                       2983.739    
                         arrival time                       -2983.801    
  -------------------------------------------------------------------
                         slack                                 -0.062    

Slack (VIOLATED) :        -0.060ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/sbdata_q_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.533ns  (logic 0.076ns (14.250%)  route 0.457ns (85.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.016ns = ( 2984.016 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.855ns, distribution 0.910ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.457  2983.796    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X31Y178        FDCE                                         f  i_dm_top/i_dm_csrs/sbdata_q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.765  2984.016    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X31Y178        FDCE                                         r  i_dm_top/i_dm_csrs/sbdata_q_reg[31]/C
                         clock pessimism              0.000  2984.016    
                         clock uncertainty           -0.215  2983.801    
    SLICE_X31Y178        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066  2983.735    i_dm_top/i_dm_csrs/sbdata_q_reg[31]
  -------------------------------------------------------------------
                         required time                       2983.735    
                         arrival time                       -2983.796    
  -------------------------------------------------------------------
                         slack                                 -0.060    

Slack (VIOLATED) :        -0.060ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_mem/rdata_q_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.543ns  (logic 0.076ns (13.994%)  route 0.467ns (86.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 2984.026 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.855ns, distribution 0.920ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.467  2983.805    i_dm_top/i_dm_mem/c0_ddr4_ui_clk_sync_rst
    SLICE_X33Y172        FDCE                                         f  i_dm_top/i_dm_mem/rdata_q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.775  2984.026    i_dm_top/i_dm_mem/clk_out1
    SLICE_X33Y172        FDCE                                         r  i_dm_top/i_dm_mem/rdata_q_reg[26]/C
                         clock pessimism              0.000  2984.026    
                         clock uncertainty           -0.215  2983.811    
    SLICE_X33Y172        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066  2983.745    i_dm_top/i_dm_mem/rdata_q_reg[26]
  -------------------------------------------------------------------
                         required time                       2983.745    
                         arrival time                       -2983.805    
  -------------------------------------------------------------------
                         slack                                 -0.060    

Slack (VIOLATED) :        -0.059ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/cmd_valid_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.536ns  (logic 0.076ns (14.167%)  route 0.460ns (85.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.021ns = ( 2984.021 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.855ns, distribution 0.915ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.460  2983.799    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X31Y177        FDCE                                         f  i_dm_top/i_dm_csrs/cmd_valid_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.770  2984.021    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X31Y177        FDCE                                         r  i_dm_top/i_dm_csrs/cmd_valid_q_reg/C
                         clock pessimism              0.000  2984.021    
                         clock uncertainty           -0.215  2983.806    
    SLICE_X31Y177        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066  2983.740    i_dm_top/i_dm_csrs/cmd_valid_q_reg
  -------------------------------------------------------------------
                         required time                       2983.740    
                         arrival time                       -2983.799    
  -------------------------------------------------------------------
                         slack                                 -0.059    

Slack (VIOLATED) :        -0.059ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/cmderr_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.536ns  (logic 0.076ns (14.167%)  route 0.460ns (85.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.021ns = ( 2984.021 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.855ns, distribution 0.915ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.460  2983.799    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X31Y177        FDCE                                         f  i_dm_top/i_dm_csrs/cmderr_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.770  2984.021    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X31Y177        FDCE                                         r  i_dm_top/i_dm_csrs/cmderr_q_reg[1]/C
                         clock pessimism              0.000  2984.021    
                         clock uncertainty           -0.215  2983.806    
    SLICE_X31Y177        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066  2983.740    i_dm_top/i_dm_csrs/cmderr_q_reg[1]
  -------------------------------------------------------------------
                         required time                       2983.740    
                         arrival time                       -2983.799    
  -------------------------------------------------------------------
                         slack                                 -0.059    

Slack (VIOLATED) :        -0.057ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/sbaddr_q_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.533ns  (logic 0.076ns (14.247%)  route 0.457ns (85.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.020ns = ( 2984.020 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.855ns, distribution 0.914ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.457  2983.796    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X31Y177        FDCE                                         f  i_dm_top/i_dm_csrs/sbaddr_q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.769  2984.020    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X31Y177        FDCE                                         r  i_dm_top/i_dm_csrs/sbaddr_q_reg[31]/C
                         clock pessimism              0.000  2984.020    
                         clock uncertainty           -0.215  2983.805    
    SLICE_X31Y177        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066  2983.739    i_dm_top/i_dm_csrs/sbaddr_q_reg[31]
  -------------------------------------------------------------------
                         required time                       2983.739    
                         arrival time                       -2983.796    
  -------------------------------------------------------------------
                         slack                                 -0.057    

Slack (VIOLATED) :        -0.057ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/sbaddr_q_reg[56]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.533ns  (logic 0.076ns (14.247%)  route 0.457ns (85.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.020ns = ( 2984.020 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.855ns, distribution 0.914ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.457  2983.796    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X31Y177        FDCE                                         f  i_dm_top/i_dm_csrs/sbaddr_q_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.769  2984.020    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X31Y177        FDCE                                         r  i_dm_top/i_dm_csrs/sbaddr_q_reg[56]/C
                         clock pessimism              0.000  2984.020    
                         clock uncertainty           -0.215  2983.805    
    SLICE_X31Y177        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066  2983.739    i_dm_top/i_dm_csrs/sbaddr_q_reg[56]
  -------------------------------------------------------------------
                         required time                       2983.739    
                         arrival time                       -2983.796    
  -------------------------------------------------------------------
                         slack                                 -0.057    

Slack (VIOLATED) :        -0.057ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.533ns  (logic 0.076ns (14.247%)  route 0.457ns (85.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.020ns = ( 2984.020 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.855ns, distribution 0.914ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.457  2983.796    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/c0_ddr4_ui_clk_sync_rst
    SLICE_X31Y177        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.769  2984.020    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X31Y177        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/C
                         clock pessimism              0.000  2984.020    
                         clock uncertainty           -0.215  2983.805    
    SLICE_X31Y177        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066  2983.739    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]
  -------------------------------------------------------------------
                         required time                       2983.739    
                         arrival time                       -2983.796    
  -------------------------------------------------------------------
                         slack                                 -0.057    

Slack (VIOLATED) :        -0.057ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.533ns  (logic 0.076ns (14.247%)  route 0.457ns (85.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.020ns = ( 2984.020 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.855ns, distribution 0.914ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.457  2983.796    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/c0_ddr4_ui_clk_sync_rst
    SLICE_X31Y177        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.769  2984.020    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X31Y177        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/C
                         clock pessimism              0.000  2984.020    
                         clock uncertainty           -0.215  2983.805    
    SLICE_X31Y177        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066  2983.739    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]
  -------------------------------------------------------------------
                         required time                       2983.739    
                         arrival time                       -2983.796    
  -------------------------------------------------------------------
                         slack                                 -0.057    

Slack (VIOLATED) :        -0.056ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_axi_master/cache_line_q_reg[0][39]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.533ns  (logic 0.076ns (14.263%)  route 0.457ns (85.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.020ns = ( 2984.020 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.855ns, distribution 0.914ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.457  2983.795    i_dm_axi_master/c0_ddr4_ui_clk_sync_rst
    SLICE_X30Y177        FDCE                                         f  i_dm_axi_master/cache_line_q_reg[0][39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.769  2984.020    i_dm_axi_master/clk_out1
    SLICE_X30Y177        FDCE                                         r  i_dm_axi_master/cache_line_q_reg[0][39]/C
                         clock pessimism              0.000  2984.020    
                         clock uncertainty           -0.215  2983.805    
    SLICE_X30Y177        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066  2983.739    i_dm_axi_master/cache_line_q_reg[0][39]
  -------------------------------------------------------------------
                         required time                       2983.739    
                         arrival time                       -2983.795    
  -------------------------------------------------------------------
                         slack                                 -0.056    

Slack (VIOLATED) :        -0.056ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][16]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.533ns  (logic 0.076ns (14.263%)  route 0.457ns (85.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.020ns = ( 2984.020 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.855ns, distribution 0.914ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.457  2983.795    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X30Y177        FDCE                                         f  i_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.769  2984.020    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X30Y177        FDCE                                         r  i_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][16]/C
                         clock pessimism              0.000  2984.020    
                         clock uncertainty           -0.215  2983.805    
    SLICE_X30Y177        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066  2983.739    i_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][16]
  -------------------------------------------------------------------
                         required time                       2983.739    
                         arrival time                       -2983.795    
  -------------------------------------------------------------------
                         slack                                 -0.056    

Slack (VIOLATED) :        -0.056ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/data_q_reg[1][30]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.543ns  (logic 0.076ns (13.996%)  route 0.467ns (86.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 2984.030 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.855ns, distribution 0.924ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.467  2983.805    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y173        FDCE                                         f  i_dm_top/i_dm_csrs/data_q_reg[1][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.779  2984.030    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X29Y173        FDCE                                         r  i_dm_top/i_dm_csrs/data_q_reg[1][30]/C
                         clock pessimism              0.000  2984.030    
                         clock uncertainty           -0.215  2983.815    
    SLICE_X29Y173        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066  2983.749    i_dm_top/i_dm_csrs/data_q_reg[1][30]
  -------------------------------------------------------------------
                         required time                       2983.749    
                         arrival time                       -2983.805    
  -------------------------------------------------------------------
                         slack                                 -0.056    

Slack (VIOLATED) :        -0.056ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[0][24]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.543ns  (logic 0.076ns (13.996%)  route 0.467ns (86.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 2984.030 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.855ns, distribution 0.924ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.467  2983.805    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y173        FDCE                                         f  i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[0][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.779  2984.030    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/clk_out1
    SLICE_X29Y173        FDCE                                         r  i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[0][24]/C
                         clock pessimism              0.000  2984.030    
                         clock uncertainty           -0.215  2983.815    
    SLICE_X29Y173        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066  2983.749    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[0][24]
  -------------------------------------------------------------------
                         required time                       2983.749    
                         arrival time                       -2983.805    
  -------------------------------------------------------------------
                         slack                                 -0.056    

Slack (VIOLATED) :        -0.056ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[0][31]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.543ns  (logic 0.076ns (13.996%)  route 0.467ns (86.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 2984.030 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.855ns, distribution 0.924ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.467  2983.805    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y173        FDCE                                         f  i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[0][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.779  2984.030    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/clk_out1
    SLICE_X29Y173        FDCE                                         r  i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[0][31]/C
                         clock pessimism              0.000  2984.030    
                         clock uncertainty           -0.215  2983.815    
    SLICE_X29Y173        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066  2983.749    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[0][31]
  -------------------------------------------------------------------
                         required time                       2983.749    
                         arrival time                       -2983.805    
  -------------------------------------------------------------------
                         slack                                 -0.056    

Slack (VIOLATED) :        -0.055ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[6][28]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.540ns  (logic 0.076ns (14.063%)  route 0.464ns (85.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns = ( 2984.028 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.855ns, distribution 0.922ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.464  2983.803    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X32Y173        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[6][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.777  2984.028    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X32Y173        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[6][28]/C
                         clock pessimism              0.000  2984.028    
                         clock uncertainty           -0.215  2983.813    
    SLICE_X32Y173        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066  2983.747    i_dm_top/i_dm_csrs/progbuf_q_reg[6][28]
  -------------------------------------------------------------------
                         required time                       2983.747    
                         arrival time                       -2983.803    
  -------------------------------------------------------------------
                         slack                                 -0.055    

Slack (VIOLATED) :        -0.055ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_mem/rdata_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.540ns  (logic 0.076ns (14.063%)  route 0.464ns (85.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns = ( 2984.028 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.855ns, distribution 0.922ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.464  2983.803    i_dm_top/i_dm_mem/c0_ddr4_ui_clk_sync_rst
    SLICE_X32Y173        FDCE                                         f  i_dm_top/i_dm_mem/rdata_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.777  2984.028    i_dm_top/i_dm_mem/clk_out1
    SLICE_X32Y173        FDCE                                         r  i_dm_top/i_dm_mem/rdata_q_reg[4]/C
                         clock pessimism              0.000  2984.028    
                         clock uncertainty           -0.215  2983.813    
    SLICE_X32Y173        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066  2983.747    i_dm_top/i_dm_mem/rdata_q_reg[4]
  -------------------------------------------------------------------
                         required time                       2983.747    
                         arrival time                       -2983.803    
  -------------------------------------------------------------------
                         slack                                 -0.055    

Slack (VIOLATED) :        -0.055ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[0][5]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.532ns  (logic 0.076ns (14.274%)  route 0.456ns (85.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.021ns = ( 2984.021 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.855ns, distribution 0.915ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.456  2983.795    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X31Y175        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.770  2984.021    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X31Y175        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[0][5]/C
                         clock pessimism              0.000  2984.021    
                         clock uncertainty           -0.215  2983.806    
    SLICE_X31Y175        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066  2983.740    i_dm_top/i_dm_csrs/progbuf_q_reg[0][5]
  -------------------------------------------------------------------
                         required time                       2983.740    
                         arrival time                       -2983.795    
  -------------------------------------------------------------------
                         slack                                 -0.055    

Slack (VIOLATED) :        -0.055ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/sbaddr_q_reg[49]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.532ns  (logic 0.076ns (14.274%)  route 0.456ns (85.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.021ns = ( 2984.021 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.855ns, distribution 0.915ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.456  2983.795    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X31Y175        FDCE                                         f  i_dm_top/i_dm_csrs/sbaddr_q_reg[49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.770  2984.021    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X31Y175        FDCE                                         r  i_dm_top/i_dm_csrs/sbaddr_q_reg[49]/C
                         clock pessimism              0.000  2984.021    
                         clock uncertainty           -0.215  2983.806    
    SLICE_X31Y175        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066  2983.740    i_dm_top/i_dm_csrs/sbaddr_q_reg[49]
  -------------------------------------------------------------------
                         required time                       2983.740    
                         arrival time                       -2983.795    
  -------------------------------------------------------------------
                         slack                                 -0.055    

Slack (VIOLATED) :        -0.054ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/sbaddr_q_reg[37]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.540ns  (logic 0.076ns (14.073%)  route 0.464ns (85.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 2984.029 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.855ns, distribution 0.923ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.464  2983.802    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y173        FDCE                                         f  i_dm_top/i_dm_csrs/sbaddr_q_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.778  2984.029    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X29Y173        FDCE                                         r  i_dm_top/i_dm_csrs/sbaddr_q_reg[37]/C
                         clock pessimism              0.000  2984.029    
                         clock uncertainty           -0.215  2983.814    
    SLICE_X29Y173        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066  2983.748    i_dm_top/i_dm_csrs/sbaddr_q_reg[37]
  -------------------------------------------------------------------
                         required time                       2983.748    
                         arrival time                       -2983.802    
  -------------------------------------------------------------------
                         slack                                 -0.054    

Slack (VIOLATED) :        -0.054ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/sbaddr_q_reg[48]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.540ns  (logic 0.076ns (14.073%)  route 0.464ns (85.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 2984.029 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.855ns, distribution 0.923ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.464  2983.802    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y173        FDCE                                         f  i_dm_top/i_dm_csrs/sbaddr_q_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.778  2984.029    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X29Y173        FDCE                                         r  i_dm_top/i_dm_csrs/sbaddr_q_reg[48]/C
                         clock pessimism              0.000  2984.029    
                         clock uncertainty           -0.215  2983.814    
    SLICE_X29Y173        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066  2983.748    i_dm_top/i_dm_csrs/sbaddr_q_reg[48]
  -------------------------------------------------------------------
                         required time                       2983.748    
                         arrival time                       -2983.802    
  -------------------------------------------------------------------
                         slack                                 -0.054    

Slack (VIOLATED) :        -0.054ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.540ns  (logic 0.076ns (14.073%)  route 0.464ns (85.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 2984.029 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.855ns, distribution 0.923ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.464  2983.802    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y173        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.778  2984.029    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X29Y173        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/C
                         clock pessimism              0.000  2984.029    
                         clock uncertainty           -0.215  2983.814    
    SLICE_X29Y173        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066  2983.748    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]
  -------------------------------------------------------------------
                         required time                       2983.748    
                         arrival time                       -2983.802    
  -------------------------------------------------------------------
                         slack                                 -0.054    

Slack (VIOLATED) :        -0.054ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/data_q_reg[0][1]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.556ns  (logic 0.076ns (13.658%)  route 0.480ns (86.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.046ns = ( 2984.046 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.855ns, distribution 0.940ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.480  2983.819    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X31Y180        FDCE                                         f  i_dm_top/i_dm_csrs/data_q_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.795  2984.046    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X31Y180        FDCE                                         r  i_dm_top/i_dm_csrs/data_q_reg[0][1]/C
                         clock pessimism              0.000  2984.046    
                         clock uncertainty           -0.215  2983.831    
    SLICE_X31Y180        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066  2983.765    i_dm_top/i_dm_csrs/data_q_reg[0][1]
  -------------------------------------------------------------------
                         required time                       2983.765    
                         arrival time                       -2983.819    
  -------------------------------------------------------------------
                         slack                                 -0.054    

Slack (VIOLATED) :        -0.054ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.556ns  (logic 0.076ns (13.658%)  route 0.480ns (86.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.046ns = ( 2984.046 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.855ns, distribution 0.940ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.480  2983.819    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/c0_ddr4_ui_clk_sync_rst
    SLICE_X31Y180        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.795  2984.046    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X31Y180        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/C
                         clock pessimism              0.000  2984.046    
                         clock uncertainty           -0.215  2983.831    
    SLICE_X31Y180        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066  2983.765    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]
  -------------------------------------------------------------------
                         required time                       2983.765    
                         arrival time                       -2983.819    
  -------------------------------------------------------------------
                         slack                                 -0.054    

Slack (VIOLATED) :        -0.053ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/dmcontrol_q_reg[haltreq]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.537ns  (logic 0.076ns (14.142%)  route 0.461ns (85.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns = ( 2984.027 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.855ns, distribution 0.921ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.461  2983.800    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X32Y173        FDCE                                         f  i_dm_top/i_dm_csrs/dmcontrol_q_reg[haltreq]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.776  2984.027    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X32Y173        FDCE                                         r  i_dm_top/i_dm_csrs/dmcontrol_q_reg[haltreq]/C
                         clock pessimism              0.000  2984.027    
                         clock uncertainty           -0.215  2983.812    
    SLICE_X32Y173        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066  2983.746    i_dm_top/i_dm_csrs/dmcontrol_q_reg[haltreq]
  -------------------------------------------------------------------
                         required time                       2983.746    
                         arrival time                       -2983.800    
  -------------------------------------------------------------------
                         slack                                 -0.053    

Slack (VIOLATED) :        -0.053ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/sbdata_q_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.537ns  (logic 0.076ns (14.142%)  route 0.461ns (85.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns = ( 2984.027 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.855ns, distribution 0.921ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.461  2983.800    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X32Y173        FDCE                                         f  i_dm_top/i_dm_csrs/sbdata_q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.776  2984.027    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X32Y173        FDCE                                         r  i_dm_top/i_dm_csrs/sbdata_q_reg[27]/C
                         clock pessimism              0.000  2984.027    
                         clock uncertainty           -0.215  2983.812    
    SLICE_X32Y173        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066  2983.746    i_dm_top/i_dm_csrs/sbdata_q_reg[27]
  -------------------------------------------------------------------
                         required time                       2983.746    
                         arrival time                       -2983.800    
  -------------------------------------------------------------------
                         slack                                 -0.053    

Slack (VIOLATED) :        -0.053ns  (required time - arrival time)
  Source:                 i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/data_q_reg[0][30]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.529ns  (logic 0.077ns (14.564%)  route 0.452ns (85.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.019ns = ( 2984.019 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.667ns = ( 2983.263 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.650ns (routing 0.833ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.768ns (routing 0.855ns, distribution 0.913ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.650  2983.263    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/SYNC[0].sync_reg_reg[0]
    SLICE_X28Y169        FDRE                                         r  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y169        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077  2983.340 f  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/Q
                         net (fo=245, routed)         0.452  2983.792    i_dm_top/i_dm_csrs/rst_r1_alias_2
    SLICE_X29Y164        FDCE                                         f  i_dm_top/i_dm_csrs/data_q_reg[0][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.768  2984.019    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X29Y164        FDCE                                         r  i_dm_top/i_dm_csrs/data_q_reg[0][30]/C
                         clock pessimism              0.000  2984.019    
                         clock uncertainty           -0.215  2983.805    
    SLICE_X29Y164        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066  2983.739    i_dm_top/i_dm_csrs/data_q_reg[0][30]
  -------------------------------------------------------------------
                         required time                       2983.739    
                         arrival time                       -2983.792    
  -------------------------------------------------------------------
                         slack                                 -0.053    

Slack (VIOLATED) :        -0.053ns  (required time - arrival time)
  Source:                 i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[2][13]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.529ns  (logic 0.077ns (14.564%)  route 0.452ns (85.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.019ns = ( 2984.019 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.667ns = ( 2983.263 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.650ns (routing 0.833ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.768ns (routing 0.855ns, distribution 0.913ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.650  2983.263    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/SYNC[0].sync_reg_reg[0]
    SLICE_X28Y169        FDRE                                         r  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y169        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077  2983.340 f  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/Q
                         net (fo=245, routed)         0.452  2983.792    i_dm_top/i_dm_csrs/rst_r1_alias_2
    SLICE_X29Y164        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[2][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.768  2984.019    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X29Y164        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[2][13]/C
                         clock pessimism              0.000  2984.019    
                         clock uncertainty           -0.215  2983.805    
    SLICE_X29Y164        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066  2983.739    i_dm_top/i_dm_csrs/progbuf_q_reg[2][13]
  -------------------------------------------------------------------
                         required time                       2983.739    
                         arrival time                       -2983.792    
  -------------------------------------------------------------------
                         slack                                 -0.053    

Slack (VIOLATED) :        -0.053ns  (required time - arrival time)
  Source:                 i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[2][14]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.529ns  (logic 0.077ns (14.564%)  route 0.452ns (85.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.019ns = ( 2984.019 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.667ns = ( 2983.263 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.650ns (routing 0.833ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.768ns (routing 0.855ns, distribution 0.913ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.650  2983.263    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/SYNC[0].sync_reg_reg[0]
    SLICE_X28Y169        FDRE                                         r  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y169        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077  2983.340 f  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/Q
                         net (fo=245, routed)         0.452  2983.792    i_dm_top/i_dm_csrs/rst_r1_alias_2
    SLICE_X29Y164        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[2][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.768  2984.019    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X29Y164        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[2][14]/C
                         clock pessimism              0.000  2984.019    
                         clock uncertainty           -0.215  2983.805    
    SLICE_X29Y164        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066  2983.739    i_dm_top/i_dm_csrs/progbuf_q_reg[2][14]
  -------------------------------------------------------------------
                         required time                       2983.739    
                         arrival time                       -2983.792    
  -------------------------------------------------------------------
                         slack                                 -0.053    

Slack (VIOLATED) :        -0.053ns  (required time - arrival time)
  Source:                 i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[2][19]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.529ns  (logic 0.077ns (14.564%)  route 0.452ns (85.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.019ns = ( 2984.019 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.667ns = ( 2983.263 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.650ns (routing 0.833ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.768ns (routing 0.855ns, distribution 0.913ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.650  2983.263    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/SYNC[0].sync_reg_reg[0]
    SLICE_X28Y169        FDRE                                         r  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y169        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077  2983.340 f  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/Q
                         net (fo=245, routed)         0.452  2983.792    i_dm_top/i_dm_csrs/rst_r1_alias_2
    SLICE_X29Y164        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[2][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.768  2984.019    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X29Y164        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[2][19]/C
                         clock pessimism              0.000  2984.019    
                         clock uncertainty           -0.215  2983.805    
    SLICE_X29Y164        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066  2983.739    i_dm_top/i_dm_csrs/progbuf_q_reg[2][19]
  -------------------------------------------------------------------
                         required time                       2983.739    
                         arrival time                       -2983.792    
  -------------------------------------------------------------------
                         slack                                 -0.053    

Slack (VIOLATED) :        -0.053ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.529ns  (logic 0.076ns (14.354%)  route 0.453ns (85.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.020ns = ( 2984.020 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.855ns, distribution 0.914ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.453  2983.792    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/c0_ddr4_ui_clk_sync_rst
    SLICE_X31Y175        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.769  2984.020    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X31Y175        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/C
                         clock pessimism              0.000  2984.020    
                         clock uncertainty           -0.215  2983.805    
    SLICE_X31Y175        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066  2983.739    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]
  -------------------------------------------------------------------
                         required time                       2983.739    
                         arrival time                       -2983.792    
  -------------------------------------------------------------------
                         slack                                 -0.053    

Slack (VIOLATED) :        -0.052ns  (required time - arrival time)
  Source:                 i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_axi_master/cache_line_q_reg[0][30]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.571ns  (logic 0.078ns (13.658%)  route 0.493ns (86.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.063ns = ( 2984.063 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.667ns = ( 2983.263 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.650ns (routing 0.833ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.855ns, distribution 0.957ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.650  2983.263    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/dReg_reg[13]
    SLICE_X28Y169        FDRE                                         r  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y169        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078  2983.341 f  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/Q
                         net (fo=197, routed)         0.493  2983.834    i_dm_axi_master/rst_r1_alias_1
    SLICE_X27Y159        FDCE                                         f  i_dm_axi_master/cache_line_q_reg[0][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.812  2984.063    i_dm_axi_master/clk_out1
    SLICE_X27Y159        FDCE                                         r  i_dm_axi_master/cache_line_q_reg[0][30]/C
                         clock pessimism              0.000  2984.063    
                         clock uncertainty           -0.215  2983.848    
    SLICE_X27Y159        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066  2983.782    i_dm_axi_master/cache_line_q_reg[0][30]
  -------------------------------------------------------------------
                         required time                       2983.782    
                         arrival time                       -2983.834    
  -------------------------------------------------------------------
                         slack                                 -0.052    

Slack (VIOLATED) :        -0.052ns  (required time - arrival time)
  Source:                 i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/sbdata_q_reg[34]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.571ns  (logic 0.078ns (13.658%)  route 0.493ns (86.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.063ns = ( 2984.063 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.667ns = ( 2983.263 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.650ns (routing 0.833ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.855ns, distribution 0.957ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.650  2983.263    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/dReg_reg[13]
    SLICE_X28Y169        FDRE                                         r  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y169        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078  2983.341 f  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/Q
                         net (fo=197, routed)         0.493  2983.834    i_dm_top/i_dm_csrs/rst_r1_alias_1
    SLICE_X27Y159        FDCE                                         f  i_dm_top/i_dm_csrs/sbdata_q_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.812  2984.063    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X27Y159        FDCE                                         r  i_dm_top/i_dm_csrs/sbdata_q_reg[34]/C
                         clock pessimism              0.000  2984.063    
                         clock uncertainty           -0.215  2983.848    
    SLICE_X27Y159        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066  2983.782    i_dm_top/i_dm_csrs/sbdata_q_reg[34]
  -------------------------------------------------------------------
                         required time                       2983.782    
                         arrival time                       -2983.834    
  -------------------------------------------------------------------
                         slack                                 -0.052    

Slack (VIOLATED) :        -0.052ns  (required time - arrival time)
  Source:                 i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/sbdata_q_reg[43]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.571ns  (logic 0.078ns (13.658%)  route 0.493ns (86.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.063ns = ( 2984.063 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.667ns = ( 2983.263 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.650ns (routing 0.833ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.855ns, distribution 0.957ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.650  2983.263    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/dReg_reg[13]
    SLICE_X28Y169        FDRE                                         r  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y169        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078  2983.341 f  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/Q
                         net (fo=197, routed)         0.493  2983.834    i_dm_top/i_dm_csrs/rst_r1_alias_1
    SLICE_X27Y159        FDCE                                         f  i_dm_top/i_dm_csrs/sbdata_q_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.812  2984.063    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X27Y159        FDCE                                         r  i_dm_top/i_dm_csrs/sbdata_q_reg[43]/C
                         clock pessimism              0.000  2984.063    
                         clock uncertainty           -0.215  2983.848    
    SLICE_X27Y159        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066  2983.782    i_dm_top/i_dm_csrs/sbdata_q_reg[43]
  -------------------------------------------------------------------
                         required time                       2983.782    
                         arrival time                       -2983.834    
  -------------------------------------------------------------------
                         slack                                 -0.052    

Slack (VIOLATED) :        -0.052ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[2][24]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.553ns  (logic 0.076ns (13.732%)  route 0.477ns (86.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.045ns = ( 2984.045 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.855ns, distribution 0.939ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.477  2983.816    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X31Y180        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[2][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.794  2984.045    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X31Y180        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[2][24]/C
                         clock pessimism              0.000  2984.045    
                         clock uncertainty           -0.215  2983.830    
    SLICE_X31Y180        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066  2983.764    i_dm_top/i_dm_csrs/progbuf_q_reg[2][24]
  -------------------------------------------------------------------
                         required time                       2983.764    
                         arrival time                       -2983.816    
  -------------------------------------------------------------------
                         slack                                 -0.052    

Slack (VIOLATED) :        -0.052ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[3][1]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.553ns  (logic 0.076ns (13.732%)  route 0.477ns (86.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.045ns = ( 2984.045 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.855ns, distribution 0.939ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.477  2983.816    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X31Y180        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.794  2984.045    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X31Y180        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[3][1]/C
                         clock pessimism              0.000  2984.045    
                         clock uncertainty           -0.215  2983.830    
    SLICE_X31Y180        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066  2983.764    i_dm_top/i_dm_csrs/progbuf_q_reg[3][1]
  -------------------------------------------------------------------
                         required time                       2983.764    
                         arrival time                       -2983.816    
  -------------------------------------------------------------------
                         slack                                 -0.052    

Slack (VIOLATED) :        -0.052ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[3][5]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.553ns  (logic 0.076ns (13.732%)  route 0.477ns (86.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.045ns = ( 2984.045 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 2983.262 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.855ns, distribution 0.939ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.262    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y171        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  2983.338 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=276, routed)         0.477  2983.816    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X31Y180        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[3][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.794  2984.045    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X31Y180        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[3][5]/C
                         clock pessimism              0.000  2984.045    
                         clock uncertainty           -0.215  2983.830    
    SLICE_X31Y180        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066  2983.764    i_dm_top/i_dm_csrs/progbuf_q_reg[3][5]
  -------------------------------------------------------------------
                         required time                       2983.764    
                         arrival time                       -2983.816    
  -------------------------------------------------------------------
                         slack                                 -0.052    

Slack (VIOLATED) :        -0.050ns  (required time - arrival time)
  Source:                 i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_mem/rdata_q_reg[39]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.358ns  (logic 0.051ns (14.236%)  route 0.307ns (85.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.333ns = ( 2982.333 - 2980.000 ) 
    Source Clock Delay      (SCD):    2.170ns = ( 2981.766 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.037ns (routing 0.511ns, distribution 0.526ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.514ns, distribution 0.577ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326  2980.022 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.073    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.073 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.189  2980.261    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019  2980.281 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.559  2980.840    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295  2980.545 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166  2980.711    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019  2980.730 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.037  2981.767    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/dReg_reg[13]
    SLICE_X28Y169        FDRE                                         r  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y169        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.051  2981.818 f  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/Q
                         net (fo=197, routed)         0.307  2982.125    i_dm_top/i_dm_mem/rst_r1_alias_1
    SLICE_X29Y161        FDCE                                         f  i_dm_top/i_dm_mem/rdata_q_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           0.849  2980.849    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230  2981.079 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146  2981.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2981.242 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.091  2982.333    i_dm_top/i_dm_mem/clk_out1
    SLICE_X29Y161        FDCE                                         r  i_dm_top/i_dm_mem/rdata_q_reg[39]/C
                         clock pessimism              0.000  2982.333    
                         clock uncertainty           -0.215  2982.119    
    SLICE_X29Y161        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.044  2982.075    i_dm_top/i_dm_mem/rdata_q_reg[39]
  -------------------------------------------------------------------
                         required time                       2982.075    
                         arrival time                       -2982.125    
  -------------------------------------------------------------------
                         slack                                 -0.050    




