\hypertarget{group__IWDG__Private__Macros}{}\doxysection{I\+W\+DG Private Macros}
\label{group__IWDG__Private__Macros}\index{IWDG Private Macros@{IWDG Private Macros}}
I\+W\+DG Private Macros 的协作图\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=280pt]{group__IWDG__Private__Macros}
\end{center}
\end{figure}
\doxysubsection*{宏定义}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__IWDG__Private__Macros_ga65cf77f3cfd45d3fd66c0cf33d23d7ab}{I\+W\+D\+G\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+W\+R\+I\+T\+E\+\_\+\+A\+C\+C\+E\+SS}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~W\+R\+I\+T\+E\+\_\+\+R\+EG((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$KR, \mbox{\hyperlink{group__IWDG__Private__Constants_ga90fbb0a5e42ed25b44c0330ad75724e6}{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+W\+R\+I\+T\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+E\+N\+A\+B\+LE}})
\begin{DoxyCompactList}\small\item\em Enable write access to I\+W\+D\+G\+\_\+\+PR and I\+W\+D\+G\+\_\+\+R\+LR registers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__IWDG__Private__Macros_ga31636a55162fc73caf03c2d2808ea9dd}{I\+W\+D\+G\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+W\+R\+I\+T\+E\+\_\+\+A\+C\+C\+E\+SS}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~W\+R\+I\+T\+E\+\_\+\+R\+EG((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$KR, \mbox{\hyperlink{group__IWDG__Private__Constants_ga9e63bed9af448ad96c4621e74230a415}{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+W\+R\+I\+T\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+D\+I\+S\+A\+B\+LE}})
\begin{DoxyCompactList}\small\item\em Disable write access to I\+W\+D\+G\+\_\+\+PR and I\+W\+D\+G\+\_\+\+R\+LR registers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__IWDG__Private__Macros_ga2b1af237dca5c067fbc9088185cb8185}{I\+S\+\_\+\+I\+W\+D\+G\+\_\+\+P\+R\+E\+S\+C\+A\+L\+ER}}(\+\_\+\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Check I\+W\+DG prescaler value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__IWDG__Private__Macros_gad7ade0982243f56ba89ff764534f553c}{I\+S\+\_\+\+I\+W\+D\+G\+\_\+\+R\+E\+L\+O\+AD}}(\+\_\+\+\_\+\+R\+E\+L\+O\+A\+D\+\_\+\+\_\+)~((\+\_\+\+\_\+\+R\+E\+L\+O\+A\+D\+\_\+\+\_\+) $<$= I\+W\+D\+G\+\_\+\+R\+L\+R\+\_\+\+RL)
\begin{DoxyCompactList}\small\item\em Check I\+W\+DG reload value. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{详细描述}


\doxysubsection{宏定义说明}
\mbox{\Hypertarget{group__IWDG__Private__Macros_ga2b1af237dca5c067fbc9088185cb8185}\label{group__IWDG__Private__Macros_ga2b1af237dca5c067fbc9088185cb8185}} 
\index{IWDG Private Macros@{IWDG Private Macros}!IS\_IWDG\_PRESCALER@{IS\_IWDG\_PRESCALER}}
\index{IS\_IWDG\_PRESCALER@{IS\_IWDG\_PRESCALER}!IWDG Private Macros@{IWDG Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_IWDG\_PRESCALER}{IS\_IWDG\_PRESCALER}}
{\footnotesize\ttfamily \#define I\+S\+\_\+\+I\+W\+D\+G\+\_\+\+P\+R\+E\+S\+C\+A\+L\+ER(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                               (((\_\_PRESCALER\_\_) == \mbox{\hyperlink{group__IWDG__Prescaler_ga470bb195d35ef7a0b75164c228b4ee69}{IWDG\_PRESCALER\_4}})  || \(\backslash\)}
\DoxyCodeLine{                                               ((\_\_PRESCALER\_\_) == \mbox{\hyperlink{group__IWDG__Prescaler_ga5f00866f823ee700005e8a753b28ad75}{IWDG\_PRESCALER\_8}})  || \(\backslash\)}
\DoxyCodeLine{                                               ((\_\_PRESCALER\_\_) == \mbox{\hyperlink{group__IWDG__Prescaler_gab3eb3c6a10facc8b0dc7c33608f6e129}{IWDG\_PRESCALER\_16}}) || \(\backslash\)}
\DoxyCodeLine{                                               ((\_\_PRESCALER\_\_) == \mbox{\hyperlink{group__IWDG__Prescaler_gac3f33494fb7aaa2845ac106858394e03}{IWDG\_PRESCALER\_32}}) || \(\backslash\)}
\DoxyCodeLine{                                               ((\_\_PRESCALER\_\_) == \mbox{\hyperlink{group__IWDG__Prescaler_ga52a956c645ce59312c84cbe37b2b20e4}{IWDG\_PRESCALER\_64}}) || \(\backslash\)}
\DoxyCodeLine{                                               ((\_\_PRESCALER\_\_) == \mbox{\hyperlink{group__IWDG__Prescaler_ga17901d4e3e52af620acbbb146fd79264}{IWDG\_PRESCALER\_128}})|| \(\backslash\)}
\DoxyCodeLine{                                               ((\_\_PRESCALER\_\_) == \mbox{\hyperlink{group__IWDG__Prescaler_ga885221d5bb09157c9e953a1be38556f0}{IWDG\_PRESCALER\_256}}))}

\end{DoxyCode}


Check I\+W\+DG prescaler value. 


\begin{DoxyParams}{参数}
{\em $<$strong$>$\+P\+R\+E\+S\+C\+A\+L\+E\+R$<$/strong$>$} & I\+W\+DG prescaler value \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{返回值}
{\em None} & \\
\hline
\end{DoxyRetVals}


在文件 stm32f4xx\+\_\+hal\+\_\+iwdg.\+h 第 191 行定义.

\mbox{\Hypertarget{group__IWDG__Private__Macros_gad7ade0982243f56ba89ff764534f553c}\label{group__IWDG__Private__Macros_gad7ade0982243f56ba89ff764534f553c}} 
\index{IWDG Private Macros@{IWDG Private Macros}!IS\_IWDG\_RELOAD@{IS\_IWDG\_RELOAD}}
\index{IS\_IWDG\_RELOAD@{IS\_IWDG\_RELOAD}!IWDG Private Macros@{IWDG Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_IWDG\_RELOAD}{IS\_IWDG\_RELOAD}}
{\footnotesize\ttfamily \#define I\+S\+\_\+\+I\+W\+D\+G\+\_\+\+R\+E\+L\+O\+AD(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+R\+E\+L\+O\+A\+D\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+R\+E\+L\+O\+A\+D\+\_\+\+\_\+) $<$= I\+W\+D\+G\+\_\+\+R\+L\+R\+\_\+\+RL)}



Check I\+W\+DG reload value. 


\begin{DoxyParams}{参数}
{\em $<$strong$>$\+R\+E\+L\+O\+A\+D$<$/strong$>$} & I\+W\+DG reload value \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{返回值}
{\em None} & \\
\hline
\end{DoxyRetVals}


在文件 stm32f4xx\+\_\+hal\+\_\+iwdg.\+h 第 204 行定义.

\mbox{\Hypertarget{group__IWDG__Private__Macros_ga31636a55162fc73caf03c2d2808ea9dd}\label{group__IWDG__Private__Macros_ga31636a55162fc73caf03c2d2808ea9dd}} 
\index{IWDG Private Macros@{IWDG Private Macros}!IWDG\_DISABLE\_WRITE\_ACCESS@{IWDG\_DISABLE\_WRITE\_ACCESS}}
\index{IWDG\_DISABLE\_WRITE\_ACCESS@{IWDG\_DISABLE\_WRITE\_ACCESS}!IWDG Private Macros@{IWDG Private Macros}}
\doxysubsubsection{\texorpdfstring{IWDG\_DISABLE\_WRITE\_ACCESS}{IWDG\_DISABLE\_WRITE\_ACCESS}}
{\footnotesize\ttfamily \#define I\+W\+D\+G\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+W\+R\+I\+T\+E\+\_\+\+A\+C\+C\+E\+SS(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})~W\+R\+I\+T\+E\+\_\+\+R\+EG((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$KR, \mbox{\hyperlink{group__IWDG__Private__Constants_ga9e63bed9af448ad96c4621e74230a415}{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+W\+R\+I\+T\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+D\+I\+S\+A\+B\+LE}})}



Disable write access to I\+W\+D\+G\+\_\+\+PR and I\+W\+D\+G\+\_\+\+R\+LR registers. 


\begin{DoxyParams}{参数}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & I\+W\+DG handle \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{返回值}
{\em None} & \\
\hline
\end{DoxyRetVals}


在文件 stm32f4xx\+\_\+hal\+\_\+iwdg.\+h 第 184 行定义.

\mbox{\Hypertarget{group__IWDG__Private__Macros_ga65cf77f3cfd45d3fd66c0cf33d23d7ab}\label{group__IWDG__Private__Macros_ga65cf77f3cfd45d3fd66c0cf33d23d7ab}} 
\index{IWDG Private Macros@{IWDG Private Macros}!IWDG\_ENABLE\_WRITE\_ACCESS@{IWDG\_ENABLE\_WRITE\_ACCESS}}
\index{IWDG\_ENABLE\_WRITE\_ACCESS@{IWDG\_ENABLE\_WRITE\_ACCESS}!IWDG Private Macros@{IWDG Private Macros}}
\doxysubsubsection{\texorpdfstring{IWDG\_ENABLE\_WRITE\_ACCESS}{IWDG\_ENABLE\_WRITE\_ACCESS}}
{\footnotesize\ttfamily \#define I\+W\+D\+G\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+W\+R\+I\+T\+E\+\_\+\+A\+C\+C\+E\+SS(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})~W\+R\+I\+T\+E\+\_\+\+R\+EG((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$KR, \mbox{\hyperlink{group__IWDG__Private__Constants_ga90fbb0a5e42ed25b44c0330ad75724e6}{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+W\+R\+I\+T\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+E\+N\+A\+B\+LE}})}



Enable write access to I\+W\+D\+G\+\_\+\+PR and I\+W\+D\+G\+\_\+\+R\+LR registers. 


\begin{DoxyParams}{参数}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & I\+W\+DG handle \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{返回值}
{\em None} & \\
\hline
\end{DoxyRetVals}


在文件 stm32f4xx\+\_\+hal\+\_\+iwdg.\+h 第 177 行定义.

