# Specify Global Variables
clockPeriod: &CLK_PERIOD "24.0ns"
clockPeriodby5: &CLK_PERIOD_BY_5 "4.8" # used for pin delays, update accordingly
verilogSrc: &VERILOG_SRC
  - "src/ALU.v"
  - "src/ALUdec.v"
  - "src/Riscv151.v"
  - "src/Memory151.v"
  - "src/ExtMemModel.v"
  - "src/no_cache_mem.v"
  - "src/Cache.v"
  - "src/Control.v"
  - "src/DE.v"
  - "src/EX.v"
  - "src/IF.v"
  - "src/ImmGen.v"
  - "src/MEM.v"
  - "src/regfile.v"
  - "src/riscv_top.v"
  - "src/riscv_arbiter.v"
  - "src/WB.v"
  - "src/stall_unit.v"
  - "src/bypass_unit.v"
  - "src/IF_DE.v"
  - "src/MEM_WB.v"
  - "src/DE_EX.v"
  - "src/EX_MEM.v"

  - "src/DEE.v"
  - "src/DEE_XM.v"
  - "src/XM.v"

  # - "src/ICache.v"
  # - "src/DCache.v"
  # Add more source files here if you need


# Specify clock signals
vlsi.inputs.clocks: [
  {name: "clk", period: *CLK_PERIOD, uncertainty: "0.1ns"}
]

# Input delays match INPUT_DELAY parameter in riscv_test_harness.v
vlsi.inputs.delays: [
  {name: "mem*", clock: "clk", direction: "input", delay: *CLK_PERIOD_BY_5}
]

# Synthesis Constraints
synthesis.inputs:
  top_module: "riscv_top"
  input_files: *VERILOG_SRC
