[Inputs]
regWrite
clk
=readReg1[25:21]=
=readReg2[20:16]=
=writeReg[4:0]=
=writeData[31:0]=
[Outputs]
=readData1[31:0]=
=readData2[31:0]=
[BiDir]
[ATTRIBUTES]
VeriModel registers

