strict digraph "" {
	node [label="\N"];
	"Leaf_15:AL"	[def_var="['r_reg']",
		label="Leaf_15:AL"];
	"16:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f1e5392d390>",
		fillcolor=springgreen,
		label="16:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e5392d110>",
		fillcolor=firebrick,
		label="17:NS
r_reg <= r_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e5392d110>]",
		style=filled,
		typ=NonblockingSubstitution];
	"16:IF" -> "17:NS"	[cond="['reset']",
		label="!((reset == 1'b1))",
		lineno=16];
	"16:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e5392d450>",
		fillcolor=firebrick,
		label="16:NS
r_reg <= 5'b0111;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1e5392d450>]",
		style=filled,
		typ=NonblockingSubstitution];
	"16:IF" -> "16:NS"	[cond="['reset']",
		label="(reset == 1'b1)",
		lineno=16];
	"17:NS" -> "Leaf_15:AL"	[cond="[]",
		lineno=None];
	"15:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f1e5392d650>",
		clk_sens=True,
		fillcolor=gold,
		label="15:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'r_next']"];
	"15:AL" -> "16:IF"	[cond="[]",
		lineno=None];
	"16:NS" -> "Leaf_15:AL"	[cond="[]",
		lineno=None];
}
