0.7
2020.2
Nov 18 2020
09:47:47
D:/digitlogic/11211125-2/11211125/lab1/Lab1-1/Circuit_Boolean_CA.v,1709618116,verilog,,D:/digitlogic/11211125-2/11211125/lab1/Lab1-1/t_Circuit_Boolean_CA.v,,Circuit_Boolean_CA,,,,,,,,
D:/digitlogic/11211125-2/11211125/lab1/Lab1-1/lab1-1/lab1-1.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/digitlogic/11211125-2/11211125/lab1/Lab1-1/t_Circuit_Boolean_CA.v,1712595886,verilog,,,,t_Circuit_Boolean_CA,,,,,,,,
