

================================================================
== Vitis HLS Report for 'LZW_hybrid_hash_HW'
================================================================
* Date:           Sun Nov 26 15:57:24 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Optimized_Project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+---------+---------+---------+-----------+-----------+-----+-----+---------+
        |                      |         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |       Instance       |  Module |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------+---------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_my_hash_fu_13972  |my_hash  |       10|       10|  66.670 ns|  66.670 ns|   10|   10|     none|
        +----------------------+---------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_52_1    |    32768|    32768|         1|          1|          1|      32768|       yes|
        |- VITIS_LOOP_78_4    |        ?|        ?|  87 ~ 162|          -|          -|          ?|        no|
        | + VITIS_LOOP_113_6  |        1|       72|         1|          1|          1|     1 ~ 72|       yes|
        |- Loop 3             |        0|    32836|        71|          1|          1|  0 ~ 32767|       yes|
        |- Loop 4             |        0|       70|        71|          1|          1|      0 ~ 1|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2443|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    -|    2313|   6221|    -|
|Memory           |       80|    -|      26|     15|    -|
|Multiplexer      |        -|    -|       -|  11585|    -|
|Register         |        -|    -|    2384|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       84|    0|    4723|  20328|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       19|    0|       3|     28|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+---------------+---------+----+-----+------+-----+
    |       Instance       |     Module    | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------+---------------+---------+----+-----+------+-----+
    |aximm1_m_axi_U        |aximm1_m_axi   |        2|   0|  537|   677|    0|
    |aximm2_m_axi_U        |aximm2_m_axi   |        2|   0|  512|   580|    0|
    |control_s_axi_U       |control_s_axi  |        0|   0|  316|   552|    0|
    |grp_my_hash_fu_13972  |my_hash        |        0|   0|  948|  4412|    0|
    +----------------------+---------------+---------+----+-----+------+-----+
    |Total                 |               |        4|   0| 2313|  6221|    0|
    +----------------------+---------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------------------+------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |              Memory             |            Module            | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------------------------------+------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |hash_table_V_0_U                 |hash_table_V_0                |       64|   0|   0|    0|  32768|   35|     1|      1146880|
    |my_assoc_mem_upper_key_mem_V_U   |my_assoc_mem_upper_key_mem_V  |        4|   0|   0|    0|    512|   72|     1|        36864|
    |my_assoc_mem_middle_key_mem_V_U  |my_assoc_mem_upper_key_mem_V  |        4|   0|   0|    0|    512|   72|     1|        36864|
    |my_assoc_mem_lower_key_mem_V_U   |my_assoc_mem_upper_key_mem_V  |        4|   0|   0|    0|    512|   72|     1|        36864|
    |my_assoc_mem_value_V_U           |my_assoc_mem_value_V          |        0|  26|  15|    0|     72|   13|     1|          936|
    |store_array_U                    |store_array                   |        4|   0|   0|    0|   4096|   16|     1|        65536|
    +---------------------------------+------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total                            |                              |       80|  26|  15|    0|  38472|  280|     6|      1323944|
    +---------------------------------+------------------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+-----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+-----+------------+------------+
    |add_ln202_fu_14693_p2                |         +|   0|  0|   19|          12|           2|
    |add_ln234_fu_14206_p2                |         +|   0|  0|   19|          12|           2|
    |add_ln251_fu_14963_p2                |         +|   0|  0|   71|          64|           3|
    |add_ln255_fu_15234_p2                |         +|   0|  0|   23|          16|           3|
    |add_ln52_fu_14042_p2                 |         +|   0|  0|   23|          16|           1|
    |add_ln80_1_fu_14156_p2               |         +|   0|  0|   71|          64|          64|
    |add_ln80_fu_14132_p2                 |         +|   0|  0|   39|          32|           1|
    |address_1_fu_14469_p2                |         +|   0|  0|   14|           7|           1|
    |compressed_length_fu_14875_p2        |         +|   0|  0|   23|          16|           2|
    |empty_166_fu_14985_p2                |         +|   0|  0|   22|          15|           1|
    |empty_171_fu_15017_p2                |         +|   0|  0|   71|          64|          64|
    |empty_172_fu_15053_p2                |         +|   0|  0|    9|           2|           2|
    |empty_178_fu_15105_p2                |         +|   0|  0|   20|          13|          13|
    |empty_182_fu_15130_p2                |         +|   0|  0|    2|          64|          64|
    |empty_183_fu_15201_p2                |         +|   0|  0|    2|           2|           2|
    |grp_fu_13988_p2                      |         +|   0|  0|   12|           4|           2|
    |grp_fu_13997_p2                      |         +|   0|  0|   15|           8|           5|
    |j_1_fu_14798_p2                      |         +|   0|  0|   22|          15|           2|
    |j_3_fu_14723_p2                      |         +|   0|  0|   23|          16|           1|
    |my_assoc_mem_fill_fu_14672_p2        |         +|   0|  0|   39|          32|           1|
    |next_code_V_1_fu_14595_p2            |         +|   0|  0|   20|          13|           1|
    |shift_3_fu_14256_p2                  |         +|   0|  0|   15|           8|           2|
    |sub_fu_14119_p2                      |         +|   0|  0|   24|          17|           2|
    |tmp4_fu_15125_p2                     |         +|   0|  0|    2|          64|          64|
    |tmp5_fu_15196_p2                     |         +|   0|  0|    2|           2|           2|
    |grp_fu_14003_p2                      |         -|   0|  0|   12|           3|           4|
    |shift_11_fu_14555_p2                 |         -|   0|  0|   13|           6|           5|
    |shift_7_fu_14856_p2                  |         -|   0|  0|   13|           6|           5|
    |sub_ln251_fu_14971_p2                |         -|   0|  0|   24|          17|          17|
    |and_ln1348_fu_14451_p2               |       and|   0|  0|   72|          72|          72|
    |ap_block_pp2_stage0_01001            |       and|   0|  0|    2|           1|           1|
    |ap_block_pp3_stage0_01001            |       and|   0|  0|    2|           1|           1|
    |ap_block_state482_io                 |       and|   0|  0|    2|           1|           1|
    |ap_block_state483_io                 |       and|   0|  0|    2|           1|           1|
    |ap_block_state551_pp2_stage0_iter70  |       and|   0|  0|    2|           1|           1|
    |ap_block_state554_io                 |       and|   0|  0|    2|           1|           1|
    |ap_block_state555_io                 |       and|   0|  0|    2|           1|           1|
    |ap_block_state623_pp3_stage0_iter70  |       and|   0|  0|    2|           1|           1|
    |hit_fu_14388_p2                      |       and|   0|  0|    2|           1|           1|
    |ret_21_fu_14457_p2                   |       and|   0|  0|   72|          72|          72|
    |exitcond12_fu_14991_p2               |      icmp|   0|  0|   12|          15|          15|
    |grp_fu_13983_p2                      |      icmp|   0|  0|   11|           8|           4|
    |icmp_ln113_fu_14463_p2               |      icmp|   0|  0|   10|           7|           7|
    |icmp_ln162_fu_14633_p2               |      icmp|   0|  0|   20|          32|           7|
    |icmp_ln187_fu_14687_p2               |      icmp|   0|  0|   13|          16|           1|
    |icmp_ln219_fu_14185_p2               |      icmp|   0|  0|   13|          16|           1|
    |icmp_ln245_fu_14891_p2               |      icmp|   0|  0|    9|           5|           1|
    |icmp_ln52_fu_14048_p2                |      icmp|   0|  0|   13|          16|          17|
    |icmp_ln78_fu_14147_p2                |      icmp|   0|  0|   20|          32|          32|
    |icmp_ln870_fu_14383_p2               |      icmp|   0|  0|   15|          21|          21|
    |empty_180_fu_15178_p2                |      lshr|   0|  0|   35|          16|          16|
    |lshr_ln1521_fu_14479_p2              |      lshr|   0|  0|  212|          72|          72|
    |lshr_ln196_fu_14536_p2               |      lshr|   0|  0|   29|          14|          14|
    |lshr_ln229_fu_14812_p2               |      lshr|   0|  0|   29|          14|          14|
    |lshr_ln80_fu_14327_p2                |      lshr|   0|  0|   35|          16|          16|
    |ap_block_pp2_stage0_11001            |        or|   0|  0|    2|           1|           1|
    |ap_block_pp3_stage0_11001            |        or|   0|  0|    2|           1|           1|
    |ap_block_state1                      |        or|   0|  0|    2|           1|           1|
    |compressed_length_1_fu_14897_p2      |        or|   0|  0|   16|          16|           1|
    |or_ln196_fu_14549_p2                 |        or|   0|  0|   12|          12|          12|
    |or_ln202_fu_14516_p2                 |        or|   0|  0|   16|          16|          16|
    |or_ln229_fu_14825_p2                 |        or|   0|  0|   12|          12|          12|
    |or_ln234_fu_14769_p2                 |        or|   0|  0|   16|          16|          16|
    |or_ln709_1_fu_14655_p2               |        or|   0|  0|   72|          72|          72|
    |or_ln709_2_fu_14661_p2               |        or|   0|  0|   72|          72|          72|
    |or_ln709_fu_14649_p2                 |        or|   0|  0|   72|          72|          72|
    |code_V_1_fu_14404_p3                 |    select|   0|  0|   13|           1|          13|
    |compressed_length_2_fu_14903_p3      |    select|   0|  0|   16|           1|          16|
    |empty_173_fu_15062_p2                |       shl|   0|  0|    9|           2|           4|
    |empty_174_fu_15080_p2                |       shl|   0|  0|  100|          32|          32|
    |empty_184_fu_15210_p2                |       shl|   0|  0|    9|           1|           4|
    |empty_185_fu_15228_p2                |       shl|   0|  0|  100|          32|          32|
    |r_1_fu_14643_p2                      |       shl|   0|  0|  212|           1|          72|
    |shl_ln194_fu_14712_p2                |       shl|   0|  0|   35|          16|          16|
    |shl_ln202_fu_14507_p2                |       shl|   0|  0|  100|          32|          32|
    |shl_ln221_fu_14266_p2                |       shl|   0|  0|  100|          32|          32|
    |shl_ln226_fu_14222_p2                |       shl|   0|  0|   35|          16|          16|
    |shl_ln234_fu_14760_p2                |       shl|   0|  0|  100|          32|          32|
    |ap_enable_pp2                        |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp3                        |       xor|   0|  0|    2|           1|           2|
    |ap_enable_reg_pp2_iter1              |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp3_iter1              |       xor|   0|  0|    2|           2|           1|
    |empty_179_fu_15161_p2                |       xor|   0|  0|    2|           1|           1|
    |empty_188_fu_15155_p2                |       xor|   0|  0|    2|           1|           2|
    |exitcondtmp_fu_15092_p2              |       xor|   0|  0|    2|           1|           1|
    |xor_ln80_1_fu_14309_p2               |       xor|   0|  0|    2|           1|           2|
    |xor_ln80_fu_14304_p2                 |       xor|   0|  0|    2|           1|           1|
    +-------------------------------------+----------+----+---+-----+------------+------------+
    |Total                                |          |   0|  0| 2443|        1563|        1319|
    +-------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+------+-----------+-----+-----------+
    |                      Name                      |  LUT | Input Size| Bits| Total Bits|
    +------------------------------------------------+------+-----------+-----+-----------+
    |address_reg_13915                               |     9|          2|    7|         14|
    |ap_NS_fsm                                       |  2693|        554|    1|        554|
    |ap_done                                         |     9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                         |     9|          2|    1|          2|
    |ap_enable_reg_pp2_iter70                        |     9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1                         |     9|          2|    1|          2|
    |ap_enable_reg_pp3_iter70                        |     9|          2|    1|          2|
    |ap_phi_mux_j_2_phi_fu_13941_p6                  |    14|          3|   15|         45|
    |ap_phi_mux_residual_loop_index_phi_fu_13964_p4  |     9|          2|    1|          2|
    |ap_phi_mux_shift_5_phi_fu_13930_p6              |    14|          3|    8|         24|
    |aximm1_ARADDR                                   |    20|          4|   64|        256|
    |aximm1_blk_n_AR                                 |     9|          2|    1|          2|
    |aximm1_blk_n_R                                  |     9|          2|    1|          2|
    |aximm2_AWADDR                                   |    26|          5|   64|        320|
    |aximm2_WDATA                                    |    26|          5|   32|        160|
    |aximm2_WSTRB                                    |    26|          5|    4|         20|
    |aximm2_blk_n_AW                                 |     9|          2|    1|          2|
    |aximm2_blk_n_B                                  |     9|          2|    1|          2|
    |aximm2_blk_n_W                                  |     9|          2|    1|          2|
    |code_V_fu_1290                                  |    20|          4|   13|         52|
    |grp_fu_13983_p0                                 |    14|          3|    8|         24|
    |grp_fu_13988_p0                                 |    14|          3|    4|         12|
    |grp_fu_13997_p0                                 |    14|          3|    8|         24|
    |hash_table_V_0_address0                         |    20|          4|   15|         60|
    |hash_table_V_0_d0                               |    14|          3|   35|        105|
    |i_1_reg_13903                                   |     9|          2|   32|         64|
    |i_reg_13892                                     |     9|          2|   16|         32|
    |j_2_reg_13938                                   |    14|          3|   15|         45|
    |j_fu_1298                                       |    14|          3|   16|         48|
    |loop_index_reg_13949                            |     9|          2|   15|         30|
    |my_assoc_mem_fill_3_fu_1294                     |     9|          2|   32|         64|
    |my_assoc_mem_lower_key_mem_V_address0           |  1372|        258|    9|       2322|
    |my_assoc_mem_lower_key_mem_V_address1           |  1372|        258|    9|       2322|
    |my_assoc_mem_lower_key_mem_V_d1                 |    14|          3|   72|        216|
    |my_assoc_mem_middle_key_mem_V_address0          |  1372|        258|    9|       2322|
    |my_assoc_mem_middle_key_mem_V_address1          |  1372|        258|    9|       2322|
    |my_assoc_mem_middle_key_mem_V_d1                |    14|          3|   72|        216|
    |my_assoc_mem_upper_key_mem_V_address0           |  1372|        258|    9|       2322|
    |my_assoc_mem_upper_key_mem_V_address1           |  1372|        258|    9|       2322|
    |my_assoc_mem_upper_key_mem_V_d1                 |    14|          3|   72|        216|
    |my_assoc_mem_value_V_address0                   |    14|          3|    7|         21|
    |next_code_V_fu_1302                             |     9|          2|   13|         26|
    |prefix_code_V_fu_1286                           |    20|          4|   13|         52|
    |residual_loop_index_reg_13960                   |     9|          2|    1|          2|
    |shift_5_reg_13927                               |    14|          3|    8|         24|
    |shift_fu_1306                                   |    20|          4|    8|         32|
    |store_array_address0                            |    43|          8|   12|         96|
    |store_array_address1                            |    43|          8|   12|         96|
    |store_array_d0                                  |    26|          5|   16|         80|
    |store_array_d1                                  |    26|          5|   16|         80|
    +------------------------------------------------+------+-----------+-----+-----------+
    |Total                                           | 11585|       2238|  791|      17064|
    +------------------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+-----+----+-----+-----------+
    |                       Name                       |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+-----+----+-----+-----------+
    |add_ln251_reg_15618                               |   64|   0|   64|          0|
    |add_ln255_reg_15715                               |   16|   0|   16|          0|
    |add_ln80_reg_15378                                |   32|   0|   32|          0|
    |address_reg_13915                                 |    7|   0|    7|          0|
    |ap_CS_fsm                                         |  553|   0|  553|          0|
    |ap_done_reg                                       |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                           |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                           |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter11                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter12                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter13                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter14                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter15                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter16                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter17                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter18                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter19                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                           |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter20                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter21                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter22                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter23                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter24                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter25                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter26                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter27                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter28                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter29                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                           |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter30                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter31                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter32                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter33                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter34                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter35                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter36                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter37                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter38                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter39                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4                           |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter40                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter41                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter42                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter43                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter44                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter45                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter46                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter47                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter48                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter49                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5                           |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter50                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter51                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter52                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter53                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter54                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter55                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter56                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter57                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter58                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter59                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6                           |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter60                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter61                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter62                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter63                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter64                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter65                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter66                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter67                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter68                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter69                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7                           |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter70                          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8                           |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9                           |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                           |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                           |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter10                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter11                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter12                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter13                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter14                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter15                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter16                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter17                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter18                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter19                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                           |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter20                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter21                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter22                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter23                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter24                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter25                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter26                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter27                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter28                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter29                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3                           |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter30                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter31                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter32                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter33                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter34                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter35                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter36                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter37                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter38                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter39                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4                           |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter40                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter41                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter42                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter43                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter44                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter45                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter46                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter47                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter48                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter49                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5                           |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter50                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter51                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter52                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter53                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter54                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter55                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter56                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter57                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter58                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter59                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6                           |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter60                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter61                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter62                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter63                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter64                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter65                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter66                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter67                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter68                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter69                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7                           |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter70                          |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter8                           |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter9                           |    1|   0|    1|          0|
    |ap_rst_n_inv                                      |    1|   0|    1|          0|
    |ap_rst_reg_1                                      |    1|   0|    1|          0|
    |ap_rst_reg_2                                      |    1|   0|    1|          0|
    |aximm1_addr_2_read_reg_15445                      |   16|   0|   16|          0|
    |aximm1_addr_2_reg_15398                           |   64|   0|   64|          0|
    |aximm1_addr_reg_15282                             |   64|   0|   64|          0|
    |aximm2_addr_1_reg_15659                           |   64|   0|   64|          0|
    |aximm2_addr_3_reg_15694                           |   64|   0|   64|          0|
    |code_V_1_reg_15506                                |   13|   0|   13|          0|
    |code_V_fu_1290                                    |   13|   0|   13|          0|
    |compressed_length_2_reg_15588                     |   16|   0|   16|          0|
    |empty_165_reg_15635                               |   13|   0|   13|          0|
    |empty_168_reg_15675                               |    1|   0|    1|          0|
    |empty_169_reg_15680                               |    2|   0|    2|          0|
    |empty_170_reg_15654                               |    1|   0|    1|          0|
    |empty_173_reg_15665                               |    4|   0|    4|          0|
    |empty_174_reg_15670                               |   32|   0|   32|          0|
    |empty_184_reg_15705                               |    4|   0|    4|          0|
    |empty_185_reg_15710                               |   32|   0|   32|          0|
    |empty_188_reg_15700                               |    1|   0|    1|          0|
    |exitcond12_reg_15645                              |    1|   0|    1|          0|
    |exitcondtmp_reg_15685                             |    1|   0|    1|          0|
    |grp_my_hash_fu_13972_ap_start_reg                 |    1|   0|    1|          0|
    |hash_table_V_0_addr_1_reg_15478                   |   15|   0|   15|          0|
    |hit_reg_15502                                     |    1|   0|    1|          0|
    |i_1_reg_13903                                     |   32|   0|   32|          0|
    |i_reg_13892                                       |   16|   0|   16|          0|
    |icmp_ln113_reg_15549                              |    1|   0|    1|          0|
    |icmp_ln187_reg_15569                              |    1|   0|    1|          0|
    |icmp_ln192_reg_15573                              |    1|   0|    1|          0|
    |icmp_ln219_reg_15411                              |    1|   0|    1|          0|
    |icmp_ln224_reg_15425                              |    1|   0|    1|          0|
    |in_length_reg_15288                               |   16|   0|   16|          0|
    |in_read_reg_15275                                 |   64|   0|   64|          0|
    |j_2_reg_13938                                     |   15|   0|   15|          0|
    |j_fu_1298                                         |   16|   0|   16|          0|
    |key_V_reg_15472                                   |   21|   0|   21|          0|
    |loop_index_reg_13949                              |   15|   0|   15|          0|
    |match_high_V_reg_15529                            |   72|   0|   72|          0|
    |match_low_V_reg_15539                             |   72|   0|   72|          0|
    |match_middle_V_reg_15534                          |   72|   0|   72|          0|
    |my_assoc_mem_fill_3_fu_1294                       |   32|   0|   32|          0|
    |my_assoc_mem_lower_key_mem_V_addr_512_reg_15523   |    9|   0|    9|          0|
    |my_assoc_mem_middle_key_mem_V_addr_512_reg_15517  |    9|   0|    9|          0|
    |my_assoc_mem_upper_key_mem_V_addr_512_reg_15511   |    3|   0|    9|          6|
    |next_char_reg_15450                               |    8|   0|    8|          0|
    |next_code_V_fu_1302                               |   13|   0|   13|          0|
    |output_length_read_reg_15263                      |   64|   0|   64|          0|
    |prefix_code_V_1_reg_15358                         |    8|   0|    8|          0|
    |prefix_code_V_fu_1286                             |   13|   0|   13|          0|
    |prefix_code_V_load_1_reg_15458                    |   13|   0|   13|          0|
    |residual_loop_index_reg_13960                     |    1|   0|    1|          0|
    |ret_21_reg_15544                                  |   72|   0|   72|          0|
    |send_data_read_reg_15268                          |   64|   0|   64|          0|
    |sext_ln78_reg_15363                               |   32|   0|   32|          0|
    |shift_2_reg_15383                                 |    8|   0|    8|          0|
    |shift_5_reg_13927                                 |    8|   0|    8|          0|
    |shift_fu_1306                                     |    8|   0|    8|          0|
    |store_array_addr_3_reg_15435                      |   12|   0|   12|          0|
    |store_array_addr_4_reg_15429                      |   12|   0|   12|          0|
    |store_array_addr_8_reg_15583                      |   12|   0|   12|          0|
    |store_array_addr_9_reg_15577                      |   12|   0|   12|          0|
    |sub_ln251_cast29_reg_15630                        |   64|   0|   64|          0|
    |sub_ln251_reg_15624                               |   17|   0|   17|          0|
    |trunc_ln251_1_reg_15601                           |    1|   0|    1|          0|
    |trunc_ln251_2_reg_15607                           |   15|   0|   15|          0|
    |trunc_ln251_reg_15612                             |    2|   0|    2|          0|
    |trunc_ln302_reg_15467                             |    1|   0|    1|          0|
    |trunc_ln78_1_reg_15389                            |    4|   0|    4|          0|
    |trunc_ln78_2_reg_15404                            |   15|   0|   15|          0|
    |trunc_ln78_reg_15373                              |    1|   0|    1|          0|
    |valid_reg_15498                                   |    1|   0|    1|          0|
    |zext_ln219_reg_15420                              |   13|   0|   14|          1|
    |zext_ln302_1_reg_15493                            |   13|   0|   16|          3|
    |zext_ln302_reg_15488                              |   13|   0|   14|          1|
    |zext_ln546_1_reg_15483                            |   13|   0|   32|         19|
    |zext_ln546_reg_15415                              |   13|   0|   32|         19|
    |exitcond12_reg_15645                              |   64|  32|    1|          0|
    |exitcondtmp_reg_15685                             |   64|  32|    1|          0|
    +--------------------------------------------------+-----+----+-----+-----------+
    |Total                                             | 2384|  64| 2307|         49|
    +--------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |    Source Object   |    C Type    |
+-----------------------+-----+-----+---------------+--------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|             control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|             control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|             control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|             control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|             control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|             control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|             control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|             control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|             control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|             control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|             control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|             control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|             control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|             control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|             control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|             control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|             control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  LZW_hybrid_hash_HW|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  LZW_hybrid_hash_HW|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  LZW_hybrid_hash_HW|  return value|
|m_axi_aximm1_AWVALID   |  out|    1|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_AWREADY   |   in|    1|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_AWADDR    |  out|   64|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_AWID      |  out|    1|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_AWLEN     |  out|    8|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_AWSIZE    |  out|    3|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_AWBURST   |  out|    2|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_AWLOCK    |  out|    2|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_AWCACHE   |  out|    4|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_AWPROT    |  out|    3|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_AWQOS     |  out|    4|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_AWREGION  |  out|    4|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_AWUSER    |  out|    1|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_WVALID    |  out|    1|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_WREADY    |   in|    1|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_WDATA     |  out|   32|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_WSTRB     |  out|    4|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_WLAST     |  out|    1|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_WID       |  out|    1|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_WUSER     |  out|    1|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_ARVALID   |  out|    1|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_ARREADY   |   in|    1|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_ARADDR    |  out|   64|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_ARID      |  out|    1|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_ARLEN     |  out|    8|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_ARSIZE    |  out|    3|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_ARBURST   |  out|    2|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_ARLOCK    |  out|    2|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_ARCACHE   |  out|    4|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_ARPROT    |  out|    3|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_ARQOS     |  out|    4|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_ARREGION  |  out|    4|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_ARUSER    |  out|    1|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_RVALID    |   in|    1|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_RREADY    |  out|    1|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_RDATA     |   in|   32|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_RLAST     |   in|    1|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_RID       |   in|    1|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_RUSER     |   in|    1|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_RRESP     |   in|    2|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_BVALID    |   in|    1|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_BREADY    |  out|    1|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_BRESP     |   in|    2|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_BID       |   in|    1|          m_axi|              aximm1|       pointer|
|m_axi_aximm1_BUSER     |   in|    1|          m_axi|              aximm1|       pointer|
|m_axi_aximm2_AWVALID   |  out|    1|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_AWREADY   |   in|    1|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_AWADDR    |  out|   64|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_AWID      |  out|    1|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_AWLEN     |  out|    8|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_AWSIZE    |  out|    3|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_AWBURST   |  out|    2|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_AWLOCK    |  out|    2|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_AWCACHE   |  out|    4|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_AWPROT    |  out|    3|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_AWQOS     |  out|    4|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_AWREGION  |  out|    4|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_AWUSER    |  out|    1|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_WVALID    |  out|    1|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_WREADY    |   in|    1|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_WDATA     |  out|   32|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_WSTRB     |  out|    4|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_WLAST     |  out|    1|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_WID       |  out|    1|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_WUSER     |  out|    1|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_ARVALID   |  out|    1|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_ARREADY   |   in|    1|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_ARADDR    |  out|   64|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_ARID      |  out|    1|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_ARLEN     |  out|    8|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_ARSIZE    |  out|    3|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_ARBURST   |  out|    2|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_ARLOCK    |  out|    2|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_ARCACHE   |  out|    4|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_ARPROT    |  out|    3|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_ARQOS     |  out|    4|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_ARREGION  |  out|    4|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_ARUSER    |  out|    1|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_RVALID    |   in|    1|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_RREADY    |  out|    1|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_RDATA     |   in|   32|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_RLAST     |   in|    1|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_RID       |   in|    1|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_RUSER     |   in|    1|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_RRESP     |   in|    2|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_BVALID    |   in|    1|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_BREADY    |  out|    1|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_BRESP     |   in|    2|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_BID       |   in|    1|          m_axi|              aximm2|       pointer|
|m_axi_aximm2_BUSER     |   in|    1|          m_axi|              aximm2|       pointer|
+-----------------------+-----+-----+---------------+--------------------+--------------+

