<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3996" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3996{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3996{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_3996{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3996{left:69px;bottom:1079px;letter-spacing:0.15px;}
#t5_3996{left:150px;bottom:1079px;letter-spacing:0.2px;word-spacing:0.02px;}
#t6_3996{left:69px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_3996{left:69px;bottom:1030px;letter-spacing:-0.14px;}
#t8_3996{left:95px;bottom:1030px;letter-spacing:-0.16px;word-spacing:4.33px;}
#t9_3996{left:95px;bottom:1013px;letter-spacing:-0.17px;}
#ta_3996{left:69px;bottom:988px;letter-spacing:-0.16px;}
#tb_3996{left:95px;bottom:988px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_3996{left:69px;bottom:964px;letter-spacing:-0.13px;}
#td_3996{left:95px;bottom:964px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#te_3996{left:69px;bottom:940px;letter-spacing:-0.14px;}
#tf_3996{left:95px;bottom:940px;letter-spacing:-0.14px;word-spacing:-0.62px;}
#tg_3996{left:95px;bottom:923px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#th_3996{left:69px;bottom:898px;letter-spacing:-0.13px;}
#ti_3996{left:95px;bottom:898px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_3996{left:95px;bottom:881px;letter-spacing:-0.13px;word-spacing:-0.38px;}
#tk_3996{left:95px;bottom:857px;letter-spacing:-0.14px;}
#tl_3996{left:121px;bottom:857px;letter-spacing:-0.2px;word-spacing:0.11px;}
#tm_3996{left:95px;bottom:833px;letter-spacing:-0.26px;}
#tn_3996{left:121px;bottom:833px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#to_3996{left:95px;bottom:808px;letter-spacing:-0.12px;}
#tp_3996{left:121px;bottom:808px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tq_3996{left:95px;bottom:785px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_3996{left:95px;bottom:768px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#ts_3996{left:95px;bottom:752px;letter-spacing:-0.16px;}
#tt_3996{left:69px;bottom:683px;letter-spacing:0.16px;}
#tu_3996{left:150px;bottom:683px;letter-spacing:0.21px;}
#tv_3996{left:69px;bottom:658px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tw_3996{left:69px;bottom:642px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tx_3996{left:69px;bottom:625px;letter-spacing:-0.13px;word-spacing:-0.8px;}
#ty_3996{left:69px;bottom:608px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_3996{left:69px;bottom:584px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t10_3996{left:69px;bottom:567px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#t11_3996{left:69px;bottom:550px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_3996{left:69px;bottom:525px;letter-spacing:-0.17px;word-spacing:-0.8px;}
#t13_3996{left:69px;bottom:509px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t14_3996{left:69px;bottom:492px;letter-spacing:-0.14px;word-spacing:-1.19px;}
#t15_3996{left:69px;bottom:475px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t16_3996{left:69px;bottom:458px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#t17_3996{left:69px;bottom:441px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t18_3996{left:69px;bottom:417px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#t19_3996{left:69px;bottom:400px;letter-spacing:-0.13px;word-spacing:-1.31px;}
#t1a_3996{left:69px;bottom:383px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1b_3996{left:69px;bottom:325px;letter-spacing:0.13px;}
#t1c_3996{left:151px;bottom:325px;letter-spacing:0.16px;word-spacing:0.01px;}
#t1d_3996{left:69px;bottom:301px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1e_3996{left:69px;bottom:251px;letter-spacing:-0.09px;}
#t1f_3996{left:155px;bottom:251px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t1g_3996{left:69px;bottom:227px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1h_3996{left:589px;bottom:233px;}
#t1i_3996{left:69px;bottom:200px;}
#t1j_3996{left:95px;bottom:204px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1k_3996{left:95px;bottom:187px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1l_3996{left:69px;bottom:149px;letter-spacing:-0.11px;}
#t1m_3996{left:91px;bottom:149px;letter-spacing:-0.11px;word-spacing:-0.35px;}
#t1n_3996{left:91px;bottom:133px;letter-spacing:-0.11px;}
#t1o_3996{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_3996{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3996{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3996{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3996{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3996{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3996{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3996{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_3996{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s9_3996{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3996" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3996Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3996" style="-webkit-user-select: none;"><object width="935" height="1210" data="3996/3996.svg" type="image/svg+xml" id="pdf3996" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3996" class="t s1_3996">27-2 </span><span id="t2_3996" class="t s1_3996">Vol. 3C </span>
<span id="t3_3996" class="t s2_3996">VM ENTRIES </span>
<span id="t4_3996" class="t s3_3996">27.1 </span><span id="t5_3996" class="t s3_3996">BASIC VM-ENTRY CHECKS </span>
<span id="t6_3996" class="t s4_3996">Before a VM entry commences, the current state of the logical processor is checked in the following order: </span>
<span id="t7_3996" class="t s4_3996">1. </span><span id="t8_3996" class="t s4_3996">If the logical processor is in virtual-8086 mode or compatibility mode, an invalid-opcode exception is </span>
<span id="t9_3996" class="t s4_3996">generated. </span>
<span id="ta_3996" class="t s4_3996">2. </span><span id="tb_3996" class="t s4_3996">If the current privilege level (CPL) is not zero, a general-protection exception is generated. </span>
<span id="tc_3996" class="t s4_3996">3. </span><span id="td_3996" class="t s4_3996">If there is no current VMCS, RFLAGS.CF is set to 1 and control passes to the next instruction. </span>
<span id="te_3996" class="t s4_3996">4. </span><span id="tf_3996" class="t s4_3996">If there is a current VMCS but the current VMCS is a shadow VMCS (see Section 25.10), RFLAGS.CF is set to 1 </span>
<span id="tg_3996" class="t s4_3996">and control passes to the next instruction. </span>
<span id="th_3996" class="t s4_3996">5. </span><span id="ti_3996" class="t s4_3996">If there is a current VMCS that is not a shadow VMCS, the following conditions are evaluated in order; any of </span>
<span id="tj_3996" class="t s4_3996">these cause VM entry to fail: </span>
<span id="tk_3996" class="t s4_3996">a. </span><span id="tl_3996" class="t s4_3996">If there is MOV-SS blocking (see Table 25-3). </span>
<span id="tm_3996" class="t s4_3996">b. </span><span id="tn_3996" class="t s4_3996">If the VM entry is invoked by VMLAUNCH and the VMCS launch state is not clear. </span>
<span id="to_3996" class="t s4_3996">c. </span><span id="tp_3996" class="t s4_3996">If the VM entry is invoked by VMRESUME and the VMCS launch state is not launched. </span>
<span id="tq_3996" class="t s4_3996">If any of these checks fail, RFLAGS.ZF is set to 1 and control passes to the next instruction. An error number </span>
<span id="tr_3996" class="t s4_3996">indicating the cause of the failure is stored in the VM-instruction error field. See Chapter 31 for the error </span>
<span id="ts_3996" class="t s4_3996">numbers. </span>
<span id="tt_3996" class="t s3_3996">27.2 </span><span id="tu_3996" class="t s3_3996">CHECKS ON VMX CONTROLS AND HOST-STATE AREA </span>
<span id="tv_3996" class="t s4_3996">If the checks in Section 27.1 do not cause VM entry to fail, the control and host-state areas of the VMCS are </span>
<span id="tw_3996" class="t s4_3996">checked to ensure that they are proper for supporting VMX non-root operation, that the VMCS is correctly config- </span>
<span id="tx_3996" class="t s4_3996">ured to support the next VM exit, and that, after the next VM exit, the processor’s state is consistent with the Intel </span>
<span id="ty_3996" class="t s4_3996">64 and IA-32 architectures. </span>
<span id="tz_3996" class="t s4_3996">VM entry fails if any of these checks fail. When such failures occur, control is passed to the next instruction, </span>
<span id="t10_3996" class="t s4_3996">RFLAGS.ZF is set to 1 to indicate the failure, and the VM-instruction error field is loaded with an error number that </span>
<span id="t11_3996" class="t s4_3996">indicates whether the failure was due to the controls or the host-state area (see Chapter 31). </span>
<span id="t12_3996" class="t s4_3996">These checks may be performed in any order. Thus, an indication by error number of one cause (for example, host </span>
<span id="t13_3996" class="t s4_3996">state) does not imply that there are not also other errors. Different processors may thus give different error </span>
<span id="t14_3996" class="t s4_3996">numbers for the same VMCS. Some checks prevent establishment of settings (or combinations of settings) that are </span>
<span id="t15_3996" class="t s4_3996">currently reserved. Future processors may allow such settings (or combinations) and may not perform the corre- </span>
<span id="t16_3996" class="t s4_3996">sponding checks. The correctness of software should not rely on VM-entry failures resulting from the checks docu- </span>
<span id="t17_3996" class="t s4_3996">mented in this section. </span>
<span id="t18_3996" class="t s4_3996">The checks on the controls and the host-state area are presented in Section 27.2.1 through Section 27.2.4. These </span>
<span id="t19_3996" class="t s4_3996">sections reference VMCS fields that correspond to processor state. Unless otherwise stated, these references are to </span>
<span id="t1a_3996" class="t s4_3996">fields in the host-state area. </span>
<span id="t1b_3996" class="t s5_3996">27.2.1 </span><span id="t1c_3996" class="t s5_3996">Checks on VMX Controls </span>
<span id="t1d_3996" class="t s4_3996">This section identifies VM-entry checks on the VMX control fields. </span>
<span id="t1e_3996" class="t s6_3996">27.2.1.1 </span><span id="t1f_3996" class="t s6_3996">VM-Execution Control Fields </span>
<span id="t1g_3996" class="t s4_3996">VM entries perform the following checks on the VM-execution control fields: </span>
<span id="t1h_3996" class="t s7_3996">1 </span>
<span id="t1i_3996" class="t s8_3996">• </span><span id="t1j_3996" class="t s4_3996">Reserved bits in the pin-based VM-execution controls must be set properly. Software may consult the VMX </span>
<span id="t1k_3996" class="t s4_3996">capability MSRs to determine the proper settings (see Appendix A.3.1). </span>
<span id="t1l_3996" class="t s9_3996">1. </span><span id="t1m_3996" class="t s9_3996">If the “activate secondary controls” primary processor-based VM-execution control is 0, VM entry operates as if each secondary pro- </span>
<span id="t1n_3996" class="t s9_3996">cessor-based VM-execution control were 0. Similarly, if the “activate tertiary controls” primary processor-based VM-execution con- </span>
<span id="t1o_3996" class="t s9_3996">trol is 0, VM entry operates as if each tertiary processor-based VM-execution control were 0. See Section 25.6.2. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
