<stg><name>fft_stage.5_Pipeline_SKIP_X_SKIP_Y</name>


<trans_list>

<trans id="410" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="k2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %m2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %j1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %m1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X_1_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X_1_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X_0_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X_0_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %I, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:11 %trunc_ln10_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %trunc_ln10

]]></Node>
<StgValue><ssdm name="trunc_ln10_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:12 %bound_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %bound

]]></Node>
<StgValue><ssdm name="bound_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i14 0, i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i32 0, i32 %m1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i32 0, i32 %j1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i32 0, i32 %m2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i32 0, i32 %j2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:18 %store_ln0 = store i7 0, i7 %k2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:19 %br_ln0 = br void %for.body26

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body26:0 %k2_2 = load i7 %k2

]]></Node>
<StgValue><ssdm name="k2_2"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body26:1 %j1_1 = load i32 %j1

]]></Node>
<StgValue><ssdm name="j1_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body26:2 %m1_1 = load i32 %m1

]]></Node>
<StgValue><ssdm name="m1_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.body26:3 %indvar_flatten_load = load i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="32">
<![CDATA[
for.body26:4 %trunc_ln1027 = trunc i32 %m1_1

]]></Node>
<StgValue><ssdm name="trunc_ln1027"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="32">
<![CDATA[
for.body26:5 %trunc_ln1027_3 = trunc i32 %j1_1

]]></Node>
<StgValue><ssdm name="trunc_ln1027_3"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="32">
<![CDATA[
for.body26:6 %empty = trunc i32 %m1_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="32">
<![CDATA[
for.body26:7 %empty_73 = trunc i32 %j1_1

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body26:8 %add40 = add i6 %trunc_ln1027_3, i6 %trunc_ln1027

]]></Node>
<StgValue><ssdm name="add40"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body26:9 %empty_74 = xor i1 %empty_73, i1 %empty

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body26:10 %icmp_ln1027 = icmp_eq  i14 %indvar_flatten_load, i14 %bound_read

]]></Node>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body26:11 %add_ln1027 = add i14 %indvar_flatten_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln1027"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body26:12 %br_ln1027 = br i1 %icmp_ln1027, void %for.end_ifconv, void %if.end199.loopexit225.exitStub

]]></Node>
<StgValue><ssdm name="br_ln1027"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end_ifconv:0 %j2_load = load i32 %j2

]]></Node>
<StgValue><ssdm name="j2_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end_ifconv:2 %icmp_ln50 = icmp_ult  i32 %j1_1, i32 31

]]></Node>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end_ifconv:3 %j1_5 = add i32 %j1_1, i32 1

]]></Node>
<StgValue><ssdm name="j1_5"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end_ifconv:4 %icmp_ln54 = icmp_eq  i32 %j1_1, i32 31

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end_ifconv:5 %add_ln57 = add i32 %m1_1, i32 64

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end_ifconv:6 %j1_6 = select i1 %icmp_ln54, i32 0, i32 %j1_1

]]></Node>
<StgValue><ssdm name="j1_6"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end_ifconv:7 %m1_4 = select i1 %icmp_ln54, i32 %add_ln57, i32 %m1_1

]]></Node>
<StgValue><ssdm name="m1_4"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end_ifconv:8 %j1_7 = select i1 %icmp_ln50, i32 %j1_5, i32 %j1_6

]]></Node>
<StgValue><ssdm name="j1_7"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end_ifconv:9 %m1_5 = select i1 %icmp_ln50, i32 %m1_1, i32 %m1_4

]]></Node>
<StgValue><ssdm name="m1_5"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.end_ifconv:12 %icmp_ln1027_6 = icmp_eq  i7 %k2_2, i7 %trunc_ln10_read

]]></Node>
<StgValue><ssdm name="icmp_ln1027_6"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end_ifconv:14 %select_ln1027_2 = select i1 %icmp_ln1027_6, i32 0, i32 %j2_load

]]></Node>
<StgValue><ssdm name="select_ln1027_2"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end_ifconv:15 %select_ln1027_3 = select i1 %icmp_ln1027_6, i32 %j1_7, i32 %j1_1

]]></Node>
<StgValue><ssdm name="select_ln1027_3"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="32">
<![CDATA[
for.end_ifconv:16 %trunc_ln1027_4 = trunc i32 %select_ln1027_3

]]></Node>
<StgValue><ssdm name="trunc_ln1027_4"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="32">
<![CDATA[
for.end_ifconv:17 %trunc_ln1027_5 = trunc i32 %m1_5

]]></Node>
<StgValue><ssdm name="trunc_ln1027_5"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="32">
<![CDATA[
for.end_ifconv:18 %trunc_ln1027_6 = trunc i32 %j1_7

]]></Node>
<StgValue><ssdm name="trunc_ln1027_6"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32">
<![CDATA[
for.end_ifconv:19 %empty_75 = trunc i32 %m1_5

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="32">
<![CDATA[
for.end_ifconv:20 %empty_76 = trunc i32 %j1_7

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.end_ifconv:21 %add40_mid1 = add i6 %trunc_ln1027_6, i6 %trunc_ln1027_5

]]></Node>
<StgValue><ssdm name="add40_mid1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end_ifconv:33 %p_mid16 = xor i1 %empty_76, i1 %empty_75

]]></Node>
<StgValue><ssdm name="p_mid16"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end_ifconv:34 %select_ln1027_5 = select i1 %icmp_ln1027_6, i1 %p_mid16, i1 %empty_74

]]></Node>
<StgValue><ssdm name="select_ln1027_5"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end_ifconv:37 %select_ln1027_6 = select i1 %icmp_ln1027_6, i32 %m1_5, i32 %m1_1

]]></Node>
<StgValue><ssdm name="select_ln1027_6"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="32">
<![CDATA[
for.end_ifconv:39 %trunc_ln1027_8 = trunc i32 %select_ln1027_2

]]></Node>
<StgValue><ssdm name="trunc_ln1027_8"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="32">
<![CDATA[
for.end_ifconv:40 %trunc_ln1027_9 = trunc i32 %select_ln1027_2

]]></Node>
<StgValue><ssdm name="trunc_ln1027_9"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="32">
<![CDATA[
for.end_ifconv:43 %zext_ln27 = zext i32 %select_ln1027_2

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:44 %w_9_addr_1 = getelementptr i16 %w_9, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="w_9_addr_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:45 %w_14_addr_1 = getelementptr i16 %w_14, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="w_14_addr_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="5">
<![CDATA[
for.end_ifconv:46 %w2_M_real = load i5 %w_9_addr_1

]]></Node>
<StgValue><ssdm name="w2_M_real"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="5">
<![CDATA[
for.end_ifconv:47 %w2_M_imag = load i5 %w_14_addr_1

]]></Node>
<StgValue><ssdm name="w2_M_imag"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="32">
<![CDATA[
for.end_ifconv:55 %trunc_ln29_1 = trunc i32 %select_ln1027_2

]]></Node>
<StgValue><ssdm name="trunc_ln29_1"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="11" op_0_bw="32">
<![CDATA[
for.end_ifconv:57 %trunc_ln29_3 = trunc i32 %select_ln1027_2

]]></Node>
<StgValue><ssdm name="trunc_ln29_3"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end_ifconv:167 %br_ln36 = br i1 %select_ln1027_5, void %arrayidx9017.02269.case.0, void %arrayidx9017.02269.case.1

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="select_ln1027_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11920.123316.exit106:0 %br_ln39 = br void %arrayidx11920.123316.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="select_ln1027_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11920.123316.exit110:0 %br_ln39 = br void %arrayidx11920.123316.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayidx11920.123316.exit_ifconv:8 %add_ln22 = add i7 %k2_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln22"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
arrayidx11920.123316.exit_ifconv:9 %k2_3 = select i1 %icmp_ln1027_6, i7 1, i7 %add_ln22

]]></Node>
<StgValue><ssdm name="k2_3"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx11920.123316.exit_ifconv:10 %store_ln22 = store i14 %add_ln1027, i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx11920.123316.exit_ifconv:11 %store_ln22 = store i32 %select_ln1027_6, i32 %m1

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx11920.123316.exit_ifconv:12 %store_ln22 = store i32 %select_ln1027_3, i32 %j1

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx11920.123316.exit_ifconv:15 %store_ln22 = store i7 %k2_3, i7 %k2

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end_ifconv:1 %m2_load = load i32 %m2

]]></Node>
<StgValue><ssdm name="m2_load"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end_ifconv:13 %select_ln1027 = select i1 %icmp_ln1027_6, i32 0, i32 %m2_load

]]></Node>
<StgValue><ssdm name="select_ln1027"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.end_ifconv:22 %select_ln1027_4 = select i1 %icmp_ln1027_6, i6 %add40_mid1, i6 %add40

]]></Node>
<StgValue><ssdm name="select_ln1027_4"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="32">
<![CDATA[
for.end_ifconv:26 %zext_ln1027 = zext i32 %select_ln1027_3

]]></Node>
<StgValue><ssdm name="zext_ln1027"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:27 %w_9_addr = getelementptr i16 %w_9, i64 0, i64 %zext_ln1027

]]></Node>
<StgValue><ssdm name="w_9_addr"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="5">
<![CDATA[
for.end_ifconv:28 %w_9_load = load i5 %w_9_addr

]]></Node>
<StgValue><ssdm name="w_9_load"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:29 %w_14_addr = getelementptr i16 %w_14, i64 0, i64 %zext_ln1027

]]></Node>
<StgValue><ssdm name="w_14_addr"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="5">
<![CDATA[
for.end_ifconv:30 %w_14_load = load i5 %w_14_addr

]]></Node>
<StgValue><ssdm name="w_14_load"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end_ifconv:31 %p_cast_mid2_v = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %select_ln1027_4, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="p_cast_mid2_v"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="32">
<![CDATA[
for.end_ifconv:38 %trunc_ln1027_7 = trunc i32 %select_ln1027

]]></Node>
<StgValue><ssdm name="trunc_ln1027_7"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="5">
<![CDATA[
for.end_ifconv:46 %w2_M_real = load i5 %w_9_addr_1

]]></Node>
<StgValue><ssdm name="w2_M_real"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="5">
<![CDATA[
for.end_ifconv:47 %w2_M_imag = load i5 %w_14_addr_1

]]></Node>
<StgValue><ssdm name="w2_M_imag"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end_ifconv:48 %add_ln28 = add i5 %trunc_ln1027_9, i5 %trunc_ln1027_4

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="32">
<![CDATA[
for.end_ifconv:54 %trunc_ln29 = trunc i32 %select_ln1027

]]></Node>
<StgValue><ssdm name="trunc_ln29"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="32">
<![CDATA[
for.end_ifconv:56 %trunc_ln29_2 = trunc i32 %select_ln1027

]]></Node>
<StgValue><ssdm name="trunc_ln29_2"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end_ifconv:58 %add_ln29 = add i12 %trunc_ln1027_8, i12 %trunc_ln1027_7

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.end_ifconv:59 %add_ln29_1 = add i11 %trunc_ln29_3, i11 %trunc_ln29_2

]]></Node>
<StgValue><ssdm name="add_ln29_1"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end_ifconv:77 %add_ln30 = add i12 %add_ln29, i12 32

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.end_ifconv:78 %add_ln30_1 = add i11 %add_ln29_1, i11 32

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end_ifconv:122 %lshr_ln = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln29_1, i32 1, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end_ifconv:135 %xor_ln36 = xor i1 %trunc_ln29_1, i1 %trunc_ln29

]]></Node>
<StgValue><ssdm name="xor_ln36"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end_ifconv:138 %lshr_ln1 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln30_1, i32 1, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="select_ln1027_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9017.02269.case.0:0 %br_ln36 = br i1 %xor_ln36, void %arrayidx11920.123316.case.0107, void %arrayidx11920.123316.case.1108

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="select_ln1027_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9017.02269.case.1:0 %br_ln36 = br i1 %xor_ln36, void %arrayidx11920.123316.case.0111, void %arrayidx11920.123316.case.1112

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx11920.123316.exit_ifconv:0 %icmp_ln40 = icmp_ult  i32 %select_ln1027_2, i32 31

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx11920.123316.exit_ifconv:1 %j2_1 = add i32 %select_ln1027_2, i32 1

]]></Node>
<StgValue><ssdm name="j2_1"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx11920.123316.exit_ifconv:2 %icmp_ln44 = icmp_eq  i32 %select_ln1027_2, i32 31

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx11920.123316.exit_ifconv:3 %add_ln47 = add i32 %select_ln1027, i32 64

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayidx11920.123316.exit_ifconv:4 %j2_2 = select i1 %icmp_ln44, i32 0, i32 %select_ln1027_2

]]></Node>
<StgValue><ssdm name="j2_2"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayidx11920.123316.exit_ifconv:5 %m2_1 = select i1 %icmp_ln44, i32 %add_ln47, i32 %select_ln1027

]]></Node>
<StgValue><ssdm name="m2_1"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayidx11920.123316.exit_ifconv:6 %j2_3 = select i1 %icmp_ln40, i32 %j2_1, i32 %j2_2

]]></Node>
<StgValue><ssdm name="j2_3"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayidx11920.123316.exit_ifconv:7 %m2_2 = select i1 %icmp_ln40, i32 %select_ln1027, i32 %m2_1

]]></Node>
<StgValue><ssdm name="m2_2"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx11920.123316.exit_ifconv:13 %store_ln22 = store i32 %m2_2, i32 %m2

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx11920.123316.exit_ifconv:14 %store_ln22 = store i32 %j2_3, i32 %j2

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11920.123316.exit_ifconv:16 %br_ln22 = br void %for.body26

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="140" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.end_ifconv:23 %xor_ln1027 = xor i6 %select_ln1027_4, i6 32

]]></Node>
<StgValue><ssdm name="xor_ln1027"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.end_ifconv:24 %tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %xor_ln1027, i6 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.end_ifconv:25 %tmp_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %select_ln1027_4, i6 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="5">
<![CDATA[
for.end_ifconv:28 %w_9_load = load i5 %w_9_addr

]]></Node>
<StgValue><ssdm name="w_9_load"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="5">
<![CDATA[
for.end_ifconv:30 %w_14_load = load i5 %w_14_addr

]]></Node>
<StgValue><ssdm name="w_14_load"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end_ifconv:35 %p_cast30_mid2_v = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %xor_ln1027, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="p_cast30_mid2_v"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="5">
<![CDATA[
for.end_ifconv:49 %zext_ln28 = zext i5 %add_ln28

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:50 %w_9_addr_2 = getelementptr i16 %w_9, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="w_9_addr_2"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:51 %w_14_addr_2 = getelementptr i16 %w_14, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="w_14_addr_2"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="5">
<![CDATA[
for.end_ifconv:52 %w12_M_real = load i5 %w_9_addr_2

]]></Node>
<StgValue><ssdm name="w12_M_real"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="5">
<![CDATA[
for.end_ifconv:53 %w12_M_imag = load i5 %w_14_addr_2

]]></Node>
<StgValue><ssdm name="w12_M_imag"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end_ifconv:60 %add_ln388 = add i12 %tmp_s, i12 %add_ln29

]]></Node>
<StgValue><ssdm name="add_ln388"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="12">
<![CDATA[
for.end_ifconv:61 %zext_ln388 = zext i12 %add_ln388

]]></Node>
<StgValue><ssdm name="zext_ln388"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:62 %I_addr = getelementptr i32 %I, i64 0, i64 %zext_ln388

]]></Node>
<StgValue><ssdm name="I_addr"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end_ifconv:63 %add_ln328 = add i12 %tmp_8, i12 %add_ln29

]]></Node>
<StgValue><ssdm name="add_ln328"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="12">
<![CDATA[
for.end_ifconv:66 %I_load = load i12 %I_addr

]]></Node>
<StgValue><ssdm name="I_load"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end_ifconv:79 %add_ln388_1 = add i12 %tmp_8, i12 %add_ln30

]]></Node>
<StgValue><ssdm name="add_ln388_1"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="12">
<![CDATA[
for.end_ifconv:80 %zext_ln388_5 = zext i12 %add_ln388_1

]]></Node>
<StgValue><ssdm name="zext_ln388_5"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:81 %I_addr_1 = getelementptr i32 %I, i64 0, i64 %zext_ln388_5

]]></Node>
<StgValue><ssdm name="I_addr_1"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end_ifconv:82 %add_ln388_2 = add i12 %tmp_s, i12 %add_ln30

]]></Node>
<StgValue><ssdm name="add_ln388_2"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="12">
<![CDATA[
for.end_ifconv:85 %I_load_1 = load i12 %I_addr_1

]]></Node>
<StgValue><ssdm name="I_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="161" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="5">
<![CDATA[
for.end_ifconv:52 %w12_M_real = load i5 %w_9_addr_2

]]></Node>
<StgValue><ssdm name="w12_M_real"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="5">
<![CDATA[
for.end_ifconv:53 %w12_M_imag = load i5 %w_14_addr_2

]]></Node>
<StgValue><ssdm name="w12_M_imag"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="12">
<![CDATA[
for.end_ifconv:66 %I_load = load i12 %I_addr

]]></Node>
<StgValue><ssdm name="I_load"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="32">
<![CDATA[
for.end_ifconv:67 %trunc_ln388 = trunc i32 %I_load

]]></Node>
<StgValue><ssdm name="trunc_ln388"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end_ifconv:69 %trunc_ln388_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_load, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln388_1"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="12">
<![CDATA[
for.end_ifconv:83 %zext_ln388_6 = zext i12 %add_ln388_2

]]></Node>
<StgValue><ssdm name="zext_ln388_6"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:84 %I_addr_2 = getelementptr i32 %I, i64 0, i64 %zext_ln388_6

]]></Node>
<StgValue><ssdm name="I_addr_2"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="12">
<![CDATA[
for.end_ifconv:85 %I_load_1 = load i12 %I_addr_1

]]></Node>
<StgValue><ssdm name="I_load_1"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="32">
<![CDATA[
for.end_ifconv:86 %trunc_ln388_6 = trunc i32 %I_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln388_6"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16">
<![CDATA[
for.end_ifconv:87 %p_r_M_real_21 = bitcast i16 %trunc_ln388_6

]]></Node>
<StgValue><ssdm name="p_r_M_real_21"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end_ifconv:88 %trunc_ln388_3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_load_1, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln388_3"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16">
<![CDATA[
for.end_ifconv:89 %p_r_M_imag_23 = bitcast i16 %trunc_ln388_3

]]></Node>
<StgValue><ssdm name="p_r_M_imag_23"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="12">
<![CDATA[
for.end_ifconv:96 %I_load_2 = load i12 %I_addr_2

]]></Node>
<StgValue><ssdm name="I_load_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16">
<![CDATA[
for.end_ifconv:68 %p_r_M_real = bitcast i16 %trunc_ln388

]]></Node>
<StgValue><ssdm name="p_r_M_real"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16">
<![CDATA[
for.end_ifconv:70 %p_r_M_imag = bitcast i16 %trunc_ln388_1

]]></Node>
<StgValue><ssdm name="p_r_M_imag"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="4" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:71 %mul_i_i = hmul i16 %p_r_M_real, i16 %w_9_load

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="4" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:72 %mul3_i_i = hmul i16 %p_r_M_imag, i16 %w_14_load

]]></Node>
<StgValue><ssdm name="mul3_i_i"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="4" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:74 %mul6_i_i = hmul i16 %p_r_M_real, i16 %w_14_load

]]></Node>
<StgValue><ssdm name="mul6_i_i"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="12">
<![CDATA[
for.end_ifconv:96 %I_load_2 = load i12 %I_addr_2

]]></Node>
<StgValue><ssdm name="I_load_2"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="32">
<![CDATA[
for.end_ifconv:97 %trunc_ln388_7 = trunc i32 %I_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln388_7"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16">
<![CDATA[
for.end_ifconv:98 %p_r_M_real_23 = bitcast i16 %trunc_ln388_7

]]></Node>
<StgValue><ssdm name="p_r_M_real_23"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end_ifconv:99 %trunc_ln388_5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_load_2, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln388_5"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16">
<![CDATA[
for.end_ifconv:100 %p_r_M_imag_25 = bitcast i16 %trunc_ln388_5

]]></Node>
<StgValue><ssdm name="p_r_M_imag_25"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="184" st_id="7" stage="3" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:71 %mul_i_i = hmul i16 %p_r_M_real, i16 %w_9_load

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="3" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:72 %mul3_i_i = hmul i16 %p_r_M_imag, i16 %w_14_load

]]></Node>
<StgValue><ssdm name="mul3_i_i"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="3" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:74 %mul6_i_i = hmul i16 %p_r_M_real, i16 %w_14_load

]]></Node>
<StgValue><ssdm name="mul6_i_i"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="4" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:75 %mul9_i_i = hmul i16 %p_r_M_imag, i16 %w_9_load

]]></Node>
<StgValue><ssdm name="mul9_i_i"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="4" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:90 %mul_i_i1 = hmul i16 %p_r_M_real_21, i16 %w2_M_real

]]></Node>
<StgValue><ssdm name="mul_i_i1"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="4" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:91 %mul3_i_i1 = hmul i16 %p_r_M_imag_23, i16 %w2_M_imag

]]></Node>
<StgValue><ssdm name="mul3_i_i1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="190" st_id="8" stage="2" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:71 %mul_i_i = hmul i16 %p_r_M_real, i16 %w_9_load

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="2" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:72 %mul3_i_i = hmul i16 %p_r_M_imag, i16 %w_14_load

]]></Node>
<StgValue><ssdm name="mul3_i_i"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="2" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:74 %mul6_i_i = hmul i16 %p_r_M_real, i16 %w_14_load

]]></Node>
<StgValue><ssdm name="mul6_i_i"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="3" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:75 %mul9_i_i = hmul i16 %p_r_M_imag, i16 %w_9_load

]]></Node>
<StgValue><ssdm name="mul9_i_i"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="3" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:90 %mul_i_i1 = hmul i16 %p_r_M_real_21, i16 %w2_M_real

]]></Node>
<StgValue><ssdm name="mul_i_i1"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="3" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:91 %mul3_i_i1 = hmul i16 %p_r_M_imag_23, i16 %w2_M_imag

]]></Node>
<StgValue><ssdm name="mul3_i_i1"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="4" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:93 %mul6_i_i1 = hmul i16 %p_r_M_real_21, i16 %w2_M_imag

]]></Node>
<StgValue><ssdm name="mul6_i_i1"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="4" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:94 %mul9_i_i1 = hmul i16 %p_r_M_imag_23, i16 %w2_M_real

]]></Node>
<StgValue><ssdm name="mul9_i_i1"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="4" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:101 %mul_i_i2 = hmul i16 %p_r_M_real_23, i16 %w12_M_real

]]></Node>
<StgValue><ssdm name="mul_i_i2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="199" st_id="9" stage="1" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:71 %mul_i_i = hmul i16 %p_r_M_real, i16 %w_9_load

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:72 %mul3_i_i = hmul i16 %p_r_M_imag, i16 %w_14_load

]]></Node>
<StgValue><ssdm name="mul3_i_i"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:74 %mul6_i_i = hmul i16 %p_r_M_real, i16 %w_14_load

]]></Node>
<StgValue><ssdm name="mul6_i_i"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="2" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:75 %mul9_i_i = hmul i16 %p_r_M_imag, i16 %w_9_load

]]></Node>
<StgValue><ssdm name="mul9_i_i"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="2" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:90 %mul_i_i1 = hmul i16 %p_r_M_real_21, i16 %w2_M_real

]]></Node>
<StgValue><ssdm name="mul_i_i1"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="2" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:91 %mul3_i_i1 = hmul i16 %p_r_M_imag_23, i16 %w2_M_imag

]]></Node>
<StgValue><ssdm name="mul3_i_i1"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="3" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:93 %mul6_i_i1 = hmul i16 %p_r_M_real_21, i16 %w2_M_imag

]]></Node>
<StgValue><ssdm name="mul6_i_i1"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="3" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:94 %mul9_i_i1 = hmul i16 %p_r_M_imag_23, i16 %w2_M_real

]]></Node>
<StgValue><ssdm name="mul9_i_i1"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="3" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:101 %mul_i_i2 = hmul i16 %p_r_M_real_23, i16 %w12_M_real

]]></Node>
<StgValue><ssdm name="mul_i_i2"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="4" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:102 %mul3_i_i2 = hmul i16 %p_r_M_imag_25, i16 %w12_M_imag

]]></Node>
<StgValue><ssdm name="mul3_i_i2"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="4" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:104 %mul6_i_i2 = hmul i16 %p_r_M_real_23, i16 %w12_M_imag

]]></Node>
<StgValue><ssdm name="mul6_i_i2"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="4" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:105 %mul9_i_i2 = hmul i16 %p_r_M_imag_25, i16 %w12_M_real

]]></Node>
<StgValue><ssdm name="mul9_i_i2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="211" st_id="10" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:73 %p_r = hsub i16 %mul_i_i, i16 %mul3_i_i

]]></Node>
<StgValue><ssdm name="p_r"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:75 %mul9_i_i = hmul i16 %p_r_M_imag, i16 %w_9_load

]]></Node>
<StgValue><ssdm name="mul9_i_i"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:90 %mul_i_i1 = hmul i16 %p_r_M_real_21, i16 %w2_M_real

]]></Node>
<StgValue><ssdm name="mul_i_i1"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:91 %mul3_i_i1 = hmul i16 %p_r_M_imag_23, i16 %w2_M_imag

]]></Node>
<StgValue><ssdm name="mul3_i_i1"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="2" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:93 %mul6_i_i1 = hmul i16 %p_r_M_real_21, i16 %w2_M_imag

]]></Node>
<StgValue><ssdm name="mul6_i_i1"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="2" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:94 %mul9_i_i1 = hmul i16 %p_r_M_imag_23, i16 %w2_M_real

]]></Node>
<StgValue><ssdm name="mul9_i_i1"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="2" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:101 %mul_i_i2 = hmul i16 %p_r_M_real_23, i16 %w12_M_real

]]></Node>
<StgValue><ssdm name="mul_i_i2"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="3" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:102 %mul3_i_i2 = hmul i16 %p_r_M_imag_25, i16 %w12_M_imag

]]></Node>
<StgValue><ssdm name="mul3_i_i2"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="3" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:104 %mul6_i_i2 = hmul i16 %p_r_M_real_23, i16 %w12_M_imag

]]></Node>
<StgValue><ssdm name="mul6_i_i2"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="3" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:105 %mul9_i_i2 = hmul i16 %p_r_M_imag_25, i16 %w12_M_real

]]></Node>
<StgValue><ssdm name="mul9_i_i2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="12">
<![CDATA[
for.end_ifconv:64 %zext_ln328 = zext i12 %add_ln328

]]></Node>
<StgValue><ssdm name="zext_ln328"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:65 %I_addr_3 = getelementptr i32 %I, i64 0, i64 %zext_ln328

]]></Node>
<StgValue><ssdm name="I_addr_3"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:73 %p_r = hsub i16 %mul_i_i, i16 %mul3_i_i

]]></Node>
<StgValue><ssdm name="p_r"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:76 %p_r_M_imag_29 = hadd i16 %mul6_i_i, i16 %mul9_i_i

]]></Node>
<StgValue><ssdm name="p_r_M_imag_29"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:92 %p_r_3 = hsub i16 %mul_i_i1, i16 %mul3_i_i1

]]></Node>
<StgValue><ssdm name="p_r_3"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:93 %mul6_i_i1 = hmul i16 %p_r_M_real_21, i16 %w2_M_imag

]]></Node>
<StgValue><ssdm name="mul6_i_i1"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:94 %mul9_i_i1 = hmul i16 %p_r_M_imag_23, i16 %w2_M_real

]]></Node>
<StgValue><ssdm name="mul9_i_i1"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:101 %mul_i_i2 = hmul i16 %p_r_M_real_23, i16 %w12_M_real

]]></Node>
<StgValue><ssdm name="mul_i_i2"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="2" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:102 %mul3_i_i2 = hmul i16 %p_r_M_imag_25, i16 %w12_M_imag

]]></Node>
<StgValue><ssdm name="mul3_i_i2"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="2" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:104 %mul6_i_i2 = hmul i16 %p_r_M_real_23, i16 %w12_M_imag

]]></Node>
<StgValue><ssdm name="mul6_i_i2"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="2" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:105 %mul9_i_i2 = hmul i16 %p_r_M_imag_25, i16 %w12_M_real

]]></Node>
<StgValue><ssdm name="mul9_i_i2"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="12">
<![CDATA[
for.end_ifconv:107 %I_load_3 = load i12 %I_addr_3

]]></Node>
<StgValue><ssdm name="I_load_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="233" st_id="12" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:73 %p_r = hsub i16 %mul_i_i, i16 %mul3_i_i

]]></Node>
<StgValue><ssdm name="p_r"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:76 %p_r_M_imag_29 = hadd i16 %mul6_i_i, i16 %mul9_i_i

]]></Node>
<StgValue><ssdm name="p_r_M_imag_29"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:92 %p_r_3 = hsub i16 %mul_i_i1, i16 %mul3_i_i1

]]></Node>
<StgValue><ssdm name="p_r_3"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:95 %p_r_M_imag_37 = hadd i16 %mul6_i_i1, i16 %mul9_i_i1

]]></Node>
<StgValue><ssdm name="p_r_M_imag_37"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:102 %mul3_i_i2 = hmul i16 %p_r_M_imag_25, i16 %w12_M_imag

]]></Node>
<StgValue><ssdm name="mul3_i_i2"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:104 %mul6_i_i2 = hmul i16 %p_r_M_real_23, i16 %w12_M_imag

]]></Node>
<StgValue><ssdm name="mul6_i_i2"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="4">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:105 %mul9_i_i2 = hmul i16 %p_r_M_imag_25, i16 %w12_M_real

]]></Node>
<StgValue><ssdm name="mul9_i_i2"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="12">
<![CDATA[
for.end_ifconv:107 %I_load_3 = load i12 %I_addr_3

]]></Node>
<StgValue><ssdm name="I_load_3"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="32">
<![CDATA[
for.end_ifconv:108 %trunc_ln328 = trunc i32 %I_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln328"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16">
<![CDATA[
for.end_ifconv:109 %p_r_M_real_25 = bitcast i16 %trunc_ln328

]]></Node>
<StgValue><ssdm name="p_r_M_real_25"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end_ifconv:110 %trunc_ln328_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_load_3, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln328_1"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16">
<![CDATA[
for.end_ifconv:111 %p_r_M_imag_27 = bitcast i16 %trunc_ln328_1

]]></Node>
<StgValue><ssdm name="p_r_M_imag_27"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="245" st_id="13" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:73 %p_r = hsub i16 %mul_i_i, i16 %mul3_i_i

]]></Node>
<StgValue><ssdm name="p_r"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:76 %p_r_M_imag_29 = hadd i16 %mul6_i_i, i16 %mul9_i_i

]]></Node>
<StgValue><ssdm name="p_r_M_imag_29"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:92 %p_r_3 = hsub i16 %mul_i_i1, i16 %mul3_i_i1

]]></Node>
<StgValue><ssdm name="p_r_3"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:95 %p_r_M_imag_37 = hadd i16 %mul6_i_i1, i16 %mul9_i_i1

]]></Node>
<StgValue><ssdm name="p_r_M_imag_37"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:103 %p_r_4 = hsub i16 %mul_i_i2, i16 %mul3_i_i2

]]></Node>
<StgValue><ssdm name="p_r_4"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:106 %p_r_M_imag_38 = hadd i16 %mul6_i_i2, i16 %mul9_i_i2

]]></Node>
<StgValue><ssdm name="p_r_M_imag_38"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="251" st_id="14" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:73 %p_r = hsub i16 %mul_i_i, i16 %mul3_i_i

]]></Node>
<StgValue><ssdm name="p_r"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:76 %p_r_M_imag_29 = hadd i16 %mul6_i_i, i16 %mul9_i_i

]]></Node>
<StgValue><ssdm name="p_r_M_imag_29"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:92 %p_r_3 = hsub i16 %mul_i_i1, i16 %mul3_i_i1

]]></Node>
<StgValue><ssdm name="p_r_3"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:95 %p_r_M_imag_37 = hadd i16 %mul6_i_i1, i16 %mul9_i_i1

]]></Node>
<StgValue><ssdm name="p_r_M_imag_37"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:103 %p_r_4 = hsub i16 %mul_i_i2, i16 %mul3_i_i2

]]></Node>
<StgValue><ssdm name="p_r_4"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:106 %p_r_M_imag_38 = hadd i16 %mul6_i_i2, i16 %mul9_i_i2

]]></Node>
<StgValue><ssdm name="p_r_M_imag_38"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="257" st_id="15" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:76 %p_r_M_imag_29 = hadd i16 %mul6_i_i, i16 %mul9_i_i

]]></Node>
<StgValue><ssdm name="p_r_M_imag_29"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:92 %p_r_3 = hsub i16 %mul_i_i1, i16 %mul3_i_i1

]]></Node>
<StgValue><ssdm name="p_r_3"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:95 %p_r_M_imag_37 = hadd i16 %mul6_i_i1, i16 %mul9_i_i1

]]></Node>
<StgValue><ssdm name="p_r_M_imag_37"/></StgValue>
</operation>

<operation id="260" st_id="15" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:103 %p_r_4 = hsub i16 %mul_i_i2, i16 %mul3_i_i2

]]></Node>
<StgValue><ssdm name="p_r_4"/></StgValue>
</operation>

<operation id="261" st_id="15" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:106 %p_r_M_imag_38 = hadd i16 %mul6_i_i2, i16 %mul9_i_i2

]]></Node>
<StgValue><ssdm name="p_r_M_imag_38"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="262" st_id="16" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:95 %p_r_M_imag_37 = hadd i16 %mul6_i_i1, i16 %mul9_i_i1

]]></Node>
<StgValue><ssdm name="p_r_M_imag_37"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:103 %p_r_4 = hsub i16 %mul_i_i2, i16 %mul3_i_i2

]]></Node>
<StgValue><ssdm name="p_r_4"/></StgValue>
</operation>

<operation id="264" st_id="16" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:106 %p_r_M_imag_38 = hadd i16 %mul6_i_i2, i16 %mul9_i_i2

]]></Node>
<StgValue><ssdm name="p_r_M_imag_38"/></StgValue>
</operation>

<operation id="265" st_id="16" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:112 %p_r_M_real_34 = hadd i16 %p_r_M_real_25, i16 %p_r_3

]]></Node>
<StgValue><ssdm name="p_r_M_real_34"/></StgValue>
</operation>

<operation id="266" st_id="16" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:116 %p_r_M_real_32 = hsub i16 %p_r_M_real_25, i16 %p_r_3

]]></Node>
<StgValue><ssdm name="p_r_M_real_32"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="267" st_id="17" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:103 %p_r_4 = hsub i16 %mul_i_i2, i16 %mul3_i_i2

]]></Node>
<StgValue><ssdm name="p_r_4"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:106 %p_r_M_imag_38 = hadd i16 %mul6_i_i2, i16 %mul9_i_i2

]]></Node>
<StgValue><ssdm name="p_r_M_imag_38"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:112 %p_r_M_real_34 = hadd i16 %p_r_M_real_25, i16 %p_r_3

]]></Node>
<StgValue><ssdm name="p_r_M_real_34"/></StgValue>
</operation>

<operation id="270" st_id="17" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:113 %p_r_M_imag_36 = hadd i16 %p_r_M_imag_27, i16 %p_r_M_imag_37

]]></Node>
<StgValue><ssdm name="p_r_M_imag_36"/></StgValue>
</operation>

<operation id="271" st_id="17" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:116 %p_r_M_real_32 = hsub i16 %p_r_M_real_25, i16 %p_r_3

]]></Node>
<StgValue><ssdm name="p_r_M_real_32"/></StgValue>
</operation>

<operation id="272" st_id="17" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:117 %p_r_M_imag_34 = hsub i16 %p_r_M_imag_27, i16 %p_r_M_imag_37

]]></Node>
<StgValue><ssdm name="p_r_M_imag_34"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="273" st_id="18" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:112 %p_r_M_real_34 = hadd i16 %p_r_M_real_25, i16 %p_r_3

]]></Node>
<StgValue><ssdm name="p_r_M_real_34"/></StgValue>
</operation>

<operation id="274" st_id="18" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:113 %p_r_M_imag_36 = hadd i16 %p_r_M_imag_27, i16 %p_r_M_imag_37

]]></Node>
<StgValue><ssdm name="p_r_M_imag_36"/></StgValue>
</operation>

<operation id="275" st_id="18" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:114 %p_r_M_real_35 = hadd i16 %p_r, i16 %p_r_4

]]></Node>
<StgValue><ssdm name="p_r_M_real_35"/></StgValue>
</operation>

<operation id="276" st_id="18" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:115 %p_r_M_imag_39 = hadd i16 %p_r_M_imag_29, i16 %p_r_M_imag_38

]]></Node>
<StgValue><ssdm name="p_r_M_imag_39"/></StgValue>
</operation>

<operation id="277" st_id="18" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:116 %p_r_M_real_32 = hsub i16 %p_r_M_real_25, i16 %p_r_3

]]></Node>
<StgValue><ssdm name="p_r_M_real_32"/></StgValue>
</operation>

<operation id="278" st_id="18" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:117 %p_r_M_imag_34 = hsub i16 %p_r_M_imag_27, i16 %p_r_M_imag_37

]]></Node>
<StgValue><ssdm name="p_r_M_imag_34"/></StgValue>
</operation>

<operation id="279" st_id="18" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:118 %p_r_M_real_36 = hsub i16 %p_r, i16 %p_r_4

]]></Node>
<StgValue><ssdm name="p_r_M_real_36"/></StgValue>
</operation>

<operation id="280" st_id="18" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:119 %p_r_M_imag_40 = hsub i16 %p_r_M_imag_29, i16 %p_r_M_imag_38

]]></Node>
<StgValue><ssdm name="p_r_M_imag_40"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="281" st_id="19" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:112 %p_r_M_real_34 = hadd i16 %p_r_M_real_25, i16 %p_r_3

]]></Node>
<StgValue><ssdm name="p_r_M_real_34"/></StgValue>
</operation>

<operation id="282" st_id="19" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:113 %p_r_M_imag_36 = hadd i16 %p_r_M_imag_27, i16 %p_r_M_imag_37

]]></Node>
<StgValue><ssdm name="p_r_M_imag_36"/></StgValue>
</operation>

<operation id="283" st_id="19" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:114 %p_r_M_real_35 = hadd i16 %p_r, i16 %p_r_4

]]></Node>
<StgValue><ssdm name="p_r_M_real_35"/></StgValue>
</operation>

<operation id="284" st_id="19" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:115 %p_r_M_imag_39 = hadd i16 %p_r_M_imag_29, i16 %p_r_M_imag_38

]]></Node>
<StgValue><ssdm name="p_r_M_imag_39"/></StgValue>
</operation>

<operation id="285" st_id="19" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:116 %p_r_M_real_32 = hsub i16 %p_r_M_real_25, i16 %p_r_3

]]></Node>
<StgValue><ssdm name="p_r_M_real_32"/></StgValue>
</operation>

<operation id="286" st_id="19" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:117 %p_r_M_imag_34 = hsub i16 %p_r_M_imag_27, i16 %p_r_M_imag_37

]]></Node>
<StgValue><ssdm name="p_r_M_imag_34"/></StgValue>
</operation>

<operation id="287" st_id="19" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:118 %p_r_M_real_36 = hsub i16 %p_r, i16 %p_r_4

]]></Node>
<StgValue><ssdm name="p_r_M_real_36"/></StgValue>
</operation>

<operation id="288" st_id="19" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:119 %p_r_M_imag_40 = hsub i16 %p_r_M_imag_29, i16 %p_r_M_imag_38

]]></Node>
<StgValue><ssdm name="p_r_M_imag_40"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="289" st_id="20" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:112 %p_r_M_real_34 = hadd i16 %p_r_M_real_25, i16 %p_r_3

]]></Node>
<StgValue><ssdm name="p_r_M_real_34"/></StgValue>
</operation>

<operation id="290" st_id="20" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:113 %p_r_M_imag_36 = hadd i16 %p_r_M_imag_27, i16 %p_r_M_imag_37

]]></Node>
<StgValue><ssdm name="p_r_M_imag_36"/></StgValue>
</operation>

<operation id="291" st_id="20" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:114 %p_r_M_real_35 = hadd i16 %p_r, i16 %p_r_4

]]></Node>
<StgValue><ssdm name="p_r_M_real_35"/></StgValue>
</operation>

<operation id="292" st_id="20" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:115 %p_r_M_imag_39 = hadd i16 %p_r_M_imag_29, i16 %p_r_M_imag_38

]]></Node>
<StgValue><ssdm name="p_r_M_imag_39"/></StgValue>
</operation>

<operation id="293" st_id="20" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:116 %p_r_M_real_32 = hsub i16 %p_r_M_real_25, i16 %p_r_3

]]></Node>
<StgValue><ssdm name="p_r_M_real_32"/></StgValue>
</operation>

<operation id="294" st_id="20" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:117 %p_r_M_imag_34 = hsub i16 %p_r_M_imag_27, i16 %p_r_M_imag_37

]]></Node>
<StgValue><ssdm name="p_r_M_imag_34"/></StgValue>
</operation>

<operation id="295" st_id="20" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:118 %p_r_M_real_36 = hsub i16 %p_r, i16 %p_r_4

]]></Node>
<StgValue><ssdm name="p_r_M_real_36"/></StgValue>
</operation>

<operation id="296" st_id="20" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:119 %p_r_M_imag_40 = hsub i16 %p_r_M_imag_29, i16 %p_r_M_imag_38

]]></Node>
<StgValue><ssdm name="p_r_M_imag_40"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="297" st_id="21" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:113 %p_r_M_imag_36 = hadd i16 %p_r_M_imag_27, i16 %p_r_M_imag_37

]]></Node>
<StgValue><ssdm name="p_r_M_imag_36"/></StgValue>
</operation>

<operation id="298" st_id="21" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:114 %p_r_M_real_35 = hadd i16 %p_r, i16 %p_r_4

]]></Node>
<StgValue><ssdm name="p_r_M_real_35"/></StgValue>
</operation>

<operation id="299" st_id="21" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:115 %p_r_M_imag_39 = hadd i16 %p_r_M_imag_29, i16 %p_r_M_imag_38

]]></Node>
<StgValue><ssdm name="p_r_M_imag_39"/></StgValue>
</operation>

<operation id="300" st_id="21" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:117 %p_r_M_imag_34 = hsub i16 %p_r_M_imag_27, i16 %p_r_M_imag_37

]]></Node>
<StgValue><ssdm name="p_r_M_imag_34"/></StgValue>
</operation>

<operation id="301" st_id="21" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:118 %p_r_M_real_36 = hsub i16 %p_r, i16 %p_r_4

]]></Node>
<StgValue><ssdm name="p_r_M_real_36"/></StgValue>
</operation>

<operation id="302" st_id="21" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:119 %p_r_M_imag_40 = hsub i16 %p_r_M_imag_29, i16 %p_r_M_imag_38

]]></Node>
<StgValue><ssdm name="p_r_M_imag_40"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="303" st_id="22" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:114 %p_r_M_real_35 = hadd i16 %p_r, i16 %p_r_4

]]></Node>
<StgValue><ssdm name="p_r_M_real_35"/></StgValue>
</operation>

<operation id="304" st_id="22" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:115 %p_r_M_imag_39 = hadd i16 %p_r_M_imag_29, i16 %p_r_M_imag_38

]]></Node>
<StgValue><ssdm name="p_r_M_imag_39"/></StgValue>
</operation>

<operation id="305" st_id="22" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:118 %p_r_M_real_36 = hsub i16 %p_r, i16 %p_r_4

]]></Node>
<StgValue><ssdm name="p_r_M_real_36"/></StgValue>
</operation>

<operation id="306" st_id="22" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:119 %p_r_M_imag_40 = hsub i16 %p_r_M_imag_29, i16 %p_r_M_imag_38

]]></Node>
<StgValue><ssdm name="p_r_M_imag_40"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="307" st_id="23" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:120 %p_r_M_real_31 = hadd i16 %p_r_M_real_34, i16 %p_r_M_real_35

]]></Node>
<StgValue><ssdm name="p_r_M_real_31"/></StgValue>
</operation>

<operation id="308" st_id="23" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:121 %p_r_M_imag_33 = hadd i16 %p_r_M_imag_36, i16 %p_r_M_imag_39

]]></Node>
<StgValue><ssdm name="p_r_M_imag_33"/></StgValue>
</operation>

<operation id="309" st_id="23" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:136 %p_r_M_real_33 = hadd i16 %p_r_M_real_32, i16 %p_r_M_real_36

]]></Node>
<StgValue><ssdm name="p_r_M_real_33"/></StgValue>
</operation>

<operation id="310" st_id="23" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:137 %p_r_M_imag_35 = hadd i16 %p_r_M_imag_34, i16 %p_r_M_imag_40

]]></Node>
<StgValue><ssdm name="p_r_M_imag_35"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="311" st_id="24" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:120 %p_r_M_real_31 = hadd i16 %p_r_M_real_34, i16 %p_r_M_real_35

]]></Node>
<StgValue><ssdm name="p_r_M_real_31"/></StgValue>
</operation>

<operation id="312" st_id="24" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:121 %p_r_M_imag_33 = hadd i16 %p_r_M_imag_36, i16 %p_r_M_imag_39

]]></Node>
<StgValue><ssdm name="p_r_M_imag_33"/></StgValue>
</operation>

<operation id="313" st_id="24" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:136 %p_r_M_real_33 = hadd i16 %p_r_M_real_32, i16 %p_r_M_real_36

]]></Node>
<StgValue><ssdm name="p_r_M_real_33"/></StgValue>
</operation>

<operation id="314" st_id="24" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:137 %p_r_M_imag_35 = hadd i16 %p_r_M_imag_34, i16 %p_r_M_imag_40

]]></Node>
<StgValue><ssdm name="p_r_M_imag_35"/></StgValue>
</operation>

<operation id="315" st_id="24" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:151 %p_r_M_real_1 = hsub i16 %p_r_M_real_34, i16 %p_r_M_real_35

]]></Node>
<StgValue><ssdm name="p_r_M_real_1"/></StgValue>
</operation>

<operation id="316" st_id="24" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:152 %p_r_M_imag_1 = hsub i16 %p_r_M_imag_36, i16 %p_r_M_imag_39

]]></Node>
<StgValue><ssdm name="p_r_M_imag_1"/></StgValue>
</operation>

<operation id="317" st_id="24" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:153 %p_r_M_real_3 = hsub i16 %p_r_M_real_32, i16 %p_r_M_real_36

]]></Node>
<StgValue><ssdm name="p_r_M_real_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="318" st_id="25" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:120 %p_r_M_real_31 = hadd i16 %p_r_M_real_34, i16 %p_r_M_real_35

]]></Node>
<StgValue><ssdm name="p_r_M_real_31"/></StgValue>
</operation>

<operation id="319" st_id="25" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:121 %p_r_M_imag_33 = hadd i16 %p_r_M_imag_36, i16 %p_r_M_imag_39

]]></Node>
<StgValue><ssdm name="p_r_M_imag_33"/></StgValue>
</operation>

<operation id="320" st_id="25" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:136 %p_r_M_real_33 = hadd i16 %p_r_M_real_32, i16 %p_r_M_real_36

]]></Node>
<StgValue><ssdm name="p_r_M_real_33"/></StgValue>
</operation>

<operation id="321" st_id="25" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:137 %p_r_M_imag_35 = hadd i16 %p_r_M_imag_34, i16 %p_r_M_imag_40

]]></Node>
<StgValue><ssdm name="p_r_M_imag_35"/></StgValue>
</operation>

<operation id="322" st_id="25" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:151 %p_r_M_real_1 = hsub i16 %p_r_M_real_34, i16 %p_r_M_real_35

]]></Node>
<StgValue><ssdm name="p_r_M_real_1"/></StgValue>
</operation>

<operation id="323" st_id="25" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:152 %p_r_M_imag_1 = hsub i16 %p_r_M_imag_36, i16 %p_r_M_imag_39

]]></Node>
<StgValue><ssdm name="p_r_M_imag_1"/></StgValue>
</operation>

<operation id="324" st_id="25" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:153 %p_r_M_real_3 = hsub i16 %p_r_M_real_32, i16 %p_r_M_real_36

]]></Node>
<StgValue><ssdm name="p_r_M_real_3"/></StgValue>
</operation>

<operation id="325" st_id="25" stage="5" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:154 %p_r_M_imag_3 = hsub i16 %p_r_M_imag_34, i16 %p_r_M_imag_40

]]></Node>
<StgValue><ssdm name="p_r_M_imag_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="326" st_id="26" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:120 %p_r_M_real_31 = hadd i16 %p_r_M_real_34, i16 %p_r_M_real_35

]]></Node>
<StgValue><ssdm name="p_r_M_real_31"/></StgValue>
</operation>

<operation id="327" st_id="26" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:121 %p_r_M_imag_33 = hadd i16 %p_r_M_imag_36, i16 %p_r_M_imag_39

]]></Node>
<StgValue><ssdm name="p_r_M_imag_33"/></StgValue>
</operation>

<operation id="328" st_id="26" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:136 %p_r_M_real_33 = hadd i16 %p_r_M_real_32, i16 %p_r_M_real_36

]]></Node>
<StgValue><ssdm name="p_r_M_real_33"/></StgValue>
</operation>

<operation id="329" st_id="26" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:137 %p_r_M_imag_35 = hadd i16 %p_r_M_imag_34, i16 %p_r_M_imag_40

]]></Node>
<StgValue><ssdm name="p_r_M_imag_35"/></StgValue>
</operation>

<operation id="330" st_id="26" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:151 %p_r_M_real_1 = hsub i16 %p_r_M_real_34, i16 %p_r_M_real_35

]]></Node>
<StgValue><ssdm name="p_r_M_real_1"/></StgValue>
</operation>

<operation id="331" st_id="26" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:152 %p_r_M_imag_1 = hsub i16 %p_r_M_imag_36, i16 %p_r_M_imag_39

]]></Node>
<StgValue><ssdm name="p_r_M_imag_1"/></StgValue>
</operation>

<operation id="332" st_id="26" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:153 %p_r_M_real_3 = hsub i16 %p_r_M_real_32, i16 %p_r_M_real_36

]]></Node>
<StgValue><ssdm name="p_r_M_real_3"/></StgValue>
</operation>

<operation id="333" st_id="26" stage="4" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:154 %p_r_M_imag_3 = hsub i16 %p_r_M_imag_34, i16 %p_r_M_imag_40

]]></Node>
<StgValue><ssdm name="p_r_M_imag_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="334" st_id="27" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:120 %p_r_M_real_31 = hadd i16 %p_r_M_real_34, i16 %p_r_M_real_35

]]></Node>
<StgValue><ssdm name="p_r_M_real_31"/></StgValue>
</operation>

<operation id="335" st_id="27" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:121 %p_r_M_imag_33 = hadd i16 %p_r_M_imag_36, i16 %p_r_M_imag_39

]]></Node>
<StgValue><ssdm name="p_r_M_imag_33"/></StgValue>
</operation>

<operation id="336" st_id="27" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:136 %p_r_M_real_33 = hadd i16 %p_r_M_real_32, i16 %p_r_M_real_36

]]></Node>
<StgValue><ssdm name="p_r_M_real_33"/></StgValue>
</operation>

<operation id="337" st_id="27" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:137 %p_r_M_imag_35 = hadd i16 %p_r_M_imag_34, i16 %p_r_M_imag_40

]]></Node>
<StgValue><ssdm name="p_r_M_imag_35"/></StgValue>
</operation>

<operation id="338" st_id="27" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:151 %p_r_M_real_1 = hsub i16 %p_r_M_real_34, i16 %p_r_M_real_35

]]></Node>
<StgValue><ssdm name="p_r_M_real_1"/></StgValue>
</operation>

<operation id="339" st_id="27" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:152 %p_r_M_imag_1 = hsub i16 %p_r_M_imag_36, i16 %p_r_M_imag_39

]]></Node>
<StgValue><ssdm name="p_r_M_imag_1"/></StgValue>
</operation>

<operation id="340" st_id="27" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:153 %p_r_M_real_3 = hsub i16 %p_r_M_real_32, i16 %p_r_M_real_36

]]></Node>
<StgValue><ssdm name="p_r_M_real_3"/></StgValue>
</operation>

<operation id="341" st_id="27" stage="3" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:154 %p_r_M_imag_3 = hsub i16 %p_r_M_imag_34, i16 %p_r_M_imag_40

]]></Node>
<StgValue><ssdm name="p_r_M_imag_3"/></StgValue>
</operation>

<operation id="342" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16">
<![CDATA[
for.end_ifconv:157 %bitcast_ln37 = bitcast i16 %p_r_M_real_33

]]></Node>
<StgValue><ssdm name="bitcast_ln37"/></StgValue>
</operation>

<operation id="343" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16">
<![CDATA[
for.end_ifconv:158 %bitcast_ln37_1 = bitcast i16 %p_r_M_imag_35

]]></Node>
<StgValue><ssdm name="bitcast_ln37_1"/></StgValue>
</operation>

<operation id="344" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end_ifconv:164 %add3_i_i29442_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln37_1, i16 %bitcast_ln37

]]></Node>
<StgValue><ssdm name="add3_i_i29442_partset"/></StgValue>
</operation>

<operation id="409" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0">
<![CDATA[
if.end199.loopexit225.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="345" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.end_ifconv:32 %tmp_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %p_cast_mid2_v, i5 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="346" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.end_ifconv:36 %tmp_10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %p_cast30_mid2_v, i5 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="347" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.end_ifconv:123 %add_ln36 = add i10 %tmp_9, i10 %lshr_ln

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="348" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="10">
<![CDATA[
for.end_ifconv:124 %zext_ln36 = zext i10 %add_ln36

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="349" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:125 %X_0_0_addr = getelementptr i32 %X_0_0, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="X_0_0_addr"/></StgValue>
</operation>

<operation id="350" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.end_ifconv:126 %add_ln38 = add i10 %tmp_10, i10 %lshr_ln

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="351" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:129 %X_0_1_addr = getelementptr i32 %X_0_1, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="X_0_1_addr"/></StgValue>
</operation>

<operation id="352" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:131 %X_1_0_addr = getelementptr i32 %X_1_0, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="X_1_0_addr"/></StgValue>
</operation>

<operation id="353" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:133 %X_1_1_addr = getelementptr i32 %X_1_1, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="X_1_1_addr"/></StgValue>
</operation>

<operation id="354" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.end_ifconv:139 %add_ln37 = add i10 %tmp_9, i10 %lshr_ln1

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="355" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.end_ifconv:142 %add_ln39 = add i10 %tmp_10, i10 %lshr_ln1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="356" st_id="28" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:151 %p_r_M_real_1 = hsub i16 %p_r_M_real_34, i16 %p_r_M_real_35

]]></Node>
<StgValue><ssdm name="p_r_M_real_1"/></StgValue>
</operation>

<operation id="357" st_id="28" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:152 %p_r_M_imag_1 = hsub i16 %p_r_M_imag_36, i16 %p_r_M_imag_39

]]></Node>
<StgValue><ssdm name="p_r_M_imag_1"/></StgValue>
</operation>

<operation id="358" st_id="28" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:153 %p_r_M_real_3 = hsub i16 %p_r_M_real_32, i16 %p_r_M_real_36

]]></Node>
<StgValue><ssdm name="p_r_M_real_3"/></StgValue>
</operation>

<operation id="359" st_id="28" stage="2" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:154 %p_r_M_imag_3 = hsub i16 %p_r_M_imag_34, i16 %p_r_M_imag_40

]]></Node>
<StgValue><ssdm name="p_r_M_imag_3"/></StgValue>
</operation>

<operation id="360" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16">
<![CDATA[
for.end_ifconv:155 %bitcast_ln36 = bitcast i16 %p_r_M_real_31

]]></Node>
<StgValue><ssdm name="bitcast_ln36"/></StgValue>
</operation>

<operation id="361" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16">
<![CDATA[
for.end_ifconv:156 %bitcast_ln36_1 = bitcast i16 %p_r_M_imag_33

]]></Node>
<StgValue><ssdm name="bitcast_ln36_1"/></StgValue>
</operation>

<operation id="362" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16">
<![CDATA[
for.end_ifconv:159 %bitcast_ln38 = bitcast i16 %p_r_M_real_1

]]></Node>
<StgValue><ssdm name="bitcast_ln38"/></StgValue>
</operation>

<operation id="363" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16">
<![CDATA[
for.end_ifconv:160 %bitcast_ln38_1 = bitcast i16 %p_r_M_imag_1

]]></Node>
<StgValue><ssdm name="bitcast_ln38_1"/></StgValue>
</operation>

<operation id="364" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end_ifconv:163 %add3_i_i290_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln36_1, i16 %bitcast_ln36

]]></Node>
<StgValue><ssdm name="add3_i_i290_partset"/></StgValue>
</operation>

<operation id="365" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end_ifconv:165 %sub3_i_i29862_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln38_1, i16 %bitcast_ln38

]]></Node>
<StgValue><ssdm name="sub3_i_i29862_partset"/></StgValue>
</operation>

<operation id="366" st_id="28" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_5" val="0"/>
<literal name="xor_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx11920.123316.case.0107:0 %store_ln36 = store i32 %add3_i_i290_partset, i10 %X_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="367" st_id="28" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_5" val="0"/>
<literal name="xor_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx11920.123316.case.1108:0 %store_ln36 = store i32 %add3_i_i290_partset, i10 %X_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="368" st_id="28" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_5" val="1"/>
<literal name="xor_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx11920.123316.case.0111:0 %store_ln36 = store i32 %add3_i_i290_partset, i10 %X_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="369" st_id="28" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_5" val="1"/>
<literal name="xor_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx11920.123316.case.1112:0 %store_ln36 = store i32 %add3_i_i290_partset, i10 %X_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="370" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="10">
<![CDATA[
for.end_ifconv:140 %zext_ln37 = zext i10 %add_ln37

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="371" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:141 %X_0_0_addr_1 = getelementptr i32 %X_0_0, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="X_0_0_addr_1"/></StgValue>
</operation>

<operation id="372" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:145 %X_0_1_addr_1 = getelementptr i32 %X_0_1, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="X_0_1_addr_1"/></StgValue>
</operation>

<operation id="373" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:147 %X_1_0_addr_2 = getelementptr i32 %X_1_0, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="X_1_0_addr_2"/></StgValue>
</operation>

<operation id="374" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:149 %X_1_1_addr_1 = getelementptr i32 %X_1_1, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="X_1_1_addr_1"/></StgValue>
</operation>

<operation id="375" st_id="29" stage="1" lat="5">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:154 %p_r_M_imag_3 = hsub i16 %p_r_M_imag_34, i16 %p_r_M_imag_40

]]></Node>
<StgValue><ssdm name="p_r_M_imag_3"/></StgValue>
</operation>

<operation id="376" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16">
<![CDATA[
for.end_ifconv:161 %bitcast_ln39 = bitcast i16 %p_r_M_real_3

]]></Node>
<StgValue><ssdm name="bitcast_ln39"/></StgValue>
</operation>

<operation id="377" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16">
<![CDATA[
for.end_ifconv:162 %bitcast_ln39_1 = bitcast i16 %p_r_M_imag_3

]]></Node>
<StgValue><ssdm name="bitcast_ln39_1"/></StgValue>
</operation>

<operation id="378" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end_ifconv:166 %sub3_i_i30282_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln39_1, i16 %bitcast_ln39

]]></Node>
<StgValue><ssdm name="sub3_i_i30282_partset"/></StgValue>
</operation>

<operation id="379" st_id="29" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_5" val="0"/>
<literal name="xor_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx11920.123316.case.0107:1 %store_ln37 = store i32 %add3_i_i29442_partset, i10 %X_0_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="380" st_id="29" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_5" val="0"/>
<literal name="xor_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx11920.123316.case.1108:1 %store_ln37 = store i32 %add3_i_i29442_partset, i10 %X_0_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="381" st_id="29" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_5" val="1"/>
<literal name="xor_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx11920.123316.case.0111:1 %store_ln37 = store i32 %add3_i_i29442_partset, i10 %X_1_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="382" st_id="29" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_5" val="1"/>
<literal name="xor_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx11920.123316.case.1112:1 %store_ln37 = store i32 %add3_i_i29442_partset, i10 %X_1_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="383" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="10">
<![CDATA[
for.end_ifconv:127 %zext_ln38 = zext i10 %add_ln38

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="384" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:128 %X_0_0_addr_2 = getelementptr i32 %X_0_0, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="X_0_0_addr_2"/></StgValue>
</operation>

<operation id="385" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:130 %X_0_1_addr_2 = getelementptr i32 %X_0_1, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="X_0_1_addr_2"/></StgValue>
</operation>

<operation id="386" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:132 %X_1_0_addr_3 = getelementptr i32 %X_1_0, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="X_1_0_addr_3"/></StgValue>
</operation>

<operation id="387" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:134 %X_1_1_addr_2 = getelementptr i32 %X_1_1, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="X_1_1_addr_2"/></StgValue>
</operation>

<operation id="388" st_id="30" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_5" val="0"/>
<literal name="xor_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx11920.123316.case.0107:2 %store_ln38 = store i32 %sub3_i_i29862_partset, i10 %X_0_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="389" st_id="30" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_5" val="0"/>
<literal name="xor_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx11920.123316.case.1108:2 %store_ln38 = store i32 %sub3_i_i29862_partset, i10 %X_0_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="390" st_id="30" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_5" val="1"/>
<literal name="xor_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx11920.123316.case.0111:2 %store_ln38 = store i32 %sub3_i_i29862_partset, i10 %X_1_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="391" st_id="30" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_5" val="1"/>
<literal name="xor_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx11920.123316.case.1112:2 %store_ln38 = store i32 %sub3_i_i29862_partset, i10 %X_1_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="392" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.end_ifconv:10 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @SKIP_X_SKIP_Y_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="393" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.end_ifconv:11 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 64, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="394" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.end_ifconv:41 %specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_18

]]></Node>
<StgValue><ssdm name="specpipeline_ln25"/></StgValue>
</operation>

<operation id="395" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.end_ifconv:42 %specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln10"/></StgValue>
</operation>

<operation id="396" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="10">
<![CDATA[
for.end_ifconv:143 %zext_ln39 = zext i10 %add_ln39

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="397" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:144 %X_0_0_addr_3 = getelementptr i32 %X_0_0, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="X_0_0_addr_3"/></StgValue>
</operation>

<operation id="398" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:146 %X_0_1_addr_3 = getelementptr i32 %X_0_1, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="X_0_1_addr_3"/></StgValue>
</operation>

<operation id="399" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:148 %X_1_0_addr_4 = getelementptr i32 %X_1_0, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="X_1_0_addr_4"/></StgValue>
</operation>

<operation id="400" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:150 %X_1_1_addr_3 = getelementptr i32 %X_1_1, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="X_1_1_addr_3"/></StgValue>
</operation>

<operation id="401" st_id="31" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_5" val="0"/>
<literal name="xor_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx11920.123316.case.0107:3 %store_ln39 = store i32 %sub3_i_i30282_partset, i10 %X_0_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="402" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_5" val="0"/>
<literal name="xor_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11920.123316.case.0107:4 %br_ln39 = br void %arrayidx11920.123316.exit106

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="403" st_id="31" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_5" val="0"/>
<literal name="xor_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx11920.123316.case.1108:3 %store_ln39 = store i32 %sub3_i_i30282_partset, i10 %X_0_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="404" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_5" val="0"/>
<literal name="xor_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11920.123316.case.1108:4 %br_ln39 = br void %arrayidx11920.123316.exit106

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="405" st_id="31" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_5" val="1"/>
<literal name="xor_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx11920.123316.case.0111:3 %store_ln39 = store i32 %sub3_i_i30282_partset, i10 %X_1_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="406" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_5" val="1"/>
<literal name="xor_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11920.123316.case.0111:4 %br_ln39 = br void %arrayidx11920.123316.exit110

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="407" st_id="31" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_5" val="1"/>
<literal name="xor_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx11920.123316.case.1112:3 %store_ln39 = store i32 %sub3_i_i30282_partset, i10 %X_1_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="408" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_5" val="1"/>
<literal name="xor_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11920.123316.case.1112:4 %br_ln39 = br void %arrayidx11920.123316.exit110

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
