// Seed: 2364226429
module module_0 (
    input  tri   id_0,
    input  tri1  id_1,
    input  tri   id_2,
    output wire  id_3,
    input  tri1  id_4
    , id_7,
    input  uwire id_5
);
  specify
    (id_8 => id_9) = ({id_8, id_7}, id_4 == 1'h0 : id_1  : id_4);
    (id_10 => id_11) = 1;
    specparam id_12 = 1;
  endspecify
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    output tri0 id_2,
    input supply1 id_3
);
  wire id_5;
  module_0(
      id_3, id_3, id_3, id_0, id_3, id_1
  );
  wire id_6;
  id_7(
      .id_0(1), .id_1(id_0), .id_2(1), .id_3(1'b0), .id_4(id_1), .id_5((id_2))
  );
endmodule
