<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstrInfo.h' l='37' ll='41'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstrInfo.h' l='42' c='_ZN4llvm6AMDGPU19lookupRsrcIntrinsicEj'/>
<size>8</size>
<mbr r='llvm::AMDGPU::RsrcIntrinsic::Intr' o='0' t='unsigned int'/>
<mbr r='llvm::AMDGPU::RsrcIntrinsic::RsrcArg' o='32' t='uint8_t'/>
<mbr r='llvm::AMDGPU::RsrcIntrinsic::IsImage' o='40' t='bool'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3028' c='_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3084' c='_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='4224' c='_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<size>8</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1001' c='_ZNK4llvm16SITargetLowering18getTgtMemIntrinsicERNS_18TargetLoweringBase13IntrinsicInfoERKNS_8CallInstERNS_15MachineFunctionEj'/>
<size>8</size>
