<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1180" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1180{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1180{left:670px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t3_1180{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1180{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1180{left:115px;bottom:985px;letter-spacing:0.14px;}
#t6_1180{left:217px;bottom:985px;letter-spacing:0.12px;}
#t7_1180{left:382px;bottom:967px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t8_1180{left:382px;bottom:949px;letter-spacing:0.1px;word-spacing:0.02px;}
#t9_1180{left:382px;bottom:930px;letter-spacing:0.1px;word-spacing:0.02px;}
#ta_1180{left:680px;bottom:949px;letter-spacing:0.14px;}
#tb_1180{left:115px;bottom:961px;letter-spacing:0.14px;}
#tc_1180{left:217px;bottom:961px;letter-spacing:0.12px;}
#td_1180{left:115px;bottom:936px;letter-spacing:0.14px;}
#te_1180{left:217px;bottom:936px;letter-spacing:0.12px;}
#tf_1180{left:115px;bottom:912px;letter-spacing:0.14px;}
#tg_1180{left:217px;bottom:912px;letter-spacing:0.12px;}
#th_1180{left:115px;bottom:887px;letter-spacing:0.14px;}
#ti_1180{left:217px;bottom:887px;letter-spacing:0.12px;}
#tj_1180{left:382px;bottom:869px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tk_1180{left:382px;bottom:851px;letter-spacing:0.1px;word-spacing:0.02px;}
#tl_1180{left:382px;bottom:832px;letter-spacing:0.11px;word-spacing:0.04px;}
#tm_1180{left:539px;bottom:832px;}
#tn_1180{left:550px;bottom:832px;letter-spacing:-0.01px;}
#to_1180{left:726px;bottom:851px;letter-spacing:0.12px;}
#tp_1180{left:115px;bottom:863px;letter-spacing:0.14px;}
#tq_1180{left:217px;bottom:863px;letter-spacing:0.12px;}
#tr_1180{left:115px;bottom:839px;letter-spacing:0.14px;}
#ts_1180{left:217px;bottom:839px;letter-spacing:0.12px;}
#tt_1180{left:115px;bottom:814px;letter-spacing:0.14px;}
#tu_1180{left:217px;bottom:814px;letter-spacing:0.12px;}
#tv_1180{left:115px;bottom:790px;letter-spacing:0.14px;}
#tw_1180{left:217px;bottom:790px;letter-spacing:0.12px;}
#tx_1180{left:382px;bottom:771px;letter-spacing:0.11px;word-spacing:-0.01px;}
#ty_1180{left:382px;bottom:753px;letter-spacing:0.1px;word-spacing:0.01px;}
#tz_1180{left:382px;bottom:735px;letter-spacing:0.11px;}
#t10_1180{left:680px;bottom:713px;letter-spacing:0.14px;}
#t11_1180{left:115px;bottom:765px;letter-spacing:0.14px;}
#t12_1180{left:217px;bottom:765px;letter-spacing:0.12px;}
#t13_1180{left:115px;bottom:741px;letter-spacing:0.14px;}
#t14_1180{left:217px;bottom:741px;letter-spacing:0.12px;}
#t15_1180{left:115px;bottom:716px;letter-spacing:0.14px;}
#t16_1180{left:217px;bottom:716px;letter-spacing:0.12px;}
#t17_1180{left:115px;bottom:692px;letter-spacing:0.14px;}
#t18_1180{left:217px;bottom:692px;letter-spacing:0.12px;}
#t19_1180{left:382px;bottom:692px;letter-spacing:0.11px;}
#t1a_1180{left:382px;bottom:674px;letter-spacing:0.1px;word-spacing:0.02px;}
#t1b_1180{left:382px;bottom:655px;letter-spacing:0.14px;word-spacing:-0.07px;}
#t1c_1180{left:382px;bottom:637px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1d_1180{left:113px;bottom:652px;letter-spacing:0.14px;}
#t1e_1180{left:217px;bottom:652px;letter-spacing:0.12px;}
#t1f_1180{left:115px;bottom:612px;letter-spacing:0.14px;}
#t1g_1180{left:217px;bottom:612px;letter-spacing:0.12px;}
#t1h_1180{left:382px;bottom:594px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1i_1180{left:382px;bottom:576px;letter-spacing:0.11px;}
#t1j_1180{left:382px;bottom:557px;letter-spacing:0.11px;word-spacing:-0.06px;}
#t1k_1180{left:726px;bottom:545px;letter-spacing:0.12px;}
#t1l_1180{left:115px;bottom:588px;letter-spacing:0.14px;}
#t1m_1180{left:217px;bottom:588px;letter-spacing:0.12px;}
#t1n_1180{left:115px;bottom:564px;letter-spacing:0.14px;}
#t1o_1180{left:217px;bottom:564px;letter-spacing:0.12px;}
#t1p_1180{left:115px;bottom:539px;letter-spacing:0.14px;}
#t1q_1180{left:217px;bottom:539px;letter-spacing:0.12px;}
#t1r_1180{left:115px;bottom:515px;letter-spacing:0.14px;}
#t1s_1180{left:217px;bottom:515px;letter-spacing:0.12px;}
#t1t_1180{left:382px;bottom:515px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1u_1180{left:382px;bottom:496px;letter-spacing:0.12px;word-spacing:-0.65px;}
#t1v_1180{left:382px;bottom:478px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1w_1180{left:114px;bottom:484px;letter-spacing:0.15px;}
#t1x_1180{left:217px;bottom:484px;letter-spacing:0.12px;}
#t1y_1180{left:115px;bottom:454px;letter-spacing:0.14px;}
#t1z_1180{left:217px;bottom:454px;letter-spacing:0.12px;}
#t20_1180{left:382px;bottom:444px;letter-spacing:0.1px;word-spacing:0.02px;}
#t21_1180{left:382px;bottom:426px;letter-spacing:0.11px;word-spacing:-0.18px;}
#t22_1180{left:382px;bottom:408px;letter-spacing:0.12px;word-spacing:-0.65px;}
#t23_1180{left:382px;bottom:389px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t24_1180{left:680px;bottom:417px;letter-spacing:0.14px;}
#t25_1180{left:115px;bottom:429px;letter-spacing:0.14px;}
#t26_1180{left:217px;bottom:429px;letter-spacing:0.12px;}
#t27_1180{left:115px;bottom:405px;letter-spacing:0.14px;}
#t28_1180{left:217px;bottom:405px;letter-spacing:0.12px;}
#t29_1180{left:115px;bottom:380px;letter-spacing:0.14px;}
#t2a_1180{left:217px;bottom:380px;letter-spacing:0.12px;}
#t2b_1180{left:115px;bottom:356px;letter-spacing:0.14px;}
#t2c_1180{left:217px;bottom:356px;letter-spacing:0.12px;}
#t2d_1180{left:382px;bottom:356px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2e_1180{left:382px;bottom:337px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t2f_1180{left:610px;bottom:337px;}
#t2g_1180{left:382px;bottom:319px;}
#t2h_1180{left:382px;bottom:301px;letter-spacing:0.12px;word-spacing:-0.65px;}
#t2i_1180{left:382px;bottom:282px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2j_1180{left:726px;bottom:319px;letter-spacing:0.12px;}
#t2k_1180{left:115px;bottom:331px;letter-spacing:0.14px;}
#t2l_1180{left:217px;bottom:331px;letter-spacing:0.12px;}
#t2m_1180{left:115px;bottom:307px;letter-spacing:0.14px;}
#t2n_1180{left:217px;bottom:307px;letter-spacing:0.12px;}
#t2o_1180{left:115px;bottom:282px;letter-spacing:0.14px;}
#t2p_1180{left:217px;bottom:282px;letter-spacing:0.12px;}
#t2q_1180{left:115px;bottom:258px;letter-spacing:0.14px;}
#t2r_1180{left:217px;bottom:258px;letter-spacing:0.13px;}
#t2s_1180{left:382px;bottom:258px;letter-spacing:0.1px;word-spacing:-0.62px;}
#t2t_1180{left:382px;bottom:240px;letter-spacing:0.1px;word-spacing:0.02px;}
#t2u_1180{left:382px;bottom:221px;letter-spacing:0.12px;word-spacing:-0.65px;}
#t2v_1180{left:382px;bottom:203px;letter-spacing:0.13px;word-spacing:0.04px;}
#t2w_1180{left:680px;bottom:220px;letter-spacing:0.14px;}
#t2x_1180{left:115px;bottom:234px;letter-spacing:0.14px;}
#t2y_1180{left:217px;bottom:234px;letter-spacing:0.13px;}
#t2z_1180{left:115px;bottom:209px;letter-spacing:0.14px;}
#t30_1180{left:217px;bottom:209px;letter-spacing:0.13px;}
#t31_1180{left:115px;bottom:183px;letter-spacing:0.14px;}
#t32_1180{left:217px;bottom:183px;letter-spacing:0.13px;}
#t33_1180{left:97px;bottom:1038px;letter-spacing:-0.18px;word-spacing:1.21px;}
#t34_1180{left:161px;bottom:1038px;}
#t35_1180{left:167px;bottom:1038px;letter-spacing:0.12px;}
#t36_1180{left:201px;bottom:1038px;letter-spacing:0.17px;word-spacing:0.04px;}
#t37_1180{left:109px;bottom:1010px;letter-spacing:0.11px;word-spacing:-0.76px;}
#t38_1180{left:257px;bottom:1010px;letter-spacing:0.17px;word-spacing:-0.06px;}
#t39_1180{left:488px;bottom:1010px;letter-spacing:0.12px;}
#t3a_1180{left:718px;bottom:1010px;letter-spacing:-0.04px;word-spacing:-0.08px;}
#t3b_1180{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1180{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1180{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_1180{font-size:15px;font-family:TimesNewRoman_61y;color:#000;}
.s4_1180{font-size:15px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s5_1180{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s6_1180{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s7_1180{font-size:15px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s8_1180{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1180" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1180Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1180" style="-webkit-user-select: none;"><object width="935" height="1210" data="1180/1180.svg" type="image/svg+xml" id="pdf1180" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1180" class="t s1_1180">725 </span><span id="t2_1180" class="t s2_1180">MSR Cross-Reference </span>
<span id="t3_1180" class="t s1_1180">AMD64 Technology </span><span id="t4_1180" class="t s1_1180">24593—Rev. 3.41—June 2023 </span>
<span id="t5_1180" class="t s3_1180">C001_0000h </span><span id="t6_1180" class="t s3_1180">PerfEvtSel0 </span>
<span id="t7_1180" class="t s3_1180">For the corresponding performance counter, </span>
<span id="t8_1180" class="t s3_1180">this register specifies the events counted, and </span>
<span id="t9_1180" class="t s3_1180">controls other aspects of counter operation. </span>
<span id="ta_1180" class="t s3_1180">0000_0000_0000_0000h </span>
<span id="tb_1180" class="t s3_1180">C001_0001h </span><span id="tc_1180" class="t s3_1180">PerfEvtSel1 </span>
<span id="td_1180" class="t s3_1180">C001_0002h </span><span id="te_1180" class="t s3_1180">PerfEvtSel2 </span>
<span id="tf_1180" class="t s3_1180">C001_0003h </span><span id="tg_1180" class="t s3_1180">PerfEvtSel3 </span>
<span id="th_1180" class="t s3_1180">C001_0004h </span><span id="ti_1180" class="t s3_1180">PerfCtr0 </span>
<span id="tj_1180" class="t s3_1180">Used to count specific processor events, or the </span>
<span id="tk_1180" class="t s3_1180">duration of events, as specified by the </span>
<span id="tl_1180" class="t s3_1180">corresponding PerfEvtSel</span><span id="tm_1180" class="t s4_1180">n </span><span id="tn_1180" class="t s3_1180">register. </span>
<span id="to_1180" class="t s3_1180">undefined </span>
<span id="tp_1180" class="t s3_1180">C001_0005h </span><span id="tq_1180" class="t s3_1180">PerfCtr1 </span>
<span id="tr_1180" class="t s3_1180">C001_0006h </span><span id="ts_1180" class="t s3_1180">PerfCtr2 </span>
<span id="tt_1180" class="t s3_1180">C001_0007h </span><span id="tu_1180" class="t s3_1180">PerfCtr3 </span>
<span id="tv_1180" class="t s3_1180">C001_0200h </span><span id="tw_1180" class="t s3_1180">PerfEvtSel0 </span>
<span id="tx_1180" class="t s3_1180">These MSR addresses are aliases for the base </span>
<span id="ty_1180" class="t s3_1180">set of performance event-select registers </span>
<span id="tz_1180" class="t s3_1180">PerfEvtSel[3:0]. </span>
<span id="t10_1180" class="t s3_1180">0000_0000_0000_0000h </span>
<span id="t11_1180" class="t s3_1180">C001_0202h </span><span id="t12_1180" class="t s3_1180">PerfEvtSel1 </span>
<span id="t13_1180" class="t s3_1180">C001_0204h </span><span id="t14_1180" class="t s3_1180">PerfEvtSel2 </span>
<span id="t15_1180" class="t s3_1180">C001_0206h </span><span id="t16_1180" class="t s3_1180">PerfEvtSel3 </span>
<span id="t17_1180" class="t s3_1180">C001_0208h </span><span id="t18_1180" class="t s3_1180">PerfEvtSel4 </span><span id="t19_1180" class="t s3_1180">Extended core performance event-select </span>
<span id="t1a_1180" class="t s3_1180">registers. Support for these MSRs is indicated </span>
<span id="t1b_1180" class="t s3_1180">by CPUID </span>
<span id="t1c_1180" class="t s3_1180">Fn8000_0001_ECX[PerfCtrExtCore] = 1. </span>
<span id="t1d_1180" class="t s3_1180">C001_020Ah </span><span id="t1e_1180" class="t s3_1180">PerfEvtSel5 </span>
<span id="t1f_1180" class="t s3_1180">C001_0201h </span><span id="t1g_1180" class="t s3_1180">PerfCtr0 </span>
<span id="t1h_1180" class="t s3_1180">These MSR addresses are aliases for the base </span>
<span id="t1i_1180" class="t s3_1180">set of performance-monitoring counter </span>
<span id="t1j_1180" class="t s3_1180">registers PerfCtr[3:0]. </span>
<span id="t1k_1180" class="t s3_1180">undefined </span>
<span id="t1l_1180" class="t s3_1180">C001_0203h </span><span id="t1m_1180" class="t s3_1180">PerfCtr1 </span>
<span id="t1n_1180" class="t s3_1180">C001_0205h </span><span id="t1o_1180" class="t s3_1180">PerfCtr2 </span>
<span id="t1p_1180" class="t s3_1180">C001_0207h </span><span id="t1q_1180" class="t s3_1180">PerfCtr3 </span>
<span id="t1r_1180" class="t s3_1180">C001_0209h </span><span id="t1s_1180" class="t s3_1180">PerfCtr4 </span><span id="t1t_1180" class="t s3_1180">Extended core performance counter registers. </span>
<span id="t1u_1180" class="t s3_1180">Support for these MSRs is indicated by CPUID </span>
<span id="t1v_1180" class="t s3_1180">Fn8000_0001_ECX[PerfCtrExtCore] = 1. </span>
<span id="t1w_1180" class="t s3_1180">C001_020Bh </span><span id="t1x_1180" class="t s3_1180">PerfCtr5 </span>
<span id="t1y_1180" class="t s3_1180">C001_0230h </span><span id="t1z_1180" class="t s3_1180">L2I_PerfEvtSel0 </span>
<span id="t20_1180" class="t s3_1180">Specifies the L2 cache events to be counted </span>
<span id="t21_1180" class="t s3_1180">and controls other aspects of counter operation. </span>
<span id="t22_1180" class="t s3_1180">Support for these MSRs is indicated by CPUID </span>
<span id="t23_1180" class="t s3_1180">Fn8000_0001_ECX[PerfCtrExtL2I] = 1. </span>
<span id="t24_1180" class="t s3_1180">0000_0000_0000_0000h </span>
<span id="t25_1180" class="t s3_1180">C001_0232h </span><span id="t26_1180" class="t s3_1180">L2I_PerfEvtSel1 </span>
<span id="t27_1180" class="t s3_1180">C001_0234h </span><span id="t28_1180" class="t s3_1180">L2I_PerfEvtSel2 </span>
<span id="t29_1180" class="t s3_1180">C001_0236h </span><span id="t2a_1180" class="t s3_1180">L2I_PerfEvtSel3 </span>
<span id="t2b_1180" class="t s3_1180">C001_0231h </span><span id="t2c_1180" class="t s3_1180">L2I_PerfCtr0 </span><span id="t2d_1180" class="t s3_1180">Counts specific L2 cache events as specified </span>
<span id="t2e_1180" class="t s3_1180">by the corresponding L2I_PerfEvtSel</span><span id="t2f_1180" class="t s4_1180">n </span>
<span id="t2g_1180" class="t s3_1180">Register. </span>
<span id="t2h_1180" class="t s3_1180">Support for these MSRs is indicated by CPUID </span>
<span id="t2i_1180" class="t s3_1180">Fn8000_0001_ECX[PerfCtrExtL2I] = 1. </span>
<span id="t2j_1180" class="t s3_1180">undefined </span>
<span id="t2k_1180" class="t s3_1180">C001_0233h </span><span id="t2l_1180" class="t s3_1180">L2I_PerfCtr1 </span>
<span id="t2m_1180" class="t s3_1180">C001_0235h </span><span id="t2n_1180" class="t s3_1180">L2I_PerfCtr2 </span>
<span id="t2o_1180" class="t s3_1180">C001_0237h </span><span id="t2p_1180" class="t s3_1180">L2I_PerfCtr3 </span>
<span id="t2q_1180" class="t s3_1180">C001_0240h </span><span id="t2r_1180" class="t s3_1180">NB_PerfEvtSel0 </span><span id="t2s_1180" class="t s3_1180">Specifies Northbridge events to be counted and </span>
<span id="t2t_1180" class="t s3_1180">controls other aspects of counter operation. </span>
<span id="t2u_1180" class="t s3_1180">Support for these MSRs is indicated by CPUID </span>
<span id="t2v_1180" class="t s3_1180">Fn8000_0001_ECX[PerfCtrExtNB] = 1. </span>
<span id="t2w_1180" class="t s3_1180">0000_0000_0000_0000h </span>
<span id="t2x_1180" class="t s3_1180">C001_0242h </span><span id="t2y_1180" class="t s3_1180">NB_PerfEvtSel1 </span>
<span id="t2z_1180" class="t s3_1180">C001_0244h </span><span id="t30_1180" class="t s3_1180">NB_PerfEvtSel2 </span>
<span id="t31_1180" class="t s3_1180">C001_0246h </span><span id="t32_1180" class="t s3_1180">NB_PerfEvtSel3 </span>
<span id="t33_1180" class="t s5_1180">Table A</span><span id="t34_1180" class="t s6_1180">-</span><span id="t35_1180" class="t s5_1180">6. </span><span id="t36_1180" class="t s5_1180">Performance-Monitoring MSR Cross-Reference (continued) </span>
<span id="t37_1180" class="t s7_1180">MSR Address </span><span id="t38_1180" class="t s7_1180">MSR Name </span><span id="t39_1180" class="t s7_1180">Description </span><span id="t3a_1180" class="t s7_1180">Reset Value </span>
<span id="t3b_1180" class="t s8_1180">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
