Classic Timing Analyzer report for newfinal
Thu Dec 07 07:17:19 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Hold: 'CLK'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------+----------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                       ; To                                                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------+----------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 2.409 ns                         ; din[0]                                                     ; in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]     ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 18.676 ns                        ; out_controller:inst12|pstate.s27                           ; dout[14]                                                       ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -1.204 ns                        ; din[6]                                                     ; in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6]     ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 23.79 MHz ( period = 42.043 ns ) ; lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] ; lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[7]     ; CLK        ; CLK      ; 86           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                            ;                                                                ;            ;          ; 86           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------+----------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM1270F256A5      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; -40                ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 125                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                       ; To                                                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 23.79 MHz ( period = 42.043 ns )                    ; lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.445 ns               ;
; N/A                                     ; 23.79 MHz ( period = 42.040 ns )                    ; lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst29|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.442 ns               ;
; N/A                                     ; 23.79 MHz ( period = 42.035 ns )                    ; lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst34|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.437 ns               ;
; N/A                                     ; 23.79 MHz ( period = 42.026 ns )                    ; lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst33|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.428 ns               ;
; N/A                                     ; 23.81 MHz ( period = 42.003 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.623 ns               ;
; N/A                                     ; 23.81 MHz ( period = 42.000 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst29|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.620 ns               ;
; N/A                                     ; 23.81 MHz ( period = 41.995 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst34|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.615 ns               ;
; N/A                                     ; 23.81 MHz ( period = 41.994 ns )                    ; lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst36|lpm_ff:lpm_ff_component|dffs[13] ; CLK        ; CLK      ; None                        ; None                      ; 34.396 ns               ;
; N/A                                     ; 23.82 MHz ( period = 41.989 ns )                    ; lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst35|lpm_ff:lpm_ff_component|dffs[13] ; CLK        ; CLK      ; None                        ; None                      ; 34.391 ns               ;
; N/A                                     ; 23.82 MHz ( period = 41.986 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst33|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.606 ns               ;
; N/A                                     ; 23.83 MHz ( period = 41.971 ns )                    ; lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst30|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.373 ns               ;
; N/A                                     ; 23.83 MHz ( period = 41.967 ns )                    ; lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst35|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.369 ns               ;
; N/A                                     ; 23.84 MHz ( period = 41.954 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst36|lpm_ff:lpm_ff_component|dffs[13] ; CLK        ; CLK      ; None                        ; None                      ; 34.574 ns               ;
; N/A                                     ; 23.84 MHz ( period = 41.950 ns )                    ; lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst36|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.352 ns               ;
; N/A                                     ; 23.84 MHz ( period = 41.949 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst35|lpm_ff:lpm_ff_component|dffs[13] ; CLK        ; CLK      ; None                        ; None                      ; 34.569 ns               ;
; N/A                                     ; 23.85 MHz ( period = 41.931 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst30|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.551 ns               ;
; N/A                                     ; 23.85 MHz ( period = 41.927 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst35|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.547 ns               ;
; N/A                                     ; 23.86 MHz ( period = 41.910 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst36|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.530 ns               ;
; N/A                                     ; 23.88 MHz ( period = 41.869 ns )                    ; lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst36|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 34.271 ns               ;
; N/A                                     ; 23.88 MHz ( period = 41.868 ns )                    ; lpm_latch0:inst28|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.279 ns               ;
; N/A                                     ; 23.89 MHz ( period = 41.865 ns )                    ; lpm_latch0:inst28|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst29|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.276 ns               ;
; N/A                                     ; 23.89 MHz ( period = 41.860 ns )                    ; lpm_latch0:inst28|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst34|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.271 ns               ;
; N/A                                     ; 23.89 MHz ( period = 41.851 ns )                    ; lpm_latch0:inst28|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst33|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.262 ns               ;
; N/A                                     ; 23.91 MHz ( period = 41.829 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst36|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 34.449 ns               ;
; N/A                                     ; 23.91 MHz ( period = 41.819 ns )                    ; lpm_latch0:inst28|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst36|lpm_ff:lpm_ff_component|dffs[13] ; CLK        ; CLK      ; None                        ; None                      ; 34.230 ns               ;
; N/A                                     ; 23.92 MHz ( period = 41.814 ns )                    ; lpm_latch0:inst28|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst35|lpm_ff:lpm_ff_component|dffs[13] ; CLK        ; CLK      ; None                        ; None                      ; 34.225 ns               ;
; N/A                                     ; 23.93 MHz ( period = 41.796 ns )                    ; lpm_latch0:inst28|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst30|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.207 ns               ;
; N/A                                     ; 23.93 MHz ( period = 41.792 ns )                    ; lpm_latch0:inst28|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst35|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.203 ns               ;
; N/A                                     ; 23.94 MHz ( period = 41.775 ns )                    ; lpm_latch0:inst28|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst36|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.186 ns               ;
; N/A                                     ; 23.96 MHz ( period = 41.734 ns )                    ; lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst29|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 34.136 ns               ;
; N/A                                     ; 23.96 MHz ( period = 41.730 ns )                    ; lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 34.132 ns               ;
; N/A                                     ; 23.96 MHz ( period = 41.730 ns )                    ; lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst29|lpm_ff:lpm_ff_component|dffs[12] ; CLK        ; CLK      ; None                        ; None                      ; 34.132 ns               ;
; N/A                                     ; 23.96 MHz ( period = 41.730 ns )                    ; lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[12] ; CLK        ; CLK      ; None                        ; None                      ; 34.132 ns               ;
; N/A                                     ; 23.98 MHz ( period = 41.706 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.353 ns               ;
; N/A                                     ; 23.98 MHz ( period = 41.703 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst29|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.350 ns               ;
; N/A                                     ; 23.98 MHz ( period = 41.698 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst34|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.345 ns               ;
; N/A                                     ; 23.98 MHz ( period = 41.694 ns )                    ; lpm_latch0:inst28|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst36|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 34.105 ns               ;
; N/A                                     ; 23.98 MHz ( period = 41.694 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst29|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 34.314 ns               ;
; N/A                                     ; 23.99 MHz ( period = 41.690 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 34.310 ns               ;
; N/A                                     ; 23.99 MHz ( period = 41.690 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst29|lpm_ff:lpm_ff_component|dffs[12] ; CLK        ; CLK      ; None                        ; None                      ; 34.310 ns               ;
; N/A                                     ; 23.99 MHz ( period = 41.690 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[12] ; CLK        ; CLK      ; None                        ; None                      ; 34.310 ns               ;
; N/A                                     ; 23.99 MHz ( period = 41.689 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst33|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.336 ns               ;
; N/A                                     ; 24.00 MHz ( period = 41.661 ns )                    ; lpm_latch0:inst29|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.252 ns               ;
; N/A                                     ; 24.00 MHz ( period = 41.658 ns )                    ; lpm_latch0:inst29|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst29|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.249 ns               ;
; N/A                                     ; 24.01 MHz ( period = 41.657 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst36|lpm_ff:lpm_ff_component|dffs[13] ; CLK        ; CLK      ; None                        ; None                      ; 34.304 ns               ;
; N/A                                     ; 24.01 MHz ( period = 41.653 ns )                    ; lpm_latch0:inst29|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst34|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.244 ns               ;
; N/A                                     ; 24.01 MHz ( period = 41.652 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst35|lpm_ff:lpm_ff_component|dffs[13] ; CLK        ; CLK      ; None                        ; None                      ; 34.299 ns               ;
; N/A                                     ; 24.01 MHz ( period = 41.648 ns )                    ; lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst33|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 34.050 ns               ;
; N/A                                     ; 24.01 MHz ( period = 41.646 ns )                    ; lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst34|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 34.048 ns               ;
; N/A                                     ; 24.01 MHz ( period = 41.644 ns )                    ; lpm_latch0:inst29|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst33|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.235 ns               ;
; N/A                                     ; 24.02 MHz ( period = 41.634 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst30|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.281 ns               ;
; N/A                                     ; 24.02 MHz ( period = 41.630 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst35|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.277 ns               ;
; N/A                                     ; 24.03 MHz ( period = 41.620 ns )                    ; lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst26|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 34.022 ns               ;
; N/A                                     ; 24.03 MHz ( period = 41.613 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst36|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.260 ns               ;
; N/A                                     ; 24.03 MHz ( period = 41.612 ns )                    ; lpm_latch0:inst29|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst36|lpm_ff:lpm_ff_component|dffs[13] ; CLK        ; CLK      ; None                        ; None                      ; 34.203 ns               ;
; N/A                                     ; 24.03 MHz ( period = 41.610 ns )                    ; lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst32|lpm_ff:lpm_ff_component|dffs[12] ; CLK        ; CLK      ; None                        ; None                      ; 34.012 ns               ;
; N/A                                     ; 24.03 MHz ( period = 41.608 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst33|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 34.228 ns               ;
; N/A                                     ; 24.03 MHz ( period = 41.607 ns )                    ; lpm_latch0:inst29|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst35|lpm_ff:lpm_ff_component|dffs[13] ; CLK        ; CLK      ; None                        ; None                      ; 34.198 ns               ;
; N/A                                     ; 24.03 MHz ( period = 41.606 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst34|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 34.226 ns               ;
; N/A                                     ; 24.04 MHz ( period = 41.589 ns )                    ; lpm_latch0:inst29|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst30|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.180 ns               ;
; N/A                                     ; 24.05 MHz ( period = 41.585 ns )                    ; lpm_latch0:inst29|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst35|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.176 ns               ;
; N/A                                     ; 24.05 MHz ( period = 41.580 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst26|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 34.200 ns               ;
; N/A                                     ; 24.06 MHz ( period = 41.570 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst32|lpm_ff:lpm_ff_component|dffs[12] ; CLK        ; CLK      ; None                        ; None                      ; 34.190 ns               ;
; N/A                                     ; 24.06 MHz ( period = 41.568 ns )                    ; lpm_latch0:inst29|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst36|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.159 ns               ;
; N/A                                     ; 24.06 MHz ( period = 41.559 ns )                    ; lpm_latch0:inst28|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst29|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 33.970 ns               ;
; N/A                                     ; 24.06 MHz ( period = 41.555 ns )                    ; lpm_latch0:inst28|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 33.966 ns               ;
; N/A                                     ; 24.06 MHz ( period = 41.555 ns )                    ; lpm_latch0:inst28|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst29|lpm_ff:lpm_ff_component|dffs[12] ; CLK        ; CLK      ; None                        ; None                      ; 33.966 ns               ;
; N/A                                     ; 24.06 MHz ( period = 41.555 ns )                    ; lpm_latch0:inst28|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[12] ; CLK        ; CLK      ; None                        ; None                      ; 33.966 ns               ;
; N/A                                     ; 24.08 MHz ( period = 41.532 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst36|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 34.179 ns               ;
; N/A                                     ; 24.08 MHz ( period = 41.523 ns )                    ; lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.192 ns               ;
; N/A                                     ; 24.08 MHz ( period = 41.520 ns )                    ; lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst29|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.189 ns               ;
; N/A                                     ; 24.09 MHz ( period = 41.515 ns )                    ; lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst34|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.184 ns               ;
; N/A                                     ; 24.09 MHz ( period = 41.506 ns )                    ; lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst33|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.175 ns               ;
; N/A                                     ; 24.10 MHz ( period = 41.487 ns )                    ; lpm_latch0:inst29|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst36|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 34.078 ns               ;
; N/A                                     ; 24.10 MHz ( period = 41.486 ns )                    ; lpm_latch0:inst26|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.900 ns               ;
; N/A                                     ; 24.11 MHz ( period = 41.483 ns )                    ; lpm_latch0:inst26|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst29|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.897 ns               ;
; N/A                                     ; 24.11 MHz ( period = 41.478 ns )                    ; lpm_latch0:inst26|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst34|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.892 ns               ;
; N/A                                     ; 24.11 MHz ( period = 41.474 ns )                    ; lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst36|lpm_ff:lpm_ff_component|dffs[13] ; CLK        ; CLK      ; None                        ; None                      ; 34.143 ns               ;
; N/A                                     ; 24.11 MHz ( period = 41.473 ns )                    ; lpm_latch0:inst28|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst33|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 33.884 ns               ;
; N/A                                     ; 24.11 MHz ( period = 41.471 ns )                    ; lpm_latch0:inst28|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst34|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 33.882 ns               ;
; N/A                                     ; 24.11 MHz ( period = 41.469 ns )                    ; lpm_latch0:inst26|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst33|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.883 ns               ;
; N/A                                     ; 24.11 MHz ( period = 41.469 ns )                    ; lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst35|lpm_ff:lpm_ff_component|dffs[13] ; CLK        ; CLK      ; None                        ; None                      ; 34.138 ns               ;
; N/A                                     ; 24.12 MHz ( period = 41.451 ns )                    ; lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst30|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.120 ns               ;
; N/A                                     ; 24.13 MHz ( period = 41.447 ns )                    ; lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst35|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.116 ns               ;
; N/A                                     ; 24.13 MHz ( period = 41.445 ns )                    ; lpm_latch0:inst28|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst26|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 33.856 ns               ;
; N/A                                     ; 24.13 MHz ( period = 41.437 ns )                    ; lpm_latch0:inst26|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst36|lpm_ff:lpm_ff_component|dffs[13] ; CLK        ; CLK      ; None                        ; None                      ; 33.851 ns               ;
; N/A                                     ; 24.13 MHz ( period = 41.435 ns )                    ; lpm_latch0:inst31|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.836 ns               ;
; N/A                                     ; 24.13 MHz ( period = 41.435 ns )                    ; lpm_latch0:inst28|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst32|lpm_ff:lpm_ff_component|dffs[12] ; CLK        ; CLK      ; None                        ; None                      ; 33.846 ns               ;
; N/A                                     ; 24.14 MHz ( period = 41.432 ns )                    ; lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.843 ns               ;
; N/A                                     ; 24.14 MHz ( period = 41.432 ns )                    ; lpm_latch0:inst31|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst29|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.833 ns               ;
; N/A                                     ; 24.14 MHz ( period = 41.432 ns )                    ; lpm_latch0:inst26|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst35|lpm_ff:lpm_ff_component|dffs[13] ; CLK        ; CLK      ; None                        ; None                      ; 33.846 ns               ;
; N/A                                     ; 24.14 MHz ( period = 41.430 ns )                    ; lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst36|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.099 ns               ;
; N/A                                     ; 24.14 MHz ( period = 41.429 ns )                    ; lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst29|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.840 ns               ;
; N/A                                     ; 24.14 MHz ( period = 41.427 ns )                    ; lpm_latch0:inst31|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst34|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.828 ns               ;
; N/A                                     ; 24.14 MHz ( period = 41.424 ns )                    ; lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst34|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.835 ns               ;
; N/A                                     ; 24.14 MHz ( period = 41.418 ns )                    ; lpm_latch0:inst31|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst33|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.819 ns               ;
; N/A                                     ; 24.15 MHz ( period = 41.415 ns )                    ; lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst33|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.826 ns               ;
; N/A                                     ; 24.15 MHz ( period = 41.414 ns )                    ; lpm_latch0:inst26|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst30|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.828 ns               ;
; N/A                                     ; 24.15 MHz ( period = 41.410 ns )                    ; lpm_latch0:inst26|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst35|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.824 ns               ;
; N/A                                     ; 24.16 MHz ( period = 41.397 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst29|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 34.044 ns               ;
; N/A                                     ; 24.16 MHz ( period = 41.396 ns )                    ; lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.980 ns               ;
; N/A                                     ; 24.16 MHz ( period = 41.393 ns )                    ; lpm_latch0:inst26|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst36|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.807 ns               ;
; N/A                                     ; 24.16 MHz ( period = 41.393 ns )                    ; lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst29|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.977 ns               ;
; N/A                                     ; 24.16 MHz ( period = 41.393 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 34.040 ns               ;
; N/A                                     ; 24.16 MHz ( period = 41.393 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst29|lpm_ff:lpm_ff_component|dffs[12] ; CLK        ; CLK      ; None                        ; None                      ; 34.040 ns               ;
; N/A                                     ; 24.16 MHz ( period = 41.393 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[12] ; CLK        ; CLK      ; None                        ; None                      ; 34.040 ns               ;
; N/A                                     ; 24.16 MHz ( period = 41.388 ns )                    ; lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst34|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.972 ns               ;
; N/A                                     ; 24.16 MHz ( period = 41.383 ns )                    ; lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst36|lpm_ff:lpm_ff_component|dffs[13] ; CLK        ; CLK      ; None                        ; None                      ; 33.794 ns               ;
; N/A                                     ; 24.17 MHz ( period = 41.379 ns )                    ; lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst33|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.963 ns               ;
; N/A                                     ; 24.17 MHz ( period = 41.378 ns )                    ; lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst35|lpm_ff:lpm_ff_component|dffs[13] ; CLK        ; CLK      ; None                        ; None                      ; 33.789 ns               ;
; N/A                                     ; 24.17 MHz ( period = 41.370 ns )                    ; lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst33|lpm_ff:lpm_ff_component|dffs[13] ; CLK        ; CLK      ; None                        ; None                      ; 33.772 ns               ;
; N/A                                     ; 24.18 MHz ( period = 41.365 ns )                    ; lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst35|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 33.767 ns               ;
; N/A                                     ; 24.18 MHz ( period = 41.363 ns )                    ; lpm_latch0:inst31|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst30|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.764 ns               ;
; N/A                                     ; 24.18 MHz ( period = 41.362 ns )                    ; lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst34|lpm_ff:lpm_ff_component|dffs[13] ; CLK        ; CLK      ; None                        ; None                      ; 33.764 ns               ;
; N/A                                     ; 24.18 MHz ( period = 41.360 ns )                    ; lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst30|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.771 ns               ;
; N/A                                     ; 24.18 MHz ( period = 41.360 ns )                    ; lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.008 ns               ;
; N/A                                     ; 24.18 MHz ( period = 41.359 ns )                    ; lpm_latch0:inst31|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst35|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.760 ns               ;
; N/A                                     ; 24.18 MHz ( period = 41.359 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[3] ; out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.930 ns               ;
; N/A                                     ; 24.18 MHz ( period = 41.357 ns )                    ; lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst29|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.005 ns               ;
; N/A                                     ; 24.18 MHz ( period = 41.356 ns )                    ; lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst35|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.767 ns               ;
; N/A                                     ; 24.18 MHz ( period = 41.356 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[3] ; out_reg:inst6|lpm_dff2:inst29|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.927 ns               ;
; N/A                                     ; 24.18 MHz ( period = 41.352 ns )                    ; lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst34|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 34.000 ns               ;
; N/A                                     ; 24.18 MHz ( period = 41.352 ns )                    ; lpm_latch0:inst29|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst29|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 33.943 ns               ;
; N/A                                     ; 24.18 MHz ( period = 41.351 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[3] ; out_reg:inst6|lpm_dff2:inst34|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.922 ns               ;
; N/A                                     ; 24.18 MHz ( period = 41.349 ns )                    ; lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst36|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 34.018 ns               ;
; N/A                                     ; 24.18 MHz ( period = 41.348 ns )                    ; lpm_latch0:inst29|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 33.939 ns               ;
; N/A                                     ; 24.18 MHz ( period = 41.348 ns )                    ; lpm_latch0:inst29|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst29|lpm_ff:lpm_ff_component|dffs[12] ; CLK        ; CLK      ; None                        ; None                      ; 33.939 ns               ;
; N/A                                     ; 24.18 MHz ( period = 41.348 ns )                    ; lpm_latch0:inst29|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[12] ; CLK        ; CLK      ; None                        ; None                      ; 33.939 ns               ;
; N/A                                     ; 24.19 MHz ( period = 41.347 ns )                    ; lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst36|lpm_ff:lpm_ff_component|dffs[13] ; CLK        ; CLK      ; None                        ; None                      ; 33.931 ns               ;
; N/A                                     ; 24.19 MHz ( period = 41.343 ns )                    ; lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst33|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.991 ns               ;
; N/A                                     ; 24.19 MHz ( period = 41.342 ns )                    ; lpm_latch0:inst31|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst36|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.743 ns               ;
; N/A                                     ; 24.19 MHz ( period = 41.342 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[3] ; out_reg:inst6|lpm_dff2:inst33|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.913 ns               ;
; N/A                                     ; 24.19 MHz ( period = 41.342 ns )                    ; lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst35|lpm_ff:lpm_ff_component|dffs[13] ; CLK        ; CLK      ; None                        ; None                      ; 33.926 ns               ;
; N/A                                     ; 24.19 MHz ( period = 41.339 ns )                    ; lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst36|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.750 ns               ;
; N/A                                     ; 24.19 MHz ( period = 41.333 ns )                    ; lpm_latch0:inst30|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.926 ns               ;
; N/A                                     ; 24.20 MHz ( period = 41.330 ns )                    ; lpm_latch0:inst30|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst29|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.923 ns               ;
; N/A                                     ; 24.20 MHz ( period = 41.330 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst33|lpm_ff:lpm_ff_component|dffs[13] ; CLK        ; CLK      ; None                        ; None                      ; 33.950 ns               ;
; N/A                                     ; 24.20 MHz ( period = 41.326 ns )                    ; lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst29|lpm_ff:lpm_ff_component|dffs[13] ; CLK        ; CLK      ; None                        ; None                      ; 33.728 ns               ;
; N/A                                     ; 24.20 MHz ( period = 41.325 ns )                    ; lpm_latch0:inst30|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst34|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.918 ns               ;
; N/A                                     ; 24.20 MHz ( period = 41.325 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst35|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 33.945 ns               ;
; N/A                                     ; 24.20 MHz ( period = 41.324 ns )                    ; lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst30|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.908 ns               ;
; N/A                                     ; 24.20 MHz ( period = 41.322 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst34|lpm_ff:lpm_ff_component|dffs[13] ; CLK        ; CLK      ; None                        ; None                      ; 33.942 ns               ;
; N/A                                     ; 24.20 MHz ( period = 41.320 ns )                    ; lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst35|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.904 ns               ;
; N/A                                     ; 24.20 MHz ( period = 41.320 ns )                    ; lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[13] ; CLK        ; CLK      ; None                        ; None                      ; 33.722 ns               ;
; N/A                                     ; 24.20 MHz ( period = 41.316 ns )                    ; lpm_latch0:inst30|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst33|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.909 ns               ;
; N/A                                     ; 24.21 MHz ( period = 41.312 ns )                    ; lpm_latch0:inst26|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst36|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 33.726 ns               ;
; N/A                                     ; 24.21 MHz ( period = 41.311 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst33|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 33.958 ns               ;
; N/A                                     ; 24.21 MHz ( period = 41.311 ns )                    ; lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst36|lpm_ff:lpm_ff_component|dffs[13] ; CLK        ; CLK      ; None                        ; None                      ; 33.959 ns               ;
; N/A                                     ; 24.21 MHz ( period = 41.309 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst34|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 33.956 ns               ;
; N/A                                     ; 24.21 MHz ( period = 41.306 ns )                    ; lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst35|lpm_ff:lpm_ff_component|dffs[13] ; CLK        ; CLK      ; None                        ; None                      ; 33.954 ns               ;
; N/A                                     ; 24.21 MHz ( period = 41.303 ns )                    ; lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst36|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.887 ns               ;
; N/A                                     ; 24.22 MHz ( period = 41.291 ns )                    ; lpm_latch0:inst31|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.890 ns               ;
; N/A                                     ; 24.22 MHz ( period = 41.288 ns )                    ; lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst30|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.936 ns               ;
; N/A                                     ; 24.22 MHz ( period = 41.288 ns )                    ; lpm_latch0:inst31|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst29|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.887 ns               ;
; N/A                                     ; 24.22 MHz ( period = 41.287 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[3] ; out_reg:inst6|lpm_dff2:inst30|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.858 ns               ;
; N/A                                     ; 24.22 MHz ( period = 41.287 ns )                    ; lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst24|lpm_ff:lpm_ff_component|dffs[13] ; CLK        ; CLK      ; None                        ; None                      ; 33.689 ns               ;
; N/A                                     ; 24.22 MHz ( period = 41.286 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst29|lpm_ff:lpm_ff_component|dffs[13] ; CLK        ; CLK      ; None                        ; None                      ; 33.906 ns               ;
; N/A                                     ; 24.22 MHz ( period = 41.284 ns )                    ; lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst35|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.932 ns               ;
; N/A                                     ; 24.22 MHz ( period = 41.284 ns )                    ; lpm_latch0:inst30|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst36|lpm_ff:lpm_ff_component|dffs[13] ; CLK        ; CLK      ; None                        ; None                      ; 33.877 ns               ;
; N/A                                     ; 24.22 MHz ( period = 41.283 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[3] ; out_reg:inst6|lpm_dff2:inst35|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.854 ns               ;
; N/A                                     ; 24.22 MHz ( period = 41.283 ns )                    ; lpm_latch0:inst31|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst34|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.882 ns               ;
; N/A                                     ; 24.22 MHz ( period = 41.283 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst26|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 33.930 ns               ;
; N/A                                     ; 24.22 MHz ( period = 41.280 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[13] ; CLK        ; CLK      ; None                        ; None                      ; 33.900 ns               ;
; N/A                                     ; 24.23 MHz ( period = 41.279 ns )                    ; lpm_latch0:inst30|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst35|lpm_ff:lpm_ff_component|dffs[13] ; CLK        ; CLK      ; None                        ; None                      ; 33.872 ns               ;
; N/A                                     ; 24.23 MHz ( period = 41.274 ns )                    ; lpm_latch0:inst31|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst33|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.873 ns               ;
; N/A                                     ; 24.23 MHz ( period = 41.273 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst32|lpm_ff:lpm_ff_component|dffs[12] ; CLK        ; CLK      ; None                        ; None                      ; 33.920 ns               ;
; N/A                                     ; 24.23 MHz ( period = 41.267 ns )                    ; lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst36|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.915 ns               ;
; N/A                                     ; 24.23 MHz ( period = 41.266 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[3] ; out_reg:inst6|lpm_dff2:inst36|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.837 ns               ;
; N/A                                     ; 24.23 MHz ( period = 41.266 ns )                    ; lpm_latch0:inst29|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst33|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 33.857 ns               ;
; N/A                                     ; 24.23 MHz ( period = 41.264 ns )                    ; lpm_latch0:inst29|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst34|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 33.855 ns               ;
; N/A                                     ; 24.24 MHz ( period = 41.261 ns )                    ; lpm_latch0:inst30|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst30|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.854 ns               ;
; N/A                                     ; 24.24 MHz ( period = 41.258 ns )                    ; lpm_latch0:inst33|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.912 ns               ;
; N/A                                     ; 24.24 MHz ( period = 41.258 ns )                    ; lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst36|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 33.669 ns               ;
; N/A                                     ; 24.24 MHz ( period = 41.257 ns )                    ; lpm_latch0:inst30|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst35|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.850 ns               ;
; N/A                                     ; 24.24 MHz ( period = 41.255 ns )                    ; lpm_latch0:inst33|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst29|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.909 ns               ;
; N/A                                     ; 24.24 MHz ( period = 41.254 ns )                    ; lpm_latch0:inst31|lpm_latch:lpm_latch_component|latches[3] ; out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.832 ns               ;
; N/A                                     ; 24.24 MHz ( period = 41.251 ns )                    ; lpm_latch0:inst31|lpm_latch:lpm_latch_component|latches[3] ; out_reg:inst6|lpm_dff2:inst29|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.829 ns               ;
; N/A                                     ; 24.24 MHz ( period = 41.250 ns )                    ; lpm_latch0:inst33|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst34|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.904 ns               ;
; N/A                                     ; 24.24 MHz ( period = 41.247 ns )                    ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst24|lpm_ff:lpm_ff_component|dffs[13] ; CLK        ; CLK      ; None                        ; None                      ; 33.867 ns               ;
; N/A                                     ; 24.24 MHz ( period = 41.246 ns )                    ; lpm_latch0:inst31|lpm_latch:lpm_latch_component|latches[3] ; out_reg:inst6|lpm_dff2:inst34|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.824 ns               ;
; N/A                                     ; 24.25 MHz ( period = 41.241 ns )                    ; lpm_latch0:inst33|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst33|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.895 ns               ;
; N/A                                     ; 24.25 MHz ( period = 41.240 ns )                    ; lpm_latch0:inst30|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst36|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.833 ns               ;
; N/A                                     ; 24.25 MHz ( period = 41.238 ns )                    ; lpm_latch0:inst29|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst26|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 33.829 ns               ;
; N/A                                     ; 24.25 MHz ( period = 41.237 ns )                    ; lpm_latch0:inst31|lpm_latch:lpm_latch_component|latches[3] ; out_reg:inst6|lpm_dff2:inst33|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.815 ns               ;
; N/A                                     ; 24.26 MHz ( period = 41.228 ns )                    ; lpm_latch0:inst29|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst32|lpm_ff:lpm_ff_component|dffs[12] ; CLK        ; CLK      ; None                        ; None                      ; 33.819 ns               ;
; N/A                                     ; 24.26 MHz ( period = 41.222 ns )                    ; lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst36|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 33.806 ns               ;
; N/A                                     ; 24.26 MHz ( period = 41.219 ns )                    ; lpm_latch0:inst31|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst30|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.818 ns               ;
; N/A                                     ; 24.26 MHz ( period = 41.215 ns )                    ; lpm_latch0:inst31|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst35|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.814 ns               ;
; N/A                                     ; 24.26 MHz ( period = 41.214 ns )                    ; lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst29|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 33.883 ns               ;
; N/A                                     ; 24.27 MHz ( period = 41.210 ns )                    ; lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 33.879 ns               ;
; N/A                                     ; 24.27 MHz ( period = 41.210 ns )                    ; lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst29|lpm_ff:lpm_ff_component|dffs[12] ; CLK        ; CLK      ; None                        ; None                      ; 33.879 ns               ;
; N/A                                     ; 24.27 MHz ( period = 41.210 ns )                    ; lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[12] ; CLK        ; CLK      ; None                        ; None                      ; 33.879 ns               ;
; N/A                                     ; 24.27 MHz ( period = 41.209 ns )                    ; lpm_latch0:inst33|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst36|lpm_ff:lpm_ff_component|dffs[13] ; CLK        ; CLK      ; None                        ; None                      ; 33.863 ns               ;
; N/A                                     ; 24.27 MHz ( period = 41.204 ns )                    ; lpm_latch0:inst33|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst35|lpm_ff:lpm_ff_component|dffs[13] ; CLK        ; CLK      ; None                        ; None                      ; 33.858 ns               ;
; N/A                                     ; 24.27 MHz ( period = 41.202 ns )                    ; lpm_latch0:inst31|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst36|lpm_ff:lpm_ff_component|dffs[13] ; CLK        ; CLK      ; None                        ; None                      ; 33.603 ns               ;
; N/A                                     ; 24.27 MHz ( period = 41.198 ns )                    ; lpm_latch0:inst31|lpm_latch:lpm_latch_component|latches[1] ; out_reg:inst6|lpm_dff2:inst36|lpm_ff:lpm_ff_component|dffs[15] ; CLK        ; CLK      ; None                        ; None                      ; 33.797 ns               ;
; N/A                                     ; 24.27 MHz ( period = 41.197 ns )                    ; lpm_latch0:inst31|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst35|lpm_ff:lpm_ff_component|dffs[13] ; CLK        ; CLK      ; None                        ; None                      ; 33.598 ns               ;
; N/A                                     ; 24.27 MHz ( period = 41.195 ns )                    ; lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst24|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 33.597 ns               ;
; N/A                                     ; 24.27 MHz ( period = 41.195 ns )                    ; lpm_latch0:inst28|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst33|lpm_ff:lpm_ff_component|dffs[13] ; CLK        ; CLK      ; None                        ; None                      ; 33.606 ns               ;
; N/A                                     ; 24.28 MHz ( period = 41.190 ns )                    ; lpm_latch0:inst28|lpm_latch:lpm_latch_component|latches[0] ; out_reg:inst6|lpm_dff2:inst35|lpm_ff:lpm_ff_component|dffs[14] ; CLK        ; CLK      ; None                        ; None                      ; 33.601 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                            ;                                                                ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                                                                                                                ;
+------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                        ; To                                                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[7] ; CLK        ; CLK      ; None                       ; None                       ; 1.116 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4]  ; lpm_latch0:inst29|lpm_latch:lpm_latch_component|latches[4] ; CLK        ; CLK      ; None                       ; None                       ; 1.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[2] ; CLK        ; CLK      ; None                       ; None                       ; 1.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]  ; lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[4] ; CLK        ; CLK      ; None                       ; None                       ; 1.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]  ; lpm_latch0:inst26|lpm_latch:lpm_latch_component|latches[4] ; CLK        ; CLK      ; None                       ; None                       ; 1.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[6] ; CLK        ; CLK      ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]  ; lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[5] ; CLK        ; CLK      ; None                       ; None                       ; 1.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[5] ; CLK        ; CLK      ; None                       ; None                       ; 1.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6]  ; lpm_latch0:inst29|lpm_latch:lpm_latch_component|latches[6] ; CLK        ; CLK      ; None                       ; None                       ; 1.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[7] ; lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[7] ; CLK        ; CLK      ; None                       ; None                       ; 1.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch0:inst37|lpm_latch:lpm_latch_component|latches[0] ; CLK        ; CLK      ; None                       ; None                       ; 1.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch0:inst28|lpm_latch:lpm_latch_component|latches[6] ; CLK        ; CLK      ; None                       ; None                       ; 2.207 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]  ; lpm_latch0:inst29|lpm_latch:lpm_latch_component|latches[5] ; CLK        ; CLK      ; None                       ; None                       ; 2.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]  ; lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[4] ; CLK        ; CLK      ; None                       ; None                       ; 2.197 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7]  ; lpm_latch0:inst26|lpm_latch:lpm_latch_component|latches[7] ; CLK        ; CLK      ; None                       ; None                       ; 2.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7]  ; lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[7] ; CLK        ; CLK      ; None                       ; None                       ; 2.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5]  ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[5] ; CLK        ; CLK      ; None                       ; None                       ; 2.219 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.758 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch0:inst37|lpm_latch:lpm_latch_component|latches[5] ; CLK        ; CLK      ; None                       ; None                       ; 2.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch0:inst30|lpm_latch:lpm_latch_component|latches[5] ; CLK        ; CLK      ; None                       ; None                       ; 2.792 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch0:inst28|lpm_latch:lpm_latch_component|latches[5] ; CLK        ; CLK      ; None                       ; None                       ; 2.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[2] ; CLK        ; CLK      ; None                       ; None                       ; 2.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch0:inst37|lpm_latch:lpm_latch_component|latches[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch0:inst28|lpm_latch:lpm_latch_component|latches[4] ; CLK        ; CLK      ; None                       ; None                       ; 2.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[2] ; CLK        ; CLK      ; None                       ; None                       ; 2.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5]  ; lpm_latch0:inst31|lpm_latch:lpm_latch_component|latches[5] ; CLK        ; CLK      ; None                       ; None                       ; 2.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]  ; lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[6] ; CLK        ; CLK      ; None                       ; None                       ; 2.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[6] ; CLK        ; CLK      ; None                       ; None                       ; 2.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[2] ; CLK        ; CLK      ; None                       ; None                       ; 2.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch0:inst30|lpm_latch:lpm_latch_component|latches[6] ; CLK        ; CLK      ; None                       ; None                       ; 2.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch0:inst30|lpm_latch:lpm_latch_component|latches[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_latch0:inst29|lpm_latch:lpm_latch_component|latches[2] ; CLK        ; CLK      ; None                       ; None                       ; 2.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_latch0:inst31|lpm_latch:lpm_latch_component|latches[2] ; CLK        ; CLK      ; None                       ; None                       ; 2.964 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_latch0:inst33|lpm_latch:lpm_latch_component|latches[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[7] ; lpm_latch0:inst28|lpm_latch:lpm_latch_component|latches[7] ; CLK        ; CLK      ; None                       ; None                       ; 3.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]  ; lpm_latch0:inst33|lpm_latch:lpm_latch_component|latches[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.202 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]  ; lpm_latch0:inst33|lpm_latch:lpm_latch_component|latches[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]  ; lpm_latch0:inst33|lpm_latch:lpm_latch_component|latches[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.344 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_latch0:inst29|lpm_latch:lpm_latch_component|latches[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.366 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.360 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7]  ; lpm_latch0:inst31|lpm_latch:lpm_latch_component|latches[7] ; CLK        ; CLK      ; None                       ; None                       ; 3.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]  ; lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[7] ; CLK        ; CLK      ; None                       ; None                       ; 3.336 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6]  ; lpm_latch0:inst26|lpm_latch:lpm_latch_component|latches[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.420 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]  ; lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch0:inst37|lpm_latch:lpm_latch_component|latches[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]  ; lpm_latch0:inst31|lpm_latch:lpm_latch_component|latches[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_latch0:inst26|lpm_latch:lpm_latch_component|latches[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]  ; lpm_latch0:inst31|lpm_latch:lpm_latch_component|latches[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]  ; lpm_latch0:inst26|lpm_latch:lpm_latch_component|latches[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] ; CLK        ; CLK      ; None                       ; None                       ; 4.057 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[7] ; lpm_latch0:inst37|lpm_latch:lpm_latch_component|latches[7] ; CLK        ; CLK      ; None                       ; None                       ; 3.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]  ; lpm_latch0:inst29|lpm_latch:lpm_latch_component|latches[7] ; CLK        ; CLK      ; None                       ; None                       ; 3.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]  ; lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3]  ; lpm_latch0:inst29|lpm_latch:lpm_latch_component|latches[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch0:inst37|lpm_latch:lpm_latch_component|latches[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.995 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch0:inst30|lpm_latch:lpm_latch_component|latches[0] ; CLK        ; CLK      ; None                       ; None                       ; 4.226 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]  ; lpm_latch0:inst26|lpm_latch:lpm_latch_component|latches[5] ; CLK        ; CLK      ; None                       ; None                       ; 4.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch0:inst30|lpm_latch:lpm_latch_component|latches[2] ; CLK        ; CLK      ; None                       ; None                       ; 4.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6]  ; lpm_latch0:inst31|lpm_latch:lpm_latch_component|latches[6] ; CLK        ; CLK      ; None                       ; None                       ; 4.134 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[0] ; CLK        ; CLK      ; None                       ; None                       ; 4.135 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch0:inst37|lpm_latch:lpm_latch_component|latches[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]  ; lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch0:inst30|lpm_latch:lpm_latch_component|latches[4] ; CLK        ; CLK      ; None                       ; None                       ; 4.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]  ; lpm_latch0:inst33|lpm_latch:lpm_latch_component|latches[7] ; CLK        ; CLK      ; None                       ; None                       ; 4.441 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3]  ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_latch0:inst31|lpm_latch:lpm_latch_component|latches[0] ; CLK        ; CLK      ; None                       ; None                       ; 4.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[6]  ; lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[6] ; CLK        ; CLK      ; None                       ; None                       ; 4.874 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_latch0:inst26|lpm_latch:lpm_latch_component|latches[0] ; CLK        ; CLK      ; None                       ; None                       ; 5.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4]  ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[4] ; CLK        ; CLK      ; None                       ; None                       ; 5.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch0:inst28|lpm_latch:lpm_latch_component|latches[1] ; CLK        ; CLK      ; None                       ; None                       ; 5.298 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[7]  ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[7] ; CLK        ; CLK      ; None                       ; None                       ; 5.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6]  ; lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[6] ; CLK        ; CLK      ; None                       ; None                       ; 5.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch0:inst28|lpm_latch:lpm_latch_component|latches[2] ; CLK        ; CLK      ; None                       ; None                       ; 5.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_latch0:inst26|lpm_latch:lpm_latch_component|latches[1] ; CLK        ; CLK      ; None                       ; None                       ; 5.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch0:inst28|lpm_latch:lpm_latch_component|latches[3] ; CLK        ; CLK      ; None                       ; None                       ; 5.746 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch0:inst37|lpm_latch:lpm_latch_component|latches[4] ; CLK        ; CLK      ; None                       ; None                       ; 5.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_latch0:inst33|lpm_latch:lpm_latch_component|latches[0] ; CLK        ; CLK      ; None                       ; None                       ; 6.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_reg:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[7] ; lpm_latch0:inst30|lpm_latch:lpm_latch_component|latches[7] ; CLK        ; CLK      ; None                       ; None                       ; 6.576 ns                 ;
+------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                  ;
+-------+--------------+------------+---------+-------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                                                          ; To Clock ;
+-------+--------------+------------+---------+-------------------------------------------------------------+----------+
; N/A   ; None         ; 2.409 ns   ; din[0]  ; in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; CLK      ;
; N/A   ; None         ; 2.407 ns   ; din[0]  ; in_reg:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; CLK      ;
; N/A   ; None         ; 2.200 ns   ; din[3]  ; in_reg:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]  ; CLK      ;
; N/A   ; None         ; 2.169 ns   ; din[0]  ; in_reg:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; CLK      ;
; N/A   ; None         ; 2.131 ns   ; din[6]  ; in_reg:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6]  ; CLK      ;
; N/A   ; None         ; 2.129 ns   ; din[6]  ; in_reg:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]  ; CLK      ;
; N/A   ; None         ; 2.118 ns   ; din[0]  ; in_reg:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; CLK      ;
; N/A   ; None         ; 2.107 ns   ; din[0]  ; in_reg:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A   ; None         ; 2.096 ns   ; din[1]  ; in_reg:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A   ; None         ; 2.081 ns   ; din[0]  ; in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; CLK      ;
; N/A   ; None         ; 2.076 ns   ; din[0]  ; in_reg:inst|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A   ; None         ; 2.075 ns   ; din[0]  ; in_reg:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]  ; CLK      ;
; N/A   ; None         ; 2.048 ns   ; din[7]  ; in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[7]  ; CLK      ;
; N/A   ; None         ; 2.040 ns   ; din[1]  ; in_reg:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A   ; None         ; 2.012 ns   ; din[0]  ; in_reg:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; CLK      ;
; N/A   ; None         ; 2.011 ns   ; din[7]  ; in_reg:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7]  ; CLK      ;
; N/A   ; None         ; 2.006 ns   ; din[7]  ; in_reg:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]  ; CLK      ;
; N/A   ; None         ; 2.001 ns   ; din[6]  ; in_reg:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6]  ; CLK      ;
; N/A   ; None         ; 1.997 ns   ; din[6]  ; in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; CLK      ;
; N/A   ; None         ; 1.996 ns   ; din[6]  ; in_reg:inst|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A   ; None         ; 1.995 ns   ; din[2]  ; in_reg:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]  ; CLK      ;
; N/A   ; None         ; 1.994 ns   ; din[4]  ; in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4]  ; CLK      ;
; N/A   ; None         ; 1.994 ns   ; din[6]  ; in_reg:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A   ; None         ; 1.993 ns   ; din[4]  ; in_reg:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A   ; None         ; 1.990 ns   ; din[5]  ; in_reg:inst|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A   ; None         ; 1.988 ns   ; din[5]  ; in_reg:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]  ; CLK      ;
; N/A   ; None         ; 1.977 ns   ; din[7]  ; in_reg:inst|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A   ; None         ; 1.975 ns   ; din[7]  ; in_reg:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7]  ; CLK      ;
; N/A   ; None         ; 1.967 ns   ; din[4]  ; in_reg:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]  ; CLK      ;
; N/A   ; None         ; 1.966 ns   ; din[4]  ; in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; CLK      ;
; N/A   ; None         ; 1.961 ns   ; din[3]  ; in_reg:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]  ; CLK      ;
; N/A   ; None         ; 1.958 ns   ; din[5]  ; in_reg:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5]  ; CLK      ;
; N/A   ; None         ; 1.958 ns   ; din[1]  ; in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; CLK      ;
; N/A   ; None         ; 1.954 ns   ; din[3]  ; in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3]  ; CLK      ;
; N/A   ; None         ; 1.950 ns   ; din[7]  ; in_reg:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]  ; CLK      ;
; N/A   ; None         ; 1.947 ns   ; din[3]  ; in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; CLK      ;
; N/A   ; None         ; 1.944 ns   ; din[6]  ; in_reg:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[6]  ; CLK      ;
; N/A   ; None         ; 1.942 ns   ; din[3]  ; in_reg:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]  ; CLK      ;
; N/A   ; None         ; 1.940 ns   ; din[3]  ; in_reg:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]  ; CLK      ;
; N/A   ; None         ; 1.939 ns   ; din[6]  ; in_reg:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A   ; None         ; 1.939 ns   ; din[6]  ; in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6]  ; CLK      ;
; N/A   ; None         ; 1.939 ns   ; din[7]  ; in_reg:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A   ; None         ; 1.938 ns   ; din[4]  ; in_reg:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A   ; None         ; 1.938 ns   ; din[6]  ; in_reg:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]  ; CLK      ;
; N/A   ; None         ; 1.937 ns   ; din[1]  ; in_reg:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]  ; CLK      ;
; N/A   ; None         ; 1.936 ns   ; din[5]  ; in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5]  ; CLK      ;
; N/A   ; None         ; 1.936 ns   ; din[7]  ; in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; CLK      ;
; N/A   ; None         ; 1.936 ns   ; din[1]  ; in_reg:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A   ; None         ; 1.933 ns   ; din[3]  ; in_reg:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A   ; None         ; 1.933 ns   ; din[4]  ; in_reg:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]  ; CLK      ;
; N/A   ; None         ; 1.932 ns   ; din[3]  ; in_reg:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A   ; None         ; 1.932 ns   ; din[4]  ; in_reg:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A   ; None         ; 1.929 ns   ; din[4]  ; in_reg:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]  ; CLK      ;
; N/A   ; None         ; 1.925 ns   ; din[5]  ; in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]  ; CLK      ;
; N/A   ; None         ; 1.922 ns   ; din[5]  ; in_reg:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]  ; CLK      ;
; N/A   ; None         ; 1.920 ns   ; din[2]  ; in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]  ; CLK      ;
; N/A   ; None         ; 1.919 ns   ; din[2]  ; in_reg:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]  ; CLK      ;
; N/A   ; None         ; 1.919 ns   ; din[4]  ; in_reg:inst|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A   ; None         ; 1.919 ns   ; din[1]  ; in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]  ; CLK      ;
; N/A   ; None         ; 1.915 ns   ; din[7]  ; in_reg:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A   ; None         ; 1.912 ns   ; din[4]  ; in_reg:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]  ; CLK      ;
; N/A   ; None         ; 1.905 ns   ; din[7]  ; in_reg:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7]  ; CLK      ;
; N/A   ; None         ; 1.900 ns   ; din[3]  ; in_reg:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A   ; None         ; 1.897 ns   ; din[1]  ; in_reg:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]  ; CLK      ;
; N/A   ; None         ; 1.896 ns   ; din[3]  ; in_reg:inst|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A   ; None         ; 1.893 ns   ; din[2]  ; in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2]  ; CLK      ;
; N/A   ; None         ; 1.891 ns   ; din[2]  ; in_reg:inst|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A   ; None         ; 1.889 ns   ; din[6]  ; in_reg:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A   ; None         ; 1.887 ns   ; din[2]  ; in_reg:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A   ; None         ; 1.885 ns   ; din[2]  ; in_reg:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]  ; CLK      ;
; N/A   ; None         ; 1.884 ns   ; din[1]  ; in_reg:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]  ; CLK      ;
; N/A   ; None         ; 1.882 ns   ; din[3]  ; in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3]  ; CLK      ;
; N/A   ; None         ; 1.875 ns   ; din[4]  ; in_reg:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]  ; CLK      ;
; N/A   ; None         ; 1.874 ns   ; din[0]  ; in_reg:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A   ; None         ; 1.873 ns   ; din[0]  ; in_reg:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A   ; None         ; 1.870 ns   ; din[4]  ; in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4]  ; CLK      ;
; N/A   ; None         ; 1.868 ns   ; din[1]  ; in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1]  ; CLK      ;
; N/A   ; None         ; 1.867 ns   ; din[5]  ; in_reg:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A   ; None         ; 1.867 ns   ; din[7]  ; in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]  ; CLK      ;
; N/A   ; None         ; 1.866 ns   ; din[5]  ; in_reg:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]  ; CLK      ;
; N/A   ; None         ; 1.863 ns   ; din[1]  ; in_reg:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]  ; CLK      ;
; N/A   ; None         ; 1.861 ns   ; din[2]  ; in_reg:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A   ; None         ; 1.859 ns   ; din[3]  ; in_reg:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]  ; CLK      ;
; N/A   ; None         ; 1.858 ns   ; din[1]  ; in_reg:inst|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A   ; None         ; 1.857 ns   ; din[2]  ; in_reg:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]  ; CLK      ;
; N/A   ; None         ; 1.851 ns   ; din[2]  ; in_reg:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]  ; CLK      ;
; N/A   ; None         ; 1.851 ns   ; din[1]  ; in_reg:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]  ; CLK      ;
; N/A   ; None         ; 1.845 ns   ; din[2]  ; in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; CLK      ;
; N/A   ; None         ; 1.844 ns   ; cf_load ; out_controller:inst12|pstate.s0                             ; CLK      ;
; N/A   ; None         ; 1.843 ns   ; din[2]  ; in_reg:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A   ; None         ; 1.843 ns   ; cf_load ; in_controller:inst1|pstate.s1                               ; CLK      ;
; N/A   ; None         ; 1.842 ns   ; din[5]  ; in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; CLK      ;
; N/A   ; None         ; 1.841 ns   ; cf_load ; out_controller:inst12|pstate.s1                             ; CLK      ;
; N/A   ; None         ; 1.838 ns   ; din[5]  ; in_reg:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]  ; CLK      ;
; N/A   ; None         ; 1.828 ns   ; din[0]  ; in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]  ; CLK      ;
; N/A   ; None         ; 1.807 ns   ; din[7]  ; in_reg:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A   ; None         ; 1.801 ns   ; din[5]  ; in_reg:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A   ; None         ; 1.781 ns   ; din[5]  ; in_reg:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A   ; None         ; 1.758 ns   ; din[6]  ; in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6]  ; CLK      ;
+-------+--------------+------------+---------+-------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------+----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                           ; To       ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------+----------+------------+
; N/A                                     ; None                                                ; 18.676 ns  ; out_controller:inst12|pstate.s27                               ; dout[14] ; CLK        ;
; N/A                                     ; None                                                ; 18.674 ns  ; out_controller:inst12|pstate.s28                               ; dout[14] ; CLK        ;
; N/A                                     ; None                                                ; 18.530 ns  ; out_controller:inst12|pstate.s27                               ; dout[10] ; CLK        ;
; N/A                                     ; None                                                ; 18.528 ns  ; out_controller:inst12|pstate.s28                               ; dout[10] ; CLK        ;
; N/A                                     ; None                                                ; 18.497 ns  ; out_controller:inst12|pstate.s22                               ; dout[14] ; CLK        ;
; N/A                                     ; None                                                ; 18.430 ns  ; out_controller:inst12|pstate.s27                               ; dout[6]  ; CLK        ;
; N/A                                     ; None                                                ; 18.428 ns  ; out_controller:inst12|pstate.s28                               ; dout[6]  ; CLK        ;
; N/A                                     ; None                                                ; 18.351 ns  ; out_controller:inst12|pstate.s22                               ; dout[10] ; CLK        ;
; N/A                                     ; None                                                ; 18.251 ns  ; out_controller:inst12|pstate.s22                               ; dout[6]  ; CLK        ;
; N/A                                     ; None                                                ; 18.229 ns  ; out_controller:inst12|pstate.s27                               ; dout[15] ; CLK        ;
; N/A                                     ; None                                                ; 18.227 ns  ; out_controller:inst12|pstate.s28                               ; dout[15] ; CLK        ;
; N/A                                     ; None                                                ; 18.225 ns  ; out_controller:inst12|pstate.s27                               ; dout[4]  ; CLK        ;
; N/A                                     ; None                                                ; 18.223 ns  ; out_controller:inst12|pstate.s28                               ; dout[4]  ; CLK        ;
; N/A                                     ; None                                                ; 18.195 ns  ; out_controller:inst12|pstate.s23                               ; dout[14] ; CLK        ;
; N/A                                     ; None                                                ; 18.189 ns  ; out_controller:inst12|pstate.s23                               ; dout[13] ; CLK        ;
; N/A                                     ; None                                                ; 18.174 ns  ; out_controller:inst12|pstate.s23                               ; dout[15] ; CLK        ;
; N/A                                     ; None                                                ; 18.162 ns  ; out_controller:inst12|pstate.s25                               ; dout[14] ; CLK        ;
; N/A                                     ; None                                                ; 18.152 ns  ; out_controller:inst12|pstate.s27                               ; dout[13] ; CLK        ;
; N/A                                     ; None                                                ; 18.150 ns  ; out_controller:inst12|pstate.s28                               ; dout[13] ; CLK        ;
; N/A                                     ; None                                                ; 18.102 ns  ; out_controller:inst12|pstate.s27                               ; dout[2]  ; CLK        ;
; N/A                                     ; None                                                ; 18.100 ns  ; out_controller:inst12|pstate.s28                               ; dout[2]  ; CLK        ;
; N/A                                     ; None                                                ; 18.083 ns  ; out_controller:inst12|pstate.s23                               ; dout[3]  ; CLK        ;
; N/A                                     ; None                                                ; 18.079 ns  ; out_controller:inst12|pstate.s27                               ; dout[12] ; CLK        ;
; N/A                                     ; None                                                ; 18.077 ns  ; out_controller:inst12|pstate.s28                               ; dout[12] ; CLK        ;
; N/A                                     ; None                                                ; 18.050 ns  ; out_controller:inst12|pstate.s22                               ; dout[15] ; CLK        ;
; N/A                                     ; None                                                ; 18.046 ns  ; out_controller:inst12|pstate.s22                               ; dout[4]  ; CLK        ;
; N/A                                     ; None                                                ; 18.044 ns  ; out_controller:inst12|pstate.s15                               ; dout[14] ; CLK        ;
; N/A                                     ; None                                                ; 18.042 ns  ; out_controller:inst12|pstate.s23                               ; dout[6]  ; CLK        ;
; N/A                                     ; None                                                ; 18.038 ns  ; out_controller:inst12|pstate.s15                               ; dout[13] ; CLK        ;
; N/A                                     ; None                                                ; 18.023 ns  ; out_controller:inst12|pstate.s15                               ; dout[15] ; CLK        ;
; N/A                                     ; None                                                ; 18.016 ns  ; out_controller:inst12|pstate.s25                               ; dout[10] ; CLK        ;
; N/A                                     ; None                                                ; 17.993 ns  ; out_controller:inst12|pstate.s27                               ; dout[1]  ; CLK        ;
; N/A                                     ; None                                                ; 17.991 ns  ; out_controller:inst12|pstate.s28                               ; dout[1]  ; CLK        ;
; N/A                                     ; None                                                ; 17.991 ns  ; out_controller:inst12|pstate.s27                               ; dout[3]  ; CLK        ;
; N/A                                     ; None                                                ; 17.973 ns  ; out_controller:inst12|pstate.s22                               ; dout[13] ; CLK        ;
; N/A                                     ; None                                                ; 17.960 ns  ; out_controller:inst12|pstate.s16                               ; dout[14] ; CLK        ;
; N/A                                     ; None                                                ; 17.932 ns  ; out_controller:inst12|pstate.s15                               ; dout[3]  ; CLK        ;
; N/A                                     ; None                                                ; 17.923 ns  ; out_controller:inst12|pstate.s22                               ; dout[2]  ; CLK        ;
; N/A                                     ; None                                                ; 17.916 ns  ; out_controller:inst12|pstate.s25                               ; dout[6]  ; CLK        ;
; N/A                                     ; None                                                ; 17.900 ns  ; out_controller:inst12|pstate.s22                               ; dout[12] ; CLK        ;
; N/A                                     ; None                                                ; 17.891 ns  ; out_controller:inst12|pstate.s15                               ; dout[6]  ; CLK        ;
; N/A                                     ; None                                                ; 17.815 ns  ; out_controller:inst12|pstate.s29                               ; dout[14] ; CLK        ;
; N/A                                     ; None                                                ; 17.814 ns  ; out_controller:inst12|pstate.s22                               ; dout[1]  ; CLK        ;
; N/A                                     ; None                                                ; 17.814 ns  ; out_controller:inst12|pstate.s16                               ; dout[10] ; CLK        ;
; N/A                                     ; None                                                ; 17.812 ns  ; out_controller:inst12|pstate.s22                               ; dout[3]  ; CLK        ;
; N/A                                     ; None                                                ; 17.782 ns  ; out_controller:inst12|pstate.s27                               ; dout[5]  ; CLK        ;
; N/A                                     ; None                                                ; 17.780 ns  ; out_controller:inst12|pstate.s28                               ; dout[5]  ; CLK        ;
; N/A                                     ; None                                                ; 17.722 ns  ; out_controller:inst12|pstate.s29                               ; dout[12] ; CLK        ;
; N/A                                     ; None                                                ; 17.715 ns  ; out_controller:inst12|pstate.s25                               ; dout[15] ; CLK        ;
; N/A                                     ; None                                                ; 17.714 ns  ; out_controller:inst12|pstate.s16                               ; dout[6]  ; CLK        ;
; N/A                                     ; None                                                ; 17.711 ns  ; out_controller:inst12|pstate.s25                               ; dout[4]  ; CLK        ;
; N/A                                     ; None                                                ; 17.695 ns  ; out_controller:inst12|pstate.s27                               ; dout[0]  ; CLK        ;
; N/A                                     ; None                                                ; 17.683 ns  ; out_controller:inst12|pstate.s29                               ; dout[10] ; CLK        ;
; N/A                                     ; None                                                ; 17.664 ns  ; out_controller:inst12|pstate.s23                               ; dout[4]  ; CLK        ;
; N/A                                     ; None                                                ; 17.646 ns  ; out_controller:inst12|pstate.s23                               ; dout[2]  ; CLK        ;
; N/A                                     ; None                                                ; 17.644 ns  ; out_controller:inst12|pstate.s28                               ; dout[3]  ; CLK        ;
; N/A                                     ; None                                                ; 17.638 ns  ; out_controller:inst12|pstate.s25                               ; dout[13] ; CLK        ;
; N/A                                     ; None                                                ; 17.603 ns  ; out_controller:inst12|pstate.s22                               ; dout[5]  ; CLK        ;
; N/A                                     ; None                                                ; 17.588 ns  ; out_controller:inst12|pstate.s25                               ; dout[2]  ; CLK        ;
; N/A                                     ; None                                                ; 17.581 ns  ; out_controller:inst12|pstate.s19                               ; dout[14] ; CLK        ;
; N/A                                     ; None                                                ; 17.575 ns  ; out_controller:inst12|pstate.s23                               ; dout[12] ; CLK        ;
; N/A                                     ; None                                                ; 17.571 ns  ; out_controller:inst12|pstate.s23                               ; dout[5]  ; CLK        ;
; N/A                                     ; None                                                ; 17.565 ns  ; out_controller:inst12|pstate.s25                               ; dout[12] ; CLK        ;
; N/A                                     ; None                                                ; 17.554 ns  ; out_controller:inst12|pstate.s27                               ; dout[8]  ; CLK        ;
; N/A                                     ; None                                                ; 17.553 ns  ; out_controller:inst12|pstate.s29                               ; dout[0]  ; CLK        ;
; N/A                                     ; None                                                ; 17.552 ns  ; out_controller:inst12|pstate.s28                               ; dout[8]  ; CLK        ;
; N/A                                     ; None                                                ; 17.536 ns  ; out_controller:inst12|pstate.s23                               ; dout[10] ; CLK        ;
; N/A                                     ; None                                                ; 17.516 ns  ; out_controller:inst12|pstate.s22                               ; dout[0]  ; CLK        ;
; N/A                                     ; None                                                ; 17.513 ns  ; out_controller:inst12|pstate.s15                               ; dout[4]  ; CLK        ;
; N/A                                     ; None                                                ; 17.513 ns  ; out_controller:inst12|pstate.s16                               ; dout[15] ; CLK        ;
; N/A                                     ; None                                                ; 17.509 ns  ; out_controller:inst12|pstate.s16                               ; dout[4]  ; CLK        ;
; N/A                                     ; None                                                ; 17.509 ns  ; out_controller:inst12|pstate.s18                               ; dout[14] ; CLK        ;
; N/A                                     ; None                                                ; 17.503 ns  ; out_controller:inst12|pstate.s18                               ; dout[13] ; CLK        ;
; N/A                                     ; None                                                ; 17.495 ns  ; out_controller:inst12|pstate.s15                               ; dout[2]  ; CLK        ;
; N/A                                     ; None                                                ; 17.488 ns  ; out_controller:inst12|pstate.s18                               ; dout[15] ; CLK        ;
; N/A                                     ; None                                                ; 17.479 ns  ; out_controller:inst12|pstate.s25                               ; dout[1]  ; CLK        ;
; N/A                                     ; None                                                ; 17.448 ns  ; out_controller:inst12|pstate.s21                               ; dout[14] ; CLK        ;
; N/A                                     ; None                                                ; 17.441 ns  ; out_controller:inst12|pstate.s27                               ; dout[7]  ; CLK        ;
; N/A                                     ; None                                                ; 17.439 ns  ; out_controller:inst12|pstate.s28                               ; dout[7]  ; CLK        ;
; N/A                                     ; None                                                ; 17.436 ns  ; out_controller:inst12|pstate.s16                               ; dout[13] ; CLK        ;
; N/A                                     ; None                                                ; 17.435 ns  ; out_controller:inst12|pstate.s19                               ; dout[10] ; CLK        ;
; N/A                                     ; None                                                ; 17.424 ns  ; out_controller:inst12|pstate.s15                               ; dout[12] ; CLK        ;
; N/A                                     ; None                                                ; 17.420 ns  ; out_controller:inst12|pstate.s15                               ; dout[5]  ; CLK        ;
; N/A                                     ; None                                                ; 17.419 ns  ; out_controller:inst12|pstate.s29                               ; dout[2]  ; CLK        ;
; N/A                                     ; None                                                ; 17.406 ns  ; out_controller:inst12|pstate.s23                               ; dout[0]  ; CLK        ;
; N/A                                     ; None                                                ; 17.397 ns  ; out_controller:inst12|pstate.s18                               ; dout[3]  ; CLK        ;
; N/A                                     ; None                                                ; 17.386 ns  ; out_controller:inst12|pstate.s16                               ; dout[2]  ; CLK        ;
; N/A                                     ; None                                                ; 17.385 ns  ; out_controller:inst12|pstate.s15                               ; dout[10] ; CLK        ;
; N/A                                     ; None                                                ; 17.375 ns  ; out_controller:inst12|pstate.s22                               ; dout[8]  ; CLK        ;
; N/A                                     ; None                                                ; 17.364 ns  ; out_controller:inst12|pstate.s29                               ; dout[4]  ; CLK        ;
; N/A                                     ; None                                                ; 17.363 ns  ; out_controller:inst12|pstate.s16                               ; dout[12] ; CLK        ;
; N/A                                     ; None                                                ; 17.356 ns  ; out_controller:inst12|pstate.s18                               ; dout[6]  ; CLK        ;
; N/A                                     ; None                                                ; 17.346 ns  ; out_controller:inst12|pstate.s23                               ; dout[1]  ; CLK        ;
; N/A                                     ; None                                                ; 17.335 ns  ; out_controller:inst12|pstate.s19                               ; dout[6]  ; CLK        ;
; N/A                                     ; None                                                ; 17.302 ns  ; out_controller:inst12|pstate.s21                               ; dout[10] ; CLK        ;
; N/A                                     ; None                                                ; 17.291 ns  ; out_controller:inst12|pstate.s29                               ; dout[13] ; CLK        ;
; N/A                                     ; None                                                ; 17.277 ns  ; out_controller:inst12|pstate.s16                               ; dout[1]  ; CLK        ;
; N/A                                     ; None                                                ; 17.275 ns  ; out_controller:inst12|pstate.s16                               ; dout[3]  ; CLK        ;
; N/A                                     ; None                                                ; 17.268 ns  ; out_controller:inst12|pstate.s25                               ; dout[5]  ; CLK        ;
; N/A                                     ; None                                                ; 17.262 ns  ; out_controller:inst12|pstate.s22                               ; dout[7]  ; CLK        ;
; N/A                                     ; None                                                ; 17.255 ns  ; out_controller:inst12|pstate.s15                               ; dout[0]  ; CLK        ;
; N/A                                     ; None                                                ; 17.227 ns  ; out_controller:inst12|pstate.s29                               ; dout[1]  ; CLK        ;
; N/A                                     ; None                                                ; 17.224 ns  ; out_controller:inst12|pstate.s28                               ; dout[0]  ; CLK        ;
; N/A                                     ; None                                                ; 17.224 ns  ; out_controller:inst12|pstate.s24                               ; dout[14] ; CLK        ;
; N/A                                     ; None                                                ; 17.202 ns  ; out_controller:inst12|pstate.s21                               ; dout[6]  ; CLK        ;
; N/A                                     ; None                                                ; 17.195 ns  ; out_controller:inst12|pstate.s15                               ; dout[1]  ; CLK        ;
; N/A                                     ; None                                                ; 17.171 ns  ; out_controller:inst12|pstate.s29                               ; dout[6]  ; CLK        ;
; N/A                                     ; None                                                ; 17.166 ns  ; out_controller:inst12|pstate.s29                               ; dout[5]  ; CLK        ;
; N/A                                     ; None                                                ; 17.158 ns  ; out_controller:inst12|pstate.s23                               ; dout[8]  ; CLK        ;
; N/A                                     ; None                                                ; 17.153 ns  ; out_controller:inst12|pstate.s27                               ; dout[11] ; CLK        ;
; N/A                                     ; None                                                ; 17.151 ns  ; out_controller:inst12|pstate.s28                               ; dout[11] ; CLK        ;
; N/A                                     ; None                                                ; 17.134 ns  ; out_controller:inst12|pstate.s19                               ; dout[15] ; CLK        ;
; N/A                                     ; None                                                ; 17.132 ns  ; out_controller:inst12|pstate.s25                               ; dout[3]  ; CLK        ;
; N/A                                     ; None                                                ; 17.131 ns  ; out_controller:inst12|pstate.s24                               ; dout[12] ; CLK        ;
; N/A                                     ; None                                                ; 17.130 ns  ; out_controller:inst12|pstate.s19                               ; dout[4]  ; CLK        ;
; N/A                                     ; None                                                ; 17.092 ns  ; out_controller:inst12|pstate.s24                               ; dout[10] ; CLK        ;
; N/A                                     ; None                                                ; 17.066 ns  ; out_controller:inst12|pstate.s16                               ; dout[5]  ; CLK        ;
; N/A                                     ; None                                                ; 17.057 ns  ; out_controller:inst12|pstate.s19                               ; dout[13] ; CLK        ;
; N/A                                     ; None                                                ; 17.056 ns  ; out_controller:inst12|pstate.s27                               ; dout[9]  ; CLK        ;
; N/A                                     ; None                                                ; 17.054 ns  ; out_controller:inst12|pstate.s28                               ; dout[9]  ; CLK        ;
; N/A                                     ; None                                                ; 17.040 ns  ; out_controller:inst12|pstate.s25                               ; dout[8]  ; CLK        ;
; N/A                                     ; None                                                ; 17.027 ns  ; out_controller:inst12|pstate.s29                               ; dout[15] ; CLK        ;
; N/A                                     ; None                                                ; 17.018 ns  ; out_controller:inst12|pstate.s23                               ; dout[7]  ; CLK        ;
; N/A                                     ; None                                                ; 17.007 ns  ; out_controller:inst12|pstate.s19                               ; dout[2]  ; CLK        ;
; N/A                                     ; None                                                ; 17.007 ns  ; out_controller:inst12|pstate.s15                               ; dout[8]  ; CLK        ;
; N/A                                     ; None                                                ; 17.001 ns  ; out_controller:inst12|pstate.s21                               ; dout[15] ; CLK        ;
; N/A                                     ; None                                                ; 16.997 ns  ; out_controller:inst12|pstate.s21                               ; dout[4]  ; CLK        ;
; N/A                                     ; None                                                ; 16.991 ns  ; out_controller:inst12|pstate.s20                               ; dout[14] ; CLK        ;
; N/A                                     ; None                                                ; 16.985 ns  ; out_controller:inst12|pstate.s20                               ; dout[13] ; CLK        ;
; N/A                                     ; None                                                ; 16.984 ns  ; out_controller:inst12|pstate.s19                               ; dout[12] ; CLK        ;
; N/A                                     ; None                                                ; 16.979 ns  ; out_controller:inst12|pstate.s16                               ; dout[0]  ; CLK        ;
; N/A                                     ; None                                                ; 16.978 ns  ; out_controller:inst12|pstate.s18                               ; dout[4]  ; CLK        ;
; N/A                                     ; None                                                ; 16.974 ns  ; out_controller:inst12|pstate.s22                               ; dout[11] ; CLK        ;
; N/A                                     ; None                                                ; 16.970 ns  ; out_controller:inst12|pstate.s20                               ; dout[15] ; CLK        ;
; N/A                                     ; None                                                ; 16.962 ns  ; out_controller:inst12|pstate.s24                               ; dout[0]  ; CLK        ;
; N/A                                     ; None                                                ; 16.960 ns  ; out_controller:inst12|pstate.s18                               ; dout[2]  ; CLK        ;
; N/A                                     ; None                                                ; 16.927 ns  ; out_controller:inst12|pstate.s25                               ; dout[7]  ; CLK        ;
; N/A                                     ; None                                                ; 16.924 ns  ; out_controller:inst12|pstate.s21                               ; dout[13] ; CLK        ;
; N/A                                     ; None                                                ; 16.898 ns  ; out_controller:inst12|pstate.s19                               ; dout[1]  ; CLK        ;
; N/A                                     ; None                                                ; 16.889 ns  ; out_controller:inst12|pstate.s18                               ; dout[12] ; CLK        ;
; N/A                                     ; None                                                ; 16.885 ns  ; out_controller:inst12|pstate.s18                               ; dout[5]  ; CLK        ;
; N/A                                     ; None                                                ; 16.879 ns  ; out_controller:inst12|pstate.s20                               ; dout[3]  ; CLK        ;
; N/A                                     ; None                                                ; 16.877 ns  ; out_controller:inst12|pstate.s22                               ; dout[9]  ; CLK        ;
; N/A                                     ; None                                                ; 16.874 ns  ; out_controller:inst12|pstate.s21                               ; dout[2]  ; CLK        ;
; N/A                                     ; None                                                ; 16.873 ns  ; out_controller:inst12|pstate.s29                               ; dout[7]  ; CLK        ;
; N/A                                     ; None                                                ; 16.867 ns  ; out_controller:inst12|pstate.s15                               ; dout[7]  ; CLK        ;
; N/A                                     ; None                                                ; 16.851 ns  ; out_controller:inst12|pstate.s21                               ; dout[12] ; CLK        ;
; N/A                                     ; None                                                ; 16.850 ns  ; out_controller:inst12|pstate.s18                               ; dout[10] ; CLK        ;
; N/A                                     ; None                                                ; 16.838 ns  ; out_controller:inst12|pstate.s20                               ; dout[6]  ; CLK        ;
; N/A                                     ; None                                                ; 16.838 ns  ; out_controller:inst12|pstate.s16                               ; dout[8]  ; CLK        ;
; N/A                                     ; None                                                ; 16.828 ns  ; out_controller:inst12|pstate.s24                               ; dout[2]  ; CLK        ;
; N/A                                     ; None                                                ; 16.827 ns  ; out_reg:inst6|lpm_dff2:inst32|lpm_ff:lpm_ff_component|dffs[12] ; dout[12] ; CLK        ;
; N/A                                     ; None                                                ; 16.785 ns  ; out_controller:inst12|pstate.s25                               ; dout[0]  ; CLK        ;
; N/A                                     ; None                                                ; 16.773 ns  ; out_controller:inst12|pstate.s24                               ; dout[4]  ; CLK        ;
; N/A                                     ; None                                                ; 16.765 ns  ; out_controller:inst12|pstate.s21                               ; dout[1]  ; CLK        ;
; N/A                                     ; None                                                ; 16.763 ns  ; out_controller:inst12|pstate.s21                               ; dout[3]  ; CLK        ;
; N/A                                     ; None                                                ; 16.725 ns  ; out_controller:inst12|pstate.s16                               ; dout[7]  ; CLK        ;
; N/A                                     ; None                                                ; 16.720 ns  ; out_controller:inst12|pstate.s18                               ; dout[0]  ; CLK        ;
; N/A                                     ; None                                                ; 16.700 ns  ; out_controller:inst12|pstate.s24                               ; dout[13] ; CLK        ;
; N/A                                     ; None                                                ; 16.693 ns  ; out_controller:inst12|pstate.s29                               ; dout[8]  ; CLK        ;
; N/A                                     ; None                                                ; 16.687 ns  ; out_controller:inst12|pstate.s19                               ; dout[5]  ; CLK        ;
; N/A                                     ; None                                                ; 16.662 ns  ; out_controller:inst12|pstate.s23                               ; dout[11] ; CLK        ;
; N/A                                     ; None                                                ; 16.660 ns  ; out_controller:inst12|pstate.s18                               ; dout[1]  ; CLK        ;
; N/A                                     ; None                                                ; 16.639 ns  ; out_controller:inst12|pstate.s25                               ; dout[11] ; CLK        ;
; N/A                                     ; None                                                ; 16.636 ns  ; out_controller:inst12|pstate.s24                               ; dout[1]  ; CLK        ;
; N/A                                     ; None                                                ; 16.580 ns  ; out_controller:inst12|pstate.s24                               ; dout[6]  ; CLK        ;
; N/A                                     ; None                                                ; 16.575 ns  ; out_controller:inst12|pstate.s24                               ; dout[5]  ; CLK        ;
; N/A                                     ; None                                                ; 16.554 ns  ; out_controller:inst12|pstate.s21                               ; dout[5]  ; CLK        ;
; N/A                                     ; None                                                ; 16.551 ns  ; out_controller:inst12|pstate.s19                               ; dout[3]  ; CLK        ;
; N/A                                     ; None                                                ; 16.542 ns  ; out_controller:inst12|pstate.s25                               ; dout[9]  ; CLK        ;
; N/A                                     ; None                                                ; 16.529 ns  ; out_controller:inst12|pstate.s14                               ; dout[14] ; CLK        ;
; N/A                                     ; None                                                ; 16.517 ns  ; out_controller:inst12|pstate.s23                               ; dout[9]  ; CLK        ;
; N/A                                     ; None                                                ; 16.511 ns  ; out_controller:inst12|pstate.s15                               ; dout[11] ; CLK        ;
; N/A                                     ; None                                                ; 16.479 ns  ; out_reg:inst6|lpm_dff2:inst30|lpm_ff:lpm_ff_component|dffs[14] ; dout[14] ; CLK        ;
; N/A                                     ; None                                                ; 16.472 ns  ; out_controller:inst12|pstate.s18                               ; dout[8]  ; CLK        ;
; N/A                                     ; None                                                ; 16.467 ns  ; out_controller:inst12|pstate.s21                               ; dout[0]  ; CLK        ;
; N/A                                     ; None                                                ; 16.460 ns  ; out_controller:inst12|pstate.s20                               ; dout[4]  ; CLK        ;
; N/A                                     ; None                                                ; 16.459 ns  ; out_controller:inst12|pstate.s19                               ; dout[8]  ; CLK        ;
; N/A                                     ; None                                                ; 16.442 ns  ; out_controller:inst12|pstate.s20                               ; dout[2]  ; CLK        ;
; N/A                                     ; None                                                ; 16.437 ns  ; out_controller:inst12|pstate.s16                               ; dout[11] ; CLK        ;
; N/A                                     ; None                                                ; 16.436 ns  ; out_controller:inst12|pstate.s24                               ; dout[15] ; CLK        ;
; N/A                                     ; None                                                ; 16.393 ns  ; out_controller:inst12|pstate.s29                               ; dout[11] ; CLK        ;
; N/A                                     ; None                                                ; 16.383 ns  ; out_controller:inst12|pstate.s14                               ; dout[10] ; CLK        ;
; N/A                                     ; None                                                ; 16.371 ns  ; out_controller:inst12|pstate.s20                               ; dout[12] ; CLK        ;
; N/A                                     ; None                                                ; 16.367 ns  ; out_controller:inst12|pstate.s20                               ; dout[5]  ; CLK        ;
; N/A                                     ; None                                                ; 16.366 ns  ; out_controller:inst12|pstate.s15                               ; dout[9]  ; CLK        ;
; N/A                                     ; None                                                ; 16.346 ns  ; out_controller:inst12|pstate.s19                               ; dout[7]  ; CLK        ;
; N/A                                     ; None                                                ; 16.340 ns  ; out_controller:inst12|pstate.s16                               ; dout[9]  ; CLK        ;
; N/A                                     ; None                                                ; 16.332 ns  ; out_controller:inst12|pstate.s18                               ; dout[7]  ; CLK        ;
; N/A                                     ; None                                                ; 16.332 ns  ; out_controller:inst12|pstate.s20                               ; dout[10] ; CLK        ;
; N/A                                     ; None                                                ; 16.326 ns  ; out_controller:inst12|pstate.s21                               ; dout[8]  ; CLK        ;
; N/A                                     ; None                                                ; 16.310 ns  ; out_reg:inst6|lpm_dff2:inst24|lpm_ff:lpm_ff_component|dffs[7]  ; dout[7]  ; CLK        ;
; N/A                                     ; None                                                ; 16.283 ns  ; out_controller:inst12|pstate.s14                               ; dout[6]  ; CLK        ;
; N/A                                     ; None                                                ; 16.282 ns  ; out_controller:inst12|pstate.s24                               ; dout[7]  ; CLK        ;
; N/A                                     ; None                                                ; 16.217 ns  ; out_controller:inst12|pstate.s29                               ; dout[9]  ; CLK        ;
; N/A                                     ; None                                                ; 16.213 ns  ; out_controller:inst12|pstate.s21                               ; dout[7]  ; CLK        ;
; N/A                                     ; None                                                ; 16.202 ns  ; out_controller:inst12|pstate.s20                               ; dout[0]  ; CLK        ;
; N/A                                     ; None                                                ; 16.157 ns  ; out_reg:inst6|lpm_dff2:inst26|lpm_ff:lpm_ff_component|dffs[7]  ; dout[7]  ; CLK        ;
; N/A                                     ; None                                                ; 16.142 ns  ; out_controller:inst12|pstate.s20                               ; dout[1]  ; CLK        ;
; N/A                                     ; None                                                ; 16.131 ns  ; out_controller:inst12|pstate.s19                               ; dout[0]  ; CLK        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                ;          ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------+----------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                         ;
+---------------+-------------+-----------+---------+-------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                                                          ; To Clock ;
+---------------+-------------+-----------+---------+-------------------------------------------------------------+----------+
; N/A           ; None        ; -1.204 ns ; din[6]  ; in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6]  ; CLK      ;
; N/A           ; None        ; -1.227 ns ; din[5]  ; in_reg:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A           ; None        ; -1.247 ns ; din[5]  ; in_reg:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A           ; None        ; -1.253 ns ; din[7]  ; in_reg:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A           ; None        ; -1.274 ns ; din[0]  ; in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]  ; CLK      ;
; N/A           ; None        ; -1.284 ns ; din[5]  ; in_reg:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]  ; CLK      ;
; N/A           ; None        ; -1.287 ns ; cf_load ; out_controller:inst12|pstate.s1                             ; CLK      ;
; N/A           ; None        ; -1.288 ns ; din[5]  ; in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; CLK      ;
; N/A           ; None        ; -1.289 ns ; din[2]  ; in_reg:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A           ; None        ; -1.289 ns ; cf_load ; in_controller:inst1|pstate.s1                               ; CLK      ;
; N/A           ; None        ; -1.290 ns ; cf_load ; out_controller:inst12|pstate.s0                             ; CLK      ;
; N/A           ; None        ; -1.291 ns ; din[2]  ; in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; CLK      ;
; N/A           ; None        ; -1.297 ns ; din[2]  ; in_reg:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]  ; CLK      ;
; N/A           ; None        ; -1.297 ns ; din[1]  ; in_reg:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]  ; CLK      ;
; N/A           ; None        ; -1.303 ns ; din[2]  ; in_reg:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]  ; CLK      ;
; N/A           ; None        ; -1.304 ns ; din[1]  ; in_reg:inst|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A           ; None        ; -1.305 ns ; din[3]  ; in_reg:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]  ; CLK      ;
; N/A           ; None        ; -1.307 ns ; din[2]  ; in_reg:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A           ; None        ; -1.309 ns ; din[1]  ; in_reg:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]  ; CLK      ;
; N/A           ; None        ; -1.312 ns ; din[5]  ; in_reg:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]  ; CLK      ;
; N/A           ; None        ; -1.313 ns ; din[5]  ; in_reg:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A           ; None        ; -1.313 ns ; din[7]  ; in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]  ; CLK      ;
; N/A           ; None        ; -1.314 ns ; din[1]  ; in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1]  ; CLK      ;
; N/A           ; None        ; -1.316 ns ; din[4]  ; in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4]  ; CLK      ;
; N/A           ; None        ; -1.319 ns ; din[0]  ; in_reg:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A           ; None        ; -1.320 ns ; din[0]  ; in_reg:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A           ; None        ; -1.321 ns ; din[4]  ; in_reg:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]  ; CLK      ;
; N/A           ; None        ; -1.328 ns ; din[3]  ; in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3]  ; CLK      ;
; N/A           ; None        ; -1.330 ns ; din[1]  ; in_reg:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]  ; CLK      ;
; N/A           ; None        ; -1.331 ns ; din[2]  ; in_reg:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]  ; CLK      ;
; N/A           ; None        ; -1.333 ns ; din[2]  ; in_reg:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A           ; None        ; -1.335 ns ; din[6]  ; in_reg:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A           ; None        ; -1.337 ns ; din[2]  ; in_reg:inst|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A           ; None        ; -1.339 ns ; din[2]  ; in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2]  ; CLK      ;
; N/A           ; None        ; -1.342 ns ; din[3]  ; in_reg:inst|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A           ; None        ; -1.343 ns ; din[1]  ; in_reg:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]  ; CLK      ;
; N/A           ; None        ; -1.346 ns ; din[3]  ; in_reg:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A           ; None        ; -1.351 ns ; din[7]  ; in_reg:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7]  ; CLK      ;
; N/A           ; None        ; -1.358 ns ; din[4]  ; in_reg:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]  ; CLK      ;
; N/A           ; None        ; -1.361 ns ; din[7]  ; in_reg:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A           ; None        ; -1.365 ns ; din[2]  ; in_reg:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]  ; CLK      ;
; N/A           ; None        ; -1.365 ns ; din[4]  ; in_reg:inst|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A           ; None        ; -1.365 ns ; din[1]  ; in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]  ; CLK      ;
; N/A           ; None        ; -1.366 ns ; din[2]  ; in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]  ; CLK      ;
; N/A           ; None        ; -1.368 ns ; din[5]  ; in_reg:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]  ; CLK      ;
; N/A           ; None        ; -1.371 ns ; din[5]  ; in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]  ; CLK      ;
; N/A           ; None        ; -1.375 ns ; din[4]  ; in_reg:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]  ; CLK      ;
; N/A           ; None        ; -1.378 ns ; din[3]  ; in_reg:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A           ; None        ; -1.378 ns ; din[4]  ; in_reg:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A           ; None        ; -1.379 ns ; din[3]  ; in_reg:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A           ; None        ; -1.379 ns ; din[4]  ; in_reg:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]  ; CLK      ;
; N/A           ; None        ; -1.382 ns ; din[5]  ; in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5]  ; CLK      ;
; N/A           ; None        ; -1.382 ns ; din[7]  ; in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; CLK      ;
; N/A           ; None        ; -1.382 ns ; din[1]  ; in_reg:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A           ; None        ; -1.383 ns ; din[1]  ; in_reg:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]  ; CLK      ;
; N/A           ; None        ; -1.384 ns ; din[4]  ; in_reg:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A           ; None        ; -1.384 ns ; din[6]  ; in_reg:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]  ; CLK      ;
; N/A           ; None        ; -1.385 ns ; din[6]  ; in_reg:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A           ; None        ; -1.385 ns ; din[6]  ; in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6]  ; CLK      ;
; N/A           ; None        ; -1.385 ns ; din[7]  ; in_reg:inst|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A           ; None        ; -1.386 ns ; din[3]  ; in_reg:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]  ; CLK      ;
; N/A           ; None        ; -1.388 ns ; din[3]  ; in_reg:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]  ; CLK      ;
; N/A           ; None        ; -1.390 ns ; din[6]  ; in_reg:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[6]  ; CLK      ;
; N/A           ; None        ; -1.393 ns ; din[3]  ; in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; CLK      ;
; N/A           ; None        ; -1.396 ns ; din[7]  ; in_reg:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]  ; CLK      ;
; N/A           ; None        ; -1.400 ns ; din[3]  ; in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3]  ; CLK      ;
; N/A           ; None        ; -1.404 ns ; din[5]  ; in_reg:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5]  ; CLK      ;
; N/A           ; None        ; -1.404 ns ; din[1]  ; in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; CLK      ;
; N/A           ; None        ; -1.407 ns ; din[3]  ; in_reg:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]  ; CLK      ;
; N/A           ; None        ; -1.412 ns ; din[4]  ; in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; CLK      ;
; N/A           ; None        ; -1.413 ns ; din[4]  ; in_reg:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]  ; CLK      ;
; N/A           ; None        ; -1.421 ns ; din[7]  ; in_reg:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7]  ; CLK      ;
; N/A           ; None        ; -1.423 ns ; din[7]  ; in_reg:inst|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A           ; None        ; -1.434 ns ; din[5]  ; in_reg:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]  ; CLK      ;
; N/A           ; None        ; -1.436 ns ; din[5]  ; in_reg:inst|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A           ; None        ; -1.439 ns ; din[4]  ; in_reg:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A           ; None        ; -1.440 ns ; din[4]  ; in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4]  ; CLK      ;
; N/A           ; None        ; -1.440 ns ; din[6]  ; in_reg:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A           ; None        ; -1.441 ns ; din[2]  ; in_reg:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]  ; CLK      ;
; N/A           ; None        ; -1.442 ns ; din[6]  ; in_reg:inst|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A           ; None        ; -1.443 ns ; din[6]  ; in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; CLK      ;
; N/A           ; None        ; -1.447 ns ; din[6]  ; in_reg:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6]  ; CLK      ;
; N/A           ; None        ; -1.452 ns ; din[7]  ; in_reg:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]  ; CLK      ;
; N/A           ; None        ; -1.457 ns ; din[7]  ; in_reg:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7]  ; CLK      ;
; N/A           ; None        ; -1.458 ns ; din[0]  ; in_reg:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; CLK      ;
; N/A           ; None        ; -1.486 ns ; din[1]  ; in_reg:inst|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A           ; None        ; -1.494 ns ; din[7]  ; in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[7]  ; CLK      ;
; N/A           ; None        ; -1.521 ns ; din[0]  ; in_reg:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]  ; CLK      ;
; N/A           ; None        ; -1.522 ns ; din[0]  ; in_reg:inst|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A           ; None        ; -1.527 ns ; din[0]  ; in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; CLK      ;
; N/A           ; None        ; -1.542 ns ; din[1]  ; in_reg:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A           ; None        ; -1.553 ns ; din[0]  ; in_reg:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A           ; None        ; -1.564 ns ; din[0]  ; in_reg:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; CLK      ;
; N/A           ; None        ; -1.575 ns ; din[6]  ; in_reg:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]  ; CLK      ;
; N/A           ; None        ; -1.577 ns ; din[6]  ; in_reg:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6]  ; CLK      ;
; N/A           ; None        ; -1.615 ns ; din[0]  ; in_reg:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; CLK      ;
; N/A           ; None        ; -1.646 ns ; din[3]  ; in_reg:inst|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]  ; CLK      ;
; N/A           ; None        ; -1.853 ns ; din[0]  ; in_reg:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; CLK      ;
; N/A           ; None        ; -1.855 ns ; din[0]  ; in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; CLK      ;
+---------------+-------------+-----------+---------+-------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Dec 07 07:17:17 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off newfinal -c newfinal
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch0:inst37|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch0:inst37|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch0:inst37|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch0:inst37|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch0:inst28|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch0:inst29|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch0:inst31|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch0:inst33|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch0:inst30|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch0:inst28|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch0:inst29|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch0:inst31|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch0:inst30|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch0:inst33|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch0:inst28|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch0:inst31|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch0:inst29|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch0:inst33|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch0:inst30|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch0:inst26|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch0:inst28|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch0:inst31|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch0:inst29|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch0:inst33|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch0:inst30|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch0:inst37|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch0:inst28|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch0:inst29|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch0:inst31|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch0:inst33|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch0:inst30|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch0:inst37|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch0:inst28|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch0:inst29|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch0:inst31|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch0:inst33|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch0:inst30|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch0:inst37|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch0:inst28|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch0:inst31|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch0:inst29|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch0:inst33|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch0:inst30|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch0:inst37|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch0:inst32|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch0:inst28|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch0:inst29|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch0:inst31|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch0:inst33|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch0:inst30|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch0:inst26|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch0:inst26|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch0:inst26|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch0:inst26|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch0:inst26|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch0:inst26|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch0:inst26|lpm_latch:lpm_latch_component|latches[2]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "in_controller:inst1|pstate.s17" as buffer
    Info: Detected ripple clock "in_controller:inst1|pstate.s16" as buffer
    Info: Detected ripple clock "in_controller:inst1|pstate.s14" as buffer
    Info: Detected ripple clock "in_controller:inst1|pstate.s15" as buffer
    Info: Detected ripple clock "in_controller:inst1|pstate.s18" as buffer
    Info: Detected gated clock "in_controller:inst1|WideOr5~0" as buffer
    Info: Detected ripple clock "in_controller:inst1|pstate.s19" as buffer
    Info: Detected gated clock "in_controller:inst1|WideOr5" as buffer
    Info: Detected ripple clock "out_controller:inst12|pstate.s0" as buffer
Info: Clock "CLK" has Internal fmax of 23.79 MHz between source register "lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0]" and destination register "out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15]" (period= 42.043 ns)
    Info: + Longest register to register delay is 34.445 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y10_N2; Fanout = 6; REG Node = 'lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0]'
        Info: 2: + IC(1.230 ns) + CELL(0.511 ns) = 1.741 ns; Loc. = LC_X6_Y10_N0; Fanout = 1; COMB Node = 'MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~35'
        Info: 3: + IC(0.773 ns) + CELL(0.511 ns) = 3.025 ns; Loc. = LC_X6_Y10_N6; Fanout = 2; COMB Node = 'MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~36'
        Info: 4: + IC(0.767 ns) + CELL(0.511 ns) = 4.303 ns; Loc. = LC_X6_Y10_N9; Fanout = 1; COMB Node = 'MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[0]~32'
        Info: 5: + IC(2.496 ns) + CELL(0.511 ns) = 7.310 ns; Loc. = LC_X2_Y7_N5; Fanout = 1; COMB Node = 'MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[0]'
        Info: 6: + IC(0.707 ns) + CELL(0.914 ns) = 8.931 ns; Loc. = LC_X2_Y7_N1; Fanout = 9; COMB Node = 'MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|cs2a[0]'
        Info: 7: + IC(2.268 ns) + CELL(0.200 ns) = 11.399 ns; Loc. = LC_X4_Y7_N8; Fanout = 3; COMB Node = 'MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|le3a[7]'
        Info: 8: + IC(0.704 ns) + CELL(0.978 ns) = 13.081 ns; Loc. = LC_X4_Y7_N1; Fanout = 2; COMB Node = 'MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[0]~32'
        Info: 9: + IC(0.000 ns) + CELL(0.815 ns) = 13.896 ns; Loc. = LC_X4_Y7_N2; Fanout = 2; COMB Node = 'MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[1]~25'
        Info: 10: + IC(2.038 ns) + CELL(1.099 ns) = 17.033 ns; Loc. = LC_X3_Y10_N9; Fanout = 6; COMB Node = 'MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~37'
        Info: 11: + IC(0.000 ns) + CELL(1.234 ns) = 18.267 ns; Loc. = LC_X4_Y10_N1; Fanout = 3; COMB Node = 'MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~25'
        Info: 12: + IC(1.994 ns) + CELL(0.978 ns) = 21.239 ns; Loc. = LC_X5_Y9_N2; Fanout = 2; COMB Node = 'MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~27'
        Info: 13: + IC(0.000 ns) + CELL(0.815 ns) = 22.054 ns; Loc. = LC_X5_Y9_N3; Fanout = 3; COMB Node = 'MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~20'
        Info: 14: + IC(3.045 ns) + CELL(0.747 ns) = 25.846 ns; Loc. = LC_X14_Y9_N3; Fanout = 2; COMB Node = 'MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22'
        Info: 15: + IC(0.000 ns) + CELL(0.815 ns) = 26.661 ns; Loc. = LC_X14_Y9_N4; Fanout = 3; COMB Node = 'MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15'
        Info: 16: + IC(2.644 ns) + CELL(1.077 ns) = 30.382 ns; Loc. = LC_X14_Y5_N4; Fanout = 6; COMB Node = 'MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17'
        Info: 17: + IC(0.000 ns) + CELL(0.975 ns) = 31.357 ns; Loc. = LC_X14_Y5_N7; Fanout = 9; COMB Node = 'MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0'
        Info: 18: + IC(2.808 ns) + CELL(0.280 ns) = 34.445 ns; Loc. = LC_X15_Y4_N4; Fanout = 1; REG Node = 'out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15]'
        Info: Total cell delay = 12.971 ns ( 37.66 % )
        Info: Total interconnect delay = 21.474 ns ( 62.34 % )
    Info: - Smallest clock skew is -7.265 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 325; CLK Node = 'CLK'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X15_Y4_N4; Fanout = 1; REG Node = 'out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15]'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
        Info: - Longest clock path from clock "CLK" to source register is 11.084 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 325; CLK Node = 'CLK'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N6; Fanout = 2; REG Node = 'in_controller:inst1|pstate.s17'
            Info: 3: + IC(0.886 ns) + CELL(0.914 ns) = 5.995 ns; Loc. = LC_X12_Y3_N8; Fanout = 1; COMB Node = 'in_controller:inst1|WideOr5~0'
            Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 6.500 ns; Loc. = LC_X12_Y3_N9; Fanout = 96; COMB Node = 'in_controller:inst1|WideOr5'
            Info: 5: + IC(4.073 ns) + CELL(0.511 ns) = 11.084 ns; Loc. = LC_X7_Y10_N2; Fanout = 6; REG Node = 'lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0]'
            Info: Total cell delay = 4.082 ns ( 36.83 % )
            Info: Total interconnect delay = 7.002 ns ( 63.17 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.333 ns
Warning: Circuit may not operate. Detected 86 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7]" and destination pin or register "lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[7]" for clock "CLK" (Hold time is 5.561 ns)
    Info: + Largest clock skew is 7.053 ns
        Info: + Longest clock path from clock "CLK" to destination register is 10.872 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 325; CLK Node = 'CLK'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N6; Fanout = 2; REG Node = 'in_controller:inst1|pstate.s17'
            Info: 3: + IC(0.886 ns) + CELL(0.914 ns) = 5.995 ns; Loc. = LC_X12_Y3_N8; Fanout = 1; COMB Node = 'in_controller:inst1|WideOr5~0'
            Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 6.500 ns; Loc. = LC_X12_Y3_N9; Fanout = 96; COMB Node = 'in_controller:inst1|WideOr5'
            Info: 5: + IC(3.861 ns) + CELL(0.511 ns) = 10.872 ns; Loc. = LC_X1_Y9_N4; Fanout = 5; REG Node = 'lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[7]'
            Info: Total cell delay = 4.082 ns ( 37.55 % )
            Info: Total interconnect delay = 6.790 ns ( 62.45 % )
        Info: - Shortest clock path from clock "CLK" to source register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 325; CLK Node = 'CLK'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y9_N8; Fanout = 1; REG Node = 'in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7]'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: - Micro clock to output delay of source is 0.376 ns
    Info: - Shortest register to register delay is 1.116 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y9_N8; Fanout = 1; REG Node = 'in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7]'
        Info: 2: + IC(0.916 ns) + CELL(0.200 ns) = 1.116 ns; Loc. = LC_X1_Y9_N4; Fanout = 5; REG Node = 'lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[7]'
        Info: Total cell delay = 0.200 ns ( 17.92 % )
        Info: Total interconnect delay = 0.916 ns ( 82.08 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]" (data pin = "din[0]", clock pin = "CLK") is 2.409 ns
    Info: + Longest pin to register delay is 5.895 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_E1; Fanout = 12; PIN Node = 'din[0]'
        Info: 2: + IC(3.702 ns) + CELL(1.061 ns) = 5.895 ns; Loc. = LC_X8_Y9_N6; Fanout = 1; REG Node = 'in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 2.193 ns ( 37.20 % )
        Info: Total interconnect delay = 3.702 ns ( 62.80 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 325; CLK Node = 'CLK'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X8_Y9_N6; Fanout = 1; REG Node = 'in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
Info: tco from clock "CLK" to destination pin "dout[14]" through register "out_controller:inst12|pstate.s27" is 18.676 ns
    Info: + Longest clock path from clock "CLK" to source register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 325; CLK Node = 'CLK'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X15_Y2_N6; Fanout = 3; REG Node = 'out_controller:inst12|pstate.s27'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 14.481 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y2_N6; Fanout = 3; REG Node = 'out_controller:inst12|pstate.s27'
        Info: 2: + IC(0.909 ns) + CELL(0.914 ns) = 1.823 ns; Loc. = LC_X15_Y2_N3; Fanout = 4; COMB Node = 'out_controller:inst12|WideOr3~1'
        Info: 3: + IC(0.719 ns) + CELL(0.200 ns) = 2.742 ns; Loc. = LC_X15_Y2_N2; Fanout = 45; COMB Node = 'out_controller:inst12|WideOr4'
        Info: 4: + IC(1.266 ns) + CELL(0.511 ns) = 4.519 ns; Loc. = LC_X14_Y2_N7; Fanout = 15; COMB Node = 'lpm_mux2:inst8|lpm_mux:lpm_mux_component|mux_ncc:auto_generated|result_node[14]~10'
        Info: 5: + IC(2.087 ns) + CELL(0.740 ns) = 7.346 ns; Loc. = LC_X14_Y4_N3; Fanout = 1; COMB Node = 'lpm_mux2:inst8|lpm_mux:lpm_mux_component|mux_ncc:auto_generated|result_node[14]~11'
        Info: 6: + IC(2.039 ns) + CELL(0.511 ns) = 9.896 ns; Loc. = LC_X14_Y6_N0; Fanout = 1; COMB Node = 'lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_4bc:auto_generated|result_node[14]~3'
        Info: 7: + IC(0.305 ns) + CELL(0.200 ns) = 10.401 ns; Loc. = LC_X14_Y6_N1; Fanout = 1; COMB Node = 'lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_4bc:auto_generated|result_node[14]~4'
        Info: 8: + IC(1.758 ns) + CELL(2.322 ns) = 14.481 ns; Loc. = PIN_G16; Fanout = 0; PIN Node = 'dout[14]'
        Info: Total cell delay = 5.398 ns ( 37.28 % )
        Info: Total interconnect delay = 9.083 ns ( 62.72 % )
Info: th for register "in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6]" (data pin = "din[6]", clock pin = "CLK") is -1.204 ns
    Info: + Longest clock path from clock "CLK" to destination register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 325; CLK Node = 'CLK'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y4_N1; Fanout = 1; REG Node = 'in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6]'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 5.244 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_K5; Fanout = 12; PIN Node = 'din[6]'
        Info: 2: + IC(2.929 ns) + CELL(1.183 ns) = 5.244 ns; Loc. = LC_X1_Y4_N1; Fanout = 1; REG Node = 'in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6]'
        Info: Total cell delay = 2.315 ns ( 44.15 % )
        Info: Total interconnect delay = 2.929 ns ( 55.85 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 100 warnings
    Info: Peak virtual memory: 208 megabytes
    Info: Processing ended: Thu Dec 07 07:17:19 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


