verilog-cpp-keywords is a variable defined in `verilog-mode.el'.<br/>Its value is<br/>("module" "macromodule" "primitive" "timescale" "define" "ifdef" "ifndef" "else" "endif")<br/><br/><br/>Documentation:<br/>Keywords to complete when at first word of a line in declarative scope.<br/>(initial, always, begin, assign...)<br/>The procedures and variables defined within the Verilog program<br/>will be completed at runtime and should not be added to this list.