
;; Function HAL_MspInit (HAL_MspInit, funcdef_no=1438, decl_uid=9919, cgraph_uid=1442, symbol_order=1448)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 12 [ip] 13 [sp]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,6u} r103={1d,1u} r104={1d} r105={1d} r106={1d} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d} r122={1d} r123={1d,6u} 
;;    total ref usage 143{117d,26u,0e} in 29{28 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 103, 104, 105
;;  reg->defs[] map:	0[0,1] 1[2,3] 2[4,5] 3[6,7] 7[8,8] 12[9,10] 13[11,11] 14[12,13] 15[14,14] 16[15,16] 17[17,18] 18[19,20] 19[21,22] 20[23,24] 21[25,26] 22[27,28] 23[29,30] 24[31,32] 25[33,34] 26[35,36] 27[37,38] 28[39,40] 29[41,42] 30[43,44] 31[45,46] 48[47,47] 49[48,48] 50[49,49] 51[50,50] 52[51,51] 53[52,52] 54[53,53] 55[54,54] 56[55,55] 57[56,56] 58[57,57] 59[58,58] 60[59,59] 61[60,60] 62[61,61] 63[62,62] 64[63,63] 65[64,64] 66[65,65] 67[66,66] 68[67,67] 69[68,68] 70[69,69] 71[70,70] 72[71,71] 73[72,72] 74[73,73] 75[74,74] 76[75,75] 77[76,76] 78[77,77] 79[78,78] 80[79,79] 81[80,80] 82[81,81] 83[82,82] 84[83,83] 85[84,84] 86[85,85] 87[86,86] 88[87,87] 89[88,88] 90[89,89] 91[90,90] 92[91,91] 93[92,92] 94[93,93] 95[94,94] 96[95,95] 97[96,96] 98[97,97] 99[98,98] 100[99,99] 101[100,100] 102[101,101] 103[102,102] 104[103,103] 105[104,104] 106[105,105] 113[106,106] 114[107,107] 115[108,108] 116[109,109] 117[110,110] 118[111,111] 119[112,112] 120[113,113] 121[114,114] 122[115,115] 123[116,116] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d3(1){ }d5(2){ }d7(3){ }d8(7){ }d11(13){ }d13(14){ }d16(16){ }d18(17){ }d20(18){ }d22(19){ }d24(20){ }d26(21){ }d28(22){ }d30(23){ }d32(24){ }d34(25){ }d36(26){ }d38(27){ }d40(28){ }d42(29){ }d44(30){ }d46(31){ }d101(102){ }d102(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[3],2[5],3[7],7[8],13[11],14[13],16[16],17[18],18[20],19[22],20[24],21[26],22[28],23[30],24[32],25[34],26[36],27[38],28[40],29[42],30[44],31[46],102[101],103[102]
;; rd  kill	(46) 0[0,1],1[2,3],2[4,5],3[6,7],7[8],13[11],14[12,13],16[15,16],17[17,18],18[19,20],19[21,22],20[23,24],21[25,26],22[27,28],23[29,30],24[31,32],25[33,34],26[35,36],27[37,38],28[39,40],29[41,42],30[43,44],31[45,46],102[101],103[102]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[8],13[11],102[101],103[102]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d8(bb 0 insn -1) }u1(13){ d11(bb 0 insn -1) }u2(102){ d101(bb 0 insn -1) }u3(103){ d102(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 114 115 116 117 118 119 120 121 122 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 114 115 116 117 118 119 120 121 122 123
;; live  kill	 12 [ip]
;; rd  in  	(4) 7[8],13[11],102[101],103[102]
;; rd  gen 	(11) 113[106],114[107],115[108],116[109],117[110],118[111],119[112],120[113],121[114],122[115],123[116]
;; rd  kill	(11) 113[106],114[107],115[108],116[109],117[110],118[111],119[112],120[113],121[114],122[115],123[116]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[8],13[11],102[101],103[102]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d8(bb 0 insn -1) }
;;   reg 13 { d11(bb 0 insn -1) }
;;   reg 102 { d101(bb 0 insn -1) }
;;   reg 103 { d102(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u23(7){ d8(bb 0 insn -1) }u24(13){ d11(bb 0 insn -1) }u25(102){ d101(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[8],13[11],102[101],103[102]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d8(bb 0 insn -1) }
;;   reg 13 { d11(bb 0 insn -1) }
;;   reg 102 { d101(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 38 to worklist
  Adding insn 35 to worklist
  Adding insn 33 to worklist
  Adding insn 31 to worklist
  Adding insn 28 to worklist
  Adding insn 25 to worklist
  Adding insn 19 to worklist
  Adding insn 17 to worklist
  Adding insn 15 to worklist
  Adding insn 12 to worklist
  Adding insn 9 to worklist
Finished finding needed instructions:
Processing use of (reg 123) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 114 [ _2 ]) in insn 12:
  Adding insn 10 to worklist
Processing use of (reg 123) in insn 12:
Processing use of (reg 113 [ _1 ]) in insn 10:
Processing use of (reg 123) in insn 15:
Processing use of (reg 102 sfp) in insn 17:
Processing use of (reg 116 [ _4 ]) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 115 [ _3 ]) in insn 16:
Processing use of (reg 102 sfp) in insn 19:
Processing use of (reg 123) in insn 25:
Processing use of (reg 118 [ _6 ]) in insn 28:
  Adding insn 26 to worklist
Processing use of (reg 123) in insn 28:
Processing use of (reg 117 [ _5 ]) in insn 26:
Processing use of (reg 123) in insn 31:
Processing use of (reg 102 sfp) in insn 33:
Processing use of (reg 120 [ _8 ]) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 119 [ _7 ]) in insn 32:
Processing use of (reg 102 sfp) in insn 35:
Processing use of (reg 13 sp) in insn 38:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 12 [ip] 13 [sp]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,6u} r103={1d,1u} r104={1d} r105={1d} r106={1d} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d} r122={1d} r123={1d,6u} 
;;    total ref usage 143{117d,26u,0e} in 29{28 regular + 1 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":72:3 -1
     (nil))
(debug_insn 6 5 7 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":72:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":72:3 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 123)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":72:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 10 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 123)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":72:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 12 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 1 [0x1]))) "../Core/Src/stm32g4xx_hal_msp.c":72:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 12 10 13 2 (set (mem/v:SI (plus:SI (reg/f:SI 123)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Core/Src/stm32g4xx_hal_msp.c":72:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 13 12 15 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":72:3 -1
     (nil))
(insn 15 13 16 2 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 123)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":72:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 17 2 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (const_int 1 [0x1]))) "../Core/Src/stm32g4xx_hal_msp.c":72:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 17 16 18 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 tmpreg+0 S4 A64])
        (reg:SI 116 [ _4 ])) "../Core/Src/stm32g4xx_hal_msp.c":72:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 18 17 19 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":72:3 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 121 [ vol.0_12 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 tmpreg+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":72:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 121 [ vol.0_12 ])
        (nil)))
(debug_insn 20 19 21 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":72:3 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":73:3 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":73:3 -1
     (nil))
(debug_insn 23 22 25 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":73:3 -1
     (nil))
(insn 25 23 26 2 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 123)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":73:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 25 28 2 (set (reg:SI 118 [ _6 ])
        (ior:SI (reg:SI 117 [ _5 ])
            (const_int 268435456 [0x10000000]))) "../Core/Src/stm32g4xx_hal_msp.c":73:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 28 26 29 2 (set (mem/v:SI (plus:SI (reg/f:SI 123)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 118 [ _6 ])) "../Core/Src/stm32g4xx_hal_msp.c":73:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(debug_insn 29 28 31 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":73:3 -1
     (nil))
(insn 31 29 32 2 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 123)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":73:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 123)
        (nil)))
(insn 32 31 33 2 (set (reg:SI 120 [ _8 ])
        (and:SI (reg:SI 119 [ _7 ])
            (const_int 268435456 [0x10000000]))) "../Core/Src/stm32g4xx_hal_msp.c":73:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 33 32 34 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmpreg+0 S4 A32])
        (reg:SI 120 [ _8 ])) "../Core/Src/stm32g4xx_hal_msp.c":73:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(debug_insn 34 33 35 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":73:3 -1
     (nil))
(insn 35 34 36 2 (set (reg:SI 122 [ vol.1_15 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":73:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 122 [ vol.1_15 ])
        (nil)))
(debug_insn 36 35 37 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":73:3 -1
     (nil))
(debug_insn 37 36 38 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":79:3 -1
     (nil))
(call_insn/j 38 37 0 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_PWREx_DisableUCPDDeadBattery") [flags 0x41]  <function_decl 0000000006af6100 HAL_PWREx_DisableUCPDDeadBattery>) [0 HAL_PWREx_DisableUCPDDeadBattery S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":79:3 292 {*sibcall_insn}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_PWREx_DisableUCPDDeadBattery") [flags 0x41]  <function_decl 0000000006af6100 HAL_PWREx_DisableUCPDDeadBattery>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))

;; Function HAL_ADC_MspInit (HAL_ADC_MspInit, funcdef_no=1439, decl_uid=8608, cgraph_uid=1443, symbol_order=1449)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 9 (    1)


HAL_ADC_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={11d,7u} r1={9d,2u} r2={8d,1u} r3={7d} r7={1d,8u} r12={12d} r13={1d,14u} r14={7d} r15={6d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={9d,3u} r101={6d} r102={1d,19u,3e} r103={1d,7u} r104={6d} r105={6d} r106={6d} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r124={1d} r125={1d} r126={1d,3u} r128={1d,6u} r129={1d,2u} r132={1d,1u} r133={1d,1u,1e} r134={1d,1u} r135={1d,1u} r137={1d,1u} r138={1d,6u} r144={1d,1u} r145={1d,4u} r149={1d,1u} r151={1d,1u} r157={1d,1u} r159={1d,1u} r161={1d,1u} r163={1d,1u} r167={1d,1u} r170={1d,12u} r171={1d,5u} 
;;    total ref usage 675{551d,120u,4e} in 111{105 regular + 6 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520
;;  reg->defs[] map:	0[0,10] 1[11,19] 2[20,27] 3[28,34] 7[35,35] 12[36,47] 13[48,48] 14[49,55] 15[56,61] 16[62,68] 17[69,75] 18[76,82] 19[83,89] 20[90,96] 21[97,103] 22[104,110] 23[111,117] 24[118,124] 25[125,131] 26[132,138] 27[139,145] 28[146,152] 29[153,159] 30[160,166] 31[167,173] 48[174,179] 49[180,185] 50[186,191] 51[192,197] 52[198,203] 53[204,209] 54[210,215] 55[216,221] 56[222,227] 57[228,233] 58[234,239] 59[240,245] 60[246,251] 61[252,257] 62[258,263] 63[264,269] 64[270,275] 65[276,281] 66[282,287] 67[288,293] 68[294,299] 69[300,305] 70[306,311] 71[312,317] 72[318,323] 73[324,329] 74[330,335] 75[336,341] 76[342,347] 77[348,353] 78[354,359] 79[360,365] 80[366,371] 81[372,377] 82[378,383] 83[384,389] 84[390,395] 85[396,401] 86[402,407] 87[408,413] 88[414,419] 89[420,425] 90[426,431] 91[432,437] 92[438,443] 93[444,449] 94[450,455] 95[456,461] 96[462,467] 97[468,473] 98[474,479] 99[480,485] 100[486,494] 101[495,500] 102[501,501] 103[502,502] 104[503,508] 105[509,514] 106[515,520] 115[521,521] 116[522,522] 117[523,523] 118[524,524] 119[525,525] 120[526,526] 121[527,527] 122[528,528] 124[529,529] 125[530,530] 126[531,531] 128[532,532] 129[533,533] 132[534,534] 133[535,535] 134[536,536] 135[537,537] 137[538,538] 138[539,539] 144[540,540] 145[541,541] 149[542,542] 151[543,543] 157[544,544] 159[545,545] 161[546,546] 163[547,547] 167[548,548] 170[549,549] 171[550,550] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d10(0){ }d19(1){ }d27(2){ }d34(3){ }d35(7){ }d48(13){ }d55(14){ }d68(16){ }d75(17){ }d82(18){ }d89(19){ }d96(20){ }d103(21){ }d110(22){ }d117(23){ }d124(24){ }d131(25){ }d138(26){ }d145(27){ }d152(28){ }d159(29){ }d166(30){ }d173(31){ }d501(102){ }d502(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[10],1[19],2[27],3[34],7[35],13[48],14[55],16[68],17[75],18[82],19[89],20[96],21[103],22[110],23[117],24[124],25[131],26[138],27[145],28[152],29[159],30[166],31[173],102[501],103[502]
;; rd  kill	(158) 0[0,1,2,3,4,5,6,7,8,9,10],1[11,12,13,14,15,16,17,18,19],2[20,21,22,23,24,25,26,27],3[28,29,30,31,32,33,34],7[35],13[48],14[49,50,51,52,53,54,55],16[62,63,64,65,66,67,68],17[69,70,71,72,73,74,75],18[76,77,78,79,80,81,82],19[83,84,85,86,87,88,89],20[90,91,92,93,94,95,96],21[97,98,99,100,101,102,103],22[104,105,106,107,108,109,110],23[111,112,113,114,115,116,117],24[118,119,120,121,122,123,124],25[125,126,127,128,129,130,131],26[132,133,134,135,136,137,138],27[139,140,141,142,143,144,145],28[146,147,148,149,150,151,152],29[153,154,155,156,157,158,159],30[160,161,162,163,164,165,166],31[167,168,169,170,171,172,173],102[501],103[502]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[10],7[35],13[48],102[501],103[502]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 8 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d35(bb 0 insn -1) }u1(13){ d48(bb 0 insn -1) }u2(102){ d501(bb 0 insn -1) }u3(103){ d502(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 126 128 129 132 133 171
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 126 128 129 132 133 171
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 0[10],7[35],13[48],102[501],103[502]
;; rd  gen 	(8) 0[8],100[493],126[531],128[532],129[533],132[534],133[535],171[550]
;; rd  kill	(33) 0[0,1,2,3,4,5,6,7,8,9,10],14[49,50,51,52,53,54,55],100[486,487,488,489,490,491,492,493,494],126[531],128[532],129[533],132[534],133[535],171[550]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 129 171
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 129 171
;; rd  out 	(7) 7[35],13[48],102[501],103[502],126[531],129[533],171[550]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 13 { d48(bb 0 insn -1) }
;;   reg 102 { d501(bb 0 insn -1) }
;;   reg 103 { d502(bb 0 insn -1) }

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u29(7){ d35(bb 0 insn -1) }u30(13){ d48(bb 0 insn -1) }u31(102){ d501(bb 0 insn -1) }u32(103){ d502(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 129 171
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 134 135 137
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 129 171
;; live  gen 	 0 [r0] 100 [cc] 134 135 137
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(7) 7[35],13[48],102[501],103[502],126[531],129[533],171[550]
;; rd  gen 	(5) 0[7],100[487],134[536],135[537],137[538]
;; rd  kill	(30) 0[0,1,2,3,4,5,6,7,8,9,10],14[49,50,51,52,53,54,55],100[486,487,488,489,490,491,492,493,494],134[536],135[537],137[538]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 171
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 171
;; rd  out 	(6) 7[35],13[48],102[501],103[502],126[531],171[550]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 13 { d48(bb 0 insn -1) }
;;   reg 102 { d501(bb 0 insn -1) }
;;   reg 103 { d502(bb 0 insn -1) }

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u44(7){ d35(bb 0 insn -1) }u45(13){ d48(bb 0 insn -1) }u46(102){ d501(bb 0 insn -1) }u47(103){ d502(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 171
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 171
;; live  gen 	
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[35],13[48],102[501],103[502],126[531],171[550]
;; rd  gen 	(0) 
;; rd  kill	(7) 14[49,50,51,52,53,54,55]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 171
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 171
;; rd  out 	(6) 7[35],13[48],102[501],103[502],126[531],171[550]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 13 { d48(bb 0 insn -1) }
;;   reg 102 { d501(bb 0 insn -1) }
;;   reg 103 { d502(bb 0 insn -1) }

( 4 3 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u49(7){ d35(bb 0 insn -1) }u50(13){ d48(bb 0 insn -1) }u51(102){ d501(bb 0 insn -1) }u52(103){ d502(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 171
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 171
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 115 116 117 118 119 120 121 122 124 125 138 144 145 149 151 157 159 161 163 167 170
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 171
;; live  gen 	 0 [r0] 1 [r1] 100 [cc] 115 116 117 118 119 120 121 122 124 125 138 144 145 149 151 157 159 161 163 167 170
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[35],13[48],102[501],103[502],126[531],171[550]
;; rd  gen 	(23) 0[4],100[486],115[521],116[522],117[523],118[524],119[525],120[526],121[527],122[528],124[529],125[530],138[539],144[540],145[541],149[542],151[543],157[544],159[545],161[546],163[547],167[548],170[549]
;; rd  kill	(48) 0[0,1,2,3,4,5,6,7,8,9,10],14[49,50,51,52,53,54,55],100[486,487,488,489,490,491,492,493,494],115[521],116[522],117[523],118[524],119[525],120[526],121[527],122[528],124[529],125[530],138[539],144[540],145[541],149[542],151[543],157[544],159[545],161[546],163[547],167[548],170[549]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 170
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 170
;; rd  out 	(6) 7[35],13[48],102[501],103[502],126[531],170[549]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 13 { d48(bb 0 insn -1) }
;;   reg 102 { d501(bb 0 insn -1) }
;;   reg 103 { d502(bb 0 insn -1) }

( 5 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u104(7){ d35(bb 0 insn -1) }u105(13){ d48(bb 0 insn -1) }u106(102){ d501(bb 0 insn -1) }u107(103){ d502(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 170
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 170
;; live  gen 	
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[35],13[48],102[501],103[502],126[531],170[549]
;; rd  gen 	(0) 
;; rd  kill	(7) 14[49,50,51,52,53,54,55]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 170
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 170
;; rd  out 	(6) 7[35],13[48],102[501],103[502],126[531],170[549]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 13 { d48(bb 0 insn -1) }
;;   reg 102 { d501(bb 0 insn -1) }
;;   reg 103 { d502(bb 0 insn -1) }

( 6 5 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u109(7){ d35(bb 0 insn -1) }u110(13){ d48(bb 0 insn -1) }u111(102){ d501(bb 0 insn -1) }u112(103){ d502(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 170
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 170
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 170
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 7[35],13[48],102[501],103[502],126[531],170[549]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[35],13[48],102[501],103[502]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 13 { d48(bb 0 insn -1) }
;;   reg 102 { d501(bb 0 insn -1) }
;;   reg 103 { d502(bb 0 insn -1) }

( 7 2 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u117(7){ d35(bb 0 insn -1) }u118(13){ d48(bb 0 insn -1) }u119(102){ d501(bb 0 insn -1) }u120(103){ d502(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(7) 7[35],13[48],102[501],103[502],126[531],129[533],171[550]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[35],13[48],102[501],103[502]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 13 { d48(bb 0 insn -1) }
;;   reg 102 { d501(bb 0 insn -1) }
;;   reg 103 { d502(bb 0 insn -1) }

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u121(7){ d35(bb 0 insn -1) }u122(13){ d48(bb 0 insn -1) }u123(102){ d501(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[35],13[48],102[501],103[502]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 13 { d48(bb 0 insn -1) }
;;   reg 102 { d501(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 26 to worklist
  Adding insn 20 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
  Adding insn 41 to worklist
  Adding insn 37 to worklist
  Adding insn 33 to worklist
  Adding insn 30 to worklist
  Adding insn 44 to worklist
  Adding insn 135 to worklist
  Adding insn 131 to worklist
  Adding insn 127 to worklist
  Adding insn 123 to worklist
  Adding insn 119 to worklist
  Adding insn 115 to worklist
  Adding insn 111 to worklist
  Adding insn 107 to worklist
  Adding insn 103 to worklist
  Adding insn 99 to worklist
  Adding insn 95 to worklist
  Adding insn 91 to worklist
  Adding insn 85 to worklist
  Adding insn 82 to worklist
  Adding insn 77 to worklist
  Adding insn 75 to worklist
  Adding insn 73 to worklist
  Adding insn 70 to worklist
  Adding insn 67 to worklist
  Adding insn 61 to worklist
  Adding insn 59 to worklist
  Adding insn 57 to worklist
  Adding insn 54 to worklist
  Adding insn 51 to worklist
  Adding insn 138 to worklist
  Adding insn 147 to worklist
  Adding insn 144 to worklist
Finished finding needed instructions:
Processing use of (reg 126 [ hadc ]) in insn 144:
  Adding insn 2 to worklist
Processing use of (reg 170) in insn 144:
  Adding insn 93 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 126 [ hadc ]) in insn 147:
Processing use of (reg 170) in insn 147:
Processing use of (reg 13 sp) in insn 138:
Processing use of (reg 138) in insn 51:
  Adding insn 50 to worklist
Processing use of (reg 116 [ _4 ]) in insn 54:
  Adding insn 52 to worklist
Processing use of (reg 138) in insn 54:
Processing use of (reg 115 [ _3 ]) in insn 52:
Processing use of (reg 138) in insn 57:
Processing use of (reg 102 sfp) in insn 59:
Processing use of (reg 118 [ _6 ]) in insn 59:
  Adding insn 58 to worklist
Processing use of (reg 117 [ _5 ]) in insn 58:
Processing use of (reg 102 sfp) in insn 61:
Processing use of (reg 138) in insn 67:
Processing use of (reg 120 [ _8 ]) in insn 70:
  Adding insn 68 to worklist
Processing use of (reg 138) in insn 70:
Processing use of (reg 119 [ _7 ]) in insn 68:
Processing use of (reg 138) in insn 73:
Processing use of (reg 102 sfp) in insn 75:
Processing use of (reg 122 [ _10 ]) in insn 75:
  Adding insn 74 to worklist
Processing use of (reg 121 [ _9 ]) in insn 74:
Processing use of (reg 102 sfp) in insn 77:
Processing use of (reg 102 sfp) in insn 82:
Processing use of (reg 144) in insn 82:
  Adding insn 81 to worklist
Processing use of (reg 102 sfp) in insn 85:
Processing use of (reg 145) in insn 85:
  Adding insn 84 to worklist
Processing use of (reg 13 sp) in insn 91:
Processing use of (reg 0 r0) in insn 91:
  Adding insn 90 to worklist
Processing use of (reg 1 r1) in insn 91:
  Adding insn 89 to worklist
Processing use of (reg 171) in insn 89:
  Adding insn 7 to worklist
Processing use of (reg 102 sfp) in insn 7:
Processing use of (reg 149) in insn 95:
  Adding insn 94 to worklist
Processing use of (reg 170) in insn 95:
Processing use of (reg 151) in insn 99:
  Adding insn 98 to worklist
Processing use of (reg 170) in insn 99:
Processing use of (reg 145) in insn 103:
Processing use of (reg 170) in insn 103:
Processing use of (reg 145) in insn 107:
Processing use of (reg 170) in insn 107:
Processing use of (reg 157) in insn 111:
  Adding insn 110 to worklist
Processing use of (reg 170) in insn 111:
Processing use of (reg 159) in insn 115:
  Adding insn 114 to worklist
Processing use of (reg 170) in insn 115:
Processing use of (reg 161) in insn 119:
  Adding insn 118 to worklist
Processing use of (reg 170) in insn 119:
Processing use of (reg 163) in insn 123:
  Adding insn 122 to worklist
Processing use of (reg 170) in insn 123:
Processing use of (reg 145) in insn 127:
Processing use of (reg 170) in insn 127:
Processing use of (reg 13 sp) in insn 131:
Processing use of (reg 0 r0) in insn 131:
  Adding insn 130 to worklist
Processing use of (reg 170) in insn 130:
Processing use of (reg 100 cc) in insn 135:
  Adding insn 134 to worklist
Processing use of (reg 167) in insn 134:
  Adding insn 132 to worklist
Processing use of (reg 0 r0) in insn 132:
Processing use of (reg 13 sp) in insn 44:
Processing use of (reg 102 sfp) in insn 30:
Processing use of (reg 134) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 102 sfp) in insn 33:
Processing use of (reg 135) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 13 sp) in insn 37:
Processing use of (reg 0 r0) in insn 37:
  Adding insn 36 to worklist
Processing use of (reg 129) in insn 36:
  Adding insn 15 to worklist
Processing use of (reg 102 sfp) in insn 15:
Processing use of (reg 100 cc) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 137) in insn 40:
  Adding insn 38 to worklist
Processing use of (reg 0 r0) in insn 38:
Processing use of (reg 102 sfp) in insn 9:
Processing use of (reg 128) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 128) in insn 10:
Processing use of (reg 171) in insn 10:
Processing use of (reg 128) in insn 11:
Processing use of (reg 171) in insn 11:
Processing use of (reg 128) in insn 12:
Processing use of (reg 171) in insn 12:
Processing use of (reg 128) in insn 13:
Processing use of (reg 171) in insn 13:
Processing use of (reg 13 sp) in insn 20:
Processing use of (reg 0 r0) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 1 r1) in insn 20:
  Adding insn 18 to worklist
Processing use of (reg 2 r2) in insn 20:
  Adding insn 17 to worklist
Processing use of (reg 128) in insn 18:
Processing use of (reg 129) in insn 19:
Processing use of (reg 100 cc) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 132) in insn 25:
  Adding insn 23 to worklist
Processing use of (reg 133 [ hadc_18(D)->Instance ]) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 126 [ hadc ]) in insn 24:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_ADC_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={11d,7u} r1={9d,2u} r2={8d,1u} r3={7d} r7={1d,8u} r12={12d} r13={1d,14u} r14={7d} r15={6d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={9d,3u} r101={6d} r102={1d,19u,3e} r103={1d,7u} r104={6d} r105={6d} r106={6d} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r124={1d} r125={1d} r126={1d,3u} r128={1d,6u} r129={1d,2u} r132={1d,1u} r133={1d,1u,1e} r134={1d,1u} r135={1d,1u} r137={1d,1u} r138={1d,6u} r144={1d,1u} r145={1d,4u} r149={1d,1u} r151={1d,1u} r157={1d,1u} r159={1d,1u} r161={1d,1u} r163={1d,1u} r167={1d,1u} r170={1d,12u} r171={1d,5u} 
;;    total ref usage 675{551d,120u,4e} in 111{105 regular + 6 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 126 [ hadc ])
        (reg:SI 0 r0 [ hadc ])) "../Core/Src/stm32g4xx_hal_msp.c":93:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hadc ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":94:3 -1
     (nil))
(insn 7 6 8 2 (set (reg/f:SI 171)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -104 [0xffffffffffffff98]))) "../Core/Src/stm32g4xx_hal_msp.c":94:20 7 {*arm_addsi3}
     (nil))
(insn 8 7 9 2 (set (reg:SI 128)
        (const_int 0 [0])) "../Core/Src/stm32g4xx_hal_msp.c":94:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 10 2 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -104 [0xffffffffffffff98])) [3 GPIO_InitStruct+0 S4 A64])
        (reg:SI 128)) "../Core/Src/stm32g4xx_hal_msp.c":94:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (mem/c:SI (plus:SI (reg/f:SI 171)
                (const_int 4 [0x4])) [3 GPIO_InitStruct+4 S4 A32])
        (reg:SI 128)) "../Core/Src/stm32g4xx_hal_msp.c":94:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (mem/c:SI (plus:SI (reg/f:SI 171)
                (const_int 8 [0x8])) [3 GPIO_InitStruct+8 S4 A64])
        (reg:SI 128)) "../Core/Src/stm32g4xx_hal_msp.c":94:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (mem/c:SI (plus:SI (reg/f:SI 171)
                (const_int 12 [0xc])) [3 GPIO_InitStruct+12 S4 A32])
        (reg:SI 128)) "../Core/Src/stm32g4xx_hal_msp.c":94:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:SI (reg/f:SI 171)
                (const_int 16 [0x10])) [3 GPIO_InitStruct+16 S4 A64])
        (reg:SI 128)) "../Core/Src/stm32g4xx_hal_msp.c":94:20 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":95:3 -1
     (nil))
(insn 15 14 17 2 (set (reg/f:SI 129)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -84 [0xffffffffffffffac]))) "../Core/Src/stm32g4xx_hal_msp.c":95:28 7 {*arm_addsi3}
     (nil))
(insn 17 15 18 2 (set (reg:SI 2 r2)
        (const_int 84 [0x54])) "../Core/Src/stm32g4xx_hal_msp.c":95:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 17 19 2 (set (reg:SI 1 r1)
        (reg:SI 128)) "../Core/Src/stm32g4xx_hal_msp.c":95:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 19 18 20 2 (set (reg:SI 0 r0)
        (reg/f:SI 129)) "../Core/Src/stm32g4xx_hal_msp.c":95:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -84 [0xffffffffffffffac]))
        (nil)))
(call_insn 20 19 22 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000004e8e800 __builtin_memset>) [0 __builtin_memset S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":95:28 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000004e8e800 __builtin_memset>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(debug_insn 22 20 23 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":96:3 -1
     (nil))
(insn 23 22 24 2 (set (reg:SI 132)
        (const_int 1342178560 [0x50000500])) "../Core/Src/stm32g4xx_hal_msp.c":96:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 25 2 (set (reg/f:SI 133 [ hadc_18(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 126 [ hadc ]) [4 hadc_18(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":96:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 24 26 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 133 [ hadc_18(D)->Instance ])
            (reg:SI 132))) "../Core/Src/stm32g4xx_hal_msp.c":96:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 133 [ hadc_18(D)->Instance ])
        (expr_list:REG_DEAD (reg:SI 132)
            (expr_list:REG_EQUAL (compare:CC (reg/f:SI 133 [ hadc_18(D)->Instance ])
                    (const_int 1342178560 [0x50000500]))
                (nil)))))
(jump_insn 26 25 27 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 151)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":96:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 886588628 (nil)))
 -> 151)
(note 27 26 28 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 28 27 29 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":103:5 -1
     (nil))
(insn 29 28 30 3 (set (reg:SI 134)
        (const_int 65536 [0x10000])) "../Core/Src/stm32g4xx_hal_msp.c":103:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 29 31 3 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -84 [0xffffffffffffffac])) [1 PeriphClkInit.PeriphClockSelection+0 S4 A32])
        (reg:SI 134)) "../Core/Src/stm32g4xx_hal_msp.c":103:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))
(debug_insn 31 30 32 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":104:5 -1
     (nil))
(insn 32 31 33 3 (set (reg:SI 135)
        (const_int -2147483648 [0xffffffff80000000])) "../Core/Src/stm32g4xx_hal_msp.c":104:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 32 34 3 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 PeriphClkInit.Adc345ClockSelection+0 S4 A32])
        (reg:SI 135)) "../Core/Src/stm32g4xx_hal_msp.c":104:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(debug_insn 34 33 36 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":105:5 -1
     (nil))
(insn 36 34 37 3 (set (reg:SI 0 r0)
        (reg/f:SI 129)) "../Core/Src/stm32g4xx_hal_msp.c":105:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 129)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -84 [0xffffffffffffffac]))
            (nil))))
(call_insn 37 36 38 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_RCCEx_PeriphCLKConfig") [flags 0x41]  <function_decl 0000000006860a00 HAL_RCCEx_PeriphCLKConfig>) [0 HAL_RCCEx_PeriphCLKConfig S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":105:9 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_RCCEx_PeriphCLKConfig") [flags 0x41]  <function_decl 0000000006860a00 HAL_RCCEx_PeriphCLKConfig>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 38 37 40 3 (set (reg:SI 137)
        (reg:SI 0 r0)) "../Core/Src/stm32g4xx_hal_msp.c":105:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 40 38 41 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 137)
            (const_int 0 [0]))) "../Core/Src/stm32g4xx_hal_msp.c":105:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(jump_insn 41 40 42 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 45)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":105:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 45)
(note 42 41 43 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":107:7 -1
     (nil))
(call_insn 44 43 45 4 (parallel [
            (call (mem:SI (symbol_ref:SI ("Error_Handler") [flags 0x41]  <function_decl 00000000072edf00 Error_Handler>) [0 Error_Handler S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":107:7 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("Error_Handler") [flags 0x41]  <function_decl 00000000072edf00 Error_Handler>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(code_label 45 44 46 5 8 (nil) [1 uses])
(note 46 45 47 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 47 46 48 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":111:5 -1
     (nil))
(debug_insn 48 47 49 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":111:5 -1
     (nil))
(debug_insn 49 48 50 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":111:5 -1
     (nil))
(insn 50 49 51 5 (set (reg/f:SI 138)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":111:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 51 50 52 5 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":111:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 51 54 5 (set (reg:SI 116 [ _4 ])
        (ior:SI (reg:SI 115 [ _3 ])
            (const_int 16384 [0x4000]))) "../Core/Src/stm32g4xx_hal_msp.c":111:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 54 52 55 5 (set (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Core/Src/stm32g4xx_hal_msp.c":111:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 55 54 57 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":111:5 -1
     (nil))
(insn 57 55 58 5 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":111:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 5 (set (reg:SI 118 [ _6 ])
        (and:SI (reg:SI 117 [ _5 ])
            (const_int 16384 [0x4000]))) "../Core/Src/stm32g4xx_hal_msp.c":111:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 59 58 60 5 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -112 [0xffffffffffffff90])) [1 tmpreg+0 S4 A64])
        (reg:SI 118 [ _6 ])) "../Core/Src/stm32g4xx_hal_msp.c":111:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(debug_insn 60 59 61 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":111:5 -1
     (nil))
(insn 61 60 62 5 (set (reg:SI 124 [ vol.2_25 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -112 [0xffffffffffffff90])) [1 tmpreg+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":111:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 124 [ vol.2_25 ])
        (nil)))
(debug_insn 62 61 63 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":111:5 -1
     (nil))
(debug_insn 63 62 64 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":113:5 -1
     (nil))
(debug_insn 64 63 65 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":113:5 -1
     (nil))
(debug_insn 65 64 67 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":113:5 -1
     (nil))
(insn 67 65 68 5 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":113:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 67 70 5 (set (reg:SI 120 [ _8 ])
        (ior:SI (reg:SI 119 [ _7 ])
            (const_int 2 [0x2]))) "../Core/Src/stm32g4xx_hal_msp.c":113:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 70 68 71 5 (set (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])
        (reg:SI 120 [ _8 ])) "../Core/Src/stm32g4xx_hal_msp.c":113:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(debug_insn 71 70 73 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":113:5 -1
     (nil))
(insn 73 71 74 5 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":113:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 138)
        (nil)))
(insn 74 73 75 5 (set (reg:SI 122 [ _10 ])
        (and:SI (reg:SI 121 [ _9 ])
            (const_int 2 [0x2]))) "../Core/Src/stm32g4xx_hal_msp.c":113:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(insn 75 74 76 5 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -108 [0xffffffffffffff94])) [1 tmpreg+0 S4 A32])
        (reg:SI 122 [ _10 ])) "../Core/Src/stm32g4xx_hal_msp.c":113:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(debug_insn 76 75 77 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":113:5 -1
     (nil))
(insn 77 76 78 5 (set (reg:SI 125 [ vol.3_28 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -108 [0xffffffffffffff94])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":113:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 125 [ vol.3_28 ])
        (nil)))
(debug_insn 78 77 79 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":113:5 -1
     (nil))
(debug_insn 79 78 80 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":118:5 -1
     (nil))
(debug_insn 80 79 81 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":119:5 -1
     (nil))
(insn 81 80 82 5 (set (reg:DI 144)
        (const_int 12884951040 [0x30000c000])) "../Core/Src/stm32g4xx_hal_msp.c":118:25 729 {*movdi_vfp}
     (nil))
(insn 82 81 83 5 (set (mem/c:DI (plus:SI (reg/f:SI 102 sfp)
                (const_int -104 [0xffffffffffffff98])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct]+0 S8 A64])
        (reg:DI 144)) "../Core/Src/stm32g4xx_hal_msp.c":118:25 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 144)
        (nil)))
(debug_insn 83 82 84 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":120:5 -1
     (nil))
(insn 84 83 85 5 (set (reg:SI 145)
        (const_int 0 [0])) "../Core/Src/stm32g4xx_hal_msp.c":120:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 85 84 86 5 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -96 [0xffffffffffffffa0])) [1 GPIO_InitStruct.Pull+0 S4 A64])
        (reg:SI 145)) "../Core/Src/stm32g4xx_hal_msp.c":120:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 86 85 89 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":121:5 -1
     (nil))
(insn 89 86 90 5 (set (reg:SI 1 r1)
        (reg/f:SI 171)) "../Core/Src/stm32g4xx_hal_msp.c":121:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 171)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -104 [0xffffffffffffff98]))
            (nil))))
(insn 90 89 91 5 (set (reg:SI 0 r0)
        (const_int 1207960576 [0x48000400])) "../Core/Src/stm32g4xx_hal_msp.c":121:5 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 91 90 92 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>) [0 HAL_GPIO_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":121:5 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 92 91 93 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":125:5 -1
     (nil))
(insn 93 92 94 5 (set (reg/f:SI 170)
        (symbol_ref:SI ("hdma_adc4") [flags 0xc0]  <var_decl 00000000072b57e0 hdma_adc4>)) "../Core/Src/stm32g4xx_hal_msp.c":125:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 94 93 95 5 (set (reg:SI 149)
        (const_int 1073872904 [0x40020008])) "../Core/Src/stm32g4xx_hal_msp.c":125:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 95 94 96 5 (set (mem/f/c:SI (reg/f:SI 170) [13 hdma_adc4.Instance+0 S4 A32])
        (reg:SI 149)) "../Core/Src/stm32g4xx_hal_msp.c":125:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(debug_insn 96 95 98 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":126:5 -1
     (nil))
(insn 98 96 99 5 (set (reg:SI 151)
        (const_int 38 [0x26])) "../Core/Src/stm32g4xx_hal_msp.c":126:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 99 98 100 5 (set (mem/c:SI (plus:SI (reg/f:SI 170)
                (const_int 4 [0x4])) [1 hdma_adc4.Init.Request+0 S4 A32])
        (reg:SI 151)) "../Core/Src/stm32g4xx_hal_msp.c":126:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(debug_insn 100 99 103 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":127:5 -1
     (nil))
(insn 103 100 104 5 (set (mem/c:SI (plus:SI (reg/f:SI 170)
                (const_int 8 [0x8])) [1 hdma_adc4.Init.Direction+0 S4 A32])
        (reg:SI 145)) "../Core/Src/stm32g4xx_hal_msp.c":127:30 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 104 103 107 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":128:5 -1
     (nil))
(insn 107 104 108 5 (set (mem/c:SI (plus:SI (reg/f:SI 170)
                (const_int 12 [0xc])) [1 hdma_adc4.Init.PeriphInc+0 S4 A32])
        (reg:SI 145)) "../Core/Src/stm32g4xx_hal_msp.c":128:30 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 108 107 110 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":129:5 -1
     (nil))
(insn 110 108 111 5 (set (reg:SI 157)
        (const_int 128 [0x80])) "../Core/Src/stm32g4xx_hal_msp.c":129:27 728 {*thumb2_movsi_vfp}
     (nil))
(insn 111 110 112 5 (set (mem/c:SI (plus:SI (reg/f:SI 170)
                (const_int 16 [0x10])) [1 hdma_adc4.Init.MemInc+0 S4 A32])
        (reg:SI 157)) "../Core/Src/stm32g4xx_hal_msp.c":129:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(debug_insn 112 111 114 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":130:5 -1
     (nil))
(insn 114 112 115 5 (set (reg:SI 159)
        (const_int 256 [0x100])) "../Core/Src/stm32g4xx_hal_msp.c":130:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 115 114 116 5 (set (mem/c:SI (plus:SI (reg/f:SI 170)
                (const_int 20 [0x14])) [1 hdma_adc4.Init.PeriphDataAlignment+0 S4 A32])
        (reg:SI 159)) "../Core/Src/stm32g4xx_hal_msp.c":130:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 159)
        (nil)))
(debug_insn 116 115 118 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":131:5 -1
     (nil))
(insn 118 116 119 5 (set (reg:SI 161)
        (const_int 1024 [0x400])) "../Core/Src/stm32g4xx_hal_msp.c":131:37 728 {*thumb2_movsi_vfp}
     (nil))
(insn 119 118 120 5 (set (mem/c:SI (plus:SI (reg/f:SI 170)
                (const_int 24 [0x18])) [1 hdma_adc4.Init.MemDataAlignment+0 S4 A32])
        (reg:SI 161)) "../Core/Src/stm32g4xx_hal_msp.c":131:37 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
(debug_insn 120 119 122 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":132:5 -1
     (nil))
(insn 122 120 123 5 (set (reg:SI 163)
        (const_int 32 [0x20])) "../Core/Src/stm32g4xx_hal_msp.c":132:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 123 122 124 5 (set (mem/c:SI (plus:SI (reg/f:SI 170)
                (const_int 28 [0x1c])) [1 hdma_adc4.Init.Mode+0 S4 A32])
        (reg:SI 163)) "../Core/Src/stm32g4xx_hal_msp.c":132:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 163)
        (nil)))
(debug_insn 124 123 127 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":133:5 -1
     (nil))
(insn 127 124 128 5 (set (mem/c:SI (plus:SI (reg/f:SI 170)
                (const_int 32 [0x20])) [1 hdma_adc4.Init.Priority+0 S4 A32])
        (reg:SI 145)) "../Core/Src/stm32g4xx_hal_msp.c":133:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 145)
        (nil)))
(debug_insn 128 127 130 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":134:5 -1
     (nil))
(insn 130 128 131 5 (set (reg:SI 0 r0)
        (reg/f:SI 170)) "../Core/Src/stm32g4xx_hal_msp.c":134:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("hdma_adc4") [flags 0xc0]  <var_decl 00000000072b57e0 hdma_adc4>)
        (nil)))
(call_insn 131 130 132 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Init") [flags 0x41]  <function_decl 000000000687f800 HAL_DMA_Init>) [0 HAL_DMA_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":134:9 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Init") [flags 0x41]  <function_decl 000000000687f800 HAL_DMA_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 132 131 134 5 (set (reg:SI 167)
        (reg:SI 0 r0)) "../Core/Src/stm32g4xx_hal_msp.c":134:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 134 132 135 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 167)
            (const_int 0 [0]))) "../Core/Src/stm32g4xx_hal_msp.c":134:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 167)
        (nil)))
(jump_insn 135 134 136 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 139)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":134:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 139)
(note 136 135 137 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 137 136 138 6 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":136:7 -1
     (nil))
(call_insn 138 137 139 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("Error_Handler") [flags 0x41]  <function_decl 00000000072edf00 Error_Handler>) [0 Error_Handler S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":136:7 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("Error_Handler") [flags 0x41]  <function_decl 00000000072edf00 Error_Handler>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(code_label 139 138 140 7 9 (nil) [1 uses])
(note 140 139 141 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 141 140 142 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":139:5 -1
     (nil))
(debug_insn 142 141 144 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":139:5 -1
     (nil))
(insn 144 142 145 7 (set (mem/f:SI (plus:SI (reg/v/f:SI 126 [ hadc ])
                (const_int 84 [0x54])) [11 hadc_18(D)->DMA_Handle+0 S4 A32])
        (reg/f:SI 170)) "../Core/Src/stm32g4xx_hal_msp.c":139:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 145 144 147 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":139:5 -1
     (nil))
(insn 147 145 150 7 (set (mem/f/c:SI (plus:SI (reg/f:SI 170)
                (const_int 40 [0x28])) [16 hdma_adc4.Parent+0 S4 A32])
        (reg/v/f:SI 126 [ hadc ])) "../Core/Src/stm32g4xx_hal_msp.c":139:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 170)
        (expr_list:REG_DEAD (reg/v/f:SI 126 [ hadc ])
            (nil))))
(debug_insn 150 147 151 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":139:5 -1
     (nil))
(code_label 151 150 152 8 6 (nil) [1 uses])
(note 152 151 0 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

;; Function HAL_ADC_MspDeInit (HAL_ADC_MspDeInit, funcdef_no=1440, decl_uid=8610, cgraph_uid=1444, symbol_order=1450)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


HAL_ADC_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,3u} r1={4d,1u} r2={3d} r3={3d} r7={1d,4u} r12={4d} r13={1d,6u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={3d,1u} r101={2d} r102={1d,4u} r103={1d,3u} r104={2d} r105={2d} r106={2d} r114={1d,1u} r115={1d,1u} r117={1d,2u} r118={1d,1u} r119={1d,1u,1e} r120={1d,2u} r123={1d,1u} 
;;    total ref usage 230{198d,31u,1e} in 19{17 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 16, 17, 18, 19, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 185, 186, 187, 188, 189, 190
;;  reg->defs[] map:	0[0,4] 1[5,8] 2[9,11] 3[12,14] 7[15,15] 12[16,19] 13[20,20] 14[21,23] 15[24,25] 16[26,28] 17[29,31] 18[32,34] 19[35,37] 20[38,40] 21[41,43] 22[44,46] 23[47,49] 24[50,52] 25[53,55] 26[56,58] 27[59,61] 28[62,64] 29[65,67] 30[68,70] 31[71,73] 48[74,75] 49[76,77] 50[78,79] 51[80,81] 52[82,83] 53[84,85] 54[86,87] 55[88,89] 56[90,91] 57[92,93] 58[94,95] 59[96,97] 60[98,99] 61[100,101] 62[102,103] 63[104,105] 64[106,107] 65[108,109] 66[110,111] 67[112,113] 68[114,115] 69[116,117] 70[118,119] 71[120,121] 72[122,123] 73[124,125] 74[126,127] 75[128,129] 76[130,131] 77[132,133] 78[134,135] 79[136,137] 80[138,139] 81[140,141] 82[142,143] 83[144,145] 84[146,147] 85[148,149] 86[150,151] 87[152,153] 88[154,155] 89[156,157] 90[158,159] 91[160,161] 92[162,163] 93[164,165] 94[166,167] 95[168,169] 96[170,171] 97[172,173] 98[174,175] 99[176,177] 100[178,180] 101[181,182] 102[183,183] 103[184,184] 104[185,186] 105[187,188] 106[189,190] 114[191,191] 115[192,192] 117[193,193] 118[194,194] 119[195,195] 120[196,196] 123[197,197] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d4(0){ }d8(1){ }d11(2){ }d14(3){ }d15(7){ }d20(13){ }d23(14){ }d28(16){ }d31(17){ }d34(18){ }d37(19){ }d40(20){ }d43(21){ }d46(22){ }d49(23){ }d52(24){ }d55(25){ }d58(26){ }d61(27){ }d64(28){ }d67(29){ }d70(30){ }d73(31){ }d183(102){ }d184(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[4],1[8],2[11],3[14],7[15],13[20],14[23],16[28],17[31],18[34],19[37],20[40],21[43],22[46],23[49],24[52],25[55],26[58],27[61],28[64],29[67],30[70],31[73],102[183],103[184]
;; rd  kill	(70) 0[0,1,2,3,4],1[5,6,7,8],2[9,10,11],3[12,13,14],7[15],13[20],14[21,22,23],16[26,27,28],17[29,30,31],18[32,33,34],19[35,36,37],20[38,39,40],21[41,42,43],22[44,45,46],23[47,48,49],24[50,51,52],25[53,54,55],26[56,57,58],27[59,60,61],28[62,63,64],29[65,66,67],30[68,69,70],31[71,72,73],102[183],103[184]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[4],7[15],13[20],102[183],103[184]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d15(bb 0 insn -1) }u1(13){ d20(bb 0 insn -1) }u2(102){ d183(bb 0 insn -1) }u3(103){ d184(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 117 118 119
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 117 118 119
;; live  kill	
;; rd  in  	(5) 0[4],7[15],13[20],102[183],103[184]
;; rd  gen 	(4) 100[180],117[193],118[194],119[195]
;; rd  kill	(6) 100[178,179,180],117[193],118[194],119[195]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[15],13[20],102[183],103[184],117[193]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d15(bb 0 insn -1) }
;;   reg 13 { d20(bb 0 insn -1) }
;;   reg 102 { d183(bb 0 insn -1) }
;;   reg 103 { d184(bb 0 insn -1) }

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ d15(bb 0 insn -1) }u11(13){ d20(bb 0 insn -1) }u12(102){ d183(bb 0 insn -1) }u13(103){ d184(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 114 115 120 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 0 [r0] 1 [r1] 114 115 120 123
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 7[15],13[20],102[183],103[184],117[193]
;; rd  gen 	(5) 0[1],114[191],115[192],120[196],123[197]
;; rd  kill	(9) 0[0,1,2,3,4],114[191],115[192],120[196],123[197]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[15],13[20],102[183],103[184]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d15(bb 0 insn -1) }
;;   reg 13 { d20(bb 0 insn -1) }
;;   reg 102 { d183(bb 0 insn -1) }
;;   reg 103 { d184(bb 0 insn -1) }

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u25(7){ d15(bb 0 insn -1) }u26(13){ d20(bb 0 insn -1) }u27(102){ d183(bb 0 insn -1) }u28(103){ d184(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 7[15],13[20],102[183],103[184],117[193]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[15],13[20],102[183],103[184]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d15(bb 0 insn -1) }
;;   reg 13 { d20(bb 0 insn -1) }
;;   reg 102 { d183(bb 0 insn -1) }
;;   reg 103 { d184(bb 0 insn -1) }

( 3 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u29(7){ d15(bb 0 insn -1) }u30(13){ d20(bb 0 insn -1) }u31(102){ d183(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[15],13[20],102[183],103[184]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d15(bb 0 insn -1) }
;;   reg 13 { d20(bb 0 insn -1) }
;;   reg 102 { d183(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 26 to worklist
  Adding insn 22 to worklist
  Adding insn 17 to worklist
  Adding insn 14 to worklist
Finished finding needed instructions:
Processing use of (reg 120) in insn 14:
  Adding insn 13 to worklist
Processing use of (reg 115 [ _3 ]) in insn 17:
  Adding insn 15 to worklist
Processing use of (reg 120) in insn 17:
Processing use of (reg 114 [ _2 ]) in insn 15:
Processing use of (reg 13 sp) in insn 22:
Processing use of (reg 0 r0) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 1 r1) in insn 22:
  Adding insn 20 to worklist
Processing use of (reg 13 sp) in insn 26:
Processing use of (reg 0 r0) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 123 [ hadc_7(D)->DMA_Handle ]) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 117 [ hadc ]) in insn 24:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 100 cc) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 118) in insn 9:
  Adding insn 7 to worklist
Processing use of (reg 119 [ hadc_7(D)->Instance ]) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 117 [ hadc ]) in insn 8:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_ADC_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,3u} r1={4d,1u} r2={3d} r3={3d} r7={1d,4u} r12={4d} r13={1d,6u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={3d,1u} r101={2d} r102={1d,4u} r103={1d,3u} r104={2d} r105={2d} r106={2d} r114={1d,1u} r115={1d,1u} r117={1d,2u} r118={1d,1u} r119={1d,1u,1e} r120={1d,2u} r123={1d,1u} 
;;    total ref usage 230{198d,31u,1e} in 19{17 regular + 2 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 117 [ hadc ])
        (reg:SI 0 r0 [ hadc ])) "../Core/Src/stm32g4xx_hal_msp.c":155:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hadc ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":156:3 -1
     (nil))
(insn 7 6 8 2 (set (reg:SI 118)
        (const_int 1342178560 [0x50000500])) "../Core/Src/stm32g4xx_hal_msp.c":156:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 119 [ hadc_7(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 117 [ hadc ]) [4 hadc_7(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":156:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 10 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 119 [ hadc_7(D)->Instance ])
            (reg:SI 118))) "../Core/Src/stm32g4xx_hal_msp.c":156:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 119 [ hadc_7(D)->Instance ])
        (expr_list:REG_DEAD (reg:SI 118)
            (expr_list:REG_EQUAL (compare:CC (reg/f:SI 119 [ hadc_7(D)->Instance ])
                    (const_int 1342178560 [0x50000500]))
                (nil)))))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 30)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":156:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 886588628 (nil)))
 -> 30)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":162:5 -1
     (nil))
(insn 13 12 14 3 (set (reg/f:SI 120)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":162:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 13 15 3 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 120)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":162:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 17 3 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -16385 [0xffffffffffffbfff]))) "../Core/Src/stm32g4xx_hal_msp.c":162:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 17 15 18 3 (set (mem/v:SI (plus:SI (reg/f:SI 120)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Core/Src/stm32g4xx_hal_msp.c":162:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
(debug_insn 18 17 20 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":168:5 -1
     (nil))
(insn 20 18 21 3 (set (reg:SI 1 r1)
        (const_int 49152 [0xc000])) "../Core/Src/stm32g4xx_hal_msp.c":168:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 20 22 3 (set (reg:SI 0 r0)
        (const_int 1207960576 [0x48000400])) "../Core/Src/stm32g4xx_hal_msp.c":168:5 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 22 21 23 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>) [0 HAL_GPIO_DeInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":168:5 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 23 22 24 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":171:5 -1
     (nil))
(insn 24 23 25 3 (set (reg/f:SI 123 [ hadc_7(D)->DMA_Handle ])
        (mem/f:SI (plus:SI (reg/v/f:SI 117 [ hadc ])
                (const_int 84 [0x54])) [11 hadc_7(D)->DMA_Handle+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":171:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ hadc ])
        (nil)))
(insn 25 24 26 3 (set (reg:SI 0 r0)
        (reg/f:SI 123 [ hadc_7(D)->DMA_Handle ])) "../Core/Src/stm32g4xx_hal_msp.c":171:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 123 [ hadc_7(D)->DMA_Handle ])
        (nil)))
(call_insn/j 26 25 30 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_DeInit") [flags 0x41]  <function_decl 000000000687f900 HAL_DMA_DeInit>) [0 HAL_DMA_DeInit S4 A32])
                    (const_int 0 [0])))
            (return)
            (use (const_int 0 [0]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":171:5 293 {*sibcall_value_insn}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_DeInit") [flags 0x41]  <function_decl 000000000687f900 HAL_DMA_DeInit>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(code_label 30 26 31 4 22 (nil) [1 uses])
(note 31 30 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

;; Function HAL_CORDIC_MspInit (HAL_CORDIC_MspInit, funcdef_no=1441, decl_uid=8704, cgraph_uid=1445, symbol_order=1451)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


HAL_CORDIC_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,6u} r103={1d,3u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d} r119={1d,1u} r120={1d,1u} r121={1d,1u,1e} r122={1d,3u} 
;;    total ref usage 65{35d,29u,1e} in 20{20 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 100[23,23] 102[24,24] 103[25,25] 114[26,26] 115[27,27] 116[28,28] 117[29,29] 118[30,30] 119[31,31] 120[32,32] 121[33,33] 122[34,34] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[24],103[25]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[4],13[5],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 119 120 121
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 119 120 121
;; live  kill	
;; rd  in  	(5) 0[0],7[4],13[5],102[24],103[25]
;; rd  gen 	(4) 100[23],119[31],120[32],121[33]
;; rd  kill	(4) 100[23],119[31],120[32],121[33]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ d4(bb 0 insn -1) }u11(13){ d5(bb 0 insn -1) }u12(102){ d24(bb 0 insn -1) }u13(103){ d25(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 114 115 116 117 118 122
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 114 115 116 117 118 122
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[24],103[25]
;; rd  gen 	(6) 114[26],115[27],116[28],117[29],118[30],122[34]
;; rd  kill	(6) 114[26],115[27],116[28],117[29],118[30],122[34]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 3 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u23(7){ d4(bb 0 insn -1) }u24(13){ d5(bb 0 insn -1) }u25(102){ d24(bb 0 insn -1) }u26(103){ d25(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u27(7){ d4(bb 0 insn -1) }u28(13){ d5(bb 0 insn -1) }u29(102){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 26 to worklist
  Adding insn 24 to worklist
  Adding insn 22 to worklist
  Adding insn 19 to worklist
  Adding insn 16 to worklist
Finished finding needed instructions:
Processing use of (reg 122) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 115 [ _3 ]) in insn 19:
  Adding insn 17 to worklist
Processing use of (reg 122) in insn 19:
Processing use of (reg 114 [ _2 ]) in insn 17:
Processing use of (reg 122) in insn 22:
Processing use of (reg 102 sfp) in insn 24:
Processing use of (reg 117 [ _5 ]) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 116 [ _4 ]) in insn 23:
Processing use of (reg 102 sfp) in insn 26:
Processing use of (reg 100 cc) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 120) in insn 9:
  Adding insn 7 to worklist
Processing use of (reg 121 [ hcordic_8(D)->Instance ]) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 119 [ hcordic ]) in insn 8:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_CORDIC_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,6u} r103={1d,3u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d} r119={1d,1u} r120={1d,1u} r121={1d,1u,1e} r122={1d,3u} 
;;    total ref usage 65{35d,29u,1e} in 20{20 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 119 [ hcordic ])
        (reg:SI 0 r0 [ hcordic ])) "../Core/Src/stm32g4xx_hal_msp.c":186:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hcordic ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":187:3 -1
     (nil))
(insn 7 6 8 2 (set (reg:SI 120)
        (const_int 1073875968 [0x40020c00])) "../Core/Src/stm32g4xx_hal_msp.c":187:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 121 [ hcordic_8(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 119 [ hcordic ]) [23 hcordic_8(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":187:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 119 [ hcordic ])
        (nil)))
(insn 9 8 10 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 121 [ hcordic_8(D)->Instance ])
            (reg:SI 120))) "../Core/Src/stm32g4xx_hal_msp.c":187:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 121 [ hcordic_8(D)->Instance ])
        (expr_list:REG_DEAD (reg:SI 120)
            (expr_list:REG_EQUAL (compare:CC (reg/f:SI 121 [ hcordic_8(D)->Instance ])
                    (const_int 1073875968 [0x40020c00]))
                (nil)))))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 30)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":187:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 30)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":193:5 -1
     (nil))
(debug_insn 13 12 14 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":193:5 -1
     (nil))
(debug_insn 14 13 15 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":193:5 -1
     (nil))
(insn 15 14 16 3 (set (reg/f:SI 122)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":193:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 17 3 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 122)
                (const_int 72 [0x48])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":193:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 19 3 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 8 [0x8]))) "../Core/Src/stm32g4xx_hal_msp.c":193:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 19 17 20 3 (set (mem/v:SI (plus:SI (reg/f:SI 122)
                (const_int 72 [0x48])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1ENR+0 S4 A64])
        (reg:SI 115 [ _3 ])) "../Core/Src/stm32g4xx_hal_msp.c":193:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 20 19 22 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":193:5 -1
     (nil))
(insn 22 20 23 3 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 122)
                (const_int 72 [0x48])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":193:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 122)
        (nil)))
(insn 23 22 24 3 (set (reg:SI 117 [ _5 ])
        (and:SI (reg:SI 116 [ _4 ])
            (const_int 8 [0x8]))) "../Core/Src/stm32g4xx_hal_msp.c":193:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 24 23 25 3 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmpreg+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Core/Src/stm32g4xx_hal_msp.c":193:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(debug_insn 25 24 26 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":193:5 -1
     (nil))
(insn 26 25 29 3 (set (reg:SI 118 [ vol.4_11 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":193:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 118 [ vol.4_11 ])
        (nil)))
(debug_insn 29 26 30 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":193:5 -1
     (nil))
(code_label 30 29 31 4 30 (nil) [1 uses])
(note 31 30 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

;; Function HAL_CORDIC_MspDeInit (HAL_CORDIC_MspDeInit, funcdef_no=1442, decl_uid=8706, cgraph_uid=1446, symbol_order=1452)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


HAL_CORDIC_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u,1e} r119={1d,2u} 
;;    total ref usage 57{32d,24u,1e} in 11{11 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 100[23,23] 102[24,24] 103[25,25] 114[26,26] 115[27,27] 116[28,28] 117[29,29] 118[30,30] 119[31,31] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[24],103[25]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[4],13[5],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 116 117 118
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 116 117 118
;; live  kill	
;; rd  in  	(5) 0[0],7[4],13[5],102[24],103[25]
;; rd  gen 	(4) 100[23],116[28],117[29],118[30]
;; rd  kill	(4) 100[23],116[28],117[29],118[30]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ d4(bb 0 insn -1) }u11(13){ d5(bb 0 insn -1) }u12(102){ d24(bb 0 insn -1) }u13(103){ d25(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 114 115 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 114 115 119
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[24],103[25]
;; rd  gen 	(3) 114[26],115[27],119[31]
;; rd  kill	(3) 114[26],115[27],119[31]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 3 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ d4(bb 0 insn -1) }u19(13){ d5(bb 0 insn -1) }u20(102){ d24(bb 0 insn -1) }u21(103){ d25(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u22(7){ d4(bb 0 insn -1) }u23(13){ d5(bb 0 insn -1) }u24(102){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 17 to worklist
  Adding insn 14 to worklist
Finished finding needed instructions:
Processing use of (reg 119) in insn 14:
  Adding insn 13 to worklist
Processing use of (reg 115 [ _3 ]) in insn 17:
  Adding insn 15 to worklist
Processing use of (reg 119) in insn 17:
Processing use of (reg 114 [ _2 ]) in insn 15:
Processing use of (reg 100 cc) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 117) in insn 9:
  Adding insn 7 to worklist
Processing use of (reg 118 [ hcordic_6(D)->Instance ]) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 116 [ hcordic ]) in insn 8:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_CORDIC_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u,1e} r119={1d,2u} 
;;    total ref usage 57{32d,24u,1e} in 11{11 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 116 [ hcordic ])
        (reg:SI 0 r0 [ hcordic ])) "../Core/Src/stm32g4xx_hal_msp.c":208:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hcordic ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":209:3 -1
     (nil))
(insn 7 6 8 2 (set (reg:SI 117)
        (const_int 1073875968 [0x40020c00])) "../Core/Src/stm32g4xx_hal_msp.c":209:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 118 [ hcordic_6(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 116 [ hcordic ]) [23 hcordic_6(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":209:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 116 [ hcordic ])
        (nil)))
(insn 9 8 10 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 118 [ hcordic_6(D)->Instance ])
            (reg:SI 117))) "../Core/Src/stm32g4xx_hal_msp.c":209:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 118 [ hcordic_6(D)->Instance ])
        (expr_list:REG_DEAD (reg:SI 117)
            (expr_list:REG_EQUAL (compare:CC (reg/f:SI 118 [ hcordic_6(D)->Instance ])
                    (const_int 1073875968 [0x40020c00]))
                (nil)))))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 20)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":209:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 20)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":215:5 -1
     (nil))
(insn 13 12 14 3 (set (reg/f:SI 119)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":215:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 13 15 3 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 72 [0x48])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":215:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 17 3 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -9 [0xfffffffffffffff7]))) "../Core/Src/stm32g4xx_hal_msp.c":215:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 17 15 20 3 (set (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 72 [0x48])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1ENR+0 S4 A64])
        (reg:SI 115 [ _3 ])) "../Core/Src/stm32g4xx_hal_msp.c":215:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 119)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
(code_label 20 17 21 4 39 (nil) [1 uses])
(note 21 20 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

;; Function HAL_SPI_MspInit (HAL_SPI_MspInit, funcdef_no=1443, decl_uid=9054, cgraph_uid=1447, symbol_order=1453)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


HAL_SPI_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={2d} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,12u,1e} r103={1d,3u} r104={1d} r105={1d} r106={1d} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d} r123={1d} r124={1d,1u} r125={1d,5u} r126={1d,5u} r127={1d,1u} r128={1d,1u,1e} r129={1d,6u} r135={1d,1u} r136={1d,1u} 
;;    total ref usage 186{127d,57u,2e} in 54{53 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 106, 107, 108
;;  reg->defs[] map:	0[0,2] 1[3,5] 2[6,7] 3[8,9] 7[10,10] 12[11,12] 13[13,13] 14[14,15] 15[16,16] 16[17,18] 17[19,20] 18[21,22] 19[23,24] 20[25,26] 21[27,28] 22[29,30] 23[31,32] 24[33,34] 25[35,36] 26[37,38] 27[39,40] 28[41,42] 29[43,44] 30[45,46] 31[47,48] 48[49,49] 49[50,50] 50[51,51] 51[52,52] 52[53,53] 53[54,54] 54[55,55] 55[56,56] 56[57,57] 57[58,58] 58[59,59] 59[60,60] 60[61,61] 61[62,62] 62[63,63] 63[64,64] 64[65,65] 65[66,66] 66[67,67] 67[68,68] 68[69,69] 69[70,70] 70[71,71] 71[72,72] 72[73,73] 73[74,74] 74[75,75] 75[76,76] 76[77,77] 77[78,78] 78[79,79] 79[80,80] 80[81,81] 81[82,82] 82[83,83] 83[84,84] 84[85,85] 85[86,86] 86[87,87] 87[88,88] 88[89,89] 89[90,90] 90[91,91] 91[92,92] 92[93,93] 93[94,94] 94[95,95] 95[96,96] 96[97,97] 97[98,98] 98[99,99] 99[100,100] 100[101,102] 101[103,103] 102[104,104] 103[105,105] 104[106,106] 105[107,107] 106[108,108] 114[109,109] 115[110,110] 116[111,111] 117[112,112] 118[113,113] 119[114,114] 120[115,115] 121[116,116] 122[117,117] 123[118,118] 124[119,119] 125[120,120] 126[121,121] 127[122,122] 128[123,123] 129[124,124] 135[125,125] 136[126,126] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d5(1){ }d7(2){ }d9(3){ }d10(7){ }d13(13){ }d15(14){ }d18(16){ }d20(17){ }d22(18){ }d24(19){ }d26(20){ }d28(21){ }d30(22){ }d32(23){ }d34(24){ }d36(25){ }d38(26){ }d40(27){ }d42(28){ }d44(29){ }d46(30){ }d48(31){ }d104(102){ }d105(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[2],1[5],2[7],3[9],7[10],13[13],14[15],16[18],17[20],18[22],19[24],20[26],21[28],22[30],23[32],24[34],25[36],26[38],27[40],28[42],29[44],30[46],31[48],102[104],103[105]
;; rd  kill	(48) 0[0,1,2],1[3,4,5],2[6,7],3[8,9],7[10],13[13],14[14,15],16[17,18],17[19,20],18[21,22],19[23,24],20[25,26],21[27,28],22[29,30],23[31,32],24[33,34],25[35,36],26[37,38],27[39,40],28[41,42],29[43,44],30[45,46],31[47,48],102[104],103[105]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[2],7[10],13[13],102[104],103[105]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d10(bb 0 insn -1) }u1(13){ d13(bb 0 insn -1) }u2(102){ d104(bb 0 insn -1) }u3(103){ d105(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 124 125 126 127 128
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 124 125 126 127 128
;; live  kill	
;; rd  in  	(5) 0[2],7[10],13[13],102[104],103[105]
;; rd  gen 	(6) 100[102],124[119],125[120],126[121],127[122],128[123]
;; rd  kill	(7) 100[101,102],124[119],125[120],126[121],127[122],128[123]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; rd  out 	(5) 7[10],13[13],102[104],103[105],125[120]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d104(bb 0 insn -1) }
;;   reg 103 { d105(bb 0 insn -1) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u21(7){ d10(bb 0 insn -1) }u22(13){ d13(bb 0 insn -1) }u23(102){ d104(bb 0 insn -1) }u24(103){ d105(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 114 115 116 117 118 119 120 121 122 123 129 135 136
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; live  gen 	 0 [r0] 1 [r1] 114 115 116 117 118 119 120 121 122 123 129 135 136
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 7[10],13[13],102[104],103[105],125[120]
;; rd  gen 	(13) 114[109],115[110],116[111],117[112],118[113],119[114],120[115],121[116],122[117],123[118],129[124],135[125],136[126]
;; rd  kill	(15) 14[14,15],114[109],115[110],116[111],117[112],118[113],119[114],120[115],121[116],122[117],123[118],129[124],135[125],136[126]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[10],13[13],102[104],103[105]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d104(bb 0 insn -1) }
;;   reg 103 { d105(bb 0 insn -1) }

( 3 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u52(7){ d10(bb 0 insn -1) }u53(13){ d13(bb 0 insn -1) }u54(102){ d104(bb 0 insn -1) }u55(103){ d105(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 7[10],13[13],102[104],103[105],125[120]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[10],13[13],102[104],103[105]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d104(bb 0 insn -1) }
;;   reg 103 { d105(bb 0 insn -1) }

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u56(7){ d10(bb 0 insn -1) }u57(13){ d13(bb 0 insn -1) }u58(102){ d104(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[10],13[13],102[104],103[105]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d104(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
  Adding insn 66 to worklist
  Adding insn 60 to worklist
  Adding insn 55 to worklist
  Adding insn 50 to worklist
  Adding insn 48 to worklist
  Adding insn 46 to worklist
  Adding insn 43 to worklist
  Adding insn 40 to worklist
  Adding insn 34 to worklist
  Adding insn 32 to worklist
  Adding insn 30 to worklist
  Adding insn 27 to worklist
  Adding insn 24 to worklist
Finished finding needed instructions:
Processing use of (reg 129) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 115 [ _3 ]) in insn 27:
  Adding insn 25 to worklist
Processing use of (reg 129) in insn 27:
Processing use of (reg 114 [ _2 ]) in insn 25:
Processing use of (reg 129) in insn 30:
Processing use of (reg 102 sfp) in insn 32:
Processing use of (reg 117 [ _5 ]) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 116 [ _4 ]) in insn 31:
Processing use of (reg 102 sfp) in insn 34:
Processing use of (reg 129) in insn 40:
Processing use of (reg 119 [ _7 ]) in insn 43:
  Adding insn 41 to worklist
Processing use of (reg 129) in insn 43:
Processing use of (reg 118 [ _6 ]) in insn 41:
Processing use of (reg 129) in insn 46:
Processing use of (reg 102 sfp) in insn 48:
Processing use of (reg 121 [ _9 ]) in insn 48:
  Adding insn 47 to worklist
Processing use of (reg 120 [ _8 ]) in insn 47:
Processing use of (reg 102 sfp) in insn 50:
Processing use of (reg 102 sfp) in insn 55:
Processing use of (reg 135) in insn 55:
  Adding insn 54 to worklist
Processing use of (reg 102 sfp) in insn 60:
Processing use of (reg 136) in insn 60:
  Adding insn 59 to worklist
Processing use of (reg 13 sp) in insn 66:
Processing use of (reg 0 r0) in insn 66:
  Adding insn 65 to worklist
Processing use of (reg 1 r1) in insn 66:
  Adding insn 64 to worklist
Processing use of (reg 125) in insn 64:
  Adding insn 7 to worklist
Processing use of (reg 102 sfp) in insn 7:
Processing use of (reg 102 sfp) in insn 9:
Processing use of (reg 126) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 125) in insn 10:
Processing use of (reg 126) in insn 10:
Processing use of (reg 125) in insn 11:
Processing use of (reg 126) in insn 11:
Processing use of (reg 125) in insn 12:
Processing use of (reg 126) in insn 12:
Processing use of (reg 125) in insn 13:
Processing use of (reg 126) in insn 13:
Processing use of (reg 100 cc) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 127) in insn 17:
  Adding insn 15 to worklist
Processing use of (reg 128 [ hspi_13(D)->Instance ]) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 124 [ hspi ]) in insn 16:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_SPI_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={2d} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,12u,1e} r103={1d,3u} r104={1d} r105={1d} r106={1d} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d} r123={1d} r124={1d,1u} r125={1d,5u} r126={1d,5u} r127={1d,1u} r128={1d,1u,1e} r129={1d,6u} r135={1d,1u} r136={1d,1u} 
;;    total ref usage 186{127d,57u,2e} in 54{53 regular + 1 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 124 [ hspi ])
        (reg:SI 0 r0 [ hspi ])) "../Core/Src/stm32g4xx_hal_msp.c":230:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hspi ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":231:3 -1
     (nil))
(insn 7 6 8 2 (set (reg/f:SI 125)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -24 [0xffffffffffffffe8]))) "../Core/Src/stm32g4xx_hal_msp.c":231:20 7 {*arm_addsi3}
     (nil))
(insn 8 7 9 2 (set (reg:SI 126)
        (const_int 0 [0])) "../Core/Src/stm32g4xx_hal_msp.c":231:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 10 2 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8])) [3 GPIO_InitStruct+0 S4 A64])
        (reg:SI 126)) "../Core/Src/stm32g4xx_hal_msp.c":231:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (mem/c:SI (plus:SI (reg/f:SI 125)
                (const_int 4 [0x4])) [3 GPIO_InitStruct+4 S4 A32])
        (reg:SI 126)) "../Core/Src/stm32g4xx_hal_msp.c":231:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (mem/c:SI (plus:SI (reg/f:SI 125)
                (const_int 8 [0x8])) [3 GPIO_InitStruct+8 S4 A64])
        (reg:SI 126)) "../Core/Src/stm32g4xx_hal_msp.c":231:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (mem/c:SI (plus:SI (reg/f:SI 125)
                (const_int 12 [0xc])) [3 GPIO_InitStruct+12 S4 A32])
        (reg:SI 126)) "../Core/Src/stm32g4xx_hal_msp.c":231:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:SI (reg/f:SI 125)
                (const_int 16 [0x10])) [3 GPIO_InitStruct+16 S4 A64])
        (reg:SI 126)) "../Core/Src/stm32g4xx_hal_msp.c":231:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(debug_insn 14 13 15 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":232:3 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 127)
        (const_int 1073819648 [0x40013000])) "../Core/Src/stm32g4xx_hal_msp.c":232:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 17 2 (set (reg/f:SI 128 [ hspi_13(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 124 [ hspi ]) [6 hspi_13(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":232:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 124 [ hspi ])
        (nil)))
(insn 17 16 18 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 128 [ hspi_13(D)->Instance ])
            (reg:SI 127))) "../Core/Src/stm32g4xx_hal_msp.c":232:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 128 [ hspi_13(D)->Instance ])
        (expr_list:REG_DEAD (reg:SI 127)
            (expr_list:REG_EQUAL (compare:CC (reg/f:SI 128 [ hspi_13(D)->Instance ])
                    (const_int 1073819648 [0x40013000]))
                (nil)))))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 69)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":232:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 886588628 (nil)))
 -> 69)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":238:5 -1
     (nil))
(debug_insn 21 20 22 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":238:5 -1
     (nil))
(debug_insn 22 21 23 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":238:5 -1
     (nil))
(insn 23 22 24 3 (set (reg/f:SI 129)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":238:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 25 3 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 129)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":238:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 24 27 3 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 4096 [0x1000]))) "../Core/Src/stm32g4xx_hal_msp.c":238:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 27 25 28 3 (set (mem/v:SI (plus:SI (reg/f:SI 129)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])
        (reg:SI 115 [ _3 ])) "../Core/Src/stm32g4xx_hal_msp.c":238:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 28 27 30 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":238:5 -1
     (nil))
(insn 30 28 31 3 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 129)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":238:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 3 (set (reg:SI 117 [ _5 ])
        (and:SI (reg:SI 116 [ _4 ])
            (const_int 4096 [0x1000]))) "../Core/Src/stm32g4xx_hal_msp.c":238:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 32 31 33 3 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -32 [0xffffffffffffffe0])) [1 tmpreg+0 S4 A64])
        (reg:SI 117 [ _5 ])) "../Core/Src/stm32g4xx_hal_msp.c":238:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(debug_insn 33 32 34 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":238:5 -1
     (nil))
(insn 34 33 35 3 (set (reg:SI 122 [ vol.5_16 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -32 [0xffffffffffffffe0])) [1 tmpreg+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":238:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 122 [ vol.5_16 ])
        (nil)))
(debug_insn 35 34 36 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":238:5 -1
     (nil))
(debug_insn 36 35 37 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":240:5 -1
     (nil))
(debug_insn 37 36 38 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":240:5 -1
     (nil))
(debug_insn 38 37 40 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":240:5 -1
     (nil))
(insn 40 38 41 3 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 129)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":240:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 43 3 (set (reg:SI 119 [ _7 ])
        (ior:SI (reg:SI 118 [ _6 ])
            (const_int 64 [0x40]))) "../Core/Src/stm32g4xx_hal_msp.c":240:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 43 41 44 3 (set (mem/v:SI (plus:SI (reg/f:SI 129)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Core/Src/stm32g4xx_hal_msp.c":240:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(debug_insn 44 43 46 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":240:5 -1
     (nil))
(insn 46 44 47 3 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 129)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":240:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 129)
        (nil)))
(insn 47 46 48 3 (set (reg:SI 121 [ _9 ])
        (and:SI (reg:SI 120 [ _8 ])
            (const_int 64 [0x40]))) "../Core/Src/stm32g4xx_hal_msp.c":240:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(insn 48 47 49 3 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -28 [0xffffffffffffffe4])) [1 tmpreg+0 S4 A32])
        (reg:SI 121 [ _9 ])) "../Core/Src/stm32g4xx_hal_msp.c":240:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(debug_insn 49 48 50 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":240:5 -1
     (nil))
(insn 50 49 51 3 (set (reg:SI 123 [ vol.6_19 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -28 [0xffffffffffffffe4])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":240:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 123 [ vol.6_19 ])
        (nil)))
(debug_insn 51 50 52 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":240:5 -1
     (nil))
(debug_insn 52 51 53 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":246:5 -1
     (nil))
(debug_insn 53 52 54 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":247:5 -1
     (nil))
(insn 54 53 55 3 (set (reg:DI 135)
        (const_int 8589934620 [0x20000001c])) "../Core/Src/stm32g4xx_hal_msp.c":246:25 729 {*movdi_vfp}
     (nil))
(insn 55 54 56 3 (set (mem/c:DI (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct]+0 S8 A64])
        (reg:DI 135)) "../Core/Src/stm32g4xx_hal_msp.c":246:25 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 135)
        (nil)))
(debug_insn 56 55 57 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":248:5 -1
     (nil))
(debug_insn 57 56 58 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":249:5 -1
     (nil))
(debug_insn 58 57 59 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":250:5 -1
     (nil))
(insn 59 58 60 3 (set (reg:SI 136)
        (const_int 5 [0x5])) "../Core/Src/stm32g4xx_hal_msp.c":250:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 59 61 3 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 GPIO_InitStruct.Alternate+0 S4 A64])
        (reg:SI 136)) "../Core/Src/stm32g4xx_hal_msp.c":250:31 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(debug_insn 61 60 64 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":251:5 -1
     (nil))
(insn 64 61 65 3 (set (reg:SI 1 r1)
        (reg/f:SI 125)) "../Core/Src/stm32g4xx_hal_msp.c":251:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 125)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8]))
            (nil))))
(insn 65 64 66 3 (set (reg:SI 0 r0)
        (const_int 1207965696 [0x48001800])) "../Core/Src/stm32g4xx_hal_msp.c":251:5 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 66 65 69 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>) [0 HAL_GPIO_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":251:5 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(code_label 69 66 70 4 44 (nil) [1 uses])
(note 70 69 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

;; Function HAL_SPI_MspDeInit (HAL_SPI_MspDeInit, funcdef_no=1444, decl_uid=9056, cgraph_uid=1448, symbol_order=1454)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


HAL_SPI_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={2d} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,4u} r103={1d,3u} r104={1d} r105={1d} r106={1d} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u,1e} r119={1d,2u} 
;;    total ref usage 143{115d,27u,1e} in 15{14 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 106, 107, 108
;;  reg->defs[] map:	0[0,2] 1[3,5] 2[6,7] 3[8,9] 7[10,10] 12[11,12] 13[13,13] 14[14,15] 15[16,16] 16[17,18] 17[19,20] 18[21,22] 19[23,24] 20[25,26] 21[27,28] 22[29,30] 23[31,32] 24[33,34] 25[35,36] 26[37,38] 27[39,40] 28[41,42] 29[43,44] 30[45,46] 31[47,48] 48[49,49] 49[50,50] 50[51,51] 51[52,52] 52[53,53] 53[54,54] 54[55,55] 55[56,56] 56[57,57] 57[58,58] 58[59,59] 59[60,60] 60[61,61] 61[62,62] 62[63,63] 63[64,64] 64[65,65] 65[66,66] 66[67,67] 67[68,68] 68[69,69] 69[70,70] 70[71,71] 71[72,72] 72[73,73] 73[74,74] 74[75,75] 75[76,76] 76[77,77] 77[78,78] 78[79,79] 79[80,80] 80[81,81] 81[82,82] 82[83,83] 83[84,84] 84[85,85] 85[86,86] 86[87,87] 87[88,88] 88[89,89] 89[90,90] 90[91,91] 91[92,92] 92[93,93] 93[94,94] 94[95,95] 95[96,96] 96[97,97] 97[98,98] 98[99,99] 99[100,100] 100[101,102] 101[103,103] 102[104,104] 103[105,105] 104[106,106] 105[107,107] 106[108,108] 114[109,109] 115[110,110] 116[111,111] 117[112,112] 118[113,113] 119[114,114] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d5(1){ }d7(2){ }d9(3){ }d10(7){ }d13(13){ }d15(14){ }d18(16){ }d20(17){ }d22(18){ }d24(19){ }d26(20){ }d28(21){ }d30(22){ }d32(23){ }d34(24){ }d36(25){ }d38(26){ }d40(27){ }d42(28){ }d44(29){ }d46(30){ }d48(31){ }d104(102){ }d105(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[2],1[5],2[7],3[9],7[10],13[13],14[15],16[18],17[20],18[22],19[24],20[26],21[28],22[30],23[32],24[34],25[36],26[38],27[40],28[42],29[44],30[46],31[48],102[104],103[105]
;; rd  kill	(48) 0[0,1,2],1[3,4,5],2[6,7],3[8,9],7[10],13[13],14[14,15],16[17,18],17[19,20],18[21,22],19[23,24],20[25,26],21[27,28],22[29,30],23[31,32],24[33,34],25[35,36],26[37,38],27[39,40],28[41,42],29[43,44],30[45,46],31[47,48],102[104],103[105]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[2],7[10],13[13],102[104],103[105]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d10(bb 0 insn -1) }u1(13){ d13(bb 0 insn -1) }u2(102){ d104(bb 0 insn -1) }u3(103){ d105(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 116 117 118
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 116 117 118
;; live  kill	
;; rd  in  	(5) 0[2],7[10],13[13],102[104],103[105]
;; rd  gen 	(4) 100[102],116[111],117[112],118[113]
;; rd  kill	(5) 100[101,102],116[111],117[112],118[113]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[10],13[13],102[104],103[105]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d104(bb 0 insn -1) }
;;   reg 103 { d105(bb 0 insn -1) }

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ d10(bb 0 insn -1) }u11(13){ d13(bb 0 insn -1) }u12(102){ d104(bb 0 insn -1) }u13(103){ d105(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 114 115 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 1 [r1] 114 115 119
;; live  kill	 12 [ip]
;; rd  in  	(4) 7[10],13[13],102[104],103[105]
;; rd  gen 	(3) 114[109],115[110],119[114]
;; rd  kill	(3) 114[109],115[110],119[114]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[10],13[13],102[104],103[105]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d104(bb 0 insn -1) }
;;   reg 103 { d105(bb 0 insn -1) }

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ d10(bb 0 insn -1) }u22(13){ d13(bb 0 insn -1) }u23(102){ d104(bb 0 insn -1) }u24(103){ d105(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[10],13[13],102[104],103[105]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[10],13[13],102[104],103[105]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d104(bb 0 insn -1) }
;;   reg 103 { d105(bb 0 insn -1) }

( 3 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u25(7){ d10(bb 0 insn -1) }u26(13){ d13(bb 0 insn -1) }u27(102){ d104(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[10],13[13],102[104],103[105]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d104(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 22 to worklist
  Adding insn 17 to worklist
  Adding insn 14 to worklist
Finished finding needed instructions:
Processing use of (reg 119) in insn 14:
  Adding insn 13 to worklist
Processing use of (reg 115 [ _3 ]) in insn 17:
  Adding insn 15 to worklist
Processing use of (reg 119) in insn 17:
Processing use of (reg 114 [ _2 ]) in insn 15:
Processing use of (reg 13 sp) in insn 22:
Processing use of (reg 0 r0) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 1 r1) in insn 22:
  Adding insn 20 to worklist
Processing use of (reg 100 cc) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 117) in insn 9:
  Adding insn 7 to worklist
Processing use of (reg 118 [ hspi_6(D)->Instance ]) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 116 [ hspi ]) in insn 8:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_SPI_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={2d} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,4u} r103={1d,3u} r104={1d} r105={1d} r106={1d} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u,1e} r119={1d,2u} 
;;    total ref usage 143{115d,27u,1e} in 15{14 regular + 1 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 116 [ hspi ])
        (reg:SI 0 r0 [ hspi ])) "../Core/Src/stm32g4xx_hal_msp.c":267:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hspi ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":268:3 -1
     (nil))
(insn 7 6 8 2 (set (reg:SI 117)
        (const_int 1073819648 [0x40013000])) "../Core/Src/stm32g4xx_hal_msp.c":268:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 118 [ hspi_6(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 116 [ hspi ]) [6 hspi_6(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":268:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 116 [ hspi ])
        (nil)))
(insn 9 8 10 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 118 [ hspi_6(D)->Instance ])
            (reg:SI 117))) "../Core/Src/stm32g4xx_hal_msp.c":268:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 118 [ hspi_6(D)->Instance ])
        (expr_list:REG_DEAD (reg:SI 117)
            (expr_list:REG_EQUAL (compare:CC (reg/f:SI 118 [ hspi_6(D)->Instance ])
                    (const_int 1073819648 [0x40013000]))
                (nil)))))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 26)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":268:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 886588628 (nil)))
 -> 26)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":274:5 -1
     (nil))
(insn 13 12 14 3 (set (reg/f:SI 119)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":274:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 13 15 3 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":274:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 17 3 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -4097 [0xffffffffffffefff]))) "../Core/Src/stm32g4xx_hal_msp.c":274:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 17 15 18 3 (set (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])
        (reg:SI 115 [ _3 ])) "../Core/Src/stm32g4xx_hal_msp.c":274:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 119)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
(debug_insn 18 17 20 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":281:5 -1
     (nil))
(insn 20 18 21 3 (set (reg:SI 1 r1)
        (const_int 28 [0x1c])) "../Core/Src/stm32g4xx_hal_msp.c":281:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 20 22 3 (set (reg:SI 0 r0)
        (const_int 1207965696 [0x48001800])) "../Core/Src/stm32g4xx_hal_msp.c":281:5 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn/j 22 21 26 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>) [0 HAL_GPIO_DeInit S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":281:5 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(code_label 26 22 27 4 50 (nil) [1 uses])
(note 27 26 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

;; Function HAL_TIM_Base_MspInit (HAL_TIM_Base_MspInit, funcdef_no=1445, decl_uid=9622, cgraph_uid=1449, symbol_order=1455)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 9 (    1)


HAL_TIM_Base_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,3u} r1={4d,1u} r2={4d,2u} r3={3d} r7={1d,8u} r12={4d} r13={1d,10u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={5d,3u} r101={2d} r102={1d,14u} r103={1d,7u} r104={2d} r105={2d} r106={2d} r113={1d,3u,2e} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d} r127={1d} r128={1d} r129={1d,1u} r130={1d,1u} r131={1d,3u} r134={1d,3u} r137={1d,1u} r138={1d,3u} 
;;    total ref usage 293{216d,75u,2e} in 63{61 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 17, 18, 19, 20, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 188, 189, 190, 191, 192, 193
;;  reg->defs[] map:	0[0,4] 1[5,8] 2[9,12] 3[13,15] 7[16,16] 12[17,20] 13[21,21] 14[22,24] 15[25,26] 16[27,29] 17[30,32] 18[33,35] 19[36,38] 20[39,41] 21[42,44] 22[45,47] 23[48,50] 24[51,53] 25[54,56] 26[57,59] 27[60,62] 28[63,65] 29[66,68] 30[69,71] 31[72,74] 48[75,76] 49[77,78] 50[79,80] 51[81,82] 52[83,84] 53[85,86] 54[87,88] 55[89,90] 56[91,92] 57[93,94] 58[95,96] 59[97,98] 60[99,100] 61[101,102] 62[103,104] 63[105,106] 64[107,108] 65[109,110] 66[111,112] 67[113,114] 68[115,116] 69[117,118] 70[119,120] 71[121,122] 72[123,124] 73[125,126] 74[127,128] 75[129,130] 76[131,132] 77[133,134] 78[135,136] 79[137,138] 80[139,140] 81[141,142] 82[143,144] 83[145,146] 84[147,148] 85[149,150] 86[151,152] 87[153,154] 88[155,156] 89[157,158] 90[159,160] 91[161,162] 92[163,164] 93[165,166] 94[167,168] 95[169,170] 96[171,172] 97[173,174] 98[175,176] 99[177,178] 100[179,183] 101[184,185] 102[186,186] 103[187,187] 104[188,189] 105[190,191] 106[192,193] 113[194,194] 114[195,195] 115[196,196] 116[197,197] 117[198,198] 118[199,199] 119[200,200] 120[201,201] 121[202,202] 122[203,203] 123[204,204] 124[205,205] 125[206,206] 126[207,207] 127[208,208] 128[209,209] 129[210,210] 130[211,211] 131[212,212] 134[213,213] 137[214,214] 138[215,215] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d4(0){ }d8(1){ }d12(2){ }d15(3){ }d16(7){ }d21(13){ }d24(14){ }d29(16){ }d32(17){ }d35(18){ }d38(19){ }d41(20){ }d44(21){ }d47(22){ }d50(23){ }d53(24){ }d56(25){ }d59(26){ }d62(27){ }d65(28){ }d68(29){ }d71(30){ }d74(31){ }d186(102){ }d187(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[4],1[8],2[12],3[15],7[16],13[21],14[24],16[29],17[32],18[35],19[38],20[41],21[44],22[47],23[50],24[53],25[56],26[59],27[62],28[65],29[68],30[71],31[74],102[186],103[187]
;; rd  kill	(71) 0[0,1,2,3,4],1[5,6,7,8],2[9,10,11,12],3[13,14,15],7[16],13[21],14[22,23,24],16[27,28,29],17[30,31,32],18[33,34,35],19[36,37,38],20[39,40,41],21[42,43,44],22[45,46,47],23[48,49,50],24[51,52,53],25[54,55,56],26[57,58,59],27[60,61,62],28[63,64,65],29[66,67,68],30[69,70,71],31[72,73,74],102[186],103[187]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[4],7[16],13[21],102[186],103[187]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d16(bb 0 insn -1) }u1(13){ d21(bb 0 insn -1) }u2(102){ d186(bb 0 insn -1) }u3(103){ d187(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 129 130
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 129 130
;; live  kill	
;; rd  in  	(5) 0[4],7[16],13[21],102[186],103[187]
;; rd  gen 	(4) 100[183],113[194],129[210],130[211]
;; rd  kill	(8) 100[179,180,181,182,183],113[194],129[210],130[211]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; rd  out 	(5) 7[16],13[21],102[186],103[187],113[194]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d16(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 102 { d186(bb 0 insn -1) }
;;   reg 103 { d187(bb 0 insn -1) }

( 2 )->[3]->( 8 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ d16(bb 0 insn -1) }u11(13){ d21(bb 0 insn -1) }u12(102){ d186(bb 0 insn -1) }u13(103){ d187(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 114 115 116 117 128 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 114 115 116 117 128 131
;; live  kill	
;; rd  in  	(5) 7[16],13[21],102[186],103[187],113[194]
;; rd  gen 	(6) 114[195],115[196],116[197],117[198],128[209],131[212]
;; rd  kill	(6) 114[195],115[196],116[197],117[198],128[209],131[212]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[16],13[21],102[186],103[187]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d16(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 102 { d186(bb 0 insn -1) }
;;   reg 103 { d187(bb 0 insn -1) }

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u23(7){ d16(bb 0 insn -1) }u24(13){ d21(bb 0 insn -1) }u25(102){ d186(bb 0 insn -1) }u26(103){ d187(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(5) 7[16],13[21],102[186],103[187],113[194]
;; rd  gen 	(1) 100[182]
;; rd  kill	(5) 100[179,180,181,182,183]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; rd  out 	(5) 7[16],13[21],102[186],103[187],113[194]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d16(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 102 { d186(bb 0 insn -1) }
;;   reg 103 { d187(bb 0 insn -1) }

( 4 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u29(7){ d16(bb 0 insn -1) }u30(13){ d21(bb 0 insn -1) }u31(102){ d186(bb 0 insn -1) }u32(103){ d187(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 118 119 120 121 127 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 118 119 120 121 127 134
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 7[16],13[21],102[186],103[187],113[194]
;; rd  gen 	(6) 118[199],119[200],120[201],121[202],127[208],134[213]
;; rd  kill	(6) 118[199],119[200],120[201],121[202],127[208],134[213]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[16],13[21],102[186],103[187]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d16(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 102 { d186(bb 0 insn -1) }
;;   reg 103 { d187(bb 0 insn -1) }

( 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u49(7){ d16(bb 0 insn -1) }u50(13){ d21(bb 0 insn -1) }u51(102){ d186(bb 0 insn -1) }u52(103){ d187(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 137
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  gen 	 100 [cc] 137
;; live  kill	
;; rd  in  	(5) 7[16],13[21],102[186],103[187],113[194]
;; rd  gen 	(2) 100[179],137[214]
;; rd  kill	(6) 100[179,180,181,182,183],137[214]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[16],13[21],102[186],103[187]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d16(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 102 { d186(bb 0 insn -1) }
;;   reg 103 { d187(bb 0 insn -1) }

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u57(7){ d16(bb 0 insn -1) }u58(13){ d21(bb 0 insn -1) }u59(102){ d186(bb 0 insn -1) }u60(103){ d187(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 122 123 124 125 126 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 122 123 124 125 126 138
;; live  kill	
;; rd  in  	(4) 7[16],13[21],102[186],103[187]
;; rd  gen 	(6) 122[203],123[204],124[205],125[206],126[207],138[215]
;; rd  kill	(6) 122[203],123[204],124[205],125[206],126[207],138[215]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[16],13[21],102[186],103[187]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d16(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 102 { d186(bb 0 insn -1) }
;;   reg 103 { d187(bb 0 insn -1) }

( 7 3 6 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u70(7){ d16(bb 0 insn -1) }u71(13){ d21(bb 0 insn -1) }u72(102){ d186(bb 0 insn -1) }u73(103){ d187(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[16],13[21],102[186],103[187]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[16],13[21],102[186],103[187]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d16(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 102 { d186(bb 0 insn -1) }
;;   reg 103 { d187(bb 0 insn -1) }

( 5 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u74(7){ d16(bb 0 insn -1) }u75(13){ d21(bb 0 insn -1) }u76(102){ d186(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[16],13[21],102[186],103[187]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d16(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 102 { d186(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 26 to worklist
  Adding insn 24 to worklist
  Adding insn 22 to worklist
  Adding insn 19 to worklist
  Adding insn 16 to worklist
  Adding insn 34 to worklist
  Adding insn 59 to worklist
  Adding insn 56 to worklist
  Adding insn 50 to worklist
  Adding insn 48 to worklist
  Adding insn 46 to worklist
  Adding insn 43 to worklist
  Adding insn 40 to worklist
  Adding insn 66 to worklist
  Adding insn 82 to worklist
  Adding insn 80 to worklist
  Adding insn 78 to worklist
  Adding insn 75 to worklist
  Adding insn 72 to worklist
Finished finding needed instructions:
Processing use of (reg 138) in insn 72:
  Adding insn 71 to worklist
Processing use of (reg 123 [ _11 ]) in insn 75:
  Adding insn 73 to worklist
Processing use of (reg 138) in insn 75:
Processing use of (reg 122 [ _10 ]) in insn 73:
Processing use of (reg 138) in insn 78:
Processing use of (reg 102 sfp) in insn 80:
Processing use of (reg 125 [ _13 ]) in insn 80:
  Adding insn 79 to worklist
Processing use of (reg 124 [ _12 ]) in insn 79:
Processing use of (reg 102 sfp) in insn 82:
Processing use of (reg 100 cc) in insn 66:
  Adding insn 65 to worklist
Processing use of (reg 113 [ _1 ]) in insn 65:
  Adding insn 7 to worklist
Processing use of (reg 137) in insn 65:
  Adding insn 64 to worklist
Processing use of (reg 129 [ htim_base ]) in insn 7:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 134) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 119 [ _7 ]) in insn 43:
  Adding insn 41 to worklist
Processing use of (reg 134) in insn 43:
Processing use of (reg 118 [ _6 ]) in insn 41:
Processing use of (reg 134) in insn 46:
Processing use of (reg 102 sfp) in insn 48:
Processing use of (reg 121 [ _9 ]) in insn 48:
  Adding insn 47 to worklist
Processing use of (reg 120 [ _8 ]) in insn 47:
Processing use of (reg 102 sfp) in insn 50:
Processing use of (reg 13 sp) in insn 56:
Processing use of (reg 0 r0) in insn 56:
  Adding insn 55 to worklist
Processing use of (reg 1 r1) in insn 56:
  Adding insn 54 to worklist
Processing use of (reg 2 r2) in insn 56:
  Adding insn 53 to worklist
Processing use of (reg 2 r2) in insn 54:
Processing use of (reg 13 sp) in insn 59:
Processing use of (reg 0 r0) in insn 59:
  Adding insn 58 to worklist
Processing use of (reg 100 cc) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 113 [ _1 ]) in insn 33:
Processing use of (reg 131) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 115 [ _3 ]) in insn 19:
  Adding insn 17 to worklist
Processing use of (reg 131) in insn 19:
Processing use of (reg 114 [ _2 ]) in insn 17:
Processing use of (reg 131) in insn 22:
Processing use of (reg 102 sfp) in insn 24:
Processing use of (reg 117 [ _5 ]) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 116 [ _4 ]) in insn 23:
Processing use of (reg 102 sfp) in insn 26:
Processing use of (reg 100 cc) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 113 [ _1 ]) in insn 9:
Processing use of (reg 130) in insn 9:
  Adding insn 8 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIM_Base_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,3u} r1={4d,1u} r2={4d,2u} r3={3d} r7={1d,8u} r12={4d} r13={1d,10u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={5d,3u} r101={2d} r102={1d,14u} r103={1d,7u} r104={2d} r105={2d} r106={2d} r113={1d,3u,2e} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d} r127={1d} r128={1d} r129={1d,1u} r130={1d,1u} r131={1d,3u} r134={1d,3u} r137={1d,1u} r138={1d,3u} 
;;    total ref usage 293{216d,75u,2e} in 63{61 regular + 2 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 129 [ htim_base ])
        (reg:SI 0 r0 [ htim_base ])) "../Core/Src/stm32g4xx_hal_msp.c":297:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim_base ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":298:3 -1
     (nil))
(insn 7 6 8 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 129 [ htim_base ]) [7 htim_base_16(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":298:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 129 [ htim_base ])
        (nil)))
(insn 8 7 9 2 (set (reg:SI 130)
        (const_int 1073818624 [0x40012c00])) "../Core/Src/stm32g4xx_hal_msp.c":298:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 10 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 113 [ _1 ])
            (reg:SI 130))) "../Core/Src/stm32g4xx_hal_msp.c":298:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 130)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 113 [ _1 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 30)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":298:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 30)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":304:5 -1
     (nil))
(debug_insn 13 12 14 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":304:5 -1
     (nil))
(debug_insn 14 13 15 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":304:5 -1
     (nil))
(insn 15 14 16 3 (set (reg/f:SI 131)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":304:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 17 3 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 131)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":304:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 19 3 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 2048 [0x800]))) "../Core/Src/stm32g4xx_hal_msp.c":304:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 19 17 20 3 (set (mem/v:SI (plus:SI (reg/f:SI 131)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])
        (reg:SI 115 [ _3 ])) "../Core/Src/stm32g4xx_hal_msp.c":304:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 20 19 22 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":304:5 -1
     (nil))
(insn 22 20 23 3 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 131)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":304:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 131)
        (nil)))
(insn 23 22 24 3 (set (reg:SI 117 [ _5 ])
        (and:SI (reg:SI 116 [ _4 ])
            (const_int 2048 [0x800]))) "../Core/Src/stm32g4xx_hal_msp.c":304:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 24 23 25 3 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 tmpreg+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Core/Src/stm32g4xx_hal_msp.c":304:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(debug_insn 25 24 26 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":304:5 -1
     (nil))
(insn 26 25 27 3 (set (reg:SI 128 [ vol.7_27 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":304:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 128 [ vol.7_27 ])
        (nil)))
(debug_insn 27 26 30 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":304:5 -1
     (nil))
      ; pc falls through to BB 8
(code_label 30 27 31 4 56 (nil) [1 uses])
(note 31 30 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":309:8 -1
     (nil))
(insn 33 32 34 4 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 113 [ _1 ])
            (const_int 1073741824 [0x40000000]))) "../Core/Src/stm32g4xx_hal_msp.c":309:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 34 33 35 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 61)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":309:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 886588628 (nil)))
 -> 61)
(note 35 34 36 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 36 35 37 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":315:5 -1
     (nil))
(debug_insn 37 36 38 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":315:5 -1
     (nil))
(debug_insn 38 37 39 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":315:5 -1
     (nil))
(insn 39 38 40 5 (set (reg/f:SI 134)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":315:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 5 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 134)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":315:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 43 5 (set (reg:SI 119 [ _7 ])
        (ior:SI (reg:SI 118 [ _6 ])
            (const_int 1 [0x1]))) "../Core/Src/stm32g4xx_hal_msp.c":315:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 43 41 44 5 (set (mem/v:SI (plus:SI (reg/f:SI 134)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 119 [ _7 ])) "../Core/Src/stm32g4xx_hal_msp.c":315:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(debug_insn 44 43 46 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":315:5 -1
     (nil))
(insn 46 44 47 5 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 134)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":315:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 134)
        (nil)))
(insn 47 46 48 5 (set (reg:SI 121 [ _9 ])
        (and:SI (reg:SI 120 [ _8 ])
            (const_int 1 [0x1]))) "../Core/Src/stm32g4xx_hal_msp.c":315:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(insn 48 47 49 5 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 tmpreg+0 S4 A64])
        (reg:SI 121 [ _9 ])) "../Core/Src/stm32g4xx_hal_msp.c":315:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(debug_insn 49 48 50 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":315:5 -1
     (nil))
(insn 50 49 51 5 (set (reg:SI 127 [ vol.8_22 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 tmpreg+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":315:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 127 [ vol.8_22 ])
        (nil)))
(debug_insn 51 50 52 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":315:5 -1
     (nil))
(debug_insn 52 51 53 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":317:5 -1
     (nil))
(insn 53 52 54 5 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../Core/Src/stm32g4xx_hal_msp.c":317:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 53 55 5 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../Core/Src/stm32g4xx_hal_msp.c":317:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 55 54 56 5 (set (reg:SI 0 r0)
        (const_int 28 [0x1c])) "../Core/Src/stm32g4xx_hal_msp.c":317:5 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 56 55 57 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_NVIC_SetPriority") [flags 0x41]  <function_decl 0000000006885600 HAL_NVIC_SetPriority>) [0 HAL_NVIC_SetPriority S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":317:5 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_NVIC_SetPriority") [flags 0x41]  <function_decl 0000000006885600 HAL_NVIC_SetPriority>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 57 56 58 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":318:5 -1
     (nil))
(insn 58 57 59 5 (set (reg:SI 0 r0)
        (const_int 28 [0x1c])) "../Core/Src/stm32g4xx_hal_msp.c":318:5 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn/j 59 58 61 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_NVIC_EnableIRQ") [flags 0x41]  <function_decl 0000000006885700 HAL_NVIC_EnableIRQ>) [0 HAL_NVIC_EnableIRQ S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":318:5 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_NVIC_EnableIRQ") [flags 0x41]  <function_decl 0000000006885700 HAL_NVIC_EnableIRQ>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(code_label 61 59 62 6 58 (nil) [1 uses])
(note 62 61 63 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 63 62 64 6 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":323:8 -1
     (nil))
(insn 64 63 65 6 (set (reg:SI 137)
        (const_int 1073744896 [0x40000c00])) "../Core/Src/stm32g4xx_hal_msp.c":323:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 64 66 6 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 113 [ _1 ])
            (reg:SI 137))) "../Core/Src/stm32g4xx_hal_msp.c":323:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (expr_list:REG_EQUAL (compare:CC (reg/f:SI 113 [ _1 ])
                    (const_int 1073744896 [0x40000c00]))
                (nil)))))
(jump_insn 66 65 67 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 86)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":323:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 86)
(note 67 66 68 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 68 67 69 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":329:5 -1
     (nil))
(debug_insn 69 68 70 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":329:5 -1
     (nil))
(debug_insn 70 69 71 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":329:5 -1
     (nil))
(insn 71 70 72 7 (set (reg/f:SI 138)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":329:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 7 (set (reg:SI 122 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":329:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 73 72 75 7 (set (reg:SI 123 [ _11 ])
        (ior:SI (reg:SI 122 [ _10 ])
            (const_int 8 [0x8]))) "../Core/Src/stm32g4xx_hal_msp.c":329:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(insn 75 73 76 7 (set (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 123 [ _11 ])) "../Core/Src/stm32g4xx_hal_msp.c":329:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(debug_insn 76 75 78 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":329:5 -1
     (nil))
(insn 78 76 79 7 (set (reg:SI 124 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":329:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 138)
        (nil)))
(insn 79 78 80 7 (set (reg:SI 125 [ _13 ])
        (and:SI (reg:SI 124 [ _12 ])
            (const_int 8 [0x8]))) "../Core/Src/stm32g4xx_hal_msp.c":329:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (nil)))
(insn 80 79 81 7 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmpreg+0 S4 A32])
        (reg:SI 125 [ _13 ])) "../Core/Src/stm32g4xx_hal_msp.c":329:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
        (nil)))
(debug_insn 81 80 82 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":329:5 -1
     (nil))
(insn 82 81 85 7 (set (reg:SI 126 [ vol.9_19 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":329:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 126 [ vol.9_19 ])
        (nil)))
(debug_insn 85 82 86 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":329:5 -1
     (nil))
(code_label 86 85 87 8 55 (nil) [1 uses])
(note 87 86 0 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

;; Function HAL_TIM_MspPostInit (HAL_TIM_MspPostInit, funcdef_no=1446, decl_uid=14116, cgraph_uid=1450, symbol_order=1456)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


HAL_TIM_MspPostInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={2d} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,10u,1e} r103={1d,3u} r104={1d} r105={1d} r106={1d} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d} r119={1d,1u} r120={1d,5u} r121={1d,5u} r122={1d,1u} r123={1d,1u,1e} r124={1d,3u} r127={1d,1u} r128={1d,1u} 
;;    total ref usage 172{122d,48u,2e} in 41{40 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 106, 107, 108
;;  reg->defs[] map:	0[0,2] 1[3,5] 2[6,7] 3[8,9] 7[10,10] 12[11,12] 13[13,13] 14[14,15] 15[16,16] 16[17,18] 17[19,20] 18[21,22] 19[23,24] 20[25,26] 21[27,28] 22[29,30] 23[31,32] 24[33,34] 25[35,36] 26[37,38] 27[39,40] 28[41,42] 29[43,44] 30[45,46] 31[47,48] 48[49,49] 49[50,50] 50[51,51] 51[52,52] 52[53,53] 53[54,54] 54[55,55] 55[56,56] 56[57,57] 57[58,58] 58[59,59] 59[60,60] 60[61,61] 61[62,62] 62[63,63] 63[64,64] 64[65,65] 65[66,66] 66[67,67] 67[68,68] 68[69,69] 69[70,70] 70[71,71] 71[72,72] 72[73,73] 73[74,74] 74[75,75] 75[76,76] 76[77,77] 77[78,78] 78[79,79] 79[80,80] 80[81,81] 81[82,82] 82[83,83] 83[84,84] 84[85,85] 85[86,86] 86[87,87] 87[88,88] 88[89,89] 89[90,90] 90[91,91] 91[92,92] 92[93,93] 93[94,94] 94[95,95] 95[96,96] 96[97,97] 97[98,98] 98[99,99] 99[100,100] 100[101,102] 101[103,103] 102[104,104] 103[105,105] 104[106,106] 105[107,107] 106[108,108] 114[109,109] 115[110,110] 116[111,111] 117[112,112] 118[113,113] 119[114,114] 120[115,115] 121[116,116] 122[117,117] 123[118,118] 124[119,119] 127[120,120] 128[121,121] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d5(1){ }d7(2){ }d9(3){ }d10(7){ }d13(13){ }d15(14){ }d18(16){ }d20(17){ }d22(18){ }d24(19){ }d26(20){ }d28(21){ }d30(22){ }d32(23){ }d34(24){ }d36(25){ }d38(26){ }d40(27){ }d42(28){ }d44(29){ }d46(30){ }d48(31){ }d104(102){ }d105(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[2],1[5],2[7],3[9],7[10],13[13],14[15],16[18],17[20],18[22],19[24],20[26],21[28],22[30],23[32],24[34],25[36],26[38],27[40],28[42],29[44],30[46],31[48],102[104],103[105]
;; rd  kill	(48) 0[0,1,2],1[3,4,5],2[6,7],3[8,9],7[10],13[13],14[14,15],16[17,18],17[19,20],18[21,22],19[23,24],20[25,26],21[27,28],22[29,30],23[31,32],24[33,34],25[35,36],26[37,38],27[39,40],28[41,42],29[43,44],30[45,46],31[47,48],102[104],103[105]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[2],7[10],13[13],102[104],103[105]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d10(bb 0 insn -1) }u1(13){ d13(bb 0 insn -1) }u2(102){ d104(bb 0 insn -1) }u3(103){ d105(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 119 120 121 122 123
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 119 120 121 122 123
;; live  kill	
;; rd  in  	(5) 0[2],7[10],13[13],102[104],103[105]
;; rd  gen 	(6) 100[102],119[114],120[115],121[116],122[117],123[118]
;; rd  kill	(7) 100[101,102],119[114],120[115],121[116],122[117],123[118]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; rd  out 	(5) 7[10],13[13],102[104],103[105],120[115]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d104(bb 0 insn -1) }
;;   reg 103 { d105(bb 0 insn -1) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u21(7){ d10(bb 0 insn -1) }u22(13){ d13(bb 0 insn -1) }u23(102){ d104(bb 0 insn -1) }u24(103){ d105(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 114 115 116 117 118 124 127 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; live  gen 	 0 [r0] 1 [r1] 114 115 116 117 118 124 127 128
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 7[10],13[13],102[104],103[105],120[115]
;; rd  gen 	(8) 114[109],115[110],116[111],117[112],118[113],124[119],127[120],128[121]
;; rd  kill	(10) 14[14,15],114[109],115[110],116[111],117[112],118[113],124[119],127[120],128[121]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[10],13[13],102[104],103[105]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d104(bb 0 insn -1) }
;;   reg 103 { d105(bb 0 insn -1) }

( 3 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u43(7){ d10(bb 0 insn -1) }u44(13){ d13(bb 0 insn -1) }u45(102){ d104(bb 0 insn -1) }u46(103){ d105(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 7[10],13[13],102[104],103[105],120[115]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[10],13[13],102[104],103[105]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d104(bb 0 insn -1) }
;;   reg 103 { d105(bb 0 insn -1) }

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u47(7){ d10(bb 0 insn -1) }u48(13){ d13(bb 0 insn -1) }u49(102){ d104(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[10],13[13],102[104],103[105]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d104(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
  Adding insn 50 to worklist
  Adding insn 44 to worklist
  Adding insn 39 to worklist
  Adding insn 34 to worklist
  Adding insn 32 to worklist
  Adding insn 30 to worklist
  Adding insn 27 to worklist
  Adding insn 24 to worklist
Finished finding needed instructions:
Processing use of (reg 124) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 115 [ _3 ]) in insn 27:
  Adding insn 25 to worklist
Processing use of (reg 124) in insn 27:
Processing use of (reg 114 [ _2 ]) in insn 25:
Processing use of (reg 124) in insn 30:
Processing use of (reg 102 sfp) in insn 32:
Processing use of (reg 117 [ _5 ]) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 116 [ _4 ]) in insn 31:
Processing use of (reg 102 sfp) in insn 34:
Processing use of (reg 102 sfp) in insn 39:
Processing use of (reg 127) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 102 sfp) in insn 44:
Processing use of (reg 128) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 13 sp) in insn 50:
Processing use of (reg 0 r0) in insn 50:
  Adding insn 49 to worklist
Processing use of (reg 1 r1) in insn 50:
  Adding insn 48 to worklist
Processing use of (reg 120) in insn 48:
  Adding insn 7 to worklist
Processing use of (reg 102 sfp) in insn 7:
Processing use of (reg 102 sfp) in insn 9:
Processing use of (reg 121) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 120) in insn 10:
Processing use of (reg 121) in insn 10:
Processing use of (reg 120) in insn 11:
Processing use of (reg 121) in insn 11:
Processing use of (reg 120) in insn 12:
Processing use of (reg 121) in insn 12:
Processing use of (reg 120) in insn 13:
Processing use of (reg 121) in insn 13:
Processing use of (reg 100 cc) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 122) in insn 17:
  Adding insn 15 to worklist
Processing use of (reg 123 [ htim_9(D)->Instance ]) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 119 [ htim ]) in insn 16:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIM_MspPostInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={2d} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,10u,1e} r103={1d,3u} r104={1d} r105={1d} r106={1d} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d} r119={1d,1u} r120={1d,5u} r121={1d,5u} r122={1d,1u} r123={1d,1u,1e} r124={1d,3u} r127={1d,1u} r128={1d,1u} 
;;    total ref usage 172{122d,48u,2e} in 41{40 regular + 1 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 119 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Core/Src/stm32g4xx_hal_msp.c":338:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":339:3 -1
     (nil))
(insn 7 6 8 2 (set (reg/f:SI 120)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -24 [0xffffffffffffffe8]))) "../Core/Src/stm32g4xx_hal_msp.c":339:20 7 {*arm_addsi3}
     (nil))
(insn 8 7 9 2 (set (reg:SI 121)
        (const_int 0 [0])) "../Core/Src/stm32g4xx_hal_msp.c":339:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 10 2 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8])) [3 GPIO_InitStruct+0 S4 A64])
        (reg:SI 121)) "../Core/Src/stm32g4xx_hal_msp.c":339:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (mem/c:SI (plus:SI (reg/f:SI 120)
                (const_int 4 [0x4])) [3 GPIO_InitStruct+4 S4 A32])
        (reg:SI 121)) "../Core/Src/stm32g4xx_hal_msp.c":339:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (mem/c:SI (plus:SI (reg/f:SI 120)
                (const_int 8 [0x8])) [3 GPIO_InitStruct+8 S4 A64])
        (reg:SI 121)) "../Core/Src/stm32g4xx_hal_msp.c":339:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (mem/c:SI (plus:SI (reg/f:SI 120)
                (const_int 12 [0xc])) [3 GPIO_InitStruct+12 S4 A32])
        (reg:SI 121)) "../Core/Src/stm32g4xx_hal_msp.c":339:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:SI (reg/f:SI 120)
                (const_int 16 [0x10])) [3 GPIO_InitStruct+16 S4 A64])
        (reg:SI 121)) "../Core/Src/stm32g4xx_hal_msp.c":339:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(debug_insn 14 13 15 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":340:3 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 122)
        (const_int 1073744896 [0x40000c00])) "../Core/Src/stm32g4xx_hal_msp.c":340:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 17 2 (set (reg/f:SI 123 [ htim_9(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 119 [ htim ]) [7 htim_9(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":340:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 119 [ htim ])
        (nil)))
(insn 17 16 18 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 123 [ htim_9(D)->Instance ])
            (reg:SI 122))) "../Core/Src/stm32g4xx_hal_msp.c":340:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 123 [ htim_9(D)->Instance ])
        (expr_list:REG_DEAD (reg:SI 122)
            (expr_list:REG_EQUAL (compare:CC (reg/f:SI 123 [ htim_9(D)->Instance ])
                    (const_int 1073744896 [0x40000c00]))
                (nil)))))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 53)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":340:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 886588628 (nil)))
 -> 53)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":346:5 -1
     (nil))
(debug_insn 21 20 22 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":346:5 -1
     (nil))
(debug_insn 22 21 23 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":346:5 -1
     (nil))
(insn 23 22 24 3 (set (reg/f:SI 124)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":346:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 25 3 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 124)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":346:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 24 27 3 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 32 [0x20]))) "../Core/Src/stm32g4xx_hal_msp.c":346:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 27 25 28 3 (set (mem/v:SI (plus:SI (reg/f:SI 124)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Core/Src/stm32g4xx_hal_msp.c":346:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 28 27 30 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":346:5 -1
     (nil))
(insn 30 28 31 3 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 124)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":346:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 124)
        (nil)))
(insn 31 30 32 3 (set (reg:SI 117 [ _5 ])
        (and:SI (reg:SI 116 [ _4 ])
            (const_int 32 [0x20]))) "../Core/Src/stm32g4xx_hal_msp.c":346:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 32 31 33 3 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -28 [0xffffffffffffffe4])) [1 tmpreg+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Core/Src/stm32g4xx_hal_msp.c":346:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(debug_insn 33 32 34 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":346:5 -1
     (nil))
(insn 34 33 35 3 (set (reg:SI 118 [ vol.10_12 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -28 [0xffffffffffffffe4])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":346:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 118 [ vol.10_12 ])
        (nil)))
(debug_insn 35 34 36 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":346:5 -1
     (nil))
(debug_insn 36 35 37 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":350:5 -1
     (nil))
(debug_insn 37 36 38 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":351:5 -1
     (nil))
(insn 38 37 39 3 (set (reg:DI 127)
        (const_int 8589934720 [0x200000080])) "../Core/Src/stm32g4xx_hal_msp.c":350:25 729 {*movdi_vfp}
     (nil))
(insn 39 38 40 3 (set (mem/c:DI (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct]+0 S8 A64])
        (reg:DI 127)) "../Core/Src/stm32g4xx_hal_msp.c":350:25 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 127)
        (nil)))
(debug_insn 40 39 41 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":352:5 -1
     (nil))
(debug_insn 41 40 42 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":353:5 -1
     (nil))
(debug_insn 42 41 43 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":354:5 -1
     (nil))
(insn 43 42 44 3 (set (reg:SI 128)
        (const_int 6 [0x6])) "../Core/Src/stm32g4xx_hal_msp.c":354:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 43 45 3 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 GPIO_InitStruct.Alternate+0 S4 A64])
        (reg:SI 128)) "../Core/Src/stm32g4xx_hal_msp.c":354:31 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(debug_insn 45 44 48 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":355:5 -1
     (nil))
(insn 48 45 49 3 (set (reg:SI 1 r1)
        (reg/f:SI 120)) "../Core/Src/stm32g4xx_hal_msp.c":355:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8]))
            (nil))))
(insn 49 48 50 3 (set (reg:SI 0 r0)
        (const_int 1207964672 [0x48001400])) "../Core/Src/stm32g4xx_hal_msp.c":355:5 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 50 49 53 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>) [0 HAL_GPIO_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":355:5 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(code_label 53 50 54 4 65 (nil) [1 uses])
(note 54 53 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

;; Function HAL_TIM_Base_MspDeInit (HAL_TIM_Base_MspDeInit, funcdef_no=1447, decl_uid=9624, cgraph_uid=1451, symbol_order=1457)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 9 (    1)


HAL_TIM_Base_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={4d,3u} r101={1d} r102={1d,8u} r103={1d,7u} r104={1d} r105={1d} r106={1d} r113={1d,3u,2e} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,2u} r124={1d,2u} r126={1d,1u} r127={1d,2u} 
;;    total ref usage 180{123d,55u,2e} in 31{30 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 107, 108, 109
;;  reg->defs[] map:	0[0,2] 1[3,4] 2[5,6] 3[7,8] 7[9,9] 12[10,11] 13[12,12] 14[13,14] 15[15,15] 16[16,17] 17[18,19] 18[20,21] 19[22,23] 20[24,25] 21[26,27] 22[28,29] 23[30,31] 24[32,33] 25[34,35] 26[36,37] 27[38,39] 28[40,41] 29[42,43] 30[44,45] 31[46,47] 48[48,48] 49[49,49] 50[50,50] 51[51,51] 52[52,52] 53[53,53] 54[54,54] 55[55,55] 56[56,56] 57[57,57] 58[58,58] 59[59,59] 60[60,60] 61[61,61] 62[62,62] 63[63,63] 64[64,64] 65[65,65] 66[66,66] 67[67,67] 68[68,68] 69[69,69] 70[70,70] 71[71,71] 72[72,72] 73[73,73] 74[74,74] 75[75,75] 76[76,76] 77[77,77] 78[78,78] 79[79,79] 80[80,80] 81[81,81] 82[82,82] 83[83,83] 84[84,84] 85[85,85] 86[86,86] 87[87,87] 88[88,88] 89[89,89] 90[90,90] 91[91,91] 92[92,92] 93[93,93] 94[94,94] 95[95,95] 96[96,96] 97[97,97] 98[98,98] 99[99,99] 100[100,103] 101[104,104] 102[105,105] 103[106,106] 104[107,107] 105[108,108] 106[109,109] 113[110,110] 114[111,111] 115[112,112] 116[113,113] 117[114,114] 118[115,115] 119[116,116] 120[117,117] 121[118,118] 122[119,119] 124[120,120] 126[121,121] 127[122,122] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d4(1){ }d6(2){ }d8(3){ }d9(7){ }d12(13){ }d14(14){ }d17(16){ }d19(17){ }d21(18){ }d23(19){ }d25(20){ }d27(21){ }d29(22){ }d31(23){ }d33(24){ }d35(25){ }d37(26){ }d39(27){ }d41(28){ }d43(29){ }d45(30){ }d47(31){ }d105(102){ }d106(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[2],1[4],2[6],3[8],7[9],13[12],14[14],16[17],17[19],18[21],19[23],20[25],21[27],22[29],23[31],24[33],25[35],26[37],27[39],28[41],29[43],30[45],31[47],102[105],103[106]
;; rd  kill	(47) 0[0,1,2],1[3,4],2[5,6],3[7,8],7[9],13[12],14[13,14],16[16,17],17[18,19],18[20,21],19[22,23],20[24,25],21[26,27],22[28,29],23[30,31],24[32,33],25[34,35],26[36,37],27[38,39],28[40,41],29[42,43],30[44,45],31[46,47],102[105],103[106]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[2],7[9],13[12],102[105],103[106]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d9(bb 0 insn -1) }u1(13){ d12(bb 0 insn -1) }u2(102){ d105(bb 0 insn -1) }u3(103){ d106(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 120 121
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 120 121
;; live  kill	
;; rd  in  	(5) 0[2],7[9],13[12],102[105],103[106]
;; rd  gen 	(4) 100[103],113[110],120[117],121[118]
;; rd  kill	(7) 100[100,101,102,103],113[110],120[117],121[118]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; rd  out 	(5) 7[9],13[12],102[105],103[106],113[110]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d105(bb 0 insn -1) }
;;   reg 103 { d106(bb 0 insn -1) }

( 2 )->[3]->( 8 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ d9(bb 0 insn -1) }u11(13){ d12(bb 0 insn -1) }u12(102){ d105(bb 0 insn -1) }u13(103){ d106(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 114 115 122
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 114 115 122
;; live  kill	
;; rd  in  	(5) 7[9],13[12],102[105],103[106],113[110]
;; rd  gen 	(3) 114[111],115[112],122[119]
;; rd  kill	(3) 114[111],115[112],122[119]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[9],13[12],102[105],103[106]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d105(bb 0 insn -1) }
;;   reg 103 { d106(bb 0 insn -1) }

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ d9(bb 0 insn -1) }u19(13){ d12(bb 0 insn -1) }u20(102){ d105(bb 0 insn -1) }u21(103){ d106(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(5) 7[9],13[12],102[105],103[106],113[110]
;; rd  gen 	(1) 100[102]
;; rd  kill	(4) 100[100,101,102,103]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; rd  out 	(5) 7[9],13[12],102[105],103[106],113[110]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d105(bb 0 insn -1) }
;;   reg 103 { d106(bb 0 insn -1) }

( 4 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(7){ d9(bb 0 insn -1) }u25(13){ d12(bb 0 insn -1) }u26(102){ d105(bb 0 insn -1) }u27(103){ d106(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 116 117 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 116 117 124
;; live  kill	 12 [ip]
;; rd  in  	(5) 7[9],13[12],102[105],103[106],113[110]
;; rd  gen 	(3) 116[113],117[114],124[120]
;; rd  kill	(3) 116[113],117[114],124[120]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[9],13[12],102[105],103[106]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d105(bb 0 insn -1) }
;;   reg 103 { d106(bb 0 insn -1) }

( 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(7){ d9(bb 0 insn -1) }u35(13){ d12(bb 0 insn -1) }u36(102){ d105(bb 0 insn -1) }u37(103){ d106(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  gen 	 100 [cc] 126
;; live  kill	
;; rd  in  	(5) 7[9],13[12],102[105],103[106],113[110]
;; rd  gen 	(2) 100[100],126[121]
;; rd  kill	(5) 100[100,101,102,103],126[121]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[9],13[12],102[105],103[106]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d105(bb 0 insn -1) }
;;   reg 103 { d106(bb 0 insn -1) }

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u42(7){ d9(bb 0 insn -1) }u43(13){ d12(bb 0 insn -1) }u44(102){ d105(bb 0 insn -1) }u45(103){ d106(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 118 119 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 118 119 127
;; live  kill	
;; rd  in  	(4) 7[9],13[12],102[105],103[106]
;; rd  gen 	(3) 118[115],119[116],127[122]
;; rd  kill	(3) 118[115],119[116],127[122]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[9],13[12],102[105],103[106]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d105(bb 0 insn -1) }
;;   reg 103 { d106(bb 0 insn -1) }

( 7 3 6 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u50(7){ d9(bb 0 insn -1) }u51(13){ d12(bb 0 insn -1) }u52(102){ d105(bb 0 insn -1) }u53(103){ d106(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[9],13[12],102[105],103[106]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[9],13[12],102[105],103[106]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d105(bb 0 insn -1) }
;;   reg 103 { d106(bb 0 insn -1) }

( 5 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u54(7){ d9(bb 0 insn -1) }u55(13){ d12(bb 0 insn -1) }u56(102){ d105(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[9],13[12],102[105],103[106]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d105(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 17 to worklist
  Adding insn 14 to worklist
  Adding insn 24 to worklist
  Adding insn 34 to worklist
  Adding insn 31 to worklist
  Adding insn 28 to worklist
  Adding insn 41 to worklist
  Adding insn 48 to worklist
  Adding insn 45 to worklist
Finished finding needed instructions:
Processing use of (reg 127) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 119 [ _7 ]) in insn 48:
  Adding insn 46 to worklist
Processing use of (reg 127) in insn 48:
Processing use of (reg 118 [ _6 ]) in insn 46:
Processing use of (reg 100 cc) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 113 [ _1 ]) in insn 40:
  Adding insn 7 to worklist
Processing use of (reg 126) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 120 [ htim_base ]) in insn 7:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 124) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 117 [ _5 ]) in insn 31:
  Adding insn 29 to worklist
Processing use of (reg 124) in insn 31:
Processing use of (reg 116 [ _4 ]) in insn 29:
Processing use of (reg 13 sp) in insn 34:
Processing use of (reg 0 r0) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 100 cc) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 113 [ _1 ]) in insn 23:
Processing use of (reg 122) in insn 14:
  Adding insn 13 to worklist
Processing use of (reg 115 [ _3 ]) in insn 17:
  Adding insn 15 to worklist
Processing use of (reg 122) in insn 17:
Processing use of (reg 114 [ _2 ]) in insn 15:
Processing use of (reg 100 cc) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 113 [ _1 ]) in insn 9:
Processing use of (reg 121) in insn 9:
  Adding insn 8 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIM_Base_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={4d,3u} r101={1d} r102={1d,8u} r103={1d,7u} r104={1d} r105={1d} r106={1d} r113={1d,3u,2e} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,2u} r124={1d,2u} r126={1d,1u} r127={1d,2u} 
;;    total ref usage 180{123d,55u,2e} in 31{30 regular + 1 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 120 [ htim_base ])
        (reg:SI 0 r0 [ htim_base ])) "../Core/Src/stm32g4xx_hal_msp.c":370:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim_base ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":371:3 -1
     (nil))
(insn 7 6 8 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 120 [ htim_base ]) [7 htim_base_10(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":371:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 120 [ htim_base ])
        (nil)))
(insn 8 7 9 2 (set (reg:SI 121)
        (const_int 1073818624 [0x40012c00])) "../Core/Src/stm32g4xx_hal_msp.c":371:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 10 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 113 [ _1 ])
            (reg:SI 121))) "../Core/Src/stm32g4xx_hal_msp.c":371:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 121)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 113 [ _1 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":371:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 20)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":377:5 -1
     (nil))
(insn 13 12 14 3 (set (reg/f:SI 122)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":377:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 13 15 3 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 122)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":377:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 17 3 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Core/Src/stm32g4xx_hal_msp.c":377:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 17 15 20 3 (set (mem/v:SI (plus:SI (reg/f:SI 122)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])
        (reg:SI 115 [ _3 ])) "../Core/Src/stm32g4xx_hal_msp.c":377:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 122)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
      ; pc falls through to BB 8
(code_label 20 17 21 4 72 (nil) [1 uses])
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 23 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":382:8 -1
     (nil))
(insn 23 22 24 4 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 113 [ _1 ])
            (const_int 1073741824 [0x40000000]))) "../Core/Src/stm32g4xx_hal_msp.c":382:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 24 23 25 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":382:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 886588628 (nil)))
 -> 36)
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 26 25 27 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":388:5 -1
     (nil))
(insn 27 26 28 5 (set (reg/f:SI 124)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":388:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 5 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 124)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":388:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 28 31 5 (set (reg:SI 117 [ _5 ])
        (and:SI (reg:SI 116 [ _4 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Core/Src/stm32g4xx_hal_msp.c":388:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 31 29 32 5 (set (mem/v:SI (plus:SI (reg/f:SI 124)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 117 [ _5 ])) "../Core/Src/stm32g4xx_hal_msp.c":388:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 124)
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(debug_insn 32 31 33 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":391:5 -1
     (nil))
(insn 33 32 34 5 (set (reg:SI 0 r0)
        (const_int 28 [0x1c])) "../Core/Src/stm32g4xx_hal_msp.c":391:5 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn/j 34 33 36 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_NVIC_DisableIRQ") [flags 0x41]  <function_decl 0000000006885800 HAL_NVIC_DisableIRQ>) [0 HAL_NVIC_DisableIRQ S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":391:5 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_NVIC_DisableIRQ") [flags 0x41]  <function_decl 0000000006885800 HAL_NVIC_DisableIRQ>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(code_label 36 34 37 6 74 (nil) [1 uses])
(note 37 36 38 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 39 6 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":396:8 -1
     (nil))
(insn 39 38 40 6 (set (reg:SI 126)
        (const_int 1073744896 [0x40000c00])) "../Core/Src/stm32g4xx_hal_msp.c":396:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 6 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 113 [ _1 ])
            (reg:SI 126))) "../Core/Src/stm32g4xx_hal_msp.c":396:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 126)
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (expr_list:REG_EQUAL (compare:CC (reg/f:SI 113 [ _1 ])
                    (const_int 1073744896 [0x40000c00]))
                (nil)))))
(jump_insn 41 40 42 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 51)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":396:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 51)
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":402:5 -1
     (nil))
(insn 44 43 45 7 (set (reg/f:SI 127)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":402:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 46 7 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 127)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":402:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 46 45 48 7 (set (reg:SI 119 [ _7 ])
        (and:SI (reg:SI 118 [ _6 ])
            (const_int -9 [0xfffffffffffffff7]))) "../Core/Src/stm32g4xx_hal_msp.c":402:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 48 46 51 7 (set (mem/v:SI (plus:SI (reg/f:SI 127)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 119 [ _7 ])) "../Core/Src/stm32g4xx_hal_msp.c":402:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 127)
        (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
            (nil))))
(code_label 51 48 52 8 71 (nil) [1 uses])
(note 52 51 0 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

;; Function HAL_SRAM_MspInit (HAL_SRAM_MspInit, funcdef_no=1449, decl_uid=9245, cgraph_uid=1453, symbol_order=1460)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


HAL_SRAM_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={7d,3u} r1={7d,3u} r2={4d} r3={4d} r7={1d,4u} r12={6d} r13={1d,7u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={4d,1u} r101={3d} r102={1d,17u,3e} r103={1d,3u} r104={3d} r105={3d} r106={3d} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d} r120={1d,1u} r121={1d,2u} r122={1d,1u} r124={1d,1u} r125={1d,3u} r128={1d,1u} r129={1d,1u} r130={1d,3u} r131={1d,3u} r133={1d,1u} r134={1d,2u} r138={1d,1u} 
;;    total ref usage 357{292d,62u,3e} in 71{68 regular + 3 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 23, 24, 25, 26, 27, 28, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 266, 267, 268, 269, 270, 271, 272, 273, 274
;;  reg->defs[] map:	0[0,6] 1[7,13] 2[14,17] 3[18,21] 7[22,22] 12[23,28] 13[29,29] 14[30,33] 15[34,36] 16[37,40] 17[41,44] 18[45,48] 19[49,52] 20[53,56] 21[57,60] 22[61,64] 23[65,68] 24[69,72] 25[73,76] 26[77,80] 27[81,84] 28[85,88] 29[89,92] 30[93,96] 31[97,100] 48[101,103] 49[104,106] 50[107,109] 51[110,112] 52[113,115] 53[116,118] 54[119,121] 55[122,124] 56[125,127] 57[128,130] 58[131,133] 59[134,136] 60[137,139] 61[140,142] 62[143,145] 63[146,148] 64[149,151] 65[152,154] 66[155,157] 67[158,160] 68[161,163] 69[164,166] 70[167,169] 71[170,172] 72[173,175] 73[176,178] 74[179,181] 75[182,184] 76[185,187] 77[188,190] 78[191,193] 79[194,196] 80[197,199] 81[200,202] 82[203,205] 83[206,208] 84[209,211] 85[212,214] 86[215,217] 87[218,220] 88[221,223] 89[224,226] 90[227,229] 91[230,232] 92[233,235] 93[236,238] 94[239,241] 95[242,244] 96[245,247] 97[248,250] 98[251,253] 99[254,256] 100[257,260] 101[261,263] 102[264,264] 103[265,265] 104[266,268] 105[269,271] 106[272,274] 114[275,275] 115[276,276] 116[277,277] 117[278,278] 118[279,279] 120[280,280] 121[281,281] 122[282,282] 124[283,283] 125[284,284] 128[285,285] 129[286,286] 130[287,287] 131[288,288] 133[289,289] 134[290,290] 138[291,291] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d6(0){ }d13(1){ }d17(2){ }d21(3){ }d22(7){ }d29(13){ }d33(14){ }d40(16){ }d44(17){ }d48(18){ }d52(19){ }d56(20){ }d60(21){ }d64(22){ }d68(23){ }d72(24){ }d76(25){ }d80(26){ }d84(27){ }d88(28){ }d92(29){ }d96(30){ }d100(31){ }d264(102){ }d265(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[6],1[13],2[17],3[21],7[22],13[29],14[33],16[40],17[44],18[48],19[52],20[56],21[60],22[64],23[68],24[72],25[76],26[80],27[84],28[88],29[92],30[96],31[100],102[264],103[265]
;; rd  kill	(94) 0[0,1,2,3,4,5,6],1[7,8,9,10,11,12,13],2[14,15,16,17],3[18,19,20,21],7[22],13[29],14[30,31,32,33],16[37,38,39,40],17[41,42,43,44],18[45,46,47,48],19[49,50,51,52],20[53,54,55,56],21[57,58,59,60],22[61,62,63,64],23[65,66,67,68],24[69,70,71,72],25[73,74,75,76],26[77,78,79,80],27[81,82,83,84],28[85,86,87,88],29[89,90,91,92],30[93,94,95,96],31[97,98,99,100],102[264],103[265]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[22],13[29],102[264],103[265]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d22(bb 0 insn -1) }u1(13){ d29(bb 0 insn -1) }u2(102){ d264(bb 0 insn -1) }u3(103){ d265(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 120 121 122
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 120 121 122
;; live  kill	
;; rd  in  	(4) 7[22],13[29],102[264],103[265]
;; rd  gen 	(4) 100[260],120[280],121[281],122[282]
;; rd  kill	(7) 100[257,258,259,260],120[280],121[281],122[282]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; rd  out 	(5) 7[22],13[29],102[264],103[265],121[281]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 13 { d29(bb 0 insn -1) }
;;   reg 102 { d264(bb 0 insn -1) }
;;   reg 103 { d265(bb 0 insn -1) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ d22(bb 0 insn -1) }u10(13){ d29(bb 0 insn -1) }u11(102){ d264(bb 0 insn -1) }u12(103){ d265(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 114 115 116 117 118 124 125 128 129 130 131 133 134 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 0 [r0] 1 [r1] 114 115 116 117 118 124 125 128 129 130 131 133 134 138
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 7[22],13[29],102[264],103[265],121[281]
;; rd  gen 	(14) 114[275],115[276],116[277],117[278],118[279],124[283],125[284],128[285],129[286],130[287],131[288],133[289],134[290],138[291]
;; rd  kill	(18) 14[30,31,32,33],114[275],115[276],116[277],117[278],118[279],124[283],125[284],128[285],129[286],130[287],131[288],133[289],134[290],138[291]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[22],13[29],102[264],103[265]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 13 { d29(bb 0 insn -1) }
;;   reg 102 { d264(bb 0 insn -1) }
;;   reg 103 { d265(bb 0 insn -1) }

( 3 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u58(7){ d22(bb 0 insn -1) }u59(13){ d29(bb 0 insn -1) }u60(102){ d264(bb 0 insn -1) }u61(103){ d265(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 7[22],13[29],102[264],103[265],121[281]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[22],13[29],102[264],103[265]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 13 { d29(bb 0 insn -1) }
;;   reg 102 { d264(bb 0 insn -1) }
;;   reg 103 { d265(bb 0 insn -1) }

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u62(7){ d22(bb 0 insn -1) }u63(13){ d29(bb 0 insn -1) }u64(102){ d264(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[22],13[29],102[264],103[265]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 13 { d29(bb 0 insn -1) }
;;   reg 102 { d264(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 10 to worklist
  Adding insn 92 to worklist
  Adding insn 86 to worklist
  Adding insn 83 to worklist
  Adding insn 81 to worklist
  Adding insn 75 to worklist
  Adding insn 69 to worklist
  Adding insn 66 to worklist
  Adding insn 64 to worklist
  Adding insn 58 to worklist
  Adding insn 52 to worklist
  Adding insn 49 to worklist
  Adding insn 45 to worklist
  Adding insn 40 to worklist
  Adding insn 38 to worklist
  Adding insn 36 to worklist
  Adding insn 33 to worklist
  Adding insn 30 to worklist
  Adding insn 25 to worklist
Finished finding needed instructions:
Processing use of (reg 121) in insn 25:
  Adding insn 12 to worklist
Processing use of (reg 124) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 125) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 115 [ _5 ]) in insn 33:
  Adding insn 31 to worklist
Processing use of (reg 125) in insn 33:
Processing use of (reg 114 [ _4 ]) in insn 31:
Processing use of (reg 125) in insn 36:
Processing use of (reg 102 sfp) in insn 38:
Processing use of (reg 117 [ _7 ]) in insn 38:
  Adding insn 37 to worklist
Processing use of (reg 116 [ _6 ]) in insn 37:
Processing use of (reg 102 sfp) in insn 40:
Processing use of (reg 102 sfp) in insn 45:
Processing use of (reg 128) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 102 sfp) in insn 49:
Processing use of (reg 129) in insn 49:
  Adding insn 48 to worklist
Processing use of (reg 102 sfp) in insn 52:
Processing use of (reg 130) in insn 52:
  Adding insn 51 to worklist
Processing use of (reg 13 sp) in insn 58:
Processing use of (reg 0 r0) in insn 58:
  Adding insn 57 to worklist
Processing use of (reg 1 r1) in insn 58:
  Adding insn 56 to worklist
Processing use of (reg 131) in insn 56:
  Adding insn 54 to worklist
Processing use of (reg 102 sfp) in insn 54:
Processing use of (reg 102 sfp) in insn 64:
Processing use of (reg 133) in insn 64:
  Adding insn 63 to worklist
Processing use of (reg 102 sfp) in insn 66:
Processing use of (reg 134) in insn 66:
  Adding insn 65 to worklist
Processing use of (reg 102 sfp) in insn 69:
Processing use of (reg 130) in insn 69:
Processing use of (reg 13 sp) in insn 75:
Processing use of (reg 0 r0) in insn 75:
  Adding insn 74 to worklist
Processing use of (reg 1 r1) in insn 75:
  Adding insn 73 to worklist
Processing use of (reg 131) in insn 73:
Processing use of (reg 102 sfp) in insn 81:
Processing use of (reg 138) in insn 81:
  Adding insn 80 to worklist
Processing use of (reg 102 sfp) in insn 83:
Processing use of (reg 134) in insn 83:
Processing use of (reg 102 sfp) in insn 86:
Processing use of (reg 130) in insn 86:
Processing use of (reg 13 sp) in insn 92:
Processing use of (reg 0 r0) in insn 92:
  Adding insn 91 to worklist
Processing use of (reg 1 r1) in insn 92:
  Adding insn 90 to worklist
Processing use of (reg 131) in insn 90:
Processing use of (reg 102 sfp) in insn 10:
Processing use of (reg 120) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 100 cc) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 122 [ FMC_Initialized ]) in insn 14:
  Adding insn 13 to worklist
Processing use of (reg 121) in insn 13:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={7d,3u} r1={7d,3u} r2={4d} r3={4d} r7={1d,4u} r12={6d} r13={1d,7u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={4d,1u} r101={3d} r102={1d,17u,3e} r103={1d,3u} r104={3d} r105={3d} r106={3d} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d} r120={1d,1u} r121={1d,2u} r122={1d,1u} r124={1d,1u} r125={1d,3u} r128={1d,1u} r129={1d,1u} r130={1d,3u} r131={1d,3u} r133={1d,1u} r134={1d,2u} r138={1d,1u} 
;;    total ref usage 357{292d,62u,3e} in 71{68 regular + 3 call} insns.
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":481:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker:BLK) "../Core/Src/stm32g4xx_hal_msp.c":412:13 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":416:3 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 120)
        (const_int 0 [0])) "../Core/Src/stm32g4xx_hal_msp.c":416:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -16 [0xfffffffffffffff0])) [3 MEM <char[4]> [(struct  *)&GPIO_InitStruct + 8B]+0 S4 A64])
        (reg:SI 120)) "../Core/Src/stm32g4xx_hal_msp.c":416:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (nil)))
(debug_insn 11 10 12 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":417:3 -1
     (nil))
(insn 12 11 13 2 (set (reg/f:SI 121)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../Core/Src/stm32g4xx_hal_msp.c":417:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 12 14 2 (set (reg:SI 122 [ FMC_Initialized ])
        (mem/c:SI (reg/f:SI 121) [1 FMC_Initialized+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":417:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [1 FMC_Initialized+0 S4 A32])
        (nil)))
(insn 14 13 15 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 122 [ FMC_Initialized ])
            (const_int 0 [0]))) "../Core/Src/stm32g4xx_hal_msp.c":417:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ FMC_Initialized ])
        (nil)))
(jump_insn 15 14 20 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":417:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 524845004 (nil)))
 -> 20)
      ; pc falls through to BB 4
(code_label 20 15 21 3 81 (nil) [1 uses])
(note 21 20 22 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 24 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":420:3 -1
     (nil))
(insn 24 22 25 3 (set (reg:SI 124)
        (const_int 1 [0x1])) "../Core/Src/stm32g4xx_hal_msp.c":420:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 24 26 3 (set (mem/c:SI (reg/f:SI 121) [1 FMC_Initialized+0 S4 A32])
        (reg:SI 124)) "../Core/Src/stm32g4xx_hal_msp.c":420:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124)
        (expr_list:REG_DEAD (reg/f:SI 121)
            (nil))))
(debug_insn 26 25 27 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":423:3 -1
     (nil))
(debug_insn 27 26 28 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":423:3 -1
     (nil))
(debug_insn 28 27 29 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":423:3 -1
     (nil))
(insn 29 28 30 3 (set (reg/f:SI 125)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":423:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 29 31 3 (set (reg:SI 114 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 125)
                (const_int 80 [0x50])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB3ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":423:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 33 3 (set (reg:SI 115 [ _5 ])
        (ior:SI (reg:SI 114 [ _4 ])
            (const_int 1 [0x1]))) "../Core/Src/stm32g4xx_hal_msp.c":423:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _4 ])
        (nil)))
(insn 33 31 34 3 (set (mem/v:SI (plus:SI (reg/f:SI 125)
                (const_int 80 [0x50])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB3ENR+0 S4 A64])
        (reg:SI 115 [ _5 ])) "../Core/Src/stm32g4xx_hal_msp.c":423:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _5 ])
        (nil)))
(debug_insn 34 33 36 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":423:3 -1
     (nil))
(insn 36 34 37 3 (set (reg:SI 116 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 125)
                (const_int 80 [0x50])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB3ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":423:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 125)
        (nil)))
(insn 37 36 38 3 (set (reg:SI 117 [ _7 ])
        (and:SI (reg:SI 116 [ _6 ])
            (const_int 1 [0x1]))) "../Core/Src/stm32g4xx_hal_msp.c":423:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _6 ])
        (nil)))
(insn 38 37 39 3 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -28 [0xffffffffffffffe4])) [1 tmpreg+0 S4 A32])
        (reg:SI 117 [ _7 ])) "../Core/Src/stm32g4xx_hal_msp.c":423:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _7 ])
        (nil)))
(debug_insn 39 38 40 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":423:3 -1
     (nil))
(insn 40 39 41 3 (set (reg:SI 118 [ vol.12_8 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -28 [0xffffffffffffffe4])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":423:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 118 [ vol.12_8 ])
        (nil)))
(debug_insn 41 40 42 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":423:3 -1
     (nil))
(debug_insn 42 41 43 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":447:3 -1
     (nil))
(debug_insn 43 42 44 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":450:3 -1
     (nil))
(insn 44 43 45 3 (set (reg:DI 128)
        (const_int 8590000000 [0x20000ff80])) "../Core/Src/stm32g4xx_hal_msp.c":447:23 729 {*movdi_vfp}
     (nil))
(insn 45 44 46 3 (set (mem/c:DI (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct]+0 S8 A64])
        (reg:DI 128)) "../Core/Src/stm32g4xx_hal_msp.c":447:23 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 128)
        (nil)))
(debug_insn 46 45 47 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":451:3 -1
     (nil))
(debug_insn 47 46 48 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":452:3 -1
     (nil))
(insn 48 47 49 3 (set (reg:SI 129)
        (const_int 3 [0x3])) "../Core/Src/stm32g4xx_hal_msp.c":452:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 3 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 GPIO_InitStruct.Speed+0 S4 A32])
        (reg:SI 129)) "../Core/Src/stm32g4xx_hal_msp.c":452:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(debug_insn 50 49 51 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":453:3 -1
     (nil))
(insn 51 50 52 3 (set (reg:SI 130)
        (const_int 12 [0xc])) "../Core/Src/stm32g4xx_hal_msp.c":453:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 51 53 3 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 GPIO_InitStruct.Alternate+0 S4 A64])
        (reg:SI 130)) "../Core/Src/stm32g4xx_hal_msp.c":453:29 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 53 52 54 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":454:3 -1
     (nil))
(insn 54 53 56 3 (set (reg/f:SI 131)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -24 [0xffffffffffffffe8]))) "../Core/Src/stm32g4xx_hal_msp.c":454:3 7 {*arm_addsi3}
     (nil))
(insn 56 54 57 3 (set (reg:SI 1 r1)
        (reg/f:SI 131)) "../Core/Src/stm32g4xx_hal_msp.c":454:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))
(insn 57 56 58 3 (set (reg:SI 0 r0)
        (const_int 1207963648 [0x48001000])) "../Core/Src/stm32g4xx_hal_msp.c":454:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 58 57 59 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>) [0 HAL_GPIO_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":454:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 59 58 60 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":456:3 -1
     (nil))
(debug_insn 60 59 61 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":459:3 -1
     (nil))
(debug_insn 61 60 62 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":460:3 -1
     (nil))
(debug_insn 62 61 63 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":461:3 -1
     (nil))
(insn 63 62 64 3 (set (reg:DI 133)
        (const_int 8589985715 [0x20000c7b3])) "../Core/Src/stm32g4xx_hal_msp.c":456:23 729 {*movdi_vfp}
     (nil))
(insn 64 63 65 3 (set (mem/c:DI (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct]+0 S8 A64])
        (reg:DI 133)) "../Core/Src/stm32g4xx_hal_msp.c":456:23 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 133)
        (nil)))
(insn 65 64 66 3 (set (reg:DI 134)
        (const_int 12884901888 [0x300000000])) "../Core/Src/stm32g4xx_hal_msp.c":456:23 729 {*movdi_vfp}
     (nil))
(insn 66 65 67 3 (set (mem/c:DI (plus:SI (reg/f:SI 102 sfp)
                (const_int -16 [0xfffffffffffffff0])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct + 8B]+0 S8 A64])
        (reg:DI 134)) "../Core/Src/stm32g4xx_hal_msp.c":456:23 729 {*movdi_vfp}
     (nil))
(debug_insn 67 66 69 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":462:3 -1
     (nil))
(insn 69 67 70 3 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 GPIO_InitStruct.Alternate+0 S4 A64])
        (reg:SI 130)) "../Core/Src/stm32g4xx_hal_msp.c":462:29 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 70 69 73 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":463:3 -1
     (nil))
(insn 73 70 74 3 (set (reg:SI 1 r1)
        (reg/f:SI 131)) "../Core/Src/stm32g4xx_hal_msp.c":463:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))
(insn 74 73 75 3 (set (reg:SI 0 r0)
        (const_int 1207962624 [0x48000c00])) "../Core/Src/stm32g4xx_hal_msp.c":463:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 75 74 76 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>) [0 HAL_GPIO_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":463:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 76 75 77 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":465:3 -1
     (nil))
(debug_insn 77 76 78 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":466:3 -1
     (nil))
(debug_insn 78 77 79 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":467:3 -1
     (nil))
(debug_insn 79 78 80 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":468:3 -1
     (nil))
(insn 80 79 81 3 (set (reg:DI 138)
        (const_int 8589934624 [0x200000020])) "../Core/Src/stm32g4xx_hal_msp.c":465:23 729 {*movdi_vfp}
     (nil))
(insn 81 80 83 3 (set (mem/c:DI (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct]+0 S8 A64])
        (reg:DI 138)) "../Core/Src/stm32g4xx_hal_msp.c":465:23 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 138)
        (nil)))
(insn 83 81 84 3 (set (mem/c:DI (plus:SI (reg/f:SI 102 sfp)
                (const_int -16 [0xfffffffffffffff0])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct + 8B]+0 S8 A64])
        (reg:DI 134)) "../Core/Src/stm32g4xx_hal_msp.c":465:23 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 134)
        (nil)))
(debug_insn 84 83 86 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":469:3 -1
     (nil))
(insn 86 84 87 3 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 GPIO_InitStruct.Alternate+0 S4 A64])
        (reg:SI 130)) "../Core/Src/stm32g4xx_hal_msp.c":469:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(debug_insn 87 86 90 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":470:3 -1
     (nil))
(insn 90 87 91 3 (set (reg:SI 1 r1)
        (reg/f:SI 131)) "../Core/Src/stm32g4xx_hal_msp.c":470:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 131)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8]))
            (nil))))
(insn 91 90 92 3 (set (reg:SI 0 r0)
        (const_int 1207965696 [0x48001800])) "../Core/Src/stm32g4xx_hal_msp.c":470:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 92 91 95 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>) [0 HAL_GPIO_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":470:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 95 92 96 3 (var_location:SI tmpreg (clobber (const_int 0 [0]))) "../Core/Src/stm32g4xx_hal_msp.c":481:3 -1
     (nil))
(code_label 96 95 97 4 80 (nil) [0 uses])
(note 97 96 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

;; Function HAL_SRAM_MspDeInit (HAL_SRAM_MspDeInit, funcdef_no=1451, decl_uid=9247, cgraph_uid=1455, symbol_order=1463)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


HAL_SRAM_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={7d,3u} r1={7d,3u} r2={4d} r3={4d} r7={1d,4u} r12={6d} r13={1d,7u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={4d,1u} r101={3d} r102={1d,4u} r103={1d,3u} r104={3d} r105={3d} r106={3d} r114={1d,1u} r115={1d,1u} r117={1d,2u} r118={1d,1u} r120={1d,1u} r121={1d,2u} 
;;    total ref usage 314{281d,33u,0e} in 27{24 regular + 3 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 23, 24, 25, 26, 27, 28, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 266, 267, 268, 269, 270, 271, 272, 273, 274
;;  reg->defs[] map:	0[0,6] 1[7,13] 2[14,17] 3[18,21] 7[22,22] 12[23,28] 13[29,29] 14[30,33] 15[34,36] 16[37,40] 17[41,44] 18[45,48] 19[49,52] 20[53,56] 21[57,60] 22[61,64] 23[65,68] 24[69,72] 25[73,76] 26[77,80] 27[81,84] 28[85,88] 29[89,92] 30[93,96] 31[97,100] 48[101,103] 49[104,106] 50[107,109] 51[110,112] 52[113,115] 53[116,118] 54[119,121] 55[122,124] 56[125,127] 57[128,130] 58[131,133] 59[134,136] 60[137,139] 61[140,142] 62[143,145] 63[146,148] 64[149,151] 65[152,154] 66[155,157] 67[158,160] 68[161,163] 69[164,166] 70[167,169] 71[170,172] 72[173,175] 73[176,178] 74[179,181] 75[182,184] 76[185,187] 77[188,190] 78[191,193] 79[194,196] 80[197,199] 81[200,202] 82[203,205] 83[206,208] 84[209,211] 85[212,214] 86[215,217] 87[218,220] 88[221,223] 89[224,226] 90[227,229] 91[230,232] 92[233,235] 93[236,238] 94[239,241] 95[242,244] 96[245,247] 97[248,250] 98[251,253] 99[254,256] 100[257,260] 101[261,263] 102[264,264] 103[265,265] 104[266,268] 105[269,271] 106[272,274] 114[275,275] 115[276,276] 117[277,277] 118[278,278] 120[279,279] 121[280,280] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d6(0){ }d13(1){ }d17(2){ }d21(3){ }d22(7){ }d29(13){ }d33(14){ }d40(16){ }d44(17){ }d48(18){ }d52(19){ }d56(20){ }d60(21){ }d64(22){ }d68(23){ }d72(24){ }d76(25){ }d80(26){ }d84(27){ }d88(28){ }d92(29){ }d96(30){ }d100(31){ }d264(102){ }d265(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[6],1[13],2[17],3[21],7[22],13[29],14[33],16[40],17[44],18[48],19[52],20[56],21[60],22[64],23[68],24[72],25[76],26[80],27[84],28[88],29[92],30[96],31[100],102[264],103[265]
;; rd  kill	(94) 0[0,1,2,3,4,5,6],1[7,8,9,10,11,12,13],2[14,15,16,17],3[18,19,20,21],7[22],13[29],14[30,31,32,33],16[37,38,39,40],17[41,42,43,44],18[45,46,47,48],19[49,50,51,52],20[53,54,55,56],21[57,58,59,60],22[61,62,63,64],23[65,66,67,68],24[69,70,71,72],25[73,74,75,76],26[77,78,79,80],27[81,82,83,84],28[85,86,87,88],29[89,90,91,92],30[93,94,95,96],31[97,98,99,100],102[264],103[265]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[22],13[29],102[264],103[265]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d22(bb 0 insn -1) }u1(13){ d29(bb 0 insn -1) }u2(102){ d264(bb 0 insn -1) }u3(103){ d265(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 117 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 117 118
;; live  kill	
;; rd  in  	(4) 7[22],13[29],102[264],103[265]
;; rd  gen 	(3) 100[260],117[277],118[278]
;; rd  kill	(6) 100[257,258,259,260],117[277],118[278]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[22],13[29],102[264],103[265],117[277]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 13 { d29(bb 0 insn -1) }
;;   reg 102 { d264(bb 0 insn -1) }
;;   reg 103 { d265(bb 0 insn -1) }

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(7){ d22(bb 0 insn -1) }u8(13){ d29(bb 0 insn -1) }u9(102){ d264(bb 0 insn -1) }u10(103){ d265(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 114 115 120 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 0 [r0] 1 [r1] 114 115 120 121
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 7[22],13[29],102[264],103[265],117[277]
;; rd  gen 	(4) 114[275],115[276],120[279],121[280]
;; rd  kill	(4) 114[275],115[276],120[279],121[280]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[22],13[29],102[264],103[265]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 13 { d29(bb 0 insn -1) }
;;   reg 102 { d264(bb 0 insn -1) }
;;   reg 103 { d265(bb 0 insn -1) }

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u26(7){ d22(bb 0 insn -1) }u27(13){ d29(bb 0 insn -1) }u28(102){ d264(bb 0 insn -1) }u29(103){ d265(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 7[22],13[29],102[264],103[265],117[277]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[22],13[29],102[264],103[265]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 13 { d29(bb 0 insn -1) }
;;   reg 102 { d264(bb 0 insn -1) }
;;   reg 103 { d265(bb 0 insn -1) }

( 3 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u30(7){ d22(bb 0 insn -1) }u31(13){ d29(bb 0 insn -1) }u32(102){ d264(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[22],13[29],102[264],103[265]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 13 { d29(bb 0 insn -1) }
;;   reg 102 { d264(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 38 to worklist
  Adding insn 33 to worklist
  Adding insn 28 to worklist
  Adding insn 23 to worklist
  Adding insn 20 to worklist
  Adding insn 17 to worklist
Finished finding needed instructions:
Processing use of (reg 117) in insn 17:
  Adding insn 9 to worklist
Processing use of (reg 120) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 121) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 115 [ _5 ]) in insn 23:
  Adding insn 21 to worklist
Processing use of (reg 121) in insn 23:
Processing use of (reg 114 [ _4 ]) in insn 21:
Processing use of (reg 13 sp) in insn 28:
Processing use of (reg 0 r0) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 1 r1) in insn 28:
  Adding insn 26 to worklist
Processing use of (reg 13 sp) in insn 33:
Processing use of (reg 0 r0) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 1 r1) in insn 33:
  Adding insn 31 to worklist
Processing use of (reg 13 sp) in insn 38:
Processing use of (reg 0 r0) in insn 38:
  Adding insn 37 to worklist
Processing use of (reg 1 r1) in insn 38:
  Adding insn 36 to worklist
Processing use of (reg 100 cc) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 118 [ FMC_DeInitialized ]) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 117) in insn 10:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={7d,3u} r1={7d,3u} r2={4d} r3={4d} r7={1d,4u} r12={6d} r13={1d,7u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={4d,1u} r101={3d} r102={1d,4u} r103={1d,3u} r104={3d} r105={3d} r106={3d} r114={1d,1u} r115={1d,1u} r117={1d,2u} r118={1d,1u} r120={1d,1u} r121={1d,2u} 
;;    total ref usage 314{281d,33u,0e} in 27{24 regular + 3 call} insns.
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":541:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker:BLK) "../Core/Src/stm32g4xx_hal_msp.c":489:13 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":493:3 -1
     (nil))
(insn 9 8 10 2 (set (reg/f:SI 117)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../Core/Src/stm32g4xx_hal_msp.c":493:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 118 [ FMC_DeInitialized ])
        (mem/c:SI (reg/f:SI 117) [1 FMC_DeInitialized+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":493:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]) [1 FMC_DeInitialized+0 S4 A32])
        (nil)))
(insn 11 10 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 118 [ FMC_DeInitialized ])
            (const_int 0 [0]))) "../Core/Src/stm32g4xx_hal_msp.c":493:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ FMC_DeInitialized ])
        (nil)))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 42)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":493:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 548896828 (nil)))
 -> 42)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 14 13 16 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":496:3 -1
     (nil))
(insn 16 14 17 3 (set (reg:SI 120)
        (const_int 1 [0x1])) "../Core/Src/stm32g4xx_hal_msp.c":496:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 18 3 (set (mem/c:SI (reg/f:SI 117) [1 FMC_DeInitialized+0 S4 A32])
        (reg:SI 120)) "../Core/Src/stm32g4xx_hal_msp.c":496:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (expr_list:REG_DEAD (reg/f:SI 117)
            (nil))))
(debug_insn 18 17 19 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":498:3 -1
     (nil))
(insn 19 18 20 3 (set (reg/f:SI 121)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":498:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 3 (set (reg:SI 114 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 121)
                (const_int 80 [0x50])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB3ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":498:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 20 23 3 (set (reg:SI 115 [ _5 ])
        (and:SI (reg:SI 114 [ _4 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Core/Src/stm32g4xx_hal_msp.c":498:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _4 ])
        (nil)))
(insn 23 21 24 3 (set (mem/v:SI (plus:SI (reg/f:SI 121)
                (const_int 80 [0x50])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB3ENR+0 S4 A64])
        (reg:SI 115 [ _5 ])) "../Core/Src/stm32g4xx_hal_msp.c":498:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 121)
        (expr_list:REG_DEAD (reg:SI 115 [ _5 ])
            (nil))))
(debug_insn 24 23 26 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":522:3 -1
     (nil))
(insn 26 24 27 3 (set (reg:SI 1 r1)
        (const_int 65408 [0xff80])) "../Core/Src/stm32g4xx_hal_msp.c":522:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 3 (set (reg:SI 0 r0)
        (const_int 1207963648 [0x48001000])) "../Core/Src/stm32g4xx_hal_msp.c":522:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 28 27 29 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>) [0 HAL_GPIO_DeInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":522:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 29 28 31 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":526:3 -1
     (nil))
(insn 31 29 32 3 (set (reg:SI 1 r1)
        (const_int 51123 [0xc7b3])) "../Core/Src/stm32g4xx_hal_msp.c":526:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 3 (set (reg:SI 0 r0)
        (const_int 1207962624 [0x48000c00])) "../Core/Src/stm32g4xx_hal_msp.c":526:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 33 32 34 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>) [0 HAL_GPIO_DeInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":526:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 34 33 36 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":530:3 -1
     (nil))
(insn 36 34 37 3 (set (reg:SI 1 r1)
        (const_int 32 [0x20])) "../Core/Src/stm32g4xx_hal_msp.c":530:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 36 38 3 (set (reg:SI 0 r0)
        (const_int 1207965696 [0x48001800])) "../Core/Src/stm32g4xx_hal_msp.c":530:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn/j 38 37 42 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>) [0 HAL_GPIO_DeInit S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":530:3 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(code_label 42 38 43 4 86 (nil) [1 uses])
(note 43 42 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
