// Seed: 1518273163
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always $display;
  module_0(
      id_4, id_2, id_2, id_2, id_2
  );
endmodule
module module_2 (
    input tri0 id_0
);
  wire id_2;
  reg  id_3;
  reg  id_4;
  always id_4 <= id_3;
  module_0(
      id_2, id_2, id_2, id_2, id_2
  );
endmodule
