

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sun Feb 26 11:18:53 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.339 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       10|       10| 50.000 ns | 50.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    | min | max |   Type   |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241  |cos_lut_ap_fixed_14_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250  |cos_lut_ap_fixed_14_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259  |cos_lut_ap_fixed_14_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268  |cos_lut_ap_fixed_14_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277  |cos_lut_ap_fixed_14_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286  |cos_lut_ap_fixed_14_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295  |cos_lut_ap_fixed_14_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304  |cos_lut_ap_fixed_14_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313  |cos_lut_ap_fixed_14_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322  |sin_lut_ap_fixed_14_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331  |sin_lut_ap_fixed_14_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340  |sin_lut_ap_fixed_14_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349  |sin_lut_ap_fixed_14_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358  |sin_lut_ap_fixed_14_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367  |sin_lut_ap_fixed_14_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376  |sin_lut_ap_fixed_14_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385  |sin_lut_ap_fixed_14_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394  |sin_lut_ap_fixed_14_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403  |sin_lut_ap_fixed_14_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.53>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_V_read = call i224 @_ssdm_op_Read.ap_vld.i224P(i224* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 12 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_10 = call i14 @_ssdm_op_PartSelect.i14.i224.i32.i32(i224 %x_V_read, i32 196, i32 209)" [firmware/myproject.cpp:50]   --->   Operation 13 'partselect' 'p_Val2_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i14 @_ssdm_op_PartSelect.i14.i224.i32.i32(i224 %x_V_read, i32 56, i32 69)" [firmware/myproject.cpp:50]   --->   Operation 14 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i14 @_ssdm_op_PartSelect.i14.i224.i32.i32(i224 %x_V_read, i32 210, i32 223)" [firmware/myproject.cpp:50]   --->   Operation 15 'partselect' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i14 @_ssdm_op_PartSelect.i14.i224.i32.i32(i224 %x_V_read, i32 28, i32 41)" [firmware/myproject.cpp:50]   --->   Operation 16 'partselect' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i224 %x_V_read to i14" [firmware/myproject.cpp:51]   --->   Operation 17 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [4/4] (2.53ns)   --->   "%p_Val2_s = call fastcc i10 @"cos_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln51)" [firmware/myproject.cpp:51]   --->   Operation 18 'call' 'p_Val2_s' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Val2_7 = call i14 @_ssdm_op_PartSelect.i14.i224.i32.i32(i224 %x_V_read, i32 42, i32 55)" [firmware/myproject.cpp:51]   --->   Operation 19 'partselect' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [4/4] (2.53ns)   --->   "%p_Val2_9 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %p_Val2_7)" [firmware/myproject.cpp:53]   --->   Operation 20 'call' 'p_Val2_9' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 4.33>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i14 %p_Val2_10 to i24" [firmware/myproject.cpp:53]   --->   Operation 21 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i14 %p_Val2_2 to i22" [firmware/myproject.cpp:50]   --->   Operation 22 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [4/4] (2.53ns)   --->   "%p_0 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %p_Val2_3)" [firmware/myproject.cpp:50]   --->   Operation 23 'call' 'p_0' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 24 [1/1] (0.76ns)   --->   "%add_ln703 = add i14 %p_Val2_2, %p_Val2_1" [firmware/myproject.cpp:50]   --->   Operation 24 'add' 'add_ln703' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [4/4] (2.53ns)   --->   "%p_s = call fastcc i10 @"cos_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %add_ln703)" [firmware/myproject.cpp:50]   --->   Operation 25 'call' 'p_s' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 26 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_1 = mul i22 %sext_ln1118_2, -181" [firmware/myproject.cpp:50]   --->   Operation 26 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 27 [3/4] (4.33ns)   --->   "%p_Val2_s = call fastcc i10 @"cos_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln51)" [firmware/myproject.cpp:51]   --->   Operation 27 'call' 'p_Val2_s' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 28 [1/1] (0.76ns)   --->   "%sub_ln703_1 = sub i14 %p_Val2_10, %p_Val2_1" [firmware/myproject.cpp:51]   --->   Operation 28 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [4/4] (2.53ns)   --->   "%p_4 = call fastcc i10 @"cos_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %sub_ln703_1)" [firmware/myproject.cpp:51]   --->   Operation 29 'call' 'p_4' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 30 [1/1] (0.76ns)   --->   "%add_ln703_2 = add i14 %p_Val2_3, -99" [firmware/myproject.cpp:51]   --->   Operation 30 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [4/4] (2.53ns)   --->   "%p_Val2_5 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %add_ln703_2)" [firmware/myproject.cpp:51]   --->   Operation 31 'call' 'p_Val2_5' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 32 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_32 = mul i22 %sext_ln1118_2, 98" [firmware/myproject.cpp:51]   --->   Operation 32 'mul' 'r_V_32' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %r_V_32, i32 8, i32 21)" [firmware/myproject.cpp:51]   --->   Operation 33 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [4/4] (2.53ns)   --->   "%p_Val2_4 = call fastcc i10 @"cos_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %p_Val2_7)" [firmware/myproject.cpp:51]   --->   Operation 34 'call' 'p_Val2_4' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 35 [4/4] (2.53ns)   --->   "%p_3 = call fastcc i10 @"cos_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %p_Val2_3)" [firmware/myproject.cpp:51]   --->   Operation 35 'call' 'p_3' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i14 %p_Val2_7 to i22" [firmware/myproject.cpp:52]   --->   Operation 36 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [3/4] (4.33ns)   --->   "%p_Val2_9 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %p_Val2_7)" [firmware/myproject.cpp:53]   --->   Operation 37 'call' 'p_Val2_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 38 [1/1] (0.49ns) (grouped into DSP with root node ret_V_40)   --->   "%mul_ln1192_5 = mul i22 %sext_ln1116_3, 604" [firmware/myproject.cpp:53]   --->   Operation 38 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_40 = add i22 %mul_ln1192_5, 55808" [firmware/myproject.cpp:53]   --->   Operation 39 'add' 'ret_V_40' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_40, i32 8, i32 21)" [firmware/myproject.cpp:53]   --->   Operation 40 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.49ns) (grouped into DSP with root node ret_V_21)   --->   "%mul_ln703 = mul i24 %sext_ln703, 604" [firmware/myproject.cpp:53]   --->   Operation 41 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_21 = add i24 %mul_ln703, 289536" [firmware/myproject.cpp:53]   --->   Operation 42 'add' 'ret_V_21' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 43 [1/1] (0.49ns) (grouped into DSP with root node ret_V_44)   --->   "%mul_ln1192_8 = mul i22 %sext_ln1116_3, 733" [firmware/myproject.cpp:54]   --->   Operation 43 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_44 = add i22 %mul_ln1192_8, 11264" [firmware/myproject.cpp:54]   --->   Operation 44 'add' 'ret_V_44' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_44, i32 8, i32 21)" [firmware/myproject.cpp:54]   --->   Operation 45 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.33>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i14 %p_Val2_10 to i22" [firmware/myproject.cpp:54]   --->   Operation 46 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [3/4] (4.33ns)   --->   "%p_0 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %p_Val2_3)" [firmware/myproject.cpp:50]   --->   Operation 47 'call' 'p_0' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 48 [3/4] (4.33ns)   --->   "%p_s = call fastcc i10 @"cos_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %add_ln703)" [firmware/myproject.cpp:50]   --->   Operation 48 'call' 'p_s' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i14 %p_Val2_3 to i22" [firmware/myproject.cpp:50]   --->   Operation 49 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192_2)   --->   "%mul_ln1192 = mul i22 %sext_ln1192, 181" [firmware/myproject.cpp:50]   --->   Operation 50 'mul' 'mul_ln1192' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 51 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192_2 = add i22 %mul_ln1192_1, %mul_ln1192" [firmware/myproject.cpp:50]   --->   Operation 51 'add' 'add_ln1192_2' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 52 [1/1] (0.82ns)   --->   "%ret_V_31 = add i22 %add_ln1192_2, 51200" [firmware/myproject.cpp:50]   --->   Operation 52 'add' 'ret_V_31' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_31, i32 8, i32 21)" [firmware/myproject.cpp:50]   --->   Operation 53 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [2/4] (4.33ns)   --->   "%p_Val2_s = call fastcc i10 @"cos_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln51)" [firmware/myproject.cpp:51]   --->   Operation 54 'call' 'p_Val2_s' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 55 [3/4] (4.33ns)   --->   "%p_4 = call fastcc i10 @"cos_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %sub_ln703_1)" [firmware/myproject.cpp:51]   --->   Operation 55 'call' 'p_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 56 [3/4] (4.33ns)   --->   "%p_Val2_5 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %add_ln703_2)" [firmware/myproject.cpp:51]   --->   Operation 56 'call' 'p_Val2_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 57 [4/4] (2.53ns)   --->   "%p_Val2_6 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_2)" [firmware/myproject.cpp:51]   --->   Operation 57 'call' 'p_Val2_6' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 58 [3/4] (4.33ns)   --->   "%p_Val2_4 = call fastcc i10 @"cos_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %p_Val2_7)" [firmware/myproject.cpp:51]   --->   Operation 58 'call' 'p_Val2_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 59 [3/4] (4.33ns)   --->   "%p_3 = call fastcc i10 @"cos_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %p_Val2_3)" [firmware/myproject.cpp:51]   --->   Operation 59 'call' 'p_3' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 60 [2/4] (4.33ns)   --->   "%p_Val2_9 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %p_Val2_7)" [firmware/myproject.cpp:53]   --->   Operation 60 'call' 'p_Val2_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 61 [4/4] (2.53ns)   --->   "%p_5 = call fastcc i10 @"cos_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 61 'call' 'p_5' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln700_8 = sext i14 %p_Val2_10 to i30" [firmware/myproject.cpp:53]   --->   Operation 62 'sext' 'sext_ln700_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln700_9 = sext i24 %ret_V_21 to i30" [firmware/myproject.cpp:53]   --->   Operation 63 'sext' 'sext_ln700_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.49ns) (grouped into DSP with root node ret_V_41)   --->   "%mul_ln700_3 = mul i30 %sext_ln700_9, %sext_ln700_8" [firmware/myproject.cpp:53]   --->   Operation 64 'mul' 'mul_ln700_3' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i30 @_ssdm_op_BitConcatenate.i30.i14.i16(i14 %p_Val2_7, i16 0)" [firmware/myproject.cpp:53]   --->   Operation 65 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_41 = add i30 %rhs_V_5, %mul_ln700_3" [firmware/myproject.cpp:53]   --->   Operation 66 'add' 'ret_V_41' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i14 @_ssdm_op_PartSelect.i14.i30.i32.i32(i30 %ret_V_41, i32 16, i32 29)" [firmware/myproject.cpp:53]   --->   Operation 67 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.49ns) (grouped into DSP with root node ret_V_43)   --->   "%mul_ln700_4 = mul i22 %sext_ln700, 1251" [firmware/myproject.cpp:54]   --->   Operation 68 'mul' 'mul_ln700_4' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%rhs_V_6 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_7, i8 0)" [firmware/myproject.cpp:54]   --->   Operation 69 'bitconcatenate' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_43 = add i22 %rhs_V_6, %mul_ln700_4" [firmware/myproject.cpp:54]   --->   Operation 70 'add' 'ret_V_43' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_43, i32 8, i32 21)" [firmware/myproject.cpp:54]   --->   Operation 71 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [4/4] (2.53ns)   --->   "%p_10 = call fastcc i10 @"cos_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_s)" [firmware/myproject.cpp:54]   --->   Operation 72 'call' 'p_10' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.33>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i14 %p_Val2_10 to i15" [firmware/myproject.cpp:50]   --->   Operation 73 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%r_V = sext i14 %p_Val2_2 to i15" [firmware/myproject.cpp:50]   --->   Operation 74 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [2/4] (4.33ns)   --->   "%p_0 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %p_Val2_3)" [firmware/myproject.cpp:50]   --->   Operation 75 'call' 'p_0' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 76 [2/4] (4.33ns)   --->   "%p_s = call fastcc i10 @"cos_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %add_ln703)" [firmware/myproject.cpp:50]   --->   Operation 76 'call' 'p_s' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 77 [4/4] (2.53ns)   --->   "%p_1 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 77 'call' 'p_1' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703 = sub i14 %p_Val2_10, %p_Val2_3" [firmware/myproject.cpp:50]   --->   Operation 78 'sub' 'sub_ln703' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 79 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_1 = add i14 %sub_ln703, 74" [firmware/myproject.cpp:50]   --->   Operation 79 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 80 [4/4] (2.53ns)   --->   "%p_2 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %add_ln703_1)" [firmware/myproject.cpp:50]   --->   Operation 80 'call' 'p_2' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 81 [1/4] (2.86ns)   --->   "%p_Val2_s = call fastcc i10 @"cos_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln51)" [firmware/myproject.cpp:51]   --->   Operation 81 'call' 'p_Val2_s' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 82 [2/4] (4.33ns)   --->   "%p_4 = call fastcc i10 @"cos_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %sub_ln703_1)" [firmware/myproject.cpp:51]   --->   Operation 82 'call' 'p_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 83 [2/4] (4.33ns)   --->   "%p_Val2_5 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %add_ln703_2)" [firmware/myproject.cpp:51]   --->   Operation 83 'call' 'p_Val2_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 84 [3/4] (4.33ns)   --->   "%p_Val2_6 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_2)" [firmware/myproject.cpp:51]   --->   Operation 84 'call' 'p_Val2_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 85 [2/4] (4.33ns)   --->   "%p_Val2_4 = call fastcc i10 @"cos_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %p_Val2_7)" [firmware/myproject.cpp:51]   --->   Operation 85 'call' 'p_Val2_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 86 [4/4] (2.53ns)   --->   "%p_8 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %p_Val2_10)" [firmware/myproject.cpp:51]   --->   Operation 86 'call' 'p_8' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 87 [2/4] (4.33ns)   --->   "%p_3 = call fastcc i10 @"cos_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %p_Val2_3)" [firmware/myproject.cpp:51]   --->   Operation 87 'call' 'p_3' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i14 %p_Val2_7 to i15" [firmware/myproject.cpp:52]   --->   Operation 88 'sext' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.76ns)   --->   "%ret_V_36 = sub i15 %lhs_V_2, %rhs_V_3" [firmware/myproject.cpp:52]   --->   Operation 89 'sub' 'ret_V_36' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i15 %ret_V_36 to i16" [firmware/myproject.cpp:52]   --->   Operation 90 'sext' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.77ns)   --->   "%ret_V_14 = add nsw i16 %lhs_V_4, 178" [firmware/myproject.cpp:52]   --->   Operation 91 'add' 'ret_V_14' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i16 %ret_V_14 to i22" [firmware/myproject.cpp:52]   --->   Operation 92 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%lhs_V_5 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_3, i8 0)" [firmware/myproject.cpp:52]   --->   Operation 93 'bitconcatenate' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.49ns) (grouped into DSP with root node ret_V_37)   --->   "%mul_ln1193 = mul i22 %sext_ln1118_16, %sext_ln1118_16" [firmware/myproject.cpp:52]   --->   Operation 94 'mul' 'mul_ln1193' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 95 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_37 = sub i22 %lhs_V_5, %mul_ln1193" [firmware/myproject.cpp:52]   --->   Operation 95 'sub' 'ret_V_37' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_37, i32 8, i32 21)" [firmware/myproject.cpp:52]   --->   Operation 96 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/4] (2.86ns)   --->   "%p_Val2_9 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %p_Val2_7)" [firmware/myproject.cpp:53]   --->   Operation 97 'call' 'p_Val2_9' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 98 [3/4] (4.33ns)   --->   "%p_5 = call fastcc i10 @"cos_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 98 'call' 'p_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 99 [4/4] (2.53ns)   --->   "%p_6 = call fastcc i10 @"cos_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_7)" [firmware/myproject.cpp:53]   --->   Operation 99 'call' 'p_6' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 100 [4/4] (2.53ns)   --->   "%p_7 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_9)" [firmware/myproject.cpp:54]   --->   Operation 100 'call' 'p_7' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 101 [3/4] (4.33ns)   --->   "%p_10 = call fastcc i10 @"cos_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_s)" [firmware/myproject.cpp:54]   --->   Operation 101 'call' 'p_10' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into DSP with root node ret_V_45)   --->   "%add_ln1192_21 = add i15 %r_V, %rhs_V_3" [firmware/myproject.cpp:54]   --->   Operation 102 'add' 'add_ln1192_21' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into DSP with root node ret_V_45)   --->   "%sext_ln1192_17 = sext i15 %add_ln1192_21 to i22" [firmware/myproject.cpp:54]   --->   Operation 103 'sext' 'sext_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.49ns) (grouped into DSP with root node ret_V_45)   --->   "%mul_ln1192_10 = mul i22 %sext_ln1192_17, 113" [firmware/myproject.cpp:54]   --->   Operation 104 'mul' 'mul_ln1192_10' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 105 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_45 = add i22 %mul_ln1192_10, 25088" [firmware/myproject.cpp:54]   --->   Operation 105 'add' 'ret_V_45' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_45, i32 8, i32 21)" [firmware/myproject.cpp:54]   --->   Operation 106 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.33>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i14 %p_Val2_1 to i15" [firmware/myproject.cpp:50]   --->   Operation 107 'sext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.76ns)   --->   "%ret_V_35 = sub i15 %lhs_V_2, %rhs_V_2" [firmware/myproject.cpp:50]   --->   Operation 108 'sub' 'ret_V_35' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/4] (2.86ns)   --->   "%p_0 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %p_Val2_3)" [firmware/myproject.cpp:50]   --->   Operation 109 'call' 'p_0' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 110 [1/4] (2.86ns)   --->   "%p_s = call fastcc i10 @"cos_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %add_ln703)" [firmware/myproject.cpp:50]   --->   Operation 110 'call' 'p_s' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 111 [3/4] (4.33ns)   --->   "%p_1 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 111 'call' 'p_1' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 112 [3/4] (4.33ns)   --->   "%p_2 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %add_ln703_1)" [firmware/myproject.cpp:50]   --->   Operation 112 'call' 'p_2' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 113 [1/4] (2.86ns)   --->   "%p_4 = call fastcc i10 @"cos_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %sub_ln703_1)" [firmware/myproject.cpp:51]   --->   Operation 113 'call' 'p_4' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 114 [1/4] (2.86ns)   --->   "%p_Val2_5 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %add_ln703_2)" [firmware/myproject.cpp:51]   --->   Operation 114 'call' 'p_Val2_5' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 115 [2/4] (4.33ns)   --->   "%p_Val2_6 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_2)" [firmware/myproject.cpp:51]   --->   Operation 115 'call' 'p_Val2_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 116 [1/4] (2.86ns)   --->   "%p_Val2_4 = call fastcc i10 @"cos_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %p_Val2_7)" [firmware/myproject.cpp:51]   --->   Operation 116 'call' 'p_Val2_4' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 117 [3/4] (4.33ns)   --->   "%p_8 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %p_Val2_10)" [firmware/myproject.cpp:51]   --->   Operation 117 'call' 'p_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 118 [1/1] (0.76ns)   --->   "%add_ln703_3 = add i14 %p_Val2_7, -14" [firmware/myproject.cpp:51]   --->   Operation 118 'add' 'add_ln703_3' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [4/4] (2.53ns)   --->   "%p_9 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %add_ln703_3)" [firmware/myproject.cpp:51]   --->   Operation 119 'call' 'p_9' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 120 [1/4] (2.86ns)   --->   "%p_3 = call fastcc i10 @"cos_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %p_Val2_3)" [firmware/myproject.cpp:51]   --->   Operation 120 'call' 'p_3' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%r_V_13 = sext i14 %p_Val2_7 to i28" [firmware/myproject.cpp:52]   --->   Operation 121 'sext' 'r_V_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_14 = mul i28 %r_V_13, %r_V_13" [firmware/myproject.cpp:52]   --->   Operation 122 'mul' 'r_V_14' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i15 %ret_V_35 to i16" [firmware/myproject.cpp:52]   --->   Operation 123 'sext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.77ns)   --->   "%ret_V_12 = add nsw i16 %lhs_V_3, 140" [firmware/myproject.cpp:52]   --->   Operation 124 'add' 'ret_V_12' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%r_V_16 = sext i16 %ret_V_12 to i32" [firmware/myproject.cpp:52]   --->   Operation 125 'sext' 'r_V_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_17 = mul nsw i32 %r_V_16, %r_V_16" [firmware/myproject.cpp:52]   --->   Operation 126 'mul' 'r_V_17' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 127 [4/4] (2.53ns)   --->   "%p_Val2_8 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_4)" [firmware/myproject.cpp:52]   --->   Operation 127 'call' 'p_Val2_8' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 128 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728 = mul i22 %sext_ln1118_2, -174" [firmware/myproject.cpp:53]   --->   Operation 128 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i10 %p_Val2_9 to i11" [firmware/myproject.cpp:53]   --->   Operation 129 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.72ns)   --->   "%ret_V_17 = add i11 %sext_ln703_4, 109" [firmware/myproject.cpp:53]   --->   Operation 130 'add' 'ret_V_17' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i11 %ret_V_17 to i22" [firmware/myproject.cpp:53]   --->   Operation 131 'sext' 'sext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_20 = mul i22 %sext_ln1116_7, %sext_ln1116_7" [firmware/myproject.cpp:53]   --->   Operation 132 'mul' 'r_V_20' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 133 [2/4] (4.33ns)   --->   "%p_5 = call fastcc i10 @"cos_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 133 'call' 'p_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 134 [3/4] (4.33ns)   --->   "%p_6 = call fastcc i10 @"cos_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_7)" [firmware/myproject.cpp:53]   --->   Operation 134 'call' 'p_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 135 [3/4] (4.33ns)   --->   "%p_7 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_9)" [firmware/myproject.cpp:54]   --->   Operation 135 'call' 'p_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 136 [2/4] (4.33ns)   --->   "%p_10 = call fastcc i10 @"cos_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_s)" [firmware/myproject.cpp:54]   --->   Operation 136 'call' 'p_10' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 137 [4/4] (2.53ns)   --->   "%p_11 = call fastcc i10 @"cos_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_10)" [firmware/myproject.cpp:54]   --->   Operation 137 'call' 'p_11' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.33>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i14 %p_Val2_1 to i24" [firmware/myproject.cpp:50]   --->   Operation 138 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%r_V_6 = sext i14 %p_Val2_2 to i28" [firmware/myproject.cpp:50]   --->   Operation 139 'sext' 'r_V_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i10 %p_0 to i20" [firmware/myproject.cpp:50]   --->   Operation 140 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i10 %p_0 to i15" [firmware/myproject.cpp:50]   --->   Operation 141 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into DSP with root node ret_V_30)   --->   "%add_ln1192 = add i15 %r_V, %sext_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 142 'add' 'add_ln1192' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into DSP with root node ret_V_30)   --->   "%sext_ln700_10 = sext i15 %add_ln1192 to i19" [firmware/myproject.cpp:50]   --->   Operation 143 'sext' 'sext_ln700_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.49ns) (grouped into DSP with root node ret_V_30)   --->   "%mul_ln700_5 = mul i19 %sext_ln700_10, 22" [firmware/myproject.cpp:50]   --->   Operation 144 'mul' 'mul_ln700_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i10 %p_s to i16" [firmware/myproject.cpp:50]   --->   Operation 145 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (1.70ns)   --->   "%r_V_29 = mul i16 %sext_ln1118_5, 22" [firmware/myproject.cpp:50]   --->   Operation 146 'mul' 'r_V_29' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln1193_2 = sext i16 %r_V_29 to i19" [firmware/myproject.cpp:50]   --->   Operation 147 'sext' 'sext_ln1193_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_30 = sub i19 %mul_ln700_5, %sext_ln1193_2" [firmware/myproject.cpp:50]   --->   Operation 148 'sub' 'ret_V_30' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%r_V_9 = sext i14 %p_Val2_3 to i28" [firmware/myproject.cpp:50]   --->   Operation 149 'sext' 'r_V_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [2/4] (4.33ns)   --->   "%p_1 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 150 'call' 'p_1' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 151 [2/4] (4.33ns)   --->   "%p_2 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %add_ln703_1)" [firmware/myproject.cpp:50]   --->   Operation 151 'call' 'p_2' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 152 [1/1] (0.76ns)   --->   "%r_V_31 = sub i15 0, %r_V" [firmware/myproject.cpp:51]   --->   Operation 152 'sub' 'r_V_31' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i10 %p_Val2_s to i15" [firmware/myproject.cpp:51]   --->   Operation 153 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_33 = sub i15 %r_V_31, %sext_ln703_1" [firmware/myproject.cpp:51]   --->   Operation 154 'sub' 'ret_V_33' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 155 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%ret_V = add i15 %ret_V_33, 830" [firmware/myproject.cpp:51]   --->   Operation 155 'add' 'ret_V' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i15 %ret_V to i24" [firmware/myproject.cpp:51]   --->   Operation 156 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i10 %p_4 to i24" [firmware/myproject.cpp:51]   --->   Operation 157 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.49ns) (grouped into DSP with root node ret_V_7)   --->   "%mul_ln728_1 = mul i24 %sext_ln728, %sext_ln728_1" [firmware/myproject.cpp:51]   --->   Operation 158 'mul' 'mul_ln728_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_2 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %p_Val2_5, i8 0)" [firmware/myproject.cpp:51]   --->   Operation 159 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln1193_4 = sext i18 %tmp_2 to i24" [firmware/myproject.cpp:51]   --->   Operation 160 'sext' 'sext_ln1193_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_7 = sub i24 %mul_ln728_1, %sext_ln1193_4" [firmware/myproject.cpp:51]   --->   Operation 161 'sub' 'ret_V_7' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 162 [1/4] (2.86ns)   --->   "%p_Val2_6 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_2)" [firmware/myproject.cpp:51]   --->   Operation 162 'call' 'p_Val2_6' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i10 %p_Val2_4 to i20" [firmware/myproject.cpp:51]   --->   Operation 163 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (1.70ns)   --->   "%r_V_34 = mul i20 %sext_ln1116_1, %sext_ln1116_1" [firmware/myproject.cpp:51]   --->   Operation 164 'mul' 'r_V_34' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [2/4] (4.33ns)   --->   "%p_8 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %p_Val2_10)" [firmware/myproject.cpp:51]   --->   Operation 165 'call' 'p_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 166 [3/4] (4.33ns)   --->   "%p_9 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %add_ln703_3)" [firmware/myproject.cpp:51]   --->   Operation 166 'call' 'p_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 167 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_7 = mul i28 %r_V_6, %r_V_6" [firmware/myproject.cpp:52]   --->   Operation 167 'mul' 'r_V_7' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i28 %r_V_7 to i26" [firmware/myproject.cpp:52]   --->   Operation 168 'trunc' 'trunc_ln1118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i30 @_ssdm_op_BitConcatenate.i30.i28.i2(i28 %r_V_7, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 169 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_10 = call i30 @_ssdm_op_BitConcatenate.i30.i26.i4(i26 %trunc_ln1118, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 170 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %p_Val2_2, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 171 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i18 %shl_ln1118_2 to i19" [firmware/myproject.cpp:52]   --->   Operation 172 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %p_Val2_2, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 173 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i16 %shl_ln1118_3 to i19" [firmware/myproject.cpp:52]   --->   Operation 174 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.79ns)   --->   "%r_V_35 = sub i19 %sext_ln1118_10, %sext_ln1118_11" [firmware/myproject.cpp:52]   --->   Operation 175 'sub' 'r_V_35' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i27 @_ssdm_op_BitConcatenate.i27.i19.i8(i19 %r_V_35, i8 0)" [firmware/myproject.cpp:52]   --->   Operation 176 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i27 %rhs_V_1 to i30" [firmware/myproject.cpp:52]   --->   Operation 177 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192 = sub i30 %shl_ln1118_1, %tmp_10" [firmware/myproject.cpp:52]   --->   Operation 178 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 179 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_10 = mul i28 %r_V_9, %r_V_9" [firmware/myproject.cpp:52]   --->   Operation 179 'mul' 'r_V_10' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %r_V_10, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 180 'bitconcatenate' 'shl_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i30 @_ssdm_op_BitConcatenate.i30.i28.i2(i28 %r_V_10, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 181 'bitconcatenate' 'shl_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i30 %shl_ln1118_5 to i32" [firmware/myproject.cpp:52]   --->   Operation 182 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.88ns)   --->   "%r_V_11 = sub i32 %shl_ln1118_4, %sext_ln1118_12" [firmware/myproject.cpp:52]   --->   Operation 183 'sub' 'r_V_11' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i10 %p_3 to i24" [firmware/myproject.cpp:52]   --->   Operation 184 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.49ns) (grouped into DSP with root node ret_V_10)   --->   "%r_V_36 = mul i24 %sext_ln1118, %sext_ln1118_13" [firmware/myproject.cpp:52]   --->   Operation 185 'mul' 'r_V_36' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_2, i8 0)" [firmware/myproject.cpp:52]   --->   Operation 186 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i22 %lhs_V_1 to i24" [firmware/myproject.cpp:52]   --->   Operation 187 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_10 = add i24 %sext_ln728_2, %r_V_36" [firmware/myproject.cpp:52]   --->   Operation 188 'add' 'ret_V_10' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 189 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln700_1 = add i30 %sext_ln1192_9, %sub_ln1192" [firmware/myproject.cpp:52]   --->   Operation 189 'add' 'add_ln700_1' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %r_V_14, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 190 'bitconcatenate' 'shl_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i30 @_ssdm_op_BitConcatenate.i30.i28.i2(i28 %r_V_14, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 191 'bitconcatenate' 'shl_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i30 %shl_ln1118_7 to i32" [firmware/myproject.cpp:52]   --->   Operation 192 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.88ns)   --->   "%r_V_15 = sub i32 %shl_ln1118_6, %sext_ln1118_14" [firmware/myproject.cpp:52]   --->   Operation 193 'sub' 'r_V_15' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i32 %r_V_15 to i60" [firmware/myproject.cpp:52]   --->   Operation 194 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i32 %r_V_17 to i60" [firmware/myproject.cpp:52]   --->   Operation 195 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (3.17ns)   --->   "%r_V_18 = mul i60 %sext_ln1116_6, %sext_ln1118_15" [firmware/myproject.cpp:52]   --->   Operation 196 'mul' 'r_V_18' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 197 [1/1] (1.70ns)   --->   "%r_V_19 = mul i20 %sext_ln1118_4, %sext_ln1118_4" [firmware/myproject.cpp:52]   --->   Operation 197 'mul' 'r_V_19' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [3/4] (4.33ns)   --->   "%p_Val2_8 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_4)" [firmware/myproject.cpp:52]   --->   Operation 198 'call' 'p_Val2_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i22 %r_V_20 to i31" [firmware/myproject.cpp:53]   --->   Operation 199 'sext' 'sext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%lhs_V_6 = call i30 @_ssdm_op_BitConcatenate.i30.i22.i8(i22 %mul_ln728, i8 0)" [firmware/myproject.cpp:53]   --->   Operation 200 'bitconcatenate' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln728_5 = sext i30 %lhs_V_6 to i31" [firmware/myproject.cpp:53]   --->   Operation 201 'sext' 'sext_ln728_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.49ns) (grouped into DSP with root node ret_V_39)   --->   "%mul_ln1193_1 = mul i31 %sext_ln728_4, -174" [firmware/myproject.cpp:53]   --->   Operation 202 'mul' 'mul_ln1193_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 203 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_39 = add i31 %sext_ln728_5, %mul_ln1193_1" [firmware/myproject.cpp:53]   --->   Operation 203 'add' 'ret_V_39' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 204 [1/4] (2.86ns)   --->   "%p_5 = call fastcc i10 @"cos_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 204 'call' 'p_5' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 205 [2/4] (4.33ns)   --->   "%p_6 = call fastcc i10 @"cos_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_7)" [firmware/myproject.cpp:53]   --->   Operation 205 'call' 'p_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 206 [2/4] (4.33ns)   --->   "%p_7 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_9)" [firmware/myproject.cpp:54]   --->   Operation 206 'call' 'p_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 207 [1/4] (2.86ns)   --->   "%p_10 = call fastcc i10 @"cos_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_s)" [firmware/myproject.cpp:54]   --->   Operation 207 'call' 'p_10' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 208 [3/4] (4.33ns)   --->   "%p_11 = call fastcc i10 @"cos_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_10)" [firmware/myproject.cpp:54]   --->   Operation 208 'call' 'p_11' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.33>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln1193_1 = sext i15 %ret_V_35 to i21" [firmware/myproject.cpp:50]   --->   Operation 209 'sext' 'sext_ln1193_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (2.53ns) (root node of the DSP)   --->   "%ret_V_29 = mul i21 %sext_ln1193_1, 46" [firmware/myproject.cpp:50]   --->   Operation 210 'mul' 'ret_V_29' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 211 [1/4] (2.86ns)   --->   "%p_1 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 211 'call' 'p_1' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 212 [1/4] (2.86ns)   --->   "%p_2 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %add_ln703_1)" [firmware/myproject.cpp:50]   --->   Operation 212 'call' 'p_2' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln1253 = sext i10 %p_Val2_6 to i11" [firmware/myproject.cpp:51]   --->   Operation 213 'sext' 'sext_ln1253' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (0.72ns)   --->   "%r_V_33 = sub i11 0, %sext_ln1253" [firmware/myproject.cpp:51]   --->   Operation 214 'sub' 'r_V_33' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i20 %r_V_34 to i21" [firmware/myproject.cpp:51]   --->   Operation 215 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%tmp = call i19 @_ssdm_op_BitConcatenate.i19.i11.i8(i11 %r_V_33, i8 0)" [firmware/myproject.cpp:51]   --->   Operation 216 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln700_11 = sext i19 %tmp to i21" [firmware/myproject.cpp:51]   --->   Operation 217 'sext' 'sext_ln700_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (0.80ns)   --->   "%ret_V_8 = add i21 %sext_ln700_11, %sext_ln1118_7" [firmware/myproject.cpp:51]   --->   Operation 218 'add' 'ret_V_8' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i24 %ret_V_7 to i48" [firmware/myproject.cpp:51]   --->   Operation 219 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i21 %ret_V_8 to i48" [firmware/myproject.cpp:51]   --->   Operation 220 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (2.61ns)   --->   "%r_V_5 = mul i48 %sext_ln1118_8, %sext_ln1118_9" [firmware/myproject.cpp:51]   --->   Operation 221 'mul' 'r_V_5' <Predicate = true> <Delay = 2.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 222 [1/4] (2.86ns)   --->   "%p_8 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %p_Val2_10)" [firmware/myproject.cpp:51]   --->   Operation 222 'call' 'p_8' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 223 [2/4] (4.33ns)   --->   "%p_9 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %add_ln703_3)" [firmware/myproject.cpp:51]   --->   Operation 223 'call' 'p_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln700_4 = sext i32 %r_V_11 to i46" [firmware/myproject.cpp:52]   --->   Operation 224 'sext' 'sext_ln700_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln700_5 = sext i24 %ret_V_10 to i46" [firmware/myproject.cpp:52]   --->   Operation 225 'sext' 'sext_ln700_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (3.17ns)   --->   "%mul_ln700_1 = mul i46 %sext_ln700_4, %sext_ln700_5" [firmware/myproject.cpp:52]   --->   Operation 226 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%shl_ln1 = call i46 @_ssdm_op_BitConcatenate.i46.i30.i16(i30 %add_ln700_1, i16 0)" [firmware/myproject.cpp:52]   --->   Operation 227 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 228 [1/1] (0.95ns)   --->   "%sub_ln700 = sub i46 %shl_ln1, %mul_ln700_1" [firmware/myproject.cpp:52]   --->   Operation 228 'sub' 'sub_ln700' <Predicate = true> <Delay = 0.95> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln700_6 = sext i60 %r_V_18 to i62" [firmware/myproject.cpp:52]   --->   Operation 229 'sext' 'sext_ln700_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln700_7 = sext i20 %r_V_19 to i62" [firmware/myproject.cpp:52]   --->   Operation 230 'sext' 'sext_ln700_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 231 [1/1] (3.85ns)   --->   "%mul_ln700_2 = mul i62 %sext_ln700_6, %sext_ln700_7" [firmware/myproject.cpp:52]   --->   Operation 231 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 3.85> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 232 [2/4] (4.33ns)   --->   "%p_Val2_8 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_4)" [firmware/myproject.cpp:52]   --->   Operation 232 'call' 'p_Val2_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 233 [1/1] (0.87ns)   --->   "%ret_V_19 = add i31 %ret_V_39, 28049408" [firmware/myproject.cpp:53]   --->   Operation 233 'add' 'ret_V_19' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i31 %ret_V_19 to i49" [firmware/myproject.cpp:53]   --->   Operation 234 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i20 %r_V_34 to i49" [firmware/myproject.cpp:53]   --->   Operation 235 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 236 [1/1] (3.09ns)   --->   "%r_V_21 = mul i49 %sext_ln1118_17, %sext_ln1118_18" [firmware/myproject.cpp:53]   --->   Operation 236 'mul' 'r_V_21' <Predicate = true> <Delay = 3.09> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln1116_8 = sext i10 %p_5 to i20" [firmware/myproject.cpp:53]   --->   Operation 237 'sext' 'sext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (1.70ns)   --->   "%r_V_22 = mul i20 %sext_ln1116_8, %sext_ln1116_8" [firmware/myproject.cpp:53]   --->   Operation 238 'mul' 'r_V_22' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 239 [1/4] (2.86ns)   --->   "%p_6 = call fastcc i10 @"cos_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_7)" [firmware/myproject.cpp:53]   --->   Operation 239 'call' 'p_6' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i10 %p_Val2_4 to i11" [firmware/myproject.cpp:54]   --->   Operation 240 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (0.72ns)   --->   "%ret_V_24 = add i11 %sext_ln703_5, 121" [firmware/myproject.cpp:54]   --->   Operation 241 'add' 'ret_V_24' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln1116_10 = sext i11 %ret_V_24 to i22" [firmware/myproject.cpp:54]   --->   Operation 242 'sext' 'sext_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 243 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_24 = mul i22 %sext_ln1116_10, %sext_ln1116_10" [firmware/myproject.cpp:54]   --->   Operation 243 'mul' 'r_V_24' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 244 [1/4] (2.86ns)   --->   "%p_7 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_9)" [firmware/myproject.cpp:54]   --->   Operation 244 'call' 'p_7' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 245 [2/4] (4.33ns)   --->   "%p_11 = call fastcc i10 @"cos_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_10)" [firmware/myproject.cpp:54]   --->   Operation 245 'call' 'p_11' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.21>
ST_8 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln1193_3 = sext i19 %ret_V_30 to i20" [firmware/myproject.cpp:50]   --->   Operation 246 'sext' 'sext_ln1193_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 247 [1/1] (0.00ns) (grouped into DSP with root node add_ln700)   --->   "%ret_V_3 = add i20 %sext_ln1193_3, -79872" [firmware/myproject.cpp:50]   --->   Operation 247 'add' 'ret_V_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 248 [1/1] (0.00ns) (grouped into DSP with root node add_ln700)   --->   "%sext_ln700_1 = sext i20 %ret_V_3 to i30" [firmware/myproject.cpp:50]   --->   Operation 248 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i10 %p_1 to i30" [firmware/myproject.cpp:50]   --->   Operation 249 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 250 [1/1] (0.49ns) (grouped into DSP with root node add_ln700)   --->   "%mul_ln700 = mul i30 %sext_ln700_1, %sext_ln700_2" [firmware/myproject.cpp:50]   --->   Operation 250 'mul' 'mul_ln700' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 251 [1/1] (0.00ns)   --->   "%lhs_V = call i29 @_ssdm_op_BitConcatenate.i29.i21.i8(i21 %ret_V_29, i8 0)" [firmware/myproject.cpp:50]   --->   Operation 251 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i29 %lhs_V to i30" [firmware/myproject.cpp:50]   --->   Operation 252 'sext' 'sext_ln700_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 253 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700 = add i30 %sext_ln700_3, %mul_ln700" [firmware/myproject.cpp:50]   --->   Operation 253 'add' 'add_ln700' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i10 %p_2 to i20" [firmware/myproject.cpp:50]   --->   Operation 254 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 255 [1/1] (1.70ns)   --->   "%r_V_30 = mul i20 %sext_ln1116, %sext_ln1116" [firmware/myproject.cpp:50]   --->   Operation 255 'mul' 'r_V_30' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_1 = call i28 @_ssdm_op_BitConcatenate.i28.i20.i8(i20 %r_V_30, i8 0)" [firmware/myproject.cpp:50]   --->   Operation 256 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 257 [1/1] (0.00ns)   --->   "%rhs_V = sext i28 %tmp_1 to i30" [firmware/myproject.cpp:50]   --->   Operation 257 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 258 [1/1] (0.86ns)   --->   "%ret_V_32 = add i30 %rhs_V, %add_ln700" [firmware/myproject.cpp:50]   --->   Operation 258 'add' 'ret_V_32' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i14 @_ssdm_op_PartSelect.i14.i30.i32.i32(i30 %ret_V_32, i32 16, i32 29)" [firmware/myproject.cpp:50]   --->   Operation 259 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i48 %r_V_5 to i52" [firmware/myproject.cpp:51]   --->   Operation 260 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i10 %p_8 to i52" [firmware/myproject.cpp:51]   --->   Operation 261 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 262 [1/1] (3.76ns)   --->   "%mul_ln1192_2 = mul i52 %sext_ln1192_2, %sext_ln1192_3" [firmware/myproject.cpp:51]   --->   Operation 262 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 3.76> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 263 [1/4] (2.86ns)   --->   "%p_9 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %add_ln703_3)" [firmware/myproject.cpp:51]   --->   Operation 263 'call' 'p_9' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 264 [1/1] (0.00ns)   --->   "%shl_ln700_1 = call i62 @_ssdm_op_BitConcatenate.i62.i46.i16(i46 %sub_ln700, i16 0)" [firmware/myproject.cpp:52]   --->   Operation 264 'bitconcatenate' 'shl_ln700_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln700_1 = sub i62 %shl_ln700_1, %mul_ln700_2" [firmware/myproject.cpp:52]   --->   Operation 265 'sub' 'sub_ln700_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 266 [1/4] (2.86ns)   --->   "%p_Val2_8 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_4)" [firmware/myproject.cpp:52]   --->   Operation 266 'call' 'p_Val2_8' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_9 = call i58 @_ssdm_op_BitConcatenate.i58.i10.i48(i10 %p_Val2_8, i48 0)" [firmware/myproject.cpp:52]   --->   Operation 267 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 268 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i58 %tmp_9 to i62" [firmware/myproject.cpp:52]   --->   Operation 268 'sext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 269 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%ret_V_38 = add i62 %rhs_V_4, %sub_ln700_1" [firmware/myproject.cpp:52]   --->   Operation 269 'add' 'ret_V_38' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i14 @_ssdm_op_PartSelect.i14.i62.i32.i32(i62 %ret_V_38, i32 48, i32 61)" [firmware/myproject.cpp:52]   --->   Operation 270 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i49 %r_V_21 to i67" [firmware/myproject.cpp:53]   --->   Operation 271 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i20 %r_V_22 to i67" [firmware/myproject.cpp:53]   --->   Operation 272 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 273 [1/1] (3.73ns)   --->   "%mul_ln1192_6 = mul i67 %sext_ln1192_11, %sext_ln1192_12" [firmware/myproject.cpp:53]   --->   Operation 273 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 3.73> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln1116_9 = sext i10 %p_6 to i20" [firmware/myproject.cpp:53]   --->   Operation 274 'sext' 'sext_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 275 [1/1] (1.70ns)   --->   "%r_V_23 = mul i20 %sext_ln1116_9, %sext_ln1116_9" [firmware/myproject.cpp:53]   --->   Operation 275 'mul' 'r_V_23' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln1116_11 = sext i10 %p_7 to i20" [firmware/myproject.cpp:54]   --->   Operation 276 'sext' 'sext_ln1116_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 277 [1/1] (1.70ns)   --->   "%r_V_25 = mul i20 %sext_ln1116_11, %sext_ln1116_11" [firmware/myproject.cpp:54]   --->   Operation 277 'mul' 'r_V_25' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i22 %r_V_24 to i42" [firmware/myproject.cpp:54]   --->   Operation 278 'sext' 'sext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i20 %r_V_25 to i42" [firmware/myproject.cpp:54]   --->   Operation 279 'sext' 'sext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 280 [1/1] (2.51ns)   --->   "%r_V_26 = mul i42 %sext_ln1118_19, %sext_ln1118_20" [firmware/myproject.cpp:54]   --->   Operation 280 'mul' 'r_V_26' <Predicate = true> <Delay = 2.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln1116_12 = sext i10 %p_10 to i20" [firmware/myproject.cpp:54]   --->   Operation 281 'sext' 'sext_ln1116_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 282 [1/1] (1.70ns)   --->   "%r_V_27 = mul i20 %sext_ln1116_12, %sext_ln1116_12" [firmware/myproject.cpp:54]   --->   Operation 282 'mul' 'r_V_27' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 283 [1/4] (2.86ns)   --->   "%p_11 = call fastcc i10 @"cos_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_10)" [firmware/myproject.cpp:54]   --->   Operation 283 'call' 'p_11' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.75>
ST_9 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i52 %mul_ln1192_2 to i61" [firmware/myproject.cpp:51]   --->   Operation 284 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i10 %p_9 to i61" [firmware/myproject.cpp:51]   --->   Operation 285 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 286 [1/1] (3.75ns)   --->   "%mul_ln1192_3 = mul i61 %sext_ln1192_5, %sext_ln1192_6" [firmware/myproject.cpp:51]   --->   Operation 286 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 3.75> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i67 %mul_ln1192_6 to i78" [firmware/myproject.cpp:53]   --->   Operation 287 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i20 %r_V_23 to i78" [firmware/myproject.cpp:53]   --->   Operation 288 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 289 [2/2] (3.61ns)   --->   "%mul_ln1192_7 = mul i78 %sext_ln1192_13, %sext_ln1192_7" [firmware/myproject.cpp:53]   --->   Operation 289 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 3.61> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i42 %r_V_26 to i56" [firmware/myproject.cpp:54]   --->   Operation 290 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i20 %r_V_27 to i56" [firmware/myproject.cpp:54]   --->   Operation 291 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 292 [1/1] (3.53ns)   --->   "%mul_ln1192_9 = mul i56 %sext_ln1192_14, %sext_ln1192_15" [firmware/myproject.cpp:54]   --->   Operation 292 'mul' 'mul_ln1192_9' <Predicate = true> <Delay = 3.53> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln1116_13 = sext i10 %p_11 to i20" [firmware/myproject.cpp:54]   --->   Operation 293 'sext' 'sext_ln1116_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 294 [1/1] (1.70ns)   --->   "%r_V_28 = mul i20 %sext_ln1116_13, %sext_ln1116_13" [firmware/myproject.cpp:54]   --->   Operation 294 'mul' 'r_V_28' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.99>
ST_10 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i61 %mul_ln1192_3 to i62" [firmware/myproject.cpp:51]   --->   Operation 295 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i10 %p_3 to i62" [firmware/myproject.cpp:51]   --->   Operation 296 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 297 [1/1] (3.99ns)   --->   "%mul_ln1192_4 = mul i62 %sext_ln1192_8, %sext_ln1192_4" [firmware/myproject.cpp:51]   --->   Operation 297 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 3.99> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 298 [1/2] (3.61ns)   --->   "%mul_ln1192_7 = mul i78 %sext_ln1192_13, %sext_ln1192_7" [firmware/myproject.cpp:53]   --->   Operation 298 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 3.61> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i56 %mul_ln1192_9 to i70" [firmware/myproject.cpp:54]   --->   Operation 299 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i20 %r_V_28 to i70" [firmware/myproject.cpp:54]   --->   Operation 300 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 301 [1/1] (3.80ns)   --->   "%mul_ln1192_11 = mul i70 %sext_ln1192_16, %sext_ln1192_10" [firmware/myproject.cpp:54]   --->   Operation 301 'mul' 'mul_ln1192_11' <Predicate = true> <Delay = 3.80> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 302 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i14* %y_4_V), !map !206"   --->   Operation 302 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 303 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i14* %y_3_V), !map !212"   --->   Operation 303 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 304 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i14* %y_2_V), !map !218"   --->   Operation 304 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 305 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i14* %y_1_V), !map !224"   --->   Operation 305 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 306 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i14* %y_0_V), !map !230"   --->   Operation 306 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 307 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i224* %x_V), !map !236"   --->   Operation 307 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 308 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 308 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 309 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i224* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 309 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 310 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %y_0_V, i14* %y_1_V, i14* %y_2_V, i14* %y_3_V, i14* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 310 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 311 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 311 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 312 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i14P(i14* %y_0_V, i14 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 312 'write' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 313 [1/1] (1.11ns)   --->   "%ret_V_34 = add i62 %mul_ln1192_4, -63050394783186944" [firmware/myproject.cpp:51]   --->   Operation 313 'add' 'ret_V_34' <Predicate = true> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i14 @_ssdm_op_PartSelect.i14.i62.i32.i32(i62 %ret_V_34, i32 48, i32 61)" [firmware/myproject.cpp:51]   --->   Operation 314 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 315 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i14P(i14* %y_1_V, i14 %trunc_ln708_3)" [firmware/myproject.cpp:51]   --->   Operation 315 'write' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 316 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i14P(i14* %y_2_V, i14 %trunc_ln708_5)" [firmware/myproject.cpp:52]   --->   Operation 316 'write' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 317 [1/1] (1.22ns)   --->   "%ret_V_42 = add i78 %mul_ln1192_7, -4519452298058840145920" [firmware/myproject.cpp:53]   --->   Operation 317 'add' 'ret_V_42' <Predicate = true> <Delay = 1.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i14 @_ssdm_op_PartSelect.i14.i78.i32.i32(i78 %ret_V_42, i32 64, i32 77)" [firmware/myproject.cpp:53]   --->   Operation 318 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 319 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i14P(i14* %y_3_V, i14 %trunc_ln708_8)" [firmware/myproject.cpp:53]   --->   Operation 319 'write' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 320 [1/1] (1.17ns)   --->   "%ret_V_46 = add i70 %mul_ln1192_11, -18014398509481984000" [firmware/myproject.cpp:54]   --->   Operation 320 'add' 'ret_V_46' <Predicate = true> <Delay = 1.17> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i14 @_ssdm_op_PartSelect.i14.i70.i32.i32(i70 %ret_V_46, i32 56, i32 69)" [firmware/myproject.cpp:54]   --->   Operation 321 'partselect' 'trunc_ln708_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 322 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i14P(i14* %y_4_V, i14 %trunc_ln708_11)" [firmware/myproject.cpp:54]   --->   Operation 322 'write' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 323 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 323 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sincos1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sincos1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 000000000000]
p_Val2_10          (partselect    ) [ 011110000000]
p_Val2_1           (partselect    ) [ 011111100000]
p_Val2_2           (partselect    ) [ 011111100000]
p_Val2_3           (partselect    ) [ 011111100000]
trunc_ln51         (trunc         ) [ 000000000000]
p_Val2_7           (partselect    ) [ 011111000000]
sext_ln703         (sext          ) [ 000000000000]
sext_ln1118_2      (sext          ) [ 010111000000]
add_ln703          (add           ) [ 000000000000]
mul_ln1192_1       (mul           ) [ 010100000000]
sub_ln703_1        (sub           ) [ 000000000000]
add_ln703_2        (add           ) [ 000000000000]
r_V_32             (mul           ) [ 000000000000]
trunc_ln708_2      (partselect    ) [ 010100000000]
sext_ln1116_3      (sext          ) [ 000000000000]
mul_ln1192_5       (mul           ) [ 000000000000]
ret_V_40           (add           ) [ 000000000000]
trunc_ln708_6      (partselect    ) [ 010100000000]
mul_ln703          (mul           ) [ 000000000000]
ret_V_21           (add           ) [ 010100000000]
mul_ln1192_8       (mul           ) [ 000000000000]
ret_V_44           (add           ) [ 000000000000]
trunc_ln708_s      (partselect    ) [ 010100000000]
sext_ln700         (sext          ) [ 000000000000]
sext_ln1192        (sext          ) [ 000000000000]
mul_ln1192         (mul           ) [ 000000000000]
add_ln1192_2       (add           ) [ 000000000000]
ret_V_31           (add           ) [ 000000000000]
trunc_ln           (partselect    ) [ 010010000000]
sext_ln700_8       (sext          ) [ 000000000000]
sext_ln700_9       (sext          ) [ 000000000000]
mul_ln700_3        (mul           ) [ 000000000000]
rhs_V_5            (bitconcatenate) [ 000000000000]
ret_V_41           (add           ) [ 000000000000]
trunc_ln708_7      (partselect    ) [ 010010000000]
mul_ln700_4        (mul           ) [ 000000000000]
rhs_V_6            (bitconcatenate) [ 000000000000]
ret_V_43           (add           ) [ 000000000000]
trunc_ln708_9      (partselect    ) [ 010010000000]
lhs_V_2            (sext          ) [ 010001000000]
r_V                (sext          ) [ 010001100000]
sub_ln703          (sub           ) [ 000000000000]
add_ln703_1        (add           ) [ 000000000000]
p_Val2_s           (call          ) [ 010001100000]
rhs_V_3            (sext          ) [ 000000000000]
ret_V_36           (sub           ) [ 000000000000]
lhs_V_4            (sext          ) [ 000000000000]
ret_V_14           (add           ) [ 000000000000]
sext_ln1118_16     (sext          ) [ 000000000000]
lhs_V_5            (bitconcatenate) [ 000000000000]
mul_ln1193         (mul           ) [ 000000000000]
ret_V_37           (sub           ) [ 000000000000]
trunc_ln708_4      (partselect    ) [ 010001000000]
p_Val2_9           (call          ) [ 010001000000]
add_ln1192_21      (add           ) [ 000000000000]
sext_ln1192_17     (sext          ) [ 000000000000]
mul_ln1192_10      (mul           ) [ 000000000000]
ret_V_45           (add           ) [ 000000000000]
trunc_ln708_10     (partselect    ) [ 010001000000]
rhs_V_2            (sext          ) [ 000000000000]
ret_V_35           (sub           ) [ 010000110000]
p_0                (call          ) [ 010000100000]
p_s                (call          ) [ 010000100000]
p_4                (call          ) [ 010000100000]
p_Val2_5           (call          ) [ 010000100000]
p_Val2_4           (call          ) [ 010000110000]
add_ln703_3        (add           ) [ 000000000000]
p_3                (call          ) [ 010000111110]
r_V_13             (sext          ) [ 000000000000]
r_V_14             (mul           ) [ 010000100000]
lhs_V_3            (sext          ) [ 000000000000]
ret_V_12           (add           ) [ 000000000000]
r_V_16             (sext          ) [ 000000000000]
r_V_17             (mul           ) [ 010000100000]
mul_ln728          (mul           ) [ 010000100000]
sext_ln703_4       (sext          ) [ 000000000000]
ret_V_17           (add           ) [ 000000000000]
sext_ln1116_7      (sext          ) [ 000000000000]
r_V_20             (mul           ) [ 010000100000]
sext_ln1118        (sext          ) [ 000000000000]
r_V_6              (sext          ) [ 000000000000]
sext_ln1118_4      (sext          ) [ 000000000000]
sext_ln1192_1      (sext          ) [ 000000000000]
add_ln1192         (add           ) [ 000000000000]
sext_ln700_10      (sext          ) [ 000000000000]
mul_ln700_5        (mul           ) [ 000000000000]
sext_ln1118_5      (sext          ) [ 000000000000]
r_V_29             (mul           ) [ 000000000000]
sext_ln1193_2      (sext          ) [ 000000000000]
ret_V_30           (sub           ) [ 010000011000]
r_V_9              (sext          ) [ 000000000000]
r_V_31             (sub           ) [ 000000000000]
sext_ln703_1       (sext          ) [ 000000000000]
ret_V_33           (sub           ) [ 000000000000]
ret_V              (add           ) [ 000000000000]
sext_ln728         (sext          ) [ 000000000000]
sext_ln728_1       (sext          ) [ 000000000000]
mul_ln728_1        (mul           ) [ 000000000000]
tmp_2              (bitconcatenate) [ 000000000000]
sext_ln1193_4      (sext          ) [ 000000000000]
ret_V_7            (sub           ) [ 010000010000]
p_Val2_6           (call          ) [ 010000010000]
sext_ln1116_1      (sext          ) [ 000000000000]
r_V_34             (mul           ) [ 010000010000]
r_V_7              (mul           ) [ 000000000000]
trunc_ln1118       (trunc         ) [ 000000000000]
shl_ln1118_1       (bitconcatenate) [ 000000000000]
tmp_10             (bitconcatenate) [ 000000000000]
shl_ln1118_2       (bitconcatenate) [ 000000000000]
sext_ln1118_10     (sext          ) [ 000000000000]
shl_ln1118_3       (bitconcatenate) [ 000000000000]
sext_ln1118_11     (sext          ) [ 000000000000]
r_V_35             (sub           ) [ 000000000000]
rhs_V_1            (bitconcatenate) [ 000000000000]
sext_ln1192_9      (sext          ) [ 000000000000]
sub_ln1192         (sub           ) [ 000000000000]
r_V_10             (mul           ) [ 000000000000]
shl_ln1118_4       (bitconcatenate) [ 000000000000]
shl_ln1118_5       (bitconcatenate) [ 000000000000]
sext_ln1118_12     (sext          ) [ 000000000000]
r_V_11             (sub           ) [ 010000010000]
sext_ln1118_13     (sext          ) [ 000000000000]
r_V_36             (mul           ) [ 000000000000]
lhs_V_1            (bitconcatenate) [ 000000000000]
sext_ln728_2       (sext          ) [ 000000000000]
ret_V_10           (add           ) [ 010000010000]
add_ln700_1        (add           ) [ 010000010000]
shl_ln1118_6       (bitconcatenate) [ 000000000000]
shl_ln1118_7       (bitconcatenate) [ 000000000000]
sext_ln1118_14     (sext          ) [ 000000000000]
r_V_15             (sub           ) [ 000000000000]
sext_ln1116_6      (sext          ) [ 000000000000]
sext_ln1118_15     (sext          ) [ 000000000000]
r_V_18             (mul           ) [ 010000010000]
r_V_19             (mul           ) [ 010000010000]
sext_ln728_4       (sext          ) [ 000000000000]
lhs_V_6            (bitconcatenate) [ 000000000000]
sext_ln728_5       (sext          ) [ 000000000000]
mul_ln1193_1       (mul           ) [ 000000000000]
ret_V_39           (add           ) [ 010000010000]
p_5                (call          ) [ 010000010000]
p_10               (call          ) [ 010000011000]
sext_ln1193_1      (sext          ) [ 000000000000]
ret_V_29           (mul           ) [ 010000001000]
p_1                (call          ) [ 010000001000]
p_2                (call          ) [ 010000001000]
sext_ln1253        (sext          ) [ 000000000000]
r_V_33             (sub           ) [ 000000000000]
sext_ln1118_7      (sext          ) [ 000000000000]
tmp                (bitconcatenate) [ 000000000000]
sext_ln700_11      (sext          ) [ 000000000000]
ret_V_8            (add           ) [ 000000000000]
sext_ln1118_8      (sext          ) [ 000000000000]
sext_ln1118_9      (sext          ) [ 000000000000]
r_V_5              (mul           ) [ 010000001000]
p_8                (call          ) [ 010000001000]
sext_ln700_4       (sext          ) [ 000000000000]
sext_ln700_5       (sext          ) [ 000000000000]
mul_ln700_1        (mul           ) [ 000000000000]
shl_ln1            (bitconcatenate) [ 000000000000]
sub_ln700          (sub           ) [ 010000001000]
sext_ln700_6       (sext          ) [ 000000000000]
sext_ln700_7       (sext          ) [ 000000000000]
mul_ln700_2        (mul           ) [ 010000001000]
ret_V_19           (add           ) [ 000000000000]
sext_ln1118_17     (sext          ) [ 000000000000]
sext_ln1118_18     (sext          ) [ 000000000000]
r_V_21             (mul           ) [ 010000001000]
sext_ln1116_8      (sext          ) [ 000000000000]
r_V_22             (mul           ) [ 010000001000]
p_6                (call          ) [ 010000001000]
sext_ln703_5       (sext          ) [ 000000000000]
ret_V_24           (add           ) [ 000000000000]
sext_ln1116_10     (sext          ) [ 000000000000]
r_V_24             (mul           ) [ 010000001000]
p_7                (call          ) [ 010000001000]
sext_ln1193_3      (sext          ) [ 000000000000]
ret_V_3            (add           ) [ 000000000000]
sext_ln700_1       (sext          ) [ 000000000000]
sext_ln700_2       (sext          ) [ 000000000000]
mul_ln700          (mul           ) [ 000000000000]
lhs_V              (bitconcatenate) [ 000000000000]
sext_ln700_3       (sext          ) [ 000000000000]
add_ln700          (add           ) [ 000000000000]
sext_ln1116        (sext          ) [ 000000000000]
r_V_30             (mul           ) [ 000000000000]
tmp_1              (bitconcatenate) [ 000000000000]
rhs_V              (sext          ) [ 000000000000]
ret_V_32           (add           ) [ 000000000000]
trunc_ln708_1      (partselect    ) [ 010000000111]
sext_ln1192_2      (sext          ) [ 000000000000]
sext_ln1192_3      (sext          ) [ 000000000000]
mul_ln1192_2       (mul           ) [ 010000000100]
p_9                (call          ) [ 010000000100]
shl_ln700_1        (bitconcatenate) [ 000000000000]
sub_ln700_1        (sub           ) [ 000000000000]
p_Val2_8           (call          ) [ 000000000000]
tmp_9              (bitconcatenate) [ 000000000000]
rhs_V_4            (sext          ) [ 000000000000]
ret_V_38           (add           ) [ 000000000000]
trunc_ln708_5      (partselect    ) [ 010000000111]
sext_ln1192_11     (sext          ) [ 000000000000]
sext_ln1192_12     (sext          ) [ 000000000000]
mul_ln1192_6       (mul           ) [ 010000000100]
sext_ln1116_9      (sext          ) [ 000000000000]
r_V_23             (mul           ) [ 010000000100]
sext_ln1116_11     (sext          ) [ 000000000000]
r_V_25             (mul           ) [ 000000000000]
sext_ln1118_19     (sext          ) [ 000000000000]
sext_ln1118_20     (sext          ) [ 000000000000]
r_V_26             (mul           ) [ 010000000100]
sext_ln1116_12     (sext          ) [ 000000000000]
r_V_27             (mul           ) [ 010000000100]
p_11               (call          ) [ 010000000100]
sext_ln1192_5      (sext          ) [ 000000000000]
sext_ln1192_6      (sext          ) [ 000000000000]
mul_ln1192_3       (mul           ) [ 010000000010]
sext_ln1192_13     (sext          ) [ 010000000010]
sext_ln1192_7      (sext          ) [ 010000000010]
sext_ln1192_14     (sext          ) [ 000000000000]
sext_ln1192_15     (sext          ) [ 000000000000]
mul_ln1192_9       (mul           ) [ 010000000010]
sext_ln1116_13     (sext          ) [ 000000000000]
r_V_28             (mul           ) [ 010000000010]
sext_ln1192_8      (sext          ) [ 000000000000]
sext_ln1192_4      (sext          ) [ 000000000000]
mul_ln1192_4       (mul           ) [ 010000000001]
mul_ln1192_7       (mul           ) [ 010000000001]
sext_ln1192_16     (sext          ) [ 000000000000]
sext_ln1192_10     (sext          ) [ 000000000000]
mul_ln1192_11      (mul           ) [ 010000000001]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000]
spectopmodule_ln0  (spectopmodule ) [ 000000000000]
specinterface_ln0  (specinterface ) [ 000000000000]
specinterface_ln32 (specinterface ) [ 000000000000]
specpipeline_ln33  (specpipeline  ) [ 000000000000]
write_ln50         (write         ) [ 000000000000]
ret_V_34           (add           ) [ 000000000000]
trunc_ln708_3      (partselect    ) [ 000000000000]
write_ln51         (write         ) [ 000000000000]
write_ln52         (write         ) [ 000000000000]
ret_V_42           (add           ) [ 000000000000]
trunc_ln708_8      (partselect    ) [ 000000000000]
write_ln53         (write         ) [ 000000000000]
ret_V_46           (add           ) [ 000000000000]
trunc_ln708_11     (partselect    ) [ 000000000000]
write_ln54         (write         ) [ 000000000000]
ret_ln56           (ret           ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sincos1_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sincos1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sincos1_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sincos1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i224P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i224.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_lut<ap_fixed<14, 6, 5, 3, 0> >"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_lut<ap_fixed<14, 6, 5, 3, 0> >"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i14.i16"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i28.i2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i26.i4"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i14.i4"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i14.i2"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i19.i8"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i28.i4"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i22.i8"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i11.i8"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i46.i30.i16"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i21.i8"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i20.i8"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i62.i46.i16"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i58.i10.i48"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i62.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i14P"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i78.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i70.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="200" class="1004" name="x_V_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="224" slack="0"/>
<pin id="202" dir="0" index="1" bw="224" slack="0"/>
<pin id="203" dir="1" index="2" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="write_ln50_write_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="14" slack="0"/>
<pin id="209" dir="0" index="2" bw="14" slack="3"/>
<pin id="210" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/11 "/>
</bind>
</comp>

<comp id="213" class="1004" name="write_ln51_write_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="0" slack="0"/>
<pin id="215" dir="0" index="1" bw="14" slack="0"/>
<pin id="216" dir="0" index="2" bw="14" slack="0"/>
<pin id="217" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/11 "/>
</bind>
</comp>

<comp id="220" class="1004" name="write_ln52_write_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="0" slack="0"/>
<pin id="222" dir="0" index="1" bw="14" slack="0"/>
<pin id="223" dir="0" index="2" bw="14" slack="3"/>
<pin id="224" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/11 "/>
</bind>
</comp>

<comp id="227" class="1004" name="write_ln53_write_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="0" slack="0"/>
<pin id="229" dir="0" index="1" bw="14" slack="0"/>
<pin id="230" dir="0" index="2" bw="14" slack="0"/>
<pin id="231" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/11 "/>
</bind>
</comp>

<comp id="234" class="1004" name="write_ln54_write_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="0" slack="0"/>
<pin id="236" dir="0" index="1" bw="14" slack="0"/>
<pin id="237" dir="0" index="2" bw="14" slack="0"/>
<pin id="238" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/11 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="10" slack="0"/>
<pin id="243" dir="0" index="1" bw="14" slack="0"/>
<pin id="244" dir="0" index="2" bw="8" slack="0"/>
<pin id="245" dir="0" index="3" bw="9" slack="0"/>
<pin id="246" dir="1" index="4" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="10" slack="0"/>
<pin id="252" dir="0" index="1" bw="14" slack="0"/>
<pin id="253" dir="0" index="2" bw="8" slack="0"/>
<pin id="254" dir="0" index="3" bw="9" slack="0"/>
<pin id="255" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="10" slack="0"/>
<pin id="261" dir="0" index="1" bw="14" slack="0"/>
<pin id="262" dir="0" index="2" bw="8" slack="0"/>
<pin id="263" dir="0" index="3" bw="9" slack="0"/>
<pin id="264" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_4/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="10" slack="0"/>
<pin id="270" dir="0" index="1" bw="14" slack="1"/>
<pin id="271" dir="0" index="2" bw="8" slack="0"/>
<pin id="272" dir="0" index="3" bw="9" slack="0"/>
<pin id="273" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_4/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="10" slack="0"/>
<pin id="279" dir="0" index="1" bw="14" slack="1"/>
<pin id="280" dir="0" index="2" bw="8" slack="0"/>
<pin id="281" dir="0" index="3" bw="9" slack="0"/>
<pin id="282" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_3/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="10" slack="0"/>
<pin id="288" dir="0" index="1" bw="14" slack="1"/>
<pin id="289" dir="0" index="2" bw="8" slack="0"/>
<pin id="290" dir="0" index="3" bw="9" slack="0"/>
<pin id="291" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_5/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="10" slack="0"/>
<pin id="297" dir="0" index="1" bw="14" slack="1"/>
<pin id="298" dir="0" index="2" bw="8" slack="0"/>
<pin id="299" dir="0" index="3" bw="9" slack="0"/>
<pin id="300" dir="1" index="4" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_10/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="10" slack="0"/>
<pin id="306" dir="0" index="1" bw="14" slack="1"/>
<pin id="307" dir="0" index="2" bw="8" slack="0"/>
<pin id="308" dir="0" index="3" bw="9" slack="0"/>
<pin id="309" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_6/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="10" slack="0"/>
<pin id="315" dir="0" index="1" bw="14" slack="1"/>
<pin id="316" dir="0" index="2" bw="8" slack="0"/>
<pin id="317" dir="0" index="3" bw="9" slack="0"/>
<pin id="318" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_11/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="10" slack="0"/>
<pin id="324" dir="0" index="1" bw="14" slack="0"/>
<pin id="325" dir="0" index="2" bw="8" slack="0"/>
<pin id="326" dir="0" index="3" bw="9" slack="0"/>
<pin id="327" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_9/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="10" slack="0"/>
<pin id="333" dir="0" index="1" bw="14" slack="1"/>
<pin id="334" dir="0" index="2" bw="8" slack="0"/>
<pin id="335" dir="0" index="3" bw="9" slack="0"/>
<pin id="336" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="10" slack="0"/>
<pin id="342" dir="0" index="1" bw="14" slack="0"/>
<pin id="343" dir="0" index="2" bw="8" slack="0"/>
<pin id="344" dir="0" index="3" bw="9" slack="0"/>
<pin id="345" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_5/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="10" slack="0"/>
<pin id="351" dir="0" index="1" bw="14" slack="1"/>
<pin id="352" dir="0" index="2" bw="8" slack="0"/>
<pin id="353" dir="0" index="3" bw="9" slack="0"/>
<pin id="354" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_6/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="0"/>
<pin id="360" dir="0" index="1" bw="14" slack="1"/>
<pin id="361" dir="0" index="2" bw="8" slack="0"/>
<pin id="362" dir="0" index="3" bw="9" slack="0"/>
<pin id="363" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_1/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="10" slack="0"/>
<pin id="369" dir="0" index="1" bw="14" slack="0"/>
<pin id="370" dir="0" index="2" bw="8" slack="0"/>
<pin id="371" dir="0" index="3" bw="9" slack="0"/>
<pin id="372" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_2/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="0"/>
<pin id="378" dir="0" index="1" bw="14" slack="3"/>
<pin id="379" dir="0" index="2" bw="8" slack="0"/>
<pin id="380" dir="0" index="3" bw="9" slack="0"/>
<pin id="381" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_8/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="10" slack="0"/>
<pin id="387" dir="0" index="1" bw="14" slack="1"/>
<pin id="388" dir="0" index="2" bw="8" slack="0"/>
<pin id="389" dir="0" index="3" bw="9" slack="0"/>
<pin id="390" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_7/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="10" slack="0"/>
<pin id="396" dir="0" index="1" bw="14" slack="0"/>
<pin id="397" dir="0" index="2" bw="8" slack="0"/>
<pin id="398" dir="0" index="3" bw="9" slack="0"/>
<pin id="399" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_9/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="10" slack="0"/>
<pin id="405" dir="0" index="1" bw="14" slack="1"/>
<pin id="406" dir="0" index="2" bw="8" slack="0"/>
<pin id="407" dir="0" index="3" bw="9" slack="0"/>
<pin id="408" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_8/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="p_Val2_10_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="14" slack="0"/>
<pin id="414" dir="0" index="1" bw="224" slack="0"/>
<pin id="415" dir="0" index="2" bw="9" slack="0"/>
<pin id="416" dir="0" index="3" bw="9" slack="0"/>
<pin id="417" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_10/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="p_Val2_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="14" slack="0"/>
<pin id="424" dir="0" index="1" bw="224" slack="0"/>
<pin id="425" dir="0" index="2" bw="7" slack="0"/>
<pin id="426" dir="0" index="3" bw="8" slack="0"/>
<pin id="427" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="p_Val2_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="14" slack="0"/>
<pin id="434" dir="0" index="1" bw="224" slack="0"/>
<pin id="435" dir="0" index="2" bw="9" slack="0"/>
<pin id="436" dir="0" index="3" bw="9" slack="0"/>
<pin id="437" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="p_Val2_3_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="14" slack="0"/>
<pin id="444" dir="0" index="1" bw="224" slack="0"/>
<pin id="445" dir="0" index="2" bw="6" slack="0"/>
<pin id="446" dir="0" index="3" bw="7" slack="0"/>
<pin id="447" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="trunc_ln51_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="224" slack="0"/>
<pin id="454" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="p_Val2_7_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="14" slack="0"/>
<pin id="459" dir="0" index="1" bw="224" slack="0"/>
<pin id="460" dir="0" index="2" bw="7" slack="0"/>
<pin id="461" dir="0" index="3" bw="7" slack="0"/>
<pin id="462" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_7/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="sext_ln703_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="14" slack="1"/>
<pin id="470" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="sext_ln1118_2_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="14" slack="1"/>
<pin id="473" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln703_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="14" slack="1"/>
<pin id="476" dir="0" index="1" bw="14" slack="1"/>
<pin id="477" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="sub_ln703_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="14" slack="1"/>
<pin id="481" dir="0" index="1" bw="14" slack="1"/>
<pin id="482" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="add_ln703_2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="14" slack="1"/>
<pin id="486" dir="0" index="1" bw="8" slack="0"/>
<pin id="487" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="trunc_ln708_2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="14" slack="0"/>
<pin id="492" dir="0" index="1" bw="22" slack="0"/>
<pin id="493" dir="0" index="2" bw="5" slack="0"/>
<pin id="494" dir="0" index="3" bw="6" slack="0"/>
<pin id="495" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="sext_ln1116_3_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="14" slack="1"/>
<pin id="501" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_3/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="trunc_ln708_6_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="14" slack="0"/>
<pin id="504" dir="0" index="1" bw="22" slack="0"/>
<pin id="505" dir="0" index="2" bw="5" slack="0"/>
<pin id="506" dir="0" index="3" bw="6" slack="0"/>
<pin id="507" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="trunc_ln708_s_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="14" slack="0"/>
<pin id="513" dir="0" index="1" bw="22" slack="0"/>
<pin id="514" dir="0" index="2" bw="5" slack="0"/>
<pin id="515" dir="0" index="3" bw="6" slack="0"/>
<pin id="516" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="sext_ln700_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="14" slack="2"/>
<pin id="522" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="sext_ln1192_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="14" slack="2"/>
<pin id="525" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="ret_V_31_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="22" slack="0"/>
<pin id="528" dir="0" index="1" bw="17" slack="0"/>
<pin id="529" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_31/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="trunc_ln_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="14" slack="0"/>
<pin id="533" dir="0" index="1" bw="22" slack="0"/>
<pin id="534" dir="0" index="2" bw="5" slack="0"/>
<pin id="535" dir="0" index="3" bw="6" slack="0"/>
<pin id="536" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="sext_ln700_8_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="14" slack="2"/>
<pin id="543" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_8/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sext_ln700_9_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="24" slack="1"/>
<pin id="546" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_9/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="rhs_V_5_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="30" slack="0"/>
<pin id="549" dir="0" index="1" bw="14" slack="2"/>
<pin id="550" dir="0" index="2" bw="1" slack="0"/>
<pin id="551" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_5/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="trunc_ln708_7_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="14" slack="0"/>
<pin id="556" dir="0" index="1" bw="30" slack="0"/>
<pin id="557" dir="0" index="2" bw="6" slack="0"/>
<pin id="558" dir="0" index="3" bw="6" slack="0"/>
<pin id="559" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="rhs_V_6_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="22" slack="0"/>
<pin id="565" dir="0" index="1" bw="14" slack="2"/>
<pin id="566" dir="0" index="2" bw="1" slack="0"/>
<pin id="567" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_6/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="trunc_ln708_9_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="14" slack="0"/>
<pin id="572" dir="0" index="1" bw="22" slack="0"/>
<pin id="573" dir="0" index="2" bw="5" slack="0"/>
<pin id="574" dir="0" index="3" bw="6" slack="0"/>
<pin id="575" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/3 "/>
</bind>
</comp>

<comp id="579" class="1004" name="lhs_V_2_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="14" slack="3"/>
<pin id="581" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="r_V_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="14" slack="3"/>
<pin id="584" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="585" class="1004" name="sub_ln703_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="14" slack="3"/>
<pin id="587" dir="0" index="1" bw="14" slack="3"/>
<pin id="588" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/4 "/>
</bind>
</comp>

<comp id="589" class="1004" name="add_ln703_1_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="14" slack="0"/>
<pin id="591" dir="0" index="1" bw="8" slack="0"/>
<pin id="592" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/4 "/>
</bind>
</comp>

<comp id="596" class="1004" name="rhs_V_3_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="14" slack="3"/>
<pin id="598" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3/4 "/>
</bind>
</comp>

<comp id="599" class="1004" name="ret_V_36_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="14" slack="0"/>
<pin id="601" dir="0" index="1" bw="14" slack="0"/>
<pin id="602" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_36/4 "/>
</bind>
</comp>

<comp id="605" class="1004" name="lhs_V_4_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="15" slack="0"/>
<pin id="607" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_4/4 "/>
</bind>
</comp>

<comp id="609" class="1004" name="ret_V_14_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="15" slack="0"/>
<pin id="611" dir="0" index="1" bw="9" slack="0"/>
<pin id="612" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_14/4 "/>
</bind>
</comp>

<comp id="615" class="1004" name="sext_ln1118_16_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="16" slack="0"/>
<pin id="617" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_16/4 "/>
</bind>
</comp>

<comp id="619" class="1004" name="lhs_V_5_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="22" slack="0"/>
<pin id="621" dir="0" index="1" bw="14" slack="3"/>
<pin id="622" dir="0" index="2" bw="1" slack="0"/>
<pin id="623" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_5/4 "/>
</bind>
</comp>

<comp id="626" class="1004" name="trunc_ln708_4_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="14" slack="0"/>
<pin id="628" dir="0" index="1" bw="22" slack="0"/>
<pin id="629" dir="0" index="2" bw="5" slack="0"/>
<pin id="630" dir="0" index="3" bw="6" slack="0"/>
<pin id="631" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/4 "/>
</bind>
</comp>

<comp id="635" class="1004" name="trunc_ln708_10_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="14" slack="0"/>
<pin id="637" dir="0" index="1" bw="22" slack="0"/>
<pin id="638" dir="0" index="2" bw="5" slack="0"/>
<pin id="639" dir="0" index="3" bw="6" slack="0"/>
<pin id="640" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_10/4 "/>
</bind>
</comp>

<comp id="644" class="1004" name="rhs_V_2_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="14" slack="4"/>
<pin id="646" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_2/5 "/>
</bind>
</comp>

<comp id="647" class="1004" name="ret_V_35_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="14" slack="1"/>
<pin id="649" dir="0" index="1" bw="14" slack="0"/>
<pin id="650" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_35/5 "/>
</bind>
</comp>

<comp id="652" class="1004" name="add_ln703_3_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="14" slack="4"/>
<pin id="654" dir="0" index="1" bw="5" slack="0"/>
<pin id="655" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_3/5 "/>
</bind>
</comp>

<comp id="658" class="1004" name="r_V_13_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="14" slack="4"/>
<pin id="660" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_13/5 "/>
</bind>
</comp>

<comp id="661" class="1004" name="lhs_V_3_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="15" slack="0"/>
<pin id="663" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_3/5 "/>
</bind>
</comp>

<comp id="665" class="1004" name="ret_V_12_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="15" slack="0"/>
<pin id="667" dir="0" index="1" bw="9" slack="0"/>
<pin id="668" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_12/5 "/>
</bind>
</comp>

<comp id="671" class="1004" name="r_V_16_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="16" slack="0"/>
<pin id="673" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_16/5 "/>
</bind>
</comp>

<comp id="675" class="1004" name="sext_ln703_4_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="10" slack="1"/>
<pin id="677" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/5 "/>
</bind>
</comp>

<comp id="678" class="1004" name="ret_V_17_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="10" slack="0"/>
<pin id="680" dir="0" index="1" bw="8" slack="0"/>
<pin id="681" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_17/5 "/>
</bind>
</comp>

<comp id="684" class="1004" name="sext_ln1116_7_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="11" slack="0"/>
<pin id="686" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_7/5 "/>
</bind>
</comp>

<comp id="688" class="1004" name="sext_ln1118_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="14" slack="5"/>
<pin id="690" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/6 "/>
</bind>
</comp>

<comp id="691" class="1004" name="r_V_6_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="14" slack="5"/>
<pin id="693" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_6/6 "/>
</bind>
</comp>

<comp id="694" class="1004" name="sext_ln1118_4_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="10" slack="1"/>
<pin id="696" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/6 "/>
</bind>
</comp>

<comp id="697" class="1004" name="sext_ln1192_1_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="10" slack="1"/>
<pin id="699" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/6 "/>
</bind>
</comp>

<comp id="700" class="1004" name="sext_ln1118_5_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="10" slack="1"/>
<pin id="702" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/6 "/>
</bind>
</comp>

<comp id="703" class="1004" name="r_V_29_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="10" slack="0"/>
<pin id="705" dir="0" index="1" bw="6" slack="0"/>
<pin id="706" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_29/6 "/>
</bind>
</comp>

<comp id="709" class="1004" name="sext_ln1193_2_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="16" slack="0"/>
<pin id="711" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_2/6 "/>
</bind>
</comp>

<comp id="713" class="1004" name="r_V_9_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="14" slack="5"/>
<pin id="715" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_9/6 "/>
</bind>
</comp>

<comp id="716" class="1004" name="r_V_31_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="14" slack="2"/>
<pin id="719" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_31/6 "/>
</bind>
</comp>

<comp id="721" class="1004" name="sext_ln703_1_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="10" slack="2"/>
<pin id="723" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/6 "/>
</bind>
</comp>

<comp id="724" class="1004" name="ret_V_33_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="15" slack="0"/>
<pin id="726" dir="0" index="1" bw="10" slack="0"/>
<pin id="727" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_33/6 "/>
</bind>
</comp>

<comp id="730" class="1004" name="ret_V_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="15" slack="0"/>
<pin id="732" dir="0" index="1" bw="11" slack="0"/>
<pin id="733" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/6 "/>
</bind>
</comp>

<comp id="736" class="1004" name="sext_ln728_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="15" slack="0"/>
<pin id="738" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/6 "/>
</bind>
</comp>

<comp id="740" class="1004" name="sext_ln728_1_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="10" slack="1"/>
<pin id="742" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_1/6 "/>
</bind>
</comp>

<comp id="743" class="1004" name="tmp_2_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="18" slack="0"/>
<pin id="745" dir="0" index="1" bw="10" slack="1"/>
<pin id="746" dir="0" index="2" bw="1" slack="0"/>
<pin id="747" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="750" class="1004" name="sext_ln1193_4_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="18" slack="0"/>
<pin id="752" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_4/6 "/>
</bind>
</comp>

<comp id="754" class="1004" name="sext_ln1116_1_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="10" slack="1"/>
<pin id="756" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/6 "/>
</bind>
</comp>

<comp id="757" class="1004" name="r_V_34_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="10" slack="0"/>
<pin id="759" dir="0" index="1" bw="10" slack="0"/>
<pin id="760" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_34/6 "/>
</bind>
</comp>

<comp id="763" class="1004" name="trunc_ln1118_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="28" slack="0"/>
<pin id="765" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118/6 "/>
</bind>
</comp>

<comp id="766" class="1004" name="shl_ln1118_1_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="30" slack="0"/>
<pin id="768" dir="0" index="1" bw="28" slack="0"/>
<pin id="769" dir="0" index="2" bw="1" slack="0"/>
<pin id="770" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/6 "/>
</bind>
</comp>

<comp id="773" class="1004" name="tmp_10_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="30" slack="0"/>
<pin id="775" dir="0" index="1" bw="26" slack="0"/>
<pin id="776" dir="0" index="2" bw="1" slack="0"/>
<pin id="777" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="781" class="1004" name="shl_ln1118_2_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="18" slack="0"/>
<pin id="783" dir="0" index="1" bw="14" slack="5"/>
<pin id="784" dir="0" index="2" bw="1" slack="0"/>
<pin id="785" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_2/6 "/>
</bind>
</comp>

<comp id="788" class="1004" name="sext_ln1118_10_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="18" slack="0"/>
<pin id="790" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/6 "/>
</bind>
</comp>

<comp id="792" class="1004" name="shl_ln1118_3_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="16" slack="0"/>
<pin id="794" dir="0" index="1" bw="14" slack="5"/>
<pin id="795" dir="0" index="2" bw="1" slack="0"/>
<pin id="796" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_3/6 "/>
</bind>
</comp>

<comp id="799" class="1004" name="sext_ln1118_11_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="16" slack="0"/>
<pin id="801" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/6 "/>
</bind>
</comp>

<comp id="803" class="1004" name="r_V_35_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="18" slack="0"/>
<pin id="805" dir="0" index="1" bw="16" slack="0"/>
<pin id="806" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_35/6 "/>
</bind>
</comp>

<comp id="809" class="1004" name="rhs_V_1_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="27" slack="0"/>
<pin id="811" dir="0" index="1" bw="19" slack="0"/>
<pin id="812" dir="0" index="2" bw="1" slack="0"/>
<pin id="813" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/6 "/>
</bind>
</comp>

<comp id="817" class="1004" name="sext_ln1192_9_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="27" slack="0"/>
<pin id="819" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_9/6 "/>
</bind>
</comp>

<comp id="821" class="1004" name="sub_ln1192_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="30" slack="0"/>
<pin id="823" dir="0" index="1" bw="30" slack="0"/>
<pin id="824" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192/6 "/>
</bind>
</comp>

<comp id="827" class="1004" name="shl_ln1118_4_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="0"/>
<pin id="829" dir="0" index="1" bw="28" slack="0"/>
<pin id="830" dir="0" index="2" bw="1" slack="0"/>
<pin id="831" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_4/6 "/>
</bind>
</comp>

<comp id="834" class="1004" name="shl_ln1118_5_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="30" slack="0"/>
<pin id="836" dir="0" index="1" bw="28" slack="0"/>
<pin id="837" dir="0" index="2" bw="1" slack="0"/>
<pin id="838" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_5/6 "/>
</bind>
</comp>

<comp id="841" class="1004" name="sext_ln1118_12_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="30" slack="0"/>
<pin id="843" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_12/6 "/>
</bind>
</comp>

<comp id="845" class="1004" name="r_V_11_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="0"/>
<pin id="847" dir="0" index="1" bw="30" slack="0"/>
<pin id="848" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_11/6 "/>
</bind>
</comp>

<comp id="851" class="1004" name="sext_ln1118_13_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="10" slack="1"/>
<pin id="853" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_13/6 "/>
</bind>
</comp>

<comp id="854" class="1004" name="lhs_V_1_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="22" slack="0"/>
<pin id="856" dir="0" index="1" bw="14" slack="5"/>
<pin id="857" dir="0" index="2" bw="1" slack="0"/>
<pin id="858" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/6 "/>
</bind>
</comp>

<comp id="861" class="1004" name="sext_ln728_2_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="22" slack="0"/>
<pin id="863" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_2/6 "/>
</bind>
</comp>

<comp id="865" class="1004" name="add_ln700_1_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="27" slack="0"/>
<pin id="867" dir="0" index="1" bw="30" slack="0"/>
<pin id="868" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_1/6 "/>
</bind>
</comp>

<comp id="871" class="1004" name="shl_ln1118_6_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="0"/>
<pin id="873" dir="0" index="1" bw="28" slack="1"/>
<pin id="874" dir="0" index="2" bw="1" slack="0"/>
<pin id="875" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_6/6 "/>
</bind>
</comp>

<comp id="878" class="1004" name="shl_ln1118_7_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="30" slack="0"/>
<pin id="880" dir="0" index="1" bw="28" slack="1"/>
<pin id="881" dir="0" index="2" bw="1" slack="0"/>
<pin id="882" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_7/6 "/>
</bind>
</comp>

<comp id="885" class="1004" name="sext_ln1118_14_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="30" slack="0"/>
<pin id="887" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_14/6 "/>
</bind>
</comp>

<comp id="889" class="1004" name="r_V_15_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="0"/>
<pin id="891" dir="0" index="1" bw="30" slack="0"/>
<pin id="892" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_15/6 "/>
</bind>
</comp>

<comp id="895" class="1004" name="sext_ln1116_6_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="32" slack="0"/>
<pin id="897" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_6/6 "/>
</bind>
</comp>

<comp id="899" class="1004" name="sext_ln1118_15_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="32" slack="1"/>
<pin id="901" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_15/6 "/>
</bind>
</comp>

<comp id="902" class="1004" name="r_V_18_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="0"/>
<pin id="904" dir="0" index="1" bw="32" slack="0"/>
<pin id="905" dir="1" index="2" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_18/6 "/>
</bind>
</comp>

<comp id="908" class="1004" name="r_V_19_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="10" slack="0"/>
<pin id="910" dir="0" index="1" bw="10" slack="0"/>
<pin id="911" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_19/6 "/>
</bind>
</comp>

<comp id="914" class="1004" name="sext_ln728_4_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="22" slack="1"/>
<pin id="916" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_4/6 "/>
</bind>
</comp>

<comp id="917" class="1004" name="lhs_V_6_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="30" slack="0"/>
<pin id="919" dir="0" index="1" bw="22" slack="1"/>
<pin id="920" dir="0" index="2" bw="1" slack="0"/>
<pin id="921" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_6/6 "/>
</bind>
</comp>

<comp id="924" class="1004" name="sext_ln728_5_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="30" slack="0"/>
<pin id="926" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_5/6 "/>
</bind>
</comp>

<comp id="928" class="1004" name="sext_ln1193_1_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="15" slack="2"/>
<pin id="930" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_1/7 "/>
</bind>
</comp>

<comp id="931" class="1004" name="sext_ln1253_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="10" slack="1"/>
<pin id="933" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1253/7 "/>
</bind>
</comp>

<comp id="934" class="1004" name="r_V_33_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="1" slack="0"/>
<pin id="936" dir="0" index="1" bw="10" slack="0"/>
<pin id="937" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_33/7 "/>
</bind>
</comp>

<comp id="940" class="1004" name="sext_ln1118_7_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="20" slack="1"/>
<pin id="942" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/7 "/>
</bind>
</comp>

<comp id="943" class="1004" name="tmp_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="19" slack="0"/>
<pin id="945" dir="0" index="1" bw="11" slack="0"/>
<pin id="946" dir="0" index="2" bw="1" slack="0"/>
<pin id="947" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="951" class="1004" name="sext_ln700_11_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="19" slack="0"/>
<pin id="953" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_11/7 "/>
</bind>
</comp>

<comp id="955" class="1004" name="ret_V_8_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="19" slack="0"/>
<pin id="957" dir="0" index="1" bw="20" slack="0"/>
<pin id="958" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_8/7 "/>
</bind>
</comp>

<comp id="961" class="1004" name="sext_ln1118_8_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="24" slack="1"/>
<pin id="963" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/7 "/>
</bind>
</comp>

<comp id="964" class="1004" name="sext_ln1118_9_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="21" slack="0"/>
<pin id="966" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/7 "/>
</bind>
</comp>

<comp id="968" class="1004" name="r_V_5_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="24" slack="0"/>
<pin id="970" dir="0" index="1" bw="21" slack="0"/>
<pin id="971" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/7 "/>
</bind>
</comp>

<comp id="974" class="1004" name="sext_ln700_4_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="1"/>
<pin id="976" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_4/7 "/>
</bind>
</comp>

<comp id="977" class="1004" name="sext_ln700_5_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="24" slack="1"/>
<pin id="979" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_5/7 "/>
</bind>
</comp>

<comp id="980" class="1004" name="mul_ln700_1_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="32" slack="0"/>
<pin id="982" dir="0" index="1" bw="24" slack="0"/>
<pin id="983" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_1/7 "/>
</bind>
</comp>

<comp id="986" class="1004" name="shl_ln1_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="46" slack="0"/>
<pin id="988" dir="0" index="1" bw="30" slack="1"/>
<pin id="989" dir="0" index="2" bw="1" slack="0"/>
<pin id="990" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/7 "/>
</bind>
</comp>

<comp id="993" class="1004" name="sub_ln700_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="46" slack="0"/>
<pin id="995" dir="0" index="1" bw="46" slack="0"/>
<pin id="996" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln700/7 "/>
</bind>
</comp>

<comp id="999" class="1004" name="sext_ln700_6_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="60" slack="1"/>
<pin id="1001" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_6/7 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="sext_ln700_7_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="20" slack="1"/>
<pin id="1004" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_7/7 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="mul_ln700_2_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="60" slack="0"/>
<pin id="1007" dir="0" index="1" bw="20" slack="0"/>
<pin id="1008" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_2/7 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="ret_V_19_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="31" slack="1"/>
<pin id="1013" dir="0" index="1" bw="26" slack="0"/>
<pin id="1014" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_19/7 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="sext_ln1118_17_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="31" slack="0"/>
<pin id="1018" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_17/7 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="sext_ln1118_18_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="20" slack="1"/>
<pin id="1022" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_18/7 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="r_V_21_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="31" slack="0"/>
<pin id="1025" dir="0" index="1" bw="20" slack="0"/>
<pin id="1026" dir="1" index="2" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_21/7 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="sext_ln1116_8_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="10" slack="1"/>
<pin id="1031" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_8/7 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="r_V_22_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="10" slack="0"/>
<pin id="1034" dir="0" index="1" bw="10" slack="0"/>
<pin id="1035" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_22/7 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="sext_ln703_5_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="10" slack="2"/>
<pin id="1040" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_5/7 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="ret_V_24_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="10" slack="0"/>
<pin id="1043" dir="0" index="1" bw="8" slack="0"/>
<pin id="1044" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_24/7 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="sext_ln1116_10_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="11" slack="0"/>
<pin id="1049" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_10/7 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="sext_ln1193_3_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="19" slack="2"/>
<pin id="1053" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_3/8 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="sext_ln700_2_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="10" slack="1"/>
<pin id="1056" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_2/8 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="lhs_V_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="29" slack="0"/>
<pin id="1059" dir="0" index="1" bw="21" slack="1"/>
<pin id="1060" dir="0" index="2" bw="1" slack="0"/>
<pin id="1061" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/8 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="sext_ln700_3_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="29" slack="0"/>
<pin id="1066" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_3/8 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="sext_ln1116_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="10" slack="1"/>
<pin id="1070" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/8 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="r_V_30_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="10" slack="0"/>
<pin id="1073" dir="0" index="1" bw="10" slack="0"/>
<pin id="1074" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_30/8 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="tmp_1_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="28" slack="0"/>
<pin id="1079" dir="0" index="1" bw="20" slack="0"/>
<pin id="1080" dir="0" index="2" bw="1" slack="0"/>
<pin id="1081" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="rhs_V_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="28" slack="0"/>
<pin id="1087" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/8 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="ret_V_32_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="28" slack="0"/>
<pin id="1091" dir="0" index="1" bw="30" slack="0"/>
<pin id="1092" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_32/8 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="trunc_ln708_1_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="14" slack="0"/>
<pin id="1096" dir="0" index="1" bw="30" slack="0"/>
<pin id="1097" dir="0" index="2" bw="6" slack="0"/>
<pin id="1098" dir="0" index="3" bw="6" slack="0"/>
<pin id="1099" dir="1" index="4" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/8 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="sext_ln1192_2_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="45" slack="1"/>
<pin id="1106" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/8 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="sext_ln1192_3_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="10" slack="1"/>
<pin id="1109" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/8 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="mul_ln1192_2_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="45" slack="0"/>
<pin id="1112" dir="0" index="1" bw="10" slack="0"/>
<pin id="1113" dir="1" index="2" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_2/8 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="shl_ln700_1_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="62" slack="0"/>
<pin id="1118" dir="0" index="1" bw="46" slack="1"/>
<pin id="1119" dir="0" index="2" bw="1" slack="0"/>
<pin id="1120" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln700_1/8 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="sub_ln700_1_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="62" slack="0"/>
<pin id="1125" dir="0" index="1" bw="62" slack="1"/>
<pin id="1126" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln700_1/8 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="tmp_9_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="58" slack="0"/>
<pin id="1130" dir="0" index="1" bw="10" slack="0"/>
<pin id="1131" dir="0" index="2" bw="1" slack="0"/>
<pin id="1132" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="rhs_V_4_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="58" slack="0"/>
<pin id="1138" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_4/8 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="ret_V_38_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="58" slack="0"/>
<pin id="1142" dir="0" index="1" bw="62" slack="0"/>
<pin id="1143" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_38/8 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="trunc_ln708_5_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="14" slack="0"/>
<pin id="1148" dir="0" index="1" bw="62" slack="0"/>
<pin id="1149" dir="0" index="2" bw="7" slack="0"/>
<pin id="1150" dir="0" index="3" bw="7" slack="0"/>
<pin id="1151" dir="1" index="4" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/8 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="sext_ln1192_11_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="49" slack="1"/>
<pin id="1158" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_11/8 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="sext_ln1192_12_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="20" slack="1"/>
<pin id="1161" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_12/8 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="mul_ln1192_6_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="49" slack="0"/>
<pin id="1164" dir="0" index="1" bw="20" slack="0"/>
<pin id="1165" dir="1" index="2" bw="67" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_6/8 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="sext_ln1116_9_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="10" slack="1"/>
<pin id="1170" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_9/8 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="r_V_23_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="10" slack="0"/>
<pin id="1173" dir="0" index="1" bw="10" slack="0"/>
<pin id="1174" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_23/8 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="sext_ln1116_11_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="10" slack="1"/>
<pin id="1179" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_11/8 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="r_V_25_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="10" slack="0"/>
<pin id="1182" dir="0" index="1" bw="10" slack="0"/>
<pin id="1183" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_25/8 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="sext_ln1118_19_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="22" slack="1"/>
<pin id="1188" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_19/8 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="sext_ln1118_20_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="20" slack="0"/>
<pin id="1191" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_20/8 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="r_V_26_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="22" slack="0"/>
<pin id="1195" dir="0" index="1" bw="20" slack="0"/>
<pin id="1196" dir="1" index="2" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_26/8 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="sext_ln1116_12_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="10" slack="2"/>
<pin id="1201" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_12/8 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="r_V_27_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="10" slack="0"/>
<pin id="1204" dir="0" index="1" bw="10" slack="0"/>
<pin id="1205" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_27/8 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="sext_ln1192_5_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="52" slack="1"/>
<pin id="1210" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/9 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="sext_ln1192_6_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="10" slack="1"/>
<pin id="1213" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/9 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="mul_ln1192_3_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="52" slack="0"/>
<pin id="1216" dir="0" index="1" bw="10" slack="0"/>
<pin id="1217" dir="1" index="2" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_3/9 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="sext_ln1192_13_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="67" slack="1"/>
<pin id="1222" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_13/9 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="sext_ln1192_7_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="20" slack="1"/>
<pin id="1225" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/9 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="grp_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="67" slack="0"/>
<pin id="1228" dir="0" index="1" bw="20" slack="0"/>
<pin id="1229" dir="1" index="2" bw="78" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_7/9 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="sext_ln1192_14_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="42" slack="1"/>
<pin id="1234" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_14/9 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="sext_ln1192_15_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="20" slack="1"/>
<pin id="1237" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_15/9 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="mul_ln1192_9_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="42" slack="0"/>
<pin id="1240" dir="0" index="1" bw="20" slack="0"/>
<pin id="1241" dir="1" index="2" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_9/9 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="sext_ln1116_13_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="10" slack="1"/>
<pin id="1246" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_13/9 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="r_V_28_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="10" slack="0"/>
<pin id="1249" dir="0" index="1" bw="10" slack="0"/>
<pin id="1250" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_28/9 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="sext_ln1192_8_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="61" slack="1"/>
<pin id="1255" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_8/10 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="sext_ln1192_4_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="10" slack="5"/>
<pin id="1258" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/10 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="mul_ln1192_4_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="61" slack="0"/>
<pin id="1261" dir="0" index="1" bw="10" slack="0"/>
<pin id="1262" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_4/10 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="sext_ln1192_16_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="56" slack="1"/>
<pin id="1267" dir="1" index="1" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_16/10 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="sext_ln1192_10_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="20" slack="1"/>
<pin id="1270" dir="1" index="1" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_10/10 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="mul_ln1192_11_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="56" slack="0"/>
<pin id="1273" dir="0" index="1" bw="20" slack="0"/>
<pin id="1274" dir="1" index="2" bw="70" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_11/10 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="ret_V_34_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="62" slack="1"/>
<pin id="1279" dir="0" index="1" bw="57" slack="0"/>
<pin id="1280" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_34/11 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="trunc_ln708_3_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="14" slack="0"/>
<pin id="1284" dir="0" index="1" bw="62" slack="0"/>
<pin id="1285" dir="0" index="2" bw="7" slack="0"/>
<pin id="1286" dir="0" index="3" bw="7" slack="0"/>
<pin id="1287" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/11 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="ret_V_42_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="78" slack="1"/>
<pin id="1295" dir="0" index="1" bw="73" slack="0"/>
<pin id="1296" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_42/11 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="trunc_ln708_8_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="14" slack="0"/>
<pin id="1300" dir="0" index="1" bw="78" slack="0"/>
<pin id="1301" dir="0" index="2" bw="8" slack="0"/>
<pin id="1302" dir="0" index="3" bw="8" slack="0"/>
<pin id="1303" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_8/11 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="ret_V_46_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="70" slack="1"/>
<pin id="1311" dir="0" index="1" bw="65" slack="0"/>
<pin id="1312" dir="1" index="2" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_46/11 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="trunc_ln708_11_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="14" slack="0"/>
<pin id="1316" dir="0" index="1" bw="70" slack="0"/>
<pin id="1317" dir="0" index="2" bw="7" slack="0"/>
<pin id="1318" dir="0" index="3" bw="8" slack="0"/>
<pin id="1319" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_11/11 "/>
</bind>
</comp>

<comp id="1325" class="1007" name="mul_ln1192_1_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="14" slack="0"/>
<pin id="1327" dir="0" index="1" bw="22" slack="0"/>
<pin id="1328" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_1/2 "/>
</bind>
</comp>

<comp id="1331" class="1007" name="r_V_32_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="14" slack="0"/>
<pin id="1333" dir="0" index="1" bw="22" slack="0"/>
<pin id="1334" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_32/2 "/>
</bind>
</comp>

<comp id="1338" class="1007" name="grp_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="14" slack="0"/>
<pin id="1340" dir="0" index="1" bw="22" slack="0"/>
<pin id="1341" dir="0" index="2" bw="22" slack="0"/>
<pin id="1342" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_5/2 ret_V_40/2 "/>
</bind>
</comp>

<comp id="1347" class="1007" name="grp_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="14" slack="0"/>
<pin id="1349" dir="0" index="1" bw="24" slack="0"/>
<pin id="1350" dir="0" index="2" bw="24" slack="0"/>
<pin id="1351" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703/2 ret_V_21/2 "/>
</bind>
</comp>

<comp id="1355" class="1007" name="grp_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="14" slack="0"/>
<pin id="1357" dir="0" index="1" bw="22" slack="0"/>
<pin id="1358" dir="0" index="2" bw="22" slack="0"/>
<pin id="1359" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_8/2 ret_V_44/2 "/>
</bind>
</comp>

<comp id="1364" class="1007" name="grp_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="14" slack="0"/>
<pin id="1366" dir="0" index="1" bw="22" slack="0"/>
<pin id="1367" dir="0" index="2" bw="22" slack="2147483647"/>
<pin id="1368" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192/3 add_ln1192_2/3 "/>
</bind>
</comp>

<comp id="1372" class="1007" name="grp_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="24" slack="0"/>
<pin id="1374" dir="0" index="1" bw="14" slack="0"/>
<pin id="1375" dir="0" index="2" bw="30" slack="0"/>
<pin id="1376" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_3/3 ret_V_41/3 "/>
</bind>
</comp>

<comp id="1381" class="1007" name="grp_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="14" slack="0"/>
<pin id="1383" dir="0" index="1" bw="22" slack="0"/>
<pin id="1384" dir="0" index="2" bw="22" slack="0"/>
<pin id="1385" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_4/3 ret_V_43/3 "/>
</bind>
</comp>

<comp id="1390" class="1007" name="grp_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="16" slack="0"/>
<pin id="1392" dir="0" index="1" bw="16" slack="0"/>
<pin id="1393" dir="0" index="2" bw="22" slack="0"/>
<pin id="1394" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1193/4 ret_V_37/4 "/>
</bind>
</comp>

<comp id="1399" class="1007" name="grp_fu_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="14" slack="0"/>
<pin id="1401" dir="0" index="1" bw="14" slack="0"/>
<pin id="1402" dir="0" index="2" bw="22" slack="0"/>
<pin id="1403" dir="0" index="3" bw="22" slack="0"/>
<pin id="1404" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln1192_21/4 sext_ln1192_17/4 mul_ln1192_10/4 ret_V_45/4 "/>
</bind>
</comp>

<comp id="1410" class="1007" name="r_V_14_fu_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="14" slack="0"/>
<pin id="1412" dir="0" index="1" bw="14" slack="0"/>
<pin id="1413" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_14/5 "/>
</bind>
</comp>

<comp id="1416" class="1007" name="r_V_17_fu_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="16" slack="0"/>
<pin id="1418" dir="0" index="1" bw="16" slack="0"/>
<pin id="1419" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_17/5 "/>
</bind>
</comp>

<comp id="1422" class="1007" name="mul_ln728_fu_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="14" slack="3"/>
<pin id="1424" dir="0" index="1" bw="22" slack="0"/>
<pin id="1425" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728/5 "/>
</bind>
</comp>

<comp id="1427" class="1007" name="r_V_20_fu_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="11" slack="0"/>
<pin id="1429" dir="0" index="1" bw="11" slack="0"/>
<pin id="1430" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_20/5 "/>
</bind>
</comp>

<comp id="1433" class="1007" name="grp_fu_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="14" slack="2"/>
<pin id="1435" dir="0" index="1" bw="10" slack="0"/>
<pin id="1436" dir="0" index="2" bw="19" slack="0"/>
<pin id="1437" dir="0" index="3" bw="16" slack="0"/>
<pin id="1438" dir="1" index="4" bw="19" slack="2"/>
</pin_list>
<bind>
<opcode="addmul_sub(1178) " fcode="addmul_sub"/>
<opset="add_ln1192/6 sext_ln700_10/6 mul_ln700_5/6 ret_V_30/6 "/>
</bind>
</comp>

<comp id="1442" class="1007" name="grp_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="15" slack="0"/>
<pin id="1444" dir="0" index="1" bw="10" slack="0"/>
<pin id="1445" dir="0" index="2" bw="18" slack="0"/>
<pin id="1446" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul_sub(1174) " fcode="mul_sub"/>
<opset="mul_ln728_1/6 ret_V_7/6 "/>
</bind>
</comp>

<comp id="1450" class="1007" name="r_V_7_fu_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="14" slack="0"/>
<pin id="1452" dir="0" index="1" bw="14" slack="0"/>
<pin id="1453" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_7/6 "/>
</bind>
</comp>

<comp id="1458" class="1007" name="r_V_10_fu_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="14" slack="0"/>
<pin id="1460" dir="0" index="1" bw="14" slack="0"/>
<pin id="1461" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10/6 "/>
</bind>
</comp>

<comp id="1466" class="1007" name="grp_fu_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="14" slack="0"/>
<pin id="1468" dir="0" index="1" bw="10" slack="0"/>
<pin id="1469" dir="0" index="2" bw="22" slack="0"/>
<pin id="1470" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_36/6 ret_V_10/6 "/>
</bind>
</comp>

<comp id="1474" class="1007" name="grp_fu_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="22" slack="0"/>
<pin id="1476" dir="0" index="1" bw="31" slack="0"/>
<pin id="1477" dir="0" index="2" bw="30" slack="0"/>
<pin id="1478" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1193_1/6 ret_V_39/6 "/>
</bind>
</comp>

<comp id="1482" class="1007" name="ret_V_29_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="15" slack="0"/>
<pin id="1484" dir="0" index="1" bw="21" slack="0"/>
<pin id="1485" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_29/7 "/>
</bind>
</comp>

<comp id="1488" class="1007" name="r_V_24_fu_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="11" slack="0"/>
<pin id="1490" dir="0" index="1" bw="11" slack="0"/>
<pin id="1491" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_24/7 "/>
</bind>
</comp>

<comp id="1494" class="1007" name="grp_fu_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="19" slack="0"/>
<pin id="1496" dir="0" index="1" bw="20" slack="0"/>
<pin id="1497" dir="0" index="2" bw="10" slack="0"/>
<pin id="1498" dir="0" index="3" bw="29" slack="0"/>
<pin id="1499" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="ret_V_3/8 sext_ln700_1/8 mul_ln700/8 add_ln700/8 "/>
</bind>
</comp>

<comp id="1505" class="1005" name="p_Val2_10_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="14" slack="1"/>
<pin id="1507" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_10 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="p_Val2_1_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="14" slack="1"/>
<pin id="1518" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1524" class="1005" name="p_Val2_2_reg_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="14" slack="1"/>
<pin id="1526" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1535" class="1005" name="p_Val2_3_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="14" slack="1"/>
<pin id="1537" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="1546" class="1005" name="p_Val2_7_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="14" slack="1"/>
<pin id="1548" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1558" class="1005" name="sext_ln1118_2_reg_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="22" slack="3"/>
<pin id="1560" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln1118_2 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="mul_ln1192_1_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="22" slack="1"/>
<pin id="1565" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_1 "/>
</bind>
</comp>

<comp id="1568" class="1005" name="trunc_ln708_2_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="14" slack="1"/>
<pin id="1570" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_2 "/>
</bind>
</comp>

<comp id="1573" class="1005" name="trunc_ln708_6_reg_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="14" slack="1"/>
<pin id="1575" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_6 "/>
</bind>
</comp>

<comp id="1578" class="1005" name="ret_V_21_reg_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="24" slack="1"/>
<pin id="1580" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_21 "/>
</bind>
</comp>

<comp id="1583" class="1005" name="trunc_ln708_s_reg_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="14" slack="1"/>
<pin id="1585" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="1588" class="1005" name="trunc_ln_reg_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="14" slack="1"/>
<pin id="1590" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1593" class="1005" name="trunc_ln708_7_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="14" slack="1"/>
<pin id="1595" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_7 "/>
</bind>
</comp>

<comp id="1598" class="1005" name="trunc_ln708_9_reg_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="14" slack="1"/>
<pin id="1600" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_9 "/>
</bind>
</comp>

<comp id="1603" class="1005" name="lhs_V_2_reg_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="15" slack="1"/>
<pin id="1605" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V_2 "/>
</bind>
</comp>

<comp id="1608" class="1005" name="r_V_reg_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="15" slack="2"/>
<pin id="1610" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="1614" class="1005" name="p_Val2_s_reg_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="10" slack="2"/>
<pin id="1616" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1619" class="1005" name="trunc_ln708_4_reg_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="14" slack="1"/>
<pin id="1621" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_4 "/>
</bind>
</comp>

<comp id="1624" class="1005" name="p_Val2_9_reg_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="10" slack="1"/>
<pin id="1626" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9 "/>
</bind>
</comp>

<comp id="1629" class="1005" name="trunc_ln708_10_reg_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="14" slack="1"/>
<pin id="1631" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_10 "/>
</bind>
</comp>

<comp id="1634" class="1005" name="ret_V_35_reg_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="15" slack="2"/>
<pin id="1636" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="ret_V_35 "/>
</bind>
</comp>

<comp id="1639" class="1005" name="p_0_reg_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="10" slack="1"/>
<pin id="1641" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

<comp id="1645" class="1005" name="p_s_reg_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="10" slack="1"/>
<pin id="1647" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="1650" class="1005" name="p_4_reg_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="10" slack="1"/>
<pin id="1652" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_4 "/>
</bind>
</comp>

<comp id="1655" class="1005" name="p_Val2_5_reg_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="10" slack="1"/>
<pin id="1657" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1660" class="1005" name="p_Val2_4_reg_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="10" slack="1"/>
<pin id="1662" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="1666" class="1005" name="p_3_reg_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="10" slack="1"/>
<pin id="1668" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_3 "/>
</bind>
</comp>

<comp id="1672" class="1005" name="r_V_14_reg_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="28" slack="1"/>
<pin id="1674" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="r_V_14 "/>
</bind>
</comp>

<comp id="1678" class="1005" name="r_V_17_reg_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="32" slack="1"/>
<pin id="1680" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_17 "/>
</bind>
</comp>

<comp id="1683" class="1005" name="mul_ln728_reg_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="22" slack="1"/>
<pin id="1685" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln728 "/>
</bind>
</comp>

<comp id="1688" class="1005" name="r_V_20_reg_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="22" slack="1"/>
<pin id="1690" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="r_V_20 "/>
</bind>
</comp>

<comp id="1693" class="1005" name="ret_V_30_reg_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="19" slack="2"/>
<pin id="1695" dir="1" index="1" bw="19" slack="2"/>
</pin_list>
<bind>
<opset="ret_V_30 "/>
</bind>
</comp>

<comp id="1698" class="1005" name="ret_V_7_reg_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="24" slack="1"/>
<pin id="1700" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_7 "/>
</bind>
</comp>

<comp id="1703" class="1005" name="p_Val2_6_reg_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="10" slack="1"/>
<pin id="1705" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

<comp id="1708" class="1005" name="r_V_34_reg_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="20" slack="1"/>
<pin id="1710" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="r_V_34 "/>
</bind>
</comp>

<comp id="1714" class="1005" name="r_V_11_reg_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="32" slack="1"/>
<pin id="1716" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_11 "/>
</bind>
</comp>

<comp id="1719" class="1005" name="ret_V_10_reg_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="24" slack="1"/>
<pin id="1721" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_10 "/>
</bind>
</comp>

<comp id="1724" class="1005" name="add_ln700_1_reg_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="30" slack="1"/>
<pin id="1726" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_1 "/>
</bind>
</comp>

<comp id="1729" class="1005" name="r_V_18_reg_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="60" slack="1"/>
<pin id="1731" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="r_V_18 "/>
</bind>
</comp>

<comp id="1734" class="1005" name="r_V_19_reg_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="20" slack="1"/>
<pin id="1736" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="r_V_19 "/>
</bind>
</comp>

<comp id="1739" class="1005" name="ret_V_39_reg_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="31" slack="1"/>
<pin id="1741" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_39 "/>
</bind>
</comp>

<comp id="1744" class="1005" name="p_5_reg_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="10" slack="1"/>
<pin id="1746" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_5 "/>
</bind>
</comp>

<comp id="1749" class="1005" name="p_10_reg_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="10" slack="2"/>
<pin id="1751" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="p_10 "/>
</bind>
</comp>

<comp id="1754" class="1005" name="ret_V_29_reg_1754">
<pin_list>
<pin id="1755" dir="0" index="0" bw="21" slack="1"/>
<pin id="1756" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_29 "/>
</bind>
</comp>

<comp id="1759" class="1005" name="p_1_reg_1759">
<pin_list>
<pin id="1760" dir="0" index="0" bw="10" slack="1"/>
<pin id="1761" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="1764" class="1005" name="p_2_reg_1764">
<pin_list>
<pin id="1765" dir="0" index="0" bw="10" slack="1"/>
<pin id="1766" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_2 "/>
</bind>
</comp>

<comp id="1769" class="1005" name="r_V_5_reg_1769">
<pin_list>
<pin id="1770" dir="0" index="0" bw="48" slack="1"/>
<pin id="1771" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="r_V_5 "/>
</bind>
</comp>

<comp id="1774" class="1005" name="p_8_reg_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="10" slack="1"/>
<pin id="1776" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_8 "/>
</bind>
</comp>

<comp id="1779" class="1005" name="sub_ln700_reg_1779">
<pin_list>
<pin id="1780" dir="0" index="0" bw="46" slack="1"/>
<pin id="1781" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln700 "/>
</bind>
</comp>

<comp id="1784" class="1005" name="mul_ln700_2_reg_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="62" slack="1"/>
<pin id="1786" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_2 "/>
</bind>
</comp>

<comp id="1789" class="1005" name="r_V_21_reg_1789">
<pin_list>
<pin id="1790" dir="0" index="0" bw="49" slack="1"/>
<pin id="1791" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="r_V_21 "/>
</bind>
</comp>

<comp id="1794" class="1005" name="r_V_22_reg_1794">
<pin_list>
<pin id="1795" dir="0" index="0" bw="20" slack="1"/>
<pin id="1796" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="r_V_22 "/>
</bind>
</comp>

<comp id="1799" class="1005" name="p_6_reg_1799">
<pin_list>
<pin id="1800" dir="0" index="0" bw="10" slack="1"/>
<pin id="1801" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_6 "/>
</bind>
</comp>

<comp id="1804" class="1005" name="r_V_24_reg_1804">
<pin_list>
<pin id="1805" dir="0" index="0" bw="22" slack="1"/>
<pin id="1806" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="r_V_24 "/>
</bind>
</comp>

<comp id="1809" class="1005" name="p_7_reg_1809">
<pin_list>
<pin id="1810" dir="0" index="0" bw="10" slack="1"/>
<pin id="1811" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_7 "/>
</bind>
</comp>

<comp id="1814" class="1005" name="trunc_ln708_1_reg_1814">
<pin_list>
<pin id="1815" dir="0" index="0" bw="14" slack="3"/>
<pin id="1816" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="1819" class="1005" name="mul_ln1192_2_reg_1819">
<pin_list>
<pin id="1820" dir="0" index="0" bw="52" slack="1"/>
<pin id="1821" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_2 "/>
</bind>
</comp>

<comp id="1824" class="1005" name="p_9_reg_1824">
<pin_list>
<pin id="1825" dir="0" index="0" bw="10" slack="1"/>
<pin id="1826" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_9 "/>
</bind>
</comp>

<comp id="1829" class="1005" name="trunc_ln708_5_reg_1829">
<pin_list>
<pin id="1830" dir="0" index="0" bw="14" slack="3"/>
<pin id="1831" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln708_5 "/>
</bind>
</comp>

<comp id="1834" class="1005" name="mul_ln1192_6_reg_1834">
<pin_list>
<pin id="1835" dir="0" index="0" bw="67" slack="1"/>
<pin id="1836" dir="1" index="1" bw="67" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_6 "/>
</bind>
</comp>

<comp id="1839" class="1005" name="r_V_23_reg_1839">
<pin_list>
<pin id="1840" dir="0" index="0" bw="20" slack="1"/>
<pin id="1841" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="r_V_23 "/>
</bind>
</comp>

<comp id="1844" class="1005" name="r_V_26_reg_1844">
<pin_list>
<pin id="1845" dir="0" index="0" bw="42" slack="1"/>
<pin id="1846" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="r_V_26 "/>
</bind>
</comp>

<comp id="1849" class="1005" name="r_V_27_reg_1849">
<pin_list>
<pin id="1850" dir="0" index="0" bw="20" slack="1"/>
<pin id="1851" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="r_V_27 "/>
</bind>
</comp>

<comp id="1854" class="1005" name="p_11_reg_1854">
<pin_list>
<pin id="1855" dir="0" index="0" bw="10" slack="1"/>
<pin id="1856" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_11 "/>
</bind>
</comp>

<comp id="1859" class="1005" name="mul_ln1192_3_reg_1859">
<pin_list>
<pin id="1860" dir="0" index="0" bw="61" slack="1"/>
<pin id="1861" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_3 "/>
</bind>
</comp>

<comp id="1864" class="1005" name="sext_ln1192_13_reg_1864">
<pin_list>
<pin id="1865" dir="0" index="0" bw="78" slack="1"/>
<pin id="1866" dir="1" index="1" bw="78" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_13 "/>
</bind>
</comp>

<comp id="1869" class="1005" name="sext_ln1192_7_reg_1869">
<pin_list>
<pin id="1870" dir="0" index="0" bw="78" slack="1"/>
<pin id="1871" dir="1" index="1" bw="78" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_7 "/>
</bind>
</comp>

<comp id="1874" class="1005" name="mul_ln1192_9_reg_1874">
<pin_list>
<pin id="1875" dir="0" index="0" bw="56" slack="1"/>
<pin id="1876" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_9 "/>
</bind>
</comp>

<comp id="1879" class="1005" name="r_V_28_reg_1879">
<pin_list>
<pin id="1880" dir="0" index="0" bw="20" slack="1"/>
<pin id="1881" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="r_V_28 "/>
</bind>
</comp>

<comp id="1884" class="1005" name="mul_ln1192_4_reg_1884">
<pin_list>
<pin id="1885" dir="0" index="0" bw="62" slack="1"/>
<pin id="1886" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_4 "/>
</bind>
</comp>

<comp id="1889" class="1005" name="mul_ln1192_7_reg_1889">
<pin_list>
<pin id="1890" dir="0" index="0" bw="78" slack="1"/>
<pin id="1891" dir="1" index="1" bw="78" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_7 "/>
</bind>
</comp>

<comp id="1894" class="1005" name="mul_ln1192_11_reg_1894">
<pin_list>
<pin id="1895" dir="0" index="0" bw="70" slack="1"/>
<pin id="1896" dir="1" index="1" bw="70" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="204"><net_src comp="16" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="184" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="2" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="184" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="4" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="184" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="6" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="184" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="8" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="184" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="10" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="247"><net_src comp="36" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="12" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="249"><net_src comp="14" pin="0"/><net_sink comp="241" pin=3"/></net>

<net id="256"><net_src comp="36" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="12" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="258"><net_src comp="14" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="265"><net_src comp="36" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="12" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="267"><net_src comp="14" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="274"><net_src comp="36" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="12" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="276"><net_src comp="14" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="283"><net_src comp="36" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="12" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="285"><net_src comp="14" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="292"><net_src comp="36" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="12" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="294"><net_src comp="14" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="301"><net_src comp="36" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="12" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="303"><net_src comp="14" pin="0"/><net_sink comp="295" pin=3"/></net>

<net id="310"><net_src comp="36" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="12" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="312"><net_src comp="14" pin="0"/><net_sink comp="304" pin=3"/></net>

<net id="319"><net_src comp="36" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="12" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="321"><net_src comp="14" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="328"><net_src comp="42" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="12" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="330"><net_src comp="14" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="337"><net_src comp="42" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="12" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="339"><net_src comp="14" pin="0"/><net_sink comp="331" pin=3"/></net>

<net id="346"><net_src comp="42" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="12" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="348"><net_src comp="14" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="355"><net_src comp="42" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="12" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="357"><net_src comp="14" pin="0"/><net_sink comp="349" pin=3"/></net>

<net id="364"><net_src comp="42" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="12" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="366"><net_src comp="14" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="373"><net_src comp="42" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="12" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="375"><net_src comp="14" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="382"><net_src comp="42" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="12" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="384"><net_src comp="14" pin="0"/><net_sink comp="376" pin=3"/></net>

<net id="391"><net_src comp="42" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="12" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="393"><net_src comp="14" pin="0"/><net_sink comp="385" pin=3"/></net>

<net id="400"><net_src comp="42" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="12" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="402"><net_src comp="14" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="409"><net_src comp="42" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="12" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="411"><net_src comp="14" pin="0"/><net_sink comp="403" pin=3"/></net>

<net id="418"><net_src comp="18" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="200" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="420"><net_src comp="20" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="421"><net_src comp="22" pin="0"/><net_sink comp="412" pin=3"/></net>

<net id="428"><net_src comp="18" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="200" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="24" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="26" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="438"><net_src comp="18" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="200" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="28" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="441"><net_src comp="30" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="448"><net_src comp="18" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="200" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="450"><net_src comp="32" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="451"><net_src comp="34" pin="0"/><net_sink comp="442" pin=3"/></net>

<net id="455"><net_src comp="200" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="463"><net_src comp="18" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="200" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="465"><net_src comp="38" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="466"><net_src comp="40" pin="0"/><net_sink comp="457" pin=3"/></net>

<net id="467"><net_src comp="457" pin="4"/><net_sink comp="322" pin=1"/></net>

<net id="478"><net_src comp="474" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="483"><net_src comp="479" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="488"><net_src comp="46" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="489"><net_src comp="484" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="496"><net_src comp="50" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="52" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="498"><net_src comp="54" pin="0"/><net_sink comp="490" pin=3"/></net>

<net id="508"><net_src comp="50" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="52" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="510"><net_src comp="54" pin="0"/><net_sink comp="502" pin=3"/></net>

<net id="517"><net_src comp="50" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="52" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="519"><net_src comp="54" pin="0"/><net_sink comp="511" pin=3"/></net>

<net id="530"><net_src comp="70" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="537"><net_src comp="50" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="526" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="539"><net_src comp="52" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="540"><net_src comp="54" pin="0"/><net_sink comp="531" pin=3"/></net>

<net id="552"><net_src comp="72" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="74" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="560"><net_src comp="76" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="78" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="562"><net_src comp="80" pin="0"/><net_sink comp="554" pin=3"/></net>

<net id="568"><net_src comp="84" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="86" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="576"><net_src comp="50" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="52" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="578"><net_src comp="54" pin="0"/><net_sink comp="570" pin=3"/></net>

<net id="593"><net_src comp="585" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="88" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="595"><net_src comp="589" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="603"><net_src comp="579" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="596" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="608"><net_src comp="599" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="605" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="90" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="618"><net_src comp="609" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="624"><net_src comp="84" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="625"><net_src comp="86" pin="0"/><net_sink comp="619" pin=2"/></net>

<net id="632"><net_src comp="50" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="52" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="634"><net_src comp="54" pin="0"/><net_sink comp="626" pin=3"/></net>

<net id="641"><net_src comp="50" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="642"><net_src comp="52" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="643"><net_src comp="54" pin="0"/><net_sink comp="635" pin=3"/></net>

<net id="651"><net_src comp="644" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="656"><net_src comp="96" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="657"><net_src comp="652" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="664"><net_src comp="647" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="669"><net_src comp="661" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="98" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="674"><net_src comp="665" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="682"><net_src comp="675" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="102" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="687"><net_src comp="678" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="707"><net_src comp="700" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="106" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="712"><net_src comp="703" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="720"><net_src comp="108" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="728"><net_src comp="716" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="721" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="734"><net_src comp="724" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="110" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="739"><net_src comp="730" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="748"><net_src comp="112" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="749"><net_src comp="86" pin="0"/><net_sink comp="743" pin=2"/></net>

<net id="753"><net_src comp="743" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="761"><net_src comp="754" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="754" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="771"><net_src comp="114" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="772"><net_src comp="116" pin="0"/><net_sink comp="766" pin=2"/></net>

<net id="778"><net_src comp="118" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="779"><net_src comp="763" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="780"><net_src comp="120" pin="0"/><net_sink comp="773" pin=2"/></net>

<net id="786"><net_src comp="122" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="787"><net_src comp="120" pin="0"/><net_sink comp="781" pin=2"/></net>

<net id="791"><net_src comp="781" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="797"><net_src comp="124" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="798"><net_src comp="116" pin="0"/><net_sink comp="792" pin=2"/></net>

<net id="802"><net_src comp="792" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="807"><net_src comp="788" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="799" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="814"><net_src comp="126" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="815"><net_src comp="803" pin="2"/><net_sink comp="809" pin=1"/></net>

<net id="816"><net_src comp="86" pin="0"/><net_sink comp="809" pin=2"/></net>

<net id="820"><net_src comp="809" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="825"><net_src comp="766" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="773" pin="3"/><net_sink comp="821" pin=1"/></net>

<net id="832"><net_src comp="128" pin="0"/><net_sink comp="827" pin=0"/></net>

<net id="833"><net_src comp="120" pin="0"/><net_sink comp="827" pin=2"/></net>

<net id="839"><net_src comp="114" pin="0"/><net_sink comp="834" pin=0"/></net>

<net id="840"><net_src comp="116" pin="0"/><net_sink comp="834" pin=2"/></net>

<net id="844"><net_src comp="834" pin="3"/><net_sink comp="841" pin=0"/></net>

<net id="849"><net_src comp="827" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="841" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="859"><net_src comp="84" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="860"><net_src comp="86" pin="0"/><net_sink comp="854" pin=2"/></net>

<net id="864"><net_src comp="854" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="869"><net_src comp="817" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="870"><net_src comp="821" pin="2"/><net_sink comp="865" pin=1"/></net>

<net id="876"><net_src comp="128" pin="0"/><net_sink comp="871" pin=0"/></net>

<net id="877"><net_src comp="120" pin="0"/><net_sink comp="871" pin=2"/></net>

<net id="883"><net_src comp="114" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="884"><net_src comp="116" pin="0"/><net_sink comp="878" pin=2"/></net>

<net id="888"><net_src comp="878" pin="3"/><net_sink comp="885" pin=0"/></net>

<net id="893"><net_src comp="871" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="885" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="898"><net_src comp="889" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="906"><net_src comp="895" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="907"><net_src comp="899" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="912"><net_src comp="694" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="694" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="922"><net_src comp="130" pin="0"/><net_sink comp="917" pin=0"/></net>

<net id="923"><net_src comp="86" pin="0"/><net_sink comp="917" pin=2"/></net>

<net id="927"><net_src comp="917" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="938"><net_src comp="136" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="939"><net_src comp="931" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="948"><net_src comp="138" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="949"><net_src comp="934" pin="2"/><net_sink comp="943" pin=1"/></net>

<net id="950"><net_src comp="86" pin="0"/><net_sink comp="943" pin=2"/></net>

<net id="954"><net_src comp="943" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="959"><net_src comp="951" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="960"><net_src comp="940" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="967"><net_src comp="955" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="972"><net_src comp="961" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="973"><net_src comp="964" pin="1"/><net_sink comp="968" pin=1"/></net>

<net id="984"><net_src comp="974" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="985"><net_src comp="977" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="991"><net_src comp="140" pin="0"/><net_sink comp="986" pin=0"/></net>

<net id="992"><net_src comp="74" pin="0"/><net_sink comp="986" pin=2"/></net>

<net id="997"><net_src comp="986" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="980" pin="2"/><net_sink comp="993" pin=1"/></net>

<net id="1009"><net_src comp="999" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1010"><net_src comp="1002" pin="1"/><net_sink comp="1005" pin=1"/></net>

<net id="1015"><net_src comp="142" pin="0"/><net_sink comp="1011" pin=1"/></net>

<net id="1019"><net_src comp="1011" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1027"><net_src comp="1016" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1028"><net_src comp="1020" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="1036"><net_src comp="1029" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1037"><net_src comp="1029" pin="1"/><net_sink comp="1032" pin=1"/></net>

<net id="1045"><net_src comp="1038" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1046"><net_src comp="144" pin="0"/><net_sink comp="1041" pin=1"/></net>

<net id="1050"><net_src comp="1041" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1062"><net_src comp="148" pin="0"/><net_sink comp="1057" pin=0"/></net>

<net id="1063"><net_src comp="86" pin="0"/><net_sink comp="1057" pin=2"/></net>

<net id="1067"><net_src comp="1057" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1075"><net_src comp="1068" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1076"><net_src comp="1068" pin="1"/><net_sink comp="1071" pin=1"/></net>

<net id="1082"><net_src comp="150" pin="0"/><net_sink comp="1077" pin=0"/></net>

<net id="1083"><net_src comp="1071" pin="2"/><net_sink comp="1077" pin=1"/></net>

<net id="1084"><net_src comp="86" pin="0"/><net_sink comp="1077" pin=2"/></net>

<net id="1088"><net_src comp="1077" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1093"><net_src comp="1085" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1100"><net_src comp="76" pin="0"/><net_sink comp="1094" pin=0"/></net>

<net id="1101"><net_src comp="1089" pin="2"/><net_sink comp="1094" pin=1"/></net>

<net id="1102"><net_src comp="78" pin="0"/><net_sink comp="1094" pin=2"/></net>

<net id="1103"><net_src comp="80" pin="0"/><net_sink comp="1094" pin=3"/></net>

<net id="1114"><net_src comp="1104" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1115"><net_src comp="1107" pin="1"/><net_sink comp="1110" pin=1"/></net>

<net id="1121"><net_src comp="152" pin="0"/><net_sink comp="1116" pin=0"/></net>

<net id="1122"><net_src comp="74" pin="0"/><net_sink comp="1116" pin=2"/></net>

<net id="1127"><net_src comp="1116" pin="3"/><net_sink comp="1123" pin=0"/></net>

<net id="1133"><net_src comp="154" pin="0"/><net_sink comp="1128" pin=0"/></net>

<net id="1134"><net_src comp="403" pin="4"/><net_sink comp="1128" pin=1"/></net>

<net id="1135"><net_src comp="156" pin="0"/><net_sink comp="1128" pin=2"/></net>

<net id="1139"><net_src comp="1128" pin="3"/><net_sink comp="1136" pin=0"/></net>

<net id="1144"><net_src comp="1136" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1145"><net_src comp="1123" pin="2"/><net_sink comp="1140" pin=1"/></net>

<net id="1152"><net_src comp="158" pin="0"/><net_sink comp="1146" pin=0"/></net>

<net id="1153"><net_src comp="1140" pin="2"/><net_sink comp="1146" pin=1"/></net>

<net id="1154"><net_src comp="160" pin="0"/><net_sink comp="1146" pin=2"/></net>

<net id="1155"><net_src comp="162" pin="0"/><net_sink comp="1146" pin=3"/></net>

<net id="1166"><net_src comp="1156" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1167"><net_src comp="1159" pin="1"/><net_sink comp="1162" pin=1"/></net>

<net id="1175"><net_src comp="1168" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1176"><net_src comp="1168" pin="1"/><net_sink comp="1171" pin=1"/></net>

<net id="1184"><net_src comp="1177" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1185"><net_src comp="1177" pin="1"/><net_sink comp="1180" pin=1"/></net>

<net id="1192"><net_src comp="1180" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1197"><net_src comp="1186" pin="1"/><net_sink comp="1193" pin=0"/></net>

<net id="1198"><net_src comp="1189" pin="1"/><net_sink comp="1193" pin=1"/></net>

<net id="1206"><net_src comp="1199" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1207"><net_src comp="1199" pin="1"/><net_sink comp="1202" pin=1"/></net>

<net id="1218"><net_src comp="1208" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="1219"><net_src comp="1211" pin="1"/><net_sink comp="1214" pin=1"/></net>

<net id="1230"><net_src comp="1220" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1231"><net_src comp="1223" pin="1"/><net_sink comp="1226" pin=1"/></net>

<net id="1242"><net_src comp="1232" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1243"><net_src comp="1235" pin="1"/><net_sink comp="1238" pin=1"/></net>

<net id="1251"><net_src comp="1244" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1252"><net_src comp="1244" pin="1"/><net_sink comp="1247" pin=1"/></net>

<net id="1263"><net_src comp="1253" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="1264"><net_src comp="1256" pin="1"/><net_sink comp="1259" pin=1"/></net>

<net id="1275"><net_src comp="1265" pin="1"/><net_sink comp="1271" pin=0"/></net>

<net id="1276"><net_src comp="1268" pin="1"/><net_sink comp="1271" pin=1"/></net>

<net id="1281"><net_src comp="186" pin="0"/><net_sink comp="1277" pin=1"/></net>

<net id="1288"><net_src comp="158" pin="0"/><net_sink comp="1282" pin=0"/></net>

<net id="1289"><net_src comp="1277" pin="2"/><net_sink comp="1282" pin=1"/></net>

<net id="1290"><net_src comp="160" pin="0"/><net_sink comp="1282" pin=2"/></net>

<net id="1291"><net_src comp="162" pin="0"/><net_sink comp="1282" pin=3"/></net>

<net id="1292"><net_src comp="1282" pin="4"/><net_sink comp="213" pin=2"/></net>

<net id="1297"><net_src comp="188" pin="0"/><net_sink comp="1293" pin=1"/></net>

<net id="1304"><net_src comp="190" pin="0"/><net_sink comp="1298" pin=0"/></net>

<net id="1305"><net_src comp="1293" pin="2"/><net_sink comp="1298" pin=1"/></net>

<net id="1306"><net_src comp="192" pin="0"/><net_sink comp="1298" pin=2"/></net>

<net id="1307"><net_src comp="194" pin="0"/><net_sink comp="1298" pin=3"/></net>

<net id="1308"><net_src comp="1298" pin="4"/><net_sink comp="227" pin=2"/></net>

<net id="1313"><net_src comp="196" pin="0"/><net_sink comp="1309" pin=1"/></net>

<net id="1320"><net_src comp="198" pin="0"/><net_sink comp="1314" pin=0"/></net>

<net id="1321"><net_src comp="1309" pin="2"/><net_sink comp="1314" pin=1"/></net>

<net id="1322"><net_src comp="24" pin="0"/><net_sink comp="1314" pin=2"/></net>

<net id="1323"><net_src comp="26" pin="0"/><net_sink comp="1314" pin=3"/></net>

<net id="1324"><net_src comp="1314" pin="4"/><net_sink comp="234" pin=2"/></net>

<net id="1329"><net_src comp="471" pin="1"/><net_sink comp="1325" pin=0"/></net>

<net id="1330"><net_src comp="44" pin="0"/><net_sink comp="1325" pin=1"/></net>

<net id="1335"><net_src comp="471" pin="1"/><net_sink comp="1331" pin=0"/></net>

<net id="1336"><net_src comp="48" pin="0"/><net_sink comp="1331" pin=1"/></net>

<net id="1337"><net_src comp="1331" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="1343"><net_src comp="499" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1344"><net_src comp="56" pin="0"/><net_sink comp="1338" pin=1"/></net>

<net id="1345"><net_src comp="58" pin="0"/><net_sink comp="1338" pin=2"/></net>

<net id="1346"><net_src comp="1338" pin="3"/><net_sink comp="502" pin=1"/></net>

<net id="1352"><net_src comp="468" pin="1"/><net_sink comp="1347" pin=0"/></net>

<net id="1353"><net_src comp="60" pin="0"/><net_sink comp="1347" pin=1"/></net>

<net id="1354"><net_src comp="62" pin="0"/><net_sink comp="1347" pin=2"/></net>

<net id="1360"><net_src comp="499" pin="1"/><net_sink comp="1355" pin=0"/></net>

<net id="1361"><net_src comp="64" pin="0"/><net_sink comp="1355" pin=1"/></net>

<net id="1362"><net_src comp="66" pin="0"/><net_sink comp="1355" pin=2"/></net>

<net id="1363"><net_src comp="1355" pin="3"/><net_sink comp="511" pin=1"/></net>

<net id="1369"><net_src comp="523" pin="1"/><net_sink comp="1364" pin=0"/></net>

<net id="1370"><net_src comp="68" pin="0"/><net_sink comp="1364" pin=1"/></net>

<net id="1371"><net_src comp="1364" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="1377"><net_src comp="544" pin="1"/><net_sink comp="1372" pin=0"/></net>

<net id="1378"><net_src comp="541" pin="1"/><net_sink comp="1372" pin=1"/></net>

<net id="1379"><net_src comp="547" pin="3"/><net_sink comp="1372" pin=2"/></net>

<net id="1380"><net_src comp="1372" pin="3"/><net_sink comp="554" pin=1"/></net>

<net id="1386"><net_src comp="520" pin="1"/><net_sink comp="1381" pin=0"/></net>

<net id="1387"><net_src comp="82" pin="0"/><net_sink comp="1381" pin=1"/></net>

<net id="1388"><net_src comp="563" pin="3"/><net_sink comp="1381" pin=2"/></net>

<net id="1389"><net_src comp="1381" pin="3"/><net_sink comp="570" pin=1"/></net>

<net id="1395"><net_src comp="615" pin="1"/><net_sink comp="1390" pin=0"/></net>

<net id="1396"><net_src comp="615" pin="1"/><net_sink comp="1390" pin=1"/></net>

<net id="1397"><net_src comp="619" pin="3"/><net_sink comp="1390" pin=2"/></net>

<net id="1398"><net_src comp="1390" pin="3"/><net_sink comp="626" pin=1"/></net>

<net id="1405"><net_src comp="582" pin="1"/><net_sink comp="1399" pin=0"/></net>

<net id="1406"><net_src comp="596" pin="1"/><net_sink comp="1399" pin=1"/></net>

<net id="1407"><net_src comp="92" pin="0"/><net_sink comp="1399" pin=2"/></net>

<net id="1408"><net_src comp="94" pin="0"/><net_sink comp="1399" pin=3"/></net>

<net id="1409"><net_src comp="1399" pin="4"/><net_sink comp="635" pin=1"/></net>

<net id="1414"><net_src comp="658" pin="1"/><net_sink comp="1410" pin=0"/></net>

<net id="1415"><net_src comp="658" pin="1"/><net_sink comp="1410" pin=1"/></net>

<net id="1420"><net_src comp="671" pin="1"/><net_sink comp="1416" pin=0"/></net>

<net id="1421"><net_src comp="671" pin="1"/><net_sink comp="1416" pin=1"/></net>

<net id="1426"><net_src comp="100" pin="0"/><net_sink comp="1422" pin=1"/></net>

<net id="1431"><net_src comp="684" pin="1"/><net_sink comp="1427" pin=0"/></net>

<net id="1432"><net_src comp="684" pin="1"/><net_sink comp="1427" pin=1"/></net>

<net id="1439"><net_src comp="697" pin="1"/><net_sink comp="1433" pin=1"/></net>

<net id="1440"><net_src comp="104" pin="0"/><net_sink comp="1433" pin=2"/></net>

<net id="1441"><net_src comp="709" pin="1"/><net_sink comp="1433" pin=3"/></net>

<net id="1447"><net_src comp="736" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="1448"><net_src comp="740" pin="1"/><net_sink comp="1442" pin=1"/></net>

<net id="1449"><net_src comp="750" pin="1"/><net_sink comp="1442" pin=2"/></net>

<net id="1454"><net_src comp="691" pin="1"/><net_sink comp="1450" pin=0"/></net>

<net id="1455"><net_src comp="691" pin="1"/><net_sink comp="1450" pin=1"/></net>

<net id="1456"><net_src comp="1450" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="1457"><net_src comp="1450" pin="2"/><net_sink comp="766" pin=1"/></net>

<net id="1462"><net_src comp="713" pin="1"/><net_sink comp="1458" pin=0"/></net>

<net id="1463"><net_src comp="713" pin="1"/><net_sink comp="1458" pin=1"/></net>

<net id="1464"><net_src comp="1458" pin="2"/><net_sink comp="827" pin=1"/></net>

<net id="1465"><net_src comp="1458" pin="2"/><net_sink comp="834" pin=1"/></net>

<net id="1471"><net_src comp="688" pin="1"/><net_sink comp="1466" pin=0"/></net>

<net id="1472"><net_src comp="851" pin="1"/><net_sink comp="1466" pin=1"/></net>

<net id="1473"><net_src comp="861" pin="1"/><net_sink comp="1466" pin=2"/></net>

<net id="1479"><net_src comp="914" pin="1"/><net_sink comp="1474" pin=0"/></net>

<net id="1480"><net_src comp="132" pin="0"/><net_sink comp="1474" pin=1"/></net>

<net id="1481"><net_src comp="924" pin="1"/><net_sink comp="1474" pin=2"/></net>

<net id="1486"><net_src comp="928" pin="1"/><net_sink comp="1482" pin=0"/></net>

<net id="1487"><net_src comp="134" pin="0"/><net_sink comp="1482" pin=1"/></net>

<net id="1492"><net_src comp="1047" pin="1"/><net_sink comp="1488" pin=0"/></net>

<net id="1493"><net_src comp="1047" pin="1"/><net_sink comp="1488" pin=1"/></net>

<net id="1500"><net_src comp="1051" pin="1"/><net_sink comp="1494" pin=0"/></net>

<net id="1501"><net_src comp="146" pin="0"/><net_sink comp="1494" pin=1"/></net>

<net id="1502"><net_src comp="1054" pin="1"/><net_sink comp="1494" pin=2"/></net>

<net id="1503"><net_src comp="1064" pin="1"/><net_sink comp="1494" pin=3"/></net>

<net id="1504"><net_src comp="1494" pin="4"/><net_sink comp="1089" pin=1"/></net>

<net id="1508"><net_src comp="412" pin="4"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1510"><net_src comp="1505" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="1511"><net_src comp="1505" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="1512"><net_src comp="1505" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="1513"><net_src comp="1505" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="1514"><net_src comp="1505" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="1515"><net_src comp="1505" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="1519"><net_src comp="422" pin="4"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="1521"><net_src comp="1516" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="1522"><net_src comp="1516" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="1523"><net_src comp="1516" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="1527"><net_src comp="432" pin="4"/><net_sink comp="1524" pin=0"/></net>

<net id="1528"><net_src comp="1524" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="1529"><net_src comp="1524" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="1530"><net_src comp="1524" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="1531"><net_src comp="1524" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="1532"><net_src comp="1524" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="1533"><net_src comp="1524" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="1534"><net_src comp="1524" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="1538"><net_src comp="442" pin="4"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="1540"><net_src comp="1535" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="1541"><net_src comp="1535" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="1542"><net_src comp="1535" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="1543"><net_src comp="1535" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="1544"><net_src comp="1535" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="1545"><net_src comp="1535" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1549"><net_src comp="457" pin="4"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="1551"><net_src comp="1546" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="1552"><net_src comp="1546" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="1553"><net_src comp="1546" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="1554"><net_src comp="1546" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="1555"><net_src comp="1546" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="1556"><net_src comp="1546" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="1557"><net_src comp="1546" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="1561"><net_src comp="471" pin="1"/><net_sink comp="1558" pin=0"/></net>

<net id="1562"><net_src comp="1558" pin="1"/><net_sink comp="1422" pin=0"/></net>

<net id="1566"><net_src comp="1325" pin="2"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="1364" pin=0"/></net>

<net id="1571"><net_src comp="490" pin="4"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="1576"><net_src comp="502" pin="4"/><net_sink comp="1573" pin=0"/></net>

<net id="1577"><net_src comp="1573" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="1581"><net_src comp="1347" pin="3"/><net_sink comp="1578" pin=0"/></net>

<net id="1582"><net_src comp="1578" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="1586"><net_src comp="511" pin="4"/><net_sink comp="1583" pin=0"/></net>

<net id="1587"><net_src comp="1583" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="1591"><net_src comp="531" pin="4"/><net_sink comp="1588" pin=0"/></net>

<net id="1592"><net_src comp="1588" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="1596"><net_src comp="554" pin="4"/><net_sink comp="1593" pin=0"/></net>

<net id="1597"><net_src comp="1593" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="1601"><net_src comp="570" pin="4"/><net_sink comp="1598" pin=0"/></net>

<net id="1602"><net_src comp="1598" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="1606"><net_src comp="579" pin="1"/><net_sink comp="1603" pin=0"/></net>

<net id="1607"><net_src comp="1603" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="1611"><net_src comp="582" pin="1"/><net_sink comp="1608" pin=0"/></net>

<net id="1612"><net_src comp="1608" pin="1"/><net_sink comp="1433" pin=0"/></net>

<net id="1613"><net_src comp="1608" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="1617"><net_src comp="241" pin="4"/><net_sink comp="1614" pin=0"/></net>

<net id="1618"><net_src comp="1614" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="1622"><net_src comp="626" pin="4"/><net_sink comp="1619" pin=0"/></net>

<net id="1623"><net_src comp="1619" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="1627"><net_src comp="322" pin="4"/><net_sink comp="1624" pin=0"/></net>

<net id="1628"><net_src comp="1624" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="1632"><net_src comp="635" pin="4"/><net_sink comp="1629" pin=0"/></net>

<net id="1633"><net_src comp="1629" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="1637"><net_src comp="647" pin="2"/><net_sink comp="1634" pin=0"/></net>

<net id="1638"><net_src comp="1634" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="1642"><net_src comp="331" pin="4"/><net_sink comp="1639" pin=0"/></net>

<net id="1643"><net_src comp="1639" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="1644"><net_src comp="1639" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="1648"><net_src comp="250" pin="4"/><net_sink comp="1645" pin=0"/></net>

<net id="1649"><net_src comp="1645" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="1653"><net_src comp="259" pin="4"/><net_sink comp="1650" pin=0"/></net>

<net id="1654"><net_src comp="1650" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1658"><net_src comp="340" pin="4"/><net_sink comp="1655" pin=0"/></net>

<net id="1659"><net_src comp="1655" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="1663"><net_src comp="268" pin="4"/><net_sink comp="1660" pin=0"/></net>

<net id="1664"><net_src comp="1660" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="1665"><net_src comp="1660" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1669"><net_src comp="277" pin="4"/><net_sink comp="1666" pin=0"/></net>

<net id="1670"><net_src comp="1666" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1671"><net_src comp="1666" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1675"><net_src comp="1410" pin="2"/><net_sink comp="1672" pin=0"/></net>

<net id="1676"><net_src comp="1672" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="1677"><net_src comp="1672" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="1681"><net_src comp="1416" pin="2"/><net_sink comp="1678" pin=0"/></net>

<net id="1682"><net_src comp="1678" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="1686"><net_src comp="1422" pin="2"/><net_sink comp="1683" pin=0"/></net>

<net id="1687"><net_src comp="1683" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="1691"><net_src comp="1427" pin="2"/><net_sink comp="1688" pin=0"/></net>

<net id="1692"><net_src comp="1688" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1696"><net_src comp="1433" pin="4"/><net_sink comp="1693" pin=0"/></net>

<net id="1697"><net_src comp="1693" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1701"><net_src comp="1442" pin="3"/><net_sink comp="1698" pin=0"/></net>

<net id="1702"><net_src comp="1698" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1706"><net_src comp="349" pin="4"/><net_sink comp="1703" pin=0"/></net>

<net id="1707"><net_src comp="1703" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="1711"><net_src comp="757" pin="2"/><net_sink comp="1708" pin=0"/></net>

<net id="1712"><net_src comp="1708" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1713"><net_src comp="1708" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1717"><net_src comp="845" pin="2"/><net_sink comp="1714" pin=0"/></net>

<net id="1718"><net_src comp="1714" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="1722"><net_src comp="1466" pin="3"/><net_sink comp="1719" pin=0"/></net>

<net id="1723"><net_src comp="1719" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="1727"><net_src comp="865" pin="2"/><net_sink comp="1724" pin=0"/></net>

<net id="1728"><net_src comp="1724" pin="1"/><net_sink comp="986" pin=1"/></net>

<net id="1732"><net_src comp="902" pin="2"/><net_sink comp="1729" pin=0"/></net>

<net id="1733"><net_src comp="1729" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1737"><net_src comp="908" pin="2"/><net_sink comp="1734" pin=0"/></net>

<net id="1738"><net_src comp="1734" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1742"><net_src comp="1474" pin="3"/><net_sink comp="1739" pin=0"/></net>

<net id="1743"><net_src comp="1739" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1747"><net_src comp="286" pin="4"/><net_sink comp="1744" pin=0"/></net>

<net id="1748"><net_src comp="1744" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1752"><net_src comp="295" pin="4"/><net_sink comp="1749" pin=0"/></net>

<net id="1753"><net_src comp="1749" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1757"><net_src comp="1482" pin="2"/><net_sink comp="1754" pin=0"/></net>

<net id="1758"><net_src comp="1754" pin="1"/><net_sink comp="1057" pin=1"/></net>

<net id="1762"><net_src comp="358" pin="4"/><net_sink comp="1759" pin=0"/></net>

<net id="1763"><net_src comp="1759" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1767"><net_src comp="367" pin="4"/><net_sink comp="1764" pin=0"/></net>

<net id="1768"><net_src comp="1764" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1772"><net_src comp="968" pin="2"/><net_sink comp="1769" pin=0"/></net>

<net id="1773"><net_src comp="1769" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1777"><net_src comp="376" pin="4"/><net_sink comp="1774" pin=0"/></net>

<net id="1778"><net_src comp="1774" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1782"><net_src comp="993" pin="2"/><net_sink comp="1779" pin=0"/></net>

<net id="1783"><net_src comp="1779" pin="1"/><net_sink comp="1116" pin=1"/></net>

<net id="1787"><net_src comp="1005" pin="2"/><net_sink comp="1784" pin=0"/></net>

<net id="1788"><net_src comp="1784" pin="1"/><net_sink comp="1123" pin=1"/></net>

<net id="1792"><net_src comp="1023" pin="2"/><net_sink comp="1789" pin=0"/></net>

<net id="1793"><net_src comp="1789" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1797"><net_src comp="1032" pin="2"/><net_sink comp="1794" pin=0"/></net>

<net id="1798"><net_src comp="1794" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1802"><net_src comp="304" pin="4"/><net_sink comp="1799" pin=0"/></net>

<net id="1803"><net_src comp="1799" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1807"><net_src comp="1488" pin="2"/><net_sink comp="1804" pin=0"/></net>

<net id="1808"><net_src comp="1804" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1812"><net_src comp="385" pin="4"/><net_sink comp="1809" pin=0"/></net>

<net id="1813"><net_src comp="1809" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1817"><net_src comp="1094" pin="4"/><net_sink comp="1814" pin=0"/></net>

<net id="1818"><net_src comp="1814" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="1822"><net_src comp="1110" pin="2"/><net_sink comp="1819" pin=0"/></net>

<net id="1823"><net_src comp="1819" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1827"><net_src comp="394" pin="4"/><net_sink comp="1824" pin=0"/></net>

<net id="1828"><net_src comp="1824" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1832"><net_src comp="1146" pin="4"/><net_sink comp="1829" pin=0"/></net>

<net id="1833"><net_src comp="1829" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="1837"><net_src comp="1162" pin="2"/><net_sink comp="1834" pin=0"/></net>

<net id="1838"><net_src comp="1834" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1842"><net_src comp="1171" pin="2"/><net_sink comp="1839" pin=0"/></net>

<net id="1843"><net_src comp="1839" pin="1"/><net_sink comp="1223" pin=0"/></net>

<net id="1847"><net_src comp="1193" pin="2"/><net_sink comp="1844" pin=0"/></net>

<net id="1848"><net_src comp="1844" pin="1"/><net_sink comp="1232" pin=0"/></net>

<net id="1852"><net_src comp="1202" pin="2"/><net_sink comp="1849" pin=0"/></net>

<net id="1853"><net_src comp="1849" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1857"><net_src comp="313" pin="4"/><net_sink comp="1854" pin=0"/></net>

<net id="1858"><net_src comp="1854" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="1862"><net_src comp="1214" pin="2"/><net_sink comp="1859" pin=0"/></net>

<net id="1863"><net_src comp="1859" pin="1"/><net_sink comp="1253" pin=0"/></net>

<net id="1867"><net_src comp="1220" pin="1"/><net_sink comp="1864" pin=0"/></net>

<net id="1868"><net_src comp="1864" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1872"><net_src comp="1223" pin="1"/><net_sink comp="1869" pin=0"/></net>

<net id="1873"><net_src comp="1869" pin="1"/><net_sink comp="1226" pin=1"/></net>

<net id="1877"><net_src comp="1238" pin="2"/><net_sink comp="1874" pin=0"/></net>

<net id="1878"><net_src comp="1874" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1882"><net_src comp="1247" pin="2"/><net_sink comp="1879" pin=0"/></net>

<net id="1883"><net_src comp="1879" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1887"><net_src comp="1259" pin="2"/><net_sink comp="1884" pin=0"/></net>

<net id="1888"><net_src comp="1884" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1892"><net_src comp="1226" pin="2"/><net_sink comp="1889" pin=0"/></net>

<net id="1893"><net_src comp="1889" pin="1"/><net_sink comp="1293" pin=0"/></net>

<net id="1897"><net_src comp="1271" pin="2"/><net_sink comp="1894" pin=0"/></net>

<net id="1898"><net_src comp="1894" pin="1"/><net_sink comp="1309" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {11 }
	Port: y_1_V | {11 }
	Port: y_2_V | {11 }
	Port: y_3_V | {11 }
	Port: y_4_V | {11 }
 - Input state : 
	Port: myproject : x_V | {1 }
	Port: myproject : sincos1_1 | {3 4 5 6 7 8 }
	Port: myproject : sincos1_0 | {3 4 5 6 7 8 }
  - Chain level:
	State 1
		p_Val2_s : 1
		p_Val2_9 : 1
	State 2
		p_s : 1
		mul_ln1192_1 : 1
		p_4 : 1
		p_Val2_5 : 1
		r_V_32 : 1
		trunc_ln708_2 : 2
		mul_ln1192_5 : 1
		ret_V_40 : 2
		trunc_ln708_6 : 3
		mul_ln703 : 1
		ret_V_21 : 2
		mul_ln1192_8 : 1
		ret_V_44 : 2
		trunc_ln708_s : 3
	State 3
		mul_ln1192 : 1
		add_ln1192_2 : 2
		ret_V_31 : 3
		trunc_ln : 4
		mul_ln700_3 : 1
		ret_V_41 : 2
		trunc_ln708_7 : 3
		mul_ln700_4 : 1
		ret_V_43 : 2
		trunc_ln708_9 : 3
	State 4
		add_ln703_1 : 1
		p_2 : 2
		ret_V_36 : 1
		lhs_V_4 : 2
		ret_V_14 : 3
		sext_ln1118_16 : 4
		mul_ln1193 : 5
		ret_V_37 : 6
		trunc_ln708_4 : 7
		add_ln1192_21 : 1
		sext_ln1192_17 : 2
		mul_ln1192_10 : 3
		ret_V_45 : 4
		trunc_ln708_10 : 5
	State 5
		ret_V_35 : 1
		p_9 : 1
		r_V_14 : 1
		lhs_V_3 : 2
		ret_V_12 : 3
		r_V_16 : 4
		r_V_17 : 5
		ret_V_17 : 1
		sext_ln1116_7 : 2
		r_V_20 : 3
	State 6
		add_ln1192 : 1
		sext_ln700_10 : 2
		mul_ln700_5 : 3
		r_V_29 : 1
		sext_ln1193_2 : 2
		ret_V_30 : 4
		ret_V_33 : 1
		ret_V : 2
		sext_ln728 : 3
		mul_ln728_1 : 4
		sext_ln1193_4 : 1
		ret_V_7 : 5
		r_V_34 : 1
		r_V_7 : 1
		trunc_ln1118 : 2
		shl_ln1118_1 : 2
		tmp_10 : 3
		sext_ln1118_10 : 1
		sext_ln1118_11 : 1
		r_V_35 : 2
		rhs_V_1 : 3
		sext_ln1192_9 : 4
		sub_ln1192 : 4
		r_V_10 : 1
		shl_ln1118_4 : 2
		shl_ln1118_5 : 2
		sext_ln1118_12 : 3
		r_V_11 : 4
		r_V_36 : 1
		sext_ln728_2 : 1
		ret_V_10 : 2
		add_ln700_1 : 5
		sext_ln1118_14 : 1
		r_V_15 : 2
		sext_ln1116_6 : 3
		r_V_18 : 4
		r_V_19 : 1
		sext_ln728_5 : 1
		mul_ln1193_1 : 1
		ret_V_39 : 2
	State 7
		ret_V_29 : 1
		r_V_33 : 1
		tmp : 2
		sext_ln700_11 : 3
		ret_V_8 : 4
		sext_ln1118_9 : 5
		r_V_5 : 6
		mul_ln700_1 : 1
		sub_ln700 : 2
		mul_ln700_2 : 1
		sext_ln1118_17 : 1
		r_V_21 : 2
		r_V_22 : 1
		ret_V_24 : 1
		sext_ln1116_10 : 2
		r_V_24 : 3
	State 8
		ret_V_3 : 1
		sext_ln700_1 : 2
		mul_ln700 : 3
		sext_ln700_3 : 1
		add_ln700 : 4
		r_V_30 : 1
		tmp_1 : 2
		rhs_V : 3
		ret_V_32 : 5
		trunc_ln708_1 : 6
		mul_ln1192_2 : 1
		sub_ln700_1 : 1
		tmp_9 : 1
		rhs_V_4 : 2
		ret_V_38 : 3
		trunc_ln708_5 : 4
		mul_ln1192_6 : 1
		r_V_23 : 1
		r_V_25 : 1
		sext_ln1118_20 : 2
		r_V_26 : 3
		r_V_27 : 1
	State 9
		mul_ln1192_3 : 1
		mul_ln1192_7 : 1
		mul_ln1192_9 : 1
		r_V_28 : 1
	State 10
		mul_ln1192_4 : 1
		mul_ln1192_11 : 1
	State 11
		trunc_ln708_3 : 1
		write_ln51 : 2
		trunc_ln708_8 : 1
		write_ln53 : 2
		trunc_ln708_11 : 1
		write_ln54 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit             |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          | grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241 |    1    |  3.618  |   745   |   1313  |
|          | grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250 |    1    |  3.618  |   745   |   1313  |
|          | grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259 |    1    |  3.618  |   745   |   1313  |
|          | grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268 |    1    |  3.618  |   745   |   1313  |
|          | grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277 |    1    |  3.618  |   745   |   1313  |
|          | grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286 |    1    |  3.618  |   745   |   1313  |
|          | grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295 |    1    |  3.618  |   745   |   1313  |
|          | grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304 |    1    |  3.618  |   745   |   1313  |
|          | grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313 |    1    |  3.618  |   745   |   1313  |
|   call   | grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322 |    1    |  3.618  |   745   |   1291  |
|          | grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331 |    1    |  3.618  |   745   |   1291  |
|          | grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340 |    1    |  3.618  |   745   |   1291  |
|          | grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349 |    1    |  3.618  |   745   |   1291  |
|          | grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358 |    1    |  3.618  |   745   |   1291  |
|          | grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367 |    1    |  3.618  |   745   |   1291  |
|          | grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376 |    1    |  3.618  |   745   |   1291  |
|          | grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385 |    1    |  3.618  |   745   |   1291  |
|          | grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394 |    1    |  3.618  |   745   |   1291  |
|          | grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403 |    1    |  3.618  |   745   |   1291  |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |               r_V_29_fu_703              |    0    |    0    |    0    |    62   |
|          |               r_V_34_fu_757              |    0    |    0    |    0    |    62   |
|          |               r_V_18_fu_902              |    4    |    0    |    0    |    20   |
|          |               r_V_19_fu_908              |    0    |    0    |    0    |    62   |
|          |               r_V_5_fu_968               |    2    |    0    |    0    |    42   |
|          |            mul_ln700_1_fu_980            |    2    |    0    |    0    |    20   |
|          |            mul_ln700_2_fu_1005           |    4    |    0    |    0    |    37   |
|          |              r_V_21_fu_1023              |    2    |    0    |    0    |    25   |
|          |              r_V_22_fu_1032              |    0    |    0    |    0    |    62   |
|          |              r_V_30_fu_1071              |    0    |    0    |    0    |    62   |
|          |           mul_ln1192_2_fu_1110           |    3    |    0    |    0    |    17   |
|          |           mul_ln1192_6_fu_1162           |    3    |    0    |    0    |    21   |
|          |              r_V_23_fu_1171              |    0    |    0    |    0    |    62   |
|          |              r_V_25_fu_1180              |    0    |    0    |    0    |    62   |
|          |              r_V_26_fu_1193              |    2    |    0    |    0    |    22   |
|    mul   |              r_V_27_fu_1202              |    0    |    0    |    0    |    62   |
|          |           mul_ln1192_3_fu_1214           |    3    |    0    |    0    |    29   |
|          |                grp_fu_1226               |    4    |    0    |   361   |   178   |
|          |           mul_ln1192_9_fu_1238           |    3    |    0    |    0    |    26   |
|          |              r_V_28_fu_1247              |    0    |    0    |    0    |    62   |
|          |           mul_ln1192_4_fu_1259           |    3    |    0    |    0    |    39   |
|          |           mul_ln1192_11_fu_1271          |    4    |    0    |    0    |    33   |
|          |           mul_ln1192_1_fu_1325           |    1    |    0    |    0    |    0    |
|          |              r_V_32_fu_1331              |    1    |    0    |    0    |    0    |
|          |              r_V_14_fu_1410              |    1    |    0    |    0    |    0    |
|          |              r_V_17_fu_1416              |    1    |    0    |    0    |    0    |
|          |             mul_ln728_fu_1422            |    1    |    0    |    0    |    0    |
|          |              r_V_20_fu_1427              |    1    |    0    |    0    |    0    |
|          |               r_V_7_fu_1450              |    1    |    0    |    0    |    0    |
|          |              r_V_10_fu_1458              |    1    |    0    |    0    |    0    |
|          |             ret_V_29_fu_1482             |    1    |    0    |    0    |    0    |
|          |              r_V_24_fu_1488              |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             add_ln703_fu_474             |    0    |    0    |    0    |    21   |
|          |            add_ln703_2_fu_484            |    0    |    0    |    0    |    21   |
|          |              ret_V_31_fu_526             |    0    |    0    |    0    |    29   |
|          |            add_ln703_1_fu_589            |    0    |    0    |    0    |    62   |
|          |              ret_V_14_fu_609             |    0    |    0    |    0    |    22   |
|          |            add_ln703_3_fu_652            |    0    |    0    |    0    |    21   |
|          |              ret_V_12_fu_665             |    0    |    0    |    0    |    22   |
|          |              ret_V_17_fu_678             |    0    |    0    |    0    |    17   |
|    add   |               ret_V_fu_730               |    0    |    0    |    0    |    62   |
|          |            add_ln700_1_fu_865            |    0    |    0    |    0    |    62   |
|          |              ret_V_8_fu_955              |    0    |    0    |    0    |    27   |
|          |             ret_V_19_fu_1011             |    0    |    0    |    0    |    38   |
|          |             ret_V_24_fu_1041             |    0    |    0    |    0    |    17   |
|          |             ret_V_32_fu_1089             |    0    |    0    |    0    |    37   |
|          |             ret_V_38_fu_1140             |    0    |    0    |    0    |    62   |
|          |             ret_V_34_fu_1277             |    0    |    0    |    0    |    69   |
|          |             ret_V_42_fu_1293             |    0    |    0    |    0    |    85   |
|          |             ret_V_46_fu_1309             |    0    |    0    |    0    |    77   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |            sub_ln703_1_fu_479            |    0    |    0    |    0    |    21   |
|          |             sub_ln703_fu_585             |    0    |    0    |    0    |    62   |
|          |              ret_V_36_fu_599             |    0    |    0    |    0    |    21   |
|          |              ret_V_35_fu_647             |    0    |    0    |    0    |    21   |
|          |               r_V_31_fu_716              |    0    |    0    |    0    |    21   |
|          |              ret_V_33_fu_724             |    0    |    0    |    0    |    62   |
|    sub   |               r_V_35_fu_803              |    0    |    0    |    0    |    25   |
|          |             sub_ln1192_fu_821            |    0    |    0    |    0    |    62   |
|          |               r_V_11_fu_845              |    0    |    0    |    0    |    39   |
|          |               r_V_15_fu_889              |    0    |    0    |    0    |    39   |
|          |               r_V_33_fu_934              |    0    |    0    |    0    |    17   |
|          |             sub_ln700_fu_993             |    0    |    0    |    0    |    53   |
|          |            sub_ln700_1_fu_1123           |    0    |    0    |    0    |    62   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |                grp_fu_1338               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1347               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1355               |    1    |    0    |    0    |    0    |
|  muladd  |                grp_fu_1364               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1372               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1381               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1466               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1474               |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
| addmuladd|                grp_fu_1399               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1494               |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|  mulsub  |                grp_fu_1390               |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|addmul_sub|                grp_fu_1433               |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|  mul_sub |                grp_fu_1442               |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   read   |           x_V_read_read_fu_200           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |          write_ln50_write_fu_206         |    0    |    0    |    0    |    0    |
|          |          write_ln51_write_fu_213         |    0    |    0    |    0    |    0    |
|   write  |          write_ln52_write_fu_220         |    0    |    0    |    0    |    0    |
|          |          write_ln53_write_fu_227         |    0    |    0    |    0    |    0    |
|          |          write_ln54_write_fu_234         |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             p_Val2_10_fu_412             |    0    |    0    |    0    |    0    |
|          |              p_Val2_1_fu_422             |    0    |    0    |    0    |    0    |
|          |              p_Val2_2_fu_432             |    0    |    0    |    0    |    0    |
|          |              p_Val2_3_fu_442             |    0    |    0    |    0    |    0    |
|          |              p_Val2_7_fu_457             |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_2_fu_490           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_6_fu_502           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_s_fu_511           |    0    |    0    |    0    |    0    |
|partselect|              trunc_ln_fu_531             |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_7_fu_554           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_9_fu_570           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_4_fu_626           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_10_fu_635          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_1_fu_1094          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_5_fu_1146          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_3_fu_1282          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_8_fu_1298          |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_11_fu_1314          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   trunc  |             trunc_ln51_fu_452            |    0    |    0    |    0    |    0    |
|          |            trunc_ln1118_fu_763           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             sext_ln703_fu_468            |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_2_fu_471           |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_3_fu_499           |    0    |    0    |    0    |    0    |
|          |             sext_ln700_fu_520            |    0    |    0    |    0    |    0    |
|          |            sext_ln1192_fu_523            |    0    |    0    |    0    |    0    |
|          |            sext_ln700_8_fu_541           |    0    |    0    |    0    |    0    |
|          |            sext_ln700_9_fu_544           |    0    |    0    |    0    |    0    |
|          |              lhs_V_2_fu_579              |    0    |    0    |    0    |    0    |
|          |                r_V_fu_582                |    0    |    0    |    0    |    0    |
|          |              rhs_V_3_fu_596              |    0    |    0    |    0    |    0    |
|          |              lhs_V_4_fu_605              |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_16_fu_615          |    0    |    0    |    0    |    0    |
|          |              rhs_V_2_fu_644              |    0    |    0    |    0    |    0    |
|          |               r_V_13_fu_658              |    0    |    0    |    0    |    0    |
|          |              lhs_V_3_fu_661              |    0    |    0    |    0    |    0    |
|          |               r_V_16_fu_671              |    0    |    0    |    0    |    0    |
|          |            sext_ln703_4_fu_675           |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_7_fu_684           |    0    |    0    |    0    |    0    |
|          |            sext_ln1118_fu_688            |    0    |    0    |    0    |    0    |
|          |               r_V_6_fu_691               |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_4_fu_694           |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_1_fu_697           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_5_fu_700           |    0    |    0    |    0    |    0    |
|          |           sext_ln1193_2_fu_709           |    0    |    0    |    0    |    0    |
|          |               r_V_9_fu_713               |    0    |    0    |    0    |    0    |
|          |            sext_ln703_1_fu_721           |    0    |    0    |    0    |    0    |
|          |             sext_ln728_fu_736            |    0    |    0    |    0    |    0    |
|          |            sext_ln728_1_fu_740           |    0    |    0    |    0    |    0    |
|          |           sext_ln1193_4_fu_750           |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_1_fu_754           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_10_fu_788          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_11_fu_799          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_9_fu_817           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_12_fu_841          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_13_fu_851          |    0    |    0    |    0    |    0    |
|          |            sext_ln728_2_fu_861           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_14_fu_885          |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_6_fu_895           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_15_fu_899          |    0    |    0    |    0    |    0    |
|          |            sext_ln728_4_fu_914           |    0    |    0    |    0    |    0    |
|   sext   |            sext_ln728_5_fu_924           |    0    |    0    |    0    |    0    |
|          |           sext_ln1193_1_fu_928           |    0    |    0    |    0    |    0    |
|          |            sext_ln1253_fu_931            |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_7_fu_940           |    0    |    0    |    0    |    0    |
|          |           sext_ln700_11_fu_951           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_8_fu_961           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_9_fu_964           |    0    |    0    |    0    |    0    |
|          |            sext_ln700_4_fu_974           |    0    |    0    |    0    |    0    |
|          |            sext_ln700_5_fu_977           |    0    |    0    |    0    |    0    |
|          |            sext_ln700_6_fu_999           |    0    |    0    |    0    |    0    |
|          |           sext_ln700_7_fu_1002           |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_17_fu_1016          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_18_fu_1020          |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_8_fu_1029          |    0    |    0    |    0    |    0    |
|          |           sext_ln703_5_fu_1038           |    0    |    0    |    0    |    0    |
|          |          sext_ln1116_10_fu_1047          |    0    |    0    |    0    |    0    |
|          |           sext_ln1193_3_fu_1051          |    0    |    0    |    0    |    0    |
|          |           sext_ln700_2_fu_1054           |    0    |    0    |    0    |    0    |
|          |           sext_ln700_3_fu_1064           |    0    |    0    |    0    |    0    |
|          |            sext_ln1116_fu_1068           |    0    |    0    |    0    |    0    |
|          |               rhs_V_fu_1085              |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_2_fu_1104          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_3_fu_1107          |    0    |    0    |    0    |    0    |
|          |              rhs_V_4_fu_1136             |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_11_fu_1156          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_12_fu_1159          |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_9_fu_1168          |    0    |    0    |    0    |    0    |
|          |          sext_ln1116_11_fu_1177          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_19_fu_1186          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_20_fu_1189          |    0    |    0    |    0    |    0    |
|          |          sext_ln1116_12_fu_1199          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_5_fu_1208          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_6_fu_1211          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_13_fu_1220          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_7_fu_1223          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_14_fu_1232          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_15_fu_1235          |    0    |    0    |    0    |    0    |
|          |          sext_ln1116_13_fu_1244          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_8_fu_1253          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_4_fu_1256          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_16_fu_1265          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_10_fu_1268          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |              rhs_V_5_fu_547              |    0    |    0    |    0    |    0    |
|          |              rhs_V_6_fu_563              |    0    |    0    |    0    |    0    |
|          |              lhs_V_5_fu_619              |    0    |    0    |    0    |    0    |
|          |               tmp_2_fu_743               |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_1_fu_766           |    0    |    0    |    0    |    0    |
|          |               tmp_10_fu_773              |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_2_fu_781           |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_3_fu_792           |    0    |    0    |    0    |    0    |
|          |              rhs_V_1_fu_809              |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_4_fu_827           |    0    |    0    |    0    |    0    |
|bitconcatenate|            shl_ln1118_5_fu_834           |    0    |    0    |    0    |    0    |
|          |              lhs_V_1_fu_854              |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_6_fu_871           |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_7_fu_878           |    0    |    0    |    0    |    0    |
|          |              lhs_V_6_fu_917              |    0    |    0    |    0    |    0    |
|          |                tmp_fu_943                |    0    |    0    |    0    |    0    |
|          |              shl_ln1_fu_986              |    0    |    0    |    0    |    0    |
|          |               lhs_V_fu_1057              |    0    |    0    |    0    |    0    |
|          |               tmp_1_fu_1077              |    0    |    0    |    0    |    0    |
|          |            shl_ln700_1_fu_1116           |    0    |    0    |    0    |    0    |
|          |               tmp_9_fu_1128              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   Total  |                                          |    81   |  68.742 |  14516  |  27050  |
|----------|------------------------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|sincos1_0|    1   |    0   |    0   |
|sincos1_1|    1   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    2   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  add_ln700_1_reg_1724 |   30   |
|    lhs_V_2_reg_1603   |   15   |
| mul_ln1192_11_reg_1894|   70   |
| mul_ln1192_1_reg_1563 |   22   |
| mul_ln1192_2_reg_1819 |   52   |
| mul_ln1192_3_reg_1859 |   61   |
| mul_ln1192_4_reg_1884 |   62   |
| mul_ln1192_6_reg_1834 |   67   |
| mul_ln1192_7_reg_1889 |   78   |
| mul_ln1192_9_reg_1874 |   56   |
|  mul_ln700_2_reg_1784 |   62   |
|   mul_ln728_reg_1683  |   22   |
|      p_0_reg_1639     |   10   |
|     p_10_reg_1749     |   10   |
|     p_11_reg_1854     |   10   |
|      p_1_reg_1759     |   10   |
|      p_2_reg_1764     |   10   |
|      p_3_reg_1666     |   10   |
|      p_4_reg_1650     |   10   |
|      p_5_reg_1744     |   10   |
|      p_6_reg_1799     |   10   |
|      p_7_reg_1809     |   10   |
|      p_8_reg_1774     |   10   |
|      p_9_reg_1824     |   10   |
|   p_Val2_10_reg_1505  |   14   |
|   p_Val2_1_reg_1516   |   14   |
|   p_Val2_2_reg_1524   |   14   |
|   p_Val2_3_reg_1535   |   14   |
|   p_Val2_4_reg_1660   |   10   |
|   p_Val2_5_reg_1655   |   10   |
|   p_Val2_6_reg_1703   |   10   |
|   p_Val2_7_reg_1546   |   14   |
|   p_Val2_9_reg_1624   |   10   |
|   p_Val2_s_reg_1614   |   10   |
|      p_s_reg_1645     |   10   |
|    r_V_11_reg_1714    |   32   |
|    r_V_14_reg_1672    |   28   |
|    r_V_17_reg_1678    |   32   |
|    r_V_18_reg_1729    |   60   |
|    r_V_19_reg_1734    |   20   |
|    r_V_20_reg_1688    |   22   |
|    r_V_21_reg_1789    |   49   |
|    r_V_22_reg_1794    |   20   |
|    r_V_23_reg_1839    |   20   |
|    r_V_24_reg_1804    |   22   |
|    r_V_26_reg_1844    |   42   |
|    r_V_27_reg_1849    |   20   |
|    r_V_28_reg_1879    |   20   |
|    r_V_34_reg_1708    |   20   |
|     r_V_5_reg_1769    |   48   |
|      r_V_reg_1608     |   15   |
|   ret_V_10_reg_1719   |   24   |
|   ret_V_21_reg_1578   |   24   |
|   ret_V_29_reg_1754   |   21   |
|   ret_V_30_reg_1693   |   19   |
|   ret_V_35_reg_1634   |   15   |
|   ret_V_39_reg_1739   |   31   |
|    ret_V_7_reg_1698   |   24   |
| sext_ln1118_2_reg_1558|   22   |
|sext_ln1192_13_reg_1864|   78   |
| sext_ln1192_7_reg_1869|   78   |
|   sub_ln700_reg_1779  |   46   |
|trunc_ln708_10_reg_1629|   14   |
| trunc_ln708_1_reg_1814|   14   |
| trunc_ln708_2_reg_1568|   14   |
| trunc_ln708_4_reg_1619|   14   |
| trunc_ln708_5_reg_1829|   14   |
| trunc_ln708_6_reg_1573|   14   |
| trunc_ln708_7_reg_1593|   14   |
| trunc_ln708_9_reg_1598|   14   |
| trunc_ln708_s_reg_1583|   14   |
|   trunc_ln_reg_1588   |   14   |
+-----------------------+--------+
|         Total         |  1839  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------|------|------|------|--------||---------||---------|
| grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322 |  p1  |   2  |  14  |   28   ||    9    |
|                grp_fu_1226               |  p0  |   2  |  67  |   134  ||    9    |
|                grp_fu_1226               |  p1  |   2  |  20  |   40   ||    9    |
|                grp_fu_1364               |  p0  |   2  |  14  |   28   ||    9    |
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                  |      |      |      |   230  ||  2.412  ||    36   |
|------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   81   |   68   |  14516 |  27050 |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   36   |
|  Register |    -   |    -   |    -   |  1839  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   81   |   71   |  16355 |  27086 |
+-----------+--------+--------+--------+--------+--------+
