// Seed: 776234436
module module_0 (
    output wire id_0,
    output wire id_1,
    input wire id_2,
    input tri0 id_3,
    input wor id_4,
    input tri0 id_5,
    output supply1 id_6,
    input wor id_7,
    output wire id_8
);
  wire  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input uwire id_2,
    output supply0 id_3,
    input tri id_4,
    output uwire id_5,
    input tri id_6,
    output wor id_7,
    output uwire id_8
);
  parameter id_10 = -1;
  bit id_11, id_12, id_13;
  always while (id_2 == id_13) id_11 = id_12;
  module_0 modCall_1 (
      id_7,
      id_8,
      id_1,
      id_4,
      id_1,
      id_6,
      id_8,
      id_6,
      id_5
  );
endmodule
