{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 28 19:42:29 2021 " "Info: Processing started: Sun Mar 28 19:42:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off getData -c getData --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off getData -c getData --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "cdu_clk " "Info: Assuming node \"cdu_clk\" is an undefined clock" {  } { { "getData.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/getData/getData.bdf" { { 296 624 792 312 "cdu_clk" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "cdu_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "cdu_en " "Info: Assuming node \"cdu_en\" is an undefined clock" {  } { { "getData.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/getData/getData.bdf" { { 256 624 792 272 "cdu_en" "" } { 248 792 864 264 "cdu_en" "" } { 480 688 864 496 "cdu_en" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "cdu_en" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "74161:inst\|f74161:sub\|9 " "Info: Detected ripple clock \"74161:inst\|f74161:sub\|9\" as buffer" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst\|f74161:sub\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst\|f74161:sub\|110 " "Info: Detected ripple clock \"74161:inst\|f74161:sub\|110\" as buffer" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst\|f74161:sub\|110" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst\|f74161:sub\|87 " "Info: Detected ripple clock \"74161:inst\|f74161:sub\|87\" as buffer" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst\|f74161:sub\|87" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74161:inst\|f74161:sub\|89~0 " "Info: Detected gated clock \"74161:inst\|f74161:sub\|89~0\" as buffer" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 344 224 288 384 "89" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst\|f74161:sub\|89~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst\|f74161:sub\|99 " "Info: Detected ripple clock \"74161:inst\|f74161:sub\|99\" as buffer" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst\|f74161:sub\|99" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74161:inst\|f74161:sub\|104 " "Info: Detected gated clock \"74161:inst\|f74161:sub\|104\" as buffer" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst\|f74161:sub\|104" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "cdu_clk register register 74161:inst1\|f74161:sub\|9 74161:inst1\|f74161:sub\|110 340.02 MHz Internal " "Info: Clock \"cdu_clk\" Internal fmax is restricted to 340.02 MHz between source register \"74161:inst1\|f74161:sub\|9\" and destination register \"74161:inst1\|f74161:sub\|110\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.338 ns + Longest register register " "Info: + Longest register to register delay is 1.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst1\|f74161:sub\|9 1 REG LCFF_X2_Y6_N27 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y6_N27; Fanout = 5; REG Node = '74161:inst1\|f74161:sub\|9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.206 ns) 0.661 ns 74161:inst1\|f74161:sub\|89~0 2 COMB LCCOMB_X2_Y6_N18 1 " "Info: 2: + IC(0.455 ns) + CELL(0.206 ns) = 0.661 ns; Loc. = LCCOMB_X2_Y6_N18; Fanout = 1; COMB Node = '74161:inst1\|f74161:sub\|89~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { 74161:inst1|f74161:sub|9 74161:inst1|f74161:sub|89~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 344 224 288 384 "89" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 1.230 ns 74161:inst1\|f74161:sub\|110~0 3 COMB LCCOMB_X2_Y6_N20 1 " "Info: 3: + IC(0.363 ns) + CELL(0.206 ns) = 1.230 ns; Loc. = LCCOMB_X2_Y6_N20; Fanout = 1; COMB Node = '74161:inst1\|f74161:sub\|110~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { 74161:inst1|f74161:sub|89~0 74161:inst1|f74161:sub|110~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.338 ns 74161:inst1\|f74161:sub\|110 4 REG LCFF_X2_Y6_N21 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.338 ns; Loc. = LCFF_X2_Y6_N21; Fanout = 2; REG Node = '74161:inst1\|f74161:sub\|110'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74161:inst1|f74161:sub|110~0 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 38.86 % ) " "Info: Total cell delay = 0.520 ns ( 38.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.818 ns ( 61.14 % ) " "Info: Total interconnect delay = 0.818 ns ( 61.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { 74161:inst1|f74161:sub|9 74161:inst1|f74161:sub|89~0 74161:inst1|f74161:sub|110~0 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.338 ns" { 74161:inst1|f74161:sub|9 {} 74161:inst1|f74161:sub|89~0 {} 74161:inst1|f74161:sub|110~0 {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.455ns 0.363ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.908 ns - Smallest " "Info: - Smallest clock skew is -0.908 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cdu_clk destination 6.068 ns + Shortest register " "Info: + Shortest clock path from clock \"cdu_clk\" to destination register is 6.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns cdu_clk 1 CLK PIN_21 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 4; CLK Node = 'cdu_clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cdu_clk } "NODE_NAME" } } { "getData.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/getData/getData.bdf" { { 296 624 792 312 "cdu_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.970 ns) 2.608 ns 74161:inst\|f74161:sub\|110 2 REG LCFF_X1_Y6_N17 3 " "Info: 2: + IC(0.538 ns) + CELL(0.970 ns) = 2.608 ns; Loc. = LCFF_X1_Y6_N17; Fanout = 3; REG Node = '74161:inst\|f74161:sub\|110'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { cdu_clk 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.206 ns) 3.544 ns 74161:inst\|f74161:sub\|104 3 COMB LCCOMB_X2_Y6_N8 1 " "Info: 3: + IC(0.730 ns) + CELL(0.206 ns) = 3.544 ns; Loc. = LCCOMB_X2_Y6_N8; Fanout = 1; COMB Node = '74161:inst\|f74161:sub\|104'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { 74161:inst|f74161:sub|110 74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.000 ns) 4.590 ns 74161:inst\|f74161:sub\|104~clkctrl 4 COMB CLKCTRL_G0 4 " "Info: 4: + IC(1.046 ns) + CELL(0.000 ns) = 4.590 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = '74161:inst\|f74161:sub\|104~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 6.068 ns 74161:inst1\|f74161:sub\|110 5 REG LCFF_X2_Y6_N21 2 " "Info: 5: + IC(0.812 ns) + CELL(0.666 ns) = 6.068 ns; Loc. = LCFF_X2_Y6_N21; Fanout = 2; REG Node = '74161:inst1\|f74161:sub\|110'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.942 ns ( 48.48 % ) " "Info: Total cell delay = 2.942 ns ( 48.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.126 ns ( 51.52 % ) " "Info: Total interconnect delay = 3.126 ns ( 51.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.068 ns" { cdu_clk 74161:inst|f74161:sub|110 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.068 ns" { cdu_clk {} cdu_clk~combout {} 74161:inst|f74161:sub|110 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.538ns 0.730ns 1.046ns 0.812ns } { 0.000ns 1.100ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cdu_clk source 6.976 ns - Longest register " "Info: - Longest clock path from clock \"cdu_clk\" to source register is 6.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns cdu_clk 1 CLK PIN_21 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 4; CLK Node = 'cdu_clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cdu_clk } "NODE_NAME" } } { "getData.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/getData/getData.bdf" { { 296 624 792 312 "cdu_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.970 ns) 2.610 ns 74161:inst\|f74161:sub\|9 2 REG LCFF_X1_Y6_N15 5 " "Info: 2: + IC(0.540 ns) + CELL(0.970 ns) = 2.610 ns; Loc. = LCFF_X1_Y6_N15; Fanout = 5; REG Node = '74161:inst\|f74161:sub\|9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { cdu_clk 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.206 ns) 3.479 ns 74161:inst\|f74161:sub\|89~0 3 COMB LCCOMB_X2_Y6_N30 2 " "Info: 3: + IC(0.663 ns) + CELL(0.206 ns) = 3.479 ns; Loc. = LCCOMB_X2_Y6_N30; Fanout = 2; COMB Node = '74161:inst\|f74161:sub\|89~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { 74161:inst|f74161:sub|9 74161:inst|f74161:sub|89~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 344 224 288 384 "89" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.589 ns) 4.452 ns 74161:inst\|f74161:sub\|104 4 COMB LCCOMB_X2_Y6_N8 1 " "Info: 4: + IC(0.384 ns) + CELL(0.589 ns) = 4.452 ns; Loc. = LCCOMB_X2_Y6_N8; Fanout = 1; COMB Node = '74161:inst\|f74161:sub\|104'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { 74161:inst|f74161:sub|89~0 74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.000 ns) 5.498 ns 74161:inst\|f74161:sub\|104~clkctrl 5 COMB CLKCTRL_G0 4 " "Info: 5: + IC(1.046 ns) + CELL(0.000 ns) = 5.498 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = '74161:inst\|f74161:sub\|104~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 6.976 ns 74161:inst1\|f74161:sub\|9 6 REG LCFF_X2_Y6_N27 5 " "Info: 6: + IC(0.812 ns) + CELL(0.666 ns) = 6.976 ns; Loc. = LCFF_X2_Y6_N27; Fanout = 5; REG Node = '74161:inst1\|f74161:sub\|9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.531 ns ( 50.62 % ) " "Info: Total cell delay = 3.531 ns ( 50.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.445 ns ( 49.38 % ) " "Info: Total interconnect delay = 3.445 ns ( 49.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.976 ns" { cdu_clk 74161:inst|f74161:sub|9 74161:inst|f74161:sub|89~0 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.976 ns" { cdu_clk {} cdu_clk~combout {} 74161:inst|f74161:sub|9 {} 74161:inst|f74161:sub|89~0 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.540ns 0.663ns 0.384ns 1.046ns 0.812ns } { 0.000ns 1.100ns 0.970ns 0.206ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.068 ns" { cdu_clk 74161:inst|f74161:sub|110 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.068 ns" { cdu_clk {} cdu_clk~combout {} 74161:inst|f74161:sub|110 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.538ns 0.730ns 1.046ns 0.812ns } { 0.000ns 1.100ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.976 ns" { cdu_clk 74161:inst|f74161:sub|9 74161:inst|f74161:sub|89~0 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.976 ns" { cdu_clk {} cdu_clk~combout {} 74161:inst|f74161:sub|9 {} 74161:inst|f74161:sub|89~0 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.540ns 0.663ns 0.384ns 1.046ns 0.812ns } { 0.000ns 1.100ns 0.970ns 0.206ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { 74161:inst1|f74161:sub|9 74161:inst1|f74161:sub|89~0 74161:inst1|f74161:sub|110~0 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.338 ns" { 74161:inst1|f74161:sub|9 {} 74161:inst1|f74161:sub|89~0 {} 74161:inst1|f74161:sub|110~0 {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.455ns 0.363ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.068 ns" { cdu_clk 74161:inst|f74161:sub|110 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.068 ns" { cdu_clk {} cdu_clk~combout {} 74161:inst|f74161:sub|110 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.538ns 0.730ns 1.046ns 0.812ns } { 0.000ns 1.100ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.976 ns" { cdu_clk 74161:inst|f74161:sub|9 74161:inst|f74161:sub|89~0 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.976 ns" { cdu_clk {} cdu_clk~combout {} 74161:inst|f74161:sub|9 {} 74161:inst|f74161:sub|89~0 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.540ns 0.663ns 0.384ns 1.046ns 0.812ns } { 0.000ns 1.100ns 0.970ns 0.206ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { 74161:inst1|f74161:sub|110 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "cdu_en register register 74161:inst1\|f74161:sub\|9 74161:inst1\|f74161:sub\|110 340.02 MHz Internal " "Info: Clock \"cdu_en\" Internal fmax is restricted to 340.02 MHz between source register \"74161:inst1\|f74161:sub\|9\" and destination register \"74161:inst1\|f74161:sub\|110\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.338 ns + Longest register register " "Info: + Longest register to register delay is 1.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst1\|f74161:sub\|9 1 REG LCFF_X2_Y6_N27 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y6_N27; Fanout = 5; REG Node = '74161:inst1\|f74161:sub\|9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.206 ns) 0.661 ns 74161:inst1\|f74161:sub\|89~0 2 COMB LCCOMB_X2_Y6_N18 1 " "Info: 2: + IC(0.455 ns) + CELL(0.206 ns) = 0.661 ns; Loc. = LCCOMB_X2_Y6_N18; Fanout = 1; COMB Node = '74161:inst1\|f74161:sub\|89~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { 74161:inst1|f74161:sub|9 74161:inst1|f74161:sub|89~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 344 224 288 384 "89" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 1.230 ns 74161:inst1\|f74161:sub\|110~0 3 COMB LCCOMB_X2_Y6_N20 1 " "Info: 3: + IC(0.363 ns) + CELL(0.206 ns) = 1.230 ns; Loc. = LCCOMB_X2_Y6_N20; Fanout = 1; COMB Node = '74161:inst1\|f74161:sub\|110~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { 74161:inst1|f74161:sub|89~0 74161:inst1|f74161:sub|110~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.338 ns 74161:inst1\|f74161:sub\|110 4 REG LCFF_X2_Y6_N21 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.338 ns; Loc. = LCFF_X2_Y6_N21; Fanout = 2; REG Node = '74161:inst1\|f74161:sub\|110'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74161:inst1|f74161:sub|110~0 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 38.86 % ) " "Info: Total cell delay = 0.520 ns ( 38.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.818 ns ( 61.14 % ) " "Info: Total interconnect delay = 0.818 ns ( 61.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { 74161:inst1|f74161:sub|9 74161:inst1|f74161:sub|89~0 74161:inst1|f74161:sub|110~0 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.338 ns" { 74161:inst1|f74161:sub|9 {} 74161:inst1|f74161:sub|89~0 {} 74161:inst1|f74161:sub|110~0 {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.455ns 0.363ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cdu_en destination 5.899 ns + Shortest register " "Info: + Shortest clock path from clock \"cdu_en\" to destination register is 5.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns cdu_en 1 CLK PIN_18 8 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 8; CLK Node = 'cdu_en'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cdu_en } "NODE_NAME" } } { "getData.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/getData/getData.bdf" { { 256 624 792 272 "cdu_en" "" } { 248 792 864 264 "cdu_en" "" } { 480 688 864 496 "cdu_en" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.946 ns) + CELL(0.366 ns) 2.402 ns 74161:inst\|f74161:sub\|89~0 2 COMB LCCOMB_X2_Y6_N30 2 " "Info: 2: + IC(0.946 ns) + CELL(0.366 ns) = 2.402 ns; Loc. = LCCOMB_X2_Y6_N30; Fanout = 2; COMB Node = '74161:inst\|f74161:sub\|89~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { cdu_en 74161:inst|f74161:sub|89~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 344 224 288 384 "89" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.589 ns) 3.375 ns 74161:inst\|f74161:sub\|104 3 COMB LCCOMB_X2_Y6_N8 1 " "Info: 3: + IC(0.384 ns) + CELL(0.589 ns) = 3.375 ns; Loc. = LCCOMB_X2_Y6_N8; Fanout = 1; COMB Node = '74161:inst\|f74161:sub\|104'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { 74161:inst|f74161:sub|89~0 74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.000 ns) 4.421 ns 74161:inst\|f74161:sub\|104~clkctrl 4 COMB CLKCTRL_G0 4 " "Info: 4: + IC(1.046 ns) + CELL(0.000 ns) = 4.421 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = '74161:inst\|f74161:sub\|104~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 5.899 ns 74161:inst1\|f74161:sub\|110 5 REG LCFF_X2_Y6_N21 2 " "Info: 5: + IC(0.812 ns) + CELL(0.666 ns) = 5.899 ns; Loc. = LCFF_X2_Y6_N21; Fanout = 2; REG Node = '74161:inst1\|f74161:sub\|110'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.711 ns ( 45.96 % ) " "Info: Total cell delay = 2.711 ns ( 45.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.188 ns ( 54.04 % ) " "Info: Total interconnect delay = 3.188 ns ( 54.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.899 ns" { cdu_en 74161:inst|f74161:sub|89~0 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.899 ns" { cdu_en {} cdu_en~combout {} 74161:inst|f74161:sub|89~0 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.946ns 0.384ns 1.046ns 0.812ns } { 0.000ns 1.090ns 0.366ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cdu_en source 5.899 ns - Longest register " "Info: - Longest clock path from clock \"cdu_en\" to source register is 5.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns cdu_en 1 CLK PIN_18 8 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 8; CLK Node = 'cdu_en'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cdu_en } "NODE_NAME" } } { "getData.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/getData/getData.bdf" { { 256 624 792 272 "cdu_en" "" } { 248 792 864 264 "cdu_en" "" } { 480 688 864 496 "cdu_en" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.946 ns) + CELL(0.366 ns) 2.402 ns 74161:inst\|f74161:sub\|89~0 2 COMB LCCOMB_X2_Y6_N30 2 " "Info: 2: + IC(0.946 ns) + CELL(0.366 ns) = 2.402 ns; Loc. = LCCOMB_X2_Y6_N30; Fanout = 2; COMB Node = '74161:inst\|f74161:sub\|89~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { cdu_en 74161:inst|f74161:sub|89~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 344 224 288 384 "89" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.589 ns) 3.375 ns 74161:inst\|f74161:sub\|104 3 COMB LCCOMB_X2_Y6_N8 1 " "Info: 3: + IC(0.384 ns) + CELL(0.589 ns) = 3.375 ns; Loc. = LCCOMB_X2_Y6_N8; Fanout = 1; COMB Node = '74161:inst\|f74161:sub\|104'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { 74161:inst|f74161:sub|89~0 74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.000 ns) 4.421 ns 74161:inst\|f74161:sub\|104~clkctrl 4 COMB CLKCTRL_G0 4 " "Info: 4: + IC(1.046 ns) + CELL(0.000 ns) = 4.421 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = '74161:inst\|f74161:sub\|104~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 5.899 ns 74161:inst1\|f74161:sub\|9 5 REG LCFF_X2_Y6_N27 5 " "Info: 5: + IC(0.812 ns) + CELL(0.666 ns) = 5.899 ns; Loc. = LCFF_X2_Y6_N27; Fanout = 5; REG Node = '74161:inst1\|f74161:sub\|9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.711 ns ( 45.96 % ) " "Info: Total cell delay = 2.711 ns ( 45.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.188 ns ( 54.04 % ) " "Info: Total interconnect delay = 3.188 ns ( 54.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.899 ns" { cdu_en 74161:inst|f74161:sub|89~0 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.899 ns" { cdu_en {} cdu_en~combout {} 74161:inst|f74161:sub|89~0 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.946ns 0.384ns 1.046ns 0.812ns } { 0.000ns 1.090ns 0.366ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.899 ns" { cdu_en 74161:inst|f74161:sub|89~0 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.899 ns" { cdu_en {} cdu_en~combout {} 74161:inst|f74161:sub|89~0 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.946ns 0.384ns 1.046ns 0.812ns } { 0.000ns 1.090ns 0.366ns 0.589ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.899 ns" { cdu_en 74161:inst|f74161:sub|89~0 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.899 ns" { cdu_en {} cdu_en~combout {} 74161:inst|f74161:sub|89~0 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.946ns 0.384ns 1.046ns 0.812ns } { 0.000ns 1.090ns 0.366ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { 74161:inst1|f74161:sub|9 74161:inst1|f74161:sub|89~0 74161:inst1|f74161:sub|110~0 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.338 ns" { 74161:inst1|f74161:sub|9 {} 74161:inst1|f74161:sub|89~0 {} 74161:inst1|f74161:sub|110~0 {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.455ns 0.363ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.899 ns" { cdu_en 74161:inst|f74161:sub|89~0 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.899 ns" { cdu_en {} cdu_en~combout {} 74161:inst|f74161:sub|89~0 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.946ns 0.384ns 1.046ns 0.812ns } { 0.000ns 1.090ns 0.366ns 0.589ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.899 ns" { cdu_en 74161:inst|f74161:sub|89~0 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.899 ns" { cdu_en {} cdu_en~combout {} 74161:inst|f74161:sub|89~0 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.946ns 0.384ns 1.046ns 0.812ns } { 0.000ns 1.090ns 0.366ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { 74161:inst1|f74161:sub|110 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "cdu_clk 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"cdu_clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "74161:inst1\|f74161:sub\|110 74161:inst1\|f74161:sub\|110 cdu_clk 409 ps " "Info: Found hold time violation between source  pin or register \"74161:inst1\|f74161:sub\|110\" and destination pin or register \"74161:inst1\|f74161:sub\|110\" for clock \"cdu_clk\" (Hold time is 409 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.908 ns + Largest " "Info: + Largest clock skew is 0.908 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cdu_clk destination 6.976 ns + Longest register " "Info: + Longest clock path from clock \"cdu_clk\" to destination register is 6.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns cdu_clk 1 CLK PIN_21 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 4; CLK Node = 'cdu_clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cdu_clk } "NODE_NAME" } } { "getData.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/getData/getData.bdf" { { 296 624 792 312 "cdu_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.970 ns) 2.610 ns 74161:inst\|f74161:sub\|9 2 REG LCFF_X1_Y6_N15 5 " "Info: 2: + IC(0.540 ns) + CELL(0.970 ns) = 2.610 ns; Loc. = LCFF_X1_Y6_N15; Fanout = 5; REG Node = '74161:inst\|f74161:sub\|9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { cdu_clk 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.206 ns) 3.479 ns 74161:inst\|f74161:sub\|89~0 3 COMB LCCOMB_X2_Y6_N30 2 " "Info: 3: + IC(0.663 ns) + CELL(0.206 ns) = 3.479 ns; Loc. = LCCOMB_X2_Y6_N30; Fanout = 2; COMB Node = '74161:inst\|f74161:sub\|89~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { 74161:inst|f74161:sub|9 74161:inst|f74161:sub|89~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 344 224 288 384 "89" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.589 ns) 4.452 ns 74161:inst\|f74161:sub\|104 4 COMB LCCOMB_X2_Y6_N8 1 " "Info: 4: + IC(0.384 ns) + CELL(0.589 ns) = 4.452 ns; Loc. = LCCOMB_X2_Y6_N8; Fanout = 1; COMB Node = '74161:inst\|f74161:sub\|104'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { 74161:inst|f74161:sub|89~0 74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.000 ns) 5.498 ns 74161:inst\|f74161:sub\|104~clkctrl 5 COMB CLKCTRL_G0 4 " "Info: 5: + IC(1.046 ns) + CELL(0.000 ns) = 5.498 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = '74161:inst\|f74161:sub\|104~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 6.976 ns 74161:inst1\|f74161:sub\|110 6 REG LCFF_X2_Y6_N21 2 " "Info: 6: + IC(0.812 ns) + CELL(0.666 ns) = 6.976 ns; Loc. = LCFF_X2_Y6_N21; Fanout = 2; REG Node = '74161:inst1\|f74161:sub\|110'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.531 ns ( 50.62 % ) " "Info: Total cell delay = 3.531 ns ( 50.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.445 ns ( 49.38 % ) " "Info: Total interconnect delay = 3.445 ns ( 49.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.976 ns" { cdu_clk 74161:inst|f74161:sub|9 74161:inst|f74161:sub|89~0 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.976 ns" { cdu_clk {} cdu_clk~combout {} 74161:inst|f74161:sub|9 {} 74161:inst|f74161:sub|89~0 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.540ns 0.663ns 0.384ns 1.046ns 0.812ns } { 0.000ns 1.100ns 0.970ns 0.206ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cdu_clk source 6.068 ns - Shortest register " "Info: - Shortest clock path from clock \"cdu_clk\" to source register is 6.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns cdu_clk 1 CLK PIN_21 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 4; CLK Node = 'cdu_clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cdu_clk } "NODE_NAME" } } { "getData.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/getData/getData.bdf" { { 296 624 792 312 "cdu_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.970 ns) 2.608 ns 74161:inst\|f74161:sub\|110 2 REG LCFF_X1_Y6_N17 3 " "Info: 2: + IC(0.538 ns) + CELL(0.970 ns) = 2.608 ns; Loc. = LCFF_X1_Y6_N17; Fanout = 3; REG Node = '74161:inst\|f74161:sub\|110'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { cdu_clk 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.206 ns) 3.544 ns 74161:inst\|f74161:sub\|104 3 COMB LCCOMB_X2_Y6_N8 1 " "Info: 3: + IC(0.730 ns) + CELL(0.206 ns) = 3.544 ns; Loc. = LCCOMB_X2_Y6_N8; Fanout = 1; COMB Node = '74161:inst\|f74161:sub\|104'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { 74161:inst|f74161:sub|110 74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.000 ns) 4.590 ns 74161:inst\|f74161:sub\|104~clkctrl 4 COMB CLKCTRL_G0 4 " "Info: 4: + IC(1.046 ns) + CELL(0.000 ns) = 4.590 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = '74161:inst\|f74161:sub\|104~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 6.068 ns 74161:inst1\|f74161:sub\|110 5 REG LCFF_X2_Y6_N21 2 " "Info: 5: + IC(0.812 ns) + CELL(0.666 ns) = 6.068 ns; Loc. = LCFF_X2_Y6_N21; Fanout = 2; REG Node = '74161:inst1\|f74161:sub\|110'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.942 ns ( 48.48 % ) " "Info: Total cell delay = 2.942 ns ( 48.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.126 ns ( 51.52 % ) " "Info: Total interconnect delay = 3.126 ns ( 51.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.068 ns" { cdu_clk 74161:inst|f74161:sub|110 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.068 ns" { cdu_clk {} cdu_clk~combout {} 74161:inst|f74161:sub|110 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.538ns 0.730ns 1.046ns 0.812ns } { 0.000ns 1.100ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.976 ns" { cdu_clk 74161:inst|f74161:sub|9 74161:inst|f74161:sub|89~0 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.976 ns" { cdu_clk {} cdu_clk~combout {} 74161:inst|f74161:sub|9 {} 74161:inst|f74161:sub|89~0 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.540ns 0.663ns 0.384ns 1.046ns 0.812ns } { 0.000ns 1.100ns 0.970ns 0.206ns 0.589ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.068 ns" { cdu_clk 74161:inst|f74161:sub|110 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.068 ns" { cdu_clk {} cdu_clk~combout {} 74161:inst|f74161:sub|110 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.538ns 0.730ns 1.046ns 0.812ns } { 0.000ns 1.100ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns - Shortest register register " "Info: - Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst1\|f74161:sub\|110 1 REG LCFF_X2_Y6_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y6_N21; Fanout = 2; REG Node = '74161:inst1\|f74161:sub\|110'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns 74161:inst1\|f74161:sub\|110~0 2 COMB LCCOMB_X2_Y6_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X2_Y6_N20; Fanout = 1; COMB Node = '74161:inst1\|f74161:sub\|110~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { 74161:inst1|f74161:sub|110 74161:inst1|f74161:sub|110~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns 74161:inst1\|f74161:sub\|110 3 REG LCFF_X2_Y6_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X2_Y6_N21; Fanout = 2; REG Node = '74161:inst1\|f74161:sub\|110'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74161:inst1|f74161:sub|110~0 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { 74161:inst1|f74161:sub|110 74161:inst1|f74161:sub|110~0 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { 74161:inst1|f74161:sub|110 {} 74161:inst1|f74161:sub|110~0 {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.976 ns" { cdu_clk 74161:inst|f74161:sub|9 74161:inst|f74161:sub|89~0 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.976 ns" { cdu_clk {} cdu_clk~combout {} 74161:inst|f74161:sub|9 {} 74161:inst|f74161:sub|89~0 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.540ns 0.663ns 0.384ns 1.046ns 0.812ns } { 0.000ns 1.100ns 0.970ns 0.206ns 0.589ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.068 ns" { cdu_clk 74161:inst|f74161:sub|110 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.068 ns" { cdu_clk {} cdu_clk~combout {} 74161:inst|f74161:sub|110 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.538ns 0.730ns 1.046ns 0.812ns } { 0.000ns 1.100ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { 74161:inst1|f74161:sub|110 74161:inst1|f74161:sub|110~0 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { 74161:inst1|f74161:sub|110 {} 74161:inst1|f74161:sub|110~0 {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74161:inst\|f74161:sub\|110 cdu_en cdu_clk 0.956 ns register " "Info: tsu for register \"74161:inst\|f74161:sub\|110\" (data pin = \"cdu_en\", clock pin = \"cdu_clk\") is 0.956 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.300 ns + Longest pin register " "Info: + Longest pin to register delay is 3.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns cdu_en 1 CLK PIN_18 8 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 8; CLK Node = 'cdu_en'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cdu_en } "NODE_NAME" } } { "getData.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/getData/getData.bdf" { { 256 624 792 272 "cdu_en" "" } { 248 792 864 264 "cdu_en" "" } { 480 688 864 496 "cdu_en" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.946 ns) + CELL(0.366 ns) 2.402 ns 74161:inst\|f74161:sub\|89~0 2 COMB LCCOMB_X2_Y6_N30 2 " "Info: 2: + IC(0.946 ns) + CELL(0.366 ns) = 2.402 ns; Loc. = LCCOMB_X2_Y6_N30; Fanout = 2; COMB Node = '74161:inst\|f74161:sub\|89~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { cdu_en 74161:inst|f74161:sub|89~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 344 224 288 384 "89" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.206 ns) 3.192 ns 74161:inst\|f74161:sub\|110~0 3 COMB LCCOMB_X1_Y6_N16 1 " "Info: 3: + IC(0.584 ns) + CELL(0.206 ns) = 3.192 ns; Loc. = LCCOMB_X1_Y6_N16; Fanout = 1; COMB Node = '74161:inst\|f74161:sub\|110~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.790 ns" { 74161:inst|f74161:sub|89~0 74161:inst|f74161:sub|110~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.300 ns 74161:inst\|f74161:sub\|110 4 REG LCFF_X1_Y6_N17 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.300 ns; Loc. = LCFF_X1_Y6_N17; Fanout = 3; REG Node = '74161:inst\|f74161:sub\|110'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74161:inst|f74161:sub|110~0 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.770 ns ( 53.64 % ) " "Info: Total cell delay = 1.770 ns ( 53.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.530 ns ( 46.36 % ) " "Info: Total interconnect delay = 1.530 ns ( 46.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { cdu_en 74161:inst|f74161:sub|89~0 74161:inst|f74161:sub|110~0 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { cdu_en {} cdu_en~combout {} 74161:inst|f74161:sub|89~0 {} 74161:inst|f74161:sub|110~0 {} 74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.946ns 0.584ns 0.000ns } { 0.000ns 1.090ns 0.366ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cdu_clk destination 2.304 ns - Shortest register " "Info: - Shortest clock path from clock \"cdu_clk\" to destination register is 2.304 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns cdu_clk 1 CLK PIN_21 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 4; CLK Node = 'cdu_clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cdu_clk } "NODE_NAME" } } { "getData.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/getData/getData.bdf" { { 296 624 792 312 "cdu_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.666 ns) 2.304 ns 74161:inst\|f74161:sub\|110 2 REG LCFF_X1_Y6_N17 3 " "Info: 2: + IC(0.538 ns) + CELL(0.666 ns) = 2.304 ns; Loc. = LCFF_X1_Y6_N17; Fanout = 3; REG Node = '74161:inst\|f74161:sub\|110'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.204 ns" { cdu_clk 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 76.65 % ) " "Info: Total cell delay = 1.766 ns ( 76.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.538 ns ( 23.35 % ) " "Info: Total interconnect delay = 0.538 ns ( 23.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.304 ns" { cdu_clk 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.304 ns" { cdu_clk {} cdu_clk~combout {} 74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.538ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { cdu_en 74161:inst|f74161:sub|89~0 74161:inst|f74161:sub|110~0 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { cdu_en {} cdu_en~combout {} 74161:inst|f74161:sub|89~0 {} 74161:inst|f74161:sub|110~0 {} 74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.946ns 0.584ns 0.000ns } { 0.000ns 1.090ns 0.366ns 0.206ns 0.108ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.304 ns" { cdu_clk 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.304 ns" { cdu_clk {} cdu_clk~combout {} 74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.538ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "cdu_clk k\[6\] 74161:inst1\|f74161:sub\|99 13.634 ns register " "Info: tco from clock \"cdu_clk\" to destination pin \"k\[6\]\" through register \"74161:inst1\|f74161:sub\|99\" is 13.634 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cdu_clk source 6.976 ns + Longest register " "Info: + Longest clock path from clock \"cdu_clk\" to source register is 6.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns cdu_clk 1 CLK PIN_21 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 4; CLK Node = 'cdu_clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cdu_clk } "NODE_NAME" } } { "getData.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/getData/getData.bdf" { { 296 624 792 312 "cdu_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.970 ns) 2.610 ns 74161:inst\|f74161:sub\|9 2 REG LCFF_X1_Y6_N15 5 " "Info: 2: + IC(0.540 ns) + CELL(0.970 ns) = 2.610 ns; Loc. = LCFF_X1_Y6_N15; Fanout = 5; REG Node = '74161:inst\|f74161:sub\|9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { cdu_clk 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.206 ns) 3.479 ns 74161:inst\|f74161:sub\|89~0 3 COMB LCCOMB_X2_Y6_N30 2 " "Info: 3: + IC(0.663 ns) + CELL(0.206 ns) = 3.479 ns; Loc. = LCCOMB_X2_Y6_N30; Fanout = 2; COMB Node = '74161:inst\|f74161:sub\|89~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { 74161:inst|f74161:sub|9 74161:inst|f74161:sub|89~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 344 224 288 384 "89" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.589 ns) 4.452 ns 74161:inst\|f74161:sub\|104 4 COMB LCCOMB_X2_Y6_N8 1 " "Info: 4: + IC(0.384 ns) + CELL(0.589 ns) = 4.452 ns; Loc. = LCCOMB_X2_Y6_N8; Fanout = 1; COMB Node = '74161:inst\|f74161:sub\|104'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { 74161:inst|f74161:sub|89~0 74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.000 ns) 5.498 ns 74161:inst\|f74161:sub\|104~clkctrl 5 COMB CLKCTRL_G0 4 " "Info: 5: + IC(1.046 ns) + CELL(0.000 ns) = 5.498 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = '74161:inst\|f74161:sub\|104~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 6.976 ns 74161:inst1\|f74161:sub\|99 6 REG LCFF_X2_Y6_N25 3 " "Info: 6: + IC(0.812 ns) + CELL(0.666 ns) = 6.976 ns; Loc. = LCFF_X2_Y6_N25; Fanout = 3; REG Node = '74161:inst1\|f74161:sub\|99'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.531 ns ( 50.62 % ) " "Info: Total cell delay = 3.531 ns ( 50.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.445 ns ( 49.38 % ) " "Info: Total interconnect delay = 3.445 ns ( 49.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.976 ns" { cdu_clk 74161:inst|f74161:sub|9 74161:inst|f74161:sub|89~0 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.976 ns" { cdu_clk {} cdu_clk~combout {} 74161:inst|f74161:sub|9 {} 74161:inst|f74161:sub|89~0 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 0.540ns 0.663ns 0.384ns 1.046ns 0.812ns } { 0.000ns 1.100ns 0.970ns 0.206ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.354 ns + Longest register pin " "Info: + Longest register to pin delay is 6.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst1\|f74161:sub\|99 1 REG LCFF_X2_Y6_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y6_N25; Fanout = 3; REG Node = '74161:inst1\|f74161:sub\|99'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.108 ns) + CELL(3.246 ns) 6.354 ns k\[6\] 2 PIN PIN_72 0 " "Info: 2: + IC(3.108 ns) + CELL(3.246 ns) = 6.354 ns; Loc. = PIN_72; Fanout = 0; PIN Node = 'k\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.354 ns" { 74161:inst1|f74161:sub|99 k[6] } "NODE_NAME" } } { "getData.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/getData/getData.bdf" { { 296 1304 1480 312 "k\[7..0\]" "" } { 288 1240 1304 304 "k\[7..0\]" "" } { 184 1080 1128 200 "k\[0\]" "" } { 216 1080 1128 232 "k\[2\]" "" } { 200 1080 1128 216 "k\[1\]" "" } { 232 1080 1128 248 "k\[3\]" "" } { 416 1080 1128 432 "k\[4\]" "" } { 432 1080 1128 448 "k\[5\]" "" } { 448 1080 1128 464 "k\[6\]" "" } { 464 1080 1128 480 "k\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.246 ns ( 51.09 % ) " "Info: Total cell delay = 3.246 ns ( 51.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.108 ns ( 48.91 % ) " "Info: Total interconnect delay = 3.108 ns ( 48.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.354 ns" { 74161:inst1|f74161:sub|99 k[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.354 ns" { 74161:inst1|f74161:sub|99 {} k[6] {} } { 0.000ns 3.108ns } { 0.000ns 3.246ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.976 ns" { cdu_clk 74161:inst|f74161:sub|9 74161:inst|f74161:sub|89~0 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.976 ns" { cdu_clk {} cdu_clk~combout {} 74161:inst|f74161:sub|9 {} 74161:inst|f74161:sub|89~0 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 0.540ns 0.663ns 0.384ns 1.046ns 0.812ns } { 0.000ns 1.100ns 0.970ns 0.206ns 0.589ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.354 ns" { 74161:inst1|f74161:sub|99 k[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.354 ns" { 74161:inst1|f74161:sub|99 {} k[6] {} } { 0.000ns 3.108ns } { 0.000ns 3.246ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74161:inst1\|f74161:sub\|87 cdu_en cdu_clk 4.513 ns register " "Info: th for register \"74161:inst1\|f74161:sub\|87\" (data pin = \"cdu_en\", clock pin = \"cdu_clk\") is 4.513 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cdu_clk destination 6.976 ns + Longest register " "Info: + Longest clock path from clock \"cdu_clk\" to destination register is 6.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns cdu_clk 1 CLK PIN_21 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 4; CLK Node = 'cdu_clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cdu_clk } "NODE_NAME" } } { "getData.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/getData/getData.bdf" { { 296 624 792 312 "cdu_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.970 ns) 2.610 ns 74161:inst\|f74161:sub\|9 2 REG LCFF_X1_Y6_N15 5 " "Info: 2: + IC(0.540 ns) + CELL(0.970 ns) = 2.610 ns; Loc. = LCFF_X1_Y6_N15; Fanout = 5; REG Node = '74161:inst\|f74161:sub\|9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { cdu_clk 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.206 ns) 3.479 ns 74161:inst\|f74161:sub\|89~0 3 COMB LCCOMB_X2_Y6_N30 2 " "Info: 3: + IC(0.663 ns) + CELL(0.206 ns) = 3.479 ns; Loc. = LCCOMB_X2_Y6_N30; Fanout = 2; COMB Node = '74161:inst\|f74161:sub\|89~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { 74161:inst|f74161:sub|9 74161:inst|f74161:sub|89~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 344 224 288 384 "89" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.589 ns) 4.452 ns 74161:inst\|f74161:sub\|104 4 COMB LCCOMB_X2_Y6_N8 1 " "Info: 4: + IC(0.384 ns) + CELL(0.589 ns) = 4.452 ns; Loc. = LCCOMB_X2_Y6_N8; Fanout = 1; COMB Node = '74161:inst\|f74161:sub\|104'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { 74161:inst|f74161:sub|89~0 74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.000 ns) 5.498 ns 74161:inst\|f74161:sub\|104~clkctrl 5 COMB CLKCTRL_G0 4 " "Info: 5: + IC(1.046 ns) + CELL(0.000 ns) = 5.498 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = '74161:inst\|f74161:sub\|104~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 6.976 ns 74161:inst1\|f74161:sub\|87 6 REG LCFF_X2_Y6_N23 4 " "Info: 6: + IC(0.812 ns) + CELL(0.666 ns) = 6.976 ns; Loc. = LCFF_X2_Y6_N23; Fanout = 4; REG Node = '74161:inst1\|f74161:sub\|87'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.531 ns ( 50.62 % ) " "Info: Total cell delay = 3.531 ns ( 50.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.445 ns ( 49.38 % ) " "Info: Total interconnect delay = 3.445 ns ( 49.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.976 ns" { cdu_clk 74161:inst|f74161:sub|9 74161:inst|f74161:sub|89~0 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.976 ns" { cdu_clk {} cdu_clk~combout {} 74161:inst|f74161:sub|9 {} 74161:inst|f74161:sub|89~0 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 0.540ns 0.663ns 0.384ns 1.046ns 0.812ns } { 0.000ns 1.100ns 0.970ns 0.206ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.769 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns cdu_en 1 CLK PIN_18 8 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 8; CLK Node = 'cdu_en'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cdu_en } "NODE_NAME" } } { "getData.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/getData/getData.bdf" { { 256 624 792 272 "cdu_en" "" } { 248 792 864 264 "cdu_en" "" } { 480 688 864 496 "cdu_en" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.624 ns) 2.661 ns 74161:inst1\|f74161:sub\|87~0 2 COMB LCCOMB_X2_Y6_N22 1 " "Info: 2: + IC(0.947 ns) + CELL(0.624 ns) = 2.661 ns; Loc. = LCCOMB_X2_Y6_N22; Fanout = 1; COMB Node = '74161:inst1\|f74161:sub\|87~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { cdu_en 74161:inst1|f74161:sub|87~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.769 ns 74161:inst1\|f74161:sub\|87 3 REG LCFF_X2_Y6_N23 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.769 ns; Loc. = LCFF_X2_Y6_N23; Fanout = 4; REG Node = '74161:inst1\|f74161:sub\|87'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74161:inst1|f74161:sub|87~0 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.822 ns ( 65.80 % ) " "Info: Total cell delay = 1.822 ns ( 65.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.947 ns ( 34.20 % ) " "Info: Total interconnect delay = 0.947 ns ( 34.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.769 ns" { cdu_en 74161:inst1|f74161:sub|87~0 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.769 ns" { cdu_en {} cdu_en~combout {} 74161:inst1|f74161:sub|87~0 {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 0.947ns 0.000ns } { 0.000ns 1.090ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.976 ns" { cdu_clk 74161:inst|f74161:sub|9 74161:inst|f74161:sub|89~0 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.976 ns" { cdu_clk {} cdu_clk~combout {} 74161:inst|f74161:sub|9 {} 74161:inst|f74161:sub|89~0 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 0.540ns 0.663ns 0.384ns 1.046ns 0.812ns } { 0.000ns 1.100ns 0.970ns 0.206ns 0.589ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.769 ns" { cdu_en 74161:inst1|f74161:sub|87~0 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.769 ns" { cdu_en {} cdu_en~combout {} 74161:inst1|f74161:sub|87~0 {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 0.947ns 0.000ns } { 0.000ns 1.090ns 0.624ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 28 19:42:29 2021 " "Info: Processing ended: Sun Mar 28 19:42:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
