// Seed: 3736258035
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4, id_5, id_6, id_7;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    output supply0 id_2,
    input supply0 id_3,
    input tri id_4,
    input supply0 id_5,
    input supply1 id_6,
    input tri1 id_7,
    output supply1 id_8,
    output supply1 id_9,
    output wire id_10,
    output uwire id_11,
    input wire id_12,
    output uwire id_13,
    input uwire id_14,
    input tri1 id_15,
    input supply1 id_16,
    input uwire id_17,
    input tri0 id_18[1 : 1 'b0],
    output tri0 id_19,
    input tri0 id_20
);
  assign id_13 = id_0;
  logic id_22 = id_0;
  module_0 modCall_1 (
      id_22,
      id_22,
      id_22
  );
  assign id_13 = 1;
  wire id_23;
endmodule
