test challenges of high speed i os i o trends page 1 1 test challenges of high speed i os rudy garcia bast 2003 i o trends 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2.0 1.8 1.6 1.4 1.2 1.0 0.8 0.6 0.4 0.2 0.0 usb firewire usb2 infiniband serialata sdram ddr rdram ddr2 agp agp2x agp4x agp8x pci x pci pci 2 data rate gbps common clock source synch multi drop source synch point to point source synch differential point to point serial differential point to point oc x hypertransport page 2 2 source synchronous interfaces typically 1 clock 8 data per link unidirectional and terminated environment low voltage differential signaling data rates 1.6 gbps or more multiple links per device examples hypertransport rapidio source sync test challenge dut cycles segmented into test system cycles ate drive and strobe edges timed from the beginning of each test system cycle period and delay of test system edges may change cycle to cycle but all are based on internal ate system oscillator 0 1 2 3 4 5 6 7 8 9 t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 test system cycle test system cycle test system cycle test system cycle test system cycle page 3 3 source sync test challenge dut output shifts jitters due to cycle to cycle jitter pattern dependent jitter pin to pin skew accumulated phase error good device may fail functional tests due to output jitter 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 source sync test solution enhance test system with true source synchronous timing up to 2 bit cell widths of cycle to cycle jitter up to 4ns of accumulated phase shift multiple and independent hypertransport link testing clock out data out differential or single ended pin electronics test data strobe receiver pin electronics timing system clk data pass fail results page 4 4 source sync test solution hypertransport output without source sync enabled hypertransport output with source sync enabled
