==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 3.35 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.35ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.836 seconds; current allocated memory: 190.498 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 190.675 MB.
INFO: [HLS 200-10] Analyzing design file 'gauss.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.514 seconds; current allocated memory: 192.557 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.417 seconds; current allocated memory: 193.842 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 193.843 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 195.063 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 194.250 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_3' (gauss.cpp:8) in function 'gauss' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_5' (gauss.cpp:8) in function 'gauss' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 214.755 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_15_2' (gauss.cpp:8:13) in function 'gauss' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_13_1' (gauss.cpp:8:7) in function 'gauss' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_30_4' (gauss.cpp:8:13) in function 'gauss' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 207.497 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'gauss' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gauss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_3'.
WARNING: [HLS 200-880] The II Violation in module 'gauss' (loop 'VITIS_LOOP_18_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('A_addr_5_write_ln20', gauss.cpp:20) of variable 'bitcast_ln20_2', gauss.cpp:20 on array 'A' and 'load' operation ('A_load_4', gauss.cpp:20) on array 'A'.
WARNING: [HLS 200-880] The II Violation in module 'gauss' (loop 'VITIS_LOOP_18_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between 'store' operation ('A_addr_5_write_ln20', gauss.cpp:20) of variable 'bitcast_ln20_2', gauss.cpp:20 on array 'A' and 'load' operation ('A_load_4', gauss.cpp:20) on array 'A'.
WARNING: [HLS 200-880] The II Violation in module 'gauss' (loop 'VITIS_LOOP_18_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 2, offset = 1) between 'store' operation ('A_addr_5_write_ln20', gauss.cpp:20) of variable 'bitcast_ln20_2', gauss.cpp:20 on array 'A' and 'load' operation ('A_load_4', gauss.cpp:20) on array 'A'.
WARNING: [HLS 200-880] The II Violation in module 'gauss' (loop 'VITIS_LOOP_18_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 2, offset = 1) between 'store' operation ('A_addr_5_write_ln20', gauss.cpp:20) of variable 'bitcast_ln20_2', gauss.cpp:20 on array 'A' and 'load' operation ('A_load_4', gauss.cpp:20) on array 'A'.
WARNING: [HLS 200-880] The II Violation in module 'gauss' (loop 'VITIS_LOOP_18_3'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('reuse_reg_write_ln20', gauss.cpp:20) of variable 'bitcast_ln20_2', gauss.cpp:20 on local variable 'reuse_reg' and 'load' operation ('reuse_reg_load') on local variable 'reuse_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 12, Depth = 14, loop 'VITIS_LOOP_18_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_5'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fsub' operation ('sub1', gauss.cpp:35) and 'fsub' operation ('sub1', gauss.cpp:35).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fsub' operation ('sub1', gauss.cpp:35) and 'fsub' operation ('sub1', gauss.cpp:35).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 3) between 'fsub' operation ('sub1', gauss.cpp:35) and 'fsub' operation ('sub1', gauss.cpp:35).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 4) between 'fsub' operation ('sub1', gauss.cpp:35) and 'fsub' operation ('sub1', gauss.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'gauss' (loop 'VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('reuse_reg13_write_ln35', gauss.cpp:35) of variable 'bitcast_ln35_2', gauss.cpp:35 on local variable 'reuse_reg13' and 'load' operation ('reuse_reg13_load') on local variable 'reuse_reg13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 12, Depth = 14, loop 'VITIS_LOOP_33_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.417 seconds; current allocated memory: 208.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 208.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gauss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'gauss/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gauss/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gauss/X' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'gauss' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gauss'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 210.189 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.102 seconds; current allocated memory: 219.121 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for gauss.
INFO: [VLOG 209-307] Generating Verilog RTL for gauss.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 426.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 8.435 seconds; current allocated memory: 219.338 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.465 seconds; peak allocated memory: 219.121 MB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Nov  8 11:16:43 2023...
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.35ns.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.35 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name gauss gauss 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.813 seconds; current allocated memory: 191.567 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.35ns.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.35 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name gauss gauss 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.642 seconds; current allocated memory: 191.567 MB.
