{"config":{"indexing":"full","lang":["en"],"min_search_length":3,"prebuild_index":false,"separator":"[\\s\\-]+"},"docs":[{"location":"","text":"Snitch System Generator The Snitch project is an open-source RISC-V hardware research project of ETH Zurich and University of Bologna targeting highest possible energy-efficiency. The system is designed around a versatile and small integer core, which we call Snitch. The system is ought to be highly parameterizable and suitable for many use-cases, ranging from small, control-only cores, to large many-core system made for pure number crunching in the HPC domain. Getting Started See our dedicated getting started guide . Documentation The documentation is built from the latest master and hosted at github pages: https://pulp-platform.github.io/snitch . About this Repository This repository is developed as a monorepo, external dependencies are \"vendored-in\" and checked in. Keeping it a monolithic repository helps to keep the hardware dependencies under control and enables precise snapshotting (invaluable when you are taping-out chips). Licensing Snitch is being made available under permissive open source licenses. See the README.md for a more detailed break-down.","title":"Home"},{"location":"#snitch-system-generator","text":"The Snitch project is an open-source RISC-V hardware research project of ETH Zurich and University of Bologna targeting highest possible energy-efficiency. The system is designed around a versatile and small integer core, which we call Snitch. The system is ought to be highly parameterizable and suitable for many use-cases, ranging from small, control-only cores, to large many-core system made for pure number crunching in the HPC domain.","title":"Snitch System Generator"},{"location":"#getting-started","text":"See our dedicated getting started guide .","title":"Getting Started"},{"location":"#documentation","text":"The documentation is built from the latest master and hosted at github pages: https://pulp-platform.github.io/snitch .","title":"Documentation"},{"location":"#about-this-repository","text":"This repository is developed as a monorepo, external dependencies are \"vendored-in\" and checked in. Keeping it a monolithic repository helps to keep the hardware dependencies under control and enables precise snapshotting (invaluable when you are taping-out chips).","title":"About this Repository"},{"location":"#licensing","text":"Snitch is being made available under permissive open source licenses. See the README.md for a more detailed break-down.","title":"Licensing"},{"location":"rm/custom_instructions/","text":"Instruction Set Extensions For efficient execution we have defined a number of custom instructions. This document gives a brief overview of their encoding. \"Xssr\" Extension for Stream Semantic Registers The \"Xssr\" extension assigns stream semantics to a handful of the processor's registers. If enabled, reading and writing these registers translates into corresponding memory reads and writes. The addresses for these memory accesses are derived from a hardware address generator. Configuration Register Operations imm[11:5] imm[4:0] rs1 funct3 rd opcode operation 7 5 5 3 5 7 reg ssr 00000 001 dest OP-CUSTOM1 SCFGRI reg ssr value 010 00000 OP-CUSTOM1 SCFGWI SCFGRI and SCFGWI read and write a value from or to an SSR configuration register. The immediate argument reg specifies the index of the register, ssr specifies which SSR should be accessed. SCFGRI places the read value in rd . SCFGWI moves the value in rs1 to the selected SSR configuration register. funct7 rs2 rs1 funct3 rd opcode operation 7 5 5 3 5 7 0000000 addr 00001 001 dest OP-CUSTOM1 SCFGR 0000000 addr value 010 00001 OP-CUSTOM1 SCFGW SCFGR and SCFGW read and write a value from or to an SSR configuration register. The value in register rs2 specifies specifies the address of the register as follows: bits 4 to 0 correspond to ssr and indicate the SSR to be used, and the bits 11 to 5 correspond to reg and indicate the index of the register. SCFGR places the read value in rd . SCFGW moves the value in rs1 to the selected SSR configuration register. \"Xfrep\" Extension for Floating-Point Repetition \"Xdma\" Extension for Asynchronous Data Movement The \"Xdma\" extension provides custom instructions to control an asynchronous data movement engine tightly coupled to the processor core. Address Operations funct7 rs2 rs1 funct3 rd opcode operation 7 5 5 3 5 7 0000000 ptrhi ptrlo 000 00000 OP-CUSTOM1 DMSRC 0000001 ptrhi ptrlo 000 00000 OP-CUSTOM1 DMDST DMSRC and DMDST specify the source and destination address pointers for the next data movement operation. The arguments ptrhi and ptrlo are truncated to 32-bit values, and concatenated to form a 64-bit value, and truncated to PLEN. Stride Operations funct7 rs2 rs1 funct3 rd opcode operation 7 5 5 3 5 7 0000110 dststrd srcstrd 000 00000 OP-CUSTOM1 DMSTR 0000111 00000 reps 000 00000 OP-CUSTOM1 DMREP DMSTRD configures the stride for two-dimensional transfers. The value in registers rs1 and rs2 are sign-extended to PLEN and configured as the source and destination stride, respectively. After each transfer of the innermost dimension, the strides are added to the respective address pointers. DMREPS configures the value in register rs1 as the size of the outer dimension for two-dimensional transfers. Control Operations funct7 rs2 rs1 funct3 rd opcode operation 7 5 5 3 5 7 0000011 config size 000 dest OP-CUSTOM1 DMCPY 0000101 status 00000 000 dest OP-CUSTOM1 DMSTAT funct7 imm5 rs1 funct3 rd opcode operation 7 5 5 3 5 7 0000010 config size 000 dest OP-CUSTOM1 DMCPYI 0000100 status 00000 000 dest OP-CUSTOM1 DMSTATI DMCPY and DMCPYI initiate an asynchronous data movement with the parameters configured by the previous DM instructions. A transfer id is placed in register rd , which is necessary to later check for transfer completion. size contains the number of consecutive bytes to transfer. For multi-dimensional transfers this is the size of the innermost dimension. config* determines the following parameters of the transfer: Bits Value Description config[0] decouple_rw Decouple the handshakes of the read and write channels config[1] enable_2d Enable two-dimensional transfer DMSTAT and DMSTATI place the selected status flag of the DMA into register rd . The following status flags are supported: status Name Description 0 completed_id Id of last completed transfer 1 next_id Id allocated to the next transfer 2 busy At least one transfer in progress 3 would_block Next DMCPY[I] blocks (transfer queue full) The DMSTATI instruction can be used to implement a blocking wait for the completion of a specific DMA transfer: dmcpyi a0, ... 1: dmstati t0, 0 bltu a0, t0, 1b Similarly, waiting for the completion of all DMA transfers: 1: dmstati t0, 2 bnez t0, zero, 1b","title":"Custom Instructions"},{"location":"rm/custom_instructions/#instruction-set-extensions","text":"For efficient execution we have defined a number of custom instructions. This document gives a brief overview of their encoding.","title":"Instruction Set Extensions"},{"location":"rm/custom_instructions/#xssr-extension-for-stream-semantic-registers","text":"The \"Xssr\" extension assigns stream semantics to a handful of the processor's registers. If enabled, reading and writing these registers translates into corresponding memory reads and writes. The addresses for these memory accesses are derived from a hardware address generator.","title":"\"Xssr\" Extension for Stream Semantic Registers"},{"location":"rm/custom_instructions/#configuration-register-operations","text":"imm[11:5] imm[4:0] rs1 funct3 rd opcode operation 7 5 5 3 5 7 reg ssr 00000 001 dest OP-CUSTOM1 SCFGRI reg ssr value 010 00000 OP-CUSTOM1 SCFGWI SCFGRI and SCFGWI read and write a value from or to an SSR configuration register. The immediate argument reg specifies the index of the register, ssr specifies which SSR should be accessed. SCFGRI places the read value in rd . SCFGWI moves the value in rs1 to the selected SSR configuration register. funct7 rs2 rs1 funct3 rd opcode operation 7 5 5 3 5 7 0000000 addr 00001 001 dest OP-CUSTOM1 SCFGR 0000000 addr value 010 00001 OP-CUSTOM1 SCFGW SCFGR and SCFGW read and write a value from or to an SSR configuration register. The value in register rs2 specifies specifies the address of the register as follows: bits 4 to 0 correspond to ssr and indicate the SSR to be used, and the bits 11 to 5 correspond to reg and indicate the index of the register. SCFGR places the read value in rd . SCFGW moves the value in rs1 to the selected SSR configuration register.","title":"Configuration Register Operations"},{"location":"rm/custom_instructions/#xfrep-extension-for-floating-point-repetition","text":"","title":"\"Xfrep\" Extension for Floating-Point Repetition"},{"location":"rm/custom_instructions/#xdma-extension-for-asynchronous-data-movement","text":"The \"Xdma\" extension provides custom instructions to control an asynchronous data movement engine tightly coupled to the processor core.","title":"\"Xdma\" Extension for Asynchronous Data Movement"},{"location":"rm/custom_instructions/#address-operations","text":"funct7 rs2 rs1 funct3 rd opcode operation 7 5 5 3 5 7 0000000 ptrhi ptrlo 000 00000 OP-CUSTOM1 DMSRC 0000001 ptrhi ptrlo 000 00000 OP-CUSTOM1 DMDST DMSRC and DMDST specify the source and destination address pointers for the next data movement operation. The arguments ptrhi and ptrlo are truncated to 32-bit values, and concatenated to form a 64-bit value, and truncated to PLEN.","title":"Address Operations"},{"location":"rm/custom_instructions/#stride-operations","text":"funct7 rs2 rs1 funct3 rd opcode operation 7 5 5 3 5 7 0000110 dststrd srcstrd 000 00000 OP-CUSTOM1 DMSTR 0000111 00000 reps 000 00000 OP-CUSTOM1 DMREP DMSTRD configures the stride for two-dimensional transfers. The value in registers rs1 and rs2 are sign-extended to PLEN and configured as the source and destination stride, respectively. After each transfer of the innermost dimension, the strides are added to the respective address pointers. DMREPS configures the value in register rs1 as the size of the outer dimension for two-dimensional transfers.","title":"Stride Operations"},{"location":"rm/custom_instructions/#control-operations","text":"funct7 rs2 rs1 funct3 rd opcode operation 7 5 5 3 5 7 0000011 config size 000 dest OP-CUSTOM1 DMCPY 0000101 status 00000 000 dest OP-CUSTOM1 DMSTAT funct7 imm5 rs1 funct3 rd opcode operation 7 5 5 3 5 7 0000010 config size 000 dest OP-CUSTOM1 DMCPYI 0000100 status 00000 000 dest OP-CUSTOM1 DMSTATI DMCPY and DMCPYI initiate an asynchronous data movement with the parameters configured by the previous DM instructions. A transfer id is placed in register rd , which is necessary to later check for transfer completion. size contains the number of consecutive bytes to transfer. For multi-dimensional transfers this is the size of the innermost dimension. config* determines the following parameters of the transfer: Bits Value Description config[0] decouple_rw Decouple the handshakes of the read and write channels config[1] enable_2d Enable two-dimensional transfer DMSTAT and DMSTATI place the selected status flag of the DMA into register rd . The following status flags are supported: status Name Description 0 completed_id Id of last completed transfer 1 next_id Id allocated to the next transfer 2 busy At least one transfer in progress 3 would_block Next DMCPY[I] blocks (transfer queue full) The DMSTATI instruction can be used to implement a blocking wait for the completion of a specific DMA transfer: dmcpyi a0, ... 1: dmstati t0, 0 bltu a0, t0, 1b Similarly, waiting for the completion of all DMA transfers: 1: dmstati t0, 2 bnez t0, zero, 1b","title":"Control Operations"},{"location":"rm/solder/","text":"Solder Solder generates (complex) interconnects, their respective address maps, and SystemVerilog description from a simple, imperative Python description. The user specifies the topology and high-level address map of the system using Solder's API. Solder will take of generating the underlying graph representations, propagating address maps, calculating routes and performing various sanity checks. Finally, the hardware description is generated. Graph Representations Under the hood Solder maintains several different graph representations: Hardware instance graph This representation contains all hardware blocks which need to be instantiated. This includes crossbars, converter modules and peripherals. Address Map Graph Provides an abstract view of the memory map. Components which do not change the topology (router nodes) or routing decisions (filters and leafs) are stripped from the representation.","title":"Solder"},{"location":"rm/solder/#solder","text":"Solder generates (complex) interconnects, their respective address maps, and SystemVerilog description from a simple, imperative Python description. The user specifies the topology and high-level address map of the system using Solder's API. Solder will take of generating the underlying graph representations, propagating address maps, calculating routes and performing various sanity checks. Finally, the hardware description is generated.","title":"Solder"},{"location":"rm/solder/#graph-representations","text":"Under the hood Solder maintains several different graph representations: Hardware instance graph This representation contains all hardware blocks which need to be instantiated. This includes crossbars, converter modules and peripherals. Address Map Graph Provides an abstract view of the memory map. Components which do not change the topology (router nodes) or routing decisions (filters and leafs) are stripped from the representation.","title":"Graph Representations"},{"location":"rm/reqrsp_interface/","text":"Reqrsp Interface The reqrsp_interface (request and response) is a custom interface based on common principles found in other interconnects such as AXI or TileLink. It has only two channels (request and response) which are handshaked according to the AMBA standard: The initiator asserts valid . The assertion of valid must not depend on ready . Once valid has been asserted all data must remain stable. The receiver asserts ready whenever it is ready to receive the transaction. When both valid and ready are high the transaction is successful. The bus is little endian. Channels The two channels are: Request ( q ): The initiator requests a memory transaction. Supported are read, write, atomic memory operations, load-linked and store-conditional pairs. Response ( p ): Every transaction which was requested ultimately returns a response. For reads the response channel returns the read response, for writes the response acknowledges that the data is committed and subsequent reads will return the last written value, for atomic operations the data before the memory operations has happened is being returned. For load-linked the the read response is returned, for store-conditionals the the success code is returned. Additionally, the response channel carries error information. Sizes Data bus size of 32, 64, 128, 256, 512, 1024-bit are supported. Atomic memory operations are 32 bit or 64 bit for bus sizes greater than 32. Data Alignment The data is always bus-aligned. similar to AXI. For reads the address and size fields indicate which data is valid. Similarly for writes the address and size fields in addition to the write strobe field indicate valid bytes (8 bit of data). Atomics and LR/SCs addresses are always naturally aligned to their size. Ordering Transactions on the request channel are always strongly ordered (as if they would all use the same ID in AXI terms). Reads and writes are ordered with respect to each other (that needs to be maintained when translating to AXI). Atomic Memory Operations Atomic memory operations supported are: Operation Description Swap Swaps the values. Add Signed addition. And , Or , Xor Bitwise and , or , and xor operation. Max , Maxu Signed and unsigned maximum operation. Min , Minu Signed and unsigned minimum operation. Lr Places a reservation on the given memory address Sc Conditional store, returns 0 on q.data if successful, 1 otherwise. The operation reads the value at the given address and returns the read value on the p channel. The same memory location is updated with the data and operation supplied on the q.amo and q.data signals. The q.write signal must be set to 1'b0 . Load-Reserved/Store-conditional The q.amo field carries the information on whether the transaction encodes an LR/SC. Operation Description Lr Places a reservation on the given memory address Sc Conditional store, returns 0 on q.data if successful, 1 otherwise. For Sc and LR the q.write signal must be set to 0 . Error The p channel carries additional error information: 0 : The access is ok. 1 : The access has encountered an error.","title":"Reqrsp Interface"},{"location":"rm/reqrsp_interface/#reqrsp-interface","text":"The reqrsp_interface (request and response) is a custom interface based on common principles found in other interconnects such as AXI or TileLink. It has only two channels (request and response) which are handshaked according to the AMBA standard: The initiator asserts valid . The assertion of valid must not depend on ready . Once valid has been asserted all data must remain stable. The receiver asserts ready whenever it is ready to receive the transaction. When both valid and ready are high the transaction is successful. The bus is little endian.","title":"Reqrsp Interface"},{"location":"rm/reqrsp_interface/#channels","text":"The two channels are: Request ( q ): The initiator requests a memory transaction. Supported are read, write, atomic memory operations, load-linked and store-conditional pairs. Response ( p ): Every transaction which was requested ultimately returns a response. For reads the response channel returns the read response, for writes the response acknowledges that the data is committed and subsequent reads will return the last written value, for atomic operations the data before the memory operations has happened is being returned. For load-linked the the read response is returned, for store-conditionals the the success code is returned. Additionally, the response channel carries error information.","title":"Channels"},{"location":"rm/reqrsp_interface/#sizes","text":"Data bus size of 32, 64, 128, 256, 512, 1024-bit are supported. Atomic memory operations are 32 bit or 64 bit for bus sizes greater than 32.","title":"Sizes"},{"location":"rm/reqrsp_interface/#data-alignment","text":"The data is always bus-aligned. similar to AXI. For reads the address and size fields indicate which data is valid. Similarly for writes the address and size fields in addition to the write strobe field indicate valid bytes (8 bit of data). Atomics and LR/SCs addresses are always naturally aligned to their size.","title":"Data Alignment"},{"location":"rm/reqrsp_interface/#ordering","text":"Transactions on the request channel are always strongly ordered (as if they would all use the same ID in AXI terms). Reads and writes are ordered with respect to each other (that needs to be maintained when translating to AXI).","title":"Ordering"},{"location":"rm/reqrsp_interface/#atomic-memory-operations","text":"Atomic memory operations supported are: Operation Description Swap Swaps the values. Add Signed addition. And , Or , Xor Bitwise and , or , and xor operation. Max , Maxu Signed and unsigned maximum operation. Min , Minu Signed and unsigned minimum operation. Lr Places a reservation on the given memory address Sc Conditional store, returns 0 on q.data if successful, 1 otherwise. The operation reads the value at the given address and returns the read value on the p channel. The same memory location is updated with the data and operation supplied on the q.amo and q.data signals. The q.write signal must be set to 1'b0 .","title":"Atomic Memory Operations"},{"location":"rm/reqrsp_interface/#load-reservedstore-conditional","text":"The q.amo field carries the information on whether the transaction encodes an LR/SC. Operation Description Lr Places a reservation on the given memory address Sc Conditional store, returns 0 on q.data if successful, 1 otherwise. For Sc and LR the q.write signal must be set to 0 .","title":"Load-Reserved/Store-conditional"},{"location":"rm/reqrsp_interface/#error","text":"The p channel carries additional error information: 0 : The access is ok. 1 : The access has encountered an error.","title":"Error"},{"location":"rm/snitch/","text":"Snitch Snitch is a single-stage, single-issue, in-order RISC-V core (RV32I or RV32E) tuned for simplicity and minimal area footprint. Furthermore it is highly configurable and can be used in a plethora of different applications. The core has an optional accelerator interface which can be used to control and off-load RISC-V instructions. The load/store interface is a dual-channel interface with a separately handshaked request and response channel. More information can be found here . This folder contains the main Snitch core, incl. L0 translation lookaside buffer (TLB), register file and load store unit (LSU). Info The virtual memory support in Snitch is still in a very early, untested stage so do not expect it to work yet. Core Integration This section covers integration aspects of the core. File List We use Bender to generate the file lists for the modules. To get stated with the Snitch core and a file list you can: In hw/ip/snitch , call bender sources (or bender script flist for a flat file list). If you also want to use bender for your project you can create a minimal bender manifest with a path dependency to the Snitch core. For an example please have a look at hw/system/snitch_cluster/Bender.yml . Parameters Name Type/Range Default Description AddrWidth int 48 Address width of the system. DataWidth int 64 Data width of the data bus. Can either be 32 or 64 . acc_req_t type logic Type of accelerator request port. See snitch_pkg.sv for an example. Must be set to a meaningful type. acc_resp_t type logic Type of accelerator response port. See snitch_pkg.sv for an example. Must be set to a meaningful type. dreq_t type logic Type of data request port. See hw/ip/reqrsp_intf for examples and typedef helper functions. Must be set to a meaningful type. drsp_t type logic Type of data response port. See hw/ip/reqrsp_intf for examples and typedef helper functions. Must be set to a meaningful type. pa_t type logic Type of physical address. See hw/ip/snitch_vm for examples and typedef helper functions. Must be set to a meaningful type. l0_pte_t type logic Type of L0 page table entry. See hw/ip/snitch_vm for examples and typedef helper functions. Must be set to a meaningful type. BootAddr int 0x1000 Address where the core starts to fetch for instruction after reset. SnitchPMACfg struct '0 Physical memory attribute configuration. NumIntOutstandingLoads int 0 Number of outstanding loads. This determines the size of the load queue. NumIntOutstandingMem int 0 Number of outstanding memory operations (loads and stores). NumDTLBEntries int 0 Number of TLB entries for the data TLB. NumITLBEntries int 0 Number of TLB entries for the instruction TLB. RVE bit 0 Enable embedded ABI (reduced register ABI). FP_EN bit 0 Enable floating point support (in general). Xdma bit 0 Enable custom DMA extension (changes the decoder of the core). Xssr bit 0 Enable custom SSR extension (changes the decoder of the core). RVF bit 0 Enable single-precision floating point extension (needs FP_EN ). RVD bit 0 Enable double-precision floating point extension (needs FP_EN ). XF16 bit 0 Enable half-precision floating point extension (needs FP_EN ). XF16ALT bit 0 Enable brain-float extension (needs FP_EN ). XF8 bit 0 Enable eight byte floating-point extensions (needs FP_EN ). XF8ALT bit 0 Enable alternate eight byte floating-point extensions (needs FP_EN ). XFVEC bit 0 Enable vectorized extension (needs FP_EN ). XFDOTP bit 0 Enable DOTP operation group (needs FP_EN ). FLEN bit 0 Required floating-point length (depends on enabled extension). Determined by the maximum floating-point length ( 64 for double, 32 for single, etc.). Ports Signals Width Dir Description clk_i 1 In Clock. rst_i 1 In Reset, asynchronous, active-high. hart_id_i 32 In Id present in mhartid . irq_i 3 In M-Mode timer, software, and external interrupt. flush_i_valid_o 1 In Flush the instruction cache ( fence.i ). Once high wait for flush_i_ready_i is asserted. AXI-style handshake. flush_i_ready_i 1 In Instruction cache is ready. inst_addr_o AddrWidth Out Instruction address. inst_cacheable_o 1 Out If asserted high, the instruction should be cached. inst_data_i 32 In 32-bit RISC-V instruction word. inst_valid_o 1 Out Instruction request is valid. inst_ready_i 1 In Instruction word has been consumed. acc_qreq_o bits(acc_req_t) Out Accelerator off-load information. acc_qvalid_o 1 Out Accelerator off-load request is valid. AXI-style handshake. acc_qready_i 1 In Request has been accepted. acc_prsp_i bits(acc_resp_t) In Accelerator response information. acc_pvalid_i 1 In Accelerator response is valid. AXI-style handshake. acc_pready_o 1 Out Accelerator response has been accepted by the core. data_req_o bits(dreq_t) Out Load/store request. See reqrsp interface . data_rsp_i bits(drsp_t) In Load/store response. See reqrsp interface . wake_up_sync_i 1 In Deprecated. Tie-low. ptw_valid_o 2 Out Instruction or data TLB missed. Page table walking request. ptw_ready_i 2 In Instruction or data miss has been accepted. ptw_va_o 2*bits(va_t) Out Instruction or data virtual address requested to be translated. ptw_ppn_o, 2*bits(pa_t) Out Instruction or data physical base address. Forwarded from satp register. ptw_pte_i, 2*bits(l0_pte_t) In Instruction or data PTE entry in (translated virtual address). ptw_is_4mega_i, 2 In Instruction or data PTE is a 4 mega page. fpu_rnd_mode_o bits(roundmode_e) Out Side-band signal forwarding the rounding mode from fcsr . fpu_status_i bits(status_t) In Exception status of FPU (can be tied to 0 if no FPU is used). Instantiation Template snitch #( . AddrWidth (), . DataWidth (), . acc_req_t (), . acc_resp_t (), . dreq_t (), . drsp_t (), . pa_t ( pa_t , . l0_pte_t (), . BootAddr (), . SnitchPMACfg (), . NumIntOutstandingLoads (), . NumIntOutstandingMem (), . NumDTLBEntries (), . NumITLBEntries (), . RVE (), . FP_EN (), . Xdma (), . Xssr (), . RVF (), . RVD (), . XF16 (), . XF16ALT (), . XF8 (), . XF8ALT (), . XFVEC (), . XFDOTP (), . FLEN () ) i_snitch ( . clk_i ( ), . rst_i (), . hart_id_i (), . irq_i (), . flush_i_valid_o (), . flush_i_ready_i (), . inst_addr_o (), . inst_cacheable_o (), . inst_data_i (), . inst_valid_o (), . inst_ready_i (), . acc_qreq_o (), . acc_qvalid_o (), . acc_qready_i (), . acc_prsp_i (), . acc_pvalid_i (), . acc_pready_o (), . data_req_o (), . data_rsp_i (), . ptw_valid_o (), . ptw_ready_i (), . ptw_va_o (), . ptw_ppn_o (), . ptw_pte_i (), . ptw_is_4mega_i (), . wake_up_sync_i (), . fpu_rnd_mode_o (), . fpu_status_i () ); Testbench The L0 TLBs: Random requests are generated. The golden model saves all requests, if a new request comes in it is either sourced from memory (if it exists) or re-generated based on constraint randomization. Response from the DUT are compared to the golden model.","title":"Snitch"},{"location":"rm/snitch/#snitch","text":"Snitch is a single-stage, single-issue, in-order RISC-V core (RV32I or RV32E) tuned for simplicity and minimal area footprint. Furthermore it is highly configurable and can be used in a plethora of different applications. The core has an optional accelerator interface which can be used to control and off-load RISC-V instructions. The load/store interface is a dual-channel interface with a separately handshaked request and response channel. More information can be found here . This folder contains the main Snitch core, incl. L0 translation lookaside buffer (TLB), register file and load store unit (LSU). Info The virtual memory support in Snitch is still in a very early, untested stage so do not expect it to work yet.","title":"Snitch"},{"location":"rm/snitch/#core-integration","text":"This section covers integration aspects of the core.","title":"Core Integration"},{"location":"rm/snitch/#file-list","text":"We use Bender to generate the file lists for the modules. To get stated with the Snitch core and a file list you can: In hw/ip/snitch , call bender sources (or bender script flist for a flat file list). If you also want to use bender for your project you can create a minimal bender manifest with a path dependency to the Snitch core. For an example please have a look at hw/system/snitch_cluster/Bender.yml .","title":"File List"},{"location":"rm/snitch/#parameters","text":"Name Type/Range Default Description AddrWidth int 48 Address width of the system. DataWidth int 64 Data width of the data bus. Can either be 32 or 64 . acc_req_t type logic Type of accelerator request port. See snitch_pkg.sv for an example. Must be set to a meaningful type. acc_resp_t type logic Type of accelerator response port. See snitch_pkg.sv for an example. Must be set to a meaningful type. dreq_t type logic Type of data request port. See hw/ip/reqrsp_intf for examples and typedef helper functions. Must be set to a meaningful type. drsp_t type logic Type of data response port. See hw/ip/reqrsp_intf for examples and typedef helper functions. Must be set to a meaningful type. pa_t type logic Type of physical address. See hw/ip/snitch_vm for examples and typedef helper functions. Must be set to a meaningful type. l0_pte_t type logic Type of L0 page table entry. See hw/ip/snitch_vm for examples and typedef helper functions. Must be set to a meaningful type. BootAddr int 0x1000 Address where the core starts to fetch for instruction after reset. SnitchPMACfg struct '0 Physical memory attribute configuration. NumIntOutstandingLoads int 0 Number of outstanding loads. This determines the size of the load queue. NumIntOutstandingMem int 0 Number of outstanding memory operations (loads and stores). NumDTLBEntries int 0 Number of TLB entries for the data TLB. NumITLBEntries int 0 Number of TLB entries for the instruction TLB. RVE bit 0 Enable embedded ABI (reduced register ABI). FP_EN bit 0 Enable floating point support (in general). Xdma bit 0 Enable custom DMA extension (changes the decoder of the core). Xssr bit 0 Enable custom SSR extension (changes the decoder of the core). RVF bit 0 Enable single-precision floating point extension (needs FP_EN ). RVD bit 0 Enable double-precision floating point extension (needs FP_EN ). XF16 bit 0 Enable half-precision floating point extension (needs FP_EN ). XF16ALT bit 0 Enable brain-float extension (needs FP_EN ). XF8 bit 0 Enable eight byte floating-point extensions (needs FP_EN ). XF8ALT bit 0 Enable alternate eight byte floating-point extensions (needs FP_EN ). XFVEC bit 0 Enable vectorized extension (needs FP_EN ). XFDOTP bit 0 Enable DOTP operation group (needs FP_EN ). FLEN bit 0 Required floating-point length (depends on enabled extension). Determined by the maximum floating-point length ( 64 for double, 32 for single, etc.).","title":"Parameters"},{"location":"rm/snitch/#ports","text":"Signals Width Dir Description clk_i 1 In Clock. rst_i 1 In Reset, asynchronous, active-high. hart_id_i 32 In Id present in mhartid . irq_i 3 In M-Mode timer, software, and external interrupt. flush_i_valid_o 1 In Flush the instruction cache ( fence.i ). Once high wait for flush_i_ready_i is asserted. AXI-style handshake. flush_i_ready_i 1 In Instruction cache is ready. inst_addr_o AddrWidth Out Instruction address. inst_cacheable_o 1 Out If asserted high, the instruction should be cached. inst_data_i 32 In 32-bit RISC-V instruction word. inst_valid_o 1 Out Instruction request is valid. inst_ready_i 1 In Instruction word has been consumed. acc_qreq_o bits(acc_req_t) Out Accelerator off-load information. acc_qvalid_o 1 Out Accelerator off-load request is valid. AXI-style handshake. acc_qready_i 1 In Request has been accepted. acc_prsp_i bits(acc_resp_t) In Accelerator response information. acc_pvalid_i 1 In Accelerator response is valid. AXI-style handshake. acc_pready_o 1 Out Accelerator response has been accepted by the core. data_req_o bits(dreq_t) Out Load/store request. See reqrsp interface . data_rsp_i bits(drsp_t) In Load/store response. See reqrsp interface . wake_up_sync_i 1 In Deprecated. Tie-low. ptw_valid_o 2 Out Instruction or data TLB missed. Page table walking request. ptw_ready_i 2 In Instruction or data miss has been accepted. ptw_va_o 2*bits(va_t) Out Instruction or data virtual address requested to be translated. ptw_ppn_o, 2*bits(pa_t) Out Instruction or data physical base address. Forwarded from satp register. ptw_pte_i, 2*bits(l0_pte_t) In Instruction or data PTE entry in (translated virtual address). ptw_is_4mega_i, 2 In Instruction or data PTE is a 4 mega page. fpu_rnd_mode_o bits(roundmode_e) Out Side-band signal forwarding the rounding mode from fcsr . fpu_status_i bits(status_t) In Exception status of FPU (can be tied to 0 if no FPU is used).","title":"Ports"},{"location":"rm/snitch/#instantiation-template","text":"snitch #( . AddrWidth (), . DataWidth (), . acc_req_t (), . acc_resp_t (), . dreq_t (), . drsp_t (), . pa_t ( pa_t , . l0_pte_t (), . BootAddr (), . SnitchPMACfg (), . NumIntOutstandingLoads (), . NumIntOutstandingMem (), . NumDTLBEntries (), . NumITLBEntries (), . RVE (), . FP_EN (), . Xdma (), . Xssr (), . RVF (), . RVD (), . XF16 (), . XF16ALT (), . XF8 (), . XF8ALT (), . XFVEC (), . XFDOTP (), . FLEN () ) i_snitch ( . clk_i ( ), . rst_i (), . hart_id_i (), . irq_i (), . flush_i_valid_o (), . flush_i_ready_i (), . inst_addr_o (), . inst_cacheable_o (), . inst_data_i (), . inst_valid_o (), . inst_ready_i (), . acc_qreq_o (), . acc_qvalid_o (), . acc_qready_i (), . acc_prsp_i (), . acc_pvalid_i (), . acc_pready_o (), . data_req_o (), . data_rsp_i (), . ptw_valid_o (), . ptw_ready_i (), . ptw_va_o (), . ptw_ppn_o (), . ptw_pte_i (), . ptw_is_4mega_i (), . wake_up_sync_i (), . fpu_rnd_mode_o (), . fpu_status_i () );","title":"Instantiation Template"},{"location":"rm/snitch/#testbench","text":"The L0 TLBs: Random requests are generated. The golden model saves all requests, if a new request comes in it is either sourced from memory (if it exists) or re-generated based on constraint randomization. Response from the DUT are compared to the golden model.","title":"Testbench"},{"location":"rm/snitch_cluster/","text":"Snitch Cluster This ip contains a cluster of Snitch cores, arranged in a specific (but configurable fashion). Memory Map The memory map of the cluster is determined by the cluster_base_addr_i signal. Depending on the amount of memory the TCDM and Periph regions will be scaled accordingly. The peripheral region will always be the same size as the TCDM . Let TCDMSize denote the size of the TCDM . Let PeripheralSize denote the size of the cluster peripheral address space. Let TCDMEndAddress = cluster_base_addr_i + TCDMSize Let SocEndAddress = TCDMEndAddress + PeripheralSize Range Dest Description [ SocEndAddress - ) SoC Routed out of the cluster. Address range depends on available address bits. [ TCDMEndAddress - SocEndAddress ) Periph Cluster local peripherals. [ cluster_base_addr_i - TCDMEndAddress ) TCDM Cluster local tightly coupled data memory. [ 0x0 - cluster_base_addr_i ) SoC Routed out of the cluster. Info Because the address check on each core's LSU path is quite critical, we rely on a simplified checking scheme were we revert to checking the address against a mask and base combination. This makes the hardware less expensive (and faster) as no complicated adder circuits are needed and a couple of and gates are enough. (In comparison to a full address check where two adders are need) assign match = ( addr_base & addr_mask ) == ( addr_to_check & addr_mask ); As a consequence the cluster_base_addr_i has to be aligned to the the TCDM size, otherwise this check can't distinguish between routing to the TCDM or SoC / Periph . A static assertion checks that this holds true.","title":"Snitch Cluster"},{"location":"rm/snitch_cluster/#snitch-cluster","text":"This ip contains a cluster of Snitch cores, arranged in a specific (but configurable fashion).","title":"Snitch Cluster"},{"location":"rm/snitch_cluster/#memory-map","text":"The memory map of the cluster is determined by the cluster_base_addr_i signal. Depending on the amount of memory the TCDM and Periph regions will be scaled accordingly. The peripheral region will always be the same size as the TCDM . Let TCDMSize denote the size of the TCDM . Let PeripheralSize denote the size of the cluster peripheral address space. Let TCDMEndAddress = cluster_base_addr_i + TCDMSize Let SocEndAddress = TCDMEndAddress + PeripheralSize Range Dest Description [ SocEndAddress - ) SoC Routed out of the cluster. Address range depends on available address bits. [ TCDMEndAddress - SocEndAddress ) Periph Cluster local peripherals. [ cluster_base_addr_i - TCDMEndAddress ) TCDM Cluster local tightly coupled data memory. [ 0x0 - cluster_base_addr_i ) SoC Routed out of the cluster. Info Because the address check on each core's LSU path is quite critical, we rely on a simplified checking scheme were we revert to checking the address against a mask and base combination. This makes the hardware less expensive (and faster) as no complicated adder circuits are needed and a couple of and gates are enough. (In comparison to a full address check where two adders are need) assign match = ( addr_base & addr_mask ) == ( addr_to_check & addr_mask ); As a consequence the cluster_base_addr_i has to be aligned to the the TCDM size, otherwise this check can't distinguish between routing to the TCDM or SoC / Periph . A static assertion checks that this holds true.","title":"Memory Map"},{"location":"runtime/Classes/","text":"Classes struct conv_layer_struct This structure contains all parameters necessary for Convolutional layers. struct gemm_layer_struct This structure contains all parameters necessary for GEMM. struct gemm_result_t struct ident struct kernel_fp32 parameters for single-precision fusedconv kernel struct kernel_fp64 parameters for double-precision fusedconv kernel struct omp_prof_t struct omp_t struct omp_team_t union perf_reg32_t struct perf_reg_t struct snrt_allocator struct snrt_allocator_inst struct snrt_barrier Barrier to use with snrt_barrier . struct snrt_peripherals Peripherals to the Snitch SoC. struct snrt_slice A slice of memory. struct snrt_team struct snrt_team_root Updated on 2022-05-17 at 12:28:58 +0000","title":"Classes"},{"location":"runtime/Classes/#classes","text":"struct conv_layer_struct This structure contains all parameters necessary for Convolutional layers. struct gemm_layer_struct This structure contains all parameters necessary for GEMM. struct gemm_result_t struct ident struct kernel_fp32 parameters for single-precision fusedconv kernel struct kernel_fp64 parameters for double-precision fusedconv kernel struct omp_prof_t struct omp_t struct omp_team_t union perf_reg32_t struct perf_reg_t struct snrt_allocator struct snrt_allocator_inst struct snrt_barrier Barrier to use with snrt_barrier . struct snrt_peripherals Peripherals to the Snitch SoC. struct snrt_slice A slice of memory. struct snrt_team struct snrt_team_root Updated on 2022-05-17 at 12:28:58 +0000","title":"Classes"},{"location":"runtime/Classes/structconv__layer__struct/","text":"conv_layer_struct This structure contains all parameters necessary for Convolutional layers. #include <layer.h> Public Attributes Name uint32_t CO uint32_t CI uint32_t IH uint32_t IW uint32_t OH uint32_t OW uint32_t FH uint32_t FW uint32_t pad double * ifmap double * weights double * ofmap uint32_t TILE_CI uint32_t cluster2cluster uint32_t im2col double * gamma double * beta precision_t dtype Public Attributes Documentation variable CO uint32_t CO ; Number of output channels variable CI uint32_t CI ; Number of input channels variable IH uint32_t IH ; Height of input feature map variable IW uint32_t IW ; Width of input feature map variable OH uint32_t OH ; Height of output feature map variable OW uint32_t OW ; Width of output feature map variable FH uint32_t FH ; Height of filter variable FW uint32_t FW ; Width of filter variable pad uint32_t pad ; Padding on all sides variable ifmap double * ifmap ; Pointer to input feature map variable weights double * weights ; Pointer to weights variable ofmap double * ofmap ; Pointer to output feature map variable TILE_CI uint32_t TILE_CI ; Tiling factor of input channel variable cluster2cluster uint32_t cluster2cluster ; Flag for enabling cluster 2 cluster communication variable im2col uint32_t im2col ; Flag for enabling im2col + GEMM variable gamma double * gamma ; Pointer to gamma for BatchNorm variable beta double * beta ; Pointer to beta for BatchNorm variable dtype precision_t dtype ; Updated on 2022-05-17 at 12:28:58 +0000","title":"conv_layer_struct"},{"location":"runtime/Classes/structconv__layer__struct/#conv_layer_struct","text":"This structure contains all parameters necessary for Convolutional layers. #include <layer.h>","title":"conv_layer_struct"},{"location":"runtime/Classes/structconv__layer__struct/#public-attributes","text":"Name uint32_t CO uint32_t CI uint32_t IH uint32_t IW uint32_t OH uint32_t OW uint32_t FH uint32_t FW uint32_t pad double * ifmap double * weights double * ofmap uint32_t TILE_CI uint32_t cluster2cluster uint32_t im2col double * gamma double * beta precision_t dtype","title":"Public Attributes"},{"location":"runtime/Classes/structconv__layer__struct/#public-attributes-documentation","text":"","title":"Public Attributes Documentation"},{"location":"runtime/Classes/structconv__layer__struct/#variable-co","text":"uint32_t CO ; Number of output channels","title":"variable CO"},{"location":"runtime/Classes/structconv__layer__struct/#variable-ci","text":"uint32_t CI ; Number of input channels","title":"variable CI"},{"location":"runtime/Classes/structconv__layer__struct/#variable-ih","text":"uint32_t IH ; Height of input feature map","title":"variable IH"},{"location":"runtime/Classes/structconv__layer__struct/#variable-iw","text":"uint32_t IW ; Width of input feature map","title":"variable IW"},{"location":"runtime/Classes/structconv__layer__struct/#variable-oh","text":"uint32_t OH ; Height of output feature map","title":"variable OH"},{"location":"runtime/Classes/structconv__layer__struct/#variable-ow","text":"uint32_t OW ; Width of output feature map","title":"variable OW"},{"location":"runtime/Classes/structconv__layer__struct/#variable-fh","text":"uint32_t FH ; Height of filter","title":"variable FH"},{"location":"runtime/Classes/structconv__layer__struct/#variable-fw","text":"uint32_t FW ; Width of filter","title":"variable FW"},{"location":"runtime/Classes/structconv__layer__struct/#variable-pad","text":"uint32_t pad ; Padding on all sides","title":"variable pad"},{"location":"runtime/Classes/structconv__layer__struct/#variable-ifmap","text":"double * ifmap ; Pointer to input feature map","title":"variable ifmap"},{"location":"runtime/Classes/structconv__layer__struct/#variable-weights","text":"double * weights ; Pointer to weights","title":"variable weights"},{"location":"runtime/Classes/structconv__layer__struct/#variable-ofmap","text":"double * ofmap ; Pointer to output feature map","title":"variable ofmap"},{"location":"runtime/Classes/structconv__layer__struct/#variable-tile_ci","text":"uint32_t TILE_CI ; Tiling factor of input channel","title":"variable TILE_CI"},{"location":"runtime/Classes/structconv__layer__struct/#variable-cluster2cluster","text":"uint32_t cluster2cluster ; Flag for enabling cluster 2 cluster communication","title":"variable cluster2cluster"},{"location":"runtime/Classes/structconv__layer__struct/#variable-im2col","text":"uint32_t im2col ; Flag for enabling im2col + GEMM","title":"variable im2col"},{"location":"runtime/Classes/structconv__layer__struct/#variable-gamma","text":"double * gamma ; Pointer to gamma for BatchNorm","title":"variable gamma"},{"location":"runtime/Classes/structconv__layer__struct/#variable-beta","text":"double * beta ; Pointer to beta for BatchNorm","title":"variable beta"},{"location":"runtime/Classes/structconv__layer__struct/#variable-dtype","text":"precision_t dtype ; Updated on 2022-05-17 at 12:28:58 +0000","title":"variable dtype"},{"location":"runtime/Classes/structgemm__layer__struct/","text":"gemm_layer_struct This structure contains all parameters necessary for GEMM. #include <layer.h> Public Attributes Name uint32_t M uint32_t M_p uint32_t N uint32_t K uint32_t TA uint32_t TB uint32_t TILE_M uint32_t TILE_N uint32_t TILE_K double * A double * B double * C uint32_t ALPHA precision_t dtype Public Attributes Documentation variable M uint32_t M ; Dimension of matrix product MxK * KxN variable M_p uint32_t M_p ; M divided by number of compute cores variable N uint32_t N ; Dimension of matrix product MxK * KxN variable K uint32_t K ; Dimension of matrix product MxK * KxN variable TA uint32_t TA ; Transpose matrix A variable TB uint32_t TB ; Transpose matrix B variable TILE_M uint32_t TILE_M ; Tile factor across M dimension variable TILE_N uint32_t TILE_N ; Tile factor across N dimension variable TILE_K uint32_t TILE_K ; Tile factor across K dimension variable A double * A ; Pointer to matrix A variable B double * B ; Pointer to matrix B variable C double * C ; Pointer to matrix C variable ALPHA uint32_t ALPHA ; constant factor: A * B + ALPHA * C variable dtype precision_t dtype ; Precision of GEMM Precision of Convolution layer Updated on 2022-05-17 at 12:28:58 +0000","title":"gemm_layer_struct"},{"location":"runtime/Classes/structgemm__layer__struct/#gemm_layer_struct","text":"This structure contains all parameters necessary for GEMM. #include <layer.h>","title":"gemm_layer_struct"},{"location":"runtime/Classes/structgemm__layer__struct/#public-attributes","text":"Name uint32_t M uint32_t M_p uint32_t N uint32_t K uint32_t TA uint32_t TB uint32_t TILE_M uint32_t TILE_N uint32_t TILE_K double * A double * B double * C uint32_t ALPHA precision_t dtype","title":"Public Attributes"},{"location":"runtime/Classes/structgemm__layer__struct/#public-attributes-documentation","text":"","title":"Public Attributes Documentation"},{"location":"runtime/Classes/structgemm__layer__struct/#variable-m","text":"uint32_t M ; Dimension of matrix product MxK * KxN","title":"variable M"},{"location":"runtime/Classes/structgemm__layer__struct/#variable-m_p","text":"uint32_t M_p ; M divided by number of compute cores","title":"variable M_p"},{"location":"runtime/Classes/structgemm__layer__struct/#variable-n","text":"uint32_t N ; Dimension of matrix product MxK * KxN","title":"variable N"},{"location":"runtime/Classes/structgemm__layer__struct/#variable-k","text":"uint32_t K ; Dimension of matrix product MxK * KxN","title":"variable K"},{"location":"runtime/Classes/structgemm__layer__struct/#variable-ta","text":"uint32_t TA ; Transpose matrix A","title":"variable TA"},{"location":"runtime/Classes/structgemm__layer__struct/#variable-tb","text":"uint32_t TB ; Transpose matrix B","title":"variable TB"},{"location":"runtime/Classes/structgemm__layer__struct/#variable-tile_m","text":"uint32_t TILE_M ; Tile factor across M dimension","title":"variable TILE_M"},{"location":"runtime/Classes/structgemm__layer__struct/#variable-tile_n","text":"uint32_t TILE_N ; Tile factor across N dimension","title":"variable TILE_N"},{"location":"runtime/Classes/structgemm__layer__struct/#variable-tile_k","text":"uint32_t TILE_K ; Tile factor across K dimension","title":"variable TILE_K"},{"location":"runtime/Classes/structgemm__layer__struct/#variable-a","text":"double * A ; Pointer to matrix A","title":"variable A"},{"location":"runtime/Classes/structgemm__layer__struct/#variable-b","text":"double * B ; Pointer to matrix B","title":"variable B"},{"location":"runtime/Classes/structgemm__layer__struct/#variable-c","text":"double * C ; Pointer to matrix C","title":"variable C"},{"location":"runtime/Classes/structgemm__layer__struct/#variable-alpha","text":"uint32_t ALPHA ; constant factor: A * B + ALPHA * C","title":"variable ALPHA"},{"location":"runtime/Classes/structgemm__layer__struct/#variable-dtype","text":"precision_t dtype ; Precision of GEMM Precision of Convolution layer Updated on 2022-05-17 at 12:28:58 +0000","title":"variable dtype"},{"location":"runtime/Classes/structgemm__result__t/","text":"gemm_result_t #include <matmul.h> Public Attributes Name size_t errors size_t cycles_core size_t cycles_total Public Attributes Documentation variable errors size_t errors ; variable cycles_core size_t cycles_core ; variable cycles_total size_t cycles_total ; Updated on 2022-05-17 at 12:28:58 +0000","title":"gemm_result_t"},{"location":"runtime/Classes/structgemm__result__t/#gemm_result_t","text":"#include <matmul.h>","title":"gemm_result_t"},{"location":"runtime/Classes/structgemm__result__t/#public-attributes","text":"Name size_t errors size_t cycles_core size_t cycles_total","title":"Public Attributes"},{"location":"runtime/Classes/structgemm__result__t/#public-attributes-documentation","text":"","title":"Public Attributes Documentation"},{"location":"runtime/Classes/structgemm__result__t/#variable-errors","text":"size_t errors ;","title":"variable errors"},{"location":"runtime/Classes/structgemm__result__t/#variable-cycles_core","text":"size_t cycles_core ;","title":"variable cycles_core"},{"location":"runtime/Classes/structgemm__result__t/#variable-cycles_total","text":"size_t cycles_total ; Updated on 2022-05-17 at 12:28:58 +0000","title":"variable cycles_total"},{"location":"runtime/Classes/structident/","text":"ident #include <interface.h> Public Attributes Name kmp_int32 reserved_1 kmp_int32 flags kmp_int32 reserved_2 kmp_int32 reserved_3 char const * psource Public Attributes Documentation variable reserved_1 kmp_int32 reserved_1 ; might be used in Fortran; see above variable flags kmp_int32 flags ; also f.flags; KMP_IDENT_xxx flags; KMP_IDENT_KMPC identifies this union member variable reserved_2 kmp_int32 reserved_2 ; not really used in Fortran any more; see above variable reserved_3 kmp_int32 reserved_3 ; source[4] in Fortran, do not use for C++ variable psource char const * psource ; String describing the source location. The string is composed of semi-colon separated fields which describe the source file, the function and a pair of line numbers that delimit the construct. Updated on 2022-05-17 at 12:28:58 +0000","title":"ident"},{"location":"runtime/Classes/structident/#ident","text":"#include <interface.h>","title":"ident"},{"location":"runtime/Classes/structident/#public-attributes","text":"Name kmp_int32 reserved_1 kmp_int32 flags kmp_int32 reserved_2 kmp_int32 reserved_3 char const * psource","title":"Public Attributes"},{"location":"runtime/Classes/structident/#public-attributes-documentation","text":"","title":"Public Attributes Documentation"},{"location":"runtime/Classes/structident/#variable-reserved_1","text":"kmp_int32 reserved_1 ; might be used in Fortran; see above","title":"variable reserved_1"},{"location":"runtime/Classes/structident/#variable-flags","text":"kmp_int32 flags ; also f.flags; KMP_IDENT_xxx flags; KMP_IDENT_KMPC identifies this union member","title":"variable flags"},{"location":"runtime/Classes/structident/#variable-reserved_2","text":"kmp_int32 reserved_2 ; not really used in Fortran any more; see above","title":"variable reserved_2"},{"location":"runtime/Classes/structident/#variable-reserved_3","text":"kmp_int32 reserved_3 ; source[4] in Fortran, do not use for C++","title":"variable reserved_3"},{"location":"runtime/Classes/structident/#variable-psource","text":"char const * psource ; String describing the source location. The string is composed of semi-colon separated fields which describe the source file, the function and a pair of line numbers that delimit the construct. Updated on 2022-05-17 at 12:28:58 +0000","title":"variable psource"},{"location":"runtime/Classes/structkernel__fp32/","text":"kernel_fp32 parameters for single-precision fusedconv kernel #include <conv2d.h> Public Attributes Name float * pInBuffer uint16_t dim_in_x uint16_t dim_in_y uint16_t ch_in float * pWeight uint16_t ch_out uint16_t dim_kernel_x uint16_t dim_kernel_y uint16_t padding_y_top uint16_t padding_y_bottom uint16_t padding_x_left uint16_t padding_x_right uint16_t stride_x uint16_t stride_y int8_t * bias uint16_t bias_shift uint16_t out_shift uint16_t out_mult float * pOutBuffer uint16_t dim_out_x uint16_t dim_out_y float * kappa float * lambda uint8_t * pIm2ColBuffer int flag_relu int flag_batch_norm int flag_y_accumulate_start int flag_y_accumulate_end unsigned int * memory_chan Public Attributes Documentation variable pInBuffer float * pInBuffer ; pointer to the input feature map variable dim_in_x uint16_t dim_in_x ; width of input feature map variable dim_in_y uint16_t dim_in_y ; height of input feature map variable ch_in uint16_t ch_in ; number of input channels variable pWeight float * pWeight ; pointer to weights variable ch_out uint16_t ch_out ; number of output channels variable dim_kernel_x uint16_t dim_kernel_x ; width of kernel variable dim_kernel_y uint16_t dim_kernel_y ; height of kernel variable padding_y_top uint16_t padding_y_top ; number of pixels padded on the top variable padding_y_bottom uint16_t padding_y_bottom ; number of pixels padded on the bottom variable padding_x_left uint16_t padding_x_left ; number of pixels padded on the left variable padding_x_right uint16_t padding_x_right ; number of pixels padded on the right variable stride_x uint16_t stride_x ; stride in x direction variable stride_y uint16_t stride_y ; stride in y direction variable bias int8_t * bias ; bias of convolution (currently not used) variable bias_shift uint16_t bias_shift ; bias shift of convolution (currently not used) variable out_shift uint16_t out_shift ; shift factor for requantization (not used for floating point) variable out_mult uint16_t out_mult ; mult factor for requantization (not used for floating point) variable pOutBuffer float * pOutBuffer ; pointer to output feature map variable dim_out_x uint16_t dim_out_x ; width of output feature map variable dim_out_y uint16_t dim_out_y ; height of output feature map variable kappa float * kappa ; multiplication factor for BatchNorm variable lambda float * lambda ; variable pIm2ColBuffer uint8_t * pIm2ColBuffer ; pointer to im2col Buffer (not used) bias for BatchNorm variable flag_relu int flag_relu ; RELU activation flag variable flag_batch_norm int flag_batch_norm ; BatchNorm flag variable flag_y_accumulate_start int flag_y_accumulate_start ; indicates that output feature map is initizialized with zeros variable flag_y_accumulate_end int flag_y_accumulate_end ; indicates that BN, RELU can be performed variable memory_chan unsigned int * memory_chan ; Not used Updated on 2022-05-17 at 12:28:58 +0000","title":"kernel_fp32"},{"location":"runtime/Classes/structkernel__fp32/#kernel_fp32","text":"parameters for single-precision fusedconv kernel #include <conv2d.h>","title":"kernel_fp32"},{"location":"runtime/Classes/structkernel__fp32/#public-attributes","text":"Name float * pInBuffer uint16_t dim_in_x uint16_t dim_in_y uint16_t ch_in float * pWeight uint16_t ch_out uint16_t dim_kernel_x uint16_t dim_kernel_y uint16_t padding_y_top uint16_t padding_y_bottom uint16_t padding_x_left uint16_t padding_x_right uint16_t stride_x uint16_t stride_y int8_t * bias uint16_t bias_shift uint16_t out_shift uint16_t out_mult float * pOutBuffer uint16_t dim_out_x uint16_t dim_out_y float * kappa float * lambda uint8_t * pIm2ColBuffer int flag_relu int flag_batch_norm int flag_y_accumulate_start int flag_y_accumulate_end unsigned int * memory_chan","title":"Public Attributes"},{"location":"runtime/Classes/structkernel__fp32/#public-attributes-documentation","text":"","title":"Public Attributes Documentation"},{"location":"runtime/Classes/structkernel__fp32/#variable-pinbuffer","text":"float * pInBuffer ; pointer to the input feature map","title":"variable pInBuffer"},{"location":"runtime/Classes/structkernel__fp32/#variable-dim_in_x","text":"uint16_t dim_in_x ; width of input feature map","title":"variable dim_in_x"},{"location":"runtime/Classes/structkernel__fp32/#variable-dim_in_y","text":"uint16_t dim_in_y ; height of input feature map","title":"variable dim_in_y"},{"location":"runtime/Classes/structkernel__fp32/#variable-ch_in","text":"uint16_t ch_in ; number of input channels","title":"variable ch_in"},{"location":"runtime/Classes/structkernel__fp32/#variable-pweight","text":"float * pWeight ; pointer to weights","title":"variable pWeight"},{"location":"runtime/Classes/structkernel__fp32/#variable-ch_out","text":"uint16_t ch_out ; number of output channels","title":"variable ch_out"},{"location":"runtime/Classes/structkernel__fp32/#variable-dim_kernel_x","text":"uint16_t dim_kernel_x ; width of kernel","title":"variable dim_kernel_x"},{"location":"runtime/Classes/structkernel__fp32/#variable-dim_kernel_y","text":"uint16_t dim_kernel_y ; height of kernel","title":"variable dim_kernel_y"},{"location":"runtime/Classes/structkernel__fp32/#variable-padding_y_top","text":"uint16_t padding_y_top ; number of pixels padded on the top","title":"variable padding_y_top"},{"location":"runtime/Classes/structkernel__fp32/#variable-padding_y_bottom","text":"uint16_t padding_y_bottom ; number of pixels padded on the bottom","title":"variable padding_y_bottom"},{"location":"runtime/Classes/structkernel__fp32/#variable-padding_x_left","text":"uint16_t padding_x_left ; number of pixels padded on the left","title":"variable padding_x_left"},{"location":"runtime/Classes/structkernel__fp32/#variable-padding_x_right","text":"uint16_t padding_x_right ; number of pixels padded on the right","title":"variable padding_x_right"},{"location":"runtime/Classes/structkernel__fp32/#variable-stride_x","text":"uint16_t stride_x ; stride in x direction","title":"variable stride_x"},{"location":"runtime/Classes/structkernel__fp32/#variable-stride_y","text":"uint16_t stride_y ; stride in y direction","title":"variable stride_y"},{"location":"runtime/Classes/structkernel__fp32/#variable-bias","text":"int8_t * bias ; bias of convolution (currently not used)","title":"variable bias"},{"location":"runtime/Classes/structkernel__fp32/#variable-bias_shift","text":"uint16_t bias_shift ; bias shift of convolution (currently not used)","title":"variable bias_shift"},{"location":"runtime/Classes/structkernel__fp32/#variable-out_shift","text":"uint16_t out_shift ; shift factor for requantization (not used for floating point)","title":"variable out_shift"},{"location":"runtime/Classes/structkernel__fp32/#variable-out_mult","text":"uint16_t out_mult ; mult factor for requantization (not used for floating point)","title":"variable out_mult"},{"location":"runtime/Classes/structkernel__fp32/#variable-poutbuffer","text":"float * pOutBuffer ; pointer to output feature map","title":"variable pOutBuffer"},{"location":"runtime/Classes/structkernel__fp32/#variable-dim_out_x","text":"uint16_t dim_out_x ; width of output feature map","title":"variable dim_out_x"},{"location":"runtime/Classes/structkernel__fp32/#variable-dim_out_y","text":"uint16_t dim_out_y ; height of output feature map","title":"variable dim_out_y"},{"location":"runtime/Classes/structkernel__fp32/#variable-kappa","text":"float * kappa ; multiplication factor for BatchNorm","title":"variable kappa"},{"location":"runtime/Classes/structkernel__fp32/#variable-lambda","text":"float * lambda ;","title":"variable lambda"},{"location":"runtime/Classes/structkernel__fp32/#variable-pim2colbuffer","text":"uint8_t * pIm2ColBuffer ; pointer to im2col Buffer (not used) bias for BatchNorm","title":"variable pIm2ColBuffer"},{"location":"runtime/Classes/structkernel__fp32/#variable-flag_relu","text":"int flag_relu ; RELU activation flag","title":"variable flag_relu"},{"location":"runtime/Classes/structkernel__fp32/#variable-flag_batch_norm","text":"int flag_batch_norm ; BatchNorm flag","title":"variable flag_batch_norm"},{"location":"runtime/Classes/structkernel__fp32/#variable-flag_y_accumulate_start","text":"int flag_y_accumulate_start ; indicates that output feature map is initizialized with zeros","title":"variable flag_y_accumulate_start"},{"location":"runtime/Classes/structkernel__fp32/#variable-flag_y_accumulate_end","text":"int flag_y_accumulate_end ; indicates that BN, RELU can be performed","title":"variable flag_y_accumulate_end"},{"location":"runtime/Classes/structkernel__fp32/#variable-memory_chan","text":"unsigned int * memory_chan ; Not used Updated on 2022-05-17 at 12:28:58 +0000","title":"variable memory_chan"},{"location":"runtime/Classes/structkernel__fp64/","text":"kernel_fp64 parameters for double-precision fusedconv kernel #include <conv2d.h> Public Attributes Name double * pInBuffer uint16_t dim_in_x uint16_t dim_in_y uint16_t ch_in double * pWeight uint16_t ch_out uint16_t dim_kernel_x uint16_t dim_kernel_y uint16_t padding_y_top uint16_t padding_y_bottom uint16_t padding_x_left uint16_t padding_x_right uint16_t stride_x uint16_t stride_y int8_t * bias uint16_t bias_shift uint16_t out_shift uint16_t out_mult double * pOutBuffer uint16_t dim_out_x uint16_t dim_out_y double * kappa double * lambda uint8_t * pIm2ColBuffer int flag_relu int flag_batch_norm int flag_y_accumulate_start int flag_y_accumulate_end unsigned int * memory_chan Public Attributes Documentation variable pInBuffer double * pInBuffer ; pointer to the input feature map variable dim_in_x uint16_t dim_in_x ; width of input feature map variable dim_in_y uint16_t dim_in_y ; height of input feature map variable ch_in uint16_t ch_in ; number of input channels variable pWeight double * pWeight ; pointer to weights variable ch_out uint16_t ch_out ; number of output channels variable dim_kernel_x uint16_t dim_kernel_x ; width of kernel variable dim_kernel_y uint16_t dim_kernel_y ; height of kernel variable padding_y_top uint16_t padding_y_top ; number of pixels padded on the top variable padding_y_bottom uint16_t padding_y_bottom ; number of pixels padded on the bottom variable padding_x_left uint16_t padding_x_left ; number of pixels padded on the left variable padding_x_right uint16_t padding_x_right ; number of pixels padded on the right variable stride_x uint16_t stride_x ; stride in x direction variable stride_y uint16_t stride_y ; stride in y direction variable bias int8_t * bias ; bias of convolution (currently not used) variable bias_shift uint16_t bias_shift ; bias shift of convolution (currently not used) variable out_shift uint16_t out_shift ; shift factor for requantization (not used for floating point) variable out_mult uint16_t out_mult ; mult factor for requantization (not used for floating point) variable pOutBuffer double * pOutBuffer ; pointer to output feature map variable dim_out_x uint16_t dim_out_x ; width of output feature map variable dim_out_y uint16_t dim_out_y ; height of output feature map variable kappa double * kappa ; multiplication factor for BatchNorm variable lambda double * lambda ; bias for BatchNorm variable pIm2ColBuffer uint8_t * pIm2ColBuffer ; pointer to im2col Buffer (not used) variable flag_relu int flag_relu ; RELU activation flag variable flag_batch_norm int flag_batch_norm ; BatchNorm flag variable flag_y_accumulate_start int flag_y_accumulate_start ; indicates that output feature map is initizialized with zeros variable flag_y_accumulate_end int flag_y_accumulate_end ; indicates that BN, RELU can be performed variable memory_chan unsigned int * memory_chan ; Not used Updated on 2022-05-17 at 12:28:58 +0000","title":"kernel_fp64"},{"location":"runtime/Classes/structkernel__fp64/#kernel_fp64","text":"parameters for double-precision fusedconv kernel #include <conv2d.h>","title":"kernel_fp64"},{"location":"runtime/Classes/structkernel__fp64/#public-attributes","text":"Name double * pInBuffer uint16_t dim_in_x uint16_t dim_in_y uint16_t ch_in double * pWeight uint16_t ch_out uint16_t dim_kernel_x uint16_t dim_kernel_y uint16_t padding_y_top uint16_t padding_y_bottom uint16_t padding_x_left uint16_t padding_x_right uint16_t stride_x uint16_t stride_y int8_t * bias uint16_t bias_shift uint16_t out_shift uint16_t out_mult double * pOutBuffer uint16_t dim_out_x uint16_t dim_out_y double * kappa double * lambda uint8_t * pIm2ColBuffer int flag_relu int flag_batch_norm int flag_y_accumulate_start int flag_y_accumulate_end unsigned int * memory_chan","title":"Public Attributes"},{"location":"runtime/Classes/structkernel__fp64/#public-attributes-documentation","text":"","title":"Public Attributes Documentation"},{"location":"runtime/Classes/structkernel__fp64/#variable-pinbuffer","text":"double * pInBuffer ; pointer to the input feature map","title":"variable pInBuffer"},{"location":"runtime/Classes/structkernel__fp64/#variable-dim_in_x","text":"uint16_t dim_in_x ; width of input feature map","title":"variable dim_in_x"},{"location":"runtime/Classes/structkernel__fp64/#variable-dim_in_y","text":"uint16_t dim_in_y ; height of input feature map","title":"variable dim_in_y"},{"location":"runtime/Classes/structkernel__fp64/#variable-ch_in","text":"uint16_t ch_in ; number of input channels","title":"variable ch_in"},{"location":"runtime/Classes/structkernel__fp64/#variable-pweight","text":"double * pWeight ; pointer to weights","title":"variable pWeight"},{"location":"runtime/Classes/structkernel__fp64/#variable-ch_out","text":"uint16_t ch_out ; number of output channels","title":"variable ch_out"},{"location":"runtime/Classes/structkernel__fp64/#variable-dim_kernel_x","text":"uint16_t dim_kernel_x ; width of kernel","title":"variable dim_kernel_x"},{"location":"runtime/Classes/structkernel__fp64/#variable-dim_kernel_y","text":"uint16_t dim_kernel_y ; height of kernel","title":"variable dim_kernel_y"},{"location":"runtime/Classes/structkernel__fp64/#variable-padding_y_top","text":"uint16_t padding_y_top ; number of pixels padded on the top","title":"variable padding_y_top"},{"location":"runtime/Classes/structkernel__fp64/#variable-padding_y_bottom","text":"uint16_t padding_y_bottom ; number of pixels padded on the bottom","title":"variable padding_y_bottom"},{"location":"runtime/Classes/structkernel__fp64/#variable-padding_x_left","text":"uint16_t padding_x_left ; number of pixels padded on the left","title":"variable padding_x_left"},{"location":"runtime/Classes/structkernel__fp64/#variable-padding_x_right","text":"uint16_t padding_x_right ; number of pixels padded on the right","title":"variable padding_x_right"},{"location":"runtime/Classes/structkernel__fp64/#variable-stride_x","text":"uint16_t stride_x ; stride in x direction","title":"variable stride_x"},{"location":"runtime/Classes/structkernel__fp64/#variable-stride_y","text":"uint16_t stride_y ; stride in y direction","title":"variable stride_y"},{"location":"runtime/Classes/structkernel__fp64/#variable-bias","text":"int8_t * bias ; bias of convolution (currently not used)","title":"variable bias"},{"location":"runtime/Classes/structkernel__fp64/#variable-bias_shift","text":"uint16_t bias_shift ; bias shift of convolution (currently not used)","title":"variable bias_shift"},{"location":"runtime/Classes/structkernel__fp64/#variable-out_shift","text":"uint16_t out_shift ; shift factor for requantization (not used for floating point)","title":"variable out_shift"},{"location":"runtime/Classes/structkernel__fp64/#variable-out_mult","text":"uint16_t out_mult ; mult factor for requantization (not used for floating point)","title":"variable out_mult"},{"location":"runtime/Classes/structkernel__fp64/#variable-poutbuffer","text":"double * pOutBuffer ; pointer to output feature map","title":"variable pOutBuffer"},{"location":"runtime/Classes/structkernel__fp64/#variable-dim_out_x","text":"uint16_t dim_out_x ; width of output feature map","title":"variable dim_out_x"},{"location":"runtime/Classes/structkernel__fp64/#variable-dim_out_y","text":"uint16_t dim_out_y ; height of output feature map","title":"variable dim_out_y"},{"location":"runtime/Classes/structkernel__fp64/#variable-kappa","text":"double * kappa ; multiplication factor for BatchNorm","title":"variable kappa"},{"location":"runtime/Classes/structkernel__fp64/#variable-lambda","text":"double * lambda ; bias for BatchNorm","title":"variable lambda"},{"location":"runtime/Classes/structkernel__fp64/#variable-pim2colbuffer","text":"uint8_t * pIm2ColBuffer ; pointer to im2col Buffer (not used)","title":"variable pIm2ColBuffer"},{"location":"runtime/Classes/structkernel__fp64/#variable-flag_relu","text":"int flag_relu ; RELU activation flag","title":"variable flag_relu"},{"location":"runtime/Classes/structkernel__fp64/#variable-flag_batch_norm","text":"int flag_batch_norm ; BatchNorm flag","title":"variable flag_batch_norm"},{"location":"runtime/Classes/structkernel__fp64/#variable-flag_y_accumulate_start","text":"int flag_y_accumulate_start ; indicates that output feature map is initizialized with zeros","title":"variable flag_y_accumulate_start"},{"location":"runtime/Classes/structkernel__fp64/#variable-flag_y_accumulate_end","text":"int flag_y_accumulate_end ; indicates that BN, RELU can be performed","title":"variable flag_y_accumulate_end"},{"location":"runtime/Classes/structkernel__fp64/#variable-memory_chan","text":"unsigned int * memory_chan ; Not used Updated on 2022-05-17 at 12:28:58 +0000","title":"variable memory_chan"},{"location":"runtime/Classes/structomp__prof__t/","text":"omp_prof_t #include <omp.h> Public Attributes Name uint32_t fork_oh Public Attributes Documentation variable fork_oh uint32_t fork_oh ; Updated on 2022-05-17 at 12:28:58 +0000","title":"omp_prof_t"},{"location":"runtime/Classes/structomp__prof__t/#omp_prof_t","text":"#include <omp.h>","title":"omp_prof_t"},{"location":"runtime/Classes/structomp__prof__t/#public-attributes","text":"Name uint32_t fork_oh","title":"Public Attributes"},{"location":"runtime/Classes/structomp__prof__t/#public-attributes-documentation","text":"","title":"Public Attributes Documentation"},{"location":"runtime/Classes/structomp__prof__t/#variable-fork_oh","text":"uint32_t fork_oh ; Updated on 2022-05-17 at 12:28:58 +0000","title":"variable fork_oh"},{"location":"runtime/Classes/structomp__t/","text":"omp_t #include <omp.h> Public Attributes Name omp_team_t plainTeam int numThreads int maxThreads struct snrt_barrier * kmpc_barrier Pointer to the barrier register used for synchronization eg with #pragma omp barrier. _kmp_ptr32 * kmpc_args Usually the arguments passed to __kmpc_fork_call would do a malloc with the amount of arguments passed. This is too slow for our case and thus we reserve a chunk of arguments in TCDM and use it. This limits the maximum number of arguments. Public Attributes Documentation variable plainTeam omp_team_t plainTeam ; variable numThreads int numThreads ; variable maxThreads int maxThreads ; variable kmpc_barrier struct snrt_barrier * kmpc_barrier ; Pointer to the barrier register used for synchronization eg with #pragma omp barrier. variable kmpc_args _kmp_ptr32 * kmpc_args ; Usually the arguments passed to __kmpc_fork_call would do a malloc with the amount of arguments passed. This is too slow for our case and thus we reserve a chunk of arguments in TCDM and use it. This limits the maximum number of arguments. Updated on 2022-05-17 at 12:28:58 +0000","title":"omp_t"},{"location":"runtime/Classes/structomp__t/#omp_t","text":"#include <omp.h>","title":"omp_t"},{"location":"runtime/Classes/structomp__t/#public-attributes","text":"Name omp_team_t plainTeam int numThreads int maxThreads struct snrt_barrier * kmpc_barrier Pointer to the barrier register used for synchronization eg with #pragma omp barrier. _kmp_ptr32 * kmpc_args Usually the arguments passed to __kmpc_fork_call would do a malloc with the amount of arguments passed. This is too slow for our case and thus we reserve a chunk of arguments in TCDM and use it. This limits the maximum number of arguments.","title":"Public Attributes"},{"location":"runtime/Classes/structomp__t/#public-attributes-documentation","text":"","title":"Public Attributes Documentation"},{"location":"runtime/Classes/structomp__t/#variable-plainteam","text":"omp_team_t plainTeam ;","title":"variable plainTeam"},{"location":"runtime/Classes/structomp__t/#variable-numthreads","text":"int numThreads ;","title":"variable numThreads"},{"location":"runtime/Classes/structomp__t/#variable-maxthreads","text":"int maxThreads ;","title":"variable maxThreads"},{"location":"runtime/Classes/structomp__t/#variable-kmpc_barrier","text":"struct snrt_barrier * kmpc_barrier ; Pointer to the barrier register used for synchronization eg with #pragma omp barrier.","title":"variable kmpc_barrier"},{"location":"runtime/Classes/structomp__t/#variable-kmpc_args","text":"_kmp_ptr32 * kmpc_args ; Usually the arguments passed to __kmpc_fork_call would do a malloc with the amount of arguments passed. This is too slow for our case and thus we reserve a chunk of arguments in TCDM and use it. This limits the maximum number of arguments. Updated on 2022-05-17 at 12:28:58 +0000","title":"variable kmpc_args"},{"location":"runtime/Classes/structomp__team__t/","text":"omp_team_t #include <omp.h> Public Attributes Name char nbThreads int loop_epoch int loop_start int loop_end int loop_incr int loop_chunk int loop_is_setup int core_epoch Public Attributes Documentation variable nbThreads char nbThreads ; variable loop_epoch int loop_epoch ; variable loop_start int loop_start ; variable loop_end int loop_end ; variable loop_incr int loop_incr ; variable loop_chunk int loop_chunk ; variable loop_is_setup int loop_is_setup ; variable core_epoch int core_epoch ; Updated on 2022-05-17 at 12:28:58 +0000","title":"omp_team_t"},{"location":"runtime/Classes/structomp__team__t/#omp_team_t","text":"#include <omp.h>","title":"omp_team_t"},{"location":"runtime/Classes/structomp__team__t/#public-attributes","text":"Name char nbThreads int loop_epoch int loop_start int loop_end int loop_incr int loop_chunk int loop_is_setup int core_epoch","title":"Public Attributes"},{"location":"runtime/Classes/structomp__team__t/#public-attributes-documentation","text":"","title":"Public Attributes Documentation"},{"location":"runtime/Classes/structomp__team__t/#variable-nbthreads","text":"char nbThreads ;","title":"variable nbThreads"},{"location":"runtime/Classes/structomp__team__t/#variable-loop_epoch","text":"int loop_epoch ;","title":"variable loop_epoch"},{"location":"runtime/Classes/structomp__team__t/#variable-loop_start","text":"int loop_start ;","title":"variable loop_start"},{"location":"runtime/Classes/structomp__team__t/#variable-loop_end","text":"int loop_end ;","title":"variable loop_end"},{"location":"runtime/Classes/structomp__team__t/#variable-loop_incr","text":"int loop_incr ;","title":"variable loop_incr"},{"location":"runtime/Classes/structomp__team__t/#variable-loop_chunk","text":"int loop_chunk ;","title":"variable loop_chunk"},{"location":"runtime/Classes/structomp__team__t/#variable-loop_is_setup","text":"int loop_is_setup ;","title":"variable loop_is_setup"},{"location":"runtime/Classes/structomp__team__t/#variable-core_epoch","text":"int core_epoch ; Updated on 2022-05-17 at 12:28:58 +0000","title":"variable core_epoch"},{"location":"runtime/Classes/structperf__reg__t/","text":"perf_reg_t #include <perf_cnt.h> Public Attributes Name volatile perf_reg32_t enable volatile perf_reg32_t hart_select volatile perf_reg32_t perf_counter Public Attributes Documentation variable enable volatile perf_reg32_t enable ; variable hart_select volatile perf_reg32_t hart_select ; variable perf_counter volatile perf_reg32_t perf_counter ; Updated on 2022-05-17 at 12:28:58 +0000","title":"perf_reg_t"},{"location":"runtime/Classes/structperf__reg__t/#perf_reg_t","text":"#include <perf_cnt.h>","title":"perf_reg_t"},{"location":"runtime/Classes/structperf__reg__t/#public-attributes","text":"Name volatile perf_reg32_t enable volatile perf_reg32_t hart_select volatile perf_reg32_t perf_counter","title":"Public Attributes"},{"location":"runtime/Classes/structperf__reg__t/#public-attributes-documentation","text":"","title":"Public Attributes Documentation"},{"location":"runtime/Classes/structperf__reg__t/#variable-enable","text":"volatile perf_reg32_t enable ;","title":"variable enable"},{"location":"runtime/Classes/structperf__reg__t/#variable-hart_select","text":"volatile perf_reg32_t hart_select ;","title":"variable hart_select"},{"location":"runtime/Classes/structperf__reg__t/#variable-perf_counter","text":"volatile perf_reg32_t perf_counter ; Updated on 2022-05-17 at 12:28:58 +0000","title":"variable perf_counter"},{"location":"runtime/Classes/structsnrt__allocator/","text":"snrt_allocator #include <team.h> Public Attributes Name struct snrt_allocator_inst l1 struct snrt_allocator_inst l3 Public Attributes Documentation variable l1 struct snrt_allocator_inst l1 ; variable l3 struct snrt_allocator_inst l3 ; Updated on 2022-05-17 at 12:28:58 +0000","title":"snrt_allocator"},{"location":"runtime/Classes/structsnrt__allocator/#snrt_allocator","text":"#include <team.h>","title":"snrt_allocator"},{"location":"runtime/Classes/structsnrt__allocator/#public-attributes","text":"Name struct snrt_allocator_inst l1 struct snrt_allocator_inst l3","title":"Public Attributes"},{"location":"runtime/Classes/structsnrt__allocator/#public-attributes-documentation","text":"","title":"Public Attributes Documentation"},{"location":"runtime/Classes/structsnrt__allocator/#variable-l1","text":"struct snrt_allocator_inst l1 ;","title":"variable l1"},{"location":"runtime/Classes/structsnrt__allocator/#variable-l3","text":"struct snrt_allocator_inst l3 ; Updated on 2022-05-17 at 12:28:58 +0000","title":"variable l3"},{"location":"runtime/Classes/structsnrt__allocator__inst/","text":"snrt_allocator_inst #include <team.h> Public Attributes Name uint32_t base uint32_t size uint32_t next Public Attributes Documentation variable base uint32_t base ; variable size uint32_t size ; variable next uint32_t next ; Updated on 2022-05-17 at 12:28:58 +0000","title":"snrt_allocator_inst"},{"location":"runtime/Classes/structsnrt__allocator__inst/#snrt_allocator_inst","text":"#include <team.h>","title":"snrt_allocator_inst"},{"location":"runtime/Classes/structsnrt__allocator__inst/#public-attributes","text":"Name uint32_t base uint32_t size uint32_t next","title":"Public Attributes"},{"location":"runtime/Classes/structsnrt__allocator__inst/#public-attributes-documentation","text":"","title":"Public Attributes Documentation"},{"location":"runtime/Classes/structsnrt__allocator__inst/#variable-base","text":"uint32_t base ;","title":"variable base"},{"location":"runtime/Classes/structsnrt__allocator__inst/#variable-size","text":"uint32_t size ;","title":"variable size"},{"location":"runtime/Classes/structsnrt__allocator__inst/#variable-next","text":"uint32_t next ; Updated on 2022-05-17 at 12:28:58 +0000","title":"variable next"},{"location":"runtime/Classes/structsnrt__barrier/","text":"snrt_barrier Barrier to use with snrt_barrier . #include <snrt.h> Public Attributes Name uint32_t volatile barrier uint32_t volatile barrier_iteration Public Attributes Documentation variable barrier uint32_t volatile barrier ; variable barrier_iteration uint32_t volatile barrier_iteration ; Updated on 2022-05-17 at 12:28:58 +0000","title":"snrt_barrier"},{"location":"runtime/Classes/structsnrt__barrier/#snrt_barrier","text":"Barrier to use with snrt_barrier . #include <snrt.h>","title":"snrt_barrier"},{"location":"runtime/Classes/structsnrt__barrier/#public-attributes","text":"Name uint32_t volatile barrier uint32_t volatile barrier_iteration","title":"Public Attributes"},{"location":"runtime/Classes/structsnrt__barrier/#public-attributes-documentation","text":"","title":"Public Attributes Documentation"},{"location":"runtime/Classes/structsnrt__barrier/#variable-barrier","text":"uint32_t volatile barrier ;","title":"variable barrier"},{"location":"runtime/Classes/structsnrt__barrier/#variable-barrier_iteration","text":"uint32_t volatile barrier_iteration ; Updated on 2022-05-17 at 12:28:58 +0000","title":"variable barrier_iteration"},{"location":"runtime/Classes/structsnrt__peripherals/","text":"snrt_peripherals Peripherals to the Snitch SoC. #include <snrt.h> Public Attributes Name volatile uint32_t * clint volatile uint32_t * wakeup uint32_t * perf_counters volatile uint32_t * cl_clint Cluster-local CLINT. Public Attributes Documentation variable clint volatile uint32_t * clint ; variable wakeup volatile uint32_t * wakeup ; variable perf_counters uint32_t * perf_counters ; variable cl_clint volatile uint32_t * cl_clint ; Cluster-local CLINT. Updated on 2022-05-17 at 12:28:58 +0000","title":"snrt_peripherals"},{"location":"runtime/Classes/structsnrt__peripherals/#snrt_peripherals","text":"Peripherals to the Snitch SoC. #include <snrt.h>","title":"snrt_peripherals"},{"location":"runtime/Classes/structsnrt__peripherals/#public-attributes","text":"Name volatile uint32_t * clint volatile uint32_t * wakeup uint32_t * perf_counters volatile uint32_t * cl_clint Cluster-local CLINT.","title":"Public Attributes"},{"location":"runtime/Classes/structsnrt__peripherals/#public-attributes-documentation","text":"","title":"Public Attributes Documentation"},{"location":"runtime/Classes/structsnrt__peripherals/#variable-clint","text":"volatile uint32_t * clint ;","title":"variable clint"},{"location":"runtime/Classes/structsnrt__peripherals/#variable-wakeup","text":"volatile uint32_t * wakeup ;","title":"variable wakeup"},{"location":"runtime/Classes/structsnrt__peripherals/#variable-perf_counters","text":"uint32_t * perf_counters ;","title":"variable perf_counters"},{"location":"runtime/Classes/structsnrt__peripherals/#variable-cl_clint","text":"volatile uint32_t * cl_clint ; Cluster-local CLINT. Updated on 2022-05-17 at 12:28:58 +0000","title":"variable cl_clint"},{"location":"runtime/Classes/structsnrt__slice/","text":"snrt_slice A slice of memory. #include <snrt.h> Public Attributes Name uint64_t start uint64_t end Public Attributes Documentation variable start uint64_t start ; variable end uint64_t end ; Updated on 2022-05-17 at 12:28:58 +0000","title":"snrt_slice"},{"location":"runtime/Classes/structsnrt__slice/#snrt_slice","text":"A slice of memory. #include <snrt.h>","title":"snrt_slice"},{"location":"runtime/Classes/structsnrt__slice/#public-attributes","text":"Name uint64_t start uint64_t end","title":"Public Attributes"},{"location":"runtime/Classes/structsnrt__slice/#public-attributes-documentation","text":"","title":"Public Attributes Documentation"},{"location":"runtime/Classes/structsnrt__slice/#variable-start","text":"uint64_t start ;","title":"variable start"},{"location":"runtime/Classes/structsnrt__slice/#variable-end","text":"uint64_t end ; Updated on 2022-05-17 at 12:28:58 +0000","title":"variable end"},{"location":"runtime/Classes/structsnrt__team/","text":"snrt_team #include <team.h> Public Attributes Name struct snrt_team_root * root Pointer to the root team description of this cluster. Public Attributes Documentation variable root struct snrt_team_root * root ; Pointer to the root team description of this cluster. Updated on 2022-05-17 at 12:28:58 +0000","title":"snrt_team"},{"location":"runtime/Classes/structsnrt__team/#snrt_team","text":"#include <team.h>","title":"snrt_team"},{"location":"runtime/Classes/structsnrt__team/#public-attributes","text":"Name struct snrt_team_root * root Pointer to the root team description of this cluster.","title":"Public Attributes"},{"location":"runtime/Classes/structsnrt__team/#public-attributes-documentation","text":"","title":"Public Attributes Documentation"},{"location":"runtime/Classes/structsnrt__team/#variable-root","text":"struct snrt_team_root * root ; Pointer to the root team description of this cluster. Updated on 2022-05-17 at 12:28:58 +0000","title":"variable root"},{"location":"runtime/Classes/structsnrt__team__root/","text":"snrt_team_root #include <team.h> Public Attributes Name struct snrt_team base const void * bootdata uint32_t global_core_base_hartid uint32_t global_core_num uint32_t cluster_idx uint32_t cluster_num uint32_t cluster_core_base_hartid uint32_t cluster_core_num snrt_slice_t global_mem snrt_slice_t cluster_mem snrt_slice_t zero_mem struct snrt_allocator allocator struct snrt_barrier cluster_barrier uint32_t barrier_reg_ptr struct snrt_peripherals peripherals Public Attributes Documentation variable base struct snrt_team base ; variable bootdata const void * bootdata ; variable global_core_base_hartid uint32_t global_core_base_hartid ; variable global_core_num uint32_t global_core_num ; variable cluster_idx uint32_t cluster_idx ; variable cluster_num uint32_t cluster_num ; variable cluster_core_base_hartid uint32_t cluster_core_base_hartid ; variable cluster_core_num uint32_t cluster_core_num ; variable global_mem snrt_slice_t global_mem ; variable cluster_mem snrt_slice_t cluster_mem ; variable zero_mem snrt_slice_t zero_mem ; variable allocator struct snrt_allocator allocator ; variable cluster_barrier struct snrt_barrier cluster_barrier ; variable barrier_reg_ptr uint32_t barrier_reg_ptr ; variable peripherals struct snrt_peripherals peripherals ; Updated on 2022-05-17 at 12:28:58 +0000","title":"snrt_team_root"},{"location":"runtime/Classes/structsnrt__team__root/#snrt_team_root","text":"#include <team.h>","title":"snrt_team_root"},{"location":"runtime/Classes/structsnrt__team__root/#public-attributes","text":"Name struct snrt_team base const void * bootdata uint32_t global_core_base_hartid uint32_t global_core_num uint32_t cluster_idx uint32_t cluster_num uint32_t cluster_core_base_hartid uint32_t cluster_core_num snrt_slice_t global_mem snrt_slice_t cluster_mem snrt_slice_t zero_mem struct snrt_allocator allocator struct snrt_barrier cluster_barrier uint32_t barrier_reg_ptr struct snrt_peripherals peripherals","title":"Public Attributes"},{"location":"runtime/Classes/structsnrt__team__root/#public-attributes-documentation","text":"","title":"Public Attributes Documentation"},{"location":"runtime/Classes/structsnrt__team__root/#variable-base","text":"struct snrt_team base ;","title":"variable base"},{"location":"runtime/Classes/structsnrt__team__root/#variable-bootdata","text":"const void * bootdata ;","title":"variable bootdata"},{"location":"runtime/Classes/structsnrt__team__root/#variable-global_core_base_hartid","text":"uint32_t global_core_base_hartid ;","title":"variable global_core_base_hartid"},{"location":"runtime/Classes/structsnrt__team__root/#variable-global_core_num","text":"uint32_t global_core_num ;","title":"variable global_core_num"},{"location":"runtime/Classes/structsnrt__team__root/#variable-cluster_idx","text":"uint32_t cluster_idx ;","title":"variable cluster_idx"},{"location":"runtime/Classes/structsnrt__team__root/#variable-cluster_num","text":"uint32_t cluster_num ;","title":"variable cluster_num"},{"location":"runtime/Classes/structsnrt__team__root/#variable-cluster_core_base_hartid","text":"uint32_t cluster_core_base_hartid ;","title":"variable cluster_core_base_hartid"},{"location":"runtime/Classes/structsnrt__team__root/#variable-cluster_core_num","text":"uint32_t cluster_core_num ;","title":"variable cluster_core_num"},{"location":"runtime/Classes/structsnrt__team__root/#variable-global_mem","text":"snrt_slice_t global_mem ;","title":"variable global_mem"},{"location":"runtime/Classes/structsnrt__team__root/#variable-cluster_mem","text":"snrt_slice_t cluster_mem ;","title":"variable cluster_mem"},{"location":"runtime/Classes/structsnrt__team__root/#variable-zero_mem","text":"snrt_slice_t zero_mem ;","title":"variable zero_mem"},{"location":"runtime/Classes/structsnrt__team__root/#variable-allocator","text":"struct snrt_allocator allocator ;","title":"variable allocator"},{"location":"runtime/Classes/structsnrt__team__root/#variable-cluster_barrier","text":"struct snrt_barrier cluster_barrier ;","title":"variable cluster_barrier"},{"location":"runtime/Classes/structsnrt__team__root/#variable-barrier_reg_ptr","text":"uint32_t barrier_reg_ptr ;","title":"variable barrier_reg_ptr"},{"location":"runtime/Classes/structsnrt__team__root/#variable-peripherals","text":"struct snrt_peripherals peripherals ; Updated on 2022-05-17 at 12:28:58 +0000","title":"variable peripherals"},{"location":"runtime/Classes/unionperf__reg32__t/","text":"perf_reg32_t #include <perf_cnt.h> Public Functions Name uint32_t value attribute ((aligned(8)) ) Public Functions Documentation function attribute uint32_t value __attribute__ ( ( aligned ( 8 )) ) Updated on 2022-05-17 at 12:28:58 +0000","title":"perf_reg32_t"},{"location":"runtime/Classes/unionperf__reg32__t/#perf_reg32_t","text":"#include <perf_cnt.h>","title":"perf_reg32_t"},{"location":"runtime/Classes/unionperf__reg32__t/#public-functions","text":"Name uint32_t value attribute ((aligned(8)) )","title":"Public Functions"},{"location":"runtime/Classes/unionperf__reg32__t/#public-functions-documentation","text":"","title":"Public Functions Documentation"},{"location":"runtime/Classes/unionperf__reg32__t/#function-attribute","text":"uint32_t value __attribute__ ( ( aligned ( 8 )) ) Updated on 2022-05-17 at 12:28:58 +0000","title":"function attribute"},{"location":"runtime/Examples/","text":"Examples Updated on 2022-05-17 at 12:28:58 +0000","title":"Examples"},{"location":"runtime/Examples/#examples","text":"Updated on 2022-05-17 at 12:28:58 +0000","title":"Examples"},{"location":"runtime/Files/","text":"Files file README.md file README.md file README.md dir applications dir applications/include file applications/include/layer.h dir applications/src dir applications/src/kernels file applications/src/kernels/batchnorm.h file applications/src/kernels/conv2d.h file applications/src/kernels/gemm.h file applications/src/kernels/maxpool.h dir applications/src/layers file applications/src/layers/batchnorm_layer.h file applications/src/layers/conv2d_layer.h file applications/src/layers/maxpool_layer.h dir applications/src/utils file applications/src/utils/utils.h dir benchmark dir benchmark/include file benchmark/include/benchmark.h dir benchmark/src dir benchmark/src/matmul file benchmark/src/matmul/matmul.h dir snBLAS dir snBLAS/include file snBLAS/include/snblas.h dir snRuntime dir snRuntime/include file snRuntime/include/debug.h file snRuntime/include/dm.h file snRuntime/include/eu.h file snRuntime/include/interface.h file snRuntime/include/kmp.h file snRuntime/include/occamy_base_addr.h file snRuntime/include/occamy_hbm_xbar_peripheral.h file snRuntime/include/occamy_quad_peripheral.h file snRuntime/include/occamy_soc_peripheral.h file snRuntime/include/omp.h file snRuntime/include/perf_cnt.h file snRuntime/include/snitch_cluster_peripheral.h file snRuntime/include/snrt.h dir snRuntime/src file snRuntime/src/team.h dir snRuntime/tests file snRuntime/tests/data.h file snRuntime/tests/lto_a.h dir snRuntime/vendor file snRuntime/vendor/printf.h dir snRuntime/vendor/riscv-opcodes file snRuntime/vendor/riscv-opcodes/encoding.h Updated on 2022-05-17 at 12:28:58 +0000","title":"Files"},{"location":"runtime/Files/#files","text":"file README.md file README.md file README.md dir applications dir applications/include file applications/include/layer.h dir applications/src dir applications/src/kernels file applications/src/kernels/batchnorm.h file applications/src/kernels/conv2d.h file applications/src/kernels/gemm.h file applications/src/kernels/maxpool.h dir applications/src/layers file applications/src/layers/batchnorm_layer.h file applications/src/layers/conv2d_layer.h file applications/src/layers/maxpool_layer.h dir applications/src/utils file applications/src/utils/utils.h dir benchmark dir benchmark/include file benchmark/include/benchmark.h dir benchmark/src dir benchmark/src/matmul file benchmark/src/matmul/matmul.h dir snBLAS dir snBLAS/include file snBLAS/include/snblas.h dir snRuntime dir snRuntime/include file snRuntime/include/debug.h file snRuntime/include/dm.h file snRuntime/include/eu.h file snRuntime/include/interface.h file snRuntime/include/kmp.h file snRuntime/include/occamy_base_addr.h file snRuntime/include/occamy_hbm_xbar_peripheral.h file snRuntime/include/occamy_quad_peripheral.h file snRuntime/include/occamy_soc_peripheral.h file snRuntime/include/omp.h file snRuntime/include/perf_cnt.h file snRuntime/include/snitch_cluster_peripheral.h file snRuntime/include/snrt.h dir snRuntime/src file snRuntime/src/team.h dir snRuntime/tests file snRuntime/tests/data.h file snRuntime/tests/lto_a.h dir snRuntime/vendor file snRuntime/vendor/printf.h dir snRuntime/vendor/riscv-opcodes file snRuntime/vendor/riscv-opcodes/encoding.h Updated on 2022-05-17 at 12:28:58 +0000","title":"Files"},{"location":"runtime/Files/applications_2README_8md/","text":"README.md Source code # Applications This subdirectory contains some applications or benchmarks specifically implemented and optimized for Snitch. ## Contents - Data generation: - `data_gen.py` : script to generate data and expected results for various benchmarks - `data` : output folder of `data_gen.py` which also contains the configuration to generate the data - `src` : - `kernels` : basic kernels, currently contains `GEMM` , `BatchNorm` , `Maxpool` , `Fusedconv` - `layers` : wraps the kernel to form a DNN layer. Manages data-movement, synchronization, double buffering etc. - `utils` : some helpful functions for benchmarking, verification, fast `memset` - `net_layer.c` : various ready tests to run layers. - `include` : includes `layer` struct. ## SW Testbenches There are currently a few tests for various layer types. Some additional information about these tests is given below: - `net_maxpool.c` : Naive implementation of a maxpooling layer, not optimized in any way due to memory-boundness - `net-batchnorm.c` : Implementation of a batchnorm layer with SSR streams (both read and write) - `net-conv2d.c` : Implementation and tiling of a 2D convolution that can be distributed to multiple clusters. The convolution is implemented as an `im2col` transformation (performed by 2D DMA transfers) + optimized GEMM. The memory layout of input and output feature map is Height x Width x Channels. The convolution is globally parallelized over output channels. Inside a cluster, the output pixels are distributed among the cores. There is an option to load the feature map from a different cluster instead of the main memory by setting `cluster2cluster` in the layer struct to `1` . Currently only `fp64` is implemented, but the data movement for `fp32` or lower precision SIMD should be analogously. - `net-gemm.c` : Testbench to benchmark the optimized GEMM implementation for different memory layouts, dimensions and precisions. - `net-fusedconv.c` : Implementation of a fused kernel with Conv2d + BatchNorm + ReLU. The interface of the kernel is compatible with DORY. Parameters of a tile can be specified in `data/fusedconv_param.hjson` . Supported paramters are input/output dimension, padding, kernel dimension & stride, flags for BatchNorm and ReLU. Further there are two additional specialized kernels 1) a CHW kernel for input layers with very few input channels, the output of this kernel is in the HWC layout again 2) A depthwise kernel ## Usage To run a specific benchmark, first configure the dimensions and the desired precision `data/app_params.hjson` . { kernel: \"GEMM\" M: 16, N: 16, K: 16, alpha: 0, transpose_A: false, transpose_B: true, prec: 16 } The file will be automatically generated with a `cmake` macro and is stored in `data/data_app.h`. The result will also be checked. Reference is a golden model written in `python` with help of the `torch`. The applications are compiled into a folder which can be enabled by adding `add_subdirectory(${SNITCH_SOFTWARE_DIR}/applications` to `CMakeLists.txt` in the specific `sw` folder. ## Requirements - `torch` Updated on 2022-05-17 at 12:28:58 +0000","title":"README.md"},{"location":"runtime/Files/applications_2README_8md/#readmemd","text":"","title":"README.md"},{"location":"runtime/Files/applications_2README_8md/#source-code","text":"# Applications This subdirectory contains some applications or benchmarks specifically implemented and optimized for Snitch. ## Contents - Data generation: - `data_gen.py` : script to generate data and expected results for various benchmarks - `data` : output folder of `data_gen.py` which also contains the configuration to generate the data - `src` : - `kernels` : basic kernels, currently contains `GEMM` , `BatchNorm` , `Maxpool` , `Fusedconv` - `layers` : wraps the kernel to form a DNN layer. Manages data-movement, synchronization, double buffering etc. - `utils` : some helpful functions for benchmarking, verification, fast `memset` - `net_layer.c` : various ready tests to run layers. - `include` : includes `layer` struct. ## SW Testbenches There are currently a few tests for various layer types. Some additional information about these tests is given below: - `net_maxpool.c` : Naive implementation of a maxpooling layer, not optimized in any way due to memory-boundness - `net-batchnorm.c` : Implementation of a batchnorm layer with SSR streams (both read and write) - `net-conv2d.c` : Implementation and tiling of a 2D convolution that can be distributed to multiple clusters. The convolution is implemented as an `im2col` transformation (performed by 2D DMA transfers) + optimized GEMM. The memory layout of input and output feature map is Height x Width x Channels. The convolution is globally parallelized over output channels. Inside a cluster, the output pixels are distributed among the cores. There is an option to load the feature map from a different cluster instead of the main memory by setting `cluster2cluster` in the layer struct to `1` . Currently only `fp64` is implemented, but the data movement for `fp32` or lower precision SIMD should be analogously. - `net-gemm.c` : Testbench to benchmark the optimized GEMM implementation for different memory layouts, dimensions and precisions. - `net-fusedconv.c` : Implementation of a fused kernel with Conv2d + BatchNorm + ReLU. The interface of the kernel is compatible with DORY. Parameters of a tile can be specified in `data/fusedconv_param.hjson` . Supported paramters are input/output dimension, padding, kernel dimension & stride, flags for BatchNorm and ReLU. Further there are two additional specialized kernels 1) a CHW kernel for input layers with very few input channels, the output of this kernel is in the HWC layout again 2) A depthwise kernel ## Usage To run a specific benchmark, first configure the dimensions and the desired precision `data/app_params.hjson` . { kernel: \"GEMM\" M: 16, N: 16, K: 16, alpha: 0, transpose_A: false, transpose_B: true, prec: 16 } The file will be automatically generated with a `cmake` macro and is stored in `data/data_app.h`. The result will also be checked. Reference is a golden model written in `python` with help of the `torch`. The applications are compiled into a folder which can be enabled by adding `add_subdirectory(${SNITCH_SOFTWARE_DIR}/applications` to `CMakeLists.txt` in the specific `sw` folder. ## Requirements - `torch` Updated on 2022-05-17 at 12:28:58 +0000","title":"Source code"},{"location":"runtime/Files/batchnorm_8h/","text":"applications/src/kernels/batchnorm.h Functions Name void batchnorm_fp64 (double * ifmap, double * gamma, double * beta, double * ofmap, uint32_t OW, uint32_t CI, uint32_t compute_num, uint32_t setup_SSR) implementation of a FP64 batchnorm as a linear combination y = gamma * x + beta Functions Documentation function batchnorm_fp64 void batchnorm_fp64 ( double * ifmap , double * gamma , double * beta , double * ofmap , uint32_t OW , uint32_t CI , uint32_t compute_num , uint32_t setup_SSR ) implementation of a FP64 batchnorm as a linear combination y = gamma * x + beta Parameters : ifmap pointer to input feature map gamma pointer to gamma beta pointer to beta ofmap pointer to output feature map OW width of output feature map CI number of input channels compute_num number of compute units setup_SSR setup SSR strides and bounds Source code // Copyright 2020 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #include \"snrt.h\" void batchnorm_fp64 ( double * ifmap , double * gamma , double * beta , double * ofmap , uint32_t OW , uint32_t CI , uint32_t compute_num , uint32_t setup_SSR ); Updated on 2022-05-17 at 12:28:58 +0000","title":"applications/src/kernels/batchnorm.h"},{"location":"runtime/Files/batchnorm_8h/#applicationssrckernelsbatchnormh","text":"","title":"applications/src/kernels/batchnorm.h"},{"location":"runtime/Files/batchnorm_8h/#functions","text":"Name void batchnorm_fp64 (double * ifmap, double * gamma, double * beta, double * ofmap, uint32_t OW, uint32_t CI, uint32_t compute_num, uint32_t setup_SSR) implementation of a FP64 batchnorm as a linear combination y = gamma * x + beta","title":"Functions"},{"location":"runtime/Files/batchnorm_8h/#functions-documentation","text":"","title":"Functions Documentation"},{"location":"runtime/Files/batchnorm_8h/#function-batchnorm_fp64","text":"void batchnorm_fp64 ( double * ifmap , double * gamma , double * beta , double * ofmap , uint32_t OW , uint32_t CI , uint32_t compute_num , uint32_t setup_SSR ) implementation of a FP64 batchnorm as a linear combination y = gamma * x + beta Parameters : ifmap pointer to input feature map gamma pointer to gamma beta pointer to beta ofmap pointer to output feature map OW width of output feature map CI number of input channels compute_num number of compute units setup_SSR setup SSR strides and bounds","title":"function batchnorm_fp64"},{"location":"runtime/Files/batchnorm_8h/#source-code","text":"// Copyright 2020 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #include \"snrt.h\" void batchnorm_fp64 ( double * ifmap , double * gamma , double * beta , double * ofmap , uint32_t OW , uint32_t CI , uint32_t compute_num , uint32_t setup_SSR ); Updated on 2022-05-17 at 12:28:58 +0000","title":"Source code"},{"location":"runtime/Files/batchnorm__layer_8h/","text":"applications/src/layers/batchnorm_layer.h Functions Name void batchnorm_layer (const conv_layer * l) batchnorm layer that handles data transfers in a double buffered fashion Functions Documentation function batchnorm_layer void batchnorm_layer ( const conv_layer * l ) batchnorm layer that handles data transfers in a double buffered fashion Parameters : l conv_layer struct that holds addresses and parameters Source code // Copyright 2020 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #include \"layer.h\" void batchnorm_layer ( const conv_layer * l ); Updated on 2022-05-17 at 12:28:58 +0000","title":"applications/src/layers/batchnorm_layer.h"},{"location":"runtime/Files/batchnorm__layer_8h/#applicationssrclayersbatchnorm_layerh","text":"","title":"applications/src/layers/batchnorm_layer.h"},{"location":"runtime/Files/batchnorm__layer_8h/#functions","text":"Name void batchnorm_layer (const conv_layer * l) batchnorm layer that handles data transfers in a double buffered fashion","title":"Functions"},{"location":"runtime/Files/batchnorm__layer_8h/#functions-documentation","text":"","title":"Functions Documentation"},{"location":"runtime/Files/batchnorm__layer_8h/#function-batchnorm_layer","text":"void batchnorm_layer ( const conv_layer * l ) batchnorm layer that handles data transfers in a double buffered fashion Parameters : l conv_layer struct that holds addresses and parameters","title":"function batchnorm_layer"},{"location":"runtime/Files/batchnorm__layer_8h/#source-code","text":"// Copyright 2020 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #include \"layer.h\" void batchnorm_layer ( const conv_layer * l ); Updated on 2022-05-17 at 12:28:58 +0000","title":"Source code"},{"location":"runtime/Files/benchmark_8h/","text":"benchmark/include/benchmark.h Functions Name size_t benchmark_get_cycle () Functions Documentation function benchmark_get_cycle size_t benchmark_get_cycle () Source code // Copyright 2020 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #pragma once #include <snrt.h> #include <stddef.h> #include \"printf.h\" size_t benchmark_get_cycle (); Updated on 2022-05-17 at 12:28:58 +0000","title":"benchmark/include/benchmark.h"},{"location":"runtime/Files/benchmark_8h/#benchmarkincludebenchmarkh","text":"","title":"benchmark/include/benchmark.h"},{"location":"runtime/Files/benchmark_8h/#functions","text":"Name size_t benchmark_get_cycle ()","title":"Functions"},{"location":"runtime/Files/benchmark_8h/#functions-documentation","text":"","title":"Functions Documentation"},{"location":"runtime/Files/benchmark_8h/#function-benchmark_get_cycle","text":"size_t benchmark_get_cycle ()","title":"function benchmark_get_cycle"},{"location":"runtime/Files/benchmark_8h/#source-code","text":"// Copyright 2020 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #pragma once #include <snrt.h> #include <stddef.h> #include \"printf.h\" size_t benchmark_get_cycle (); Updated on 2022-05-17 at 12:28:58 +0000","title":"Source code"},{"location":"runtime/Files/conv2d_8h/","text":"applications/src/kernels/conv2d.h Classes Name struct kernel_fp32 parameters for single-precision fusedconv kernel struct kernel_fp64 parameters for double-precision fusedconv kernel Functions Name void occamy_conv_opt_fp64 ( kernel_fp64 * k) implementation of a double-precision fp convolutional kernel for DORY trials. Currently does a direct convolution without im2col. The memory layout of input/output feature map is HxWxC, resp. CoxFhxFwxCi. Fuses multiple layers together (Conv2d, Batchnorm, Relu) that can be enabled with a flag void occamy_conv_opt_fp32 ( kernel_fp32 * k) implementation of a single-precision fp convolutional kernel for DORY trials. Currently does a direct convolution without im2col. The memory layout of input/output feature map is HxWxC, resp. CoxFhxFwxCi. Fuses multiple layers together (Conv2d, Batchnorm, Relu) that can be enabled with a flag void occamy_conv_dw_opt_fp32 ( kernel_fp32 * k) implementation of a single-precision fp DEPTHWISE convolutional kernel for DORY trials. Currently does a direct convolution without im2col. The memory layout of input/output feature map is HxWxC, resp. CoxFhxFwxCi. Fuses multiple layers together (Conv2d, Batchnorm, Relu) that can be enabled with a flag void occamy_conv_chw_opt_fp32 ( kernel_fp32 * k) implementation of a single-precision fp convolutional kernel for DORY trials. Currently does a direct convolution without im2col. The memory layout of input feature map is C x H x W, resp. Co x Fh x Fw x Ci for weights Howevever, the output memory layout is H x W x C. This kernel should be used for the first layers in a network where Ci is very small and usually odd numbered. Fuses multiple layers together (Conv2d, Batchnorm, Relu) that can be enabled with a flag void bn_relu (const float * pBuffer, const uint16_t dim_x, const uint16_t dim_y, const uint16_t ch, float * kappa, float * lambda, int flag_relu, int flag_batch_norm) helper function that implements Batch Normalization and ReLU Functions Documentation function occamy_conv_opt_fp64 void occamy_conv_opt_fp64 ( kernel_fp64 * k ) implementation of a double-precision fp convolutional kernel for DORY trials. Currently does a direct convolution without im2col. The memory layout of input/output feature map is HxWxC, resp. CoxFhxFwxCi. Fuses multiple layers together (Conv2d, Batchnorm, Relu) that can be enabled with a flag Parameters : k kernel_fp64 struct reference that holds all parameters function occamy_conv_opt_fp32 void occamy_conv_opt_fp32 ( kernel_fp32 * k ) implementation of a single-precision fp convolutional kernel for DORY trials. Currently does a direct convolution without im2col. The memory layout of input/output feature map is HxWxC, resp. CoxFhxFwxCi. Fuses multiple layers together (Conv2d, Batchnorm, Relu) that can be enabled with a flag Parameters : k kernel_fp32 struct reference that holds all parameters function occamy_conv_dw_opt_fp32 void occamy_conv_dw_opt_fp32 ( kernel_fp32 * k ) implementation of a single-precision fp DEPTHWISE convolutional kernel for DORY trials. Currently does a direct convolution without im2col. The memory layout of input/output feature map is HxWxC, resp. CoxFhxFwxCi. Fuses multiple layers together (Conv2d, Batchnorm, Relu) that can be enabled with a flag Parameters : k kernel_fp32 struct reference that holds all parameters function occamy_conv_chw_opt_fp32 void occamy_conv_chw_opt_fp32 ( kernel_fp32 * k ) implementation of a single-precision fp convolutional kernel for DORY trials. Currently does a direct convolution without im2col. The memory layout of input feature map is C x H x W, resp. Co x Fh x Fw x Ci for weights Howevever, the output memory layout is H x W x C. This kernel should be used for the first layers in a network where Ci is very small and usually odd numbered. Fuses multiple layers together (Conv2d, Batchnorm, Relu) that can be enabled with a flag Parameters : k kernel_fp32 struct reference that holds all parameters function bn_relu void bn_relu ( const float * pBuffer , const uint16_t dim_x , const uint16_t dim_y , const uint16_t ch , float * kappa , float * lambda , int flag_relu , int flag_batch_norm ) helper function that implements Batch Normalization and ReLU Parameters : pBuffer pointer to the feature map dim_x width of feature map dim_y height of feature map ch number of channels (SIMD restricts multiple of 2) kappa multiplication factor for BatchNorm lambda bias for BatchNorm flag_relu RELU activation flag flag_batch_norm BatchNorm flag Source code // Copyright 2020 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #pragma once #include \"snrt.h\" typedef struct { float * pInBuffer ; uint16_t dim_in_x ; uint16_t dim_in_y ; uint16_t ch_in ; float * pWeight ; uint16_t ch_out ; uint16_t dim_kernel_x ; uint16_t dim_kernel_y ; uint16_t padding_y_top ; uint16_t padding_y_bottom ; uint16_t padding_x_left ; uint16_t padding_x_right ; uint16_t stride_x ; uint16_t stride_y ; int8_t * bias ; uint16_t bias_shift ; uint16_t out_shift ; uint16_t out_mult ; float * pOutBuffer ; uint16_t dim_out_x ; uint16_t dim_out_y ; float * kappa ; float * lambda ; uint8_t * pIm2ColBuffer ; int flag_relu ; int flag_batch_norm ; int flag_y_accumulate_start ; int flag_y_accumulate_end ; unsigned int * memory_chan ; } kernel_fp32 ; typedef struct { double * pInBuffer ; uint16_t dim_in_x ; uint16_t dim_in_y ; uint16_t ch_in ; double * pWeight ; uint16_t ch_out ; uint16_t dim_kernel_x ; uint16_t dim_kernel_y ; uint16_t padding_y_top ; uint16_t padding_y_bottom ; uint16_t padding_x_left ; uint16_t padding_x_right ; uint16_t stride_x ; uint16_t stride_y ; int8_t * bias ; uint16_t bias_shift ; uint16_t out_shift ; uint16_t out_mult ; double * pOutBuffer ; uint16_t dim_out_x ; uint16_t dim_out_y ; double * kappa ; double * lambda ; uint8_t * pIm2ColBuffer ; int flag_relu ; int flag_batch_norm ; int flag_y_accumulate_start ; int flag_y_accumulate_end ; unsigned int * memory_chan ; } kernel_fp64 ; void occamy_conv_opt_fp64 ( kernel_fp64 * k ); void occamy_conv_opt_fp32 ( kernel_fp32 * k ); void occamy_conv_dw_opt_fp32 ( kernel_fp32 * k ); void occamy_conv_chw_opt_fp32 ( kernel_fp32 * k ); void bn_relu ( const float * pBuffer , const uint16_t dim_x , const uint16_t dim_y , const uint16_t ch , float * kappa , float * lambda , int flag_relu , int flag_batch_norm ); Updated on 2022-05-17 at 12:28:58 +0000","title":"applications/src/kernels/conv2d.h"},{"location":"runtime/Files/conv2d_8h/#applicationssrckernelsconv2dh","text":"","title":"applications/src/kernels/conv2d.h"},{"location":"runtime/Files/conv2d_8h/#classes","text":"Name struct kernel_fp32 parameters for single-precision fusedconv kernel struct kernel_fp64 parameters for double-precision fusedconv kernel","title":"Classes"},{"location":"runtime/Files/conv2d_8h/#functions","text":"Name void occamy_conv_opt_fp64 ( kernel_fp64 * k) implementation of a double-precision fp convolutional kernel for DORY trials. Currently does a direct convolution without im2col. The memory layout of input/output feature map is HxWxC, resp. CoxFhxFwxCi. Fuses multiple layers together (Conv2d, Batchnorm, Relu) that can be enabled with a flag void occamy_conv_opt_fp32 ( kernel_fp32 * k) implementation of a single-precision fp convolutional kernel for DORY trials. Currently does a direct convolution without im2col. The memory layout of input/output feature map is HxWxC, resp. CoxFhxFwxCi. Fuses multiple layers together (Conv2d, Batchnorm, Relu) that can be enabled with a flag void occamy_conv_dw_opt_fp32 ( kernel_fp32 * k) implementation of a single-precision fp DEPTHWISE convolutional kernel for DORY trials. Currently does a direct convolution without im2col. The memory layout of input/output feature map is HxWxC, resp. CoxFhxFwxCi. Fuses multiple layers together (Conv2d, Batchnorm, Relu) that can be enabled with a flag void occamy_conv_chw_opt_fp32 ( kernel_fp32 * k) implementation of a single-precision fp convolutional kernel for DORY trials. Currently does a direct convolution without im2col. The memory layout of input feature map is C x H x W, resp. Co x Fh x Fw x Ci for weights Howevever, the output memory layout is H x W x C. This kernel should be used for the first layers in a network where Ci is very small and usually odd numbered. Fuses multiple layers together (Conv2d, Batchnorm, Relu) that can be enabled with a flag void bn_relu (const float * pBuffer, const uint16_t dim_x, const uint16_t dim_y, const uint16_t ch, float * kappa, float * lambda, int flag_relu, int flag_batch_norm) helper function that implements Batch Normalization and ReLU","title":"Functions"},{"location":"runtime/Files/conv2d_8h/#functions-documentation","text":"","title":"Functions Documentation"},{"location":"runtime/Files/conv2d_8h/#function-occamy_conv_opt_fp64","text":"void occamy_conv_opt_fp64 ( kernel_fp64 * k ) implementation of a double-precision fp convolutional kernel for DORY trials. Currently does a direct convolution without im2col. The memory layout of input/output feature map is HxWxC, resp. CoxFhxFwxCi. Fuses multiple layers together (Conv2d, Batchnorm, Relu) that can be enabled with a flag Parameters : k kernel_fp64 struct reference that holds all parameters","title":"function occamy_conv_opt_fp64"},{"location":"runtime/Files/conv2d_8h/#function-occamy_conv_opt_fp32","text":"void occamy_conv_opt_fp32 ( kernel_fp32 * k ) implementation of a single-precision fp convolutional kernel for DORY trials. Currently does a direct convolution without im2col. The memory layout of input/output feature map is HxWxC, resp. CoxFhxFwxCi. Fuses multiple layers together (Conv2d, Batchnorm, Relu) that can be enabled with a flag Parameters : k kernel_fp32 struct reference that holds all parameters","title":"function occamy_conv_opt_fp32"},{"location":"runtime/Files/conv2d_8h/#function-occamy_conv_dw_opt_fp32","text":"void occamy_conv_dw_opt_fp32 ( kernel_fp32 * k ) implementation of a single-precision fp DEPTHWISE convolutional kernel for DORY trials. Currently does a direct convolution without im2col. The memory layout of input/output feature map is HxWxC, resp. CoxFhxFwxCi. Fuses multiple layers together (Conv2d, Batchnorm, Relu) that can be enabled with a flag Parameters : k kernel_fp32 struct reference that holds all parameters","title":"function occamy_conv_dw_opt_fp32"},{"location":"runtime/Files/conv2d_8h/#function-occamy_conv_chw_opt_fp32","text":"void occamy_conv_chw_opt_fp32 ( kernel_fp32 * k ) implementation of a single-precision fp convolutional kernel for DORY trials. Currently does a direct convolution without im2col. The memory layout of input feature map is C x H x W, resp. Co x Fh x Fw x Ci for weights Howevever, the output memory layout is H x W x C. This kernel should be used for the first layers in a network where Ci is very small and usually odd numbered. Fuses multiple layers together (Conv2d, Batchnorm, Relu) that can be enabled with a flag Parameters : k kernel_fp32 struct reference that holds all parameters","title":"function occamy_conv_chw_opt_fp32"},{"location":"runtime/Files/conv2d_8h/#function-bn_relu","text":"void bn_relu ( const float * pBuffer , const uint16_t dim_x , const uint16_t dim_y , const uint16_t ch , float * kappa , float * lambda , int flag_relu , int flag_batch_norm ) helper function that implements Batch Normalization and ReLU Parameters : pBuffer pointer to the feature map dim_x width of feature map dim_y height of feature map ch number of channels (SIMD restricts multiple of 2) kappa multiplication factor for BatchNorm lambda bias for BatchNorm flag_relu RELU activation flag flag_batch_norm BatchNorm flag","title":"function bn_relu"},{"location":"runtime/Files/conv2d_8h/#source-code","text":"// Copyright 2020 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #pragma once #include \"snrt.h\" typedef struct { float * pInBuffer ; uint16_t dim_in_x ; uint16_t dim_in_y ; uint16_t ch_in ; float * pWeight ; uint16_t ch_out ; uint16_t dim_kernel_x ; uint16_t dim_kernel_y ; uint16_t padding_y_top ; uint16_t padding_y_bottom ; uint16_t padding_x_left ; uint16_t padding_x_right ; uint16_t stride_x ; uint16_t stride_y ; int8_t * bias ; uint16_t bias_shift ; uint16_t out_shift ; uint16_t out_mult ; float * pOutBuffer ; uint16_t dim_out_x ; uint16_t dim_out_y ; float * kappa ; float * lambda ; uint8_t * pIm2ColBuffer ; int flag_relu ; int flag_batch_norm ; int flag_y_accumulate_start ; int flag_y_accumulate_end ; unsigned int * memory_chan ; } kernel_fp32 ; typedef struct { double * pInBuffer ; uint16_t dim_in_x ; uint16_t dim_in_y ; uint16_t ch_in ; double * pWeight ; uint16_t ch_out ; uint16_t dim_kernel_x ; uint16_t dim_kernel_y ; uint16_t padding_y_top ; uint16_t padding_y_bottom ; uint16_t padding_x_left ; uint16_t padding_x_right ; uint16_t stride_x ; uint16_t stride_y ; int8_t * bias ; uint16_t bias_shift ; uint16_t out_shift ; uint16_t out_mult ; double * pOutBuffer ; uint16_t dim_out_x ; uint16_t dim_out_y ; double * kappa ; double * lambda ; uint8_t * pIm2ColBuffer ; int flag_relu ; int flag_batch_norm ; int flag_y_accumulate_start ; int flag_y_accumulate_end ; unsigned int * memory_chan ; } kernel_fp64 ; void occamy_conv_opt_fp64 ( kernel_fp64 * k ); void occamy_conv_opt_fp32 ( kernel_fp32 * k ); void occamy_conv_dw_opt_fp32 ( kernel_fp32 * k ); void occamy_conv_chw_opt_fp32 ( kernel_fp32 * k ); void bn_relu ( const float * pBuffer , const uint16_t dim_x , const uint16_t dim_y , const uint16_t ch , float * kappa , float * lambda , int flag_relu , int flag_batch_norm ); Updated on 2022-05-17 at 12:28:58 +0000","title":"Source code"},{"location":"runtime/Files/conv2d__layer_8h/","text":"applications/src/layers/conv2d_layer.h Functions Name void conv2d_layer (const conv_layer * l) conv2d layer that handles data transfers in a double buffered fashion Functions Documentation function conv2d_layer void conv2d_layer ( const conv_layer * l ) conv2d layer that handles data transfers in a double buffered fashion Parameters : l conv_layer struct that holds addresses and parameters Source code // Copyright 2020 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #include \"layer.h\" void conv2d_layer ( const conv_layer * l ); Updated on 2022-05-17 at 12:28:58 +0000","title":"applications/src/layers/conv2d_layer.h"},{"location":"runtime/Files/conv2d__layer_8h/#applicationssrclayersconv2d_layerh","text":"","title":"applications/src/layers/conv2d_layer.h"},{"location":"runtime/Files/conv2d__layer_8h/#functions","text":"Name void conv2d_layer (const conv_layer * l) conv2d layer that handles data transfers in a double buffered fashion","title":"Functions"},{"location":"runtime/Files/conv2d__layer_8h/#functions-documentation","text":"","title":"Functions Documentation"},{"location":"runtime/Files/conv2d__layer_8h/#function-conv2d_layer","text":"void conv2d_layer ( const conv_layer * l ) conv2d layer that handles data transfers in a double buffered fashion Parameters : l conv_layer struct that holds addresses and parameters","title":"function conv2d_layer"},{"location":"runtime/Files/conv2d__layer_8h/#source-code","text":"// Copyright 2020 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #include \"layer.h\" void conv2d_layer ( const conv_layer * l ); Updated on 2022-05-17 at 12:28:58 +0000","title":"Source code"},{"location":"runtime/Files/data_8h/","text":"snRuntime/tests/data.h Attributes Name double axpy_4096_x double axpy_4096_y double axpy_4096_g double axpy_4096_a Attributes Documentation variable axpy_4096_x static double axpy_4096_x ; variable axpy_4096_y static double axpy_4096_y ; variable axpy_4096_g static double axpy_4096_g ; variable axpy_4096_a static double axpy_4096_a = 2.000000 ; Source code // Copyright 2021 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 static double axpy_4096_x [ 4096 ] = { 0.000000 , 1.000000 , 2.000000 , 3.000000 , 4.000000 , 5.000000 , 6.000000 , 7.000000 , 8.000000 , 9.000000 , 10.000000 , 11.000000 , 12.000000 , 13.000000 , 14.000000 , 15.000000 , 16.000000 , 17.000000 , 18.000000 , 19.000000 , 20.000000 , 21.000000 , 22.000000 , 23.000000 , 24.000000 , 25.000000 , 26.000000 , 27.000000 , 28.000000 , 29.000000 , 30.000000 , 31.000000 , 32.000000 , 33.000000 , 34.000000 , 35.000000 , 36.000000 , 37.000000 , 38.000000 , 39.000000 , 40.000000 , 41.000000 , 42.000000 , 43.000000 , 44.000000 , 45.000000 , 46.000000 , 47.000000 , 48.000000 , 49.000000 , 50.000000 , 51.000000 , 52.000000 , 53.000000 , 54.000000 , 55.000000 , 56.000000 , 57.000000 , 58.000000 , 59.000000 , 60.000000 , 61.000000 , 62.000000 , 63.000000 , 64.000000 , 65.000000 , 66.000000 , 67.000000 , 68.000000 , 69.000000 , 70.000000 , 71.000000 , 72.000000 , 73.000000 , 74.000000 , 75.000000 , 76.000000 , 77.000000 , 78.000000 , 79.000000 , 80.000000 , 81.000000 , 82.000000 , 83.000000 , 84.000000 , 85.000000 , 86.000000 , 87.000000 , 88.000000 , 89.000000 , 90.000000 , 91.000000 , 92.000000 , 93.000000 , 94.000000 , 95.000000 , 96.000000 , 97.000000 , 98.000000 , 99.000000 , 100.000000 , 101.000000 , 102.000000 , 103.000000 , 104.000000 , 105.000000 , 106.000000 , 107.000000 , 108.000000 , 109.000000 , 110.000000 , 111.000000 , 112.000000 , 113.000000 , 114.000000 , 115.000000 , 116.000000 , 117.000000 , 118.000000 , 119.000000 , 120.000000 , 121.000000 , 122.000000 , 123.000000 , 124.000000 , 125.000000 , 126.000000 , 127.000000 , 128.000000 , 129.000000 , 130.000000 , 131.000000 , 132.000000 , 133.000000 , 134.000000 , 135.000000 , 136.000000 , 137.000000 , 138.000000 , 139.000000 , 140.000000 , 141.000000 , 142.000000 , 143.000000 , 144.000000 , 145.000000 , 146.000000 , 147.000000 , 148.000000 , 149.000000 , 150.000000 , 151.000000 , 152.000000 , 153.000000 , 154.000000 , 155.000000 , 156.000000 , 157.000000 , 158.000000 , 159.000000 , 160.000000 , 161.000000 , 162.000000 , 163.000000 , 164.000000 , 165.000000 , 166.000000 , 167.000000 , 168.000000 , 169.000000 , 170.000000 , 171.000000 , 172.000000 , 173.000000 , 174.000000 , 175.000000 , 176.000000 , 177.000000 , 178.000000 , 179.000000 , 180.000000 , 181.000000 , 182.000000 , 183.000000 , 184.000000 , 185.000000 , 186.000000 , 187.000000 , 188.000000 , 189.000000 , 190.000000 , 191.000000 , 192.000000 , 193.000000 , 194.000000 , 195.000000 , 196.000000 , 197.000000 , 198.000000 , 199.000000 , 200.000000 , 201.000000 , 202.000000 , 203.000000 , 204.000000 , 205.000000 , 206.000000 , 207.000000 , 208.000000 , 209.000000 , 210.000000 , 211.000000 , 212.000000 , 213.000000 , 214.000000 , 215.000000 , 216.000000 , 217.000000 , 218.000000 , 219.000000 , 220.000000 , 221.000000 , 222.000000 , 223.000000 , 224.000000 , 225.000000 , 226.000000 , 227.000000 , 228.000000 , 229.000000 , 230.000000 , 231.000000 , 232.000000 , 233.000000 , 234.000000 , 235.000000 , 236.000000 , 237.000000 , 238.000000 , 239.000000 , 240.000000 , 241.000000 , 242.000000 , 243.000000 , 244.000000 , 245.000000 , 246.000000 , 247.000000 , 248.000000 , 249.000000 , 250.000000 , 251.000000 , 252.000000 , 253.000000 , 254.000000 , 255.000000 , 256.000000 , 257.000000 , 258.000000 , 259.000000 , 260.000000 , 261.000000 , 262.000000 , 263.000000 , 264.000000 , 265.000000 , 266.000000 , 267.000000 , 268.000000 , 269.000000 , 270.000000 , 271.000000 , 272.000000 , 273.000000 , 274.000000 , 275.000000 , 276.000000 , 277.000000 , 278.000000 , 279.000000 , 280.000000 , 281.000000 , 282.000000 , 283.000000 , 284.000000 , 285.000000 , 286.000000 , 287.000000 , 288.000000 , 289.000000 , 290.000000 , 291.000000 , 292.000000 , 293.000000 , 294.000000 , 295.000000 , 296.000000 , 297.000000 , 298.000000 , 299.000000 , 300.000000 , 301.000000 , 302.000000 , 303.000000 , 304.000000 , 305.000000 , 306.000000 , 307.000000 , 308.000000 , 309.000000 , 310.000000 , 311.000000 , 312.000000 , 313.000000 , 314.000000 , 315.000000 , 316.000000 , 317.000000 , 318.000000 , 319.000000 , 320.000000 , 321.000000 , 322.000000 , 323.000000 , 324.000000 , 325.000000 , 326.000000 , 327.000000 , 328.000000 , 329.000000 , 330.000000 , 331.000000 , 332.000000 , 333.000000 , 334.000000 , 335.000000 , 336.000000 , 337.000000 , 338.000000 , 339.000000 , 340.000000 , 341.000000 , 342.000000 , 343.000000 , 344.000000 , 345.000000 , 346.000000 , 347.000000 , 348.000000 , 349.000000 , 350.000000 , 351.000000 , 352.000000 , 353.000000 , 354.000000 , 355.000000 , 356.000000 , 357.000000 , 358.000000 , 359.000000 , 360.000000 , 361.000000 , 362.000000 , 363.000000 , 364.000000 , 365.000000 , 366.000000 , 367.000000 , 368.000000 , 369.000000 , 370.000000 , 371.000000 , 372.000000 , 373.000000 , 374.000000 , 375.000000 , 376.000000 , 377.000000 , 378.000000 , 379.000000 , 380.000000 , 381.000000 , 382.000000 , 383.000000 , 384.000000 , 385.000000 , 386.000000 , 387.000000 , 388.000000 , 389.000000 , 390.000000 , 391.000000 , 392.000000 , 393.000000 , 394.000000 , 395.000000 , 396.000000 , 397.000000 , 398.000000 , 399.000000 , 400.000000 , 401.000000 , 402.000000 , 403.000000 , 404.000000 , 405.000000 , 406.000000 , 407.000000 , 408.000000 , 409.000000 , 410.000000 , 411.000000 , 412.000000 , 413.000000 , 414.000000 , 415.000000 , 416.000000 , 417.000000 , 418.000000 , 419.000000 , 420.000000 , 421.000000 , 422.000000 , 423.000000 , 424.000000 , 425.000000 , 426.000000 , 427.000000 , 428.000000 , 429.000000 , 430.000000 , 431.000000 , 432.000000 , 433.000000 , 434.000000 , 435.000000 , 436.000000 , 437.000000 , 438.000000 , 439.000000 , 440.000000 , 441.000000 , 442.000000 , 443.000000 , 444.000000 , 445.000000 , 446.000000 , 447.000000 , 448.000000 , 449.000000 , 450.000000 , 451.000000 , 452.000000 , 453.000000 , 454.000000 , 455.000000 , 456.000000 , 457.000000 , 458.000000 , 459.000000 , 460.000000 , 461.000000 , 462.000000 , 463.000000 , 464.000000 , 465.000000 , 466.000000 , 467.000000 , 468.000000 , 469.000000 , 470.000000 , 471.000000 , 472.000000 , 473.000000 , 474.000000 , 475.000000 , 476.000000 , 477.000000 , 478.000000 , 479.000000 , 480.000000 , 481.000000 , 482.000000 , 483.000000 , 484.000000 , 485.000000 , 486.000000 , 487.000000 , 488.000000 , 489.000000 , 490.000000 , 491.000000 , 492.000000 , 493.000000 , 494.000000 , 495.000000 , 496.000000 , 497.000000 , 498.000000 , 499.000000 , 500.000000 , 501.000000 , 502.000000 , 503.000000 , 504.000000 , 505.000000 , 506.000000 , 507.000000 , 508.000000 , 509.000000 , 510.000000 , 511.000000 , 512.000000 , 513.000000 , 514.000000 , 515.000000 , 516.000000 , 517.000000 , 518.000000 , 519.000000 , 520.000000 , 521.000000 , 522.000000 , 523.000000 , 524.000000 , 525.000000 , 526.000000 , 527.000000 , 528.000000 , 529.000000 , 530.000000 , 531.000000 , 532.000000 , 533.000000 , 534.000000 , 535.000000 , 536.000000 , 537.000000 , 538.000000 , 539.000000 , 540.000000 , 541.000000 , 542.000000 , 543.000000 , 544.000000 , 545.000000 , 546.000000 , 547.000000 , 548.000000 , 549.000000 , 550.000000 , 551.000000 , 552.000000 , 553.000000 , 554.000000 , 555.000000 , 556.000000 , 557.000000 , 558.000000 , 559.000000 , 560.000000 , 561.000000 , 562.000000 , 563.000000 , 564.000000 , 565.000000 , 566.000000 , 567.000000 , 568.000000 , 569.000000 , 570.000000 , 571.000000 , 572.000000 , 573.000000 , 574.000000 , 575.000000 , 576.000000 , 577.000000 , 578.000000 , 579.000000 , 580.000000 , 581.000000 , 582.000000 , 583.000000 , 584.000000 , 585.000000 , 586.000000 , 587.000000 , 588.000000 , 589.000000 , 590.000000 , 591.000000 , 592.000000 , 593.000000 , 594.000000 , 595.000000 , 596.000000 , 597.000000 , 598.000000 , 599.000000 , 600.000000 , 601.000000 , 602.000000 , 603.000000 , 604.000000 , 605.000000 , 606.000000 , 607.000000 , 608.000000 , 609.000000 , 610.000000 , 611.000000 , 612.000000 , 613.000000 , 614.000000 , 615.000000 , 616.000000 , 617.000000 , 618.000000 , 619.000000 , 620.000000 , 621.000000 , 622.000000 , 623.000000 , 624.000000 , 625.000000 , 626.000000 , 627.000000 , 628.000000 , 629.000000 , 630.000000 , 631.000000 , 632.000000 , 633.000000 , 634.000000 , 635.000000 , 636.000000 , 637.000000 , 638.000000 , 639.000000 , 640.000000 , 641.000000 , 642.000000 , 643.000000 , 644.000000 , 645.000000 , 646.000000 , 647.000000 , 648.000000 , 649.000000 , 650.000000 , 651.000000 , 652.000000 , 653.000000 , 654.000000 , 655.000000 , 656.000000 , 657.000000 , 658.000000 , 659.000000 , 660.000000 , 661.000000 , 662.000000 , 663.000000 , 664.000000 , 665.000000 , 666.000000 , 667.000000 , 668.000000 , 669.000000 , 670.000000 , 671.000000 , 672.000000 , 673.000000 , 674.000000 , 675.000000 , 676.000000 , 677.000000 , 678.000000 , 679.000000 , 680.000000 , 681.000000 , 682.000000 , 683.000000 , 684.000000 , 685.000000 , 686.000000 , 687.000000 , 688.000000 , 689.000000 , 690.000000 , 691.000000 , 692.000000 , 693.000000 , 694.000000 , 695.000000 , 696.000000 , 697.000000 , 698.000000 , 699.000000 , 700.000000 , 701.000000 , 702.000000 , 703.000000 , 704.000000 , 705.000000 , 706.000000 , 707.000000 , 708.000000 , 709.000000 , 710.000000 , 711.000000 , 712.000000 , 713.000000 , 714.000000 , 715.000000 , 716.000000 , 717.000000 , 718.000000 , 719.000000 , 720.000000 , 721.000000 , 722.000000 , 723.000000 , 724.000000 , 725.000000 , 726.000000 , 727.000000 , 728.000000 , 729.000000 , 730.000000 , 731.000000 , 732.000000 , 733.000000 , 734.000000 , 735.000000 , 736.000000 , 737.000000 , 738.000000 , 739.000000 , 740.000000 , 741.000000 , 742.000000 , 743.000000 , 744.000000 , 745.000000 , 746.000000 , 747.000000 , 748.000000 , 749.000000 , 750.000000 , 751.000000 , 752.000000 , 753.000000 , 754.000000 , 755.000000 , 756.000000 , 757.000000 , 758.000000 , 759.000000 , 760.000000 , 761.000000 , 762.000000 , 763.000000 , 764.000000 , 765.000000 , 766.000000 , 767.000000 , 768.000000 , 769.000000 , 770.000000 , 771.000000 , 772.000000 , 773.000000 , 774.000000 , 775.000000 , 776.000000 , 777.000000 , 778.000000 , 779.000000 , 780.000000 , 781.000000 , 782.000000 , 783.000000 , 784.000000 , 785.000000 , 786.000000 , 787.000000 , 788.000000 , 789.000000 , 790.000000 , 791.000000 , 792.000000 , 793.000000 , 794.000000 , 795.000000 , 796.000000 , 797.000000 , 798.000000 , 799.000000 , 800.000000 , 801.000000 , 802.000000 , 803.000000 , 804.000000 , 805.000000 , 806.000000 , 807.000000 , 808.000000 , 809.000000 , 810.000000 , 811.000000 , 812.000000 , 813.000000 , 814.000000 , 815.000000 , 816.000000 , 817.000000 , 818.000000 , 819.000000 , 820.000000 , 821.000000 , 822.000000 , 823.000000 , 824.000000 , 825.000000 , 826.000000 , 827.000000 , 828.000000 , 829.000000 , 830.000000 , 831.000000 , 832.000000 , 833.000000 , 834.000000 , 835.000000 , 836.000000 , 837.000000 , 838.000000 , 839.000000 , 840.000000 , 841.000000 , 842.000000 , 843.000000 , 844.000000 , 845.000000 , 846.000000 , 847.000000 , 848.000000 , 849.000000 , 850.000000 , 851.000000 , 852.000000 , 853.000000 , 854.000000 , 855.000000 , 856.000000 , 857.000000 , 858.000000 , 859.000000 , 860.000000 , 861.000000 , 862.000000 , 863.000000 , 864.000000 , 865.000000 , 866.000000 , 867.000000 , 868.000000 , 869.000000 , 870.000000 , 871.000000 , 872.000000 , 873.000000 , 874.000000 , 875.000000 , 876.000000 , 877.000000 , 878.000000 , 879.000000 , 880.000000 , 881.000000 , 882.000000 , 883.000000 , 884.000000 , 885.000000 , 886.000000 , 887.000000 , 888.000000 , 889.000000 , 890.000000 , 891.000000 , 892.000000 , 893.000000 , 894.000000 , 895.000000 , 896.000000 , 897.000000 , 898.000000 , 899.000000 , 900.000000 , 901.000000 , 902.000000 , 903.000000 , 904.000000 , 905.000000 , 906.000000 , 907.000000 , 908.000000 , 909.000000 , 910.000000 , 911.000000 , 912.000000 , 913.000000 , 914.000000 , 915.000000 , 916.000000 , 917.000000 , 918.000000 , 919.000000 , 920.000000 , 921.000000 , 922.000000 , 923.000000 , 924.000000 , 925.000000 , 926.000000 , 927.000000 , 928.000000 , 929.000000 , 930.000000 , 931.000000 , 932.000000 , 933.000000 , 934.000000 , 935.000000 , 936.000000 , 937.000000 , 938.000000 , 939.000000 , 940.000000 , 941.000000 , 942.000000 , 943.000000 , 944.000000 , 945.000000 , 946.000000 , 947.000000 , 948.000000 , 949.000000 , 950.000000 , 951.000000 , 952.000000 , 953.000000 , 954.000000 , 955.000000 , 956.000000 , 957.000000 , 958.000000 , 959.000000 , 960.000000 , 961.000000 , 962.000000 , 963.000000 , 964.000000 , 965.000000 , 966.000000 , 967.000000 , 968.000000 , 969.000000 , 970.000000 , 971.000000 , 972.000000 , 973.000000 , 974.000000 , 975.000000 , 976.000000 , 977.000000 , 978.000000 , 979.000000 , 980.000000 , 981.000000 , 982.000000 , 983.000000 , 984.000000 , 985.000000 , 986.000000 , 987.000000 , 988.000000 , 989.000000 , 990.000000 , 991.000000 , 992.000000 , 993.000000 , 994.000000 , 995.000000 , 996.000000 , 997.000000 , 998.000000 , 999.000000 , 1000.000000 , 1001.000000 , 1002.000000 , 1003.000000 , 1004.000000 , 1005.000000 , 1006.000000 , 1007.000000 , 1008.000000 , 1009.000000 , 1010.000000 , 1011.000000 , 1012.000000 , 1013.000000 , 1014.000000 , 1015.000000 , 1016.000000 , 1017.000000 , 1018.000000 , 1019.000000 , 1020.000000 , 1021.000000 , 1022.000000 , 1023.000000 , 1024.000000 , 1025.000000 , 1026.000000 , 1027.000000 , 1028.000000 , 1029.000000 , 1030.000000 , 1031.000000 , 1032.000000 , 1033.000000 , 1034.000000 , 1035.000000 , 1036.000000 , 1037.000000 , 1038.000000 , 1039.000000 , 1040.000000 , 1041.000000 , 1042.000000 , 1043.000000 , 1044.000000 , 1045.000000 , 1046.000000 , 1047.000000 , 1048.000000 , 1049.000000 , 1050.000000 , 1051.000000 , 1052.000000 , 1053.000000 , 1054.000000 , 1055.000000 , 1056.000000 , 1057.000000 , 1058.000000 , 1059.000000 , 1060.000000 , 1061.000000 , 1062.000000 , 1063.000000 , 1064.000000 , 1065.000000 , 1066.000000 , 1067.000000 , 1068.000000 , 1069.000000 , 1070.000000 , 1071.000000 , 1072.000000 , 1073.000000 , 1074.000000 , 1075.000000 , 1076.000000 , 1077.000000 , 1078.000000 , 1079.000000 , 1080.000000 , 1081.000000 , 1082.000000 , 1083.000000 , 1084.000000 , 1085.000000 , 1086.000000 , 1087.000000 , 1088.000000 , 1089.000000 , 1090.000000 , 1091.000000 , 1092.000000 , 1093.000000 , 1094.000000 , 1095.000000 , 1096.000000 , 1097.000000 , 1098.000000 , 1099.000000 , 1100.000000 , 1101.000000 , 1102.000000 , 1103.000000 , 1104.000000 , 1105.000000 , 1106.000000 , 1107.000000 , 1108.000000 , 1109.000000 , 1110.000000 , 1111.000000 , 1112.000000 , 1113.000000 , 1114.000000 , 1115.000000 , 1116.000000 , 1117.000000 , 1118.000000 , 1119.000000 , 1120.000000 , 1121.000000 , 1122.000000 , 1123.000000 , 1124.000000 , 1125.000000 , 1126.000000 , 1127.000000 , 1128.000000 , 1129.000000 , 1130.000000 , 1131.000000 , 1132.000000 , 1133.000000 , 1134.000000 , 1135.000000 , 1136.000000 , 1137.000000 , 1138.000000 , 1139.000000 , 1140.000000 , 1141.000000 , 1142.000000 , 1143.000000 , 1144.000000 , 1145.000000 , 1146.000000 , 1147.000000 , 1148.000000 , 1149.000000 , 1150.000000 , 1151.000000 , 1152.000000 , 1153.000000 , 1154.000000 , 1155.000000 , 1156.000000 , 1157.000000 , 1158.000000 , 1159.000000 , 1160.000000 , 1161.000000 , 1162.000000 , 1163.000000 , 1164.000000 , 1165.000000 , 1166.000000 , 1167.000000 , 1168.000000 , 1169.000000 , 1170.000000 , 1171.000000 , 1172.000000 , 1173.000000 , 1174.000000 , 1175.000000 , 1176.000000 , 1177.000000 , 1178.000000 , 1179.000000 , 1180.000000 , 1181.000000 , 1182.000000 , 1183.000000 , 1184.000000 , 1185.000000 , 1186.000000 , 1187.000000 , 1188.000000 , 1189.000000 , 1190.000000 , 1191.000000 , 1192.000000 , 1193.000000 , 1194.000000 , 1195.000000 , 1196.000000 , 1197.000000 , 1198.000000 , 1199.000000 , 1200.000000 , 1201.000000 , 1202.000000 , 1203.000000 , 1204.000000 , 1205.000000 , 1206.000000 , 1207.000000 , 1208.000000 , 1209.000000 , 1210.000000 , 1211.000000 , 1212.000000 , 1213.000000 , 1214.000000 , 1215.000000 , 1216.000000 , 1217.000000 , 1218.000000 , 1219.000000 , 1220.000000 , 1221.000000 , 1222.000000 , 1223.000000 , 1224.000000 , 1225.000000 , 1226.000000 , 1227.000000 , 1228.000000 , 1229.000000 , 1230.000000 , 1231.000000 , 1232.000000 , 1233.000000 , 1234.000000 , 1235.000000 , 1236.000000 , 1237.000000 , 1238.000000 , 1239.000000 , 1240.000000 , 1241.000000 , 1242.000000 , 1243.000000 , 1244.000000 , 1245.000000 , 1246.000000 , 1247.000000 , 1248.000000 , 1249.000000 , 1250.000000 , 1251.000000 , 1252.000000 , 1253.000000 , 1254.000000 , 1255.000000 , 1256.000000 , 1257.000000 , 1258.000000 , 1259.000000 , 1260.000000 , 1261.000000 , 1262.000000 , 1263.000000 , 1264.000000 , 1265.000000 , 1266.000000 , 1267.000000 , 1268.000000 , 1269.000000 , 1270.000000 , 1271.000000 , 1272.000000 , 1273.000000 , 1274.000000 , 1275.000000 , 1276.000000 , 1277.000000 , 1278.000000 , 1279.000000 , 1280.000000 , 1281.000000 , 1282.000000 , 1283.000000 , 1284.000000 , 1285.000000 , 1286.000000 , 1287.000000 , 1288.000000 , 1289.000000 , 1290.000000 , 1291.000000 , 1292.000000 , 1293.000000 , 1294.000000 , 1295.000000 , 1296.000000 , 1297.000000 , 1298.000000 , 1299.000000 , 1300.000000 , 1301.000000 , 1302.000000 , 1303.000000 , 1304.000000 , 1305.000000 , 1306.000000 , 1307.000000 , 1308.000000 , 1309.000000 , 1310.000000 , 1311.000000 , 1312.000000 , 1313.000000 , 1314.000000 , 1315.000000 , 1316.000000 , 1317.000000 , 1318.000000 , 1319.000000 , 1320.000000 , 1321.000000 , 1322.000000 , 1323.000000 , 1324.000000 , 1325.000000 , 1326.000000 , 1327.000000 , 1328.000000 , 1329.000000 , 1330.000000 , 1331.000000 , 1332.000000 , 1333.000000 , 1334.000000 , 1335.000000 , 1336.000000 , 1337.000000 , 1338.000000 , 1339.000000 , 1340.000000 , 1341.000000 , 1342.000000 , 1343.000000 , 1344.000000 , 1345.000000 , 1346.000000 , 1347.000000 , 1348.000000 , 1349.000000 , 1350.000000 , 1351.000000 , 1352.000000 , 1353.000000 , 1354.000000 , 1355.000000 , 1356.000000 , 1357.000000 , 1358.000000 , 1359.000000 , 1360.000000 , 1361.000000 , 1362.000000 , 1363.000000 , 1364.000000 , 1365.000000 , 1366.000000 , 1367.000000 , 1368.000000 , 1369.000000 , 1370.000000 , 1371.000000 , 1372.000000 , 1373.000000 , 1374.000000 , 1375.000000 , 1376.000000 , 1377.000000 , 1378.000000 , 1379.000000 , 1380.000000 , 1381.000000 , 1382.000000 , 1383.000000 , 1384.000000 , 1385.000000 , 1386.000000 , 1387.000000 , 1388.000000 , 1389.000000 , 1390.000000 , 1391.000000 , 1392.000000 , 1393.000000 , 1394.000000 , 1395.000000 , 1396.000000 , 1397.000000 , 1398.000000 , 1399.000000 , 1400.000000 , 1401.000000 , 1402.000000 , 1403.000000 , 1404.000000 , 1405.000000 , 1406.000000 , 1407.000000 , 1408.000000 , 1409.000000 , 1410.000000 , 1411.000000 , 1412.000000 , 1413.000000 , 1414.000000 , 1415.000000 , 1416.000000 , 1417.000000 , 1418.000000 , 1419.000000 , 1420.000000 , 1421.000000 , 1422.000000 , 1423.000000 , 1424.000000 , 1425.000000 , 1426.000000 , 1427.000000 , 1428.000000 , 1429.000000 , 1430.000000 , 1431.000000 , 1432.000000 , 1433.000000 , 1434.000000 , 1435.000000 , 1436.000000 , 1437.000000 , 1438.000000 , 1439.000000 , 1440.000000 , 1441.000000 , 1442.000000 , 1443.000000 , 1444.000000 , 1445.000000 , 1446.000000 , 1447.000000 , 1448.000000 , 1449.000000 , 1450.000000 , 1451.000000 , 1452.000000 , 1453.000000 , 1454.000000 , 1455.000000 , 1456.000000 , 1457.000000 , 1458.000000 , 1459.000000 , 1460.000000 , 1461.000000 , 1462.000000 , 1463.000000 , 1464.000000 , 1465.000000 , 1466.000000 , 1467.000000 , 1468.000000 , 1469.000000 , 1470.000000 , 1471.000000 , 1472.000000 , 1473.000000 , 1474.000000 , 1475.000000 , 1476.000000 , 1477.000000 , 1478.000000 , 1479.000000 , 1480.000000 , 1481.000000 , 1482.000000 , 1483.000000 , 1484.000000 , 1485.000000 , 1486.000000 , 1487.000000 , 1488.000000 , 1489.000000 , 1490.000000 , 1491.000000 , 1492.000000 , 1493.000000 , 1494.000000 , 1495.000000 , 1496.000000 , 1497.000000 , 1498.000000 , 1499.000000 , 1500.000000 , 1501.000000 , 1502.000000 , 1503.000000 , 1504.000000 , 1505.000000 , 1506.000000 , 1507.000000 , 1508.000000 , 1509.000000 , 1510.000000 , 1511.000000 , 1512.000000 , 1513.000000 , 1514.000000 , 1515.000000 , 1516.000000 , 1517.000000 , 1518.000000 , 1519.000000 , 1520.000000 , 1521.000000 , 1522.000000 , 1523.000000 , 1524.000000 , 1525.000000 , 1526.000000 , 1527.000000 , 1528.000000 , 1529.000000 , 1530.000000 , 1531.000000 , 1532.000000 , 1533.000000 , 1534.000000 , 1535.000000 , 1536.000000 , 1537.000000 , 1538.000000 , 1539.000000 , 1540.000000 , 1541.000000 , 1542.000000 , 1543.000000 , 1544.000000 , 1545.000000 , 1546.000000 , 1547.000000 , 1548.000000 , 1549.000000 , 1550.000000 , 1551.000000 , 1552.000000 , 1553.000000 , 1554.000000 , 1555.000000 , 1556.000000 , 1557.000000 , 1558.000000 , 1559.000000 , 1560.000000 , 1561.000000 , 1562.000000 , 1563.000000 , 1564.000000 , 1565.000000 , 1566.000000 , 1567.000000 , 1568.000000 , 1569.000000 , 1570.000000 , 1571.000000 , 1572.000000 , 1573.000000 , 1574.000000 , 1575.000000 , 1576.000000 , 1577.000000 , 1578.000000 , 1579.000000 , 1580.000000 , 1581.000000 , 1582.000000 , 1583.000000 , 1584.000000 , 1585.000000 , 1586.000000 , 1587.000000 , 1588.000000 , 1589.000000 , 1590.000000 , 1591.000000 , 1592.000000 , 1593.000000 , 1594.000000 , 1595.000000 , 1596.000000 , 1597.000000 , 1598.000000 , 1599.000000 , 1600.000000 , 1601.000000 , 1602.000000 , 1603.000000 , 1604.000000 , 1605.000000 , 1606.000000 , 1607.000000 , 1608.000000 , 1609.000000 , 1610.000000 , 1611.000000 , 1612.000000 , 1613.000000 , 1614.000000 , 1615.000000 , 1616.000000 , 1617.000000 , 1618.000000 , 1619.000000 , 1620.000000 , 1621.000000 , 1622.000000 , 1623.000000 , 1624.000000 , 1625.000000 , 1626.000000 , 1627.000000 , 1628.000000 , 1629.000000 , 1630.000000 , 1631.000000 , 1632.000000 , 1633.000000 , 1634.000000 , 1635.000000 , 1636.000000 , 1637.000000 , 1638.000000 , 1639.000000 , 1640.000000 , 1641.000000 , 1642.000000 , 1643.000000 , 1644.000000 , 1645.000000 , 1646.000000 , 1647.000000 , 1648.000000 , 1649.000000 , 1650.000000 , 1651.000000 , 1652.000000 , 1653.000000 , 1654.000000 , 1655.000000 , 1656.000000 , 1657.000000 , 1658.000000 , 1659.000000 , 1660.000000 , 1661.000000 , 1662.000000 , 1663.000000 , 1664.000000 , 1665.000000 , 1666.000000 , 1667.000000 , 1668.000000 , 1669.000000 , 1670.000000 , 1671.000000 , 1672.000000 , 1673.000000 , 1674.000000 , 1675.000000 , 1676.000000 , 1677.000000 , 1678.000000 , 1679.000000 , 1680.000000 , 1681.000000 , 1682.000000 , 1683.000000 , 1684.000000 , 1685.000000 , 1686.000000 , 1687.000000 , 1688.000000 , 1689.000000 , 1690.000000 , 1691.000000 , 1692.000000 , 1693.000000 , 1694.000000 , 1695.000000 , 1696.000000 , 1697.000000 , 1698.000000 , 1699.000000 , 1700.000000 , 1701.000000 , 1702.000000 , 1703.000000 , 1704.000000 , 1705.000000 , 1706.000000 , 1707.000000 , 1708.000000 , 1709.000000 , 1710.000000 , 1711.000000 , 1712.000000 , 1713.000000 , 1714.000000 , 1715.000000 , 1716.000000 , 1717.000000 , 1718.000000 , 1719.000000 , 1720.000000 , 1721.000000 , 1722.000000 , 1723.000000 , 1724.000000 , 1725.000000 , 1726.000000 , 1727.000000 , 1728.000000 , 1729.000000 , 1730.000000 , 1731.000000 , 1732.000000 , 1733.000000 , 1734.000000 , 1735.000000 , 1736.000000 , 1737.000000 , 1738.000000 , 1739.000000 , 1740.000000 , 1741.000000 , 1742.000000 , 1743.000000 , 1744.000000 , 1745.000000 , 1746.000000 , 1747.000000 , 1748.000000 , 1749.000000 , 1750.000000 , 1751.000000 , 1752.000000 , 1753.000000 , 1754.000000 , 1755.000000 , 1756.000000 , 1757.000000 , 1758.000000 , 1759.000000 , 1760.000000 , 1761.000000 , 1762.000000 , 1763.000000 , 1764.000000 , 1765.000000 , 1766.000000 , 1767.000000 , 1768.000000 , 1769.000000 , 1770.000000 , 1771.000000 , 1772.000000 , 1773.000000 , 1774.000000 , 1775.000000 , 1776.000000 , 1777.000000 , 1778.000000 , 1779.000000 , 1780.000000 , 1781.000000 , 1782.000000 , 1783.000000 , 1784.000000 , 1785.000000 , 1786.000000 , 1787.000000 , 1788.000000 , 1789.000000 , 1790.000000 , 1791.000000 , 1792.000000 , 1793.000000 , 1794.000000 , 1795.000000 , 1796.000000 , 1797.000000 , 1798.000000 , 1799.000000 , 1800.000000 , 1801.000000 , 1802.000000 , 1803.000000 , 1804.000000 , 1805.000000 , 1806.000000 , 1807.000000 , 1808.000000 , 1809.000000 , 1810.000000 , 1811.000000 , 1812.000000 , 1813.000000 , 1814.000000 , 1815.000000 , 1816.000000 , 1817.000000 , 1818.000000 , 1819.000000 , 1820.000000 , 1821.000000 , 1822.000000 , 1823.000000 , 1824.000000 , 1825.000000 , 1826.000000 , 1827.000000 , 1828.000000 , 1829.000000 , 1830.000000 , 1831.000000 , 1832.000000 , 1833.000000 , 1834.000000 , 1835.000000 , 1836.000000 , 1837.000000 , 1838.000000 , 1839.000000 , 1840.000000 , 1841.000000 , 1842.000000 , 1843.000000 , 1844.000000 , 1845.000000 , 1846.000000 , 1847.000000 , 1848.000000 , 1849.000000 , 1850.000000 , 1851.000000 , 1852.000000 , 1853.000000 , 1854.000000 , 1855.000000 , 1856.000000 , 1857.000000 , 1858.000000 , 1859.000000 , 1860.000000 , 1861.000000 , 1862.000000 , 1863.000000 , 1864.000000 , 1865.000000 , 1866.000000 , 1867.000000 , 1868.000000 , 1869.000000 , 1870.000000 , 1871.000000 , 1872.000000 , 1873.000000 , 1874.000000 , 1875.000000 , 1876.000000 , 1877.000000 , 1878.000000 , 1879.000000 , 1880.000000 , 1881.000000 , 1882.000000 , 1883.000000 , 1884.000000 , 1885.000000 , 1886.000000 , 1887.000000 , 1888.000000 , 1889.000000 , 1890.000000 , 1891.000000 , 1892.000000 , 1893.000000 , 1894.000000 , 1895.000000 , 1896.000000 , 1897.000000 , 1898.000000 , 1899.000000 , 1900.000000 , 1901.000000 , 1902.000000 , 1903.000000 , 1904.000000 , 1905.000000 , 1906.000000 , 1907.000000 , 1908.000000 , 1909.000000 , 1910.000000 , 1911.000000 , 1912.000000 , 1913.000000 , 1914.000000 , 1915.000000 , 1916.000000 , 1917.000000 , 1918.000000 , 1919.000000 , 1920.000000 , 1921.000000 , 1922.000000 , 1923.000000 , 1924.000000 , 1925.000000 , 1926.000000 , 1927.000000 , 1928.000000 , 1929.000000 , 1930.000000 , 1931.000000 , 1932.000000 , 1933.000000 , 1934.000000 , 1935.000000 , 1936.000000 , 1937.000000 , 1938.000000 , 1939.000000 , 1940.000000 , 1941.000000 , 1942.000000 , 1943.000000 , 1944.000000 , 1945.000000 , 1946.000000 , 1947.000000 , 1948.000000 , 1949.000000 , 1950.000000 , 1951.000000 , 1952.000000 , 1953.000000 , 1954.000000 , 1955.000000 , 1956.000000 , 1957.000000 , 1958.000000 , 1959.000000 , 1960.000000 , 1961.000000 , 1962.000000 , 1963.000000 , 1964.000000 , 1965.000000 , 1966.000000 , 1967.000000 , 1968.000000 , 1969.000000 , 1970.000000 , 1971.000000 , 1972.000000 , 1973.000000 , 1974.000000 , 1975.000000 , 1976.000000 , 1977.000000 , 1978.000000 , 1979.000000 , 1980.000000 , 1981.000000 , 1982.000000 , 1983.000000 , 1984.000000 , 1985.000000 , 1986.000000 , 1987.000000 , 1988.000000 , 1989.000000 , 1990.000000 , 1991.000000 , 1992.000000 , 1993.000000 , 1994.000000 , 1995.000000 , 1996.000000 , 1997.000000 , 1998.000000 , 1999.000000 , 2000.000000 , 2001.000000 , 2002.000000 , 2003.000000 , 2004.000000 , 2005.000000 , 2006.000000 , 2007.000000 , 2008.000000 , 2009.000000 , 2010.000000 , 2011.000000 , 2012.000000 , 2013.000000 , 2014.000000 , 2015.000000 , 2016.000000 , 2017.000000 , 2018.000000 , 2019.000000 , 2020.000000 , 2021.000000 , 2022.000000 , 2023.000000 , 2024.000000 , 2025.000000 , 2026.000000 , 2027.000000 , 2028.000000 , 2029.000000 , 2030.000000 , 2031.000000 , 2032.000000 , 2033.000000 , 2034.000000 , 2035.000000 , 2036.000000 , 2037.000000 , 2038.000000 , 2039.000000 , 2040.000000 , 2041.000000 , 2042.000000 , 2043.000000 , 2044.000000 , 2045.000000 , 2046.000000 , 2047.000000 , 2048.000000 , 2049.000000 , 2050.000000 , 2051.000000 , 2052.000000 , 2053.000000 , 2054.000000 , 2055.000000 , 2056.000000 , 2057.000000 , 2058.000000 , 2059.000000 , 2060.000000 , 2061.000000 , 2062.000000 , 2063.000000 , 2064.000000 , 2065.000000 , 2066.000000 , 2067.000000 , 2068.000000 , 2069.000000 , 2070.000000 , 2071.000000 , 2072.000000 , 2073.000000 , 2074.000000 , 2075.000000 , 2076.000000 , 2077.000000 , 2078.000000 , 2079.000000 , 2080.000000 , 2081.000000 , 2082.000000 , 2083.000000 , 2084.000000 , 2085.000000 , 2086.000000 , 2087.000000 , 2088.000000 , 2089.000000 , 2090.000000 , 2091.000000 , 2092.000000 , 2093.000000 , 2094.000000 , 2095.000000 , 2096.000000 , 2097.000000 , 2098.000000 , 2099.000000 , 2100.000000 , 2101.000000 , 2102.000000 , 2103.000000 , 2104.000000 , 2105.000000 , 2106.000000 , 2107.000000 , 2108.000000 , 2109.000000 , 2110.000000 , 2111.000000 , 2112.000000 , 2113.000000 , 2114.000000 , 2115.000000 , 2116.000000 , 2117.000000 , 2118.000000 , 2119.000000 , 2120.000000 , 2121.000000 , 2122.000000 , 2123.000000 , 2124.000000 , 2125.000000 , 2126.000000 , 2127.000000 , 2128.000000 , 2129.000000 , 2130.000000 , 2131.000000 , 2132.000000 , 2133.000000 , 2134.000000 , 2135.000000 , 2136.000000 , 2137.000000 , 2138.000000 , 2139.000000 , 2140.000000 , 2141.000000 , 2142.000000 , 2143.000000 , 2144.000000 , 2145.000000 , 2146.000000 , 2147.000000 , 2148.000000 , 2149.000000 , 2150.000000 , 2151.000000 , 2152.000000 , 2153.000000 , 2154.000000 , 2155.000000 , 2156.000000 , 2157.000000 , 2158.000000 , 2159.000000 , 2160.000000 , 2161.000000 , 2162.000000 , 2163.000000 , 2164.000000 , 2165.000000 , 2166.000000 , 2167.000000 , 2168.000000 , 2169.000000 , 2170.000000 , 2171.000000 , 2172.000000 , 2173.000000 , 2174.000000 , 2175.000000 , 2176.000000 , 2177.000000 , 2178.000000 , 2179.000000 , 2180.000000 , 2181.000000 , 2182.000000 , 2183.000000 , 2184.000000 , 2185.000000 , 2186.000000 , 2187.000000 , 2188.000000 , 2189.000000 , 2190.000000 , 2191.000000 , 2192.000000 , 2193.000000 , 2194.000000 , 2195.000000 , 2196.000000 , 2197.000000 , 2198.000000 , 2199.000000 , 2200.000000 , 2201.000000 , 2202.000000 , 2203.000000 , 2204.000000 , 2205.000000 , 2206.000000 , 2207.000000 , 2208.000000 , 2209.000000 , 2210.000000 , 2211.000000 , 2212.000000 , 2213.000000 , 2214.000000 , 2215.000000 , 2216.000000 , 2217.000000 , 2218.000000 , 2219.000000 , 2220.000000 , 2221.000000 , 2222.000000 , 2223.000000 , 2224.000000 , 2225.000000 , 2226.000000 , 2227.000000 , 2228.000000 , 2229.000000 , 2230.000000 , 2231.000000 , 2232.000000 , 2233.000000 , 2234.000000 , 2235.000000 , 2236.000000 , 2237.000000 , 2238.000000 , 2239.000000 , 2240.000000 , 2241.000000 , 2242.000000 , 2243.000000 , 2244.000000 , 2245.000000 , 2246.000000 , 2247.000000 , 2248.000000 , 2249.000000 , 2250.000000 , 2251.000000 , 2252.000000 , 2253.000000 , 2254.000000 , 2255.000000 , 2256.000000 , 2257.000000 , 2258.000000 , 2259.000000 , 2260.000000 , 2261.000000 , 2262.000000 , 2263.000000 , 2264.000000 , 2265.000000 , 2266.000000 , 2267.000000 , 2268.000000 , 2269.000000 , 2270.000000 , 2271.000000 , 2272.000000 , 2273.000000 , 2274.000000 , 2275.000000 , 2276.000000 , 2277.000000 , 2278.000000 , 2279.000000 , 2280.000000 , 2281.000000 , 2282.000000 , 2283.000000 , 2284.000000 , 2285.000000 , 2286.000000 , 2287.000000 , 2288.000000 , 2289.000000 , 2290.000000 , 2291.000000 , 2292.000000 , 2293.000000 , 2294.000000 , 2295.000000 , 2296.000000 , 2297.000000 , 2298.000000 , 2299.000000 , 2300.000000 , 2301.000000 , 2302.000000 , 2303.000000 , 2304.000000 , 2305.000000 , 2306.000000 , 2307.000000 , 2308.000000 , 2309.000000 , 2310.000000 , 2311.000000 , 2312.000000 , 2313.000000 , 2314.000000 , 2315.000000 , 2316.000000 , 2317.000000 , 2318.000000 , 2319.000000 , 2320.000000 , 2321.000000 , 2322.000000 , 2323.000000 , 2324.000000 , 2325.000000 , 2326.000000 , 2327.000000 , 2328.000000 , 2329.000000 , 2330.000000 , 2331.000000 , 2332.000000 , 2333.000000 , 2334.000000 , 2335.000000 , 2336.000000 , 2337.000000 , 2338.000000 , 2339.000000 , 2340.000000 , 2341.000000 , 2342.000000 , 2343.000000 , 2344.000000 , 2345.000000 , 2346.000000 , 2347.000000 , 2348.000000 , 2349.000000 , 2350.000000 , 2351.000000 , 2352.000000 , 2353.000000 , 2354.000000 , 2355.000000 , 2356.000000 , 2357.000000 , 2358.000000 , 2359.000000 , 2360.000000 , 2361.000000 , 2362.000000 , 2363.000000 , 2364.000000 , 2365.000000 , 2366.000000 , 2367.000000 , 2368.000000 , 2369.000000 , 2370.000000 , 2371.000000 , 2372.000000 , 2373.000000 , 2374.000000 , 2375.000000 , 2376.000000 , 2377.000000 , 2378.000000 , 2379.000000 , 2380.000000 , 2381.000000 , 2382.000000 , 2383.000000 , 2384.000000 , 2385.000000 , 2386.000000 , 2387.000000 , 2388.000000 , 2389.000000 , 2390.000000 , 2391.000000 , 2392.000000 , 2393.000000 , 2394.000000 , 2395.000000 , 2396.000000 , 2397.000000 , 2398.000000 , 2399.000000 , 2400.000000 , 2401.000000 , 2402.000000 , 2403.000000 , 2404.000000 , 2405.000000 , 2406.000000 , 2407.000000 , 2408.000000 , 2409.000000 , 2410.000000 , 2411.000000 , 2412.000000 , 2413.000000 , 2414.000000 , 2415.000000 , 2416.000000 , 2417.000000 , 2418.000000 , 2419.000000 , 2420.000000 , 2421.000000 , 2422.000000 , 2423.000000 , 2424.000000 , 2425.000000 , 2426.000000 , 2427.000000 , 2428.000000 , 2429.000000 , 2430.000000 , 2431.000000 , 2432.000000 , 2433.000000 , 2434.000000 , 2435.000000 , 2436.000000 , 2437.000000 , 2438.000000 , 2439.000000 , 2440.000000 , 2441.000000 , 2442.000000 , 2443.000000 , 2444.000000 , 2445.000000 , 2446.000000 , 2447.000000 , 2448.000000 , 2449.000000 , 2450.000000 , 2451.000000 , 2452.000000 , 2453.000000 , 2454.000000 , 2455.000000 , 2456.000000 , 2457.000000 , 2458.000000 , 2459.000000 , 2460.000000 , 2461.000000 , 2462.000000 , 2463.000000 , 2464.000000 , 2465.000000 , 2466.000000 , 2467.000000 , 2468.000000 , 2469.000000 , 2470.000000 , 2471.000000 , 2472.000000 , 2473.000000 , 2474.000000 , 2475.000000 , 2476.000000 , 2477.000000 , 2478.000000 , 2479.000000 , 2480.000000 , 2481.000000 , 2482.000000 , 2483.000000 , 2484.000000 , 2485.000000 , 2486.000000 , 2487.000000 , 2488.000000 , 2489.000000 , 2490.000000 , 2491.000000 , 2492.000000 , 2493.000000 , 2494.000000 , 2495.000000 , 2496.000000 , 2497.000000 , 2498.000000 , 2499.000000 , 2500.000000 , 2501.000000 , 2502.000000 , 2503.000000 , 2504.000000 , 2505.000000 , 2506.000000 , 2507.000000 , 2508.000000 , 2509.000000 , 2510.000000 , 2511.000000 , 2512.000000 , 2513.000000 , 2514.000000 , 2515.000000 , 2516.000000 , 2517.000000 , 2518.000000 , 2519.000000 , 2520.000000 , 2521.000000 , 2522.000000 , 2523.000000 , 2524.000000 , 2525.000000 , 2526.000000 , 2527.000000 , 2528.000000 , 2529.000000 , 2530.000000 , 2531.000000 , 2532.000000 , 2533.000000 , 2534.000000 , 2535.000000 , 2536.000000 , 2537.000000 , 2538.000000 , 2539.000000 , 2540.000000 , 2541.000000 , 2542.000000 , 2543.000000 , 2544.000000 , 2545.000000 , 2546.000000 , 2547.000000 , 2548.000000 , 2549.000000 , 2550.000000 , 2551.000000 , 2552.000000 , 2553.000000 , 2554.000000 , 2555.000000 , 2556.000000 , 2557.000000 , 2558.000000 , 2559.000000 , 2560.000000 , 2561.000000 , 2562.000000 , 2563.000000 , 2564.000000 , 2565.000000 , 2566.000000 , 2567.000000 , 2568.000000 , 2569.000000 , 2570.000000 , 2571.000000 , 2572.000000 , 2573.000000 , 2574.000000 , 2575.000000 , 2576.000000 , 2577.000000 , 2578.000000 , 2579.000000 , 2580.000000 , 2581.000000 , 2582.000000 , 2583.000000 , 2584.000000 , 2585.000000 , 2586.000000 , 2587.000000 , 2588.000000 , 2589.000000 , 2590.000000 , 2591.000000 , 2592.000000 , 2593.000000 , 2594.000000 , 2595.000000 , 2596.000000 , 2597.000000 , 2598.000000 , 2599.000000 , 2600.000000 , 2601.000000 , 2602.000000 , 2603.000000 , 2604.000000 , 2605.000000 , 2606.000000 , 2607.000000 , 2608.000000 , 2609.000000 , 2610.000000 , 2611.000000 , 2612.000000 , 2613.000000 , 2614.000000 , 2615.000000 , 2616.000000 , 2617.000000 , 2618.000000 , 2619.000000 , 2620.000000 , 2621.000000 , 2622.000000 , 2623.000000 , 2624.000000 , 2625.000000 , 2626.000000 , 2627.000000 , 2628.000000 , 2629.000000 , 2630.000000 , 2631.000000 , 2632.000000 , 2633.000000 , 2634.000000 , 2635.000000 , 2636.000000 , 2637.000000 , 2638.000000 , 2639.000000 , 2640.000000 , 2641.000000 , 2642.000000 , 2643.000000 , 2644.000000 , 2645.000000 , 2646.000000 , 2647.000000 , 2648.000000 , 2649.000000 , 2650.000000 , 2651.000000 , 2652.000000 , 2653.000000 , 2654.000000 , 2655.000000 , 2656.000000 , 2657.000000 , 2658.000000 , 2659.000000 , 2660.000000 , 2661.000000 , 2662.000000 , 2663.000000 , 2664.000000 , 2665.000000 , 2666.000000 , 2667.000000 , 2668.000000 , 2669.000000 , 2670.000000 , 2671.000000 , 2672.000000 , 2673.000000 , 2674.000000 , 2675.000000 , 2676.000000 , 2677.000000 , 2678.000000 , 2679.000000 , 2680.000000 , 2681.000000 , 2682.000000 , 2683.000000 , 2684.000000 , 2685.000000 , 2686.000000 , 2687.000000 , 2688.000000 , 2689.000000 , 2690.000000 , 2691.000000 , 2692.000000 , 2693.000000 , 2694.000000 , 2695.000000 , 2696.000000 , 2697.000000 , 2698.000000 , 2699.000000 , 2700.000000 , 2701.000000 , 2702.000000 , 2703.000000 , 2704.000000 , 2705.000000 , 2706.000000 , 2707.000000 , 2708.000000 , 2709.000000 , 2710.000000 , 2711.000000 , 2712.000000 , 2713.000000 , 2714.000000 , 2715.000000 , 2716.000000 , 2717.000000 , 2718.000000 , 2719.000000 , 2720.000000 , 2721.000000 , 2722.000000 , 2723.000000 , 2724.000000 , 2725.000000 , 2726.000000 , 2727.000000 , 2728.000000 , 2729.000000 , 2730.000000 , 2731.000000 , 2732.000000 , 2733.000000 , 2734.000000 , 2735.000000 , 2736.000000 , 2737.000000 , 2738.000000 , 2739.000000 , 2740.000000 , 2741.000000 , 2742.000000 , 2743.000000 , 2744.000000 , 2745.000000 , 2746.000000 , 2747.000000 , 2748.000000 , 2749.000000 , 2750.000000 , 2751.000000 , 2752.000000 , 2753.000000 , 2754.000000 , 2755.000000 , 2756.000000 , 2757.000000 , 2758.000000 , 2759.000000 , 2760.000000 , 2761.000000 , 2762.000000 , 2763.000000 , 2764.000000 , 2765.000000 , 2766.000000 , 2767.000000 , 2768.000000 , 2769.000000 , 2770.000000 , 2771.000000 , 2772.000000 , 2773.000000 , 2774.000000 , 2775.000000 , 2776.000000 , 2777.000000 , 2778.000000 , 2779.000000 , 2780.000000 , 2781.000000 , 2782.000000 , 2783.000000 , 2784.000000 , 2785.000000 , 2786.000000 , 2787.000000 , 2788.000000 , 2789.000000 , 2790.000000 , 2791.000000 , 2792.000000 , 2793.000000 , 2794.000000 , 2795.000000 , 2796.000000 , 2797.000000 , 2798.000000 , 2799.000000 , 2800.000000 , 2801.000000 , 2802.000000 , 2803.000000 , 2804.000000 , 2805.000000 , 2806.000000 , 2807.000000 , 2808.000000 , 2809.000000 , 2810.000000 , 2811.000000 , 2812.000000 , 2813.000000 , 2814.000000 , 2815.000000 , 2816.000000 , 2817.000000 , 2818.000000 , 2819.000000 , 2820.000000 , 2821.000000 , 2822.000000 , 2823.000000 , 2824.000000 , 2825.000000 , 2826.000000 , 2827.000000 , 2828.000000 , 2829.000000 , 2830.000000 , 2831.000000 , 2832.000000 , 2833.000000 , 2834.000000 , 2835.000000 , 2836.000000 , 2837.000000 , 2838.000000 , 2839.000000 , 2840.000000 , 2841.000000 , 2842.000000 , 2843.000000 , 2844.000000 , 2845.000000 , 2846.000000 , 2847.000000 , 2848.000000 , 2849.000000 , 2850.000000 , 2851.000000 , 2852.000000 , 2853.000000 , 2854.000000 , 2855.000000 , 2856.000000 , 2857.000000 , 2858.000000 , 2859.000000 , 2860.000000 , 2861.000000 , 2862.000000 , 2863.000000 , 2864.000000 , 2865.000000 , 2866.000000 , 2867.000000 , 2868.000000 , 2869.000000 , 2870.000000 , 2871.000000 , 2872.000000 , 2873.000000 , 2874.000000 , 2875.000000 , 2876.000000 , 2877.000000 , 2878.000000 , 2879.000000 , 2880.000000 , 2881.000000 , 2882.000000 , 2883.000000 , 2884.000000 , 2885.000000 , 2886.000000 , 2887.000000 , 2888.000000 , 2889.000000 , 2890.000000 , 2891.000000 , 2892.000000 , 2893.000000 , 2894.000000 , 2895.000000 , 2896.000000 , 2897.000000 , 2898.000000 , 2899.000000 , 2900.000000 , 2901.000000 , 2902.000000 , 2903.000000 , 2904.000000 , 2905.000000 , 2906.000000 , 2907.000000 , 2908.000000 , 2909.000000 , 2910.000000 , 2911.000000 , 2912.000000 , 2913.000000 , 2914.000000 , 2915.000000 , 2916.000000 , 2917.000000 , 2918.000000 , 2919.000000 , 2920.000000 , 2921.000000 , 2922.000000 , 2923.000000 , 2924.000000 , 2925.000000 , 2926.000000 , 2927.000000 , 2928.000000 , 2929.000000 , 2930.000000 , 2931.000000 , 2932.000000 , 2933.000000 , 2934.000000 , 2935.000000 , 2936.000000 , 2937.000000 , 2938.000000 , 2939.000000 , 2940.000000 , 2941.000000 , 2942.000000 , 2943.000000 , 2944.000000 , 2945.000000 , 2946.000000 , 2947.000000 , 2948.000000 , 2949.000000 , 2950.000000 , 2951.000000 , 2952.000000 , 2953.000000 , 2954.000000 , 2955.000000 , 2956.000000 , 2957.000000 , 2958.000000 , 2959.000000 , 2960.000000 , 2961.000000 , 2962.000000 , 2963.000000 , 2964.000000 , 2965.000000 , 2966.000000 , 2967.000000 , 2968.000000 , 2969.000000 , 2970.000000 , 2971.000000 , 2972.000000 , 2973.000000 , 2974.000000 , 2975.000000 , 2976.000000 , 2977.000000 , 2978.000000 , 2979.000000 , 2980.000000 , 2981.000000 , 2982.000000 , 2983.000000 , 2984.000000 , 2985.000000 , 2986.000000 , 2987.000000 , 2988.000000 , 2989.000000 , 2990.000000 , 2991.000000 , 2992.000000 , 2993.000000 , 2994.000000 , 2995.000000 , 2996.000000 , 2997.000000 , 2998.000000 , 2999.000000 , 3000.000000 , 3001.000000 , 3002.000000 , 3003.000000 , 3004.000000 , 3005.000000 , 3006.000000 , 3007.000000 , 3008.000000 , 3009.000000 , 3010.000000 , 3011.000000 , 3012.000000 , 3013.000000 , 3014.000000 , 3015.000000 , 3016.000000 , 3017.000000 , 3018.000000 , 3019.000000 , 3020.000000 , 3021.000000 , 3022.000000 , 3023.000000 , 3024.000000 , 3025.000000 , 3026.000000 , 3027.000000 , 3028.000000 , 3029.000000 , 3030.000000 , 3031.000000 , 3032.000000 , 3033.000000 , 3034.000000 , 3035.000000 , 3036.000000 , 3037.000000 , 3038.000000 , 3039.000000 , 3040.000000 , 3041.000000 , 3042.000000 , 3043.000000 , 3044.000000 , 3045.000000 , 3046.000000 , 3047.000000 , 3048.000000 , 3049.000000 , 3050.000000 , 3051.000000 , 3052.000000 , 3053.000000 , 3054.000000 , 3055.000000 , 3056.000000 , 3057.000000 , 3058.000000 , 3059.000000 , 3060.000000 , 3061.000000 , 3062.000000 , 3063.000000 , 3064.000000 , 3065.000000 , 3066.000000 , 3067.000000 , 3068.000000 , 3069.000000 , 3070.000000 , 3071.000000 , 3072.000000 , 3073.000000 , 3074.000000 , 3075.000000 , 3076.000000 , 3077.000000 , 3078.000000 , 3079.000000 , 3080.000000 , 3081.000000 , 3082.000000 , 3083.000000 , 3084.000000 , 3085.000000 , 3086.000000 , 3087.000000 , 3088.000000 , 3089.000000 , 3090.000000 , 3091.000000 , 3092.000000 , 3093.000000 , 3094.000000 , 3095.000000 , 3096.000000 , 3097.000000 , 3098.000000 , 3099.000000 , 3100.000000 , 3101.000000 , 3102.000000 , 3103.000000 , 3104.000000 , 3105.000000 , 3106.000000 , 3107.000000 , 3108.000000 , 3109.000000 , 3110.000000 , 3111.000000 , 3112.000000 , 3113.000000 , 3114.000000 , 3115.000000 , 3116.000000 , 3117.000000 , 3118.000000 , 3119.000000 , 3120.000000 , 3121.000000 , 3122.000000 , 3123.000000 , 3124.000000 , 3125.000000 , 3126.000000 , 3127.000000 , 3128.000000 , 3129.000000 , 3130.000000 , 3131.000000 , 3132.000000 , 3133.000000 , 3134.000000 , 3135.000000 , 3136.000000 , 3137.000000 , 3138.000000 , 3139.000000 , 3140.000000 , 3141.000000 , 3142.000000 , 3143.000000 , 3144.000000 , 3145.000000 , 3146.000000 , 3147.000000 , 3148.000000 , 3149.000000 , 3150.000000 , 3151.000000 , 3152.000000 , 3153.000000 , 3154.000000 , 3155.000000 , 3156.000000 , 3157.000000 , 3158.000000 , 3159.000000 , 3160.000000 , 3161.000000 , 3162.000000 , 3163.000000 , 3164.000000 , 3165.000000 , 3166.000000 , 3167.000000 , 3168.000000 , 3169.000000 , 3170.000000 , 3171.000000 , 3172.000000 , 3173.000000 , 3174.000000 , 3175.000000 , 3176.000000 , 3177.000000 , 3178.000000 , 3179.000000 , 3180.000000 , 3181.000000 , 3182.000000 , 3183.000000 , 3184.000000 , 3185.000000 , 3186.000000 , 3187.000000 , 3188.000000 , 3189.000000 , 3190.000000 , 3191.000000 , 3192.000000 , 3193.000000 , 3194.000000 , 3195.000000 , 3196.000000 , 3197.000000 , 3198.000000 , 3199.000000 , 3200.000000 , 3201.000000 , 3202.000000 , 3203.000000 , 3204.000000 , 3205.000000 , 3206.000000 , 3207.000000 , 3208.000000 , 3209.000000 , 3210.000000 , 3211.000000 , 3212.000000 , 3213.000000 , 3214.000000 , 3215.000000 , 3216.000000 , 3217.000000 , 3218.000000 , 3219.000000 , 3220.000000 , 3221.000000 , 3222.000000 , 3223.000000 , 3224.000000 , 3225.000000 , 3226.000000 , 3227.000000 , 3228.000000 , 3229.000000 , 3230.000000 , 3231.000000 , 3232.000000 , 3233.000000 , 3234.000000 , 3235.000000 , 3236.000000 , 3237.000000 , 3238.000000 , 3239.000000 , 3240.000000 , 3241.000000 , 3242.000000 , 3243.000000 , 3244.000000 , 3245.000000 , 3246.000000 , 3247.000000 , 3248.000000 , 3249.000000 , 3250.000000 , 3251.000000 , 3252.000000 , 3253.000000 , 3254.000000 , 3255.000000 , 3256.000000 , 3257.000000 , 3258.000000 , 3259.000000 , 3260.000000 , 3261.000000 , 3262.000000 , 3263.000000 , 3264.000000 , 3265.000000 , 3266.000000 , 3267.000000 , 3268.000000 , 3269.000000 , 3270.000000 , 3271.000000 , 3272.000000 , 3273.000000 , 3274.000000 , 3275.000000 , 3276.000000 , 3277.000000 , 3278.000000 , 3279.000000 , 3280.000000 , 3281.000000 , 3282.000000 , 3283.000000 , 3284.000000 , 3285.000000 , 3286.000000 , 3287.000000 , 3288.000000 , 3289.000000 , 3290.000000 , 3291.000000 , 3292.000000 , 3293.000000 , 3294.000000 , 3295.000000 , 3296.000000 , 3297.000000 , 3298.000000 , 3299.000000 , 3300.000000 , 3301.000000 , 3302.000000 , 3303.000000 , 3304.000000 , 3305.000000 , 3306.000000 , 3307.000000 , 3308.000000 , 3309.000000 , 3310.000000 , 3311.000000 , 3312.000000 , 3313.000000 , 3314.000000 , 3315.000000 , 3316.000000 , 3317.000000 , 3318.000000 , 3319.000000 , 3320.000000 , 3321.000000 , 3322.000000 , 3323.000000 , 3324.000000 , 3325.000000 , 3326.000000 , 3327.000000 , 3328.000000 , 3329.000000 , 3330.000000 , 3331.000000 , 3332.000000 , 3333.000000 , 3334.000000 , 3335.000000 , 3336.000000 , 3337.000000 , 3338.000000 , 3339.000000 , 3340.000000 , 3341.000000 , 3342.000000 , 3343.000000 , 3344.000000 , 3345.000000 , 3346.000000 , 3347.000000 , 3348.000000 , 3349.000000 , 3350.000000 , 3351.000000 , 3352.000000 , 3353.000000 , 3354.000000 , 3355.000000 , 3356.000000 , 3357.000000 , 3358.000000 , 3359.000000 , 3360.000000 , 3361.000000 , 3362.000000 , 3363.000000 , 3364.000000 , 3365.000000 , 3366.000000 , 3367.000000 , 3368.000000 , 3369.000000 , 3370.000000 , 3371.000000 , 3372.000000 , 3373.000000 , 3374.000000 , 3375.000000 , 3376.000000 , 3377.000000 , 3378.000000 , 3379.000000 , 3380.000000 , 3381.000000 , 3382.000000 , 3383.000000 , 3384.000000 , 3385.000000 , 3386.000000 , 3387.000000 , 3388.000000 , 3389.000000 , 3390.000000 , 3391.000000 , 3392.000000 , 3393.000000 , 3394.000000 , 3395.000000 , 3396.000000 , 3397.000000 , 3398.000000 , 3399.000000 , 3400.000000 , 3401.000000 , 3402.000000 , 3403.000000 , 3404.000000 , 3405.000000 , 3406.000000 , 3407.000000 , 3408.000000 , 3409.000000 , 3410.000000 , 3411.000000 , 3412.000000 , 3413.000000 , 3414.000000 , 3415.000000 , 3416.000000 , 3417.000000 , 3418.000000 , 3419.000000 , 3420.000000 , 3421.000000 , 3422.000000 , 3423.000000 , 3424.000000 , 3425.000000 , 3426.000000 , 3427.000000 , 3428.000000 , 3429.000000 , 3430.000000 , 3431.000000 , 3432.000000 , 3433.000000 , 3434.000000 , 3435.000000 , 3436.000000 , 3437.000000 , 3438.000000 , 3439.000000 , 3440.000000 , 3441.000000 , 3442.000000 , 3443.000000 , 3444.000000 , 3445.000000 , 3446.000000 , 3447.000000 , 3448.000000 , 3449.000000 , 3450.000000 , 3451.000000 , 3452.000000 , 3453.000000 , 3454.000000 , 3455.000000 , 3456.000000 , 3457.000000 , 3458.000000 , 3459.000000 , 3460.000000 , 3461.000000 , 3462.000000 , 3463.000000 , 3464.000000 , 3465.000000 , 3466.000000 , 3467.000000 , 3468.000000 , 3469.000000 , 3470.000000 , 3471.000000 , 3472.000000 , 3473.000000 , 3474.000000 , 3475.000000 , 3476.000000 , 3477.000000 , 3478.000000 , 3479.000000 , 3480.000000 , 3481.000000 , 3482.000000 , 3483.000000 , 3484.000000 , 3485.000000 , 3486.000000 , 3487.000000 , 3488.000000 , 3489.000000 , 3490.000000 , 3491.000000 , 3492.000000 , 3493.000000 , 3494.000000 , 3495.000000 , 3496.000000 , 3497.000000 , 3498.000000 , 3499.000000 , 3500.000000 , 3501.000000 , 3502.000000 , 3503.000000 , 3504.000000 , 3505.000000 , 3506.000000 , 3507.000000 , 3508.000000 , 3509.000000 , 3510.000000 , 3511.000000 , 3512.000000 , 3513.000000 , 3514.000000 , 3515.000000 , 3516.000000 , 3517.000000 , 3518.000000 , 3519.000000 , 3520.000000 , 3521.000000 , 3522.000000 , 3523.000000 , 3524.000000 , 3525.000000 , 3526.000000 , 3527.000000 , 3528.000000 , 3529.000000 , 3530.000000 , 3531.000000 , 3532.000000 , 3533.000000 , 3534.000000 , 3535.000000 , 3536.000000 , 3537.000000 , 3538.000000 , 3539.000000 , 3540.000000 , 3541.000000 , 3542.000000 , 3543.000000 , 3544.000000 , 3545.000000 , 3546.000000 , 3547.000000 , 3548.000000 , 3549.000000 , 3550.000000 , 3551.000000 , 3552.000000 , 3553.000000 , 3554.000000 , 3555.000000 , 3556.000000 , 3557.000000 , 3558.000000 , 3559.000000 , 3560.000000 , 3561.000000 , 3562.000000 , 3563.000000 , 3564.000000 , 3565.000000 , 3566.000000 , 3567.000000 , 3568.000000 , 3569.000000 , 3570.000000 , 3571.000000 , 3572.000000 , 3573.000000 , 3574.000000 , 3575.000000 , 3576.000000 , 3577.000000 , 3578.000000 , 3579.000000 , 3580.000000 , 3581.000000 , 3582.000000 , 3583.000000 , 3584.000000 , 3585.000000 , 3586.000000 , 3587.000000 , 3588.000000 , 3589.000000 , 3590.000000 , 3591.000000 , 3592.000000 , 3593.000000 , 3594.000000 , 3595.000000 , 3596.000000 , 3597.000000 , 3598.000000 , 3599.000000 , 3600.000000 , 3601.000000 , 3602.000000 , 3603.000000 , 3604.000000 , 3605.000000 , 3606.000000 , 3607.000000 , 3608.000000 , 3609.000000 , 3610.000000 , 3611.000000 , 3612.000000 , 3613.000000 , 3614.000000 , 3615.000000 , 3616.000000 , 3617.000000 , 3618.000000 , 3619.000000 , 3620.000000 , 3621.000000 , 3622.000000 , 3623.000000 , 3624.000000 , 3625.000000 , 3626.000000 , 3627.000000 , 3628.000000 , 3629.000000 , 3630.000000 , 3631.000000 , 3632.000000 , 3633.000000 , 3634.000000 , 3635.000000 , 3636.000000 , 3637.000000 , 3638.000000 , 3639.000000 , 3640.000000 , 3641.000000 , 3642.000000 , 3643.000000 , 3644.000000 , 3645.000000 , 3646.000000 , 3647.000000 , 3648.000000 , 3649.000000 , 3650.000000 , 3651.000000 , 3652.000000 , 3653.000000 , 3654.000000 , 3655.000000 , 3656.000000 , 3657.000000 , 3658.000000 , 3659.000000 , 3660.000000 , 3661.000000 , 3662.000000 , 3663.000000 , 3664.000000 , 3665.000000 , 3666.000000 , 3667.000000 , 3668.000000 , 3669.000000 , 3670.000000 , 3671.000000 , 3672.000000 , 3673.000000 , 3674.000000 , 3675.000000 , 3676.000000 , 3677.000000 , 3678.000000 , 3679.000000 , 3680.000000 , 3681.000000 , 3682.000000 , 3683.000000 , 3684.000000 , 3685.000000 , 3686.000000 , 3687.000000 , 3688.000000 , 3689.000000 , 3690.000000 , 3691.000000 , 3692.000000 , 3693.000000 , 3694.000000 , 3695.000000 , 3696.000000 , 3697.000000 , 3698.000000 , 3699.000000 , 3700.000000 , 3701.000000 , 3702.000000 , 3703.000000 , 3704.000000 , 3705.000000 , 3706.000000 , 3707.000000 , 3708.000000 , 3709.000000 , 3710.000000 , 3711.000000 , 3712.000000 , 3713.000000 , 3714.000000 , 3715.000000 , 3716.000000 , 3717.000000 , 3718.000000 , 3719.000000 , 3720.000000 , 3721.000000 , 3722.000000 , 3723.000000 , 3724.000000 , 3725.000000 , 3726.000000 , 3727.000000 , 3728.000000 , 3729.000000 , 3730.000000 , 3731.000000 , 3732.000000 , 3733.000000 , 3734.000000 , 3735.000000 , 3736.000000 , 3737.000000 , 3738.000000 , 3739.000000 , 3740.000000 , 3741.000000 , 3742.000000 , 3743.000000 , 3744.000000 , 3745.000000 , 3746.000000 , 3747.000000 , 3748.000000 , 3749.000000 , 3750.000000 , 3751.000000 , 3752.000000 , 3753.000000 , 3754.000000 , 3755.000000 , 3756.000000 , 3757.000000 , 3758.000000 , 3759.000000 , 3760.000000 , 3761.000000 , 3762.000000 , 3763.000000 , 3764.000000 , 3765.000000 , 3766.000000 , 3767.000000 , 3768.000000 , 3769.000000 , 3770.000000 , 3771.000000 , 3772.000000 , 3773.000000 , 3774.000000 , 3775.000000 , 3776.000000 , 3777.000000 , 3778.000000 , 3779.000000 , 3780.000000 , 3781.000000 , 3782.000000 , 3783.000000 , 3784.000000 , 3785.000000 , 3786.000000 , 3787.000000 , 3788.000000 , 3789.000000 , 3790.000000 , 3791.000000 , 3792.000000 , 3793.000000 , 3794.000000 , 3795.000000 , 3796.000000 , 3797.000000 , 3798.000000 , 3799.000000 , 3800.000000 , 3801.000000 , 3802.000000 , 3803.000000 , 3804.000000 , 3805.000000 , 3806.000000 , 3807.000000 , 3808.000000 , 3809.000000 , 3810.000000 , 3811.000000 , 3812.000000 , 3813.000000 , 3814.000000 , 3815.000000 , 3816.000000 , 3817.000000 , 3818.000000 , 3819.000000 , 3820.000000 , 3821.000000 , 3822.000000 , 3823.000000 , 3824.000000 , 3825.000000 , 3826.000000 , 3827.000000 , 3828.000000 , 3829.000000 , 3830.000000 , 3831.000000 , 3832.000000 , 3833.000000 , 3834.000000 , 3835.000000 , 3836.000000 , 3837.000000 , 3838.000000 , 3839.000000 , 3840.000000 , 3841.000000 , 3842.000000 , 3843.000000 , 3844.000000 , 3845.000000 , 3846.000000 , 3847.000000 , 3848.000000 , 3849.000000 , 3850.000000 , 3851.000000 , 3852.000000 , 3853.000000 , 3854.000000 , 3855.000000 , 3856.000000 , 3857.000000 , 3858.000000 , 3859.000000 , 3860.000000 , 3861.000000 , 3862.000000 , 3863.000000 , 3864.000000 , 3865.000000 , 3866.000000 , 3867.000000 , 3868.000000 , 3869.000000 , 3870.000000 , 3871.000000 , 3872.000000 , 3873.000000 , 3874.000000 , 3875.000000 , 3876.000000 , 3877.000000 , 3878.000000 , 3879.000000 , 3880.000000 , 3881.000000 , 3882.000000 , 3883.000000 , 3884.000000 , 3885.000000 , 3886.000000 , 3887.000000 , 3888.000000 , 3889.000000 , 3890.000000 , 3891.000000 , 3892.000000 , 3893.000000 , 3894.000000 , 3895.000000 , 3896.000000 , 3897.000000 , 3898.000000 , 3899.000000 , 3900.000000 , 3901.000000 , 3902.000000 , 3903.000000 , 3904.000000 , 3905.000000 , 3906.000000 , 3907.000000 , 3908.000000 , 3909.000000 , 3910.000000 , 3911.000000 , 3912.000000 , 3913.000000 , 3914.000000 , 3915.000000 , 3916.000000 , 3917.000000 , 3918.000000 , 3919.000000 , 3920.000000 , 3921.000000 , 3922.000000 , 3923.000000 , 3924.000000 , 3925.000000 , 3926.000000 , 3927.000000 , 3928.000000 , 3929.000000 , 3930.000000 , 3931.000000 , 3932.000000 , 3933.000000 , 3934.000000 , 3935.000000 , 3936.000000 , 3937.000000 , 3938.000000 , 3939.000000 , 3940.000000 , 3941.000000 , 3942.000000 , 3943.000000 , 3944.000000 , 3945.000000 , 3946.000000 , 3947.000000 , 3948.000000 , 3949.000000 , 3950.000000 , 3951.000000 , 3952.000000 , 3953.000000 , 3954.000000 , 3955.000000 , 3956.000000 , 3957.000000 , 3958.000000 , 3959.000000 , 3960.000000 , 3961.000000 , 3962.000000 , 3963.000000 , 3964.000000 , 3965.000000 , 3966.000000 , 3967.000000 , 3968.000000 , 3969.000000 , 3970.000000 , 3971.000000 , 3972.000000 , 3973.000000 , 3974.000000 , 3975.000000 , 3976.000000 , 3977.000000 , 3978.000000 , 3979.000000 , 3980.000000 , 3981.000000 , 3982.000000 , 3983.000000 , 3984.000000 , 3985.000000 , 3986.000000 , 3987.000000 , 3988.000000 , 3989.000000 , 3990.000000 , 3991.000000 , 3992.000000 , 3993.000000 , 3994.000000 , 3995.000000 , 3996.000000 , 3997.000000 , 3998.000000 , 3999.000000 , 4000.000000 , 4001.000000 , 4002.000000 , 4003.000000 , 4004.000000 , 4005.000000 , 4006.000000 , 4007.000000 , 4008.000000 , 4009.000000 , 4010.000000 , 4011.000000 , 4012.000000 , 4013.000000 , 4014.000000 , 4015.000000 , 4016.000000 , 4017.000000 , 4018.000000 , 4019.000000 , 4020.000000 , 4021.000000 , 4022.000000 , 4023.000000 , 4024.000000 , 4025.000000 , 4026.000000 , 4027.000000 , 4028.000000 , 4029.000000 , 4030.000000 , 4031.000000 , 4032.000000 , 4033.000000 , 4034.000000 , 4035.000000 , 4036.000000 , 4037.000000 , 4038.000000 , 4039.000000 , 4040.000000 , 4041.000000 , 4042.000000 , 4043.000000 , 4044.000000 , 4045.000000 , 4046.000000 , 4047.000000 , 4048.000000 , 4049.000000 , 4050.000000 , 4051.000000 , 4052.000000 , 4053.000000 , 4054.000000 , 4055.000000 , 4056.000000 , 4057.000000 , 4058.000000 , 4059.000000 , 4060.000000 , 4061.000000 , 4062.000000 , 4063.000000 , 4064.000000 , 4065.000000 , 4066.000000 , 4067.000000 , 4068.000000 , 4069.000000 , 4070.000000 , 4071.000000 , 4072.000000 , 4073.000000 , 4074.000000 , 4075.000000 , 4076.000000 , 4077.000000 , 4078.000000 , 4079.000000 , 4080.000000 , 4081.000000 , 4082.000000 , 4083.000000 , 4084.000000 , 4085.000000 , 4086.000000 , 4087.000000 , 4088.000000 , 4089.000000 , 4090.000000 , 4091.000000 , 4092.000000 , 4093.000000 , 4094.000000 , 4095.000000 }; static double axpy_4096_y [ 4096 ] = { 1.000000 , 2.000000 , 3.000000 , 4.000000 , 5.000000 , 6.000000 , 7.000000 , 8.000000 , 9.000000 , 10.000000 , 11.000000 , 12.000000 , 13.000000 , 14.000000 , 15.000000 , 16.000000 , 17.000000 , 18.000000 , 19.000000 , 20.000000 , 21.000000 , 22.000000 , 23.000000 , 24.000000 , 25.000000 , 26.000000 , 27.000000 , 28.000000 , 29.000000 , 30.000000 , 31.000000 , 32.000000 , 33.000000 , 34.000000 , 35.000000 , 36.000000 , 37.000000 , 38.000000 , 39.000000 , 40.000000 , 41.000000 , 42.000000 , 43.000000 , 44.000000 , 45.000000 , 46.000000 , 47.000000 , 48.000000 , 49.000000 , 50.000000 , 51.000000 , 52.000000 , 53.000000 , 54.000000 , 55.000000 , 56.000000 , 57.000000 , 58.000000 , 59.000000 , 60.000000 , 61.000000 , 62.000000 , 63.000000 , 64.000000 , 65.000000 , 66.000000 , 67.000000 , 68.000000 , 69.000000 , 70.000000 , 71.000000 , 72.000000 , 73.000000 , 74.000000 , 75.000000 , 76.000000 , 77.000000 , 78.000000 , 79.000000 , 80.000000 , 81.000000 , 82.000000 , 83.000000 , 84.000000 , 85.000000 , 86.000000 , 87.000000 , 88.000000 , 89.000000 , 90.000000 , 91.000000 , 92.000000 , 93.000000 , 94.000000 , 95.000000 , 96.000000 , 97.000000 , 98.000000 , 99.000000 , 100.000000 , 101.000000 , 102.000000 , 103.000000 , 104.000000 , 105.000000 , 106.000000 , 107.000000 , 108.000000 , 109.000000 , 110.000000 , 111.000000 , 112.000000 , 113.000000 , 114.000000 , 115.000000 , 116.000000 , 117.000000 , 118.000000 , 119.000000 , 120.000000 , 121.000000 , 122.000000 , 123.000000 , 124.000000 , 125.000000 , 126.000000 , 127.000000 , 128.000000 , 129.000000 , 130.000000 , 131.000000 , 132.000000 , 133.000000 , 134.000000 , 135.000000 , 136.000000 , 137.000000 , 138.000000 , 139.000000 , 140.000000 , 141.000000 , 142.000000 , 143.000000 , 144.000000 , 145.000000 , 146.000000 , 147.000000 , 148.000000 , 149.000000 , 150.000000 , 151.000000 , 152.000000 , 153.000000 , 154.000000 , 155.000000 , 156.000000 , 157.000000 , 158.000000 , 159.000000 , 160.000000 , 161.000000 , 162.000000 , 163.000000 , 164.000000 , 165.000000 , 166.000000 , 167.000000 , 168.000000 , 169.000000 , 170.000000 , 171.000000 , 172.000000 , 173.000000 , 174.000000 , 175.000000 , 176.000000 , 177.000000 , 178.000000 , 179.000000 , 180.000000 , 181.000000 , 182.000000 , 183.000000 , 184.000000 , 185.000000 , 186.000000 , 187.000000 , 188.000000 , 189.000000 , 190.000000 , 191.000000 , 192.000000 , 193.000000 , 194.000000 , 195.000000 , 196.000000 , 197.000000 , 198.000000 , 199.000000 , 200.000000 , 201.000000 , 202.000000 , 203.000000 , 204.000000 , 205.000000 , 206.000000 , 207.000000 , 208.000000 , 209.000000 , 210.000000 , 211.000000 , 212.000000 , 213.000000 , 214.000000 , 215.000000 , 216.000000 , 217.000000 , 218.000000 , 219.000000 , 220.000000 , 221.000000 , 222.000000 , 223.000000 , 224.000000 , 225.000000 , 226.000000 , 227.000000 , 228.000000 , 229.000000 , 230.000000 , 231.000000 , 232.000000 , 233.000000 , 234.000000 , 235.000000 , 236.000000 , 237.000000 , 238.000000 , 239.000000 , 240.000000 , 241.000000 , 242.000000 , 243.000000 , 244.000000 , 245.000000 , 246.000000 , 247.000000 , 248.000000 , 249.000000 , 250.000000 , 251.000000 , 252.000000 , 253.000000 , 254.000000 , 255.000000 , 256.000000 , 257.000000 , 258.000000 , 259.000000 , 260.000000 , 261.000000 , 262.000000 , 263.000000 , 264.000000 , 265.000000 , 266.000000 , 267.000000 , 268.000000 , 269.000000 , 270.000000 , 271.000000 , 272.000000 , 273.000000 , 274.000000 , 275.000000 , 276.000000 , 277.000000 , 278.000000 , 279.000000 , 280.000000 , 281.000000 , 282.000000 , 283.000000 , 284.000000 , 285.000000 , 286.000000 , 287.000000 , 288.000000 , 289.000000 , 290.000000 , 291.000000 , 292.000000 , 293.000000 , 294.000000 , 295.000000 , 296.000000 , 297.000000 , 298.000000 , 299.000000 , 300.000000 , 301.000000 , 302.000000 , 303.000000 , 304.000000 , 305.000000 , 306.000000 , 307.000000 , 308.000000 , 309.000000 , 310.000000 , 311.000000 , 312.000000 , 313.000000 , 314.000000 , 315.000000 , 316.000000 , 317.000000 , 318.000000 , 319.000000 , 320.000000 , 321.000000 , 322.000000 , 323.000000 , 324.000000 , 325.000000 , 326.000000 , 327.000000 , 328.000000 , 329.000000 , 330.000000 , 331.000000 , 332.000000 , 333.000000 , 334.000000 , 335.000000 , 336.000000 , 337.000000 , 338.000000 , 339.000000 , 340.000000 , 341.000000 , 342.000000 , 343.000000 , 344.000000 , 345.000000 , 346.000000 , 347.000000 , 348.000000 , 349.000000 , 350.000000 , 351.000000 , 352.000000 , 353.000000 , 354.000000 , 355.000000 , 356.000000 , 357.000000 , 358.000000 , 359.000000 , 360.000000 , 361.000000 , 362.000000 , 363.000000 , 364.000000 , 365.000000 , 366.000000 , 367.000000 , 368.000000 , 369.000000 , 370.000000 , 371.000000 , 372.000000 , 373.000000 , 374.000000 , 375.000000 , 376.000000 , 377.000000 , 378.000000 , 379.000000 , 380.000000 , 381.000000 , 382.000000 , 383.000000 , 384.000000 , 385.000000 , 386.000000 , 387.000000 , 388.000000 , 389.000000 , 390.000000 , 391.000000 , 392.000000 , 393.000000 , 394.000000 , 395.000000 , 396.000000 , 397.000000 , 398.000000 , 399.000000 , 400.000000 , 401.000000 , 402.000000 , 403.000000 , 404.000000 , 405.000000 , 406.000000 , 407.000000 , 408.000000 , 409.000000 , 410.000000 , 411.000000 , 412.000000 , 413.000000 , 414.000000 , 415.000000 , 416.000000 , 417.000000 , 418.000000 , 419.000000 , 420.000000 , 421.000000 , 422.000000 , 423.000000 , 424.000000 , 425.000000 , 426.000000 , 427.000000 , 428.000000 , 429.000000 , 430.000000 , 431.000000 , 432.000000 , 433.000000 , 434.000000 , 435.000000 , 436.000000 , 437.000000 , 438.000000 , 439.000000 , 440.000000 , 441.000000 , 442.000000 , 443.000000 , 444.000000 , 445.000000 , 446.000000 , 447.000000 , 448.000000 , 449.000000 , 450.000000 , 451.000000 , 452.000000 , 453.000000 , 454.000000 , 455.000000 , 456.000000 , 457.000000 , 458.000000 , 459.000000 , 460.000000 , 461.000000 , 462.000000 , 463.000000 , 464.000000 , 465.000000 , 466.000000 , 467.000000 , 468.000000 , 469.000000 , 470.000000 , 471.000000 , 472.000000 , 473.000000 , 474.000000 , 475.000000 , 476.000000 , 477.000000 , 478.000000 , 479.000000 , 480.000000 , 481.000000 , 482.000000 , 483.000000 , 484.000000 , 485.000000 , 486.000000 , 487.000000 , 488.000000 , 489.000000 , 490.000000 , 491.000000 , 492.000000 , 493.000000 , 494.000000 , 495.000000 , 496.000000 , 497.000000 , 498.000000 , 499.000000 , 500.000000 , 501.000000 , 502.000000 , 503.000000 , 504.000000 , 505.000000 , 506.000000 , 507.000000 , 508.000000 , 509.000000 , 510.000000 , 511.000000 , 512.000000 , 513.000000 , 514.000000 , 515.000000 , 516.000000 , 517.000000 , 518.000000 , 519.000000 , 520.000000 , 521.000000 , 522.000000 , 523.000000 , 524.000000 , 525.000000 , 526.000000 , 527.000000 , 528.000000 , 529.000000 , 530.000000 , 531.000000 , 532.000000 , 533.000000 , 534.000000 , 535.000000 , 536.000000 , 537.000000 , 538.000000 , 539.000000 , 540.000000 , 541.000000 , 542.000000 , 543.000000 , 544.000000 , 545.000000 , 546.000000 , 547.000000 , 548.000000 , 549.000000 , 550.000000 , 551.000000 , 552.000000 , 553.000000 , 554.000000 , 555.000000 , 556.000000 , 557.000000 , 558.000000 , 559.000000 , 560.000000 , 561.000000 , 562.000000 , 563.000000 , 564.000000 , 565.000000 , 566.000000 , 567.000000 , 568.000000 , 569.000000 , 570.000000 , 571.000000 , 572.000000 , 573.000000 , 574.000000 , 575.000000 , 576.000000 , 577.000000 , 578.000000 , 579.000000 , 580.000000 , 581.000000 , 582.000000 , 583.000000 , 584.000000 , 585.000000 , 586.000000 , 587.000000 , 588.000000 , 589.000000 , 590.000000 , 591.000000 , 592.000000 , 593.000000 , 594.000000 , 595.000000 , 596.000000 , 597.000000 , 598.000000 , 599.000000 , 600.000000 , 601.000000 , 602.000000 , 603.000000 , 604.000000 , 605.000000 , 606.000000 , 607.000000 , 608.000000 , 609.000000 , 610.000000 , 611.000000 , 612.000000 , 613.000000 , 614.000000 , 615.000000 , 616.000000 , 617.000000 , 618.000000 , 619.000000 , 620.000000 , 621.000000 , 622.000000 , 623.000000 , 624.000000 , 625.000000 , 626.000000 , 627.000000 , 628.000000 , 629.000000 , 630.000000 , 631.000000 , 632.000000 , 633.000000 , 634.000000 , 635.000000 , 636.000000 , 637.000000 , 638.000000 , 639.000000 , 640.000000 , 641.000000 , 642.000000 , 643.000000 , 644.000000 , 645.000000 , 646.000000 , 647.000000 , 648.000000 , 649.000000 , 650.000000 , 651.000000 , 652.000000 , 653.000000 , 654.000000 , 655.000000 , 656.000000 , 657.000000 , 658.000000 , 659.000000 , 660.000000 , 661.000000 , 662.000000 , 663.000000 , 664.000000 , 665.000000 , 666.000000 , 667.000000 , 668.000000 , 669.000000 , 670.000000 , 671.000000 , 672.000000 , 673.000000 , 674.000000 , 675.000000 , 676.000000 , 677.000000 , 678.000000 , 679.000000 , 680.000000 , 681.000000 , 682.000000 , 683.000000 , 684.000000 , 685.000000 , 686.000000 , 687.000000 , 688.000000 , 689.000000 , 690.000000 , 691.000000 , 692.000000 , 693.000000 , 694.000000 , 695.000000 , 696.000000 , 697.000000 , 698.000000 , 699.000000 , 700.000000 , 701.000000 , 702.000000 , 703.000000 , 704.000000 , 705.000000 , 706.000000 , 707.000000 , 708.000000 , 709.000000 , 710.000000 , 711.000000 , 712.000000 , 713.000000 , 714.000000 , 715.000000 , 716.000000 , 717.000000 , 718.000000 , 719.000000 , 720.000000 , 721.000000 , 722.000000 , 723.000000 , 724.000000 , 725.000000 , 726.000000 , 727.000000 , 728.000000 , 729.000000 , 730.000000 , 731.000000 , 732.000000 , 733.000000 , 734.000000 , 735.000000 , 736.000000 , 737.000000 , 738.000000 , 739.000000 , 740.000000 , 741.000000 , 742.000000 , 743.000000 , 744.000000 , 745.000000 , 746.000000 , 747.000000 , 748.000000 , 749.000000 , 750.000000 , 751.000000 , 752.000000 , 753.000000 , 754.000000 , 755.000000 , 756.000000 , 757.000000 , 758.000000 , 759.000000 , 760.000000 , 761.000000 , 762.000000 , 763.000000 , 764.000000 , 765.000000 , 766.000000 , 767.000000 , 768.000000 , 769.000000 , 770.000000 , 771.000000 , 772.000000 , 773.000000 , 774.000000 , 775.000000 , 776.000000 , 777.000000 , 778.000000 , 779.000000 , 780.000000 , 781.000000 , 782.000000 , 783.000000 , 784.000000 , 785.000000 , 786.000000 , 787.000000 , 788.000000 , 789.000000 , 790.000000 , 791.000000 , 792.000000 , 793.000000 , 794.000000 , 795.000000 , 796.000000 , 797.000000 , 798.000000 , 799.000000 , 800.000000 , 801.000000 , 802.000000 , 803.000000 , 804.000000 , 805.000000 , 806.000000 , 807.000000 , 808.000000 , 809.000000 , 810.000000 , 811.000000 , 812.000000 , 813.000000 , 814.000000 , 815.000000 , 816.000000 , 817.000000 , 818.000000 , 819.000000 , 820.000000 , 821.000000 , 822.000000 , 823.000000 , 824.000000 , 825.000000 , 826.000000 , 827.000000 , 828.000000 , 829.000000 , 830.000000 , 831.000000 , 832.000000 , 833.000000 , 834.000000 , 835.000000 , 836.000000 , 837.000000 , 838.000000 , 839.000000 , 840.000000 , 841.000000 , 842.000000 , 843.000000 , 844.000000 , 845.000000 , 846.000000 , 847.000000 , 848.000000 , 849.000000 , 850.000000 , 851.000000 , 852.000000 , 853.000000 , 854.000000 , 855.000000 , 856.000000 , 857.000000 , 858.000000 , 859.000000 , 860.000000 , 861.000000 , 862.000000 , 863.000000 , 864.000000 , 865.000000 , 866.000000 , 867.000000 , 868.000000 , 869.000000 , 870.000000 , 871.000000 , 872.000000 , 873.000000 , 874.000000 , 875.000000 , 876.000000 , 877.000000 , 878.000000 , 879.000000 , 880.000000 , 881.000000 , 882.000000 , 883.000000 , 884.000000 , 885.000000 , 886.000000 , 887.000000 , 888.000000 , 889.000000 , 890.000000 , 891.000000 , 892.000000 , 893.000000 , 894.000000 , 895.000000 , 896.000000 , 897.000000 , 898.000000 , 899.000000 , 900.000000 , 901.000000 , 902.000000 , 903.000000 , 904.000000 , 905.000000 , 906.000000 , 907.000000 , 908.000000 , 909.000000 , 910.000000 , 911.000000 , 912.000000 , 913.000000 , 914.000000 , 915.000000 , 916.000000 , 917.000000 , 918.000000 , 919.000000 , 920.000000 , 921.000000 , 922.000000 , 923.000000 , 924.000000 , 925.000000 , 926.000000 , 927.000000 , 928.000000 , 929.000000 , 930.000000 , 931.000000 , 932.000000 , 933.000000 , 934.000000 , 935.000000 , 936.000000 , 937.000000 , 938.000000 , 939.000000 , 940.000000 , 941.000000 , 942.000000 , 943.000000 , 944.000000 , 945.000000 , 946.000000 , 947.000000 , 948.000000 , 949.000000 , 950.000000 , 951.000000 , 952.000000 , 953.000000 , 954.000000 , 955.000000 , 956.000000 , 957.000000 , 958.000000 , 959.000000 , 960.000000 , 961.000000 , 962.000000 , 963.000000 , 964.000000 , 965.000000 , 966.000000 , 967.000000 , 968.000000 , 969.000000 , 970.000000 , 971.000000 , 972.000000 , 973.000000 , 974.000000 , 975.000000 , 976.000000 , 977.000000 , 978.000000 , 979.000000 , 980.000000 , 981.000000 , 982.000000 , 983.000000 , 984.000000 , 985.000000 , 986.000000 , 987.000000 , 988.000000 , 989.000000 , 990.000000 , 991.000000 , 992.000000 , 993.000000 , 994.000000 , 995.000000 , 996.000000 , 997.000000 , 998.000000 , 999.000000 , 1000.000000 , 1001.000000 , 1002.000000 , 1003.000000 , 1004.000000 , 1005.000000 , 1006.000000 , 1007.000000 , 1008.000000 , 1009.000000 , 1010.000000 , 1011.000000 , 1012.000000 , 1013.000000 , 1014.000000 , 1015.000000 , 1016.000000 , 1017.000000 , 1018.000000 , 1019.000000 , 1020.000000 , 1021.000000 , 1022.000000 , 1023.000000 , 1024.000000 , 1025.000000 , 1026.000000 , 1027.000000 , 1028.000000 , 1029.000000 , 1030.000000 , 1031.000000 , 1032.000000 , 1033.000000 , 1034.000000 , 1035.000000 , 1036.000000 , 1037.000000 , 1038.000000 , 1039.000000 , 1040.000000 , 1041.000000 , 1042.000000 , 1043.000000 , 1044.000000 , 1045.000000 , 1046.000000 , 1047.000000 , 1048.000000 , 1049.000000 , 1050.000000 , 1051.000000 , 1052.000000 , 1053.000000 , 1054.000000 , 1055.000000 , 1056.000000 , 1057.000000 , 1058.000000 , 1059.000000 , 1060.000000 , 1061.000000 , 1062.000000 , 1063.000000 , 1064.000000 , 1065.000000 , 1066.000000 , 1067.000000 , 1068.000000 , 1069.000000 , 1070.000000 , 1071.000000 , 1072.000000 , 1073.000000 , 1074.000000 , 1075.000000 , 1076.000000 , 1077.000000 , 1078.000000 , 1079.000000 , 1080.000000 , 1081.000000 , 1082.000000 , 1083.000000 , 1084.000000 , 1085.000000 , 1086.000000 , 1087.000000 , 1088.000000 , 1089.000000 , 1090.000000 , 1091.000000 , 1092.000000 , 1093.000000 , 1094.000000 , 1095.000000 , 1096.000000 , 1097.000000 , 1098.000000 , 1099.000000 , 1100.000000 , 1101.000000 , 1102.000000 , 1103.000000 , 1104.000000 , 1105.000000 , 1106.000000 , 1107.000000 , 1108.000000 , 1109.000000 , 1110.000000 , 1111.000000 , 1112.000000 , 1113.000000 , 1114.000000 , 1115.000000 , 1116.000000 , 1117.000000 , 1118.000000 , 1119.000000 , 1120.000000 , 1121.000000 , 1122.000000 , 1123.000000 , 1124.000000 , 1125.000000 , 1126.000000 , 1127.000000 , 1128.000000 , 1129.000000 , 1130.000000 , 1131.000000 , 1132.000000 , 1133.000000 , 1134.000000 , 1135.000000 , 1136.000000 , 1137.000000 , 1138.000000 , 1139.000000 , 1140.000000 , 1141.000000 , 1142.000000 , 1143.000000 , 1144.000000 , 1145.000000 , 1146.000000 , 1147.000000 , 1148.000000 , 1149.000000 , 1150.000000 , 1151.000000 , 1152.000000 , 1153.000000 , 1154.000000 , 1155.000000 , 1156.000000 , 1157.000000 , 1158.000000 , 1159.000000 , 1160.000000 , 1161.000000 , 1162.000000 , 1163.000000 , 1164.000000 , 1165.000000 , 1166.000000 , 1167.000000 , 1168.000000 , 1169.000000 , 1170.000000 , 1171.000000 , 1172.000000 , 1173.000000 , 1174.000000 , 1175.000000 , 1176.000000 , 1177.000000 , 1178.000000 , 1179.000000 , 1180.000000 , 1181.000000 , 1182.000000 , 1183.000000 , 1184.000000 , 1185.000000 , 1186.000000 , 1187.000000 , 1188.000000 , 1189.000000 , 1190.000000 , 1191.000000 , 1192.000000 , 1193.000000 , 1194.000000 , 1195.000000 , 1196.000000 , 1197.000000 , 1198.000000 , 1199.000000 , 1200.000000 , 1201.000000 , 1202.000000 , 1203.000000 , 1204.000000 , 1205.000000 , 1206.000000 , 1207.000000 , 1208.000000 , 1209.000000 , 1210.000000 , 1211.000000 , 1212.000000 , 1213.000000 , 1214.000000 , 1215.000000 , 1216.000000 , 1217.000000 , 1218.000000 , 1219.000000 , 1220.000000 , 1221.000000 , 1222.000000 , 1223.000000 , 1224.000000 , 1225.000000 , 1226.000000 , 1227.000000 , 1228.000000 , 1229.000000 , 1230.000000 , 1231.000000 , 1232.000000 , 1233.000000 , 1234.000000 , 1235.000000 , 1236.000000 , 1237.000000 , 1238.000000 , 1239.000000 , 1240.000000 , 1241.000000 , 1242.000000 , 1243.000000 , 1244.000000 , 1245.000000 , 1246.000000 , 1247.000000 , 1248.000000 , 1249.000000 , 1250.000000 , 1251.000000 , 1252.000000 , 1253.000000 , 1254.000000 , 1255.000000 , 1256.000000 , 1257.000000 , 1258.000000 , 1259.000000 , 1260.000000 , 1261.000000 , 1262.000000 , 1263.000000 , 1264.000000 , 1265.000000 , 1266.000000 , 1267.000000 , 1268.000000 , 1269.000000 , 1270.000000 , 1271.000000 , 1272.000000 , 1273.000000 , 1274.000000 , 1275.000000 , 1276.000000 , 1277.000000 , 1278.000000 , 1279.000000 , 1280.000000 , 1281.000000 , 1282.000000 , 1283.000000 , 1284.000000 , 1285.000000 , 1286.000000 , 1287.000000 , 1288.000000 , 1289.000000 , 1290.000000 , 1291.000000 , 1292.000000 , 1293.000000 , 1294.000000 , 1295.000000 , 1296.000000 , 1297.000000 , 1298.000000 , 1299.000000 , 1300.000000 , 1301.000000 , 1302.000000 , 1303.000000 , 1304.000000 , 1305.000000 , 1306.000000 , 1307.000000 , 1308.000000 , 1309.000000 , 1310.000000 , 1311.000000 , 1312.000000 , 1313.000000 , 1314.000000 , 1315.000000 , 1316.000000 , 1317.000000 , 1318.000000 , 1319.000000 , 1320.000000 , 1321.000000 , 1322.000000 , 1323.000000 , 1324.000000 , 1325.000000 , 1326.000000 , 1327.000000 , 1328.000000 , 1329.000000 , 1330.000000 , 1331.000000 , 1332.000000 , 1333.000000 , 1334.000000 , 1335.000000 , 1336.000000 , 1337.000000 , 1338.000000 , 1339.000000 , 1340.000000 , 1341.000000 , 1342.000000 , 1343.000000 , 1344.000000 , 1345.000000 , 1346.000000 , 1347.000000 , 1348.000000 , 1349.000000 , 1350.000000 , 1351.000000 , 1352.000000 , 1353.000000 , 1354.000000 , 1355.000000 , 1356.000000 , 1357.000000 , 1358.000000 , 1359.000000 , 1360.000000 , 1361.000000 , 1362.000000 , 1363.000000 , 1364.000000 , 1365.000000 , 1366.000000 , 1367.000000 , 1368.000000 , 1369.000000 , 1370.000000 , 1371.000000 , 1372.000000 , 1373.000000 , 1374.000000 , 1375.000000 , 1376.000000 , 1377.000000 , 1378.000000 , 1379.000000 , 1380.000000 , 1381.000000 , 1382.000000 , 1383.000000 , 1384.000000 , 1385.000000 , 1386.000000 , 1387.000000 , 1388.000000 , 1389.000000 , 1390.000000 , 1391.000000 , 1392.000000 , 1393.000000 , 1394.000000 , 1395.000000 , 1396.000000 , 1397.000000 , 1398.000000 , 1399.000000 , 1400.000000 , 1401.000000 , 1402.000000 , 1403.000000 , 1404.000000 , 1405.000000 , 1406.000000 , 1407.000000 , 1408.000000 , 1409.000000 , 1410.000000 , 1411.000000 , 1412.000000 , 1413.000000 , 1414.000000 , 1415.000000 , 1416.000000 , 1417.000000 , 1418.000000 , 1419.000000 , 1420.000000 , 1421.000000 , 1422.000000 , 1423.000000 , 1424.000000 , 1425.000000 , 1426.000000 , 1427.000000 , 1428.000000 , 1429.000000 , 1430.000000 , 1431.000000 , 1432.000000 , 1433.000000 , 1434.000000 , 1435.000000 , 1436.000000 , 1437.000000 , 1438.000000 , 1439.000000 , 1440.000000 , 1441.000000 , 1442.000000 , 1443.000000 , 1444.000000 , 1445.000000 , 1446.000000 , 1447.000000 , 1448.000000 , 1449.000000 , 1450.000000 , 1451.000000 , 1452.000000 , 1453.000000 , 1454.000000 , 1455.000000 , 1456.000000 , 1457.000000 , 1458.000000 , 1459.000000 , 1460.000000 , 1461.000000 , 1462.000000 , 1463.000000 , 1464.000000 , 1465.000000 , 1466.000000 , 1467.000000 , 1468.000000 , 1469.000000 , 1470.000000 , 1471.000000 , 1472.000000 , 1473.000000 , 1474.000000 , 1475.000000 , 1476.000000 , 1477.000000 , 1478.000000 , 1479.000000 , 1480.000000 , 1481.000000 , 1482.000000 , 1483.000000 , 1484.000000 , 1485.000000 , 1486.000000 , 1487.000000 , 1488.000000 , 1489.000000 , 1490.000000 , 1491.000000 , 1492.000000 , 1493.000000 , 1494.000000 , 1495.000000 , 1496.000000 , 1497.000000 , 1498.000000 , 1499.000000 , 1500.000000 , 1501.000000 , 1502.000000 , 1503.000000 , 1504.000000 , 1505.000000 , 1506.000000 , 1507.000000 , 1508.000000 , 1509.000000 , 1510.000000 , 1511.000000 , 1512.000000 , 1513.000000 , 1514.000000 , 1515.000000 , 1516.000000 , 1517.000000 , 1518.000000 , 1519.000000 , 1520.000000 , 1521.000000 , 1522.000000 , 1523.000000 , 1524.000000 , 1525.000000 , 1526.000000 , 1527.000000 , 1528.000000 , 1529.000000 , 1530.000000 , 1531.000000 , 1532.000000 , 1533.000000 , 1534.000000 , 1535.000000 , 1536.000000 , 1537.000000 , 1538.000000 , 1539.000000 , 1540.000000 , 1541.000000 , 1542.000000 , 1543.000000 , 1544.000000 , 1545.000000 , 1546.000000 , 1547.000000 , 1548.000000 , 1549.000000 , 1550.000000 , 1551.000000 , 1552.000000 , 1553.000000 , 1554.000000 , 1555.000000 , 1556.000000 , 1557.000000 , 1558.000000 , 1559.000000 , 1560.000000 , 1561.000000 , 1562.000000 , 1563.000000 , 1564.000000 , 1565.000000 , 1566.000000 , 1567.000000 , 1568.000000 , 1569.000000 , 1570.000000 , 1571.000000 , 1572.000000 , 1573.000000 , 1574.000000 , 1575.000000 , 1576.000000 , 1577.000000 , 1578.000000 , 1579.000000 , 1580.000000 , 1581.000000 , 1582.000000 , 1583.000000 , 1584.000000 , 1585.000000 , 1586.000000 , 1587.000000 , 1588.000000 , 1589.000000 , 1590.000000 , 1591.000000 , 1592.000000 , 1593.000000 , 1594.000000 , 1595.000000 , 1596.000000 , 1597.000000 , 1598.000000 , 1599.000000 , 1600.000000 , 1601.000000 , 1602.000000 , 1603.000000 , 1604.000000 , 1605.000000 , 1606.000000 , 1607.000000 , 1608.000000 , 1609.000000 , 1610.000000 , 1611.000000 , 1612.000000 , 1613.000000 , 1614.000000 , 1615.000000 , 1616.000000 , 1617.000000 , 1618.000000 , 1619.000000 , 1620.000000 , 1621.000000 , 1622.000000 , 1623.000000 , 1624.000000 , 1625.000000 , 1626.000000 , 1627.000000 , 1628.000000 , 1629.000000 , 1630.000000 , 1631.000000 , 1632.000000 , 1633.000000 , 1634.000000 , 1635.000000 , 1636.000000 , 1637.000000 , 1638.000000 , 1639.000000 , 1640.000000 , 1641.000000 , 1642.000000 , 1643.000000 , 1644.000000 , 1645.000000 , 1646.000000 , 1647.000000 , 1648.000000 , 1649.000000 , 1650.000000 , 1651.000000 , 1652.000000 , 1653.000000 , 1654.000000 , 1655.000000 , 1656.000000 , 1657.000000 , 1658.000000 , 1659.000000 , 1660.000000 , 1661.000000 , 1662.000000 , 1663.000000 , 1664.000000 , 1665.000000 , 1666.000000 , 1667.000000 , 1668.000000 , 1669.000000 , 1670.000000 , 1671.000000 , 1672.000000 , 1673.000000 , 1674.000000 , 1675.000000 , 1676.000000 , 1677.000000 , 1678.000000 , 1679.000000 , 1680.000000 , 1681.000000 , 1682.000000 , 1683.000000 , 1684.000000 , 1685.000000 , 1686.000000 , 1687.000000 , 1688.000000 , 1689.000000 , 1690.000000 , 1691.000000 , 1692.000000 , 1693.000000 , 1694.000000 , 1695.000000 , 1696.000000 , 1697.000000 , 1698.000000 , 1699.000000 , 1700.000000 , 1701.000000 , 1702.000000 , 1703.000000 , 1704.000000 , 1705.000000 , 1706.000000 , 1707.000000 , 1708.000000 , 1709.000000 , 1710.000000 , 1711.000000 , 1712.000000 , 1713.000000 , 1714.000000 , 1715.000000 , 1716.000000 , 1717.000000 , 1718.000000 , 1719.000000 , 1720.000000 , 1721.000000 , 1722.000000 , 1723.000000 , 1724.000000 , 1725.000000 , 1726.000000 , 1727.000000 , 1728.000000 , 1729.000000 , 1730.000000 , 1731.000000 , 1732.000000 , 1733.000000 , 1734.000000 , 1735.000000 , 1736.000000 , 1737.000000 , 1738.000000 , 1739.000000 , 1740.000000 , 1741.000000 , 1742.000000 , 1743.000000 , 1744.000000 , 1745.000000 , 1746.000000 , 1747.000000 , 1748.000000 , 1749.000000 , 1750.000000 , 1751.000000 , 1752.000000 , 1753.000000 , 1754.000000 , 1755.000000 , 1756.000000 , 1757.000000 , 1758.000000 , 1759.000000 , 1760.000000 , 1761.000000 , 1762.000000 , 1763.000000 , 1764.000000 , 1765.000000 , 1766.000000 , 1767.000000 , 1768.000000 , 1769.000000 , 1770.000000 , 1771.000000 , 1772.000000 , 1773.000000 , 1774.000000 , 1775.000000 , 1776.000000 , 1777.000000 , 1778.000000 , 1779.000000 , 1780.000000 , 1781.000000 , 1782.000000 , 1783.000000 , 1784.000000 , 1785.000000 , 1786.000000 , 1787.000000 , 1788.000000 , 1789.000000 , 1790.000000 , 1791.000000 , 1792.000000 , 1793.000000 , 1794.000000 , 1795.000000 , 1796.000000 , 1797.000000 , 1798.000000 , 1799.000000 , 1800.000000 , 1801.000000 , 1802.000000 , 1803.000000 , 1804.000000 , 1805.000000 , 1806.000000 , 1807.000000 , 1808.000000 , 1809.000000 , 1810.000000 , 1811.000000 , 1812.000000 , 1813.000000 , 1814.000000 , 1815.000000 , 1816.000000 , 1817.000000 , 1818.000000 , 1819.000000 , 1820.000000 , 1821.000000 , 1822.000000 , 1823.000000 , 1824.000000 , 1825.000000 , 1826.000000 , 1827.000000 , 1828.000000 , 1829.000000 , 1830.000000 , 1831.000000 , 1832.000000 , 1833.000000 , 1834.000000 , 1835.000000 , 1836.000000 , 1837.000000 , 1838.000000 , 1839.000000 , 1840.000000 , 1841.000000 , 1842.000000 , 1843.000000 , 1844.000000 , 1845.000000 , 1846.000000 , 1847.000000 , 1848.000000 , 1849.000000 , 1850.000000 , 1851.000000 , 1852.000000 , 1853.000000 , 1854.000000 , 1855.000000 , 1856.000000 , 1857.000000 , 1858.000000 , 1859.000000 , 1860.000000 , 1861.000000 , 1862.000000 , 1863.000000 , 1864.000000 , 1865.000000 , 1866.000000 , 1867.000000 , 1868.000000 , 1869.000000 , 1870.000000 , 1871.000000 , 1872.000000 , 1873.000000 , 1874.000000 , 1875.000000 , 1876.000000 , 1877.000000 , 1878.000000 , 1879.000000 , 1880.000000 , 1881.000000 , 1882.000000 , 1883.000000 , 1884.000000 , 1885.000000 , 1886.000000 , 1887.000000 , 1888.000000 , 1889.000000 , 1890.000000 , 1891.000000 , 1892.000000 , 1893.000000 , 1894.000000 , 1895.000000 , 1896.000000 , 1897.000000 , 1898.000000 , 1899.000000 , 1900.000000 , 1901.000000 , 1902.000000 , 1903.000000 , 1904.000000 , 1905.000000 , 1906.000000 , 1907.000000 , 1908.000000 , 1909.000000 , 1910.000000 , 1911.000000 , 1912.000000 , 1913.000000 , 1914.000000 , 1915.000000 , 1916.000000 , 1917.000000 , 1918.000000 , 1919.000000 , 1920.000000 , 1921.000000 , 1922.000000 , 1923.000000 , 1924.000000 , 1925.000000 , 1926.000000 , 1927.000000 , 1928.000000 , 1929.000000 , 1930.000000 , 1931.000000 , 1932.000000 , 1933.000000 , 1934.000000 , 1935.000000 , 1936.000000 , 1937.000000 , 1938.000000 , 1939.000000 , 1940.000000 , 1941.000000 , 1942.000000 , 1943.000000 , 1944.000000 , 1945.000000 , 1946.000000 , 1947.000000 , 1948.000000 , 1949.000000 , 1950.000000 , 1951.000000 , 1952.000000 , 1953.000000 , 1954.000000 , 1955.000000 , 1956.000000 , 1957.000000 , 1958.000000 , 1959.000000 , 1960.000000 , 1961.000000 , 1962.000000 , 1963.000000 , 1964.000000 , 1965.000000 , 1966.000000 , 1967.000000 , 1968.000000 , 1969.000000 , 1970.000000 , 1971.000000 , 1972.000000 , 1973.000000 , 1974.000000 , 1975.000000 , 1976.000000 , 1977.000000 , 1978.000000 , 1979.000000 , 1980.000000 , 1981.000000 , 1982.000000 , 1983.000000 , 1984.000000 , 1985.000000 , 1986.000000 , 1987.000000 , 1988.000000 , 1989.000000 , 1990.000000 , 1991.000000 , 1992.000000 , 1993.000000 , 1994.000000 , 1995.000000 , 1996.000000 , 1997.000000 , 1998.000000 , 1999.000000 , 2000.000000 , 2001.000000 , 2002.000000 , 2003.000000 , 2004.000000 , 2005.000000 , 2006.000000 , 2007.000000 , 2008.000000 , 2009.000000 , 2010.000000 , 2011.000000 , 2012.000000 , 2013.000000 , 2014.000000 , 2015.000000 , 2016.000000 , 2017.000000 , 2018.000000 , 2019.000000 , 2020.000000 , 2021.000000 , 2022.000000 , 2023.000000 , 2024.000000 , 2025.000000 , 2026.000000 , 2027.000000 , 2028.000000 , 2029.000000 , 2030.000000 , 2031.000000 , 2032.000000 , 2033.000000 , 2034.000000 , 2035.000000 , 2036.000000 , 2037.000000 , 2038.000000 , 2039.000000 , 2040.000000 , 2041.000000 , 2042.000000 , 2043.000000 , 2044.000000 , 2045.000000 , 2046.000000 , 2047.000000 , 2048.000000 , 2049.000000 , 2050.000000 , 2051.000000 , 2052.000000 , 2053.000000 , 2054.000000 , 2055.000000 , 2056.000000 , 2057.000000 , 2058.000000 , 2059.000000 , 2060.000000 , 2061.000000 , 2062.000000 , 2063.000000 , 2064.000000 , 2065.000000 , 2066.000000 , 2067.000000 , 2068.000000 , 2069.000000 , 2070.000000 , 2071.000000 , 2072.000000 , 2073.000000 , 2074.000000 , 2075.000000 , 2076.000000 , 2077.000000 , 2078.000000 , 2079.000000 , 2080.000000 , 2081.000000 , 2082.000000 , 2083.000000 , 2084.000000 , 2085.000000 , 2086.000000 , 2087.000000 , 2088.000000 , 2089.000000 , 2090.000000 , 2091.000000 , 2092.000000 , 2093.000000 , 2094.000000 , 2095.000000 , 2096.000000 , 2097.000000 , 2098.000000 , 2099.000000 , 2100.000000 , 2101.000000 , 2102.000000 , 2103.000000 , 2104.000000 , 2105.000000 , 2106.000000 , 2107.000000 , 2108.000000 , 2109.000000 , 2110.000000 , 2111.000000 , 2112.000000 , 2113.000000 , 2114.000000 , 2115.000000 , 2116.000000 , 2117.000000 , 2118.000000 , 2119.000000 , 2120.000000 , 2121.000000 , 2122.000000 , 2123.000000 , 2124.000000 , 2125.000000 , 2126.000000 , 2127.000000 , 2128.000000 , 2129.000000 , 2130.000000 , 2131.000000 , 2132.000000 , 2133.000000 , 2134.000000 , 2135.000000 , 2136.000000 , 2137.000000 , 2138.000000 , 2139.000000 , 2140.000000 , 2141.000000 , 2142.000000 , 2143.000000 , 2144.000000 , 2145.000000 , 2146.000000 , 2147.000000 , 2148.000000 , 2149.000000 , 2150.000000 , 2151.000000 , 2152.000000 , 2153.000000 , 2154.000000 , 2155.000000 , 2156.000000 , 2157.000000 , 2158.000000 , 2159.000000 , 2160.000000 , 2161.000000 , 2162.000000 , 2163.000000 , 2164.000000 , 2165.000000 , 2166.000000 , 2167.000000 , 2168.000000 , 2169.000000 , 2170.000000 , 2171.000000 , 2172.000000 , 2173.000000 , 2174.000000 , 2175.000000 , 2176.000000 , 2177.000000 , 2178.000000 , 2179.000000 , 2180.000000 , 2181.000000 , 2182.000000 , 2183.000000 , 2184.000000 , 2185.000000 , 2186.000000 , 2187.000000 , 2188.000000 , 2189.000000 , 2190.000000 , 2191.000000 , 2192.000000 , 2193.000000 , 2194.000000 , 2195.000000 , 2196.000000 , 2197.000000 , 2198.000000 , 2199.000000 , 2200.000000 , 2201.000000 , 2202.000000 , 2203.000000 , 2204.000000 , 2205.000000 , 2206.000000 , 2207.000000 , 2208.000000 , 2209.000000 , 2210.000000 , 2211.000000 , 2212.000000 , 2213.000000 , 2214.000000 , 2215.000000 , 2216.000000 , 2217.000000 , 2218.000000 , 2219.000000 , 2220.000000 , 2221.000000 , 2222.000000 , 2223.000000 , 2224.000000 , 2225.000000 , 2226.000000 , 2227.000000 , 2228.000000 , 2229.000000 , 2230.000000 , 2231.000000 , 2232.000000 , 2233.000000 , 2234.000000 , 2235.000000 , 2236.000000 , 2237.000000 , 2238.000000 , 2239.000000 , 2240.000000 , 2241.000000 , 2242.000000 , 2243.000000 , 2244.000000 , 2245.000000 , 2246.000000 , 2247.000000 , 2248.000000 , 2249.000000 , 2250.000000 , 2251.000000 , 2252.000000 , 2253.000000 , 2254.000000 , 2255.000000 , 2256.000000 , 2257.000000 , 2258.000000 , 2259.000000 , 2260.000000 , 2261.000000 , 2262.000000 , 2263.000000 , 2264.000000 , 2265.000000 , 2266.000000 , 2267.000000 , 2268.000000 , 2269.000000 , 2270.000000 , 2271.000000 , 2272.000000 , 2273.000000 , 2274.000000 , 2275.000000 , 2276.000000 , 2277.000000 , 2278.000000 , 2279.000000 , 2280.000000 , 2281.000000 , 2282.000000 , 2283.000000 , 2284.000000 , 2285.000000 , 2286.000000 , 2287.000000 , 2288.000000 , 2289.000000 , 2290.000000 , 2291.000000 , 2292.000000 , 2293.000000 , 2294.000000 , 2295.000000 , 2296.000000 , 2297.000000 , 2298.000000 , 2299.000000 , 2300.000000 , 2301.000000 , 2302.000000 , 2303.000000 , 2304.000000 , 2305.000000 , 2306.000000 , 2307.000000 , 2308.000000 , 2309.000000 , 2310.000000 , 2311.000000 , 2312.000000 , 2313.000000 , 2314.000000 , 2315.000000 , 2316.000000 , 2317.000000 , 2318.000000 , 2319.000000 , 2320.000000 , 2321.000000 , 2322.000000 , 2323.000000 , 2324.000000 , 2325.000000 , 2326.000000 , 2327.000000 , 2328.000000 , 2329.000000 , 2330.000000 , 2331.000000 , 2332.000000 , 2333.000000 , 2334.000000 , 2335.000000 , 2336.000000 , 2337.000000 , 2338.000000 , 2339.000000 , 2340.000000 , 2341.000000 , 2342.000000 , 2343.000000 , 2344.000000 , 2345.000000 , 2346.000000 , 2347.000000 , 2348.000000 , 2349.000000 , 2350.000000 , 2351.000000 , 2352.000000 , 2353.000000 , 2354.000000 , 2355.000000 , 2356.000000 , 2357.000000 , 2358.000000 , 2359.000000 , 2360.000000 , 2361.000000 , 2362.000000 , 2363.000000 , 2364.000000 , 2365.000000 , 2366.000000 , 2367.000000 , 2368.000000 , 2369.000000 , 2370.000000 , 2371.000000 , 2372.000000 , 2373.000000 , 2374.000000 , 2375.000000 , 2376.000000 , 2377.000000 , 2378.000000 , 2379.000000 , 2380.000000 , 2381.000000 , 2382.000000 , 2383.000000 , 2384.000000 , 2385.000000 , 2386.000000 , 2387.000000 , 2388.000000 , 2389.000000 , 2390.000000 , 2391.000000 , 2392.000000 , 2393.000000 , 2394.000000 , 2395.000000 , 2396.000000 , 2397.000000 , 2398.000000 , 2399.000000 , 2400.000000 , 2401.000000 , 2402.000000 , 2403.000000 , 2404.000000 , 2405.000000 , 2406.000000 , 2407.000000 , 2408.000000 , 2409.000000 , 2410.000000 , 2411.000000 , 2412.000000 , 2413.000000 , 2414.000000 , 2415.000000 , 2416.000000 , 2417.000000 , 2418.000000 , 2419.000000 , 2420.000000 , 2421.000000 , 2422.000000 , 2423.000000 , 2424.000000 , 2425.000000 , 2426.000000 , 2427.000000 , 2428.000000 , 2429.000000 , 2430.000000 , 2431.000000 , 2432.000000 , 2433.000000 , 2434.000000 , 2435.000000 , 2436.000000 , 2437.000000 , 2438.000000 , 2439.000000 , 2440.000000 , 2441.000000 , 2442.000000 , 2443.000000 , 2444.000000 , 2445.000000 , 2446.000000 , 2447.000000 , 2448.000000 , 2449.000000 , 2450.000000 , 2451.000000 , 2452.000000 , 2453.000000 , 2454.000000 , 2455.000000 , 2456.000000 , 2457.000000 , 2458.000000 , 2459.000000 , 2460.000000 , 2461.000000 , 2462.000000 , 2463.000000 , 2464.000000 , 2465.000000 , 2466.000000 , 2467.000000 , 2468.000000 , 2469.000000 , 2470.000000 , 2471.000000 , 2472.000000 , 2473.000000 , 2474.000000 , 2475.000000 , 2476.000000 , 2477.000000 , 2478.000000 , 2479.000000 , 2480.000000 , 2481.000000 , 2482.000000 , 2483.000000 , 2484.000000 , 2485.000000 , 2486.000000 , 2487.000000 , 2488.000000 , 2489.000000 , 2490.000000 , 2491.000000 , 2492.000000 , 2493.000000 , 2494.000000 , 2495.000000 , 2496.000000 , 2497.000000 , 2498.000000 , 2499.000000 , 2500.000000 , 2501.000000 , 2502.000000 , 2503.000000 , 2504.000000 , 2505.000000 , 2506.000000 , 2507.000000 , 2508.000000 , 2509.000000 , 2510.000000 , 2511.000000 , 2512.000000 , 2513.000000 , 2514.000000 , 2515.000000 , 2516.000000 , 2517.000000 , 2518.000000 , 2519.000000 , 2520.000000 , 2521.000000 , 2522.000000 , 2523.000000 , 2524.000000 , 2525.000000 , 2526.000000 , 2527.000000 , 2528.000000 , 2529.000000 , 2530.000000 , 2531.000000 , 2532.000000 , 2533.000000 , 2534.000000 , 2535.000000 , 2536.000000 , 2537.000000 , 2538.000000 , 2539.000000 , 2540.000000 , 2541.000000 , 2542.000000 , 2543.000000 , 2544.000000 , 2545.000000 , 2546.000000 , 2547.000000 , 2548.000000 , 2549.000000 , 2550.000000 , 2551.000000 , 2552.000000 , 2553.000000 , 2554.000000 , 2555.000000 , 2556.000000 , 2557.000000 , 2558.000000 , 2559.000000 , 2560.000000 , 2561.000000 , 2562.000000 , 2563.000000 , 2564.000000 , 2565.000000 , 2566.000000 , 2567.000000 , 2568.000000 , 2569.000000 , 2570.000000 , 2571.000000 , 2572.000000 , 2573.000000 , 2574.000000 , 2575.000000 , 2576.000000 , 2577.000000 , 2578.000000 , 2579.000000 , 2580.000000 , 2581.000000 , 2582.000000 , 2583.000000 , 2584.000000 , 2585.000000 , 2586.000000 , 2587.000000 , 2588.000000 , 2589.000000 , 2590.000000 , 2591.000000 , 2592.000000 , 2593.000000 , 2594.000000 , 2595.000000 , 2596.000000 , 2597.000000 , 2598.000000 , 2599.000000 , 2600.000000 , 2601.000000 , 2602.000000 , 2603.000000 , 2604.000000 , 2605.000000 , 2606.000000 , 2607.000000 , 2608.000000 , 2609.000000 , 2610.000000 , 2611.000000 , 2612.000000 , 2613.000000 , 2614.000000 , 2615.000000 , 2616.000000 , 2617.000000 , 2618.000000 , 2619.000000 , 2620.000000 , 2621.000000 , 2622.000000 , 2623.000000 , 2624.000000 , 2625.000000 , 2626.000000 , 2627.000000 , 2628.000000 , 2629.000000 , 2630.000000 , 2631.000000 , 2632.000000 , 2633.000000 , 2634.000000 , 2635.000000 , 2636.000000 , 2637.000000 , 2638.000000 , 2639.000000 , 2640.000000 , 2641.000000 , 2642.000000 , 2643.000000 , 2644.000000 , 2645.000000 , 2646.000000 , 2647.000000 , 2648.000000 , 2649.000000 , 2650.000000 , 2651.000000 , 2652.000000 , 2653.000000 , 2654.000000 , 2655.000000 , 2656.000000 , 2657.000000 , 2658.000000 , 2659.000000 , 2660.000000 , 2661.000000 , 2662.000000 , 2663.000000 , 2664.000000 , 2665.000000 , 2666.000000 , 2667.000000 , 2668.000000 , 2669.000000 , 2670.000000 , 2671.000000 , 2672.000000 , 2673.000000 , 2674.000000 , 2675.000000 , 2676.000000 , 2677.000000 , 2678.000000 , 2679.000000 , 2680.000000 , 2681.000000 , 2682.000000 , 2683.000000 , 2684.000000 , 2685.000000 , 2686.000000 , 2687.000000 , 2688.000000 , 2689.000000 , 2690.000000 , 2691.000000 , 2692.000000 , 2693.000000 , 2694.000000 , 2695.000000 , 2696.000000 , 2697.000000 , 2698.000000 , 2699.000000 , 2700.000000 , 2701.000000 , 2702.000000 , 2703.000000 , 2704.000000 , 2705.000000 , 2706.000000 , 2707.000000 , 2708.000000 , 2709.000000 , 2710.000000 , 2711.000000 , 2712.000000 , 2713.000000 , 2714.000000 , 2715.000000 , 2716.000000 , 2717.000000 , 2718.000000 , 2719.000000 , 2720.000000 , 2721.000000 , 2722.000000 , 2723.000000 , 2724.000000 , 2725.000000 , 2726.000000 , 2727.000000 , 2728.000000 , 2729.000000 , 2730.000000 , 2731.000000 , 2732.000000 , 2733.000000 , 2734.000000 , 2735.000000 , 2736.000000 , 2737.000000 , 2738.000000 , 2739.000000 , 2740.000000 , 2741.000000 , 2742.000000 , 2743.000000 , 2744.000000 , 2745.000000 , 2746.000000 , 2747.000000 , 2748.000000 , 2749.000000 , 2750.000000 , 2751.000000 , 2752.000000 , 2753.000000 , 2754.000000 , 2755.000000 , 2756.000000 , 2757.000000 , 2758.000000 , 2759.000000 , 2760.000000 , 2761.000000 , 2762.000000 , 2763.000000 , 2764.000000 , 2765.000000 , 2766.000000 , 2767.000000 , 2768.000000 , 2769.000000 , 2770.000000 , 2771.000000 , 2772.000000 , 2773.000000 , 2774.000000 , 2775.000000 , 2776.000000 , 2777.000000 , 2778.000000 , 2779.000000 , 2780.000000 , 2781.000000 , 2782.000000 , 2783.000000 , 2784.000000 , 2785.000000 , 2786.000000 , 2787.000000 , 2788.000000 , 2789.000000 , 2790.000000 , 2791.000000 , 2792.000000 , 2793.000000 , 2794.000000 , 2795.000000 , 2796.000000 , 2797.000000 , 2798.000000 , 2799.000000 , 2800.000000 , 2801.000000 , 2802.000000 , 2803.000000 , 2804.000000 , 2805.000000 , 2806.000000 , 2807.000000 , 2808.000000 , 2809.000000 , 2810.000000 , 2811.000000 , 2812.000000 , 2813.000000 , 2814.000000 , 2815.000000 , 2816.000000 , 2817.000000 , 2818.000000 , 2819.000000 , 2820.000000 , 2821.000000 , 2822.000000 , 2823.000000 , 2824.000000 , 2825.000000 , 2826.000000 , 2827.000000 , 2828.000000 , 2829.000000 , 2830.000000 , 2831.000000 , 2832.000000 , 2833.000000 , 2834.000000 , 2835.000000 , 2836.000000 , 2837.000000 , 2838.000000 , 2839.000000 , 2840.000000 , 2841.000000 , 2842.000000 , 2843.000000 , 2844.000000 , 2845.000000 , 2846.000000 , 2847.000000 , 2848.000000 , 2849.000000 , 2850.000000 , 2851.000000 , 2852.000000 , 2853.000000 , 2854.000000 , 2855.000000 , 2856.000000 , 2857.000000 , 2858.000000 , 2859.000000 , 2860.000000 , 2861.000000 , 2862.000000 , 2863.000000 , 2864.000000 , 2865.000000 , 2866.000000 , 2867.000000 , 2868.000000 , 2869.000000 , 2870.000000 , 2871.000000 , 2872.000000 , 2873.000000 , 2874.000000 , 2875.000000 , 2876.000000 , 2877.000000 , 2878.000000 , 2879.000000 , 2880.000000 , 2881.000000 , 2882.000000 , 2883.000000 , 2884.000000 , 2885.000000 , 2886.000000 , 2887.000000 , 2888.000000 , 2889.000000 , 2890.000000 , 2891.000000 , 2892.000000 , 2893.000000 , 2894.000000 , 2895.000000 , 2896.000000 , 2897.000000 , 2898.000000 , 2899.000000 , 2900.000000 , 2901.000000 , 2902.000000 , 2903.000000 , 2904.000000 , 2905.000000 , 2906.000000 , 2907.000000 , 2908.000000 , 2909.000000 , 2910.000000 , 2911.000000 , 2912.000000 , 2913.000000 , 2914.000000 , 2915.000000 , 2916.000000 , 2917.000000 , 2918.000000 , 2919.000000 , 2920.000000 , 2921.000000 , 2922.000000 , 2923.000000 , 2924.000000 , 2925.000000 , 2926.000000 , 2927.000000 , 2928.000000 , 2929.000000 , 2930.000000 , 2931.000000 , 2932.000000 , 2933.000000 , 2934.000000 , 2935.000000 , 2936.000000 , 2937.000000 , 2938.000000 , 2939.000000 , 2940.000000 , 2941.000000 , 2942.000000 , 2943.000000 , 2944.000000 , 2945.000000 , 2946.000000 , 2947.000000 , 2948.000000 , 2949.000000 , 2950.000000 , 2951.000000 , 2952.000000 , 2953.000000 , 2954.000000 , 2955.000000 , 2956.000000 , 2957.000000 , 2958.000000 , 2959.000000 , 2960.000000 , 2961.000000 , 2962.000000 , 2963.000000 , 2964.000000 , 2965.000000 , 2966.000000 , 2967.000000 , 2968.000000 , 2969.000000 , 2970.000000 , 2971.000000 , 2972.000000 , 2973.000000 , 2974.000000 , 2975.000000 , 2976.000000 , 2977.000000 , 2978.000000 , 2979.000000 , 2980.000000 , 2981.000000 , 2982.000000 , 2983.000000 , 2984.000000 , 2985.000000 , 2986.000000 , 2987.000000 , 2988.000000 , 2989.000000 , 2990.000000 , 2991.000000 , 2992.000000 , 2993.000000 , 2994.000000 , 2995.000000 , 2996.000000 , 2997.000000 , 2998.000000 , 2999.000000 , 3000.000000 , 3001.000000 , 3002.000000 , 3003.000000 , 3004.000000 , 3005.000000 , 3006.000000 , 3007.000000 , 3008.000000 , 3009.000000 , 3010.000000 , 3011.000000 , 3012.000000 , 3013.000000 , 3014.000000 , 3015.000000 , 3016.000000 , 3017.000000 , 3018.000000 , 3019.000000 , 3020.000000 , 3021.000000 , 3022.000000 , 3023.000000 , 3024.000000 , 3025.000000 , 3026.000000 , 3027.000000 , 3028.000000 , 3029.000000 , 3030.000000 , 3031.000000 , 3032.000000 , 3033.000000 , 3034.000000 , 3035.000000 , 3036.000000 , 3037.000000 , 3038.000000 , 3039.000000 , 3040.000000 , 3041.000000 , 3042.000000 , 3043.000000 , 3044.000000 , 3045.000000 , 3046.000000 , 3047.000000 , 3048.000000 , 3049.000000 , 3050.000000 , 3051.000000 , 3052.000000 , 3053.000000 , 3054.000000 , 3055.000000 , 3056.000000 , 3057.000000 , 3058.000000 , 3059.000000 , 3060.000000 , 3061.000000 , 3062.000000 , 3063.000000 , 3064.000000 , 3065.000000 , 3066.000000 , 3067.000000 , 3068.000000 , 3069.000000 , 3070.000000 , 3071.000000 , 3072.000000 , 3073.000000 , 3074.000000 , 3075.000000 , 3076.000000 , 3077.000000 , 3078.000000 , 3079.000000 , 3080.000000 , 3081.000000 , 3082.000000 , 3083.000000 , 3084.000000 , 3085.000000 , 3086.000000 , 3087.000000 , 3088.000000 , 3089.000000 , 3090.000000 , 3091.000000 , 3092.000000 , 3093.000000 , 3094.000000 , 3095.000000 , 3096.000000 , 3097.000000 , 3098.000000 , 3099.000000 , 3100.000000 , 3101.000000 , 3102.000000 , 3103.000000 , 3104.000000 , 3105.000000 , 3106.000000 , 3107.000000 , 3108.000000 , 3109.000000 , 3110.000000 , 3111.000000 , 3112.000000 , 3113.000000 , 3114.000000 , 3115.000000 , 3116.000000 , 3117.000000 , 3118.000000 , 3119.000000 , 3120.000000 , 3121.000000 , 3122.000000 , 3123.000000 , 3124.000000 , 3125.000000 , 3126.000000 , 3127.000000 , 3128.000000 , 3129.000000 , 3130.000000 , 3131.000000 , 3132.000000 , 3133.000000 , 3134.000000 , 3135.000000 , 3136.000000 , 3137.000000 , 3138.000000 , 3139.000000 , 3140.000000 , 3141.000000 , 3142.000000 , 3143.000000 , 3144.000000 , 3145.000000 , 3146.000000 , 3147.000000 , 3148.000000 , 3149.000000 , 3150.000000 , 3151.000000 , 3152.000000 , 3153.000000 , 3154.000000 , 3155.000000 , 3156.000000 , 3157.000000 , 3158.000000 , 3159.000000 , 3160.000000 , 3161.000000 , 3162.000000 , 3163.000000 , 3164.000000 , 3165.000000 , 3166.000000 , 3167.000000 , 3168.000000 , 3169.000000 , 3170.000000 , 3171.000000 , 3172.000000 , 3173.000000 , 3174.000000 , 3175.000000 , 3176.000000 , 3177.000000 , 3178.000000 , 3179.000000 , 3180.000000 , 3181.000000 , 3182.000000 , 3183.000000 , 3184.000000 , 3185.000000 , 3186.000000 , 3187.000000 , 3188.000000 , 3189.000000 , 3190.000000 , 3191.000000 , 3192.000000 , 3193.000000 , 3194.000000 , 3195.000000 , 3196.000000 , 3197.000000 , 3198.000000 , 3199.000000 , 3200.000000 , 3201.000000 , 3202.000000 , 3203.000000 , 3204.000000 , 3205.000000 , 3206.000000 , 3207.000000 , 3208.000000 , 3209.000000 , 3210.000000 , 3211.000000 , 3212.000000 , 3213.000000 , 3214.000000 , 3215.000000 , 3216.000000 , 3217.000000 , 3218.000000 , 3219.000000 , 3220.000000 , 3221.000000 , 3222.000000 , 3223.000000 , 3224.000000 , 3225.000000 , 3226.000000 , 3227.000000 , 3228.000000 , 3229.000000 , 3230.000000 , 3231.000000 , 3232.000000 , 3233.000000 , 3234.000000 , 3235.000000 , 3236.000000 , 3237.000000 , 3238.000000 , 3239.000000 , 3240.000000 , 3241.000000 , 3242.000000 , 3243.000000 , 3244.000000 , 3245.000000 , 3246.000000 , 3247.000000 , 3248.000000 , 3249.000000 , 3250.000000 , 3251.000000 , 3252.000000 , 3253.000000 , 3254.000000 , 3255.000000 , 3256.000000 , 3257.000000 , 3258.000000 , 3259.000000 , 3260.000000 , 3261.000000 , 3262.000000 , 3263.000000 , 3264.000000 , 3265.000000 , 3266.000000 , 3267.000000 , 3268.000000 , 3269.000000 , 3270.000000 , 3271.000000 , 3272.000000 , 3273.000000 , 3274.000000 , 3275.000000 , 3276.000000 , 3277.000000 , 3278.000000 , 3279.000000 , 3280.000000 , 3281.000000 , 3282.000000 , 3283.000000 , 3284.000000 , 3285.000000 , 3286.000000 , 3287.000000 , 3288.000000 , 3289.000000 , 3290.000000 , 3291.000000 , 3292.000000 , 3293.000000 , 3294.000000 , 3295.000000 , 3296.000000 , 3297.000000 , 3298.000000 , 3299.000000 , 3300.000000 , 3301.000000 , 3302.000000 , 3303.000000 , 3304.000000 , 3305.000000 , 3306.000000 , 3307.000000 , 3308.000000 , 3309.000000 , 3310.000000 , 3311.000000 , 3312.000000 , 3313.000000 , 3314.000000 , 3315.000000 , 3316.000000 , 3317.000000 , 3318.000000 , 3319.000000 , 3320.000000 , 3321.000000 , 3322.000000 , 3323.000000 , 3324.000000 , 3325.000000 , 3326.000000 , 3327.000000 , 3328.000000 , 3329.000000 , 3330.000000 , 3331.000000 , 3332.000000 , 3333.000000 , 3334.000000 , 3335.000000 , 3336.000000 , 3337.000000 , 3338.000000 , 3339.000000 , 3340.000000 , 3341.000000 , 3342.000000 , 3343.000000 , 3344.000000 , 3345.000000 , 3346.000000 , 3347.000000 , 3348.000000 , 3349.000000 , 3350.000000 , 3351.000000 , 3352.000000 , 3353.000000 , 3354.000000 , 3355.000000 , 3356.000000 , 3357.000000 , 3358.000000 , 3359.000000 , 3360.000000 , 3361.000000 , 3362.000000 , 3363.000000 , 3364.000000 , 3365.000000 , 3366.000000 , 3367.000000 , 3368.000000 , 3369.000000 , 3370.000000 , 3371.000000 , 3372.000000 , 3373.000000 , 3374.000000 , 3375.000000 , 3376.000000 , 3377.000000 , 3378.000000 , 3379.000000 , 3380.000000 , 3381.000000 , 3382.000000 , 3383.000000 , 3384.000000 , 3385.000000 , 3386.000000 , 3387.000000 , 3388.000000 , 3389.000000 , 3390.000000 , 3391.000000 , 3392.000000 , 3393.000000 , 3394.000000 , 3395.000000 , 3396.000000 , 3397.000000 , 3398.000000 , 3399.000000 , 3400.000000 , 3401.000000 , 3402.000000 , 3403.000000 , 3404.000000 , 3405.000000 , 3406.000000 , 3407.000000 , 3408.000000 , 3409.000000 , 3410.000000 , 3411.000000 , 3412.000000 , 3413.000000 , 3414.000000 , 3415.000000 , 3416.000000 , 3417.000000 , 3418.000000 , 3419.000000 , 3420.000000 , 3421.000000 , 3422.000000 , 3423.000000 , 3424.000000 , 3425.000000 , 3426.000000 , 3427.000000 , 3428.000000 , 3429.000000 , 3430.000000 , 3431.000000 , 3432.000000 , 3433.000000 , 3434.000000 , 3435.000000 , 3436.000000 , 3437.000000 , 3438.000000 , 3439.000000 , 3440.000000 , 3441.000000 , 3442.000000 , 3443.000000 , 3444.000000 , 3445.000000 , 3446.000000 , 3447.000000 , 3448.000000 , 3449.000000 , 3450.000000 , 3451.000000 , 3452.000000 , 3453.000000 , 3454.000000 , 3455.000000 , 3456.000000 , 3457.000000 , 3458.000000 , 3459.000000 , 3460.000000 , 3461.000000 , 3462.000000 , 3463.000000 , 3464.000000 , 3465.000000 , 3466.000000 , 3467.000000 , 3468.000000 , 3469.000000 , 3470.000000 , 3471.000000 , 3472.000000 , 3473.000000 , 3474.000000 , 3475.000000 , 3476.000000 , 3477.000000 , 3478.000000 , 3479.000000 , 3480.000000 , 3481.000000 , 3482.000000 , 3483.000000 , 3484.000000 , 3485.000000 , 3486.000000 , 3487.000000 , 3488.000000 , 3489.000000 , 3490.000000 , 3491.000000 , 3492.000000 , 3493.000000 , 3494.000000 , 3495.000000 , 3496.000000 , 3497.000000 , 3498.000000 , 3499.000000 , 3500.000000 , 3501.000000 , 3502.000000 , 3503.000000 , 3504.000000 , 3505.000000 , 3506.000000 , 3507.000000 , 3508.000000 , 3509.000000 , 3510.000000 , 3511.000000 , 3512.000000 , 3513.000000 , 3514.000000 , 3515.000000 , 3516.000000 , 3517.000000 , 3518.000000 , 3519.000000 , 3520.000000 , 3521.000000 , 3522.000000 , 3523.000000 , 3524.000000 , 3525.000000 , 3526.000000 , 3527.000000 , 3528.000000 , 3529.000000 , 3530.000000 , 3531.000000 , 3532.000000 , 3533.000000 , 3534.000000 , 3535.000000 , 3536.000000 , 3537.000000 , 3538.000000 , 3539.000000 , 3540.000000 , 3541.000000 , 3542.000000 , 3543.000000 , 3544.000000 , 3545.000000 , 3546.000000 , 3547.000000 , 3548.000000 , 3549.000000 , 3550.000000 , 3551.000000 , 3552.000000 , 3553.000000 , 3554.000000 , 3555.000000 , 3556.000000 , 3557.000000 , 3558.000000 , 3559.000000 , 3560.000000 , 3561.000000 , 3562.000000 , 3563.000000 , 3564.000000 , 3565.000000 , 3566.000000 , 3567.000000 , 3568.000000 , 3569.000000 , 3570.000000 , 3571.000000 , 3572.000000 , 3573.000000 , 3574.000000 , 3575.000000 , 3576.000000 , 3577.000000 , 3578.000000 , 3579.000000 , 3580.000000 , 3581.000000 , 3582.000000 , 3583.000000 , 3584.000000 , 3585.000000 , 3586.000000 , 3587.000000 , 3588.000000 , 3589.000000 , 3590.000000 , 3591.000000 , 3592.000000 , 3593.000000 , 3594.000000 , 3595.000000 , 3596.000000 , 3597.000000 , 3598.000000 , 3599.000000 , 3600.000000 , 3601.000000 , 3602.000000 , 3603.000000 , 3604.000000 , 3605.000000 , 3606.000000 , 3607.000000 , 3608.000000 , 3609.000000 , 3610.000000 , 3611.000000 , 3612.000000 , 3613.000000 , 3614.000000 , 3615.000000 , 3616.000000 , 3617.000000 , 3618.000000 , 3619.000000 , 3620.000000 , 3621.000000 , 3622.000000 , 3623.000000 , 3624.000000 , 3625.000000 , 3626.000000 , 3627.000000 , 3628.000000 , 3629.000000 , 3630.000000 , 3631.000000 , 3632.000000 , 3633.000000 , 3634.000000 , 3635.000000 , 3636.000000 , 3637.000000 , 3638.000000 , 3639.000000 , 3640.000000 , 3641.000000 , 3642.000000 , 3643.000000 , 3644.000000 , 3645.000000 , 3646.000000 , 3647.000000 , 3648.000000 , 3649.000000 , 3650.000000 , 3651.000000 , 3652.000000 , 3653.000000 , 3654.000000 , 3655.000000 , 3656.000000 , 3657.000000 , 3658.000000 , 3659.000000 , 3660.000000 , 3661.000000 , 3662.000000 , 3663.000000 , 3664.000000 , 3665.000000 , 3666.000000 , 3667.000000 , 3668.000000 , 3669.000000 , 3670.000000 , 3671.000000 , 3672.000000 , 3673.000000 , 3674.000000 , 3675.000000 , 3676.000000 , 3677.000000 , 3678.000000 , 3679.000000 , 3680.000000 , 3681.000000 , 3682.000000 , 3683.000000 , 3684.000000 , 3685.000000 , 3686.000000 , 3687.000000 , 3688.000000 , 3689.000000 , 3690.000000 , 3691.000000 , 3692.000000 , 3693.000000 , 3694.000000 , 3695.000000 , 3696.000000 , 3697.000000 , 3698.000000 , 3699.000000 , 3700.000000 , 3701.000000 , 3702.000000 , 3703.000000 , 3704.000000 , 3705.000000 , 3706.000000 , 3707.000000 , 3708.000000 , 3709.000000 , 3710.000000 , 3711.000000 , 3712.000000 , 3713.000000 , 3714.000000 , 3715.000000 , 3716.000000 , 3717.000000 , 3718.000000 , 3719.000000 , 3720.000000 , 3721.000000 , 3722.000000 , 3723.000000 , 3724.000000 , 3725.000000 , 3726.000000 , 3727.000000 , 3728.000000 , 3729.000000 , 3730.000000 , 3731.000000 , 3732.000000 , 3733.000000 , 3734.000000 , 3735.000000 , 3736.000000 , 3737.000000 , 3738.000000 , 3739.000000 , 3740.000000 , 3741.000000 , 3742.000000 , 3743.000000 , 3744.000000 , 3745.000000 , 3746.000000 , 3747.000000 , 3748.000000 , 3749.000000 , 3750.000000 , 3751.000000 , 3752.000000 , 3753.000000 , 3754.000000 , 3755.000000 , 3756.000000 , 3757.000000 , 3758.000000 , 3759.000000 , 3760.000000 , 3761.000000 , 3762.000000 , 3763.000000 , 3764.000000 , 3765.000000 , 3766.000000 , 3767.000000 , 3768.000000 , 3769.000000 , 3770.000000 , 3771.000000 , 3772.000000 , 3773.000000 , 3774.000000 , 3775.000000 , 3776.000000 , 3777.000000 , 3778.000000 , 3779.000000 , 3780.000000 , 3781.000000 , 3782.000000 , 3783.000000 , 3784.000000 , 3785.000000 , 3786.000000 , 3787.000000 , 3788.000000 , 3789.000000 , 3790.000000 , 3791.000000 , 3792.000000 , 3793.000000 , 3794.000000 , 3795.000000 , 3796.000000 , 3797.000000 , 3798.000000 , 3799.000000 , 3800.000000 , 3801.000000 , 3802.000000 , 3803.000000 , 3804.000000 , 3805.000000 , 3806.000000 , 3807.000000 , 3808.000000 , 3809.000000 , 3810.000000 , 3811.000000 , 3812.000000 , 3813.000000 , 3814.000000 , 3815.000000 , 3816.000000 , 3817.000000 , 3818.000000 , 3819.000000 , 3820.000000 , 3821.000000 , 3822.000000 , 3823.000000 , 3824.000000 , 3825.000000 , 3826.000000 , 3827.000000 , 3828.000000 , 3829.000000 , 3830.000000 , 3831.000000 , 3832.000000 , 3833.000000 , 3834.000000 , 3835.000000 , 3836.000000 , 3837.000000 , 3838.000000 , 3839.000000 , 3840.000000 , 3841.000000 , 3842.000000 , 3843.000000 , 3844.000000 , 3845.000000 , 3846.000000 , 3847.000000 , 3848.000000 , 3849.000000 , 3850.000000 , 3851.000000 , 3852.000000 , 3853.000000 , 3854.000000 , 3855.000000 , 3856.000000 , 3857.000000 , 3858.000000 , 3859.000000 , 3860.000000 , 3861.000000 , 3862.000000 , 3863.000000 , 3864.000000 , 3865.000000 , 3866.000000 , 3867.000000 , 3868.000000 , 3869.000000 , 3870.000000 , 3871.000000 , 3872.000000 , 3873.000000 , 3874.000000 , 3875.000000 , 3876.000000 , 3877.000000 , 3878.000000 , 3879.000000 , 3880.000000 , 3881.000000 , 3882.000000 , 3883.000000 , 3884.000000 , 3885.000000 , 3886.000000 , 3887.000000 , 3888.000000 , 3889.000000 , 3890.000000 , 3891.000000 , 3892.000000 , 3893.000000 , 3894.000000 , 3895.000000 , 3896.000000 , 3897.000000 , 3898.000000 , 3899.000000 , 3900.000000 , 3901.000000 , 3902.000000 , 3903.000000 , 3904.000000 , 3905.000000 , 3906.000000 , 3907.000000 , 3908.000000 , 3909.000000 , 3910.000000 , 3911.000000 , 3912.000000 , 3913.000000 , 3914.000000 , 3915.000000 , 3916.000000 , 3917.000000 , 3918.000000 , 3919.000000 , 3920.000000 , 3921.000000 , 3922.000000 , 3923.000000 , 3924.000000 , 3925.000000 , 3926.000000 , 3927.000000 , 3928.000000 , 3929.000000 , 3930.000000 , 3931.000000 , 3932.000000 , 3933.000000 , 3934.000000 , 3935.000000 , 3936.000000 , 3937.000000 , 3938.000000 , 3939.000000 , 3940.000000 , 3941.000000 , 3942.000000 , 3943.000000 , 3944.000000 , 3945.000000 , 3946.000000 , 3947.000000 , 3948.000000 , 3949.000000 , 3950.000000 , 3951.000000 , 3952.000000 , 3953.000000 , 3954.000000 , 3955.000000 , 3956.000000 , 3957.000000 , 3958.000000 , 3959.000000 , 3960.000000 , 3961.000000 , 3962.000000 , 3963.000000 , 3964.000000 , 3965.000000 , 3966.000000 , 3967.000000 , 3968.000000 , 3969.000000 , 3970.000000 , 3971.000000 , 3972.000000 , 3973.000000 , 3974.000000 , 3975.000000 , 3976.000000 , 3977.000000 , 3978.000000 , 3979.000000 , 3980.000000 , 3981.000000 , 3982.000000 , 3983.000000 , 3984.000000 , 3985.000000 , 3986.000000 , 3987.000000 , 3988.000000 , 3989.000000 , 3990.000000 , 3991.000000 , 3992.000000 , 3993.000000 , 3994.000000 , 3995.000000 , 3996.000000 , 3997.000000 , 3998.000000 , 3999.000000 , 4000.000000 , 4001.000000 , 4002.000000 , 4003.000000 , 4004.000000 , 4005.000000 , 4006.000000 , 4007.000000 , 4008.000000 , 4009.000000 , 4010.000000 , 4011.000000 , 4012.000000 , 4013.000000 , 4014.000000 , 4015.000000 , 4016.000000 , 4017.000000 , 4018.000000 , 4019.000000 , 4020.000000 , 4021.000000 , 4022.000000 , 4023.000000 , 4024.000000 , 4025.000000 , 4026.000000 , 4027.000000 , 4028.000000 , 4029.000000 , 4030.000000 , 4031.000000 , 4032.000000 , 4033.000000 , 4034.000000 , 4035.000000 , 4036.000000 , 4037.000000 , 4038.000000 , 4039.000000 , 4040.000000 , 4041.000000 , 4042.000000 , 4043.000000 , 4044.000000 , 4045.000000 , 4046.000000 , 4047.000000 , 4048.000000 , 4049.000000 , 4050.000000 , 4051.000000 , 4052.000000 , 4053.000000 , 4054.000000 , 4055.000000 , 4056.000000 , 4057.000000 , 4058.000000 , 4059.000000 , 4060.000000 , 4061.000000 , 4062.000000 , 4063.000000 , 4064.000000 , 4065.000000 , 4066.000000 , 4067.000000 , 4068.000000 , 4069.000000 , 4070.000000 , 4071.000000 , 4072.000000 , 4073.000000 , 4074.000000 , 4075.000000 , 4076.000000 , 4077.000000 , 4078.000000 , 4079.000000 , 4080.000000 , 4081.000000 , 4082.000000 , 4083.000000 , 4084.000000 , 4085.000000 , 4086.000000 , 4087.000000 , 4088.000000 , 4089.000000 , 4090.000000 , 4091.000000 , 4092.000000 , 4093.000000 , 4094.000000 , 4095.000000 , 4096.000000 }; static double axpy_4096_g [ 4096 ] = { 1.000000 , 4.000000 , 7.000000 , 10.000000 , 13.000000 , 16.000000 , 19.000000 , 22.000000 , 25.000000 , 28.000000 , 31.000000 , 34.000000 , 37.000000 , 40.000000 , 43.000000 , 46.000000 , 49.000000 , 52.000000 , 55.000000 , 58.000000 , 61.000000 , 64.000000 , 67.000000 , 70.000000 , 73.000000 , 76.000000 , 79.000000 , 82.000000 , 85.000000 , 88.000000 , 91.000000 , 94.000000 , 97.000000 , 100.000000 , 103.000000 , 106.000000 , 109.000000 , 112.000000 , 115.000000 , 118.000000 , 121.000000 , 124.000000 , 127.000000 , 130.000000 , 133.000000 , 136.000000 , 139.000000 , 142.000000 , 145.000000 , 148.000000 , 151.000000 , 154.000000 , 157.000000 , 160.000000 , 163.000000 , 166.000000 , 169.000000 , 172.000000 , 175.000000 , 178.000000 , 181.000000 , 184.000000 , 187.000000 , 190.000000 , 193.000000 , 196.000000 , 199.000000 , 202.000000 , 205.000000 , 208.000000 , 211.000000 , 214.000000 , 217.000000 , 220.000000 , 223.000000 , 226.000000 , 229.000000 , 232.000000 , 235.000000 , 238.000000 , 241.000000 , 244.000000 , 247.000000 , 250.000000 , 253.000000 , 256.000000 , 259.000000 , 262.000000 , 265.000000 , 268.000000 , 271.000000 , 274.000000 , 277.000000 , 280.000000 , 283.000000 , 286.000000 , 289.000000 , 292.000000 , 295.000000 , 298.000000 , 301.000000 , 304.000000 , 307.000000 , 310.000000 , 313.000000 , 316.000000 , 319.000000 , 322.000000 , 325.000000 , 328.000000 , 331.000000 , 334.000000 , 337.000000 , 340.000000 , 343.000000 , 346.000000 , 349.000000 , 352.000000 , 355.000000 , 358.000000 , 361.000000 , 364.000000 , 367.000000 , 370.000000 , 373.000000 , 376.000000 , 379.000000 , 382.000000 , 385.000000 , 388.000000 , 391.000000 , 394.000000 , 397.000000 , 400.000000 , 403.000000 , 406.000000 , 409.000000 , 412.000000 , 415.000000 , 418.000000 , 421.000000 , 424.000000 , 427.000000 , 430.000000 , 433.000000 , 436.000000 , 439.000000 , 442.000000 , 445.000000 , 448.000000 , 451.000000 , 454.000000 , 457.000000 , 460.000000 , 463.000000 , 466.000000 , 469.000000 , 472.000000 , 475.000000 , 478.000000 , 481.000000 , 484.000000 , 487.000000 , 490.000000 , 493.000000 , 496.000000 , 499.000000 , 502.000000 , 505.000000 , 508.000000 , 511.000000 , 514.000000 , 517.000000 , 520.000000 , 523.000000 , 526.000000 , 529.000000 , 532.000000 , 535.000000 , 538.000000 , 541.000000 , 544.000000 , 547.000000 , 550.000000 , 553.000000 , 556.000000 , 559.000000 , 562.000000 , 565.000000 , 568.000000 , 571.000000 , 574.000000 , 577.000000 , 580.000000 , 583.000000 , 586.000000 , 589.000000 , 592.000000 , 595.000000 , 598.000000 , 601.000000 , 604.000000 , 607.000000 , 610.000000 , 613.000000 , 616.000000 , 619.000000 , 622.000000 , 625.000000 , 628.000000 , 631.000000 , 634.000000 , 637.000000 , 640.000000 , 643.000000 , 646.000000 , 649.000000 , 652.000000 , 655.000000 , 658.000000 , 661.000000 , 664.000000 , 667.000000 , 670.000000 , 673.000000 , 676.000000 , 679.000000 , 682.000000 , 685.000000 , 688.000000 , 691.000000 , 694.000000 , 697.000000 , 700.000000 , 703.000000 , 706.000000 , 709.000000 , 712.000000 , 715.000000 , 718.000000 , 721.000000 , 724.000000 , 727.000000 , 730.000000 , 733.000000 , 736.000000 , 739.000000 , 742.000000 , 745.000000 , 748.000000 , 751.000000 , 754.000000 , 757.000000 , 760.000000 , 763.000000 , 766.000000 , 769.000000 , 772.000000 , 775.000000 , 778.000000 , 781.000000 , 784.000000 , 787.000000 , 790.000000 , 793.000000 , 796.000000 , 799.000000 , 802.000000 , 805.000000 , 808.000000 , 811.000000 , 814.000000 , 817.000000 , 820.000000 , 823.000000 , 826.000000 , 829.000000 , 832.000000 , 835.000000 , 838.000000 , 841.000000 , 844.000000 , 847.000000 , 850.000000 , 853.000000 , 856.000000 , 859.000000 , 862.000000 , 865.000000 , 868.000000 , 871.000000 , 874.000000 , 877.000000 , 880.000000 , 883.000000 , 886.000000 , 889.000000 , 892.000000 , 895.000000 , 898.000000 , 901.000000 , 904.000000 , 907.000000 , 910.000000 , 913.000000 , 916.000000 , 919.000000 , 922.000000 , 925.000000 , 928.000000 , 931.000000 , 934.000000 , 937.000000 , 940.000000 , 943.000000 , 946.000000 , 949.000000 , 952.000000 , 955.000000 , 958.000000 , 961.000000 , 964.000000 , 967.000000 , 970.000000 , 973.000000 , 976.000000 , 979.000000 , 982.000000 , 985.000000 , 988.000000 , 991.000000 , 994.000000 , 997.000000 , 1000.000000 , 1003.000000 , 1006.000000 , 1009.000000 , 1012.000000 , 1015.000000 , 1018.000000 , 1021.000000 , 1024.000000 , 1027.000000 , 1030.000000 , 1033.000000 , 1036.000000 , 1039.000000 , 1042.000000 , 1045.000000 , 1048.000000 , 1051.000000 , 1054.000000 , 1057.000000 , 1060.000000 , 1063.000000 , 1066.000000 , 1069.000000 , 1072.000000 , 1075.000000 , 1078.000000 , 1081.000000 , 1084.000000 , 1087.000000 , 1090.000000 , 1093.000000 , 1096.000000 , 1099.000000 , 1102.000000 , 1105.000000 , 1108.000000 , 1111.000000 , 1114.000000 , 1117.000000 , 1120.000000 , 1123.000000 , 1126.000000 , 1129.000000 , 1132.000000 , 1135.000000 , 1138.000000 , 1141.000000 , 1144.000000 , 1147.000000 , 1150.000000 , 1153.000000 , 1156.000000 , 1159.000000 , 1162.000000 , 1165.000000 , 1168.000000 , 1171.000000 , 1174.000000 , 1177.000000 , 1180.000000 , 1183.000000 , 1186.000000 , 1189.000000 , 1192.000000 , 1195.000000 , 1198.000000 , 1201.000000 , 1204.000000 , 1207.000000 , 1210.000000 , 1213.000000 , 1216.000000 , 1219.000000 , 1222.000000 , 1225.000000 , 1228.000000 , 1231.000000 , 1234.000000 , 1237.000000 , 1240.000000 , 1243.000000 , 1246.000000 , 1249.000000 , 1252.000000 , 1255.000000 , 1258.000000 , 1261.000000 , 1264.000000 , 1267.000000 , 1270.000000 , 1273.000000 , 1276.000000 , 1279.000000 , 1282.000000 , 1285.000000 , 1288.000000 , 1291.000000 , 1294.000000 , 1297.000000 , 1300.000000 , 1303.000000 , 1306.000000 , 1309.000000 , 1312.000000 , 1315.000000 , 1318.000000 , 1321.000000 , 1324.000000 , 1327.000000 , 1330.000000 , 1333.000000 , 1336.000000 , 1339.000000 , 1342.000000 , 1345.000000 , 1348.000000 , 1351.000000 , 1354.000000 , 1357.000000 , 1360.000000 , 1363.000000 , 1366.000000 , 1369.000000 , 1372.000000 , 1375.000000 , 1378.000000 , 1381.000000 , 1384.000000 , 1387.000000 , 1390.000000 , 1393.000000 , 1396.000000 , 1399.000000 , 1402.000000 , 1405.000000 , 1408.000000 , 1411.000000 , 1414.000000 , 1417.000000 , 1420.000000 , 1423.000000 , 1426.000000 , 1429.000000 , 1432.000000 , 1435.000000 , 1438.000000 , 1441.000000 , 1444.000000 , 1447.000000 , 1450.000000 , 1453.000000 , 1456.000000 , 1459.000000 , 1462.000000 , 1465.000000 , 1468.000000 , 1471.000000 , 1474.000000 , 1477.000000 , 1480.000000 , 1483.000000 , 1486.000000 , 1489.000000 , 1492.000000 , 1495.000000 , 1498.000000 , 1501.000000 , 1504.000000 , 1507.000000 , 1510.000000 , 1513.000000 , 1516.000000 , 1519.000000 , 1522.000000 , 1525.000000 , 1528.000000 , 1531.000000 , 1534.000000 , 1537.000000 , 1540.000000 , 1543.000000 , 1546.000000 , 1549.000000 , 1552.000000 , 1555.000000 , 1558.000000 , 1561.000000 , 1564.000000 , 1567.000000 , 1570.000000 , 1573.000000 , 1576.000000 , 1579.000000 , 1582.000000 , 1585.000000 , 1588.000000 , 1591.000000 , 1594.000000 , 1597.000000 , 1600.000000 , 1603.000000 , 1606.000000 , 1609.000000 , 1612.000000 , 1615.000000 , 1618.000000 , 1621.000000 , 1624.000000 , 1627.000000 , 1630.000000 , 1633.000000 , 1636.000000 , 1639.000000 , 1642.000000 , 1645.000000 , 1648.000000 , 1651.000000 , 1654.000000 , 1657.000000 , 1660.000000 , 1663.000000 , 1666.000000 , 1669.000000 , 1672.000000 , 1675.000000 , 1678.000000 , 1681.000000 , 1684.000000 , 1687.000000 , 1690.000000 , 1693.000000 , 1696.000000 , 1699.000000 , 1702.000000 , 1705.000000 , 1708.000000 , 1711.000000 , 1714.000000 , 1717.000000 , 1720.000000 , 1723.000000 , 1726.000000 , 1729.000000 , 1732.000000 , 1735.000000 , 1738.000000 , 1741.000000 , 1744.000000 , 1747.000000 , 1750.000000 , 1753.000000 , 1756.000000 , 1759.000000 , 1762.000000 , 1765.000000 , 1768.000000 , 1771.000000 , 1774.000000 , 1777.000000 , 1780.000000 , 1783.000000 , 1786.000000 , 1789.000000 , 1792.000000 , 1795.000000 , 1798.000000 , 1801.000000 , 1804.000000 , 1807.000000 , 1810.000000 , 1813.000000 , 1816.000000 , 1819.000000 , 1822.000000 , 1825.000000 , 1828.000000 , 1831.000000 , 1834.000000 , 1837.000000 , 1840.000000 , 1843.000000 , 1846.000000 , 1849.000000 , 1852.000000 , 1855.000000 , 1858.000000 , 1861.000000 , 1864.000000 , 1867.000000 , 1870.000000 , 1873.000000 , 1876.000000 , 1879.000000 , 1882.000000 , 1885.000000 , 1888.000000 , 1891.000000 , 1894.000000 , 1897.000000 , 1900.000000 , 1903.000000 , 1906.000000 , 1909.000000 , 1912.000000 , 1915.000000 , 1918.000000 , 1921.000000 , 1924.000000 , 1927.000000 , 1930.000000 , 1933.000000 , 1936.000000 , 1939.000000 , 1942.000000 , 1945.000000 , 1948.000000 , 1951.000000 , 1954.000000 , 1957.000000 , 1960.000000 , 1963.000000 , 1966.000000 , 1969.000000 , 1972.000000 , 1975.000000 , 1978.000000 , 1981.000000 , 1984.000000 , 1987.000000 , 1990.000000 , 1993.000000 , 1996.000000 , 1999.000000 , 2002.000000 , 2005.000000 , 2008.000000 , 2011.000000 , 2014.000000 , 2017.000000 , 2020.000000 , 2023.000000 , 2026.000000 , 2029.000000 , 2032.000000 , 2035.000000 , 2038.000000 , 2041.000000 , 2044.000000 , 2047.000000 , 2050.000000 , 2053.000000 , 2056.000000 , 2059.000000 , 2062.000000 , 2065.000000 , 2068.000000 , 2071.000000 , 2074.000000 , 2077.000000 , 2080.000000 , 2083.000000 , 2086.000000 , 2089.000000 , 2092.000000 , 2095.000000 , 2098.000000 , 2101.000000 , 2104.000000 , 2107.000000 , 2110.000000 , 2113.000000 , 2116.000000 , 2119.000000 , 2122.000000 , 2125.000000 , 2128.000000 , 2131.000000 , 2134.000000 , 2137.000000 , 2140.000000 , 2143.000000 , 2146.000000 , 2149.000000 , 2152.000000 , 2155.000000 , 2158.000000 , 2161.000000 , 2164.000000 , 2167.000000 , 2170.000000 , 2173.000000 , 2176.000000 , 2179.000000 , 2182.000000 , 2185.000000 , 2188.000000 , 2191.000000 , 2194.000000 , 2197.000000 , 2200.000000 , 2203.000000 , 2206.000000 , 2209.000000 , 2212.000000 , 2215.000000 , 2218.000000 , 2221.000000 , 2224.000000 , 2227.000000 , 2230.000000 , 2233.000000 , 2236.000000 , 2239.000000 , 2242.000000 , 2245.000000 , 2248.000000 , 2251.000000 , 2254.000000 , 2257.000000 , 2260.000000 , 2263.000000 , 2266.000000 , 2269.000000 , 2272.000000 , 2275.000000 , 2278.000000 , 2281.000000 , 2284.000000 , 2287.000000 , 2290.000000 , 2293.000000 , 2296.000000 , 2299.000000 , 2302.000000 , 2305.000000 , 2308.000000 , 2311.000000 , 2314.000000 , 2317.000000 , 2320.000000 , 2323.000000 , 2326.000000 , 2329.000000 , 2332.000000 , 2335.000000 , 2338.000000 , 2341.000000 , 2344.000000 , 2347.000000 , 2350.000000 , 2353.000000 , 2356.000000 , 2359.000000 , 2362.000000 , 2365.000000 , 2368.000000 , 2371.000000 , 2374.000000 , 2377.000000 , 2380.000000 , 2383.000000 , 2386.000000 , 2389.000000 , 2392.000000 , 2395.000000 , 2398.000000 , 2401.000000 , 2404.000000 , 2407.000000 , 2410.000000 , 2413.000000 , 2416.000000 , 2419.000000 , 2422.000000 , 2425.000000 , 2428.000000 , 2431.000000 , 2434.000000 , 2437.000000 , 2440.000000 , 2443.000000 , 2446.000000 , 2449.000000 , 2452.000000 , 2455.000000 , 2458.000000 , 2461.000000 , 2464.000000 , 2467.000000 , 2470.000000 , 2473.000000 , 2476.000000 , 2479.000000 , 2482.000000 , 2485.000000 , 2488.000000 , 2491.000000 , 2494.000000 , 2497.000000 , 2500.000000 , 2503.000000 , 2506.000000 , 2509.000000 , 2512.000000 , 2515.000000 , 2518.000000 , 2521.000000 , 2524.000000 , 2527.000000 , 2530.000000 , 2533.000000 , 2536.000000 , 2539.000000 , 2542.000000 , 2545.000000 , 2548.000000 , 2551.000000 , 2554.000000 , 2557.000000 , 2560.000000 , 2563.000000 , 2566.000000 , 2569.000000 , 2572.000000 , 2575.000000 , 2578.000000 , 2581.000000 , 2584.000000 , 2587.000000 , 2590.000000 , 2593.000000 , 2596.000000 , 2599.000000 , 2602.000000 , 2605.000000 , 2608.000000 , 2611.000000 , 2614.000000 , 2617.000000 , 2620.000000 , 2623.000000 , 2626.000000 , 2629.000000 , 2632.000000 , 2635.000000 , 2638.000000 , 2641.000000 , 2644.000000 , 2647.000000 , 2650.000000 , 2653.000000 , 2656.000000 , 2659.000000 , 2662.000000 , 2665.000000 , 2668.000000 , 2671.000000 , 2674.000000 , 2677.000000 , 2680.000000 , 2683.000000 , 2686.000000 , 2689.000000 , 2692.000000 , 2695.000000 , 2698.000000 , 2701.000000 , 2704.000000 , 2707.000000 , 2710.000000 , 2713.000000 , 2716.000000 , 2719.000000 , 2722.000000 , 2725.000000 , 2728.000000 , 2731.000000 , 2734.000000 , 2737.000000 , 2740.000000 , 2743.000000 , 2746.000000 , 2749.000000 , 2752.000000 , 2755.000000 , 2758.000000 , 2761.000000 , 2764.000000 , 2767.000000 , 2770.000000 , 2773.000000 , 2776.000000 , 2779.000000 , 2782.000000 , 2785.000000 , 2788.000000 , 2791.000000 , 2794.000000 , 2797.000000 , 2800.000000 , 2803.000000 , 2806.000000 , 2809.000000 , 2812.000000 , 2815.000000 , 2818.000000 , 2821.000000 , 2824.000000 , 2827.000000 , 2830.000000 , 2833.000000 , 2836.000000 , 2839.000000 , 2842.000000 , 2845.000000 , 2848.000000 , 2851.000000 , 2854.000000 , 2857.000000 , 2860.000000 , 2863.000000 , 2866.000000 , 2869.000000 , 2872.000000 , 2875.000000 , 2878.000000 , 2881.000000 , 2884.000000 , 2887.000000 , 2890.000000 , 2893.000000 , 2896.000000 , 2899.000000 , 2902.000000 , 2905.000000 , 2908.000000 , 2911.000000 , 2914.000000 , 2917.000000 , 2920.000000 , 2923.000000 , 2926.000000 , 2929.000000 , 2932.000000 , 2935.000000 , 2938.000000 , 2941.000000 , 2944.000000 , 2947.000000 , 2950.000000 , 2953.000000 , 2956.000000 , 2959.000000 , 2962.000000 , 2965.000000 , 2968.000000 , 2971.000000 , 2974.000000 , 2977.000000 , 2980.000000 , 2983.000000 , 2986.000000 , 2989.000000 , 2992.000000 , 2995.000000 , 2998.000000 , 3001.000000 , 3004.000000 , 3007.000000 , 3010.000000 , 3013.000000 , 3016.000000 , 3019.000000 , 3022.000000 , 3025.000000 , 3028.000000 , 3031.000000 , 3034.000000 , 3037.000000 , 3040.000000 , 3043.000000 , 3046.000000 , 3049.000000 , 3052.000000 , 3055.000000 , 3058.000000 , 3061.000000 , 3064.000000 , 3067.000000 , 3070.000000 , 3073.000000 , 3076.000000 , 3079.000000 , 3082.000000 , 3085.000000 , 3088.000000 , 3091.000000 , 3094.000000 , 3097.000000 , 3100.000000 , 3103.000000 , 3106.000000 , 3109.000000 , 3112.000000 , 3115.000000 , 3118.000000 , 3121.000000 , 3124.000000 , 3127.000000 , 3130.000000 , 3133.000000 , 3136.000000 , 3139.000000 , 3142.000000 , 3145.000000 , 3148.000000 , 3151.000000 , 3154.000000 , 3157.000000 , 3160.000000 , 3163.000000 , 3166.000000 , 3169.000000 , 3172.000000 , 3175.000000 , 3178.000000 , 3181.000000 , 3184.000000 , 3187.000000 , 3190.000000 , 3193.000000 , 3196.000000 , 3199.000000 , 3202.000000 , 3205.000000 , 3208.000000 , 3211.000000 , 3214.000000 , 3217.000000 , 3220.000000 , 3223.000000 , 3226.000000 , 3229.000000 , 3232.000000 , 3235.000000 , 3238.000000 , 3241.000000 , 3244.000000 , 3247.000000 , 3250.000000 , 3253.000000 , 3256.000000 , 3259.000000 , 3262.000000 , 3265.000000 , 3268.000000 , 3271.000000 , 3274.000000 , 3277.000000 , 3280.000000 , 3283.000000 , 3286.000000 , 3289.000000 , 3292.000000 , 3295.000000 , 3298.000000 , 3301.000000 , 3304.000000 , 3307.000000 , 3310.000000 , 3313.000000 , 3316.000000 , 3319.000000 , 3322.000000 , 3325.000000 , 3328.000000 , 3331.000000 , 3334.000000 , 3337.000000 , 3340.000000 , 3343.000000 , 3346.000000 , 3349.000000 , 3352.000000 , 3355.000000 , 3358.000000 , 3361.000000 , 3364.000000 , 3367.000000 , 3370.000000 , 3373.000000 , 3376.000000 , 3379.000000 , 3382.000000 , 3385.000000 , 3388.000000 , 3391.000000 , 3394.000000 , 3397.000000 , 3400.000000 , 3403.000000 , 3406.000000 , 3409.000000 , 3412.000000 , 3415.000000 , 3418.000000 , 3421.000000 , 3424.000000 , 3427.000000 , 3430.000000 , 3433.000000 , 3436.000000 , 3439.000000 , 3442.000000 , 3445.000000 , 3448.000000 , 3451.000000 , 3454.000000 , 3457.000000 , 3460.000000 , 3463.000000 , 3466.000000 , 3469.000000 , 3472.000000 , 3475.000000 , 3478.000000 , 3481.000000 , 3484.000000 , 3487.000000 , 3490.000000 , 3493.000000 , 3496.000000 , 3499.000000 , 3502.000000 , 3505.000000 , 3508.000000 , 3511.000000 , 3514.000000 , 3517.000000 , 3520.000000 , 3523.000000 , 3526.000000 , 3529.000000 , 3532.000000 , 3535.000000 , 3538.000000 , 3541.000000 , 3544.000000 , 3547.000000 , 3550.000000 , 3553.000000 , 3556.000000 , 3559.000000 , 3562.000000 , 3565.000000 , 3568.000000 , 3571.000000 , 3574.000000 , 3577.000000 , 3580.000000 , 3583.000000 , 3586.000000 , 3589.000000 , 3592.000000 , 3595.000000 , 3598.000000 , 3601.000000 , 3604.000000 , 3607.000000 , 3610.000000 , 3613.000000 , 3616.000000 , 3619.000000 , 3622.000000 , 3625.000000 , 3628.000000 , 3631.000000 , 3634.000000 , 3637.000000 , 3640.000000 , 3643.000000 , 3646.000000 , 3649.000000 , 3652.000000 , 3655.000000 , 3658.000000 , 3661.000000 , 3664.000000 , 3667.000000 , 3670.000000 , 3673.000000 , 3676.000000 , 3679.000000 , 3682.000000 , 3685.000000 , 3688.000000 , 3691.000000 , 3694.000000 , 3697.000000 , 3700.000000 , 3703.000000 , 3706.000000 , 3709.000000 , 3712.000000 , 3715.000000 , 3718.000000 , 3721.000000 , 3724.000000 , 3727.000000 , 3730.000000 , 3733.000000 , 3736.000000 , 3739.000000 , 3742.000000 , 3745.000000 , 3748.000000 , 3751.000000 , 3754.000000 , 3757.000000 , 3760.000000 , 3763.000000 , 3766.000000 , 3769.000000 , 3772.000000 , 3775.000000 , 3778.000000 , 3781.000000 , 3784.000000 , 3787.000000 , 3790.000000 , 3793.000000 , 3796.000000 , 3799.000000 , 3802.000000 , 3805.000000 , 3808.000000 , 3811.000000 , 3814.000000 , 3817.000000 , 3820.000000 , 3823.000000 , 3826.000000 , 3829.000000 , 3832.000000 , 3835.000000 , 3838.000000 , 3841.000000 , 3844.000000 , 3847.000000 , 3850.000000 , 3853.000000 , 3856.000000 , 3859.000000 , 3862.000000 , 3865.000000 , 3868.000000 , 3871.000000 , 3874.000000 , 3877.000000 , 3880.000000 , 3883.000000 , 3886.000000 , 3889.000000 , 3892.000000 , 3895.000000 , 3898.000000 , 3901.000000 , 3904.000000 , 3907.000000 , 3910.000000 , 3913.000000 , 3916.000000 , 3919.000000 , 3922.000000 , 3925.000000 , 3928.000000 , 3931.000000 , 3934.000000 , 3937.000000 , 3940.000000 , 3943.000000 , 3946.000000 , 3949.000000 , 3952.000000 , 3955.000000 , 3958.000000 , 3961.000000 , 3964.000000 , 3967.000000 , 3970.000000 , 3973.000000 , 3976.000000 , 3979.000000 , 3982.000000 , 3985.000000 , 3988.000000 , 3991.000000 , 3994.000000 , 3997.000000 , 4000.000000 , 4003.000000 , 4006.000000 , 4009.000000 , 4012.000000 , 4015.000000 , 4018.000000 , 4021.000000 , 4024.000000 , 4027.000000 , 4030.000000 , 4033.000000 , 4036.000000 , 4039.000000 , 4042.000000 , 4045.000000 , 4048.000000 , 4051.000000 , 4054.000000 , 4057.000000 , 4060.000000 , 4063.000000 , 4066.000000 , 4069.000000 , 4072.000000 , 4075.000000 , 4078.000000 , 4081.000000 , 4084.000000 , 4087.000000 , 4090.000000 , 4093.000000 , 4096.000000 , 4099.000000 , 4102.000000 , 4105.000000 , 4108.000000 , 4111.000000 , 4114.000000 , 4117.000000 , 4120.000000 , 4123.000000 , 4126.000000 , 4129.000000 , 4132.000000 , 4135.000000 , 4138.000000 , 4141.000000 , 4144.000000 , 4147.000000 , 4150.000000 , 4153.000000 , 4156.000000 , 4159.000000 , 4162.000000 , 4165.000000 , 4168.000000 , 4171.000000 , 4174.000000 , 4177.000000 , 4180.000000 , 4183.000000 , 4186.000000 , 4189.000000 , 4192.000000 , 4195.000000 , 4198.000000 , 4201.000000 , 4204.000000 , 4207.000000 , 4210.000000 , 4213.000000 , 4216.000000 , 4219.000000 , 4222.000000 , 4225.000000 , 4228.000000 , 4231.000000 , 4234.000000 , 4237.000000 , 4240.000000 , 4243.000000 , 4246.000000 , 4249.000000 , 4252.000000 , 4255.000000 , 4258.000000 , 4261.000000 , 4264.000000 , 4267.000000 , 4270.000000 , 4273.000000 , 4276.000000 , 4279.000000 , 4282.000000 , 4285.000000 , 4288.000000 , 4291.000000 , 4294.000000 , 4297.000000 , 4300.000000 , 4303.000000 , 4306.000000 , 4309.000000 , 4312.000000 , 4315.000000 , 4318.000000 , 4321.000000 , 4324.000000 , 4327.000000 , 4330.000000 , 4333.000000 , 4336.000000 , 4339.000000 , 4342.000000 , 4345.000000 , 4348.000000 , 4351.000000 , 4354.000000 , 4357.000000 , 4360.000000 , 4363.000000 , 4366.000000 , 4369.000000 , 4372.000000 , 4375.000000 , 4378.000000 , 4381.000000 , 4384.000000 , 4387.000000 , 4390.000000 , 4393.000000 , 4396.000000 , 4399.000000 , 4402.000000 , 4405.000000 , 4408.000000 , 4411.000000 , 4414.000000 , 4417.000000 , 4420.000000 , 4423.000000 , 4426.000000 , 4429.000000 , 4432.000000 , 4435.000000 , 4438.000000 , 4441.000000 , 4444.000000 , 4447.000000 , 4450.000000 , 4453.000000 , 4456.000000 , 4459.000000 , 4462.000000 , 4465.000000 , 4468.000000 , 4471.000000 , 4474.000000 , 4477.000000 , 4480.000000 , 4483.000000 , 4486.000000 , 4489.000000 , 4492.000000 , 4495.000000 , 4498.000000 , 4501.000000 , 4504.000000 , 4507.000000 , 4510.000000 , 4513.000000 , 4516.000000 , 4519.000000 , 4522.000000 , 4525.000000 , 4528.000000 , 4531.000000 , 4534.000000 , 4537.000000 , 4540.000000 , 4543.000000 , 4546.000000 , 4549.000000 , 4552.000000 , 4555.000000 , 4558.000000 , 4561.000000 , 4564.000000 , 4567.000000 , 4570.000000 , 4573.000000 , 4576.000000 , 4579.000000 , 4582.000000 , 4585.000000 , 4588.000000 , 4591.000000 , 4594.000000 , 4597.000000 , 4600.000000 , 4603.000000 , 4606.000000 , 4609.000000 , 4612.000000 , 4615.000000 , 4618.000000 , 4621.000000 , 4624.000000 , 4627.000000 , 4630.000000 , 4633.000000 , 4636.000000 , 4639.000000 , 4642.000000 , 4645.000000 , 4648.000000 , 4651.000000 , 4654.000000 , 4657.000000 , 4660.000000 , 4663.000000 , 4666.000000 , 4669.000000 , 4672.000000 , 4675.000000 , 4678.000000 , 4681.000000 , 4684.000000 , 4687.000000 , 4690.000000 , 4693.000000 , 4696.000000 , 4699.000000 , 4702.000000 , 4705.000000 , 4708.000000 , 4711.000000 , 4714.000000 , 4717.000000 , 4720.000000 , 4723.000000 , 4726.000000 , 4729.000000 , 4732.000000 , 4735.000000 , 4738.000000 , 4741.000000 , 4744.000000 , 4747.000000 , 4750.000000 , 4753.000000 , 4756.000000 , 4759.000000 , 4762.000000 , 4765.000000 , 4768.000000 , 4771.000000 , 4774.000000 , 4777.000000 , 4780.000000 , 4783.000000 , 4786.000000 , 4789.000000 , 4792.000000 , 4795.000000 , 4798.000000 , 4801.000000 , 4804.000000 , 4807.000000 , 4810.000000 , 4813.000000 , 4816.000000 , 4819.000000 , 4822.000000 , 4825.000000 , 4828.000000 , 4831.000000 , 4834.000000 , 4837.000000 , 4840.000000 , 4843.000000 , 4846.000000 , 4849.000000 , 4852.000000 , 4855.000000 , 4858.000000 , 4861.000000 , 4864.000000 , 4867.000000 , 4870.000000 , 4873.000000 , 4876.000000 , 4879.000000 , 4882.000000 , 4885.000000 , 4888.000000 , 4891.000000 , 4894.000000 , 4897.000000 , 4900.000000 , 4903.000000 , 4906.000000 , 4909.000000 , 4912.000000 , 4915.000000 , 4918.000000 , 4921.000000 , 4924.000000 , 4927.000000 , 4930.000000 , 4933.000000 , 4936.000000 , 4939.000000 , 4942.000000 , 4945.000000 , 4948.000000 , 4951.000000 , 4954.000000 , 4957.000000 , 4960.000000 , 4963.000000 , 4966.000000 , 4969.000000 , 4972.000000 , 4975.000000 , 4978.000000 , 4981.000000 , 4984.000000 , 4987.000000 , 4990.000000 , 4993.000000 , 4996.000000 , 4999.000000 , 5002.000000 , 5005.000000 , 5008.000000 , 5011.000000 , 5014.000000 , 5017.000000 , 5020.000000 , 5023.000000 , 5026.000000 , 5029.000000 , 5032.000000 , 5035.000000 , 5038.000000 , 5041.000000 , 5044.000000 , 5047.000000 , 5050.000000 , 5053.000000 , 5056.000000 , 5059.000000 , 5062.000000 , 5065.000000 , 5068.000000 , 5071.000000 , 5074.000000 , 5077.000000 , 5080.000000 , 5083.000000 , 5086.000000 , 5089.000000 , 5092.000000 , 5095.000000 , 5098.000000 , 5101.000000 , 5104.000000 , 5107.000000 , 5110.000000 , 5113.000000 , 5116.000000 , 5119.000000 , 5122.000000 , 5125.000000 , 5128.000000 , 5131.000000 , 5134.000000 , 5137.000000 , 5140.000000 , 5143.000000 , 5146.000000 , 5149.000000 , 5152.000000 , 5155.000000 , 5158.000000 , 5161.000000 , 5164.000000 , 5167.000000 , 5170.000000 , 5173.000000 , 5176.000000 , 5179.000000 , 5182.000000 , 5185.000000 , 5188.000000 , 5191.000000 , 5194.000000 , 5197.000000 , 5200.000000 , 5203.000000 , 5206.000000 , 5209.000000 , 5212.000000 , 5215.000000 , 5218.000000 , 5221.000000 , 5224.000000 , 5227.000000 , 5230.000000 , 5233.000000 , 5236.000000 , 5239.000000 , 5242.000000 , 5245.000000 , 5248.000000 , 5251.000000 , 5254.000000 , 5257.000000 , 5260.000000 , 5263.000000 , 5266.000000 , 5269.000000 , 5272.000000 , 5275.000000 , 5278.000000 , 5281.000000 , 5284.000000 , 5287.000000 , 5290.000000 , 5293.000000 , 5296.000000 , 5299.000000 , 5302.000000 , 5305.000000 , 5308.000000 , 5311.000000 , 5314.000000 , 5317.000000 , 5320.000000 , 5323.000000 , 5326.000000 , 5329.000000 , 5332.000000 , 5335.000000 , 5338.000000 , 5341.000000 , 5344.000000 , 5347.000000 , 5350.000000 , 5353.000000 , 5356.000000 , 5359.000000 , 5362.000000 , 5365.000000 , 5368.000000 , 5371.000000 , 5374.000000 , 5377.000000 , 5380.000000 , 5383.000000 , 5386.000000 , 5389.000000 , 5392.000000 , 5395.000000 , 5398.000000 , 5401.000000 , 5404.000000 , 5407.000000 , 5410.000000 , 5413.000000 , 5416.000000 , 5419.000000 , 5422.000000 , 5425.000000 , 5428.000000 , 5431.000000 , 5434.000000 , 5437.000000 , 5440.000000 , 5443.000000 , 5446.000000 , 5449.000000 , 5452.000000 , 5455.000000 , 5458.000000 , 5461.000000 , 5464.000000 , 5467.000000 , 5470.000000 , 5473.000000 , 5476.000000 , 5479.000000 , 5482.000000 , 5485.000000 , 5488.000000 , 5491.000000 , 5494.000000 , 5497.000000 , 5500.000000 , 5503.000000 , 5506.000000 , 5509.000000 , 5512.000000 , 5515.000000 , 5518.000000 , 5521.000000 , 5524.000000 , 5527.000000 , 5530.000000 , 5533.000000 , 5536.000000 , 5539.000000 , 5542.000000 , 5545.000000 , 5548.000000 , 5551.000000 , 5554.000000 , 5557.000000 , 5560.000000 , 5563.000000 , 5566.000000 , 5569.000000 , 5572.000000 , 5575.000000 , 5578.000000 , 5581.000000 , 5584.000000 , 5587.000000 , 5590.000000 , 5593.000000 , 5596.000000 , 5599.000000 , 5602.000000 , 5605.000000 , 5608.000000 , 5611.000000 , 5614.000000 , 5617.000000 , 5620.000000 , 5623.000000 , 5626.000000 , 5629.000000 , 5632.000000 , 5635.000000 , 5638.000000 , 5641.000000 , 5644.000000 , 5647.000000 , 5650.000000 , 5653.000000 , 5656.000000 , 5659.000000 , 5662.000000 , 5665.000000 , 5668.000000 , 5671.000000 , 5674.000000 , 5677.000000 , 5680.000000 , 5683.000000 , 5686.000000 , 5689.000000 , 5692.000000 , 5695.000000 , 5698.000000 , 5701.000000 , 5704.000000 , 5707.000000 , 5710.000000 , 5713.000000 , 5716.000000 , 5719.000000 , 5722.000000 , 5725.000000 , 5728.000000 , 5731.000000 , 5734.000000 , 5737.000000 , 5740.000000 , 5743.000000 , 5746.000000 , 5749.000000 , 5752.000000 , 5755.000000 , 5758.000000 , 5761.000000 , 5764.000000 , 5767.000000 , 5770.000000 , 5773.000000 , 5776.000000 , 5779.000000 , 5782.000000 , 5785.000000 , 5788.000000 , 5791.000000 , 5794.000000 , 5797.000000 , 5800.000000 , 5803.000000 , 5806.000000 , 5809.000000 , 5812.000000 , 5815.000000 , 5818.000000 , 5821.000000 , 5824.000000 , 5827.000000 , 5830.000000 , 5833.000000 , 5836.000000 , 5839.000000 , 5842.000000 , 5845.000000 , 5848.000000 , 5851.000000 , 5854.000000 , 5857.000000 , 5860.000000 , 5863.000000 , 5866.000000 , 5869.000000 , 5872.000000 , 5875.000000 , 5878.000000 , 5881.000000 , 5884.000000 , 5887.000000 , 5890.000000 , 5893.000000 , 5896.000000 , 5899.000000 , 5902.000000 , 5905.000000 , 5908.000000 , 5911.000000 , 5914.000000 , 5917.000000 , 5920.000000 , 5923.000000 , 5926.000000 , 5929.000000 , 5932.000000 , 5935.000000 , 5938.000000 , 5941.000000 , 5944.000000 , 5947.000000 , 5950.000000 , 5953.000000 , 5956.000000 , 5959.000000 , 5962.000000 , 5965.000000 , 5968.000000 , 5971.000000 , 5974.000000 , 5977.000000 , 5980.000000 , 5983.000000 , 5986.000000 , 5989.000000 , 5992.000000 , 5995.000000 , 5998.000000 , 6001.000000 , 6004.000000 , 6007.000000 , 6010.000000 , 6013.000000 , 6016.000000 , 6019.000000 , 6022.000000 , 6025.000000 , 6028.000000 , 6031.000000 , 6034.000000 , 6037.000000 , 6040.000000 , 6043.000000 , 6046.000000 , 6049.000000 , 6052.000000 , 6055.000000 , 6058.000000 , 6061.000000 , 6064.000000 , 6067.000000 , 6070.000000 , 6073.000000 , 6076.000000 , 6079.000000 , 6082.000000 , 6085.000000 , 6088.000000 , 6091.000000 , 6094.000000 , 6097.000000 , 6100.000000 , 6103.000000 , 6106.000000 , 6109.000000 , 6112.000000 , 6115.000000 , 6118.000000 , 6121.000000 , 6124.000000 , 6127.000000 , 6130.000000 , 6133.000000 , 6136.000000 , 6139.000000 , 6142.000000 , 6145.000000 , 6148.000000 , 6151.000000 , 6154.000000 , 6157.000000 , 6160.000000 , 6163.000000 , 6166.000000 , 6169.000000 , 6172.000000 , 6175.000000 , 6178.000000 , 6181.000000 , 6184.000000 , 6187.000000 , 6190.000000 , 6193.000000 , 6196.000000 , 6199.000000 , 6202.000000 , 6205.000000 , 6208.000000 , 6211.000000 , 6214.000000 , 6217.000000 , 6220.000000 , 6223.000000 , 6226.000000 , 6229.000000 , 6232.000000 , 6235.000000 , 6238.000000 , 6241.000000 , 6244.000000 , 6247.000000 , 6250.000000 , 6253.000000 , 6256.000000 , 6259.000000 , 6262.000000 , 6265.000000 , 6268.000000 , 6271.000000 , 6274.000000 , 6277.000000 , 6280.000000 , 6283.000000 , 6286.000000 , 6289.000000 , 6292.000000 , 6295.000000 , 6298.000000 , 6301.000000 , 6304.000000 , 6307.000000 , 6310.000000 , 6313.000000 , 6316.000000 , 6319.000000 , 6322.000000 , 6325.000000 , 6328.000000 , 6331.000000 , 6334.000000 , 6337.000000 , 6340.000000 , 6343.000000 , 6346.000000 , 6349.000000 , 6352.000000 , 6355.000000 , 6358.000000 , 6361.000000 , 6364.000000 , 6367.000000 , 6370.000000 , 6373.000000 , 6376.000000 , 6379.000000 , 6382.000000 , 6385.000000 , 6388.000000 , 6391.000000 , 6394.000000 , 6397.000000 , 6400.000000 , 6403.000000 , 6406.000000 , 6409.000000 , 6412.000000 , 6415.000000 , 6418.000000 , 6421.000000 , 6424.000000 , 6427.000000 , 6430.000000 , 6433.000000 , 6436.000000 , 6439.000000 , 6442.000000 , 6445.000000 , 6448.000000 , 6451.000000 , 6454.000000 , 6457.000000 , 6460.000000 , 6463.000000 , 6466.000000 , 6469.000000 , 6472.000000 , 6475.000000 , 6478.000000 , 6481.000000 , 6484.000000 , 6487.000000 , 6490.000000 , 6493.000000 , 6496.000000 , 6499.000000 , 6502.000000 , 6505.000000 , 6508.000000 , 6511.000000 , 6514.000000 , 6517.000000 , 6520.000000 , 6523.000000 , 6526.000000 , 6529.000000 , 6532.000000 , 6535.000000 , 6538.000000 , 6541.000000 , 6544.000000 , 6547.000000 , 6550.000000 , 6553.000000 , 6556.000000 , 6559.000000 , 6562.000000 , 6565.000000 , 6568.000000 , 6571.000000 , 6574.000000 , 6577.000000 , 6580.000000 , 6583.000000 , 6586.000000 , 6589.000000 , 6592.000000 , 6595.000000 , 6598.000000 , 6601.000000 , 6604.000000 , 6607.000000 , 6610.000000 , 6613.000000 , 6616.000000 , 6619.000000 , 6622.000000 , 6625.000000 , 6628.000000 , 6631.000000 , 6634.000000 , 6637.000000 , 6640.000000 , 6643.000000 , 6646.000000 , 6649.000000 , 6652.000000 , 6655.000000 , 6658.000000 , 6661.000000 , 6664.000000 , 6667.000000 , 6670.000000 , 6673.000000 , 6676.000000 , 6679.000000 , 6682.000000 , 6685.000000 , 6688.000000 , 6691.000000 , 6694.000000 , 6697.000000 , 6700.000000 , 6703.000000 , 6706.000000 , 6709.000000 , 6712.000000 , 6715.000000 , 6718.000000 , 6721.000000 , 6724.000000 , 6727.000000 , 6730.000000 , 6733.000000 , 6736.000000 , 6739.000000 , 6742.000000 , 6745.000000 , 6748.000000 , 6751.000000 , 6754.000000 , 6757.000000 , 6760.000000 , 6763.000000 , 6766.000000 , 6769.000000 , 6772.000000 , 6775.000000 , 6778.000000 , 6781.000000 , 6784.000000 , 6787.000000 , 6790.000000 , 6793.000000 , 6796.000000 , 6799.000000 , 6802.000000 , 6805.000000 , 6808.000000 , 6811.000000 , 6814.000000 , 6817.000000 , 6820.000000 , 6823.000000 , 6826.000000 , 6829.000000 , 6832.000000 , 6835.000000 , 6838.000000 , 6841.000000 , 6844.000000 , 6847.000000 , 6850.000000 , 6853.000000 , 6856.000000 , 6859.000000 , 6862.000000 , 6865.000000 , 6868.000000 , 6871.000000 , 6874.000000 , 6877.000000 , 6880.000000 , 6883.000000 , 6886.000000 , 6889.000000 , 6892.000000 , 6895.000000 , 6898.000000 , 6901.000000 , 6904.000000 , 6907.000000 , 6910.000000 , 6913.000000 , 6916.000000 , 6919.000000 , 6922.000000 , 6925.000000 , 6928.000000 , 6931.000000 , 6934.000000 , 6937.000000 , 6940.000000 , 6943.000000 , 6946.000000 , 6949.000000 , 6952.000000 , 6955.000000 , 6958.000000 , 6961.000000 , 6964.000000 , 6967.000000 , 6970.000000 , 6973.000000 , 6976.000000 , 6979.000000 , 6982.000000 , 6985.000000 , 6988.000000 , 6991.000000 , 6994.000000 , 6997.000000 , 7000.000000 , 7003.000000 , 7006.000000 , 7009.000000 , 7012.000000 , 7015.000000 , 7018.000000 , 7021.000000 , 7024.000000 , 7027.000000 , 7030.000000 , 7033.000000 , 7036.000000 , 7039.000000 , 7042.000000 , 7045.000000 , 7048.000000 , 7051.000000 , 7054.000000 , 7057.000000 , 7060.000000 , 7063.000000 , 7066.000000 , 7069.000000 , 7072.000000 , 7075.000000 , 7078.000000 , 7081.000000 , 7084.000000 , 7087.000000 , 7090.000000 , 7093.000000 , 7096.000000 , 7099.000000 , 7102.000000 , 7105.000000 , 7108.000000 , 7111.000000 , 7114.000000 , 7117.000000 , 7120.000000 , 7123.000000 , 7126.000000 , 7129.000000 , 7132.000000 , 7135.000000 , 7138.000000 , 7141.000000 , 7144.000000 , 7147.000000 , 7150.000000 , 7153.000000 , 7156.000000 , 7159.000000 , 7162.000000 , 7165.000000 , 7168.000000 , 7171.000000 , 7174.000000 , 7177.000000 , 7180.000000 , 7183.000000 , 7186.000000 , 7189.000000 , 7192.000000 , 7195.000000 , 7198.000000 , 7201.000000 , 7204.000000 , 7207.000000 , 7210.000000 , 7213.000000 , 7216.000000 , 7219.000000 , 7222.000000 , 7225.000000 , 7228.000000 , 7231.000000 , 7234.000000 , 7237.000000 , 7240.000000 , 7243.000000 , 7246.000000 , 7249.000000 , 7252.000000 , 7255.000000 , 7258.000000 , 7261.000000 , 7264.000000 , 7267.000000 , 7270.000000 , 7273.000000 , 7276.000000 , 7279.000000 , 7282.000000 , 7285.000000 , 7288.000000 , 7291.000000 , 7294.000000 , 7297.000000 , 7300.000000 , 7303.000000 , 7306.000000 , 7309.000000 , 7312.000000 , 7315.000000 , 7318.000000 , 7321.000000 , 7324.000000 , 7327.000000 , 7330.000000 , 7333.000000 , 7336.000000 , 7339.000000 , 7342.000000 , 7345.000000 , 7348.000000 , 7351.000000 , 7354.000000 , 7357.000000 , 7360.000000 , 7363.000000 , 7366.000000 , 7369.000000 , 7372.000000 , 7375.000000 , 7378.000000 , 7381.000000 , 7384.000000 , 7387.000000 , 7390.000000 , 7393.000000 , 7396.000000 , 7399.000000 , 7402.000000 , 7405.000000 , 7408.000000 , 7411.000000 , 7414.000000 , 7417.000000 , 7420.000000 , 7423.000000 , 7426.000000 , 7429.000000 , 7432.000000 , 7435.000000 , 7438.000000 , 7441.000000 , 7444.000000 , 7447.000000 , 7450.000000 , 7453.000000 , 7456.000000 , 7459.000000 , 7462.000000 , 7465.000000 , 7468.000000 , 7471.000000 , 7474.000000 , 7477.000000 , 7480.000000 , 7483.000000 , 7486.000000 , 7489.000000 , 7492.000000 , 7495.000000 , 7498.000000 , 7501.000000 , 7504.000000 , 7507.000000 , 7510.000000 , 7513.000000 , 7516.000000 , 7519.000000 , 7522.000000 , 7525.000000 , 7528.000000 , 7531.000000 , 7534.000000 , 7537.000000 , 7540.000000 , 7543.000000 , 7546.000000 , 7549.000000 , 7552.000000 , 7555.000000 , 7558.000000 , 7561.000000 , 7564.000000 , 7567.000000 , 7570.000000 , 7573.000000 , 7576.000000 , 7579.000000 , 7582.000000 , 7585.000000 , 7588.000000 , 7591.000000 , 7594.000000 , 7597.000000 , 7600.000000 , 7603.000000 , 7606.000000 , 7609.000000 , 7612.000000 , 7615.000000 , 7618.000000 , 7621.000000 , 7624.000000 , 7627.000000 , 7630.000000 , 7633.000000 , 7636.000000 , 7639.000000 , 7642.000000 , 7645.000000 , 7648.000000 , 7651.000000 , 7654.000000 , 7657.000000 , 7660.000000 , 7663.000000 , 7666.000000 , 7669.000000 , 7672.000000 , 7675.000000 , 7678.000000 , 7681.000000 , 7684.000000 , 7687.000000 , 7690.000000 , 7693.000000 , 7696.000000 , 7699.000000 , 7702.000000 , 7705.000000 , 7708.000000 , 7711.000000 , 7714.000000 , 7717.000000 , 7720.000000 , 7723.000000 , 7726.000000 , 7729.000000 , 7732.000000 , 7735.000000 , 7738.000000 , 7741.000000 , 7744.000000 , 7747.000000 , 7750.000000 , 7753.000000 , 7756.000000 , 7759.000000 , 7762.000000 , 7765.000000 , 7768.000000 , 7771.000000 , 7774.000000 , 7777.000000 , 7780.000000 , 7783.000000 , 7786.000000 , 7789.000000 , 7792.000000 , 7795.000000 , 7798.000000 , 7801.000000 , 7804.000000 , 7807.000000 , 7810.000000 , 7813.000000 , 7816.000000 , 7819.000000 , 7822.000000 , 7825.000000 , 7828.000000 , 7831.000000 , 7834.000000 , 7837.000000 , 7840.000000 , 7843.000000 , 7846.000000 , 7849.000000 , 7852.000000 , 7855.000000 , 7858.000000 , 7861.000000 , 7864.000000 , 7867.000000 , 7870.000000 , 7873.000000 , 7876.000000 , 7879.000000 , 7882.000000 , 7885.000000 , 7888.000000 , 7891.000000 , 7894.000000 , 7897.000000 , 7900.000000 , 7903.000000 , 7906.000000 , 7909.000000 , 7912.000000 , 7915.000000 , 7918.000000 , 7921.000000 , 7924.000000 , 7927.000000 , 7930.000000 , 7933.000000 , 7936.000000 , 7939.000000 , 7942.000000 , 7945.000000 , 7948.000000 , 7951.000000 , 7954.000000 , 7957.000000 , 7960.000000 , 7963.000000 , 7966.000000 , 7969.000000 , 7972.000000 , 7975.000000 , 7978.000000 , 7981.000000 , 7984.000000 , 7987.000000 , 7990.000000 , 7993.000000 , 7996.000000 , 7999.000000 , 8002.000000 , 8005.000000 , 8008.000000 , 8011.000000 , 8014.000000 , 8017.000000 , 8020.000000 , 8023.000000 , 8026.000000 , 8029.000000 , 8032.000000 , 8035.000000 , 8038.000000 , 8041.000000 , 8044.000000 , 8047.000000 , 8050.000000 , 8053.000000 , 8056.000000 , 8059.000000 , 8062.000000 , 8065.000000 , 8068.000000 , 8071.000000 , 8074.000000 , 8077.000000 , 8080.000000 , 8083.000000 , 8086.000000 , 8089.000000 , 8092.000000 , 8095.000000 , 8098.000000 , 8101.000000 , 8104.000000 , 8107.000000 , 8110.000000 , 8113.000000 , 8116.000000 , 8119.000000 , 8122.000000 , 8125.000000 , 8128.000000 , 8131.000000 , 8134.000000 , 8137.000000 , 8140.000000 , 8143.000000 , 8146.000000 , 8149.000000 , 8152.000000 , 8155.000000 , 8158.000000 , 8161.000000 , 8164.000000 , 8167.000000 , 8170.000000 , 8173.000000 , 8176.000000 , 8179.000000 , 8182.000000 , 8185.000000 , 8188.000000 , 8191.000000 , 8194.000000 , 8197.000000 , 8200.000000 , 8203.000000 , 8206.000000 , 8209.000000 , 8212.000000 , 8215.000000 , 8218.000000 , 8221.000000 , 8224.000000 , 8227.000000 , 8230.000000 , 8233.000000 , 8236.000000 , 8239.000000 , 8242.000000 , 8245.000000 , 8248.000000 , 8251.000000 , 8254.000000 , 8257.000000 , 8260.000000 , 8263.000000 , 8266.000000 , 8269.000000 , 8272.000000 , 8275.000000 , 8278.000000 , 8281.000000 , 8284.000000 , 8287.000000 , 8290.000000 , 8293.000000 , 8296.000000 , 8299.000000 , 8302.000000 , 8305.000000 , 8308.000000 , 8311.000000 , 8314.000000 , 8317.000000 , 8320.000000 , 8323.000000 , 8326.000000 , 8329.000000 , 8332.000000 , 8335.000000 , 8338.000000 , 8341.000000 , 8344.000000 , 8347.000000 , 8350.000000 , 8353.000000 , 8356.000000 , 8359.000000 , 8362.000000 , 8365.000000 , 8368.000000 , 8371.000000 , 8374.000000 , 8377.000000 , 8380.000000 , 8383.000000 , 8386.000000 , 8389.000000 , 8392.000000 , 8395.000000 , 8398.000000 , 8401.000000 , 8404.000000 , 8407.000000 , 8410.000000 , 8413.000000 , 8416.000000 , 8419.000000 , 8422.000000 , 8425.000000 , 8428.000000 , 8431.000000 , 8434.000000 , 8437.000000 , 8440.000000 , 8443.000000 , 8446.000000 , 8449.000000 , 8452.000000 , 8455.000000 , 8458.000000 , 8461.000000 , 8464.000000 , 8467.000000 , 8470.000000 , 8473.000000 , 8476.000000 , 8479.000000 , 8482.000000 , 8485.000000 , 8488.000000 , 8491.000000 , 8494.000000 , 8497.000000 , 8500.000000 , 8503.000000 , 8506.000000 , 8509.000000 , 8512.000000 , 8515.000000 , 8518.000000 , 8521.000000 , 8524.000000 , 8527.000000 , 8530.000000 , 8533.000000 , 8536.000000 , 8539.000000 , 8542.000000 , 8545.000000 , 8548.000000 , 8551.000000 , 8554.000000 , 8557.000000 , 8560.000000 , 8563.000000 , 8566.000000 , 8569.000000 , 8572.000000 , 8575.000000 , 8578.000000 , 8581.000000 , 8584.000000 , 8587.000000 , 8590.000000 , 8593.000000 , 8596.000000 , 8599.000000 , 8602.000000 , 8605.000000 , 8608.000000 , 8611.000000 , 8614.000000 , 8617.000000 , 8620.000000 , 8623.000000 , 8626.000000 , 8629.000000 , 8632.000000 , 8635.000000 , 8638.000000 , 8641.000000 , 8644.000000 , 8647.000000 , 8650.000000 , 8653.000000 , 8656.000000 , 8659.000000 , 8662.000000 , 8665.000000 , 8668.000000 , 8671.000000 , 8674.000000 , 8677.000000 , 8680.000000 , 8683.000000 , 8686.000000 , 8689.000000 , 8692.000000 , 8695.000000 , 8698.000000 , 8701.000000 , 8704.000000 , 8707.000000 , 8710.000000 , 8713.000000 , 8716.000000 , 8719.000000 , 8722.000000 , 8725.000000 , 8728.000000 , 8731.000000 , 8734.000000 , 8737.000000 , 8740.000000 , 8743.000000 , 8746.000000 , 8749.000000 , 8752.000000 , 8755.000000 , 8758.000000 , 8761.000000 , 8764.000000 , 8767.000000 , 8770.000000 , 8773.000000 , 8776.000000 , 8779.000000 , 8782.000000 , 8785.000000 , 8788.000000 , 8791.000000 , 8794.000000 , 8797.000000 , 8800.000000 , 8803.000000 , 8806.000000 , 8809.000000 , 8812.000000 , 8815.000000 , 8818.000000 , 8821.000000 , 8824.000000 , 8827.000000 , 8830.000000 , 8833.000000 , 8836.000000 , 8839.000000 , 8842.000000 , 8845.000000 , 8848.000000 , 8851.000000 , 8854.000000 , 8857.000000 , 8860.000000 , 8863.000000 , 8866.000000 , 8869.000000 , 8872.000000 , 8875.000000 , 8878.000000 , 8881.000000 , 8884.000000 , 8887.000000 , 8890.000000 , 8893.000000 , 8896.000000 , 8899.000000 , 8902.000000 , 8905.000000 , 8908.000000 , 8911.000000 , 8914.000000 , 8917.000000 , 8920.000000 , 8923.000000 , 8926.000000 , 8929.000000 , 8932.000000 , 8935.000000 , 8938.000000 , 8941.000000 , 8944.000000 , 8947.000000 , 8950.000000 , 8953.000000 , 8956.000000 , 8959.000000 , 8962.000000 , 8965.000000 , 8968.000000 , 8971.000000 , 8974.000000 , 8977.000000 , 8980.000000 , 8983.000000 , 8986.000000 , 8989.000000 , 8992.000000 , 8995.000000 , 8998.000000 , 9001.000000 , 9004.000000 , 9007.000000 , 9010.000000 , 9013.000000 , 9016.000000 , 9019.000000 , 9022.000000 , 9025.000000 , 9028.000000 , 9031.000000 , 9034.000000 , 9037.000000 , 9040.000000 , 9043.000000 , 9046.000000 , 9049.000000 , 9052.000000 , 9055.000000 , 9058.000000 , 9061.000000 , 9064.000000 , 9067.000000 , 9070.000000 , 9073.000000 , 9076.000000 , 9079.000000 , 9082.000000 , 9085.000000 , 9088.000000 , 9091.000000 , 9094.000000 , 9097.000000 , 9100.000000 , 9103.000000 , 9106.000000 , 9109.000000 , 9112.000000 , 9115.000000 , 9118.000000 , 9121.000000 , 9124.000000 , 9127.000000 , 9130.000000 , 9133.000000 , 9136.000000 , 9139.000000 , 9142.000000 , 9145.000000 , 9148.000000 , 9151.000000 , 9154.000000 , 9157.000000 , 9160.000000 , 9163.000000 , 9166.000000 , 9169.000000 , 9172.000000 , 9175.000000 , 9178.000000 , 9181.000000 , 9184.000000 , 9187.000000 , 9190.000000 , 9193.000000 , 9196.000000 , 9199.000000 , 9202.000000 , 9205.000000 , 9208.000000 , 9211.000000 , 9214.000000 , 9217.000000 , 9220.000000 , 9223.000000 , 9226.000000 , 9229.000000 , 9232.000000 , 9235.000000 , 9238.000000 , 9241.000000 , 9244.000000 , 9247.000000 , 9250.000000 , 9253.000000 , 9256.000000 , 9259.000000 , 9262.000000 , 9265.000000 , 9268.000000 , 9271.000000 , 9274.000000 , 9277.000000 , 9280.000000 , 9283.000000 , 9286.000000 , 9289.000000 , 9292.000000 , 9295.000000 , 9298.000000 , 9301.000000 , 9304.000000 , 9307.000000 , 9310.000000 , 9313.000000 , 9316.000000 , 9319.000000 , 9322.000000 , 9325.000000 , 9328.000000 , 9331.000000 , 9334.000000 , 9337.000000 , 9340.000000 , 9343.000000 , 9346.000000 , 9349.000000 , 9352.000000 , 9355.000000 , 9358.000000 , 9361.000000 , 9364.000000 , 9367.000000 , 9370.000000 , 9373.000000 , 9376.000000 , 9379.000000 , 9382.000000 , 9385.000000 , 9388.000000 , 9391.000000 , 9394.000000 , 9397.000000 , 9400.000000 , 9403.000000 , 9406.000000 , 9409.000000 , 9412.000000 , 9415.000000 , 9418.000000 , 9421.000000 , 9424.000000 , 9427.000000 , 9430.000000 , 9433.000000 , 9436.000000 , 9439.000000 , 9442.000000 , 9445.000000 , 9448.000000 , 9451.000000 , 9454.000000 , 9457.000000 , 9460.000000 , 9463.000000 , 9466.000000 , 9469.000000 , 9472.000000 , 9475.000000 , 9478.000000 , 9481.000000 , 9484.000000 , 9487.000000 , 9490.000000 , 9493.000000 , 9496.000000 , 9499.000000 , 9502.000000 , 9505.000000 , 9508.000000 , 9511.000000 , 9514.000000 , 9517.000000 , 9520.000000 , 9523.000000 , 9526.000000 , 9529.000000 , 9532.000000 , 9535.000000 , 9538.000000 , 9541.000000 , 9544.000000 , 9547.000000 , 9550.000000 , 9553.000000 , 9556.000000 , 9559.000000 , 9562.000000 , 9565.000000 , 9568.000000 , 9571.000000 , 9574.000000 , 9577.000000 , 9580.000000 , 9583.000000 , 9586.000000 , 9589.000000 , 9592.000000 , 9595.000000 , 9598.000000 , 9601.000000 , 9604.000000 , 9607.000000 , 9610.000000 , 9613.000000 , 9616.000000 , 9619.000000 , 9622.000000 , 9625.000000 , 9628.000000 , 9631.000000 , 9634.000000 , 9637.000000 , 9640.000000 , 9643.000000 , 9646.000000 , 9649.000000 , 9652.000000 , 9655.000000 , 9658.000000 , 9661.000000 , 9664.000000 , 9667.000000 , 9670.000000 , 9673.000000 , 9676.000000 , 9679.000000 , 9682.000000 , 9685.000000 , 9688.000000 , 9691.000000 , 9694.000000 , 9697.000000 , 9700.000000 , 9703.000000 , 9706.000000 , 9709.000000 , 9712.000000 , 9715.000000 , 9718.000000 , 9721.000000 , 9724.000000 , 9727.000000 , 9730.000000 , 9733.000000 , 9736.000000 , 9739.000000 , 9742.000000 , 9745.000000 , 9748.000000 , 9751.000000 , 9754.000000 , 9757.000000 , 9760.000000 , 9763.000000 , 9766.000000 , 9769.000000 , 9772.000000 , 9775.000000 , 9778.000000 , 9781.000000 , 9784.000000 , 9787.000000 , 9790.000000 , 9793.000000 , 9796.000000 , 9799.000000 , 9802.000000 , 9805.000000 , 9808.000000 , 9811.000000 , 9814.000000 , 9817.000000 , 9820.000000 , 9823.000000 , 9826.000000 , 9829.000000 , 9832.000000 , 9835.000000 , 9838.000000 , 9841.000000 , 9844.000000 , 9847.000000 , 9850.000000 , 9853.000000 , 9856.000000 , 9859.000000 , 9862.000000 , 9865.000000 , 9868.000000 , 9871.000000 , 9874.000000 , 9877.000000 , 9880.000000 , 9883.000000 , 9886.000000 , 9889.000000 , 9892.000000 , 9895.000000 , 9898.000000 , 9901.000000 , 9904.000000 , 9907.000000 , 9910.000000 , 9913.000000 , 9916.000000 , 9919.000000 , 9922.000000 , 9925.000000 , 9928.000000 , 9931.000000 , 9934.000000 , 9937.000000 , 9940.000000 , 9943.000000 , 9946.000000 , 9949.000000 , 9952.000000 , 9955.000000 , 9958.000000 , 9961.000000 , 9964.000000 , 9967.000000 , 9970.000000 , 9973.000000 , 9976.000000 , 9979.000000 , 9982.000000 , 9985.000000 , 9988.000000 , 9991.000000 , 9994.000000 , 9997.000000 , 10000.000000 , 10003.000000 , 10006.000000 , 10009.000000 , 10012.000000 , 10015.000000 , 10018.000000 , 10021.000000 , 10024.000000 , 10027.000000 , 10030.000000 , 10033.000000 , 10036.000000 , 10039.000000 , 10042.000000 , 10045.000000 , 10048.000000 , 10051.000000 , 10054.000000 , 10057.000000 , 10060.000000 , 10063.000000 , 10066.000000 , 10069.000000 , 10072.000000 , 10075.000000 , 10078.000000 , 10081.000000 , 10084.000000 , 10087.000000 , 10090.000000 , 10093.000000 , 10096.000000 , 10099.000000 , 10102.000000 , 10105.000000 , 10108.000000 , 10111.000000 , 10114.000000 , 10117.000000 , 10120.000000 , 10123.000000 , 10126.000000 , 10129.000000 , 10132.000000 , 10135.000000 , 10138.000000 , 10141.000000 , 10144.000000 , 10147.000000 , 10150.000000 , 10153.000000 , 10156.000000 , 10159.000000 , 10162.000000 , 10165.000000 , 10168.000000 , 10171.000000 , 10174.000000 , 10177.000000 , 10180.000000 , 10183.000000 , 10186.000000 , 10189.000000 , 10192.000000 , 10195.000000 , 10198.000000 , 10201.000000 , 10204.000000 , 10207.000000 , 10210.000000 , 10213.000000 , 10216.000000 , 10219.000000 , 10222.000000 , 10225.000000 , 10228.000000 , 10231.000000 , 10234.000000 , 10237.000000 , 10240.000000 , 10243.000000 , 10246.000000 , 10249.000000 , 10252.000000 , 10255.000000 , 10258.000000 , 10261.000000 , 10264.000000 , 10267.000000 , 10270.000000 , 10273.000000 , 10276.000000 , 10279.000000 , 10282.000000 , 10285.000000 , 10288.000000 , 10291.000000 , 10294.000000 , 10297.000000 , 10300.000000 , 10303.000000 , 10306.000000 , 10309.000000 , 10312.000000 , 10315.000000 , 10318.000000 , 10321.000000 , 10324.000000 , 10327.000000 , 10330.000000 , 10333.000000 , 10336.000000 , 10339.000000 , 10342.000000 , 10345.000000 , 10348.000000 , 10351.000000 , 10354.000000 , 10357.000000 , 10360.000000 , 10363.000000 , 10366.000000 , 10369.000000 , 10372.000000 , 10375.000000 , 10378.000000 , 10381.000000 , 10384.000000 , 10387.000000 , 10390.000000 , 10393.000000 , 10396.000000 , 10399.000000 , 10402.000000 , 10405.000000 , 10408.000000 , 10411.000000 , 10414.000000 , 10417.000000 , 10420.000000 , 10423.000000 , 10426.000000 , 10429.000000 , 10432.000000 , 10435.000000 , 10438.000000 , 10441.000000 , 10444.000000 , 10447.000000 , 10450.000000 , 10453.000000 , 10456.000000 , 10459.000000 , 10462.000000 , 10465.000000 , 10468.000000 , 10471.000000 , 10474.000000 , 10477.000000 , 10480.000000 , 10483.000000 , 10486.000000 , 10489.000000 , 10492.000000 , 10495.000000 , 10498.000000 , 10501.000000 , 10504.000000 , 10507.000000 , 10510.000000 , 10513.000000 , 10516.000000 , 10519.000000 , 10522.000000 , 10525.000000 , 10528.000000 , 10531.000000 , 10534.000000 , 10537.000000 , 10540.000000 , 10543.000000 , 10546.000000 , 10549.000000 , 10552.000000 , 10555.000000 , 10558.000000 , 10561.000000 , 10564.000000 , 10567.000000 , 10570.000000 , 10573.000000 , 10576.000000 , 10579.000000 , 10582.000000 , 10585.000000 , 10588.000000 , 10591.000000 , 10594.000000 , 10597.000000 , 10600.000000 , 10603.000000 , 10606.000000 , 10609.000000 , 10612.000000 , 10615.000000 , 10618.000000 , 10621.000000 , 10624.000000 , 10627.000000 , 10630.000000 , 10633.000000 , 10636.000000 , 10639.000000 , 10642.000000 , 10645.000000 , 10648.000000 , 10651.000000 , 10654.000000 , 10657.000000 , 10660.000000 , 10663.000000 , 10666.000000 , 10669.000000 , 10672.000000 , 10675.000000 , 10678.000000 , 10681.000000 , 10684.000000 , 10687.000000 , 10690.000000 , 10693.000000 , 10696.000000 , 10699.000000 , 10702.000000 , 10705.000000 , 10708.000000 , 10711.000000 , 10714.000000 , 10717.000000 , 10720.000000 , 10723.000000 , 10726.000000 , 10729.000000 , 10732.000000 , 10735.000000 , 10738.000000 , 10741.000000 , 10744.000000 , 10747.000000 , 10750.000000 , 10753.000000 , 10756.000000 , 10759.000000 , 10762.000000 , 10765.000000 , 10768.000000 , 10771.000000 , 10774.000000 , 10777.000000 , 10780.000000 , 10783.000000 , 10786.000000 , 10789.000000 , 10792.000000 , 10795.000000 , 10798.000000 , 10801.000000 , 10804.000000 , 10807.000000 , 10810.000000 , 10813.000000 , 10816.000000 , 10819.000000 , 10822.000000 , 10825.000000 , 10828.000000 , 10831.000000 , 10834.000000 , 10837.000000 , 10840.000000 , 10843.000000 , 10846.000000 , 10849.000000 , 10852.000000 , 10855.000000 , 10858.000000 , 10861.000000 , 10864.000000 , 10867.000000 , 10870.000000 , 10873.000000 , 10876.000000 , 10879.000000 , 10882.000000 , 10885.000000 , 10888.000000 , 10891.000000 , 10894.000000 , 10897.000000 , 10900.000000 , 10903.000000 , 10906.000000 , 10909.000000 , 10912.000000 , 10915.000000 , 10918.000000 , 10921.000000 , 10924.000000 , 10927.000000 , 10930.000000 , 10933.000000 , 10936.000000 , 10939.000000 , 10942.000000 , 10945.000000 , 10948.000000 , 10951.000000 , 10954.000000 , 10957.000000 , 10960.000000 , 10963.000000 , 10966.000000 , 10969.000000 , 10972.000000 , 10975.000000 , 10978.000000 , 10981.000000 , 10984.000000 , 10987.000000 , 10990.000000 , 10993.000000 , 10996.000000 , 10999.000000 , 11002.000000 , 11005.000000 , 11008.000000 , 11011.000000 , 11014.000000 , 11017.000000 , 11020.000000 , 11023.000000 , 11026.000000 , 11029.000000 , 11032.000000 , 11035.000000 , 11038.000000 , 11041.000000 , 11044.000000 , 11047.000000 , 11050.000000 , 11053.000000 , 11056.000000 , 11059.000000 , 11062.000000 , 11065.000000 , 11068.000000 , 11071.000000 , 11074.000000 , 11077.000000 , 11080.000000 , 11083.000000 , 11086.000000 , 11089.000000 , 11092.000000 , 11095.000000 , 11098.000000 , 11101.000000 , 11104.000000 , 11107.000000 , 11110.000000 , 11113.000000 , 11116.000000 , 11119.000000 , 11122.000000 , 11125.000000 , 11128.000000 , 11131.000000 , 11134.000000 , 11137.000000 , 11140.000000 , 11143.000000 , 11146.000000 , 11149.000000 , 11152.000000 , 11155.000000 , 11158.000000 , 11161.000000 , 11164.000000 , 11167.000000 , 11170.000000 , 11173.000000 , 11176.000000 , 11179.000000 , 11182.000000 , 11185.000000 , 11188.000000 , 11191.000000 , 11194.000000 , 11197.000000 , 11200.000000 , 11203.000000 , 11206.000000 , 11209.000000 , 11212.000000 , 11215.000000 , 11218.000000 , 11221.000000 , 11224.000000 , 11227.000000 , 11230.000000 , 11233.000000 , 11236.000000 , 11239.000000 , 11242.000000 , 11245.000000 , 11248.000000 , 11251.000000 , 11254.000000 , 11257.000000 , 11260.000000 , 11263.000000 , 11266.000000 , 11269.000000 , 11272.000000 , 11275.000000 , 11278.000000 , 11281.000000 , 11284.000000 , 11287.000000 , 11290.000000 , 11293.000000 , 11296.000000 , 11299.000000 , 11302.000000 , 11305.000000 , 11308.000000 , 11311.000000 , 11314.000000 , 11317.000000 , 11320.000000 , 11323.000000 , 11326.000000 , 11329.000000 , 11332.000000 , 11335.000000 , 11338.000000 , 11341.000000 , 11344.000000 , 11347.000000 , 11350.000000 , 11353.000000 , 11356.000000 , 11359.000000 , 11362.000000 , 11365.000000 , 11368.000000 , 11371.000000 , 11374.000000 , 11377.000000 , 11380.000000 , 11383.000000 , 11386.000000 , 11389.000000 , 11392.000000 , 11395.000000 , 11398.000000 , 11401.000000 , 11404.000000 , 11407.000000 , 11410.000000 , 11413.000000 , 11416.000000 , 11419.000000 , 11422.000000 , 11425.000000 , 11428.000000 , 11431.000000 , 11434.000000 , 11437.000000 , 11440.000000 , 11443.000000 , 11446.000000 , 11449.000000 , 11452.000000 , 11455.000000 , 11458.000000 , 11461.000000 , 11464.000000 , 11467.000000 , 11470.000000 , 11473.000000 , 11476.000000 , 11479.000000 , 11482.000000 , 11485.000000 , 11488.000000 , 11491.000000 , 11494.000000 , 11497.000000 , 11500.000000 , 11503.000000 , 11506.000000 , 11509.000000 , 11512.000000 , 11515.000000 , 11518.000000 , 11521.000000 , 11524.000000 , 11527.000000 , 11530.000000 , 11533.000000 , 11536.000000 , 11539.000000 , 11542.000000 , 11545.000000 , 11548.000000 , 11551.000000 , 11554.000000 , 11557.000000 , 11560.000000 , 11563.000000 , 11566.000000 , 11569.000000 , 11572.000000 , 11575.000000 , 11578.000000 , 11581.000000 , 11584.000000 , 11587.000000 , 11590.000000 , 11593.000000 , 11596.000000 , 11599.000000 , 11602.000000 , 11605.000000 , 11608.000000 , 11611.000000 , 11614.000000 , 11617.000000 , 11620.000000 , 11623.000000 , 11626.000000 , 11629.000000 , 11632.000000 , 11635.000000 , 11638.000000 , 11641.000000 , 11644.000000 , 11647.000000 , 11650.000000 , 11653.000000 , 11656.000000 , 11659.000000 , 11662.000000 , 11665.000000 , 11668.000000 , 11671.000000 , 11674.000000 , 11677.000000 , 11680.000000 , 11683.000000 , 11686.000000 , 11689.000000 , 11692.000000 , 11695.000000 , 11698.000000 , 11701.000000 , 11704.000000 , 11707.000000 , 11710.000000 , 11713.000000 , 11716.000000 , 11719.000000 , 11722.000000 , 11725.000000 , 11728.000000 , 11731.000000 , 11734.000000 , 11737.000000 , 11740.000000 , 11743.000000 , 11746.000000 , 11749.000000 , 11752.000000 , 11755.000000 , 11758.000000 , 11761.000000 , 11764.000000 , 11767.000000 , 11770.000000 , 11773.000000 , 11776.000000 , 11779.000000 , 11782.000000 , 11785.000000 , 11788.000000 , 11791.000000 , 11794.000000 , 11797.000000 , 11800.000000 , 11803.000000 , 11806.000000 , 11809.000000 , 11812.000000 , 11815.000000 , 11818.000000 , 11821.000000 , 11824.000000 , 11827.000000 , 11830.000000 , 11833.000000 , 11836.000000 , 11839.000000 , 11842.000000 , 11845.000000 , 11848.000000 , 11851.000000 , 11854.000000 , 11857.000000 , 11860.000000 , 11863.000000 , 11866.000000 , 11869.000000 , 11872.000000 , 11875.000000 , 11878.000000 , 11881.000000 , 11884.000000 , 11887.000000 , 11890.000000 , 11893.000000 , 11896.000000 , 11899.000000 , 11902.000000 , 11905.000000 , 11908.000000 , 11911.000000 , 11914.000000 , 11917.000000 , 11920.000000 , 11923.000000 , 11926.000000 , 11929.000000 , 11932.000000 , 11935.000000 , 11938.000000 , 11941.000000 , 11944.000000 , 11947.000000 , 11950.000000 , 11953.000000 , 11956.000000 , 11959.000000 , 11962.000000 , 11965.000000 , 11968.000000 , 11971.000000 , 11974.000000 , 11977.000000 , 11980.000000 , 11983.000000 , 11986.000000 , 11989.000000 , 11992.000000 , 11995.000000 , 11998.000000 , 12001.000000 , 12004.000000 , 12007.000000 , 12010.000000 , 12013.000000 , 12016.000000 , 12019.000000 , 12022.000000 , 12025.000000 , 12028.000000 , 12031.000000 , 12034.000000 , 12037.000000 , 12040.000000 , 12043.000000 , 12046.000000 , 12049.000000 , 12052.000000 , 12055.000000 , 12058.000000 , 12061.000000 , 12064.000000 , 12067.000000 , 12070.000000 , 12073.000000 , 12076.000000 , 12079.000000 , 12082.000000 , 12085.000000 , 12088.000000 , 12091.000000 , 12094.000000 , 12097.000000 , 12100.000000 , 12103.000000 , 12106.000000 , 12109.000000 , 12112.000000 , 12115.000000 , 12118.000000 , 12121.000000 , 12124.000000 , 12127.000000 , 12130.000000 , 12133.000000 , 12136.000000 , 12139.000000 , 12142.000000 , 12145.000000 , 12148.000000 , 12151.000000 , 12154.000000 , 12157.000000 , 12160.000000 , 12163.000000 , 12166.000000 , 12169.000000 , 12172.000000 , 12175.000000 , 12178.000000 , 12181.000000 , 12184.000000 , 12187.000000 , 12190.000000 , 12193.000000 , 12196.000000 , 12199.000000 , 12202.000000 , 12205.000000 , 12208.000000 , 12211.000000 , 12214.000000 , 12217.000000 , 12220.000000 , 12223.000000 , 12226.000000 , 12229.000000 , 12232.000000 , 12235.000000 , 12238.000000 , 12241.000000 , 12244.000000 , 12247.000000 , 12250.000000 , 12253.000000 , 12256.000000 , 12259.000000 , 12262.000000 , 12265.000000 , 12268.000000 , 12271.000000 , 12274.000000 , 12277.000000 , 12280.000000 , 12283.000000 , 12286.000000 }; static double axpy_4096_a = 2.000000 ; Updated on 2022-05-17 at 12:28:58 +0000","title":"snRuntime/tests/data.h"},{"location":"runtime/Files/data_8h/#snruntimetestsdatah","text":"","title":"snRuntime/tests/data.h"},{"location":"runtime/Files/data_8h/#attributes","text":"Name double axpy_4096_x double axpy_4096_y double axpy_4096_g double axpy_4096_a","title":"Attributes"},{"location":"runtime/Files/data_8h/#attributes-documentation","text":"","title":"Attributes Documentation"},{"location":"runtime/Files/data_8h/#variable-axpy_4096_x","text":"static double axpy_4096_x ;","title":"variable axpy_4096_x"},{"location":"runtime/Files/data_8h/#variable-axpy_4096_y","text":"static double axpy_4096_y ;","title":"variable axpy_4096_y"},{"location":"runtime/Files/data_8h/#variable-axpy_4096_g","text":"static double axpy_4096_g ;","title":"variable axpy_4096_g"},{"location":"runtime/Files/data_8h/#variable-axpy_4096_a","text":"static double axpy_4096_a = 2.000000 ;","title":"variable axpy_4096_a"},{"location":"runtime/Files/data_8h/#source-code","text":"// Copyright 2021 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 static double axpy_4096_x [ 4096 ] = { 0.000000 , 1.000000 , 2.000000 , 3.000000 , 4.000000 , 5.000000 , 6.000000 , 7.000000 , 8.000000 , 9.000000 , 10.000000 , 11.000000 , 12.000000 , 13.000000 , 14.000000 , 15.000000 , 16.000000 , 17.000000 , 18.000000 , 19.000000 , 20.000000 , 21.000000 , 22.000000 , 23.000000 , 24.000000 , 25.000000 , 26.000000 , 27.000000 , 28.000000 , 29.000000 , 30.000000 , 31.000000 , 32.000000 , 33.000000 , 34.000000 , 35.000000 , 36.000000 , 37.000000 , 38.000000 , 39.000000 , 40.000000 , 41.000000 , 42.000000 , 43.000000 , 44.000000 , 45.000000 , 46.000000 , 47.000000 , 48.000000 , 49.000000 , 50.000000 , 51.000000 , 52.000000 , 53.000000 , 54.000000 , 55.000000 , 56.000000 , 57.000000 , 58.000000 , 59.000000 , 60.000000 , 61.000000 , 62.000000 , 63.000000 , 64.000000 , 65.000000 , 66.000000 , 67.000000 , 68.000000 , 69.000000 , 70.000000 , 71.000000 , 72.000000 , 73.000000 , 74.000000 , 75.000000 , 76.000000 , 77.000000 , 78.000000 , 79.000000 , 80.000000 , 81.000000 , 82.000000 , 83.000000 , 84.000000 , 85.000000 , 86.000000 , 87.000000 , 88.000000 , 89.000000 , 90.000000 , 91.000000 , 92.000000 , 93.000000 , 94.000000 , 95.000000 , 96.000000 , 97.000000 , 98.000000 , 99.000000 , 100.000000 , 101.000000 , 102.000000 , 103.000000 , 104.000000 , 105.000000 , 106.000000 , 107.000000 , 108.000000 , 109.000000 , 110.000000 , 111.000000 , 112.000000 , 113.000000 , 114.000000 , 115.000000 , 116.000000 , 117.000000 , 118.000000 , 119.000000 , 120.000000 , 121.000000 , 122.000000 , 123.000000 , 124.000000 , 125.000000 , 126.000000 , 127.000000 , 128.000000 , 129.000000 , 130.000000 , 131.000000 , 132.000000 , 133.000000 , 134.000000 , 135.000000 , 136.000000 , 137.000000 , 138.000000 , 139.000000 , 140.000000 , 141.000000 , 142.000000 , 143.000000 , 144.000000 , 145.000000 , 146.000000 , 147.000000 , 148.000000 , 149.000000 , 150.000000 , 151.000000 , 152.000000 , 153.000000 , 154.000000 , 155.000000 , 156.000000 , 157.000000 , 158.000000 , 159.000000 , 160.000000 , 161.000000 , 162.000000 , 163.000000 , 164.000000 , 165.000000 , 166.000000 , 167.000000 , 168.000000 , 169.000000 , 170.000000 , 171.000000 , 172.000000 , 173.000000 , 174.000000 , 175.000000 , 176.000000 , 177.000000 , 178.000000 , 179.000000 , 180.000000 , 181.000000 , 182.000000 , 183.000000 , 184.000000 , 185.000000 , 186.000000 , 187.000000 , 188.000000 , 189.000000 , 190.000000 , 191.000000 , 192.000000 , 193.000000 , 194.000000 , 195.000000 , 196.000000 , 197.000000 , 198.000000 , 199.000000 , 200.000000 , 201.000000 , 202.000000 , 203.000000 , 204.000000 , 205.000000 , 206.000000 , 207.000000 , 208.000000 , 209.000000 , 210.000000 , 211.000000 , 212.000000 , 213.000000 , 214.000000 , 215.000000 , 216.000000 , 217.000000 , 218.000000 , 219.000000 , 220.000000 , 221.000000 , 222.000000 , 223.000000 , 224.000000 , 225.000000 , 226.000000 , 227.000000 , 228.000000 , 229.000000 , 230.000000 , 231.000000 , 232.000000 , 233.000000 , 234.000000 , 235.000000 , 236.000000 , 237.000000 , 238.000000 , 239.000000 , 240.000000 , 241.000000 , 242.000000 , 243.000000 , 244.000000 , 245.000000 , 246.000000 , 247.000000 , 248.000000 , 249.000000 , 250.000000 , 251.000000 , 252.000000 , 253.000000 , 254.000000 , 255.000000 , 256.000000 , 257.000000 , 258.000000 , 259.000000 , 260.000000 , 261.000000 , 262.000000 , 263.000000 , 264.000000 , 265.000000 , 266.000000 , 267.000000 , 268.000000 , 269.000000 , 270.000000 , 271.000000 , 272.000000 , 273.000000 , 274.000000 , 275.000000 , 276.000000 , 277.000000 , 278.000000 , 279.000000 , 280.000000 , 281.000000 , 282.000000 , 283.000000 , 284.000000 , 285.000000 , 286.000000 , 287.000000 , 288.000000 , 289.000000 , 290.000000 , 291.000000 , 292.000000 , 293.000000 , 294.000000 , 295.000000 , 296.000000 , 297.000000 , 298.000000 , 299.000000 , 300.000000 , 301.000000 , 302.000000 , 303.000000 , 304.000000 , 305.000000 , 306.000000 , 307.000000 , 308.000000 , 309.000000 , 310.000000 , 311.000000 , 312.000000 , 313.000000 , 314.000000 , 315.000000 , 316.000000 , 317.000000 , 318.000000 , 319.000000 , 320.000000 , 321.000000 , 322.000000 , 323.000000 , 324.000000 , 325.000000 , 326.000000 , 327.000000 , 328.000000 , 329.000000 , 330.000000 , 331.000000 , 332.000000 , 333.000000 , 334.000000 , 335.000000 , 336.000000 , 337.000000 , 338.000000 , 339.000000 , 340.000000 , 341.000000 , 342.000000 , 343.000000 , 344.000000 , 345.000000 , 346.000000 , 347.000000 , 348.000000 , 349.000000 , 350.000000 , 351.000000 , 352.000000 , 353.000000 , 354.000000 , 355.000000 , 356.000000 , 357.000000 , 358.000000 , 359.000000 , 360.000000 , 361.000000 , 362.000000 , 363.000000 , 364.000000 , 365.000000 , 366.000000 , 367.000000 , 368.000000 , 369.000000 , 370.000000 , 371.000000 , 372.000000 , 373.000000 , 374.000000 , 375.000000 , 376.000000 , 377.000000 , 378.000000 , 379.000000 , 380.000000 , 381.000000 , 382.000000 , 383.000000 , 384.000000 , 385.000000 , 386.000000 , 387.000000 , 388.000000 , 389.000000 , 390.000000 , 391.000000 , 392.000000 , 393.000000 , 394.000000 , 395.000000 , 396.000000 , 397.000000 , 398.000000 , 399.000000 , 400.000000 , 401.000000 , 402.000000 , 403.000000 , 404.000000 , 405.000000 , 406.000000 , 407.000000 , 408.000000 , 409.000000 , 410.000000 , 411.000000 , 412.000000 , 413.000000 , 414.000000 , 415.000000 , 416.000000 , 417.000000 , 418.000000 , 419.000000 , 420.000000 , 421.000000 , 422.000000 , 423.000000 , 424.000000 , 425.000000 , 426.000000 , 427.000000 , 428.000000 , 429.000000 , 430.000000 , 431.000000 , 432.000000 , 433.000000 , 434.000000 , 435.000000 , 436.000000 , 437.000000 , 438.000000 , 439.000000 , 440.000000 , 441.000000 , 442.000000 , 443.000000 , 444.000000 , 445.000000 , 446.000000 , 447.000000 , 448.000000 , 449.000000 , 450.000000 , 451.000000 , 452.000000 , 453.000000 , 454.000000 , 455.000000 , 456.000000 , 457.000000 , 458.000000 , 459.000000 , 460.000000 , 461.000000 , 462.000000 , 463.000000 , 464.000000 , 465.000000 , 466.000000 , 467.000000 , 468.000000 , 469.000000 , 470.000000 , 471.000000 , 472.000000 , 473.000000 , 474.000000 , 475.000000 , 476.000000 , 477.000000 , 478.000000 , 479.000000 , 480.000000 , 481.000000 , 482.000000 , 483.000000 , 484.000000 , 485.000000 , 486.000000 , 487.000000 , 488.000000 , 489.000000 , 490.000000 , 491.000000 , 492.000000 , 493.000000 , 494.000000 , 495.000000 , 496.000000 , 497.000000 , 498.000000 , 499.000000 , 500.000000 , 501.000000 , 502.000000 , 503.000000 , 504.000000 , 505.000000 , 506.000000 , 507.000000 , 508.000000 , 509.000000 , 510.000000 , 511.000000 , 512.000000 , 513.000000 , 514.000000 , 515.000000 , 516.000000 , 517.000000 , 518.000000 , 519.000000 , 520.000000 , 521.000000 , 522.000000 , 523.000000 , 524.000000 , 525.000000 , 526.000000 , 527.000000 , 528.000000 , 529.000000 , 530.000000 , 531.000000 , 532.000000 , 533.000000 , 534.000000 , 535.000000 , 536.000000 , 537.000000 , 538.000000 , 539.000000 , 540.000000 , 541.000000 , 542.000000 , 543.000000 , 544.000000 , 545.000000 , 546.000000 , 547.000000 , 548.000000 , 549.000000 , 550.000000 , 551.000000 , 552.000000 , 553.000000 , 554.000000 , 555.000000 , 556.000000 , 557.000000 , 558.000000 , 559.000000 , 560.000000 , 561.000000 , 562.000000 , 563.000000 , 564.000000 , 565.000000 , 566.000000 , 567.000000 , 568.000000 , 569.000000 , 570.000000 , 571.000000 , 572.000000 , 573.000000 , 574.000000 , 575.000000 , 576.000000 , 577.000000 , 578.000000 , 579.000000 , 580.000000 , 581.000000 , 582.000000 , 583.000000 , 584.000000 , 585.000000 , 586.000000 , 587.000000 , 588.000000 , 589.000000 , 590.000000 , 591.000000 , 592.000000 , 593.000000 , 594.000000 , 595.000000 , 596.000000 , 597.000000 , 598.000000 , 599.000000 , 600.000000 , 601.000000 , 602.000000 , 603.000000 , 604.000000 , 605.000000 , 606.000000 , 607.000000 , 608.000000 , 609.000000 , 610.000000 , 611.000000 , 612.000000 , 613.000000 , 614.000000 , 615.000000 , 616.000000 , 617.000000 , 618.000000 , 619.000000 , 620.000000 , 621.000000 , 622.000000 , 623.000000 , 624.000000 , 625.000000 , 626.000000 , 627.000000 , 628.000000 , 629.000000 , 630.000000 , 631.000000 , 632.000000 , 633.000000 , 634.000000 , 635.000000 , 636.000000 , 637.000000 , 638.000000 , 639.000000 , 640.000000 , 641.000000 , 642.000000 , 643.000000 , 644.000000 , 645.000000 , 646.000000 , 647.000000 , 648.000000 , 649.000000 , 650.000000 , 651.000000 , 652.000000 , 653.000000 , 654.000000 , 655.000000 , 656.000000 , 657.000000 , 658.000000 , 659.000000 , 660.000000 , 661.000000 , 662.000000 , 663.000000 , 664.000000 , 665.000000 , 666.000000 , 667.000000 , 668.000000 , 669.000000 , 670.000000 , 671.000000 , 672.000000 , 673.000000 , 674.000000 , 675.000000 , 676.000000 , 677.000000 , 678.000000 , 679.000000 , 680.000000 , 681.000000 , 682.000000 , 683.000000 , 684.000000 , 685.000000 , 686.000000 , 687.000000 , 688.000000 , 689.000000 , 690.000000 , 691.000000 , 692.000000 , 693.000000 , 694.000000 , 695.000000 , 696.000000 , 697.000000 , 698.000000 , 699.000000 , 700.000000 , 701.000000 , 702.000000 , 703.000000 , 704.000000 , 705.000000 , 706.000000 , 707.000000 , 708.000000 , 709.000000 , 710.000000 , 711.000000 , 712.000000 , 713.000000 , 714.000000 , 715.000000 , 716.000000 , 717.000000 , 718.000000 , 719.000000 , 720.000000 , 721.000000 , 722.000000 , 723.000000 , 724.000000 , 725.000000 , 726.000000 , 727.000000 , 728.000000 , 729.000000 , 730.000000 , 731.000000 , 732.000000 , 733.000000 , 734.000000 , 735.000000 , 736.000000 , 737.000000 , 738.000000 , 739.000000 , 740.000000 , 741.000000 , 742.000000 , 743.000000 , 744.000000 , 745.000000 , 746.000000 , 747.000000 , 748.000000 , 749.000000 , 750.000000 , 751.000000 , 752.000000 , 753.000000 , 754.000000 , 755.000000 , 756.000000 , 757.000000 , 758.000000 , 759.000000 , 760.000000 , 761.000000 , 762.000000 , 763.000000 , 764.000000 , 765.000000 , 766.000000 , 767.000000 , 768.000000 , 769.000000 , 770.000000 , 771.000000 , 772.000000 , 773.000000 , 774.000000 , 775.000000 , 776.000000 , 777.000000 , 778.000000 , 779.000000 , 780.000000 , 781.000000 , 782.000000 , 783.000000 , 784.000000 , 785.000000 , 786.000000 , 787.000000 , 788.000000 , 789.000000 , 790.000000 , 791.000000 , 792.000000 , 793.000000 , 794.000000 , 795.000000 , 796.000000 , 797.000000 , 798.000000 , 799.000000 , 800.000000 , 801.000000 , 802.000000 , 803.000000 , 804.000000 , 805.000000 , 806.000000 , 807.000000 , 808.000000 , 809.000000 , 810.000000 , 811.000000 , 812.000000 , 813.000000 , 814.000000 , 815.000000 , 816.000000 , 817.000000 , 818.000000 , 819.000000 , 820.000000 , 821.000000 , 822.000000 , 823.000000 , 824.000000 , 825.000000 , 826.000000 , 827.000000 , 828.000000 , 829.000000 , 830.000000 , 831.000000 , 832.000000 , 833.000000 , 834.000000 , 835.000000 , 836.000000 , 837.000000 , 838.000000 , 839.000000 , 840.000000 , 841.000000 , 842.000000 , 843.000000 , 844.000000 , 845.000000 , 846.000000 , 847.000000 , 848.000000 , 849.000000 , 850.000000 , 851.000000 , 852.000000 , 853.000000 , 854.000000 , 855.000000 , 856.000000 , 857.000000 , 858.000000 , 859.000000 , 860.000000 , 861.000000 , 862.000000 , 863.000000 , 864.000000 , 865.000000 , 866.000000 , 867.000000 , 868.000000 , 869.000000 , 870.000000 , 871.000000 , 872.000000 , 873.000000 , 874.000000 , 875.000000 , 876.000000 , 877.000000 , 878.000000 , 879.000000 , 880.000000 , 881.000000 , 882.000000 , 883.000000 , 884.000000 , 885.000000 , 886.000000 , 887.000000 , 888.000000 , 889.000000 , 890.000000 , 891.000000 , 892.000000 , 893.000000 , 894.000000 , 895.000000 , 896.000000 , 897.000000 , 898.000000 , 899.000000 , 900.000000 , 901.000000 , 902.000000 , 903.000000 , 904.000000 , 905.000000 , 906.000000 , 907.000000 , 908.000000 , 909.000000 , 910.000000 , 911.000000 , 912.000000 , 913.000000 , 914.000000 , 915.000000 , 916.000000 , 917.000000 , 918.000000 , 919.000000 , 920.000000 , 921.000000 , 922.000000 , 923.000000 , 924.000000 , 925.000000 , 926.000000 , 927.000000 , 928.000000 , 929.000000 , 930.000000 , 931.000000 , 932.000000 , 933.000000 , 934.000000 , 935.000000 , 936.000000 , 937.000000 , 938.000000 , 939.000000 , 940.000000 , 941.000000 , 942.000000 , 943.000000 , 944.000000 , 945.000000 , 946.000000 , 947.000000 , 948.000000 , 949.000000 , 950.000000 , 951.000000 , 952.000000 , 953.000000 , 954.000000 , 955.000000 , 956.000000 , 957.000000 , 958.000000 , 959.000000 , 960.000000 , 961.000000 , 962.000000 , 963.000000 , 964.000000 , 965.000000 , 966.000000 , 967.000000 , 968.000000 , 969.000000 , 970.000000 , 971.000000 , 972.000000 , 973.000000 , 974.000000 , 975.000000 , 976.000000 , 977.000000 , 978.000000 , 979.000000 , 980.000000 , 981.000000 , 982.000000 , 983.000000 , 984.000000 , 985.000000 , 986.000000 , 987.000000 , 988.000000 , 989.000000 , 990.000000 , 991.000000 , 992.000000 , 993.000000 , 994.000000 , 995.000000 , 996.000000 , 997.000000 , 998.000000 , 999.000000 , 1000.000000 , 1001.000000 , 1002.000000 , 1003.000000 , 1004.000000 , 1005.000000 , 1006.000000 , 1007.000000 , 1008.000000 , 1009.000000 , 1010.000000 , 1011.000000 , 1012.000000 , 1013.000000 , 1014.000000 , 1015.000000 , 1016.000000 , 1017.000000 , 1018.000000 , 1019.000000 , 1020.000000 , 1021.000000 , 1022.000000 , 1023.000000 , 1024.000000 , 1025.000000 , 1026.000000 , 1027.000000 , 1028.000000 , 1029.000000 , 1030.000000 , 1031.000000 , 1032.000000 , 1033.000000 , 1034.000000 , 1035.000000 , 1036.000000 , 1037.000000 , 1038.000000 , 1039.000000 , 1040.000000 , 1041.000000 , 1042.000000 , 1043.000000 , 1044.000000 , 1045.000000 , 1046.000000 , 1047.000000 , 1048.000000 , 1049.000000 , 1050.000000 , 1051.000000 , 1052.000000 , 1053.000000 , 1054.000000 , 1055.000000 , 1056.000000 , 1057.000000 , 1058.000000 , 1059.000000 , 1060.000000 , 1061.000000 , 1062.000000 , 1063.000000 , 1064.000000 , 1065.000000 , 1066.000000 , 1067.000000 , 1068.000000 , 1069.000000 , 1070.000000 , 1071.000000 , 1072.000000 , 1073.000000 , 1074.000000 , 1075.000000 , 1076.000000 , 1077.000000 , 1078.000000 , 1079.000000 , 1080.000000 , 1081.000000 , 1082.000000 , 1083.000000 , 1084.000000 , 1085.000000 , 1086.000000 , 1087.000000 , 1088.000000 , 1089.000000 , 1090.000000 , 1091.000000 , 1092.000000 , 1093.000000 , 1094.000000 , 1095.000000 , 1096.000000 , 1097.000000 , 1098.000000 , 1099.000000 , 1100.000000 , 1101.000000 , 1102.000000 , 1103.000000 , 1104.000000 , 1105.000000 , 1106.000000 , 1107.000000 , 1108.000000 , 1109.000000 , 1110.000000 , 1111.000000 , 1112.000000 , 1113.000000 , 1114.000000 , 1115.000000 , 1116.000000 , 1117.000000 , 1118.000000 , 1119.000000 , 1120.000000 , 1121.000000 , 1122.000000 , 1123.000000 , 1124.000000 , 1125.000000 , 1126.000000 , 1127.000000 , 1128.000000 , 1129.000000 , 1130.000000 , 1131.000000 , 1132.000000 , 1133.000000 , 1134.000000 , 1135.000000 , 1136.000000 , 1137.000000 , 1138.000000 , 1139.000000 , 1140.000000 , 1141.000000 , 1142.000000 , 1143.000000 , 1144.000000 , 1145.000000 , 1146.000000 , 1147.000000 , 1148.000000 , 1149.000000 , 1150.000000 , 1151.000000 , 1152.000000 , 1153.000000 , 1154.000000 , 1155.000000 , 1156.000000 , 1157.000000 , 1158.000000 , 1159.000000 , 1160.000000 , 1161.000000 , 1162.000000 , 1163.000000 , 1164.000000 , 1165.000000 , 1166.000000 , 1167.000000 , 1168.000000 , 1169.000000 , 1170.000000 , 1171.000000 , 1172.000000 , 1173.000000 , 1174.000000 , 1175.000000 , 1176.000000 , 1177.000000 , 1178.000000 , 1179.000000 , 1180.000000 , 1181.000000 , 1182.000000 , 1183.000000 , 1184.000000 , 1185.000000 , 1186.000000 , 1187.000000 , 1188.000000 , 1189.000000 , 1190.000000 , 1191.000000 , 1192.000000 , 1193.000000 , 1194.000000 , 1195.000000 , 1196.000000 , 1197.000000 , 1198.000000 , 1199.000000 , 1200.000000 , 1201.000000 , 1202.000000 , 1203.000000 , 1204.000000 , 1205.000000 , 1206.000000 , 1207.000000 , 1208.000000 , 1209.000000 , 1210.000000 , 1211.000000 , 1212.000000 , 1213.000000 , 1214.000000 , 1215.000000 , 1216.000000 , 1217.000000 , 1218.000000 , 1219.000000 , 1220.000000 , 1221.000000 , 1222.000000 , 1223.000000 , 1224.000000 , 1225.000000 , 1226.000000 , 1227.000000 , 1228.000000 , 1229.000000 , 1230.000000 , 1231.000000 , 1232.000000 , 1233.000000 , 1234.000000 , 1235.000000 , 1236.000000 , 1237.000000 , 1238.000000 , 1239.000000 , 1240.000000 , 1241.000000 , 1242.000000 , 1243.000000 , 1244.000000 , 1245.000000 , 1246.000000 , 1247.000000 , 1248.000000 , 1249.000000 , 1250.000000 , 1251.000000 , 1252.000000 , 1253.000000 , 1254.000000 , 1255.000000 , 1256.000000 , 1257.000000 , 1258.000000 , 1259.000000 , 1260.000000 , 1261.000000 , 1262.000000 , 1263.000000 , 1264.000000 , 1265.000000 , 1266.000000 , 1267.000000 , 1268.000000 , 1269.000000 , 1270.000000 , 1271.000000 , 1272.000000 , 1273.000000 , 1274.000000 , 1275.000000 , 1276.000000 , 1277.000000 , 1278.000000 , 1279.000000 , 1280.000000 , 1281.000000 , 1282.000000 , 1283.000000 , 1284.000000 , 1285.000000 , 1286.000000 , 1287.000000 , 1288.000000 , 1289.000000 , 1290.000000 , 1291.000000 , 1292.000000 , 1293.000000 , 1294.000000 , 1295.000000 , 1296.000000 , 1297.000000 , 1298.000000 , 1299.000000 , 1300.000000 , 1301.000000 , 1302.000000 , 1303.000000 , 1304.000000 , 1305.000000 , 1306.000000 , 1307.000000 , 1308.000000 , 1309.000000 , 1310.000000 , 1311.000000 , 1312.000000 , 1313.000000 , 1314.000000 , 1315.000000 , 1316.000000 , 1317.000000 , 1318.000000 , 1319.000000 , 1320.000000 , 1321.000000 , 1322.000000 , 1323.000000 , 1324.000000 , 1325.000000 , 1326.000000 , 1327.000000 , 1328.000000 , 1329.000000 , 1330.000000 , 1331.000000 , 1332.000000 , 1333.000000 , 1334.000000 , 1335.000000 , 1336.000000 , 1337.000000 , 1338.000000 , 1339.000000 , 1340.000000 , 1341.000000 , 1342.000000 , 1343.000000 , 1344.000000 , 1345.000000 , 1346.000000 , 1347.000000 , 1348.000000 , 1349.000000 , 1350.000000 , 1351.000000 , 1352.000000 , 1353.000000 , 1354.000000 , 1355.000000 , 1356.000000 , 1357.000000 , 1358.000000 , 1359.000000 , 1360.000000 , 1361.000000 , 1362.000000 , 1363.000000 , 1364.000000 , 1365.000000 , 1366.000000 , 1367.000000 , 1368.000000 , 1369.000000 , 1370.000000 , 1371.000000 , 1372.000000 , 1373.000000 , 1374.000000 , 1375.000000 , 1376.000000 , 1377.000000 , 1378.000000 , 1379.000000 , 1380.000000 , 1381.000000 , 1382.000000 , 1383.000000 , 1384.000000 , 1385.000000 , 1386.000000 , 1387.000000 , 1388.000000 , 1389.000000 , 1390.000000 , 1391.000000 , 1392.000000 , 1393.000000 , 1394.000000 , 1395.000000 , 1396.000000 , 1397.000000 , 1398.000000 , 1399.000000 , 1400.000000 , 1401.000000 , 1402.000000 , 1403.000000 , 1404.000000 , 1405.000000 , 1406.000000 , 1407.000000 , 1408.000000 , 1409.000000 , 1410.000000 , 1411.000000 , 1412.000000 , 1413.000000 , 1414.000000 , 1415.000000 , 1416.000000 , 1417.000000 , 1418.000000 , 1419.000000 , 1420.000000 , 1421.000000 , 1422.000000 , 1423.000000 , 1424.000000 , 1425.000000 , 1426.000000 , 1427.000000 , 1428.000000 , 1429.000000 , 1430.000000 , 1431.000000 , 1432.000000 , 1433.000000 , 1434.000000 , 1435.000000 , 1436.000000 , 1437.000000 , 1438.000000 , 1439.000000 , 1440.000000 , 1441.000000 , 1442.000000 , 1443.000000 , 1444.000000 , 1445.000000 , 1446.000000 , 1447.000000 , 1448.000000 , 1449.000000 , 1450.000000 , 1451.000000 , 1452.000000 , 1453.000000 , 1454.000000 , 1455.000000 , 1456.000000 , 1457.000000 , 1458.000000 , 1459.000000 , 1460.000000 , 1461.000000 , 1462.000000 , 1463.000000 , 1464.000000 , 1465.000000 , 1466.000000 , 1467.000000 , 1468.000000 , 1469.000000 , 1470.000000 , 1471.000000 , 1472.000000 , 1473.000000 , 1474.000000 , 1475.000000 , 1476.000000 , 1477.000000 , 1478.000000 , 1479.000000 , 1480.000000 , 1481.000000 , 1482.000000 , 1483.000000 , 1484.000000 , 1485.000000 , 1486.000000 , 1487.000000 , 1488.000000 , 1489.000000 , 1490.000000 , 1491.000000 , 1492.000000 , 1493.000000 , 1494.000000 , 1495.000000 , 1496.000000 , 1497.000000 , 1498.000000 , 1499.000000 , 1500.000000 , 1501.000000 , 1502.000000 , 1503.000000 , 1504.000000 , 1505.000000 , 1506.000000 , 1507.000000 , 1508.000000 , 1509.000000 , 1510.000000 , 1511.000000 , 1512.000000 , 1513.000000 , 1514.000000 , 1515.000000 , 1516.000000 , 1517.000000 , 1518.000000 , 1519.000000 , 1520.000000 , 1521.000000 , 1522.000000 , 1523.000000 , 1524.000000 , 1525.000000 , 1526.000000 , 1527.000000 , 1528.000000 , 1529.000000 , 1530.000000 , 1531.000000 , 1532.000000 , 1533.000000 , 1534.000000 , 1535.000000 , 1536.000000 , 1537.000000 , 1538.000000 , 1539.000000 , 1540.000000 , 1541.000000 , 1542.000000 , 1543.000000 , 1544.000000 , 1545.000000 , 1546.000000 , 1547.000000 , 1548.000000 , 1549.000000 , 1550.000000 , 1551.000000 , 1552.000000 , 1553.000000 , 1554.000000 , 1555.000000 , 1556.000000 , 1557.000000 , 1558.000000 , 1559.000000 , 1560.000000 , 1561.000000 , 1562.000000 , 1563.000000 , 1564.000000 , 1565.000000 , 1566.000000 , 1567.000000 , 1568.000000 , 1569.000000 , 1570.000000 , 1571.000000 , 1572.000000 , 1573.000000 , 1574.000000 , 1575.000000 , 1576.000000 , 1577.000000 , 1578.000000 , 1579.000000 , 1580.000000 , 1581.000000 , 1582.000000 , 1583.000000 , 1584.000000 , 1585.000000 , 1586.000000 , 1587.000000 , 1588.000000 , 1589.000000 , 1590.000000 , 1591.000000 , 1592.000000 , 1593.000000 , 1594.000000 , 1595.000000 , 1596.000000 , 1597.000000 , 1598.000000 , 1599.000000 , 1600.000000 , 1601.000000 , 1602.000000 , 1603.000000 , 1604.000000 , 1605.000000 , 1606.000000 , 1607.000000 , 1608.000000 , 1609.000000 , 1610.000000 , 1611.000000 , 1612.000000 , 1613.000000 , 1614.000000 , 1615.000000 , 1616.000000 , 1617.000000 , 1618.000000 , 1619.000000 , 1620.000000 , 1621.000000 , 1622.000000 , 1623.000000 , 1624.000000 , 1625.000000 , 1626.000000 , 1627.000000 , 1628.000000 , 1629.000000 , 1630.000000 , 1631.000000 , 1632.000000 , 1633.000000 , 1634.000000 , 1635.000000 , 1636.000000 , 1637.000000 , 1638.000000 , 1639.000000 , 1640.000000 , 1641.000000 , 1642.000000 , 1643.000000 , 1644.000000 , 1645.000000 , 1646.000000 , 1647.000000 , 1648.000000 , 1649.000000 , 1650.000000 , 1651.000000 , 1652.000000 , 1653.000000 , 1654.000000 , 1655.000000 , 1656.000000 , 1657.000000 , 1658.000000 , 1659.000000 , 1660.000000 , 1661.000000 , 1662.000000 , 1663.000000 , 1664.000000 , 1665.000000 , 1666.000000 , 1667.000000 , 1668.000000 , 1669.000000 , 1670.000000 , 1671.000000 , 1672.000000 , 1673.000000 , 1674.000000 , 1675.000000 , 1676.000000 , 1677.000000 , 1678.000000 , 1679.000000 , 1680.000000 , 1681.000000 , 1682.000000 , 1683.000000 , 1684.000000 , 1685.000000 , 1686.000000 , 1687.000000 , 1688.000000 , 1689.000000 , 1690.000000 , 1691.000000 , 1692.000000 , 1693.000000 , 1694.000000 , 1695.000000 , 1696.000000 , 1697.000000 , 1698.000000 , 1699.000000 , 1700.000000 , 1701.000000 , 1702.000000 , 1703.000000 , 1704.000000 , 1705.000000 , 1706.000000 , 1707.000000 , 1708.000000 , 1709.000000 , 1710.000000 , 1711.000000 , 1712.000000 , 1713.000000 , 1714.000000 , 1715.000000 , 1716.000000 , 1717.000000 , 1718.000000 , 1719.000000 , 1720.000000 , 1721.000000 , 1722.000000 , 1723.000000 , 1724.000000 , 1725.000000 , 1726.000000 , 1727.000000 , 1728.000000 , 1729.000000 , 1730.000000 , 1731.000000 , 1732.000000 , 1733.000000 , 1734.000000 , 1735.000000 , 1736.000000 , 1737.000000 , 1738.000000 , 1739.000000 , 1740.000000 , 1741.000000 , 1742.000000 , 1743.000000 , 1744.000000 , 1745.000000 , 1746.000000 , 1747.000000 , 1748.000000 , 1749.000000 , 1750.000000 , 1751.000000 , 1752.000000 , 1753.000000 , 1754.000000 , 1755.000000 , 1756.000000 , 1757.000000 , 1758.000000 , 1759.000000 , 1760.000000 , 1761.000000 , 1762.000000 , 1763.000000 , 1764.000000 , 1765.000000 , 1766.000000 , 1767.000000 , 1768.000000 , 1769.000000 , 1770.000000 , 1771.000000 , 1772.000000 , 1773.000000 , 1774.000000 , 1775.000000 , 1776.000000 , 1777.000000 , 1778.000000 , 1779.000000 , 1780.000000 , 1781.000000 , 1782.000000 , 1783.000000 , 1784.000000 , 1785.000000 , 1786.000000 , 1787.000000 , 1788.000000 , 1789.000000 , 1790.000000 , 1791.000000 , 1792.000000 , 1793.000000 , 1794.000000 , 1795.000000 , 1796.000000 , 1797.000000 , 1798.000000 , 1799.000000 , 1800.000000 , 1801.000000 , 1802.000000 , 1803.000000 , 1804.000000 , 1805.000000 , 1806.000000 , 1807.000000 , 1808.000000 , 1809.000000 , 1810.000000 , 1811.000000 , 1812.000000 , 1813.000000 , 1814.000000 , 1815.000000 , 1816.000000 , 1817.000000 , 1818.000000 , 1819.000000 , 1820.000000 , 1821.000000 , 1822.000000 , 1823.000000 , 1824.000000 , 1825.000000 , 1826.000000 , 1827.000000 , 1828.000000 , 1829.000000 , 1830.000000 , 1831.000000 , 1832.000000 , 1833.000000 , 1834.000000 , 1835.000000 , 1836.000000 , 1837.000000 , 1838.000000 , 1839.000000 , 1840.000000 , 1841.000000 , 1842.000000 , 1843.000000 , 1844.000000 , 1845.000000 , 1846.000000 , 1847.000000 , 1848.000000 , 1849.000000 , 1850.000000 , 1851.000000 , 1852.000000 , 1853.000000 , 1854.000000 , 1855.000000 , 1856.000000 , 1857.000000 , 1858.000000 , 1859.000000 , 1860.000000 , 1861.000000 , 1862.000000 , 1863.000000 , 1864.000000 , 1865.000000 , 1866.000000 , 1867.000000 , 1868.000000 , 1869.000000 , 1870.000000 , 1871.000000 , 1872.000000 , 1873.000000 , 1874.000000 , 1875.000000 , 1876.000000 , 1877.000000 , 1878.000000 , 1879.000000 , 1880.000000 , 1881.000000 , 1882.000000 , 1883.000000 , 1884.000000 , 1885.000000 , 1886.000000 , 1887.000000 , 1888.000000 , 1889.000000 , 1890.000000 , 1891.000000 , 1892.000000 , 1893.000000 , 1894.000000 , 1895.000000 , 1896.000000 , 1897.000000 , 1898.000000 , 1899.000000 , 1900.000000 , 1901.000000 , 1902.000000 , 1903.000000 , 1904.000000 , 1905.000000 , 1906.000000 , 1907.000000 , 1908.000000 , 1909.000000 , 1910.000000 , 1911.000000 , 1912.000000 , 1913.000000 , 1914.000000 , 1915.000000 , 1916.000000 , 1917.000000 , 1918.000000 , 1919.000000 , 1920.000000 , 1921.000000 , 1922.000000 , 1923.000000 , 1924.000000 , 1925.000000 , 1926.000000 , 1927.000000 , 1928.000000 , 1929.000000 , 1930.000000 , 1931.000000 , 1932.000000 , 1933.000000 , 1934.000000 , 1935.000000 , 1936.000000 , 1937.000000 , 1938.000000 , 1939.000000 , 1940.000000 , 1941.000000 , 1942.000000 , 1943.000000 , 1944.000000 , 1945.000000 , 1946.000000 , 1947.000000 , 1948.000000 , 1949.000000 , 1950.000000 , 1951.000000 , 1952.000000 , 1953.000000 , 1954.000000 , 1955.000000 , 1956.000000 , 1957.000000 , 1958.000000 , 1959.000000 , 1960.000000 , 1961.000000 , 1962.000000 , 1963.000000 , 1964.000000 , 1965.000000 , 1966.000000 , 1967.000000 , 1968.000000 , 1969.000000 , 1970.000000 , 1971.000000 , 1972.000000 , 1973.000000 , 1974.000000 , 1975.000000 , 1976.000000 , 1977.000000 , 1978.000000 , 1979.000000 , 1980.000000 , 1981.000000 , 1982.000000 , 1983.000000 , 1984.000000 , 1985.000000 , 1986.000000 , 1987.000000 , 1988.000000 , 1989.000000 , 1990.000000 , 1991.000000 , 1992.000000 , 1993.000000 , 1994.000000 , 1995.000000 , 1996.000000 , 1997.000000 , 1998.000000 , 1999.000000 , 2000.000000 , 2001.000000 , 2002.000000 , 2003.000000 , 2004.000000 , 2005.000000 , 2006.000000 , 2007.000000 , 2008.000000 , 2009.000000 , 2010.000000 , 2011.000000 , 2012.000000 , 2013.000000 , 2014.000000 , 2015.000000 , 2016.000000 , 2017.000000 , 2018.000000 , 2019.000000 , 2020.000000 , 2021.000000 , 2022.000000 , 2023.000000 , 2024.000000 , 2025.000000 , 2026.000000 , 2027.000000 , 2028.000000 , 2029.000000 , 2030.000000 , 2031.000000 , 2032.000000 , 2033.000000 , 2034.000000 , 2035.000000 , 2036.000000 , 2037.000000 , 2038.000000 , 2039.000000 , 2040.000000 , 2041.000000 , 2042.000000 , 2043.000000 , 2044.000000 , 2045.000000 , 2046.000000 , 2047.000000 , 2048.000000 , 2049.000000 , 2050.000000 , 2051.000000 , 2052.000000 , 2053.000000 , 2054.000000 , 2055.000000 , 2056.000000 , 2057.000000 , 2058.000000 , 2059.000000 , 2060.000000 , 2061.000000 , 2062.000000 , 2063.000000 , 2064.000000 , 2065.000000 , 2066.000000 , 2067.000000 , 2068.000000 , 2069.000000 , 2070.000000 , 2071.000000 , 2072.000000 , 2073.000000 , 2074.000000 , 2075.000000 , 2076.000000 , 2077.000000 , 2078.000000 , 2079.000000 , 2080.000000 , 2081.000000 , 2082.000000 , 2083.000000 , 2084.000000 , 2085.000000 , 2086.000000 , 2087.000000 , 2088.000000 , 2089.000000 , 2090.000000 , 2091.000000 , 2092.000000 , 2093.000000 , 2094.000000 , 2095.000000 , 2096.000000 , 2097.000000 , 2098.000000 , 2099.000000 , 2100.000000 , 2101.000000 , 2102.000000 , 2103.000000 , 2104.000000 , 2105.000000 , 2106.000000 , 2107.000000 , 2108.000000 , 2109.000000 , 2110.000000 , 2111.000000 , 2112.000000 , 2113.000000 , 2114.000000 , 2115.000000 , 2116.000000 , 2117.000000 , 2118.000000 , 2119.000000 , 2120.000000 , 2121.000000 , 2122.000000 , 2123.000000 , 2124.000000 , 2125.000000 , 2126.000000 , 2127.000000 , 2128.000000 , 2129.000000 , 2130.000000 , 2131.000000 , 2132.000000 , 2133.000000 , 2134.000000 , 2135.000000 , 2136.000000 , 2137.000000 , 2138.000000 , 2139.000000 , 2140.000000 , 2141.000000 , 2142.000000 , 2143.000000 , 2144.000000 , 2145.000000 , 2146.000000 , 2147.000000 , 2148.000000 , 2149.000000 , 2150.000000 , 2151.000000 , 2152.000000 , 2153.000000 , 2154.000000 , 2155.000000 , 2156.000000 , 2157.000000 , 2158.000000 , 2159.000000 , 2160.000000 , 2161.000000 , 2162.000000 , 2163.000000 , 2164.000000 , 2165.000000 , 2166.000000 , 2167.000000 , 2168.000000 , 2169.000000 , 2170.000000 , 2171.000000 , 2172.000000 , 2173.000000 , 2174.000000 , 2175.000000 , 2176.000000 , 2177.000000 , 2178.000000 , 2179.000000 , 2180.000000 , 2181.000000 , 2182.000000 , 2183.000000 , 2184.000000 , 2185.000000 , 2186.000000 , 2187.000000 , 2188.000000 , 2189.000000 , 2190.000000 , 2191.000000 , 2192.000000 , 2193.000000 , 2194.000000 , 2195.000000 , 2196.000000 , 2197.000000 , 2198.000000 , 2199.000000 , 2200.000000 , 2201.000000 , 2202.000000 , 2203.000000 , 2204.000000 , 2205.000000 , 2206.000000 , 2207.000000 , 2208.000000 , 2209.000000 , 2210.000000 , 2211.000000 , 2212.000000 , 2213.000000 , 2214.000000 , 2215.000000 , 2216.000000 , 2217.000000 , 2218.000000 , 2219.000000 , 2220.000000 , 2221.000000 , 2222.000000 , 2223.000000 , 2224.000000 , 2225.000000 , 2226.000000 , 2227.000000 , 2228.000000 , 2229.000000 , 2230.000000 , 2231.000000 , 2232.000000 , 2233.000000 , 2234.000000 , 2235.000000 , 2236.000000 , 2237.000000 , 2238.000000 , 2239.000000 , 2240.000000 , 2241.000000 , 2242.000000 , 2243.000000 , 2244.000000 , 2245.000000 , 2246.000000 , 2247.000000 , 2248.000000 , 2249.000000 , 2250.000000 , 2251.000000 , 2252.000000 , 2253.000000 , 2254.000000 , 2255.000000 , 2256.000000 , 2257.000000 , 2258.000000 , 2259.000000 , 2260.000000 , 2261.000000 , 2262.000000 , 2263.000000 , 2264.000000 , 2265.000000 , 2266.000000 , 2267.000000 , 2268.000000 , 2269.000000 , 2270.000000 , 2271.000000 , 2272.000000 , 2273.000000 , 2274.000000 , 2275.000000 , 2276.000000 , 2277.000000 , 2278.000000 , 2279.000000 , 2280.000000 , 2281.000000 , 2282.000000 , 2283.000000 , 2284.000000 , 2285.000000 , 2286.000000 , 2287.000000 , 2288.000000 , 2289.000000 , 2290.000000 , 2291.000000 , 2292.000000 , 2293.000000 , 2294.000000 , 2295.000000 , 2296.000000 , 2297.000000 , 2298.000000 , 2299.000000 , 2300.000000 , 2301.000000 , 2302.000000 , 2303.000000 , 2304.000000 , 2305.000000 , 2306.000000 , 2307.000000 , 2308.000000 , 2309.000000 , 2310.000000 , 2311.000000 , 2312.000000 , 2313.000000 , 2314.000000 , 2315.000000 , 2316.000000 , 2317.000000 , 2318.000000 , 2319.000000 , 2320.000000 , 2321.000000 , 2322.000000 , 2323.000000 , 2324.000000 , 2325.000000 , 2326.000000 , 2327.000000 , 2328.000000 , 2329.000000 , 2330.000000 , 2331.000000 , 2332.000000 , 2333.000000 , 2334.000000 , 2335.000000 , 2336.000000 , 2337.000000 , 2338.000000 , 2339.000000 , 2340.000000 , 2341.000000 , 2342.000000 , 2343.000000 , 2344.000000 , 2345.000000 , 2346.000000 , 2347.000000 , 2348.000000 , 2349.000000 , 2350.000000 , 2351.000000 , 2352.000000 , 2353.000000 , 2354.000000 , 2355.000000 , 2356.000000 , 2357.000000 , 2358.000000 , 2359.000000 , 2360.000000 , 2361.000000 , 2362.000000 , 2363.000000 , 2364.000000 , 2365.000000 , 2366.000000 , 2367.000000 , 2368.000000 , 2369.000000 , 2370.000000 , 2371.000000 , 2372.000000 , 2373.000000 , 2374.000000 , 2375.000000 , 2376.000000 , 2377.000000 , 2378.000000 , 2379.000000 , 2380.000000 , 2381.000000 , 2382.000000 , 2383.000000 , 2384.000000 , 2385.000000 , 2386.000000 , 2387.000000 , 2388.000000 , 2389.000000 , 2390.000000 , 2391.000000 , 2392.000000 , 2393.000000 , 2394.000000 , 2395.000000 , 2396.000000 , 2397.000000 , 2398.000000 , 2399.000000 , 2400.000000 , 2401.000000 , 2402.000000 , 2403.000000 , 2404.000000 , 2405.000000 , 2406.000000 , 2407.000000 , 2408.000000 , 2409.000000 , 2410.000000 , 2411.000000 , 2412.000000 , 2413.000000 , 2414.000000 , 2415.000000 , 2416.000000 , 2417.000000 , 2418.000000 , 2419.000000 , 2420.000000 , 2421.000000 , 2422.000000 , 2423.000000 , 2424.000000 , 2425.000000 , 2426.000000 , 2427.000000 , 2428.000000 , 2429.000000 , 2430.000000 , 2431.000000 , 2432.000000 , 2433.000000 , 2434.000000 , 2435.000000 , 2436.000000 , 2437.000000 , 2438.000000 , 2439.000000 , 2440.000000 , 2441.000000 , 2442.000000 , 2443.000000 , 2444.000000 , 2445.000000 , 2446.000000 , 2447.000000 , 2448.000000 , 2449.000000 , 2450.000000 , 2451.000000 , 2452.000000 , 2453.000000 , 2454.000000 , 2455.000000 , 2456.000000 , 2457.000000 , 2458.000000 , 2459.000000 , 2460.000000 , 2461.000000 , 2462.000000 , 2463.000000 , 2464.000000 , 2465.000000 , 2466.000000 , 2467.000000 , 2468.000000 , 2469.000000 , 2470.000000 , 2471.000000 , 2472.000000 , 2473.000000 , 2474.000000 , 2475.000000 , 2476.000000 , 2477.000000 , 2478.000000 , 2479.000000 , 2480.000000 , 2481.000000 , 2482.000000 , 2483.000000 , 2484.000000 , 2485.000000 , 2486.000000 , 2487.000000 , 2488.000000 , 2489.000000 , 2490.000000 , 2491.000000 , 2492.000000 , 2493.000000 , 2494.000000 , 2495.000000 , 2496.000000 , 2497.000000 , 2498.000000 , 2499.000000 , 2500.000000 , 2501.000000 , 2502.000000 , 2503.000000 , 2504.000000 , 2505.000000 , 2506.000000 , 2507.000000 , 2508.000000 , 2509.000000 , 2510.000000 , 2511.000000 , 2512.000000 , 2513.000000 , 2514.000000 , 2515.000000 , 2516.000000 , 2517.000000 , 2518.000000 , 2519.000000 , 2520.000000 , 2521.000000 , 2522.000000 , 2523.000000 , 2524.000000 , 2525.000000 , 2526.000000 , 2527.000000 , 2528.000000 , 2529.000000 , 2530.000000 , 2531.000000 , 2532.000000 , 2533.000000 , 2534.000000 , 2535.000000 , 2536.000000 , 2537.000000 , 2538.000000 , 2539.000000 , 2540.000000 , 2541.000000 , 2542.000000 , 2543.000000 , 2544.000000 , 2545.000000 , 2546.000000 , 2547.000000 , 2548.000000 , 2549.000000 , 2550.000000 , 2551.000000 , 2552.000000 , 2553.000000 , 2554.000000 , 2555.000000 , 2556.000000 , 2557.000000 , 2558.000000 , 2559.000000 , 2560.000000 , 2561.000000 , 2562.000000 , 2563.000000 , 2564.000000 , 2565.000000 , 2566.000000 , 2567.000000 , 2568.000000 , 2569.000000 , 2570.000000 , 2571.000000 , 2572.000000 , 2573.000000 , 2574.000000 , 2575.000000 , 2576.000000 , 2577.000000 , 2578.000000 , 2579.000000 , 2580.000000 , 2581.000000 , 2582.000000 , 2583.000000 , 2584.000000 , 2585.000000 , 2586.000000 , 2587.000000 , 2588.000000 , 2589.000000 , 2590.000000 , 2591.000000 , 2592.000000 , 2593.000000 , 2594.000000 , 2595.000000 , 2596.000000 , 2597.000000 , 2598.000000 , 2599.000000 , 2600.000000 , 2601.000000 , 2602.000000 , 2603.000000 , 2604.000000 , 2605.000000 , 2606.000000 , 2607.000000 , 2608.000000 , 2609.000000 , 2610.000000 , 2611.000000 , 2612.000000 , 2613.000000 , 2614.000000 , 2615.000000 , 2616.000000 , 2617.000000 , 2618.000000 , 2619.000000 , 2620.000000 , 2621.000000 , 2622.000000 , 2623.000000 , 2624.000000 , 2625.000000 , 2626.000000 , 2627.000000 , 2628.000000 , 2629.000000 , 2630.000000 , 2631.000000 , 2632.000000 , 2633.000000 , 2634.000000 , 2635.000000 , 2636.000000 , 2637.000000 , 2638.000000 , 2639.000000 , 2640.000000 , 2641.000000 , 2642.000000 , 2643.000000 , 2644.000000 , 2645.000000 , 2646.000000 , 2647.000000 , 2648.000000 , 2649.000000 , 2650.000000 , 2651.000000 , 2652.000000 , 2653.000000 , 2654.000000 , 2655.000000 , 2656.000000 , 2657.000000 , 2658.000000 , 2659.000000 , 2660.000000 , 2661.000000 , 2662.000000 , 2663.000000 , 2664.000000 , 2665.000000 , 2666.000000 , 2667.000000 , 2668.000000 , 2669.000000 , 2670.000000 , 2671.000000 , 2672.000000 , 2673.000000 , 2674.000000 , 2675.000000 , 2676.000000 , 2677.000000 , 2678.000000 , 2679.000000 , 2680.000000 , 2681.000000 , 2682.000000 , 2683.000000 , 2684.000000 , 2685.000000 , 2686.000000 , 2687.000000 , 2688.000000 , 2689.000000 , 2690.000000 , 2691.000000 , 2692.000000 , 2693.000000 , 2694.000000 , 2695.000000 , 2696.000000 , 2697.000000 , 2698.000000 , 2699.000000 , 2700.000000 , 2701.000000 , 2702.000000 , 2703.000000 , 2704.000000 , 2705.000000 , 2706.000000 , 2707.000000 , 2708.000000 , 2709.000000 , 2710.000000 , 2711.000000 , 2712.000000 , 2713.000000 , 2714.000000 , 2715.000000 , 2716.000000 , 2717.000000 , 2718.000000 , 2719.000000 , 2720.000000 , 2721.000000 , 2722.000000 , 2723.000000 , 2724.000000 , 2725.000000 , 2726.000000 , 2727.000000 , 2728.000000 , 2729.000000 , 2730.000000 , 2731.000000 , 2732.000000 , 2733.000000 , 2734.000000 , 2735.000000 , 2736.000000 , 2737.000000 , 2738.000000 , 2739.000000 , 2740.000000 , 2741.000000 , 2742.000000 , 2743.000000 , 2744.000000 , 2745.000000 , 2746.000000 , 2747.000000 , 2748.000000 , 2749.000000 , 2750.000000 , 2751.000000 , 2752.000000 , 2753.000000 , 2754.000000 , 2755.000000 , 2756.000000 , 2757.000000 , 2758.000000 , 2759.000000 , 2760.000000 , 2761.000000 , 2762.000000 , 2763.000000 , 2764.000000 , 2765.000000 , 2766.000000 , 2767.000000 , 2768.000000 , 2769.000000 , 2770.000000 , 2771.000000 , 2772.000000 , 2773.000000 , 2774.000000 , 2775.000000 , 2776.000000 , 2777.000000 , 2778.000000 , 2779.000000 , 2780.000000 , 2781.000000 , 2782.000000 , 2783.000000 , 2784.000000 , 2785.000000 , 2786.000000 , 2787.000000 , 2788.000000 , 2789.000000 , 2790.000000 , 2791.000000 , 2792.000000 , 2793.000000 , 2794.000000 , 2795.000000 , 2796.000000 , 2797.000000 , 2798.000000 , 2799.000000 , 2800.000000 , 2801.000000 , 2802.000000 , 2803.000000 , 2804.000000 , 2805.000000 , 2806.000000 , 2807.000000 , 2808.000000 , 2809.000000 , 2810.000000 , 2811.000000 , 2812.000000 , 2813.000000 , 2814.000000 , 2815.000000 , 2816.000000 , 2817.000000 , 2818.000000 , 2819.000000 , 2820.000000 , 2821.000000 , 2822.000000 , 2823.000000 , 2824.000000 , 2825.000000 , 2826.000000 , 2827.000000 , 2828.000000 , 2829.000000 , 2830.000000 , 2831.000000 , 2832.000000 , 2833.000000 , 2834.000000 , 2835.000000 , 2836.000000 , 2837.000000 , 2838.000000 , 2839.000000 , 2840.000000 , 2841.000000 , 2842.000000 , 2843.000000 , 2844.000000 , 2845.000000 , 2846.000000 , 2847.000000 , 2848.000000 , 2849.000000 , 2850.000000 , 2851.000000 , 2852.000000 , 2853.000000 , 2854.000000 , 2855.000000 , 2856.000000 , 2857.000000 , 2858.000000 , 2859.000000 , 2860.000000 , 2861.000000 , 2862.000000 , 2863.000000 , 2864.000000 , 2865.000000 , 2866.000000 , 2867.000000 , 2868.000000 , 2869.000000 , 2870.000000 , 2871.000000 , 2872.000000 , 2873.000000 , 2874.000000 , 2875.000000 , 2876.000000 , 2877.000000 , 2878.000000 , 2879.000000 , 2880.000000 , 2881.000000 , 2882.000000 , 2883.000000 , 2884.000000 , 2885.000000 , 2886.000000 , 2887.000000 , 2888.000000 , 2889.000000 , 2890.000000 , 2891.000000 , 2892.000000 , 2893.000000 , 2894.000000 , 2895.000000 , 2896.000000 , 2897.000000 , 2898.000000 , 2899.000000 , 2900.000000 , 2901.000000 , 2902.000000 , 2903.000000 , 2904.000000 , 2905.000000 , 2906.000000 , 2907.000000 , 2908.000000 , 2909.000000 , 2910.000000 , 2911.000000 , 2912.000000 , 2913.000000 , 2914.000000 , 2915.000000 , 2916.000000 , 2917.000000 , 2918.000000 , 2919.000000 , 2920.000000 , 2921.000000 , 2922.000000 , 2923.000000 , 2924.000000 , 2925.000000 , 2926.000000 , 2927.000000 , 2928.000000 , 2929.000000 , 2930.000000 , 2931.000000 , 2932.000000 , 2933.000000 , 2934.000000 , 2935.000000 , 2936.000000 , 2937.000000 , 2938.000000 , 2939.000000 , 2940.000000 , 2941.000000 , 2942.000000 , 2943.000000 , 2944.000000 , 2945.000000 , 2946.000000 , 2947.000000 , 2948.000000 , 2949.000000 , 2950.000000 , 2951.000000 , 2952.000000 , 2953.000000 , 2954.000000 , 2955.000000 , 2956.000000 , 2957.000000 , 2958.000000 , 2959.000000 , 2960.000000 , 2961.000000 , 2962.000000 , 2963.000000 , 2964.000000 , 2965.000000 , 2966.000000 , 2967.000000 , 2968.000000 , 2969.000000 , 2970.000000 , 2971.000000 , 2972.000000 , 2973.000000 , 2974.000000 , 2975.000000 , 2976.000000 , 2977.000000 , 2978.000000 , 2979.000000 , 2980.000000 , 2981.000000 , 2982.000000 , 2983.000000 , 2984.000000 , 2985.000000 , 2986.000000 , 2987.000000 , 2988.000000 , 2989.000000 , 2990.000000 , 2991.000000 , 2992.000000 , 2993.000000 , 2994.000000 , 2995.000000 , 2996.000000 , 2997.000000 , 2998.000000 , 2999.000000 , 3000.000000 , 3001.000000 , 3002.000000 , 3003.000000 , 3004.000000 , 3005.000000 , 3006.000000 , 3007.000000 , 3008.000000 , 3009.000000 , 3010.000000 , 3011.000000 , 3012.000000 , 3013.000000 , 3014.000000 , 3015.000000 , 3016.000000 , 3017.000000 , 3018.000000 , 3019.000000 , 3020.000000 , 3021.000000 , 3022.000000 , 3023.000000 , 3024.000000 , 3025.000000 , 3026.000000 , 3027.000000 , 3028.000000 , 3029.000000 , 3030.000000 , 3031.000000 , 3032.000000 , 3033.000000 , 3034.000000 , 3035.000000 , 3036.000000 , 3037.000000 , 3038.000000 , 3039.000000 , 3040.000000 , 3041.000000 , 3042.000000 , 3043.000000 , 3044.000000 , 3045.000000 , 3046.000000 , 3047.000000 , 3048.000000 , 3049.000000 , 3050.000000 , 3051.000000 , 3052.000000 , 3053.000000 , 3054.000000 , 3055.000000 , 3056.000000 , 3057.000000 , 3058.000000 , 3059.000000 , 3060.000000 , 3061.000000 , 3062.000000 , 3063.000000 , 3064.000000 , 3065.000000 , 3066.000000 , 3067.000000 , 3068.000000 , 3069.000000 , 3070.000000 , 3071.000000 , 3072.000000 , 3073.000000 , 3074.000000 , 3075.000000 , 3076.000000 , 3077.000000 , 3078.000000 , 3079.000000 , 3080.000000 , 3081.000000 , 3082.000000 , 3083.000000 , 3084.000000 , 3085.000000 , 3086.000000 , 3087.000000 , 3088.000000 , 3089.000000 , 3090.000000 , 3091.000000 , 3092.000000 , 3093.000000 , 3094.000000 , 3095.000000 , 3096.000000 , 3097.000000 , 3098.000000 , 3099.000000 , 3100.000000 , 3101.000000 , 3102.000000 , 3103.000000 , 3104.000000 , 3105.000000 , 3106.000000 , 3107.000000 , 3108.000000 , 3109.000000 , 3110.000000 , 3111.000000 , 3112.000000 , 3113.000000 , 3114.000000 , 3115.000000 , 3116.000000 , 3117.000000 , 3118.000000 , 3119.000000 , 3120.000000 , 3121.000000 , 3122.000000 , 3123.000000 , 3124.000000 , 3125.000000 , 3126.000000 , 3127.000000 , 3128.000000 , 3129.000000 , 3130.000000 , 3131.000000 , 3132.000000 , 3133.000000 , 3134.000000 , 3135.000000 , 3136.000000 , 3137.000000 , 3138.000000 , 3139.000000 , 3140.000000 , 3141.000000 , 3142.000000 , 3143.000000 , 3144.000000 , 3145.000000 , 3146.000000 , 3147.000000 , 3148.000000 , 3149.000000 , 3150.000000 , 3151.000000 , 3152.000000 , 3153.000000 , 3154.000000 , 3155.000000 , 3156.000000 , 3157.000000 , 3158.000000 , 3159.000000 , 3160.000000 , 3161.000000 , 3162.000000 , 3163.000000 , 3164.000000 , 3165.000000 , 3166.000000 , 3167.000000 , 3168.000000 , 3169.000000 , 3170.000000 , 3171.000000 , 3172.000000 , 3173.000000 , 3174.000000 , 3175.000000 , 3176.000000 , 3177.000000 , 3178.000000 , 3179.000000 , 3180.000000 , 3181.000000 , 3182.000000 , 3183.000000 , 3184.000000 , 3185.000000 , 3186.000000 , 3187.000000 , 3188.000000 , 3189.000000 , 3190.000000 , 3191.000000 , 3192.000000 , 3193.000000 , 3194.000000 , 3195.000000 , 3196.000000 , 3197.000000 , 3198.000000 , 3199.000000 , 3200.000000 , 3201.000000 , 3202.000000 , 3203.000000 , 3204.000000 , 3205.000000 , 3206.000000 , 3207.000000 , 3208.000000 , 3209.000000 , 3210.000000 , 3211.000000 , 3212.000000 , 3213.000000 , 3214.000000 , 3215.000000 , 3216.000000 , 3217.000000 , 3218.000000 , 3219.000000 , 3220.000000 , 3221.000000 , 3222.000000 , 3223.000000 , 3224.000000 , 3225.000000 , 3226.000000 , 3227.000000 , 3228.000000 , 3229.000000 , 3230.000000 , 3231.000000 , 3232.000000 , 3233.000000 , 3234.000000 , 3235.000000 , 3236.000000 , 3237.000000 , 3238.000000 , 3239.000000 , 3240.000000 , 3241.000000 , 3242.000000 , 3243.000000 , 3244.000000 , 3245.000000 , 3246.000000 , 3247.000000 , 3248.000000 , 3249.000000 , 3250.000000 , 3251.000000 , 3252.000000 , 3253.000000 , 3254.000000 , 3255.000000 , 3256.000000 , 3257.000000 , 3258.000000 , 3259.000000 , 3260.000000 , 3261.000000 , 3262.000000 , 3263.000000 , 3264.000000 , 3265.000000 , 3266.000000 , 3267.000000 , 3268.000000 , 3269.000000 , 3270.000000 , 3271.000000 , 3272.000000 , 3273.000000 , 3274.000000 , 3275.000000 , 3276.000000 , 3277.000000 , 3278.000000 , 3279.000000 , 3280.000000 , 3281.000000 , 3282.000000 , 3283.000000 , 3284.000000 , 3285.000000 , 3286.000000 , 3287.000000 , 3288.000000 , 3289.000000 , 3290.000000 , 3291.000000 , 3292.000000 , 3293.000000 , 3294.000000 , 3295.000000 , 3296.000000 , 3297.000000 , 3298.000000 , 3299.000000 , 3300.000000 , 3301.000000 , 3302.000000 , 3303.000000 , 3304.000000 , 3305.000000 , 3306.000000 , 3307.000000 , 3308.000000 , 3309.000000 , 3310.000000 , 3311.000000 , 3312.000000 , 3313.000000 , 3314.000000 , 3315.000000 , 3316.000000 , 3317.000000 , 3318.000000 , 3319.000000 , 3320.000000 , 3321.000000 , 3322.000000 , 3323.000000 , 3324.000000 , 3325.000000 , 3326.000000 , 3327.000000 , 3328.000000 , 3329.000000 , 3330.000000 , 3331.000000 , 3332.000000 , 3333.000000 , 3334.000000 , 3335.000000 , 3336.000000 , 3337.000000 , 3338.000000 , 3339.000000 , 3340.000000 , 3341.000000 , 3342.000000 , 3343.000000 , 3344.000000 , 3345.000000 , 3346.000000 , 3347.000000 , 3348.000000 , 3349.000000 , 3350.000000 , 3351.000000 , 3352.000000 , 3353.000000 , 3354.000000 , 3355.000000 , 3356.000000 , 3357.000000 , 3358.000000 , 3359.000000 , 3360.000000 , 3361.000000 , 3362.000000 , 3363.000000 , 3364.000000 , 3365.000000 , 3366.000000 , 3367.000000 , 3368.000000 , 3369.000000 , 3370.000000 , 3371.000000 , 3372.000000 , 3373.000000 , 3374.000000 , 3375.000000 , 3376.000000 , 3377.000000 , 3378.000000 , 3379.000000 , 3380.000000 , 3381.000000 , 3382.000000 , 3383.000000 , 3384.000000 , 3385.000000 , 3386.000000 , 3387.000000 , 3388.000000 , 3389.000000 , 3390.000000 , 3391.000000 , 3392.000000 , 3393.000000 , 3394.000000 , 3395.000000 , 3396.000000 , 3397.000000 , 3398.000000 , 3399.000000 , 3400.000000 , 3401.000000 , 3402.000000 , 3403.000000 , 3404.000000 , 3405.000000 , 3406.000000 , 3407.000000 , 3408.000000 , 3409.000000 , 3410.000000 , 3411.000000 , 3412.000000 , 3413.000000 , 3414.000000 , 3415.000000 , 3416.000000 , 3417.000000 , 3418.000000 , 3419.000000 , 3420.000000 , 3421.000000 , 3422.000000 , 3423.000000 , 3424.000000 , 3425.000000 , 3426.000000 , 3427.000000 , 3428.000000 , 3429.000000 , 3430.000000 , 3431.000000 , 3432.000000 , 3433.000000 , 3434.000000 , 3435.000000 , 3436.000000 , 3437.000000 , 3438.000000 , 3439.000000 , 3440.000000 , 3441.000000 , 3442.000000 , 3443.000000 , 3444.000000 , 3445.000000 , 3446.000000 , 3447.000000 , 3448.000000 , 3449.000000 , 3450.000000 , 3451.000000 , 3452.000000 , 3453.000000 , 3454.000000 , 3455.000000 , 3456.000000 , 3457.000000 , 3458.000000 , 3459.000000 , 3460.000000 , 3461.000000 , 3462.000000 , 3463.000000 , 3464.000000 , 3465.000000 , 3466.000000 , 3467.000000 , 3468.000000 , 3469.000000 , 3470.000000 , 3471.000000 , 3472.000000 , 3473.000000 , 3474.000000 , 3475.000000 , 3476.000000 , 3477.000000 , 3478.000000 , 3479.000000 , 3480.000000 , 3481.000000 , 3482.000000 , 3483.000000 , 3484.000000 , 3485.000000 , 3486.000000 , 3487.000000 , 3488.000000 , 3489.000000 , 3490.000000 , 3491.000000 , 3492.000000 , 3493.000000 , 3494.000000 , 3495.000000 , 3496.000000 , 3497.000000 , 3498.000000 , 3499.000000 , 3500.000000 , 3501.000000 , 3502.000000 , 3503.000000 , 3504.000000 , 3505.000000 , 3506.000000 , 3507.000000 , 3508.000000 , 3509.000000 , 3510.000000 , 3511.000000 , 3512.000000 , 3513.000000 , 3514.000000 , 3515.000000 , 3516.000000 , 3517.000000 , 3518.000000 , 3519.000000 , 3520.000000 , 3521.000000 , 3522.000000 , 3523.000000 , 3524.000000 , 3525.000000 , 3526.000000 , 3527.000000 , 3528.000000 , 3529.000000 , 3530.000000 , 3531.000000 , 3532.000000 , 3533.000000 , 3534.000000 , 3535.000000 , 3536.000000 , 3537.000000 , 3538.000000 , 3539.000000 , 3540.000000 , 3541.000000 , 3542.000000 , 3543.000000 , 3544.000000 , 3545.000000 , 3546.000000 , 3547.000000 , 3548.000000 , 3549.000000 , 3550.000000 , 3551.000000 , 3552.000000 , 3553.000000 , 3554.000000 , 3555.000000 , 3556.000000 , 3557.000000 , 3558.000000 , 3559.000000 , 3560.000000 , 3561.000000 , 3562.000000 , 3563.000000 , 3564.000000 , 3565.000000 , 3566.000000 , 3567.000000 , 3568.000000 , 3569.000000 , 3570.000000 , 3571.000000 , 3572.000000 , 3573.000000 , 3574.000000 , 3575.000000 , 3576.000000 , 3577.000000 , 3578.000000 , 3579.000000 , 3580.000000 , 3581.000000 , 3582.000000 , 3583.000000 , 3584.000000 , 3585.000000 , 3586.000000 , 3587.000000 , 3588.000000 , 3589.000000 , 3590.000000 , 3591.000000 , 3592.000000 , 3593.000000 , 3594.000000 , 3595.000000 , 3596.000000 , 3597.000000 , 3598.000000 , 3599.000000 , 3600.000000 , 3601.000000 , 3602.000000 , 3603.000000 , 3604.000000 , 3605.000000 , 3606.000000 , 3607.000000 , 3608.000000 , 3609.000000 , 3610.000000 , 3611.000000 , 3612.000000 , 3613.000000 , 3614.000000 , 3615.000000 , 3616.000000 , 3617.000000 , 3618.000000 , 3619.000000 , 3620.000000 , 3621.000000 , 3622.000000 , 3623.000000 , 3624.000000 , 3625.000000 , 3626.000000 , 3627.000000 , 3628.000000 , 3629.000000 , 3630.000000 , 3631.000000 , 3632.000000 , 3633.000000 , 3634.000000 , 3635.000000 , 3636.000000 , 3637.000000 , 3638.000000 , 3639.000000 , 3640.000000 , 3641.000000 , 3642.000000 , 3643.000000 , 3644.000000 , 3645.000000 , 3646.000000 , 3647.000000 , 3648.000000 , 3649.000000 , 3650.000000 , 3651.000000 , 3652.000000 , 3653.000000 , 3654.000000 , 3655.000000 , 3656.000000 , 3657.000000 , 3658.000000 , 3659.000000 , 3660.000000 , 3661.000000 , 3662.000000 , 3663.000000 , 3664.000000 , 3665.000000 , 3666.000000 , 3667.000000 , 3668.000000 , 3669.000000 , 3670.000000 , 3671.000000 , 3672.000000 , 3673.000000 , 3674.000000 , 3675.000000 , 3676.000000 , 3677.000000 , 3678.000000 , 3679.000000 , 3680.000000 , 3681.000000 , 3682.000000 , 3683.000000 , 3684.000000 , 3685.000000 , 3686.000000 , 3687.000000 , 3688.000000 , 3689.000000 , 3690.000000 , 3691.000000 , 3692.000000 , 3693.000000 , 3694.000000 , 3695.000000 , 3696.000000 , 3697.000000 , 3698.000000 , 3699.000000 , 3700.000000 , 3701.000000 , 3702.000000 , 3703.000000 , 3704.000000 , 3705.000000 , 3706.000000 , 3707.000000 , 3708.000000 , 3709.000000 , 3710.000000 , 3711.000000 , 3712.000000 , 3713.000000 , 3714.000000 , 3715.000000 , 3716.000000 , 3717.000000 , 3718.000000 , 3719.000000 , 3720.000000 , 3721.000000 , 3722.000000 , 3723.000000 , 3724.000000 , 3725.000000 , 3726.000000 , 3727.000000 , 3728.000000 , 3729.000000 , 3730.000000 , 3731.000000 , 3732.000000 , 3733.000000 , 3734.000000 , 3735.000000 , 3736.000000 , 3737.000000 , 3738.000000 , 3739.000000 , 3740.000000 , 3741.000000 , 3742.000000 , 3743.000000 , 3744.000000 , 3745.000000 , 3746.000000 , 3747.000000 , 3748.000000 , 3749.000000 , 3750.000000 , 3751.000000 , 3752.000000 , 3753.000000 , 3754.000000 , 3755.000000 , 3756.000000 , 3757.000000 , 3758.000000 , 3759.000000 , 3760.000000 , 3761.000000 , 3762.000000 , 3763.000000 , 3764.000000 , 3765.000000 , 3766.000000 , 3767.000000 , 3768.000000 , 3769.000000 , 3770.000000 , 3771.000000 , 3772.000000 , 3773.000000 , 3774.000000 , 3775.000000 , 3776.000000 , 3777.000000 , 3778.000000 , 3779.000000 , 3780.000000 , 3781.000000 , 3782.000000 , 3783.000000 , 3784.000000 , 3785.000000 , 3786.000000 , 3787.000000 , 3788.000000 , 3789.000000 , 3790.000000 , 3791.000000 , 3792.000000 , 3793.000000 , 3794.000000 , 3795.000000 , 3796.000000 , 3797.000000 , 3798.000000 , 3799.000000 , 3800.000000 , 3801.000000 , 3802.000000 , 3803.000000 , 3804.000000 , 3805.000000 , 3806.000000 , 3807.000000 , 3808.000000 , 3809.000000 , 3810.000000 , 3811.000000 , 3812.000000 , 3813.000000 , 3814.000000 , 3815.000000 , 3816.000000 , 3817.000000 , 3818.000000 , 3819.000000 , 3820.000000 , 3821.000000 , 3822.000000 , 3823.000000 , 3824.000000 , 3825.000000 , 3826.000000 , 3827.000000 , 3828.000000 , 3829.000000 , 3830.000000 , 3831.000000 , 3832.000000 , 3833.000000 , 3834.000000 , 3835.000000 , 3836.000000 , 3837.000000 , 3838.000000 , 3839.000000 , 3840.000000 , 3841.000000 , 3842.000000 , 3843.000000 , 3844.000000 , 3845.000000 , 3846.000000 , 3847.000000 , 3848.000000 , 3849.000000 , 3850.000000 , 3851.000000 , 3852.000000 , 3853.000000 , 3854.000000 , 3855.000000 , 3856.000000 , 3857.000000 , 3858.000000 , 3859.000000 , 3860.000000 , 3861.000000 , 3862.000000 , 3863.000000 , 3864.000000 , 3865.000000 , 3866.000000 , 3867.000000 , 3868.000000 , 3869.000000 , 3870.000000 , 3871.000000 , 3872.000000 , 3873.000000 , 3874.000000 , 3875.000000 , 3876.000000 , 3877.000000 , 3878.000000 , 3879.000000 , 3880.000000 , 3881.000000 , 3882.000000 , 3883.000000 , 3884.000000 , 3885.000000 , 3886.000000 , 3887.000000 , 3888.000000 , 3889.000000 , 3890.000000 , 3891.000000 , 3892.000000 , 3893.000000 , 3894.000000 , 3895.000000 , 3896.000000 , 3897.000000 , 3898.000000 , 3899.000000 , 3900.000000 , 3901.000000 , 3902.000000 , 3903.000000 , 3904.000000 , 3905.000000 , 3906.000000 , 3907.000000 , 3908.000000 , 3909.000000 , 3910.000000 , 3911.000000 , 3912.000000 , 3913.000000 , 3914.000000 , 3915.000000 , 3916.000000 , 3917.000000 , 3918.000000 , 3919.000000 , 3920.000000 , 3921.000000 , 3922.000000 , 3923.000000 , 3924.000000 , 3925.000000 , 3926.000000 , 3927.000000 , 3928.000000 , 3929.000000 , 3930.000000 , 3931.000000 , 3932.000000 , 3933.000000 , 3934.000000 , 3935.000000 , 3936.000000 , 3937.000000 , 3938.000000 , 3939.000000 , 3940.000000 , 3941.000000 , 3942.000000 , 3943.000000 , 3944.000000 , 3945.000000 , 3946.000000 , 3947.000000 , 3948.000000 , 3949.000000 , 3950.000000 , 3951.000000 , 3952.000000 , 3953.000000 , 3954.000000 , 3955.000000 , 3956.000000 , 3957.000000 , 3958.000000 , 3959.000000 , 3960.000000 , 3961.000000 , 3962.000000 , 3963.000000 , 3964.000000 , 3965.000000 , 3966.000000 , 3967.000000 , 3968.000000 , 3969.000000 , 3970.000000 , 3971.000000 , 3972.000000 , 3973.000000 , 3974.000000 , 3975.000000 , 3976.000000 , 3977.000000 , 3978.000000 , 3979.000000 , 3980.000000 , 3981.000000 , 3982.000000 , 3983.000000 , 3984.000000 , 3985.000000 , 3986.000000 , 3987.000000 , 3988.000000 , 3989.000000 , 3990.000000 , 3991.000000 , 3992.000000 , 3993.000000 , 3994.000000 , 3995.000000 , 3996.000000 , 3997.000000 , 3998.000000 , 3999.000000 , 4000.000000 , 4001.000000 , 4002.000000 , 4003.000000 , 4004.000000 , 4005.000000 , 4006.000000 , 4007.000000 , 4008.000000 , 4009.000000 , 4010.000000 , 4011.000000 , 4012.000000 , 4013.000000 , 4014.000000 , 4015.000000 , 4016.000000 , 4017.000000 , 4018.000000 , 4019.000000 , 4020.000000 , 4021.000000 , 4022.000000 , 4023.000000 , 4024.000000 , 4025.000000 , 4026.000000 , 4027.000000 , 4028.000000 , 4029.000000 , 4030.000000 , 4031.000000 , 4032.000000 , 4033.000000 , 4034.000000 , 4035.000000 , 4036.000000 , 4037.000000 , 4038.000000 , 4039.000000 , 4040.000000 , 4041.000000 , 4042.000000 , 4043.000000 , 4044.000000 , 4045.000000 , 4046.000000 , 4047.000000 , 4048.000000 , 4049.000000 , 4050.000000 , 4051.000000 , 4052.000000 , 4053.000000 , 4054.000000 , 4055.000000 , 4056.000000 , 4057.000000 , 4058.000000 , 4059.000000 , 4060.000000 , 4061.000000 , 4062.000000 , 4063.000000 , 4064.000000 , 4065.000000 , 4066.000000 , 4067.000000 , 4068.000000 , 4069.000000 , 4070.000000 , 4071.000000 , 4072.000000 , 4073.000000 , 4074.000000 , 4075.000000 , 4076.000000 , 4077.000000 , 4078.000000 , 4079.000000 , 4080.000000 , 4081.000000 , 4082.000000 , 4083.000000 , 4084.000000 , 4085.000000 , 4086.000000 , 4087.000000 , 4088.000000 , 4089.000000 , 4090.000000 , 4091.000000 , 4092.000000 , 4093.000000 , 4094.000000 , 4095.000000 }; static double axpy_4096_y [ 4096 ] = { 1.000000 , 2.000000 , 3.000000 , 4.000000 , 5.000000 , 6.000000 , 7.000000 , 8.000000 , 9.000000 , 10.000000 , 11.000000 , 12.000000 , 13.000000 , 14.000000 , 15.000000 , 16.000000 , 17.000000 , 18.000000 , 19.000000 , 20.000000 , 21.000000 , 22.000000 , 23.000000 , 24.000000 , 25.000000 , 26.000000 , 27.000000 , 28.000000 , 29.000000 , 30.000000 , 31.000000 , 32.000000 , 33.000000 , 34.000000 , 35.000000 , 36.000000 , 37.000000 , 38.000000 , 39.000000 , 40.000000 , 41.000000 , 42.000000 , 43.000000 , 44.000000 , 45.000000 , 46.000000 , 47.000000 , 48.000000 , 49.000000 , 50.000000 , 51.000000 , 52.000000 , 53.000000 , 54.000000 , 55.000000 , 56.000000 , 57.000000 , 58.000000 , 59.000000 , 60.000000 , 61.000000 , 62.000000 , 63.000000 , 64.000000 , 65.000000 , 66.000000 , 67.000000 , 68.000000 , 69.000000 , 70.000000 , 71.000000 , 72.000000 , 73.000000 , 74.000000 , 75.000000 , 76.000000 , 77.000000 , 78.000000 , 79.000000 , 80.000000 , 81.000000 , 82.000000 , 83.000000 , 84.000000 , 85.000000 , 86.000000 , 87.000000 , 88.000000 , 89.000000 , 90.000000 , 91.000000 , 92.000000 , 93.000000 , 94.000000 , 95.000000 , 96.000000 , 97.000000 , 98.000000 , 99.000000 , 100.000000 , 101.000000 , 102.000000 , 103.000000 , 104.000000 , 105.000000 , 106.000000 , 107.000000 , 108.000000 , 109.000000 , 110.000000 , 111.000000 , 112.000000 , 113.000000 , 114.000000 , 115.000000 , 116.000000 , 117.000000 , 118.000000 , 119.000000 , 120.000000 , 121.000000 , 122.000000 , 123.000000 , 124.000000 , 125.000000 , 126.000000 , 127.000000 , 128.000000 , 129.000000 , 130.000000 , 131.000000 , 132.000000 , 133.000000 , 134.000000 , 135.000000 , 136.000000 , 137.000000 , 138.000000 , 139.000000 , 140.000000 , 141.000000 , 142.000000 , 143.000000 , 144.000000 , 145.000000 , 146.000000 , 147.000000 , 148.000000 , 149.000000 , 150.000000 , 151.000000 , 152.000000 , 153.000000 , 154.000000 , 155.000000 , 156.000000 , 157.000000 , 158.000000 , 159.000000 , 160.000000 , 161.000000 , 162.000000 , 163.000000 , 164.000000 , 165.000000 , 166.000000 , 167.000000 , 168.000000 , 169.000000 , 170.000000 , 171.000000 , 172.000000 , 173.000000 , 174.000000 , 175.000000 , 176.000000 , 177.000000 , 178.000000 , 179.000000 , 180.000000 , 181.000000 , 182.000000 , 183.000000 , 184.000000 , 185.000000 , 186.000000 , 187.000000 , 188.000000 , 189.000000 , 190.000000 , 191.000000 , 192.000000 , 193.000000 , 194.000000 , 195.000000 , 196.000000 , 197.000000 , 198.000000 , 199.000000 , 200.000000 , 201.000000 , 202.000000 , 203.000000 , 204.000000 , 205.000000 , 206.000000 , 207.000000 , 208.000000 , 209.000000 , 210.000000 , 211.000000 , 212.000000 , 213.000000 , 214.000000 , 215.000000 , 216.000000 , 217.000000 , 218.000000 , 219.000000 , 220.000000 , 221.000000 , 222.000000 , 223.000000 , 224.000000 , 225.000000 , 226.000000 , 227.000000 , 228.000000 , 229.000000 , 230.000000 , 231.000000 , 232.000000 , 233.000000 , 234.000000 , 235.000000 , 236.000000 , 237.000000 , 238.000000 , 239.000000 , 240.000000 , 241.000000 , 242.000000 , 243.000000 , 244.000000 , 245.000000 , 246.000000 , 247.000000 , 248.000000 , 249.000000 , 250.000000 , 251.000000 , 252.000000 , 253.000000 , 254.000000 , 255.000000 , 256.000000 , 257.000000 , 258.000000 , 259.000000 , 260.000000 , 261.000000 , 262.000000 , 263.000000 , 264.000000 , 265.000000 , 266.000000 , 267.000000 , 268.000000 , 269.000000 , 270.000000 , 271.000000 , 272.000000 , 273.000000 , 274.000000 , 275.000000 , 276.000000 , 277.000000 , 278.000000 , 279.000000 , 280.000000 , 281.000000 , 282.000000 , 283.000000 , 284.000000 , 285.000000 , 286.000000 , 287.000000 , 288.000000 , 289.000000 , 290.000000 , 291.000000 , 292.000000 , 293.000000 , 294.000000 , 295.000000 , 296.000000 , 297.000000 , 298.000000 , 299.000000 , 300.000000 , 301.000000 , 302.000000 , 303.000000 , 304.000000 , 305.000000 , 306.000000 , 307.000000 , 308.000000 , 309.000000 , 310.000000 , 311.000000 , 312.000000 , 313.000000 , 314.000000 , 315.000000 , 316.000000 , 317.000000 , 318.000000 , 319.000000 , 320.000000 , 321.000000 , 322.000000 , 323.000000 , 324.000000 , 325.000000 , 326.000000 , 327.000000 , 328.000000 , 329.000000 , 330.000000 , 331.000000 , 332.000000 , 333.000000 , 334.000000 , 335.000000 , 336.000000 , 337.000000 , 338.000000 , 339.000000 , 340.000000 , 341.000000 , 342.000000 , 343.000000 , 344.000000 , 345.000000 , 346.000000 , 347.000000 , 348.000000 , 349.000000 , 350.000000 , 351.000000 , 352.000000 , 353.000000 , 354.000000 , 355.000000 , 356.000000 , 357.000000 , 358.000000 , 359.000000 , 360.000000 , 361.000000 , 362.000000 , 363.000000 , 364.000000 , 365.000000 , 366.000000 , 367.000000 , 368.000000 , 369.000000 , 370.000000 , 371.000000 , 372.000000 , 373.000000 , 374.000000 , 375.000000 , 376.000000 , 377.000000 , 378.000000 , 379.000000 , 380.000000 , 381.000000 , 382.000000 , 383.000000 , 384.000000 , 385.000000 , 386.000000 , 387.000000 , 388.000000 , 389.000000 , 390.000000 , 391.000000 , 392.000000 , 393.000000 , 394.000000 , 395.000000 , 396.000000 , 397.000000 , 398.000000 , 399.000000 , 400.000000 , 401.000000 , 402.000000 , 403.000000 , 404.000000 , 405.000000 , 406.000000 , 407.000000 , 408.000000 , 409.000000 , 410.000000 , 411.000000 , 412.000000 , 413.000000 , 414.000000 , 415.000000 , 416.000000 , 417.000000 , 418.000000 , 419.000000 , 420.000000 , 421.000000 , 422.000000 , 423.000000 , 424.000000 , 425.000000 , 426.000000 , 427.000000 , 428.000000 , 429.000000 , 430.000000 , 431.000000 , 432.000000 , 433.000000 , 434.000000 , 435.000000 , 436.000000 , 437.000000 , 438.000000 , 439.000000 , 440.000000 , 441.000000 , 442.000000 , 443.000000 , 444.000000 , 445.000000 , 446.000000 , 447.000000 , 448.000000 , 449.000000 , 450.000000 , 451.000000 , 452.000000 , 453.000000 , 454.000000 , 455.000000 , 456.000000 , 457.000000 , 458.000000 , 459.000000 , 460.000000 , 461.000000 , 462.000000 , 463.000000 , 464.000000 , 465.000000 , 466.000000 , 467.000000 , 468.000000 , 469.000000 , 470.000000 , 471.000000 , 472.000000 , 473.000000 , 474.000000 , 475.000000 , 476.000000 , 477.000000 , 478.000000 , 479.000000 , 480.000000 , 481.000000 , 482.000000 , 483.000000 , 484.000000 , 485.000000 , 486.000000 , 487.000000 , 488.000000 , 489.000000 , 490.000000 , 491.000000 , 492.000000 , 493.000000 , 494.000000 , 495.000000 , 496.000000 , 497.000000 , 498.000000 , 499.000000 , 500.000000 , 501.000000 , 502.000000 , 503.000000 , 504.000000 , 505.000000 , 506.000000 , 507.000000 , 508.000000 , 509.000000 , 510.000000 , 511.000000 , 512.000000 , 513.000000 , 514.000000 , 515.000000 , 516.000000 , 517.000000 , 518.000000 , 519.000000 , 520.000000 , 521.000000 , 522.000000 , 523.000000 , 524.000000 , 525.000000 , 526.000000 , 527.000000 , 528.000000 , 529.000000 , 530.000000 , 531.000000 , 532.000000 , 533.000000 , 534.000000 , 535.000000 , 536.000000 , 537.000000 , 538.000000 , 539.000000 , 540.000000 , 541.000000 , 542.000000 , 543.000000 , 544.000000 , 545.000000 , 546.000000 , 547.000000 , 548.000000 , 549.000000 , 550.000000 , 551.000000 , 552.000000 , 553.000000 , 554.000000 , 555.000000 , 556.000000 , 557.000000 , 558.000000 , 559.000000 , 560.000000 , 561.000000 , 562.000000 , 563.000000 , 564.000000 , 565.000000 , 566.000000 , 567.000000 , 568.000000 , 569.000000 , 570.000000 , 571.000000 , 572.000000 , 573.000000 , 574.000000 , 575.000000 , 576.000000 , 577.000000 , 578.000000 , 579.000000 , 580.000000 , 581.000000 , 582.000000 , 583.000000 , 584.000000 , 585.000000 , 586.000000 , 587.000000 , 588.000000 , 589.000000 , 590.000000 , 591.000000 , 592.000000 , 593.000000 , 594.000000 , 595.000000 , 596.000000 , 597.000000 , 598.000000 , 599.000000 , 600.000000 , 601.000000 , 602.000000 , 603.000000 , 604.000000 , 605.000000 , 606.000000 , 607.000000 , 608.000000 , 609.000000 , 610.000000 , 611.000000 , 612.000000 , 613.000000 , 614.000000 , 615.000000 , 616.000000 , 617.000000 , 618.000000 , 619.000000 , 620.000000 , 621.000000 , 622.000000 , 623.000000 , 624.000000 , 625.000000 , 626.000000 , 627.000000 , 628.000000 , 629.000000 , 630.000000 , 631.000000 , 632.000000 , 633.000000 , 634.000000 , 635.000000 , 636.000000 , 637.000000 , 638.000000 , 639.000000 , 640.000000 , 641.000000 , 642.000000 , 643.000000 , 644.000000 , 645.000000 , 646.000000 , 647.000000 , 648.000000 , 649.000000 , 650.000000 , 651.000000 , 652.000000 , 653.000000 , 654.000000 , 655.000000 , 656.000000 , 657.000000 , 658.000000 , 659.000000 , 660.000000 , 661.000000 , 662.000000 , 663.000000 , 664.000000 , 665.000000 , 666.000000 , 667.000000 , 668.000000 , 669.000000 , 670.000000 , 671.000000 , 672.000000 , 673.000000 , 674.000000 , 675.000000 , 676.000000 , 677.000000 , 678.000000 , 679.000000 , 680.000000 , 681.000000 , 682.000000 , 683.000000 , 684.000000 , 685.000000 , 686.000000 , 687.000000 , 688.000000 , 689.000000 , 690.000000 , 691.000000 , 692.000000 , 693.000000 , 694.000000 , 695.000000 , 696.000000 , 697.000000 , 698.000000 , 699.000000 , 700.000000 , 701.000000 , 702.000000 , 703.000000 , 704.000000 , 705.000000 , 706.000000 , 707.000000 , 708.000000 , 709.000000 , 710.000000 , 711.000000 , 712.000000 , 713.000000 , 714.000000 , 715.000000 , 716.000000 , 717.000000 , 718.000000 , 719.000000 , 720.000000 , 721.000000 , 722.000000 , 723.000000 , 724.000000 , 725.000000 , 726.000000 , 727.000000 , 728.000000 , 729.000000 , 730.000000 , 731.000000 , 732.000000 , 733.000000 , 734.000000 , 735.000000 , 736.000000 , 737.000000 , 738.000000 , 739.000000 , 740.000000 , 741.000000 , 742.000000 , 743.000000 , 744.000000 , 745.000000 , 746.000000 , 747.000000 , 748.000000 , 749.000000 , 750.000000 , 751.000000 , 752.000000 , 753.000000 , 754.000000 , 755.000000 , 756.000000 , 757.000000 , 758.000000 , 759.000000 , 760.000000 , 761.000000 , 762.000000 , 763.000000 , 764.000000 , 765.000000 , 766.000000 , 767.000000 , 768.000000 , 769.000000 , 770.000000 , 771.000000 , 772.000000 , 773.000000 , 774.000000 , 775.000000 , 776.000000 , 777.000000 , 778.000000 , 779.000000 , 780.000000 , 781.000000 , 782.000000 , 783.000000 , 784.000000 , 785.000000 , 786.000000 , 787.000000 , 788.000000 , 789.000000 , 790.000000 , 791.000000 , 792.000000 , 793.000000 , 794.000000 , 795.000000 , 796.000000 , 797.000000 , 798.000000 , 799.000000 , 800.000000 , 801.000000 , 802.000000 , 803.000000 , 804.000000 , 805.000000 , 806.000000 , 807.000000 , 808.000000 , 809.000000 , 810.000000 , 811.000000 , 812.000000 , 813.000000 , 814.000000 , 815.000000 , 816.000000 , 817.000000 , 818.000000 , 819.000000 , 820.000000 , 821.000000 , 822.000000 , 823.000000 , 824.000000 , 825.000000 , 826.000000 , 827.000000 , 828.000000 , 829.000000 , 830.000000 , 831.000000 , 832.000000 , 833.000000 , 834.000000 , 835.000000 , 836.000000 , 837.000000 , 838.000000 , 839.000000 , 840.000000 , 841.000000 , 842.000000 , 843.000000 , 844.000000 , 845.000000 , 846.000000 , 847.000000 , 848.000000 , 849.000000 , 850.000000 , 851.000000 , 852.000000 , 853.000000 , 854.000000 , 855.000000 , 856.000000 , 857.000000 , 858.000000 , 859.000000 , 860.000000 , 861.000000 , 862.000000 , 863.000000 , 864.000000 , 865.000000 , 866.000000 , 867.000000 , 868.000000 , 869.000000 , 870.000000 , 871.000000 , 872.000000 , 873.000000 , 874.000000 , 875.000000 , 876.000000 , 877.000000 , 878.000000 , 879.000000 , 880.000000 , 881.000000 , 882.000000 , 883.000000 , 884.000000 , 885.000000 , 886.000000 , 887.000000 , 888.000000 , 889.000000 , 890.000000 , 891.000000 , 892.000000 , 893.000000 , 894.000000 , 895.000000 , 896.000000 , 897.000000 , 898.000000 , 899.000000 , 900.000000 , 901.000000 , 902.000000 , 903.000000 , 904.000000 , 905.000000 , 906.000000 , 907.000000 , 908.000000 , 909.000000 , 910.000000 , 911.000000 , 912.000000 , 913.000000 , 914.000000 , 915.000000 , 916.000000 , 917.000000 , 918.000000 , 919.000000 , 920.000000 , 921.000000 , 922.000000 , 923.000000 , 924.000000 , 925.000000 , 926.000000 , 927.000000 , 928.000000 , 929.000000 , 930.000000 , 931.000000 , 932.000000 , 933.000000 , 934.000000 , 935.000000 , 936.000000 , 937.000000 , 938.000000 , 939.000000 , 940.000000 , 941.000000 , 942.000000 , 943.000000 , 944.000000 , 945.000000 , 946.000000 , 947.000000 , 948.000000 , 949.000000 , 950.000000 , 951.000000 , 952.000000 , 953.000000 , 954.000000 , 955.000000 , 956.000000 , 957.000000 , 958.000000 , 959.000000 , 960.000000 , 961.000000 , 962.000000 , 963.000000 , 964.000000 , 965.000000 , 966.000000 , 967.000000 , 968.000000 , 969.000000 , 970.000000 , 971.000000 , 972.000000 , 973.000000 , 974.000000 , 975.000000 , 976.000000 , 977.000000 , 978.000000 , 979.000000 , 980.000000 , 981.000000 , 982.000000 , 983.000000 , 984.000000 , 985.000000 , 986.000000 , 987.000000 , 988.000000 , 989.000000 , 990.000000 , 991.000000 , 992.000000 , 993.000000 , 994.000000 , 995.000000 , 996.000000 , 997.000000 , 998.000000 , 999.000000 , 1000.000000 , 1001.000000 , 1002.000000 , 1003.000000 , 1004.000000 , 1005.000000 , 1006.000000 , 1007.000000 , 1008.000000 , 1009.000000 , 1010.000000 , 1011.000000 , 1012.000000 , 1013.000000 , 1014.000000 , 1015.000000 , 1016.000000 , 1017.000000 , 1018.000000 , 1019.000000 , 1020.000000 , 1021.000000 , 1022.000000 , 1023.000000 , 1024.000000 , 1025.000000 , 1026.000000 , 1027.000000 , 1028.000000 , 1029.000000 , 1030.000000 , 1031.000000 , 1032.000000 , 1033.000000 , 1034.000000 , 1035.000000 , 1036.000000 , 1037.000000 , 1038.000000 , 1039.000000 , 1040.000000 , 1041.000000 , 1042.000000 , 1043.000000 , 1044.000000 , 1045.000000 , 1046.000000 , 1047.000000 , 1048.000000 , 1049.000000 , 1050.000000 , 1051.000000 , 1052.000000 , 1053.000000 , 1054.000000 , 1055.000000 , 1056.000000 , 1057.000000 , 1058.000000 , 1059.000000 , 1060.000000 , 1061.000000 , 1062.000000 , 1063.000000 , 1064.000000 , 1065.000000 , 1066.000000 , 1067.000000 , 1068.000000 , 1069.000000 , 1070.000000 , 1071.000000 , 1072.000000 , 1073.000000 , 1074.000000 , 1075.000000 , 1076.000000 , 1077.000000 , 1078.000000 , 1079.000000 , 1080.000000 , 1081.000000 , 1082.000000 , 1083.000000 , 1084.000000 , 1085.000000 , 1086.000000 , 1087.000000 , 1088.000000 , 1089.000000 , 1090.000000 , 1091.000000 , 1092.000000 , 1093.000000 , 1094.000000 , 1095.000000 , 1096.000000 , 1097.000000 , 1098.000000 , 1099.000000 , 1100.000000 , 1101.000000 , 1102.000000 , 1103.000000 , 1104.000000 , 1105.000000 , 1106.000000 , 1107.000000 , 1108.000000 , 1109.000000 , 1110.000000 , 1111.000000 , 1112.000000 , 1113.000000 , 1114.000000 , 1115.000000 , 1116.000000 , 1117.000000 , 1118.000000 , 1119.000000 , 1120.000000 , 1121.000000 , 1122.000000 , 1123.000000 , 1124.000000 , 1125.000000 , 1126.000000 , 1127.000000 , 1128.000000 , 1129.000000 , 1130.000000 , 1131.000000 , 1132.000000 , 1133.000000 , 1134.000000 , 1135.000000 , 1136.000000 , 1137.000000 , 1138.000000 , 1139.000000 , 1140.000000 , 1141.000000 , 1142.000000 , 1143.000000 , 1144.000000 , 1145.000000 , 1146.000000 , 1147.000000 , 1148.000000 , 1149.000000 , 1150.000000 , 1151.000000 , 1152.000000 , 1153.000000 , 1154.000000 , 1155.000000 , 1156.000000 , 1157.000000 , 1158.000000 , 1159.000000 , 1160.000000 , 1161.000000 , 1162.000000 , 1163.000000 , 1164.000000 , 1165.000000 , 1166.000000 , 1167.000000 , 1168.000000 , 1169.000000 , 1170.000000 , 1171.000000 , 1172.000000 , 1173.000000 , 1174.000000 , 1175.000000 , 1176.000000 , 1177.000000 , 1178.000000 , 1179.000000 , 1180.000000 , 1181.000000 , 1182.000000 , 1183.000000 , 1184.000000 , 1185.000000 , 1186.000000 , 1187.000000 , 1188.000000 , 1189.000000 , 1190.000000 , 1191.000000 , 1192.000000 , 1193.000000 , 1194.000000 , 1195.000000 , 1196.000000 , 1197.000000 , 1198.000000 , 1199.000000 , 1200.000000 , 1201.000000 , 1202.000000 , 1203.000000 , 1204.000000 , 1205.000000 , 1206.000000 , 1207.000000 , 1208.000000 , 1209.000000 , 1210.000000 , 1211.000000 , 1212.000000 , 1213.000000 , 1214.000000 , 1215.000000 , 1216.000000 , 1217.000000 , 1218.000000 , 1219.000000 , 1220.000000 , 1221.000000 , 1222.000000 , 1223.000000 , 1224.000000 , 1225.000000 , 1226.000000 , 1227.000000 , 1228.000000 , 1229.000000 , 1230.000000 , 1231.000000 , 1232.000000 , 1233.000000 , 1234.000000 , 1235.000000 , 1236.000000 , 1237.000000 , 1238.000000 , 1239.000000 , 1240.000000 , 1241.000000 , 1242.000000 , 1243.000000 , 1244.000000 , 1245.000000 , 1246.000000 , 1247.000000 , 1248.000000 , 1249.000000 , 1250.000000 , 1251.000000 , 1252.000000 , 1253.000000 , 1254.000000 , 1255.000000 , 1256.000000 , 1257.000000 , 1258.000000 , 1259.000000 , 1260.000000 , 1261.000000 , 1262.000000 , 1263.000000 , 1264.000000 , 1265.000000 , 1266.000000 , 1267.000000 , 1268.000000 , 1269.000000 , 1270.000000 , 1271.000000 , 1272.000000 , 1273.000000 , 1274.000000 , 1275.000000 , 1276.000000 , 1277.000000 , 1278.000000 , 1279.000000 , 1280.000000 , 1281.000000 , 1282.000000 , 1283.000000 , 1284.000000 , 1285.000000 , 1286.000000 , 1287.000000 , 1288.000000 , 1289.000000 , 1290.000000 , 1291.000000 , 1292.000000 , 1293.000000 , 1294.000000 , 1295.000000 , 1296.000000 , 1297.000000 , 1298.000000 , 1299.000000 , 1300.000000 , 1301.000000 , 1302.000000 , 1303.000000 , 1304.000000 , 1305.000000 , 1306.000000 , 1307.000000 , 1308.000000 , 1309.000000 , 1310.000000 , 1311.000000 , 1312.000000 , 1313.000000 , 1314.000000 , 1315.000000 , 1316.000000 , 1317.000000 , 1318.000000 , 1319.000000 , 1320.000000 , 1321.000000 , 1322.000000 , 1323.000000 , 1324.000000 , 1325.000000 , 1326.000000 , 1327.000000 , 1328.000000 , 1329.000000 , 1330.000000 , 1331.000000 , 1332.000000 , 1333.000000 , 1334.000000 , 1335.000000 , 1336.000000 , 1337.000000 , 1338.000000 , 1339.000000 , 1340.000000 , 1341.000000 , 1342.000000 , 1343.000000 , 1344.000000 , 1345.000000 , 1346.000000 , 1347.000000 , 1348.000000 , 1349.000000 , 1350.000000 , 1351.000000 , 1352.000000 , 1353.000000 , 1354.000000 , 1355.000000 , 1356.000000 , 1357.000000 , 1358.000000 , 1359.000000 , 1360.000000 , 1361.000000 , 1362.000000 , 1363.000000 , 1364.000000 , 1365.000000 , 1366.000000 , 1367.000000 , 1368.000000 , 1369.000000 , 1370.000000 , 1371.000000 , 1372.000000 , 1373.000000 , 1374.000000 , 1375.000000 , 1376.000000 , 1377.000000 , 1378.000000 , 1379.000000 , 1380.000000 , 1381.000000 , 1382.000000 , 1383.000000 , 1384.000000 , 1385.000000 , 1386.000000 , 1387.000000 , 1388.000000 , 1389.000000 , 1390.000000 , 1391.000000 , 1392.000000 , 1393.000000 , 1394.000000 , 1395.000000 , 1396.000000 , 1397.000000 , 1398.000000 , 1399.000000 , 1400.000000 , 1401.000000 , 1402.000000 , 1403.000000 , 1404.000000 , 1405.000000 , 1406.000000 , 1407.000000 , 1408.000000 , 1409.000000 , 1410.000000 , 1411.000000 , 1412.000000 , 1413.000000 , 1414.000000 , 1415.000000 , 1416.000000 , 1417.000000 , 1418.000000 , 1419.000000 , 1420.000000 , 1421.000000 , 1422.000000 , 1423.000000 , 1424.000000 , 1425.000000 , 1426.000000 , 1427.000000 , 1428.000000 , 1429.000000 , 1430.000000 , 1431.000000 , 1432.000000 , 1433.000000 , 1434.000000 , 1435.000000 , 1436.000000 , 1437.000000 , 1438.000000 , 1439.000000 , 1440.000000 , 1441.000000 , 1442.000000 , 1443.000000 , 1444.000000 , 1445.000000 , 1446.000000 , 1447.000000 , 1448.000000 , 1449.000000 , 1450.000000 , 1451.000000 , 1452.000000 , 1453.000000 , 1454.000000 , 1455.000000 , 1456.000000 , 1457.000000 , 1458.000000 , 1459.000000 , 1460.000000 , 1461.000000 , 1462.000000 , 1463.000000 , 1464.000000 , 1465.000000 , 1466.000000 , 1467.000000 , 1468.000000 , 1469.000000 , 1470.000000 , 1471.000000 , 1472.000000 , 1473.000000 , 1474.000000 , 1475.000000 , 1476.000000 , 1477.000000 , 1478.000000 , 1479.000000 , 1480.000000 , 1481.000000 , 1482.000000 , 1483.000000 , 1484.000000 , 1485.000000 , 1486.000000 , 1487.000000 , 1488.000000 , 1489.000000 , 1490.000000 , 1491.000000 , 1492.000000 , 1493.000000 , 1494.000000 , 1495.000000 , 1496.000000 , 1497.000000 , 1498.000000 , 1499.000000 , 1500.000000 , 1501.000000 , 1502.000000 , 1503.000000 , 1504.000000 , 1505.000000 , 1506.000000 , 1507.000000 , 1508.000000 , 1509.000000 , 1510.000000 , 1511.000000 , 1512.000000 , 1513.000000 , 1514.000000 , 1515.000000 , 1516.000000 , 1517.000000 , 1518.000000 , 1519.000000 , 1520.000000 , 1521.000000 , 1522.000000 , 1523.000000 , 1524.000000 , 1525.000000 , 1526.000000 , 1527.000000 , 1528.000000 , 1529.000000 , 1530.000000 , 1531.000000 , 1532.000000 , 1533.000000 , 1534.000000 , 1535.000000 , 1536.000000 , 1537.000000 , 1538.000000 , 1539.000000 , 1540.000000 , 1541.000000 , 1542.000000 , 1543.000000 , 1544.000000 , 1545.000000 , 1546.000000 , 1547.000000 , 1548.000000 , 1549.000000 , 1550.000000 , 1551.000000 , 1552.000000 , 1553.000000 , 1554.000000 , 1555.000000 , 1556.000000 , 1557.000000 , 1558.000000 , 1559.000000 , 1560.000000 , 1561.000000 , 1562.000000 , 1563.000000 , 1564.000000 , 1565.000000 , 1566.000000 , 1567.000000 , 1568.000000 , 1569.000000 , 1570.000000 , 1571.000000 , 1572.000000 , 1573.000000 , 1574.000000 , 1575.000000 , 1576.000000 , 1577.000000 , 1578.000000 , 1579.000000 , 1580.000000 , 1581.000000 , 1582.000000 , 1583.000000 , 1584.000000 , 1585.000000 , 1586.000000 , 1587.000000 , 1588.000000 , 1589.000000 , 1590.000000 , 1591.000000 , 1592.000000 , 1593.000000 , 1594.000000 , 1595.000000 , 1596.000000 , 1597.000000 , 1598.000000 , 1599.000000 , 1600.000000 , 1601.000000 , 1602.000000 , 1603.000000 , 1604.000000 , 1605.000000 , 1606.000000 , 1607.000000 , 1608.000000 , 1609.000000 , 1610.000000 , 1611.000000 , 1612.000000 , 1613.000000 , 1614.000000 , 1615.000000 , 1616.000000 , 1617.000000 , 1618.000000 , 1619.000000 , 1620.000000 , 1621.000000 , 1622.000000 , 1623.000000 , 1624.000000 , 1625.000000 , 1626.000000 , 1627.000000 , 1628.000000 , 1629.000000 , 1630.000000 , 1631.000000 , 1632.000000 , 1633.000000 , 1634.000000 , 1635.000000 , 1636.000000 , 1637.000000 , 1638.000000 , 1639.000000 , 1640.000000 , 1641.000000 , 1642.000000 , 1643.000000 , 1644.000000 , 1645.000000 , 1646.000000 , 1647.000000 , 1648.000000 , 1649.000000 , 1650.000000 , 1651.000000 , 1652.000000 , 1653.000000 , 1654.000000 , 1655.000000 , 1656.000000 , 1657.000000 , 1658.000000 , 1659.000000 , 1660.000000 , 1661.000000 , 1662.000000 , 1663.000000 , 1664.000000 , 1665.000000 , 1666.000000 , 1667.000000 , 1668.000000 , 1669.000000 , 1670.000000 , 1671.000000 , 1672.000000 , 1673.000000 , 1674.000000 , 1675.000000 , 1676.000000 , 1677.000000 , 1678.000000 , 1679.000000 , 1680.000000 , 1681.000000 , 1682.000000 , 1683.000000 , 1684.000000 , 1685.000000 , 1686.000000 , 1687.000000 , 1688.000000 , 1689.000000 , 1690.000000 , 1691.000000 , 1692.000000 , 1693.000000 , 1694.000000 , 1695.000000 , 1696.000000 , 1697.000000 , 1698.000000 , 1699.000000 , 1700.000000 , 1701.000000 , 1702.000000 , 1703.000000 , 1704.000000 , 1705.000000 , 1706.000000 , 1707.000000 , 1708.000000 , 1709.000000 , 1710.000000 , 1711.000000 , 1712.000000 , 1713.000000 , 1714.000000 , 1715.000000 , 1716.000000 , 1717.000000 , 1718.000000 , 1719.000000 , 1720.000000 , 1721.000000 , 1722.000000 , 1723.000000 , 1724.000000 , 1725.000000 , 1726.000000 , 1727.000000 , 1728.000000 , 1729.000000 , 1730.000000 , 1731.000000 , 1732.000000 , 1733.000000 , 1734.000000 , 1735.000000 , 1736.000000 , 1737.000000 , 1738.000000 , 1739.000000 , 1740.000000 , 1741.000000 , 1742.000000 , 1743.000000 , 1744.000000 , 1745.000000 , 1746.000000 , 1747.000000 , 1748.000000 , 1749.000000 , 1750.000000 , 1751.000000 , 1752.000000 , 1753.000000 , 1754.000000 , 1755.000000 , 1756.000000 , 1757.000000 , 1758.000000 , 1759.000000 , 1760.000000 , 1761.000000 , 1762.000000 , 1763.000000 , 1764.000000 , 1765.000000 , 1766.000000 , 1767.000000 , 1768.000000 , 1769.000000 , 1770.000000 , 1771.000000 , 1772.000000 , 1773.000000 , 1774.000000 , 1775.000000 , 1776.000000 , 1777.000000 , 1778.000000 , 1779.000000 , 1780.000000 , 1781.000000 , 1782.000000 , 1783.000000 , 1784.000000 , 1785.000000 , 1786.000000 , 1787.000000 , 1788.000000 , 1789.000000 , 1790.000000 , 1791.000000 , 1792.000000 , 1793.000000 , 1794.000000 , 1795.000000 , 1796.000000 , 1797.000000 , 1798.000000 , 1799.000000 , 1800.000000 , 1801.000000 , 1802.000000 , 1803.000000 , 1804.000000 , 1805.000000 , 1806.000000 , 1807.000000 , 1808.000000 , 1809.000000 , 1810.000000 , 1811.000000 , 1812.000000 , 1813.000000 , 1814.000000 , 1815.000000 , 1816.000000 , 1817.000000 , 1818.000000 , 1819.000000 , 1820.000000 , 1821.000000 , 1822.000000 , 1823.000000 , 1824.000000 , 1825.000000 , 1826.000000 , 1827.000000 , 1828.000000 , 1829.000000 , 1830.000000 , 1831.000000 , 1832.000000 , 1833.000000 , 1834.000000 , 1835.000000 , 1836.000000 , 1837.000000 , 1838.000000 , 1839.000000 , 1840.000000 , 1841.000000 , 1842.000000 , 1843.000000 , 1844.000000 , 1845.000000 , 1846.000000 , 1847.000000 , 1848.000000 , 1849.000000 , 1850.000000 , 1851.000000 , 1852.000000 , 1853.000000 , 1854.000000 , 1855.000000 , 1856.000000 , 1857.000000 , 1858.000000 , 1859.000000 , 1860.000000 , 1861.000000 , 1862.000000 , 1863.000000 , 1864.000000 , 1865.000000 , 1866.000000 , 1867.000000 , 1868.000000 , 1869.000000 , 1870.000000 , 1871.000000 , 1872.000000 , 1873.000000 , 1874.000000 , 1875.000000 , 1876.000000 , 1877.000000 , 1878.000000 , 1879.000000 , 1880.000000 , 1881.000000 , 1882.000000 , 1883.000000 , 1884.000000 , 1885.000000 , 1886.000000 , 1887.000000 , 1888.000000 , 1889.000000 , 1890.000000 , 1891.000000 , 1892.000000 , 1893.000000 , 1894.000000 , 1895.000000 , 1896.000000 , 1897.000000 , 1898.000000 , 1899.000000 , 1900.000000 , 1901.000000 , 1902.000000 , 1903.000000 , 1904.000000 , 1905.000000 , 1906.000000 , 1907.000000 , 1908.000000 , 1909.000000 , 1910.000000 , 1911.000000 , 1912.000000 , 1913.000000 , 1914.000000 , 1915.000000 , 1916.000000 , 1917.000000 , 1918.000000 , 1919.000000 , 1920.000000 , 1921.000000 , 1922.000000 , 1923.000000 , 1924.000000 , 1925.000000 , 1926.000000 , 1927.000000 , 1928.000000 , 1929.000000 , 1930.000000 , 1931.000000 , 1932.000000 , 1933.000000 , 1934.000000 , 1935.000000 , 1936.000000 , 1937.000000 , 1938.000000 , 1939.000000 , 1940.000000 , 1941.000000 , 1942.000000 , 1943.000000 , 1944.000000 , 1945.000000 , 1946.000000 , 1947.000000 , 1948.000000 , 1949.000000 , 1950.000000 , 1951.000000 , 1952.000000 , 1953.000000 , 1954.000000 , 1955.000000 , 1956.000000 , 1957.000000 , 1958.000000 , 1959.000000 , 1960.000000 , 1961.000000 , 1962.000000 , 1963.000000 , 1964.000000 , 1965.000000 , 1966.000000 , 1967.000000 , 1968.000000 , 1969.000000 , 1970.000000 , 1971.000000 , 1972.000000 , 1973.000000 , 1974.000000 , 1975.000000 , 1976.000000 , 1977.000000 , 1978.000000 , 1979.000000 , 1980.000000 , 1981.000000 , 1982.000000 , 1983.000000 , 1984.000000 , 1985.000000 , 1986.000000 , 1987.000000 , 1988.000000 , 1989.000000 , 1990.000000 , 1991.000000 , 1992.000000 , 1993.000000 , 1994.000000 , 1995.000000 , 1996.000000 , 1997.000000 , 1998.000000 , 1999.000000 , 2000.000000 , 2001.000000 , 2002.000000 , 2003.000000 , 2004.000000 , 2005.000000 , 2006.000000 , 2007.000000 , 2008.000000 , 2009.000000 , 2010.000000 , 2011.000000 , 2012.000000 , 2013.000000 , 2014.000000 , 2015.000000 , 2016.000000 , 2017.000000 , 2018.000000 , 2019.000000 , 2020.000000 , 2021.000000 , 2022.000000 , 2023.000000 , 2024.000000 , 2025.000000 , 2026.000000 , 2027.000000 , 2028.000000 , 2029.000000 , 2030.000000 , 2031.000000 , 2032.000000 , 2033.000000 , 2034.000000 , 2035.000000 , 2036.000000 , 2037.000000 , 2038.000000 , 2039.000000 , 2040.000000 , 2041.000000 , 2042.000000 , 2043.000000 , 2044.000000 , 2045.000000 , 2046.000000 , 2047.000000 , 2048.000000 , 2049.000000 , 2050.000000 , 2051.000000 , 2052.000000 , 2053.000000 , 2054.000000 , 2055.000000 , 2056.000000 , 2057.000000 , 2058.000000 , 2059.000000 , 2060.000000 , 2061.000000 , 2062.000000 , 2063.000000 , 2064.000000 , 2065.000000 , 2066.000000 , 2067.000000 , 2068.000000 , 2069.000000 , 2070.000000 , 2071.000000 , 2072.000000 , 2073.000000 , 2074.000000 , 2075.000000 , 2076.000000 , 2077.000000 , 2078.000000 , 2079.000000 , 2080.000000 , 2081.000000 , 2082.000000 , 2083.000000 , 2084.000000 , 2085.000000 , 2086.000000 , 2087.000000 , 2088.000000 , 2089.000000 , 2090.000000 , 2091.000000 , 2092.000000 , 2093.000000 , 2094.000000 , 2095.000000 , 2096.000000 , 2097.000000 , 2098.000000 , 2099.000000 , 2100.000000 , 2101.000000 , 2102.000000 , 2103.000000 , 2104.000000 , 2105.000000 , 2106.000000 , 2107.000000 , 2108.000000 , 2109.000000 , 2110.000000 , 2111.000000 , 2112.000000 , 2113.000000 , 2114.000000 , 2115.000000 , 2116.000000 , 2117.000000 , 2118.000000 , 2119.000000 , 2120.000000 , 2121.000000 , 2122.000000 , 2123.000000 , 2124.000000 , 2125.000000 , 2126.000000 , 2127.000000 , 2128.000000 , 2129.000000 , 2130.000000 , 2131.000000 , 2132.000000 , 2133.000000 , 2134.000000 , 2135.000000 , 2136.000000 , 2137.000000 , 2138.000000 , 2139.000000 , 2140.000000 , 2141.000000 , 2142.000000 , 2143.000000 , 2144.000000 , 2145.000000 , 2146.000000 , 2147.000000 , 2148.000000 , 2149.000000 , 2150.000000 , 2151.000000 , 2152.000000 , 2153.000000 , 2154.000000 , 2155.000000 , 2156.000000 , 2157.000000 , 2158.000000 , 2159.000000 , 2160.000000 , 2161.000000 , 2162.000000 , 2163.000000 , 2164.000000 , 2165.000000 , 2166.000000 , 2167.000000 , 2168.000000 , 2169.000000 , 2170.000000 , 2171.000000 , 2172.000000 , 2173.000000 , 2174.000000 , 2175.000000 , 2176.000000 , 2177.000000 , 2178.000000 , 2179.000000 , 2180.000000 , 2181.000000 , 2182.000000 , 2183.000000 , 2184.000000 , 2185.000000 , 2186.000000 , 2187.000000 , 2188.000000 , 2189.000000 , 2190.000000 , 2191.000000 , 2192.000000 , 2193.000000 , 2194.000000 , 2195.000000 , 2196.000000 , 2197.000000 , 2198.000000 , 2199.000000 , 2200.000000 , 2201.000000 , 2202.000000 , 2203.000000 , 2204.000000 , 2205.000000 , 2206.000000 , 2207.000000 , 2208.000000 , 2209.000000 , 2210.000000 , 2211.000000 , 2212.000000 , 2213.000000 , 2214.000000 , 2215.000000 , 2216.000000 , 2217.000000 , 2218.000000 , 2219.000000 , 2220.000000 , 2221.000000 , 2222.000000 , 2223.000000 , 2224.000000 , 2225.000000 , 2226.000000 , 2227.000000 , 2228.000000 , 2229.000000 , 2230.000000 , 2231.000000 , 2232.000000 , 2233.000000 , 2234.000000 , 2235.000000 , 2236.000000 , 2237.000000 , 2238.000000 , 2239.000000 , 2240.000000 , 2241.000000 , 2242.000000 , 2243.000000 , 2244.000000 , 2245.000000 , 2246.000000 , 2247.000000 , 2248.000000 , 2249.000000 , 2250.000000 , 2251.000000 , 2252.000000 , 2253.000000 , 2254.000000 , 2255.000000 , 2256.000000 , 2257.000000 , 2258.000000 , 2259.000000 , 2260.000000 , 2261.000000 , 2262.000000 , 2263.000000 , 2264.000000 , 2265.000000 , 2266.000000 , 2267.000000 , 2268.000000 , 2269.000000 , 2270.000000 , 2271.000000 , 2272.000000 , 2273.000000 , 2274.000000 , 2275.000000 , 2276.000000 , 2277.000000 , 2278.000000 , 2279.000000 , 2280.000000 , 2281.000000 , 2282.000000 , 2283.000000 , 2284.000000 , 2285.000000 , 2286.000000 , 2287.000000 , 2288.000000 , 2289.000000 , 2290.000000 , 2291.000000 , 2292.000000 , 2293.000000 , 2294.000000 , 2295.000000 , 2296.000000 , 2297.000000 , 2298.000000 , 2299.000000 , 2300.000000 , 2301.000000 , 2302.000000 , 2303.000000 , 2304.000000 , 2305.000000 , 2306.000000 , 2307.000000 , 2308.000000 , 2309.000000 , 2310.000000 , 2311.000000 , 2312.000000 , 2313.000000 , 2314.000000 , 2315.000000 , 2316.000000 , 2317.000000 , 2318.000000 , 2319.000000 , 2320.000000 , 2321.000000 , 2322.000000 , 2323.000000 , 2324.000000 , 2325.000000 , 2326.000000 , 2327.000000 , 2328.000000 , 2329.000000 , 2330.000000 , 2331.000000 , 2332.000000 , 2333.000000 , 2334.000000 , 2335.000000 , 2336.000000 , 2337.000000 , 2338.000000 , 2339.000000 , 2340.000000 , 2341.000000 , 2342.000000 , 2343.000000 , 2344.000000 , 2345.000000 , 2346.000000 , 2347.000000 , 2348.000000 , 2349.000000 , 2350.000000 , 2351.000000 , 2352.000000 , 2353.000000 , 2354.000000 , 2355.000000 , 2356.000000 , 2357.000000 , 2358.000000 , 2359.000000 , 2360.000000 , 2361.000000 , 2362.000000 , 2363.000000 , 2364.000000 , 2365.000000 , 2366.000000 , 2367.000000 , 2368.000000 , 2369.000000 , 2370.000000 , 2371.000000 , 2372.000000 , 2373.000000 , 2374.000000 , 2375.000000 , 2376.000000 , 2377.000000 , 2378.000000 , 2379.000000 , 2380.000000 , 2381.000000 , 2382.000000 , 2383.000000 , 2384.000000 , 2385.000000 , 2386.000000 , 2387.000000 , 2388.000000 , 2389.000000 , 2390.000000 , 2391.000000 , 2392.000000 , 2393.000000 , 2394.000000 , 2395.000000 , 2396.000000 , 2397.000000 , 2398.000000 , 2399.000000 , 2400.000000 , 2401.000000 , 2402.000000 , 2403.000000 , 2404.000000 , 2405.000000 , 2406.000000 , 2407.000000 , 2408.000000 , 2409.000000 , 2410.000000 , 2411.000000 , 2412.000000 , 2413.000000 , 2414.000000 , 2415.000000 , 2416.000000 , 2417.000000 , 2418.000000 , 2419.000000 , 2420.000000 , 2421.000000 , 2422.000000 , 2423.000000 , 2424.000000 , 2425.000000 , 2426.000000 , 2427.000000 , 2428.000000 , 2429.000000 , 2430.000000 , 2431.000000 , 2432.000000 , 2433.000000 , 2434.000000 , 2435.000000 , 2436.000000 , 2437.000000 , 2438.000000 , 2439.000000 , 2440.000000 , 2441.000000 , 2442.000000 , 2443.000000 , 2444.000000 , 2445.000000 , 2446.000000 , 2447.000000 , 2448.000000 , 2449.000000 , 2450.000000 , 2451.000000 , 2452.000000 , 2453.000000 , 2454.000000 , 2455.000000 , 2456.000000 , 2457.000000 , 2458.000000 , 2459.000000 , 2460.000000 , 2461.000000 , 2462.000000 , 2463.000000 , 2464.000000 , 2465.000000 , 2466.000000 , 2467.000000 , 2468.000000 , 2469.000000 , 2470.000000 , 2471.000000 , 2472.000000 , 2473.000000 , 2474.000000 , 2475.000000 , 2476.000000 , 2477.000000 , 2478.000000 , 2479.000000 , 2480.000000 , 2481.000000 , 2482.000000 , 2483.000000 , 2484.000000 , 2485.000000 , 2486.000000 , 2487.000000 , 2488.000000 , 2489.000000 , 2490.000000 , 2491.000000 , 2492.000000 , 2493.000000 , 2494.000000 , 2495.000000 , 2496.000000 , 2497.000000 , 2498.000000 , 2499.000000 , 2500.000000 , 2501.000000 , 2502.000000 , 2503.000000 , 2504.000000 , 2505.000000 , 2506.000000 , 2507.000000 , 2508.000000 , 2509.000000 , 2510.000000 , 2511.000000 , 2512.000000 , 2513.000000 , 2514.000000 , 2515.000000 , 2516.000000 , 2517.000000 , 2518.000000 , 2519.000000 , 2520.000000 , 2521.000000 , 2522.000000 , 2523.000000 , 2524.000000 , 2525.000000 , 2526.000000 , 2527.000000 , 2528.000000 , 2529.000000 , 2530.000000 , 2531.000000 , 2532.000000 , 2533.000000 , 2534.000000 , 2535.000000 , 2536.000000 , 2537.000000 , 2538.000000 , 2539.000000 , 2540.000000 , 2541.000000 , 2542.000000 , 2543.000000 , 2544.000000 , 2545.000000 , 2546.000000 , 2547.000000 , 2548.000000 , 2549.000000 , 2550.000000 , 2551.000000 , 2552.000000 , 2553.000000 , 2554.000000 , 2555.000000 , 2556.000000 , 2557.000000 , 2558.000000 , 2559.000000 , 2560.000000 , 2561.000000 , 2562.000000 , 2563.000000 , 2564.000000 , 2565.000000 , 2566.000000 , 2567.000000 , 2568.000000 , 2569.000000 , 2570.000000 , 2571.000000 , 2572.000000 , 2573.000000 , 2574.000000 , 2575.000000 , 2576.000000 , 2577.000000 , 2578.000000 , 2579.000000 , 2580.000000 , 2581.000000 , 2582.000000 , 2583.000000 , 2584.000000 , 2585.000000 , 2586.000000 , 2587.000000 , 2588.000000 , 2589.000000 , 2590.000000 , 2591.000000 , 2592.000000 , 2593.000000 , 2594.000000 , 2595.000000 , 2596.000000 , 2597.000000 , 2598.000000 , 2599.000000 , 2600.000000 , 2601.000000 , 2602.000000 , 2603.000000 , 2604.000000 , 2605.000000 , 2606.000000 , 2607.000000 , 2608.000000 , 2609.000000 , 2610.000000 , 2611.000000 , 2612.000000 , 2613.000000 , 2614.000000 , 2615.000000 , 2616.000000 , 2617.000000 , 2618.000000 , 2619.000000 , 2620.000000 , 2621.000000 , 2622.000000 , 2623.000000 , 2624.000000 , 2625.000000 , 2626.000000 , 2627.000000 , 2628.000000 , 2629.000000 , 2630.000000 , 2631.000000 , 2632.000000 , 2633.000000 , 2634.000000 , 2635.000000 , 2636.000000 , 2637.000000 , 2638.000000 , 2639.000000 , 2640.000000 , 2641.000000 , 2642.000000 , 2643.000000 , 2644.000000 , 2645.000000 , 2646.000000 , 2647.000000 , 2648.000000 , 2649.000000 , 2650.000000 , 2651.000000 , 2652.000000 , 2653.000000 , 2654.000000 , 2655.000000 , 2656.000000 , 2657.000000 , 2658.000000 , 2659.000000 , 2660.000000 , 2661.000000 , 2662.000000 , 2663.000000 , 2664.000000 , 2665.000000 , 2666.000000 , 2667.000000 , 2668.000000 , 2669.000000 , 2670.000000 , 2671.000000 , 2672.000000 , 2673.000000 , 2674.000000 , 2675.000000 , 2676.000000 , 2677.000000 , 2678.000000 , 2679.000000 , 2680.000000 , 2681.000000 , 2682.000000 , 2683.000000 , 2684.000000 , 2685.000000 , 2686.000000 , 2687.000000 , 2688.000000 , 2689.000000 , 2690.000000 , 2691.000000 , 2692.000000 , 2693.000000 , 2694.000000 , 2695.000000 , 2696.000000 , 2697.000000 , 2698.000000 , 2699.000000 , 2700.000000 , 2701.000000 , 2702.000000 , 2703.000000 , 2704.000000 , 2705.000000 , 2706.000000 , 2707.000000 , 2708.000000 , 2709.000000 , 2710.000000 , 2711.000000 , 2712.000000 , 2713.000000 , 2714.000000 , 2715.000000 , 2716.000000 , 2717.000000 , 2718.000000 , 2719.000000 , 2720.000000 , 2721.000000 , 2722.000000 , 2723.000000 , 2724.000000 , 2725.000000 , 2726.000000 , 2727.000000 , 2728.000000 , 2729.000000 , 2730.000000 , 2731.000000 , 2732.000000 , 2733.000000 , 2734.000000 , 2735.000000 , 2736.000000 , 2737.000000 , 2738.000000 , 2739.000000 , 2740.000000 , 2741.000000 , 2742.000000 , 2743.000000 , 2744.000000 , 2745.000000 , 2746.000000 , 2747.000000 , 2748.000000 , 2749.000000 , 2750.000000 , 2751.000000 , 2752.000000 , 2753.000000 , 2754.000000 , 2755.000000 , 2756.000000 , 2757.000000 , 2758.000000 , 2759.000000 , 2760.000000 , 2761.000000 , 2762.000000 , 2763.000000 , 2764.000000 , 2765.000000 , 2766.000000 , 2767.000000 , 2768.000000 , 2769.000000 , 2770.000000 , 2771.000000 , 2772.000000 , 2773.000000 , 2774.000000 , 2775.000000 , 2776.000000 , 2777.000000 , 2778.000000 , 2779.000000 , 2780.000000 , 2781.000000 , 2782.000000 , 2783.000000 , 2784.000000 , 2785.000000 , 2786.000000 , 2787.000000 , 2788.000000 , 2789.000000 , 2790.000000 , 2791.000000 , 2792.000000 , 2793.000000 , 2794.000000 , 2795.000000 , 2796.000000 , 2797.000000 , 2798.000000 , 2799.000000 , 2800.000000 , 2801.000000 , 2802.000000 , 2803.000000 , 2804.000000 , 2805.000000 , 2806.000000 , 2807.000000 , 2808.000000 , 2809.000000 , 2810.000000 , 2811.000000 , 2812.000000 , 2813.000000 , 2814.000000 , 2815.000000 , 2816.000000 , 2817.000000 , 2818.000000 , 2819.000000 , 2820.000000 , 2821.000000 , 2822.000000 , 2823.000000 , 2824.000000 , 2825.000000 , 2826.000000 , 2827.000000 , 2828.000000 , 2829.000000 , 2830.000000 , 2831.000000 , 2832.000000 , 2833.000000 , 2834.000000 , 2835.000000 , 2836.000000 , 2837.000000 , 2838.000000 , 2839.000000 , 2840.000000 , 2841.000000 , 2842.000000 , 2843.000000 , 2844.000000 , 2845.000000 , 2846.000000 , 2847.000000 , 2848.000000 , 2849.000000 , 2850.000000 , 2851.000000 , 2852.000000 , 2853.000000 , 2854.000000 , 2855.000000 , 2856.000000 , 2857.000000 , 2858.000000 , 2859.000000 , 2860.000000 , 2861.000000 , 2862.000000 , 2863.000000 , 2864.000000 , 2865.000000 , 2866.000000 , 2867.000000 , 2868.000000 , 2869.000000 , 2870.000000 , 2871.000000 , 2872.000000 , 2873.000000 , 2874.000000 , 2875.000000 , 2876.000000 , 2877.000000 , 2878.000000 , 2879.000000 , 2880.000000 , 2881.000000 , 2882.000000 , 2883.000000 , 2884.000000 , 2885.000000 , 2886.000000 , 2887.000000 , 2888.000000 , 2889.000000 , 2890.000000 , 2891.000000 , 2892.000000 , 2893.000000 , 2894.000000 , 2895.000000 , 2896.000000 , 2897.000000 , 2898.000000 , 2899.000000 , 2900.000000 , 2901.000000 , 2902.000000 , 2903.000000 , 2904.000000 , 2905.000000 , 2906.000000 , 2907.000000 , 2908.000000 , 2909.000000 , 2910.000000 , 2911.000000 , 2912.000000 , 2913.000000 , 2914.000000 , 2915.000000 , 2916.000000 , 2917.000000 , 2918.000000 , 2919.000000 , 2920.000000 , 2921.000000 , 2922.000000 , 2923.000000 , 2924.000000 , 2925.000000 , 2926.000000 , 2927.000000 , 2928.000000 , 2929.000000 , 2930.000000 , 2931.000000 , 2932.000000 , 2933.000000 , 2934.000000 , 2935.000000 , 2936.000000 , 2937.000000 , 2938.000000 , 2939.000000 , 2940.000000 , 2941.000000 , 2942.000000 , 2943.000000 , 2944.000000 , 2945.000000 , 2946.000000 , 2947.000000 , 2948.000000 , 2949.000000 , 2950.000000 , 2951.000000 , 2952.000000 , 2953.000000 , 2954.000000 , 2955.000000 , 2956.000000 , 2957.000000 , 2958.000000 , 2959.000000 , 2960.000000 , 2961.000000 , 2962.000000 , 2963.000000 , 2964.000000 , 2965.000000 , 2966.000000 , 2967.000000 , 2968.000000 , 2969.000000 , 2970.000000 , 2971.000000 , 2972.000000 , 2973.000000 , 2974.000000 , 2975.000000 , 2976.000000 , 2977.000000 , 2978.000000 , 2979.000000 , 2980.000000 , 2981.000000 , 2982.000000 , 2983.000000 , 2984.000000 , 2985.000000 , 2986.000000 , 2987.000000 , 2988.000000 , 2989.000000 , 2990.000000 , 2991.000000 , 2992.000000 , 2993.000000 , 2994.000000 , 2995.000000 , 2996.000000 , 2997.000000 , 2998.000000 , 2999.000000 , 3000.000000 , 3001.000000 , 3002.000000 , 3003.000000 , 3004.000000 , 3005.000000 , 3006.000000 , 3007.000000 , 3008.000000 , 3009.000000 , 3010.000000 , 3011.000000 , 3012.000000 , 3013.000000 , 3014.000000 , 3015.000000 , 3016.000000 , 3017.000000 , 3018.000000 , 3019.000000 , 3020.000000 , 3021.000000 , 3022.000000 , 3023.000000 , 3024.000000 , 3025.000000 , 3026.000000 , 3027.000000 , 3028.000000 , 3029.000000 , 3030.000000 , 3031.000000 , 3032.000000 , 3033.000000 , 3034.000000 , 3035.000000 , 3036.000000 , 3037.000000 , 3038.000000 , 3039.000000 , 3040.000000 , 3041.000000 , 3042.000000 , 3043.000000 , 3044.000000 , 3045.000000 , 3046.000000 , 3047.000000 , 3048.000000 , 3049.000000 , 3050.000000 , 3051.000000 , 3052.000000 , 3053.000000 , 3054.000000 , 3055.000000 , 3056.000000 , 3057.000000 , 3058.000000 , 3059.000000 , 3060.000000 , 3061.000000 , 3062.000000 , 3063.000000 , 3064.000000 , 3065.000000 , 3066.000000 , 3067.000000 , 3068.000000 , 3069.000000 , 3070.000000 , 3071.000000 , 3072.000000 , 3073.000000 , 3074.000000 , 3075.000000 , 3076.000000 , 3077.000000 , 3078.000000 , 3079.000000 , 3080.000000 , 3081.000000 , 3082.000000 , 3083.000000 , 3084.000000 , 3085.000000 , 3086.000000 , 3087.000000 , 3088.000000 , 3089.000000 , 3090.000000 , 3091.000000 , 3092.000000 , 3093.000000 , 3094.000000 , 3095.000000 , 3096.000000 , 3097.000000 , 3098.000000 , 3099.000000 , 3100.000000 , 3101.000000 , 3102.000000 , 3103.000000 , 3104.000000 , 3105.000000 , 3106.000000 , 3107.000000 , 3108.000000 , 3109.000000 , 3110.000000 , 3111.000000 , 3112.000000 , 3113.000000 , 3114.000000 , 3115.000000 , 3116.000000 , 3117.000000 , 3118.000000 , 3119.000000 , 3120.000000 , 3121.000000 , 3122.000000 , 3123.000000 , 3124.000000 , 3125.000000 , 3126.000000 , 3127.000000 , 3128.000000 , 3129.000000 , 3130.000000 , 3131.000000 , 3132.000000 , 3133.000000 , 3134.000000 , 3135.000000 , 3136.000000 , 3137.000000 , 3138.000000 , 3139.000000 , 3140.000000 , 3141.000000 , 3142.000000 , 3143.000000 , 3144.000000 , 3145.000000 , 3146.000000 , 3147.000000 , 3148.000000 , 3149.000000 , 3150.000000 , 3151.000000 , 3152.000000 , 3153.000000 , 3154.000000 , 3155.000000 , 3156.000000 , 3157.000000 , 3158.000000 , 3159.000000 , 3160.000000 , 3161.000000 , 3162.000000 , 3163.000000 , 3164.000000 , 3165.000000 , 3166.000000 , 3167.000000 , 3168.000000 , 3169.000000 , 3170.000000 , 3171.000000 , 3172.000000 , 3173.000000 , 3174.000000 , 3175.000000 , 3176.000000 , 3177.000000 , 3178.000000 , 3179.000000 , 3180.000000 , 3181.000000 , 3182.000000 , 3183.000000 , 3184.000000 , 3185.000000 , 3186.000000 , 3187.000000 , 3188.000000 , 3189.000000 , 3190.000000 , 3191.000000 , 3192.000000 , 3193.000000 , 3194.000000 , 3195.000000 , 3196.000000 , 3197.000000 , 3198.000000 , 3199.000000 , 3200.000000 , 3201.000000 , 3202.000000 , 3203.000000 , 3204.000000 , 3205.000000 , 3206.000000 , 3207.000000 , 3208.000000 , 3209.000000 , 3210.000000 , 3211.000000 , 3212.000000 , 3213.000000 , 3214.000000 , 3215.000000 , 3216.000000 , 3217.000000 , 3218.000000 , 3219.000000 , 3220.000000 , 3221.000000 , 3222.000000 , 3223.000000 , 3224.000000 , 3225.000000 , 3226.000000 , 3227.000000 , 3228.000000 , 3229.000000 , 3230.000000 , 3231.000000 , 3232.000000 , 3233.000000 , 3234.000000 , 3235.000000 , 3236.000000 , 3237.000000 , 3238.000000 , 3239.000000 , 3240.000000 , 3241.000000 , 3242.000000 , 3243.000000 , 3244.000000 , 3245.000000 , 3246.000000 , 3247.000000 , 3248.000000 , 3249.000000 , 3250.000000 , 3251.000000 , 3252.000000 , 3253.000000 , 3254.000000 , 3255.000000 , 3256.000000 , 3257.000000 , 3258.000000 , 3259.000000 , 3260.000000 , 3261.000000 , 3262.000000 , 3263.000000 , 3264.000000 , 3265.000000 , 3266.000000 , 3267.000000 , 3268.000000 , 3269.000000 , 3270.000000 , 3271.000000 , 3272.000000 , 3273.000000 , 3274.000000 , 3275.000000 , 3276.000000 , 3277.000000 , 3278.000000 , 3279.000000 , 3280.000000 , 3281.000000 , 3282.000000 , 3283.000000 , 3284.000000 , 3285.000000 , 3286.000000 , 3287.000000 , 3288.000000 , 3289.000000 , 3290.000000 , 3291.000000 , 3292.000000 , 3293.000000 , 3294.000000 , 3295.000000 , 3296.000000 , 3297.000000 , 3298.000000 , 3299.000000 , 3300.000000 , 3301.000000 , 3302.000000 , 3303.000000 , 3304.000000 , 3305.000000 , 3306.000000 , 3307.000000 , 3308.000000 , 3309.000000 , 3310.000000 , 3311.000000 , 3312.000000 , 3313.000000 , 3314.000000 , 3315.000000 , 3316.000000 , 3317.000000 , 3318.000000 , 3319.000000 , 3320.000000 , 3321.000000 , 3322.000000 , 3323.000000 , 3324.000000 , 3325.000000 , 3326.000000 , 3327.000000 , 3328.000000 , 3329.000000 , 3330.000000 , 3331.000000 , 3332.000000 , 3333.000000 , 3334.000000 , 3335.000000 , 3336.000000 , 3337.000000 , 3338.000000 , 3339.000000 , 3340.000000 , 3341.000000 , 3342.000000 , 3343.000000 , 3344.000000 , 3345.000000 , 3346.000000 , 3347.000000 , 3348.000000 , 3349.000000 , 3350.000000 , 3351.000000 , 3352.000000 , 3353.000000 , 3354.000000 , 3355.000000 , 3356.000000 , 3357.000000 , 3358.000000 , 3359.000000 , 3360.000000 , 3361.000000 , 3362.000000 , 3363.000000 , 3364.000000 , 3365.000000 , 3366.000000 , 3367.000000 , 3368.000000 , 3369.000000 , 3370.000000 , 3371.000000 , 3372.000000 , 3373.000000 , 3374.000000 , 3375.000000 , 3376.000000 , 3377.000000 , 3378.000000 , 3379.000000 , 3380.000000 , 3381.000000 , 3382.000000 , 3383.000000 , 3384.000000 , 3385.000000 , 3386.000000 , 3387.000000 , 3388.000000 , 3389.000000 , 3390.000000 , 3391.000000 , 3392.000000 , 3393.000000 , 3394.000000 , 3395.000000 , 3396.000000 , 3397.000000 , 3398.000000 , 3399.000000 , 3400.000000 , 3401.000000 , 3402.000000 , 3403.000000 , 3404.000000 , 3405.000000 , 3406.000000 , 3407.000000 , 3408.000000 , 3409.000000 , 3410.000000 , 3411.000000 , 3412.000000 , 3413.000000 , 3414.000000 , 3415.000000 , 3416.000000 , 3417.000000 , 3418.000000 , 3419.000000 , 3420.000000 , 3421.000000 , 3422.000000 , 3423.000000 , 3424.000000 , 3425.000000 , 3426.000000 , 3427.000000 , 3428.000000 , 3429.000000 , 3430.000000 , 3431.000000 , 3432.000000 , 3433.000000 , 3434.000000 , 3435.000000 , 3436.000000 , 3437.000000 , 3438.000000 , 3439.000000 , 3440.000000 , 3441.000000 , 3442.000000 , 3443.000000 , 3444.000000 , 3445.000000 , 3446.000000 , 3447.000000 , 3448.000000 , 3449.000000 , 3450.000000 , 3451.000000 , 3452.000000 , 3453.000000 , 3454.000000 , 3455.000000 , 3456.000000 , 3457.000000 , 3458.000000 , 3459.000000 , 3460.000000 , 3461.000000 , 3462.000000 , 3463.000000 , 3464.000000 , 3465.000000 , 3466.000000 , 3467.000000 , 3468.000000 , 3469.000000 , 3470.000000 , 3471.000000 , 3472.000000 , 3473.000000 , 3474.000000 , 3475.000000 , 3476.000000 , 3477.000000 , 3478.000000 , 3479.000000 , 3480.000000 , 3481.000000 , 3482.000000 , 3483.000000 , 3484.000000 , 3485.000000 , 3486.000000 , 3487.000000 , 3488.000000 , 3489.000000 , 3490.000000 , 3491.000000 , 3492.000000 , 3493.000000 , 3494.000000 , 3495.000000 , 3496.000000 , 3497.000000 , 3498.000000 , 3499.000000 , 3500.000000 , 3501.000000 , 3502.000000 , 3503.000000 , 3504.000000 , 3505.000000 , 3506.000000 , 3507.000000 , 3508.000000 , 3509.000000 , 3510.000000 , 3511.000000 , 3512.000000 , 3513.000000 , 3514.000000 , 3515.000000 , 3516.000000 , 3517.000000 , 3518.000000 , 3519.000000 , 3520.000000 , 3521.000000 , 3522.000000 , 3523.000000 , 3524.000000 , 3525.000000 , 3526.000000 , 3527.000000 , 3528.000000 , 3529.000000 , 3530.000000 , 3531.000000 , 3532.000000 , 3533.000000 , 3534.000000 , 3535.000000 , 3536.000000 , 3537.000000 , 3538.000000 , 3539.000000 , 3540.000000 , 3541.000000 , 3542.000000 , 3543.000000 , 3544.000000 , 3545.000000 , 3546.000000 , 3547.000000 , 3548.000000 , 3549.000000 , 3550.000000 , 3551.000000 , 3552.000000 , 3553.000000 , 3554.000000 , 3555.000000 , 3556.000000 , 3557.000000 , 3558.000000 , 3559.000000 , 3560.000000 , 3561.000000 , 3562.000000 , 3563.000000 , 3564.000000 , 3565.000000 , 3566.000000 , 3567.000000 , 3568.000000 , 3569.000000 , 3570.000000 , 3571.000000 , 3572.000000 , 3573.000000 , 3574.000000 , 3575.000000 , 3576.000000 , 3577.000000 , 3578.000000 , 3579.000000 , 3580.000000 , 3581.000000 , 3582.000000 , 3583.000000 , 3584.000000 , 3585.000000 , 3586.000000 , 3587.000000 , 3588.000000 , 3589.000000 , 3590.000000 , 3591.000000 , 3592.000000 , 3593.000000 , 3594.000000 , 3595.000000 , 3596.000000 , 3597.000000 , 3598.000000 , 3599.000000 , 3600.000000 , 3601.000000 , 3602.000000 , 3603.000000 , 3604.000000 , 3605.000000 , 3606.000000 , 3607.000000 , 3608.000000 , 3609.000000 , 3610.000000 , 3611.000000 , 3612.000000 , 3613.000000 , 3614.000000 , 3615.000000 , 3616.000000 , 3617.000000 , 3618.000000 , 3619.000000 , 3620.000000 , 3621.000000 , 3622.000000 , 3623.000000 , 3624.000000 , 3625.000000 , 3626.000000 , 3627.000000 , 3628.000000 , 3629.000000 , 3630.000000 , 3631.000000 , 3632.000000 , 3633.000000 , 3634.000000 , 3635.000000 , 3636.000000 , 3637.000000 , 3638.000000 , 3639.000000 , 3640.000000 , 3641.000000 , 3642.000000 , 3643.000000 , 3644.000000 , 3645.000000 , 3646.000000 , 3647.000000 , 3648.000000 , 3649.000000 , 3650.000000 , 3651.000000 , 3652.000000 , 3653.000000 , 3654.000000 , 3655.000000 , 3656.000000 , 3657.000000 , 3658.000000 , 3659.000000 , 3660.000000 , 3661.000000 , 3662.000000 , 3663.000000 , 3664.000000 , 3665.000000 , 3666.000000 , 3667.000000 , 3668.000000 , 3669.000000 , 3670.000000 , 3671.000000 , 3672.000000 , 3673.000000 , 3674.000000 , 3675.000000 , 3676.000000 , 3677.000000 , 3678.000000 , 3679.000000 , 3680.000000 , 3681.000000 , 3682.000000 , 3683.000000 , 3684.000000 , 3685.000000 , 3686.000000 , 3687.000000 , 3688.000000 , 3689.000000 , 3690.000000 , 3691.000000 , 3692.000000 , 3693.000000 , 3694.000000 , 3695.000000 , 3696.000000 , 3697.000000 , 3698.000000 , 3699.000000 , 3700.000000 , 3701.000000 , 3702.000000 , 3703.000000 , 3704.000000 , 3705.000000 , 3706.000000 , 3707.000000 , 3708.000000 , 3709.000000 , 3710.000000 , 3711.000000 , 3712.000000 , 3713.000000 , 3714.000000 , 3715.000000 , 3716.000000 , 3717.000000 , 3718.000000 , 3719.000000 , 3720.000000 , 3721.000000 , 3722.000000 , 3723.000000 , 3724.000000 , 3725.000000 , 3726.000000 , 3727.000000 , 3728.000000 , 3729.000000 , 3730.000000 , 3731.000000 , 3732.000000 , 3733.000000 , 3734.000000 , 3735.000000 , 3736.000000 , 3737.000000 , 3738.000000 , 3739.000000 , 3740.000000 , 3741.000000 , 3742.000000 , 3743.000000 , 3744.000000 , 3745.000000 , 3746.000000 , 3747.000000 , 3748.000000 , 3749.000000 , 3750.000000 , 3751.000000 , 3752.000000 , 3753.000000 , 3754.000000 , 3755.000000 , 3756.000000 , 3757.000000 , 3758.000000 , 3759.000000 , 3760.000000 , 3761.000000 , 3762.000000 , 3763.000000 , 3764.000000 , 3765.000000 , 3766.000000 , 3767.000000 , 3768.000000 , 3769.000000 , 3770.000000 , 3771.000000 , 3772.000000 , 3773.000000 , 3774.000000 , 3775.000000 , 3776.000000 , 3777.000000 , 3778.000000 , 3779.000000 , 3780.000000 , 3781.000000 , 3782.000000 , 3783.000000 , 3784.000000 , 3785.000000 , 3786.000000 , 3787.000000 , 3788.000000 , 3789.000000 , 3790.000000 , 3791.000000 , 3792.000000 , 3793.000000 , 3794.000000 , 3795.000000 , 3796.000000 , 3797.000000 , 3798.000000 , 3799.000000 , 3800.000000 , 3801.000000 , 3802.000000 , 3803.000000 , 3804.000000 , 3805.000000 , 3806.000000 , 3807.000000 , 3808.000000 , 3809.000000 , 3810.000000 , 3811.000000 , 3812.000000 , 3813.000000 , 3814.000000 , 3815.000000 , 3816.000000 , 3817.000000 , 3818.000000 , 3819.000000 , 3820.000000 , 3821.000000 , 3822.000000 , 3823.000000 , 3824.000000 , 3825.000000 , 3826.000000 , 3827.000000 , 3828.000000 , 3829.000000 , 3830.000000 , 3831.000000 , 3832.000000 , 3833.000000 , 3834.000000 , 3835.000000 , 3836.000000 , 3837.000000 , 3838.000000 , 3839.000000 , 3840.000000 , 3841.000000 , 3842.000000 , 3843.000000 , 3844.000000 , 3845.000000 , 3846.000000 , 3847.000000 , 3848.000000 , 3849.000000 , 3850.000000 , 3851.000000 , 3852.000000 , 3853.000000 , 3854.000000 , 3855.000000 , 3856.000000 , 3857.000000 , 3858.000000 , 3859.000000 , 3860.000000 , 3861.000000 , 3862.000000 , 3863.000000 , 3864.000000 , 3865.000000 , 3866.000000 , 3867.000000 , 3868.000000 , 3869.000000 , 3870.000000 , 3871.000000 , 3872.000000 , 3873.000000 , 3874.000000 , 3875.000000 , 3876.000000 , 3877.000000 , 3878.000000 , 3879.000000 , 3880.000000 , 3881.000000 , 3882.000000 , 3883.000000 , 3884.000000 , 3885.000000 , 3886.000000 , 3887.000000 , 3888.000000 , 3889.000000 , 3890.000000 , 3891.000000 , 3892.000000 , 3893.000000 , 3894.000000 , 3895.000000 , 3896.000000 , 3897.000000 , 3898.000000 , 3899.000000 , 3900.000000 , 3901.000000 , 3902.000000 , 3903.000000 , 3904.000000 , 3905.000000 , 3906.000000 , 3907.000000 , 3908.000000 , 3909.000000 , 3910.000000 , 3911.000000 , 3912.000000 , 3913.000000 , 3914.000000 , 3915.000000 , 3916.000000 , 3917.000000 , 3918.000000 , 3919.000000 , 3920.000000 , 3921.000000 , 3922.000000 , 3923.000000 , 3924.000000 , 3925.000000 , 3926.000000 , 3927.000000 , 3928.000000 , 3929.000000 , 3930.000000 , 3931.000000 , 3932.000000 , 3933.000000 , 3934.000000 , 3935.000000 , 3936.000000 , 3937.000000 , 3938.000000 , 3939.000000 , 3940.000000 , 3941.000000 , 3942.000000 , 3943.000000 , 3944.000000 , 3945.000000 , 3946.000000 , 3947.000000 , 3948.000000 , 3949.000000 , 3950.000000 , 3951.000000 , 3952.000000 , 3953.000000 , 3954.000000 , 3955.000000 , 3956.000000 , 3957.000000 , 3958.000000 , 3959.000000 , 3960.000000 , 3961.000000 , 3962.000000 , 3963.000000 , 3964.000000 , 3965.000000 , 3966.000000 , 3967.000000 , 3968.000000 , 3969.000000 , 3970.000000 , 3971.000000 , 3972.000000 , 3973.000000 , 3974.000000 , 3975.000000 , 3976.000000 , 3977.000000 , 3978.000000 , 3979.000000 , 3980.000000 , 3981.000000 , 3982.000000 , 3983.000000 , 3984.000000 , 3985.000000 , 3986.000000 , 3987.000000 , 3988.000000 , 3989.000000 , 3990.000000 , 3991.000000 , 3992.000000 , 3993.000000 , 3994.000000 , 3995.000000 , 3996.000000 , 3997.000000 , 3998.000000 , 3999.000000 , 4000.000000 , 4001.000000 , 4002.000000 , 4003.000000 , 4004.000000 , 4005.000000 , 4006.000000 , 4007.000000 , 4008.000000 , 4009.000000 , 4010.000000 , 4011.000000 , 4012.000000 , 4013.000000 , 4014.000000 , 4015.000000 , 4016.000000 , 4017.000000 , 4018.000000 , 4019.000000 , 4020.000000 , 4021.000000 , 4022.000000 , 4023.000000 , 4024.000000 , 4025.000000 , 4026.000000 , 4027.000000 , 4028.000000 , 4029.000000 , 4030.000000 , 4031.000000 , 4032.000000 , 4033.000000 , 4034.000000 , 4035.000000 , 4036.000000 , 4037.000000 , 4038.000000 , 4039.000000 , 4040.000000 , 4041.000000 , 4042.000000 , 4043.000000 , 4044.000000 , 4045.000000 , 4046.000000 , 4047.000000 , 4048.000000 , 4049.000000 , 4050.000000 , 4051.000000 , 4052.000000 , 4053.000000 , 4054.000000 , 4055.000000 , 4056.000000 , 4057.000000 , 4058.000000 , 4059.000000 , 4060.000000 , 4061.000000 , 4062.000000 , 4063.000000 , 4064.000000 , 4065.000000 , 4066.000000 , 4067.000000 , 4068.000000 , 4069.000000 , 4070.000000 , 4071.000000 , 4072.000000 , 4073.000000 , 4074.000000 , 4075.000000 , 4076.000000 , 4077.000000 , 4078.000000 , 4079.000000 , 4080.000000 , 4081.000000 , 4082.000000 , 4083.000000 , 4084.000000 , 4085.000000 , 4086.000000 , 4087.000000 , 4088.000000 , 4089.000000 , 4090.000000 , 4091.000000 , 4092.000000 , 4093.000000 , 4094.000000 , 4095.000000 , 4096.000000 }; static double axpy_4096_g [ 4096 ] = { 1.000000 , 4.000000 , 7.000000 , 10.000000 , 13.000000 , 16.000000 , 19.000000 , 22.000000 , 25.000000 , 28.000000 , 31.000000 , 34.000000 , 37.000000 , 40.000000 , 43.000000 , 46.000000 , 49.000000 , 52.000000 , 55.000000 , 58.000000 , 61.000000 , 64.000000 , 67.000000 , 70.000000 , 73.000000 , 76.000000 , 79.000000 , 82.000000 , 85.000000 , 88.000000 , 91.000000 , 94.000000 , 97.000000 , 100.000000 , 103.000000 , 106.000000 , 109.000000 , 112.000000 , 115.000000 , 118.000000 , 121.000000 , 124.000000 , 127.000000 , 130.000000 , 133.000000 , 136.000000 , 139.000000 , 142.000000 , 145.000000 , 148.000000 , 151.000000 , 154.000000 , 157.000000 , 160.000000 , 163.000000 , 166.000000 , 169.000000 , 172.000000 , 175.000000 , 178.000000 , 181.000000 , 184.000000 , 187.000000 , 190.000000 , 193.000000 , 196.000000 , 199.000000 , 202.000000 , 205.000000 , 208.000000 , 211.000000 , 214.000000 , 217.000000 , 220.000000 , 223.000000 , 226.000000 , 229.000000 , 232.000000 , 235.000000 , 238.000000 , 241.000000 , 244.000000 , 247.000000 , 250.000000 , 253.000000 , 256.000000 , 259.000000 , 262.000000 , 265.000000 , 268.000000 , 271.000000 , 274.000000 , 277.000000 , 280.000000 , 283.000000 , 286.000000 , 289.000000 , 292.000000 , 295.000000 , 298.000000 , 301.000000 , 304.000000 , 307.000000 , 310.000000 , 313.000000 , 316.000000 , 319.000000 , 322.000000 , 325.000000 , 328.000000 , 331.000000 , 334.000000 , 337.000000 , 340.000000 , 343.000000 , 346.000000 , 349.000000 , 352.000000 , 355.000000 , 358.000000 , 361.000000 , 364.000000 , 367.000000 , 370.000000 , 373.000000 , 376.000000 , 379.000000 , 382.000000 , 385.000000 , 388.000000 , 391.000000 , 394.000000 , 397.000000 , 400.000000 , 403.000000 , 406.000000 , 409.000000 , 412.000000 , 415.000000 , 418.000000 , 421.000000 , 424.000000 , 427.000000 , 430.000000 , 433.000000 , 436.000000 , 439.000000 , 442.000000 , 445.000000 , 448.000000 , 451.000000 , 454.000000 , 457.000000 , 460.000000 , 463.000000 , 466.000000 , 469.000000 , 472.000000 , 475.000000 , 478.000000 , 481.000000 , 484.000000 , 487.000000 , 490.000000 , 493.000000 , 496.000000 , 499.000000 , 502.000000 , 505.000000 , 508.000000 , 511.000000 , 514.000000 , 517.000000 , 520.000000 , 523.000000 , 526.000000 , 529.000000 , 532.000000 , 535.000000 , 538.000000 , 541.000000 , 544.000000 , 547.000000 , 550.000000 , 553.000000 , 556.000000 , 559.000000 , 562.000000 , 565.000000 , 568.000000 , 571.000000 , 574.000000 , 577.000000 , 580.000000 , 583.000000 , 586.000000 , 589.000000 , 592.000000 , 595.000000 , 598.000000 , 601.000000 , 604.000000 , 607.000000 , 610.000000 , 613.000000 , 616.000000 , 619.000000 , 622.000000 , 625.000000 , 628.000000 , 631.000000 , 634.000000 , 637.000000 , 640.000000 , 643.000000 , 646.000000 , 649.000000 , 652.000000 , 655.000000 , 658.000000 , 661.000000 , 664.000000 , 667.000000 , 670.000000 , 673.000000 , 676.000000 , 679.000000 , 682.000000 , 685.000000 , 688.000000 , 691.000000 , 694.000000 , 697.000000 , 700.000000 , 703.000000 , 706.000000 , 709.000000 , 712.000000 , 715.000000 , 718.000000 , 721.000000 , 724.000000 , 727.000000 , 730.000000 , 733.000000 , 736.000000 , 739.000000 , 742.000000 , 745.000000 , 748.000000 , 751.000000 , 754.000000 , 757.000000 , 760.000000 , 763.000000 , 766.000000 , 769.000000 , 772.000000 , 775.000000 , 778.000000 , 781.000000 , 784.000000 , 787.000000 , 790.000000 , 793.000000 , 796.000000 , 799.000000 , 802.000000 , 805.000000 , 808.000000 , 811.000000 , 814.000000 , 817.000000 , 820.000000 , 823.000000 , 826.000000 , 829.000000 , 832.000000 , 835.000000 , 838.000000 , 841.000000 , 844.000000 , 847.000000 , 850.000000 , 853.000000 , 856.000000 , 859.000000 , 862.000000 , 865.000000 , 868.000000 , 871.000000 , 874.000000 , 877.000000 , 880.000000 , 883.000000 , 886.000000 , 889.000000 , 892.000000 , 895.000000 , 898.000000 , 901.000000 , 904.000000 , 907.000000 , 910.000000 , 913.000000 , 916.000000 , 919.000000 , 922.000000 , 925.000000 , 928.000000 , 931.000000 , 934.000000 , 937.000000 , 940.000000 , 943.000000 , 946.000000 , 949.000000 , 952.000000 , 955.000000 , 958.000000 , 961.000000 , 964.000000 , 967.000000 , 970.000000 , 973.000000 , 976.000000 , 979.000000 , 982.000000 , 985.000000 , 988.000000 , 991.000000 , 994.000000 , 997.000000 , 1000.000000 , 1003.000000 , 1006.000000 , 1009.000000 , 1012.000000 , 1015.000000 , 1018.000000 , 1021.000000 , 1024.000000 , 1027.000000 , 1030.000000 , 1033.000000 , 1036.000000 , 1039.000000 , 1042.000000 , 1045.000000 , 1048.000000 , 1051.000000 , 1054.000000 , 1057.000000 , 1060.000000 , 1063.000000 , 1066.000000 , 1069.000000 , 1072.000000 , 1075.000000 , 1078.000000 , 1081.000000 , 1084.000000 , 1087.000000 , 1090.000000 , 1093.000000 , 1096.000000 , 1099.000000 , 1102.000000 , 1105.000000 , 1108.000000 , 1111.000000 , 1114.000000 , 1117.000000 , 1120.000000 , 1123.000000 , 1126.000000 , 1129.000000 , 1132.000000 , 1135.000000 , 1138.000000 , 1141.000000 , 1144.000000 , 1147.000000 , 1150.000000 , 1153.000000 , 1156.000000 , 1159.000000 , 1162.000000 , 1165.000000 , 1168.000000 , 1171.000000 , 1174.000000 , 1177.000000 , 1180.000000 , 1183.000000 , 1186.000000 , 1189.000000 , 1192.000000 , 1195.000000 , 1198.000000 , 1201.000000 , 1204.000000 , 1207.000000 , 1210.000000 , 1213.000000 , 1216.000000 , 1219.000000 , 1222.000000 , 1225.000000 , 1228.000000 , 1231.000000 , 1234.000000 , 1237.000000 , 1240.000000 , 1243.000000 , 1246.000000 , 1249.000000 , 1252.000000 , 1255.000000 , 1258.000000 , 1261.000000 , 1264.000000 , 1267.000000 , 1270.000000 , 1273.000000 , 1276.000000 , 1279.000000 , 1282.000000 , 1285.000000 , 1288.000000 , 1291.000000 , 1294.000000 , 1297.000000 , 1300.000000 , 1303.000000 , 1306.000000 , 1309.000000 , 1312.000000 , 1315.000000 , 1318.000000 , 1321.000000 , 1324.000000 , 1327.000000 , 1330.000000 , 1333.000000 , 1336.000000 , 1339.000000 , 1342.000000 , 1345.000000 , 1348.000000 , 1351.000000 , 1354.000000 , 1357.000000 , 1360.000000 , 1363.000000 , 1366.000000 , 1369.000000 , 1372.000000 , 1375.000000 , 1378.000000 , 1381.000000 , 1384.000000 , 1387.000000 , 1390.000000 , 1393.000000 , 1396.000000 , 1399.000000 , 1402.000000 , 1405.000000 , 1408.000000 , 1411.000000 , 1414.000000 , 1417.000000 , 1420.000000 , 1423.000000 , 1426.000000 , 1429.000000 , 1432.000000 , 1435.000000 , 1438.000000 , 1441.000000 , 1444.000000 , 1447.000000 , 1450.000000 , 1453.000000 , 1456.000000 , 1459.000000 , 1462.000000 , 1465.000000 , 1468.000000 , 1471.000000 , 1474.000000 , 1477.000000 , 1480.000000 , 1483.000000 , 1486.000000 , 1489.000000 , 1492.000000 , 1495.000000 , 1498.000000 , 1501.000000 , 1504.000000 , 1507.000000 , 1510.000000 , 1513.000000 , 1516.000000 , 1519.000000 , 1522.000000 , 1525.000000 , 1528.000000 , 1531.000000 , 1534.000000 , 1537.000000 , 1540.000000 , 1543.000000 , 1546.000000 , 1549.000000 , 1552.000000 , 1555.000000 , 1558.000000 , 1561.000000 , 1564.000000 , 1567.000000 , 1570.000000 , 1573.000000 , 1576.000000 , 1579.000000 , 1582.000000 , 1585.000000 , 1588.000000 , 1591.000000 , 1594.000000 , 1597.000000 , 1600.000000 , 1603.000000 , 1606.000000 , 1609.000000 , 1612.000000 , 1615.000000 , 1618.000000 , 1621.000000 , 1624.000000 , 1627.000000 , 1630.000000 , 1633.000000 , 1636.000000 , 1639.000000 , 1642.000000 , 1645.000000 , 1648.000000 , 1651.000000 , 1654.000000 , 1657.000000 , 1660.000000 , 1663.000000 , 1666.000000 , 1669.000000 , 1672.000000 , 1675.000000 , 1678.000000 , 1681.000000 , 1684.000000 , 1687.000000 , 1690.000000 , 1693.000000 , 1696.000000 , 1699.000000 , 1702.000000 , 1705.000000 , 1708.000000 , 1711.000000 , 1714.000000 , 1717.000000 , 1720.000000 , 1723.000000 , 1726.000000 , 1729.000000 , 1732.000000 , 1735.000000 , 1738.000000 , 1741.000000 , 1744.000000 , 1747.000000 , 1750.000000 , 1753.000000 , 1756.000000 , 1759.000000 , 1762.000000 , 1765.000000 , 1768.000000 , 1771.000000 , 1774.000000 , 1777.000000 , 1780.000000 , 1783.000000 , 1786.000000 , 1789.000000 , 1792.000000 , 1795.000000 , 1798.000000 , 1801.000000 , 1804.000000 , 1807.000000 , 1810.000000 , 1813.000000 , 1816.000000 , 1819.000000 , 1822.000000 , 1825.000000 , 1828.000000 , 1831.000000 , 1834.000000 , 1837.000000 , 1840.000000 , 1843.000000 , 1846.000000 , 1849.000000 , 1852.000000 , 1855.000000 , 1858.000000 , 1861.000000 , 1864.000000 , 1867.000000 , 1870.000000 , 1873.000000 , 1876.000000 , 1879.000000 , 1882.000000 , 1885.000000 , 1888.000000 , 1891.000000 , 1894.000000 , 1897.000000 , 1900.000000 , 1903.000000 , 1906.000000 , 1909.000000 , 1912.000000 , 1915.000000 , 1918.000000 , 1921.000000 , 1924.000000 , 1927.000000 , 1930.000000 , 1933.000000 , 1936.000000 , 1939.000000 , 1942.000000 , 1945.000000 , 1948.000000 , 1951.000000 , 1954.000000 , 1957.000000 , 1960.000000 , 1963.000000 , 1966.000000 , 1969.000000 , 1972.000000 , 1975.000000 , 1978.000000 , 1981.000000 , 1984.000000 , 1987.000000 , 1990.000000 , 1993.000000 , 1996.000000 , 1999.000000 , 2002.000000 , 2005.000000 , 2008.000000 , 2011.000000 , 2014.000000 , 2017.000000 , 2020.000000 , 2023.000000 , 2026.000000 , 2029.000000 , 2032.000000 , 2035.000000 , 2038.000000 , 2041.000000 , 2044.000000 , 2047.000000 , 2050.000000 , 2053.000000 , 2056.000000 , 2059.000000 , 2062.000000 , 2065.000000 , 2068.000000 , 2071.000000 , 2074.000000 , 2077.000000 , 2080.000000 , 2083.000000 , 2086.000000 , 2089.000000 , 2092.000000 , 2095.000000 , 2098.000000 , 2101.000000 , 2104.000000 , 2107.000000 , 2110.000000 , 2113.000000 , 2116.000000 , 2119.000000 , 2122.000000 , 2125.000000 , 2128.000000 , 2131.000000 , 2134.000000 , 2137.000000 , 2140.000000 , 2143.000000 , 2146.000000 , 2149.000000 , 2152.000000 , 2155.000000 , 2158.000000 , 2161.000000 , 2164.000000 , 2167.000000 , 2170.000000 , 2173.000000 , 2176.000000 , 2179.000000 , 2182.000000 , 2185.000000 , 2188.000000 , 2191.000000 , 2194.000000 , 2197.000000 , 2200.000000 , 2203.000000 , 2206.000000 , 2209.000000 , 2212.000000 , 2215.000000 , 2218.000000 , 2221.000000 , 2224.000000 , 2227.000000 , 2230.000000 , 2233.000000 , 2236.000000 , 2239.000000 , 2242.000000 , 2245.000000 , 2248.000000 , 2251.000000 , 2254.000000 , 2257.000000 , 2260.000000 , 2263.000000 , 2266.000000 , 2269.000000 , 2272.000000 , 2275.000000 , 2278.000000 , 2281.000000 , 2284.000000 , 2287.000000 , 2290.000000 , 2293.000000 , 2296.000000 , 2299.000000 , 2302.000000 , 2305.000000 , 2308.000000 , 2311.000000 , 2314.000000 , 2317.000000 , 2320.000000 , 2323.000000 , 2326.000000 , 2329.000000 , 2332.000000 , 2335.000000 , 2338.000000 , 2341.000000 , 2344.000000 , 2347.000000 , 2350.000000 , 2353.000000 , 2356.000000 , 2359.000000 , 2362.000000 , 2365.000000 , 2368.000000 , 2371.000000 , 2374.000000 , 2377.000000 , 2380.000000 , 2383.000000 , 2386.000000 , 2389.000000 , 2392.000000 , 2395.000000 , 2398.000000 , 2401.000000 , 2404.000000 , 2407.000000 , 2410.000000 , 2413.000000 , 2416.000000 , 2419.000000 , 2422.000000 , 2425.000000 , 2428.000000 , 2431.000000 , 2434.000000 , 2437.000000 , 2440.000000 , 2443.000000 , 2446.000000 , 2449.000000 , 2452.000000 , 2455.000000 , 2458.000000 , 2461.000000 , 2464.000000 , 2467.000000 , 2470.000000 , 2473.000000 , 2476.000000 , 2479.000000 , 2482.000000 , 2485.000000 , 2488.000000 , 2491.000000 , 2494.000000 , 2497.000000 , 2500.000000 , 2503.000000 , 2506.000000 , 2509.000000 , 2512.000000 , 2515.000000 , 2518.000000 , 2521.000000 , 2524.000000 , 2527.000000 , 2530.000000 , 2533.000000 , 2536.000000 , 2539.000000 , 2542.000000 , 2545.000000 , 2548.000000 , 2551.000000 , 2554.000000 , 2557.000000 , 2560.000000 , 2563.000000 , 2566.000000 , 2569.000000 , 2572.000000 , 2575.000000 , 2578.000000 , 2581.000000 , 2584.000000 , 2587.000000 , 2590.000000 , 2593.000000 , 2596.000000 , 2599.000000 , 2602.000000 , 2605.000000 , 2608.000000 , 2611.000000 , 2614.000000 , 2617.000000 , 2620.000000 , 2623.000000 , 2626.000000 , 2629.000000 , 2632.000000 , 2635.000000 , 2638.000000 , 2641.000000 , 2644.000000 , 2647.000000 , 2650.000000 , 2653.000000 , 2656.000000 , 2659.000000 , 2662.000000 , 2665.000000 , 2668.000000 , 2671.000000 , 2674.000000 , 2677.000000 , 2680.000000 , 2683.000000 , 2686.000000 , 2689.000000 , 2692.000000 , 2695.000000 , 2698.000000 , 2701.000000 , 2704.000000 , 2707.000000 , 2710.000000 , 2713.000000 , 2716.000000 , 2719.000000 , 2722.000000 , 2725.000000 , 2728.000000 , 2731.000000 , 2734.000000 , 2737.000000 , 2740.000000 , 2743.000000 , 2746.000000 , 2749.000000 , 2752.000000 , 2755.000000 , 2758.000000 , 2761.000000 , 2764.000000 , 2767.000000 , 2770.000000 , 2773.000000 , 2776.000000 , 2779.000000 , 2782.000000 , 2785.000000 , 2788.000000 , 2791.000000 , 2794.000000 , 2797.000000 , 2800.000000 , 2803.000000 , 2806.000000 , 2809.000000 , 2812.000000 , 2815.000000 , 2818.000000 , 2821.000000 , 2824.000000 , 2827.000000 , 2830.000000 , 2833.000000 , 2836.000000 , 2839.000000 , 2842.000000 , 2845.000000 , 2848.000000 , 2851.000000 , 2854.000000 , 2857.000000 , 2860.000000 , 2863.000000 , 2866.000000 , 2869.000000 , 2872.000000 , 2875.000000 , 2878.000000 , 2881.000000 , 2884.000000 , 2887.000000 , 2890.000000 , 2893.000000 , 2896.000000 , 2899.000000 , 2902.000000 , 2905.000000 , 2908.000000 , 2911.000000 , 2914.000000 , 2917.000000 , 2920.000000 , 2923.000000 , 2926.000000 , 2929.000000 , 2932.000000 , 2935.000000 , 2938.000000 , 2941.000000 , 2944.000000 , 2947.000000 , 2950.000000 , 2953.000000 , 2956.000000 , 2959.000000 , 2962.000000 , 2965.000000 , 2968.000000 , 2971.000000 , 2974.000000 , 2977.000000 , 2980.000000 , 2983.000000 , 2986.000000 , 2989.000000 , 2992.000000 , 2995.000000 , 2998.000000 , 3001.000000 , 3004.000000 , 3007.000000 , 3010.000000 , 3013.000000 , 3016.000000 , 3019.000000 , 3022.000000 , 3025.000000 , 3028.000000 , 3031.000000 , 3034.000000 , 3037.000000 , 3040.000000 , 3043.000000 , 3046.000000 , 3049.000000 , 3052.000000 , 3055.000000 , 3058.000000 , 3061.000000 , 3064.000000 , 3067.000000 , 3070.000000 , 3073.000000 , 3076.000000 , 3079.000000 , 3082.000000 , 3085.000000 , 3088.000000 , 3091.000000 , 3094.000000 , 3097.000000 , 3100.000000 , 3103.000000 , 3106.000000 , 3109.000000 , 3112.000000 , 3115.000000 , 3118.000000 , 3121.000000 , 3124.000000 , 3127.000000 , 3130.000000 , 3133.000000 , 3136.000000 , 3139.000000 , 3142.000000 , 3145.000000 , 3148.000000 , 3151.000000 , 3154.000000 , 3157.000000 , 3160.000000 , 3163.000000 , 3166.000000 , 3169.000000 , 3172.000000 , 3175.000000 , 3178.000000 , 3181.000000 , 3184.000000 , 3187.000000 , 3190.000000 , 3193.000000 , 3196.000000 , 3199.000000 , 3202.000000 , 3205.000000 , 3208.000000 , 3211.000000 , 3214.000000 , 3217.000000 , 3220.000000 , 3223.000000 , 3226.000000 , 3229.000000 , 3232.000000 , 3235.000000 , 3238.000000 , 3241.000000 , 3244.000000 , 3247.000000 , 3250.000000 , 3253.000000 , 3256.000000 , 3259.000000 , 3262.000000 , 3265.000000 , 3268.000000 , 3271.000000 , 3274.000000 , 3277.000000 , 3280.000000 , 3283.000000 , 3286.000000 , 3289.000000 , 3292.000000 , 3295.000000 , 3298.000000 , 3301.000000 , 3304.000000 , 3307.000000 , 3310.000000 , 3313.000000 , 3316.000000 , 3319.000000 , 3322.000000 , 3325.000000 , 3328.000000 , 3331.000000 , 3334.000000 , 3337.000000 , 3340.000000 , 3343.000000 , 3346.000000 , 3349.000000 , 3352.000000 , 3355.000000 , 3358.000000 , 3361.000000 , 3364.000000 , 3367.000000 , 3370.000000 , 3373.000000 , 3376.000000 , 3379.000000 , 3382.000000 , 3385.000000 , 3388.000000 , 3391.000000 , 3394.000000 , 3397.000000 , 3400.000000 , 3403.000000 , 3406.000000 , 3409.000000 , 3412.000000 , 3415.000000 , 3418.000000 , 3421.000000 , 3424.000000 , 3427.000000 , 3430.000000 , 3433.000000 , 3436.000000 , 3439.000000 , 3442.000000 , 3445.000000 , 3448.000000 , 3451.000000 , 3454.000000 , 3457.000000 , 3460.000000 , 3463.000000 , 3466.000000 , 3469.000000 , 3472.000000 , 3475.000000 , 3478.000000 , 3481.000000 , 3484.000000 , 3487.000000 , 3490.000000 , 3493.000000 , 3496.000000 , 3499.000000 , 3502.000000 , 3505.000000 , 3508.000000 , 3511.000000 , 3514.000000 , 3517.000000 , 3520.000000 , 3523.000000 , 3526.000000 , 3529.000000 , 3532.000000 , 3535.000000 , 3538.000000 , 3541.000000 , 3544.000000 , 3547.000000 , 3550.000000 , 3553.000000 , 3556.000000 , 3559.000000 , 3562.000000 , 3565.000000 , 3568.000000 , 3571.000000 , 3574.000000 , 3577.000000 , 3580.000000 , 3583.000000 , 3586.000000 , 3589.000000 , 3592.000000 , 3595.000000 , 3598.000000 , 3601.000000 , 3604.000000 , 3607.000000 , 3610.000000 , 3613.000000 , 3616.000000 , 3619.000000 , 3622.000000 , 3625.000000 , 3628.000000 , 3631.000000 , 3634.000000 , 3637.000000 , 3640.000000 , 3643.000000 , 3646.000000 , 3649.000000 , 3652.000000 , 3655.000000 , 3658.000000 , 3661.000000 , 3664.000000 , 3667.000000 , 3670.000000 , 3673.000000 , 3676.000000 , 3679.000000 , 3682.000000 , 3685.000000 , 3688.000000 , 3691.000000 , 3694.000000 , 3697.000000 , 3700.000000 , 3703.000000 , 3706.000000 , 3709.000000 , 3712.000000 , 3715.000000 , 3718.000000 , 3721.000000 , 3724.000000 , 3727.000000 , 3730.000000 , 3733.000000 , 3736.000000 , 3739.000000 , 3742.000000 , 3745.000000 , 3748.000000 , 3751.000000 , 3754.000000 , 3757.000000 , 3760.000000 , 3763.000000 , 3766.000000 , 3769.000000 , 3772.000000 , 3775.000000 , 3778.000000 , 3781.000000 , 3784.000000 , 3787.000000 , 3790.000000 , 3793.000000 , 3796.000000 , 3799.000000 , 3802.000000 , 3805.000000 , 3808.000000 , 3811.000000 , 3814.000000 , 3817.000000 , 3820.000000 , 3823.000000 , 3826.000000 , 3829.000000 , 3832.000000 , 3835.000000 , 3838.000000 , 3841.000000 , 3844.000000 , 3847.000000 , 3850.000000 , 3853.000000 , 3856.000000 , 3859.000000 , 3862.000000 , 3865.000000 , 3868.000000 , 3871.000000 , 3874.000000 , 3877.000000 , 3880.000000 , 3883.000000 , 3886.000000 , 3889.000000 , 3892.000000 , 3895.000000 , 3898.000000 , 3901.000000 , 3904.000000 , 3907.000000 , 3910.000000 , 3913.000000 , 3916.000000 , 3919.000000 , 3922.000000 , 3925.000000 , 3928.000000 , 3931.000000 , 3934.000000 , 3937.000000 , 3940.000000 , 3943.000000 , 3946.000000 , 3949.000000 , 3952.000000 , 3955.000000 , 3958.000000 , 3961.000000 , 3964.000000 , 3967.000000 , 3970.000000 , 3973.000000 , 3976.000000 , 3979.000000 , 3982.000000 , 3985.000000 , 3988.000000 , 3991.000000 , 3994.000000 , 3997.000000 , 4000.000000 , 4003.000000 , 4006.000000 , 4009.000000 , 4012.000000 , 4015.000000 , 4018.000000 , 4021.000000 , 4024.000000 , 4027.000000 , 4030.000000 , 4033.000000 , 4036.000000 , 4039.000000 , 4042.000000 , 4045.000000 , 4048.000000 , 4051.000000 , 4054.000000 , 4057.000000 , 4060.000000 , 4063.000000 , 4066.000000 , 4069.000000 , 4072.000000 , 4075.000000 , 4078.000000 , 4081.000000 , 4084.000000 , 4087.000000 , 4090.000000 , 4093.000000 , 4096.000000 , 4099.000000 , 4102.000000 , 4105.000000 , 4108.000000 , 4111.000000 , 4114.000000 , 4117.000000 , 4120.000000 , 4123.000000 , 4126.000000 , 4129.000000 , 4132.000000 , 4135.000000 , 4138.000000 , 4141.000000 , 4144.000000 , 4147.000000 , 4150.000000 , 4153.000000 , 4156.000000 , 4159.000000 , 4162.000000 , 4165.000000 , 4168.000000 , 4171.000000 , 4174.000000 , 4177.000000 , 4180.000000 , 4183.000000 , 4186.000000 , 4189.000000 , 4192.000000 , 4195.000000 , 4198.000000 , 4201.000000 , 4204.000000 , 4207.000000 , 4210.000000 , 4213.000000 , 4216.000000 , 4219.000000 , 4222.000000 , 4225.000000 , 4228.000000 , 4231.000000 , 4234.000000 , 4237.000000 , 4240.000000 , 4243.000000 , 4246.000000 , 4249.000000 , 4252.000000 , 4255.000000 , 4258.000000 , 4261.000000 , 4264.000000 , 4267.000000 , 4270.000000 , 4273.000000 , 4276.000000 , 4279.000000 , 4282.000000 , 4285.000000 , 4288.000000 , 4291.000000 , 4294.000000 , 4297.000000 , 4300.000000 , 4303.000000 , 4306.000000 , 4309.000000 , 4312.000000 , 4315.000000 , 4318.000000 , 4321.000000 , 4324.000000 , 4327.000000 , 4330.000000 , 4333.000000 , 4336.000000 , 4339.000000 , 4342.000000 , 4345.000000 , 4348.000000 , 4351.000000 , 4354.000000 , 4357.000000 , 4360.000000 , 4363.000000 , 4366.000000 , 4369.000000 , 4372.000000 , 4375.000000 , 4378.000000 , 4381.000000 , 4384.000000 , 4387.000000 , 4390.000000 , 4393.000000 , 4396.000000 , 4399.000000 , 4402.000000 , 4405.000000 , 4408.000000 , 4411.000000 , 4414.000000 , 4417.000000 , 4420.000000 , 4423.000000 , 4426.000000 , 4429.000000 , 4432.000000 , 4435.000000 , 4438.000000 , 4441.000000 , 4444.000000 , 4447.000000 , 4450.000000 , 4453.000000 , 4456.000000 , 4459.000000 , 4462.000000 , 4465.000000 , 4468.000000 , 4471.000000 , 4474.000000 , 4477.000000 , 4480.000000 , 4483.000000 , 4486.000000 , 4489.000000 , 4492.000000 , 4495.000000 , 4498.000000 , 4501.000000 , 4504.000000 , 4507.000000 , 4510.000000 , 4513.000000 , 4516.000000 , 4519.000000 , 4522.000000 , 4525.000000 , 4528.000000 , 4531.000000 , 4534.000000 , 4537.000000 , 4540.000000 , 4543.000000 , 4546.000000 , 4549.000000 , 4552.000000 , 4555.000000 , 4558.000000 , 4561.000000 , 4564.000000 , 4567.000000 , 4570.000000 , 4573.000000 , 4576.000000 , 4579.000000 , 4582.000000 , 4585.000000 , 4588.000000 , 4591.000000 , 4594.000000 , 4597.000000 , 4600.000000 , 4603.000000 , 4606.000000 , 4609.000000 , 4612.000000 , 4615.000000 , 4618.000000 , 4621.000000 , 4624.000000 , 4627.000000 , 4630.000000 , 4633.000000 , 4636.000000 , 4639.000000 , 4642.000000 , 4645.000000 , 4648.000000 , 4651.000000 , 4654.000000 , 4657.000000 , 4660.000000 , 4663.000000 , 4666.000000 , 4669.000000 , 4672.000000 , 4675.000000 , 4678.000000 , 4681.000000 , 4684.000000 , 4687.000000 , 4690.000000 , 4693.000000 , 4696.000000 , 4699.000000 , 4702.000000 , 4705.000000 , 4708.000000 , 4711.000000 , 4714.000000 , 4717.000000 , 4720.000000 , 4723.000000 , 4726.000000 , 4729.000000 , 4732.000000 , 4735.000000 , 4738.000000 , 4741.000000 , 4744.000000 , 4747.000000 , 4750.000000 , 4753.000000 , 4756.000000 , 4759.000000 , 4762.000000 , 4765.000000 , 4768.000000 , 4771.000000 , 4774.000000 , 4777.000000 , 4780.000000 , 4783.000000 , 4786.000000 , 4789.000000 , 4792.000000 , 4795.000000 , 4798.000000 , 4801.000000 , 4804.000000 , 4807.000000 , 4810.000000 , 4813.000000 , 4816.000000 , 4819.000000 , 4822.000000 , 4825.000000 , 4828.000000 , 4831.000000 , 4834.000000 , 4837.000000 , 4840.000000 , 4843.000000 , 4846.000000 , 4849.000000 , 4852.000000 , 4855.000000 , 4858.000000 , 4861.000000 , 4864.000000 , 4867.000000 , 4870.000000 , 4873.000000 , 4876.000000 , 4879.000000 , 4882.000000 , 4885.000000 , 4888.000000 , 4891.000000 , 4894.000000 , 4897.000000 , 4900.000000 , 4903.000000 , 4906.000000 , 4909.000000 , 4912.000000 , 4915.000000 , 4918.000000 , 4921.000000 , 4924.000000 , 4927.000000 , 4930.000000 , 4933.000000 , 4936.000000 , 4939.000000 , 4942.000000 , 4945.000000 , 4948.000000 , 4951.000000 , 4954.000000 , 4957.000000 , 4960.000000 , 4963.000000 , 4966.000000 , 4969.000000 , 4972.000000 , 4975.000000 , 4978.000000 , 4981.000000 , 4984.000000 , 4987.000000 , 4990.000000 , 4993.000000 , 4996.000000 , 4999.000000 , 5002.000000 , 5005.000000 , 5008.000000 , 5011.000000 , 5014.000000 , 5017.000000 , 5020.000000 , 5023.000000 , 5026.000000 , 5029.000000 , 5032.000000 , 5035.000000 , 5038.000000 , 5041.000000 , 5044.000000 , 5047.000000 , 5050.000000 , 5053.000000 , 5056.000000 , 5059.000000 , 5062.000000 , 5065.000000 , 5068.000000 , 5071.000000 , 5074.000000 , 5077.000000 , 5080.000000 , 5083.000000 , 5086.000000 , 5089.000000 , 5092.000000 , 5095.000000 , 5098.000000 , 5101.000000 , 5104.000000 , 5107.000000 , 5110.000000 , 5113.000000 , 5116.000000 , 5119.000000 , 5122.000000 , 5125.000000 , 5128.000000 , 5131.000000 , 5134.000000 , 5137.000000 , 5140.000000 , 5143.000000 , 5146.000000 , 5149.000000 , 5152.000000 , 5155.000000 , 5158.000000 , 5161.000000 , 5164.000000 , 5167.000000 , 5170.000000 , 5173.000000 , 5176.000000 , 5179.000000 , 5182.000000 , 5185.000000 , 5188.000000 , 5191.000000 , 5194.000000 , 5197.000000 , 5200.000000 , 5203.000000 , 5206.000000 , 5209.000000 , 5212.000000 , 5215.000000 , 5218.000000 , 5221.000000 , 5224.000000 , 5227.000000 , 5230.000000 , 5233.000000 , 5236.000000 , 5239.000000 , 5242.000000 , 5245.000000 , 5248.000000 , 5251.000000 , 5254.000000 , 5257.000000 , 5260.000000 , 5263.000000 , 5266.000000 , 5269.000000 , 5272.000000 , 5275.000000 , 5278.000000 , 5281.000000 , 5284.000000 , 5287.000000 , 5290.000000 , 5293.000000 , 5296.000000 , 5299.000000 , 5302.000000 , 5305.000000 , 5308.000000 , 5311.000000 , 5314.000000 , 5317.000000 , 5320.000000 , 5323.000000 , 5326.000000 , 5329.000000 , 5332.000000 , 5335.000000 , 5338.000000 , 5341.000000 , 5344.000000 , 5347.000000 , 5350.000000 , 5353.000000 , 5356.000000 , 5359.000000 , 5362.000000 , 5365.000000 , 5368.000000 , 5371.000000 , 5374.000000 , 5377.000000 , 5380.000000 , 5383.000000 , 5386.000000 , 5389.000000 , 5392.000000 , 5395.000000 , 5398.000000 , 5401.000000 , 5404.000000 , 5407.000000 , 5410.000000 , 5413.000000 , 5416.000000 , 5419.000000 , 5422.000000 , 5425.000000 , 5428.000000 , 5431.000000 , 5434.000000 , 5437.000000 , 5440.000000 , 5443.000000 , 5446.000000 , 5449.000000 , 5452.000000 , 5455.000000 , 5458.000000 , 5461.000000 , 5464.000000 , 5467.000000 , 5470.000000 , 5473.000000 , 5476.000000 , 5479.000000 , 5482.000000 , 5485.000000 , 5488.000000 , 5491.000000 , 5494.000000 , 5497.000000 , 5500.000000 , 5503.000000 , 5506.000000 , 5509.000000 , 5512.000000 , 5515.000000 , 5518.000000 , 5521.000000 , 5524.000000 , 5527.000000 , 5530.000000 , 5533.000000 , 5536.000000 , 5539.000000 , 5542.000000 , 5545.000000 , 5548.000000 , 5551.000000 , 5554.000000 , 5557.000000 , 5560.000000 , 5563.000000 , 5566.000000 , 5569.000000 , 5572.000000 , 5575.000000 , 5578.000000 , 5581.000000 , 5584.000000 , 5587.000000 , 5590.000000 , 5593.000000 , 5596.000000 , 5599.000000 , 5602.000000 , 5605.000000 , 5608.000000 , 5611.000000 , 5614.000000 , 5617.000000 , 5620.000000 , 5623.000000 , 5626.000000 , 5629.000000 , 5632.000000 , 5635.000000 , 5638.000000 , 5641.000000 , 5644.000000 , 5647.000000 , 5650.000000 , 5653.000000 , 5656.000000 , 5659.000000 , 5662.000000 , 5665.000000 , 5668.000000 , 5671.000000 , 5674.000000 , 5677.000000 , 5680.000000 , 5683.000000 , 5686.000000 , 5689.000000 , 5692.000000 , 5695.000000 , 5698.000000 , 5701.000000 , 5704.000000 , 5707.000000 , 5710.000000 , 5713.000000 , 5716.000000 , 5719.000000 , 5722.000000 , 5725.000000 , 5728.000000 , 5731.000000 , 5734.000000 , 5737.000000 , 5740.000000 , 5743.000000 , 5746.000000 , 5749.000000 , 5752.000000 , 5755.000000 , 5758.000000 , 5761.000000 , 5764.000000 , 5767.000000 , 5770.000000 , 5773.000000 , 5776.000000 , 5779.000000 , 5782.000000 , 5785.000000 , 5788.000000 , 5791.000000 , 5794.000000 , 5797.000000 , 5800.000000 , 5803.000000 , 5806.000000 , 5809.000000 , 5812.000000 , 5815.000000 , 5818.000000 , 5821.000000 , 5824.000000 , 5827.000000 , 5830.000000 , 5833.000000 , 5836.000000 , 5839.000000 , 5842.000000 , 5845.000000 , 5848.000000 , 5851.000000 , 5854.000000 , 5857.000000 , 5860.000000 , 5863.000000 , 5866.000000 , 5869.000000 , 5872.000000 , 5875.000000 , 5878.000000 , 5881.000000 , 5884.000000 , 5887.000000 , 5890.000000 , 5893.000000 , 5896.000000 , 5899.000000 , 5902.000000 , 5905.000000 , 5908.000000 , 5911.000000 , 5914.000000 , 5917.000000 , 5920.000000 , 5923.000000 , 5926.000000 , 5929.000000 , 5932.000000 , 5935.000000 , 5938.000000 , 5941.000000 , 5944.000000 , 5947.000000 , 5950.000000 , 5953.000000 , 5956.000000 , 5959.000000 , 5962.000000 , 5965.000000 , 5968.000000 , 5971.000000 , 5974.000000 , 5977.000000 , 5980.000000 , 5983.000000 , 5986.000000 , 5989.000000 , 5992.000000 , 5995.000000 , 5998.000000 , 6001.000000 , 6004.000000 , 6007.000000 , 6010.000000 , 6013.000000 , 6016.000000 , 6019.000000 , 6022.000000 , 6025.000000 , 6028.000000 , 6031.000000 , 6034.000000 , 6037.000000 , 6040.000000 , 6043.000000 , 6046.000000 , 6049.000000 , 6052.000000 , 6055.000000 , 6058.000000 , 6061.000000 , 6064.000000 , 6067.000000 , 6070.000000 , 6073.000000 , 6076.000000 , 6079.000000 , 6082.000000 , 6085.000000 , 6088.000000 , 6091.000000 , 6094.000000 , 6097.000000 , 6100.000000 , 6103.000000 , 6106.000000 , 6109.000000 , 6112.000000 , 6115.000000 , 6118.000000 , 6121.000000 , 6124.000000 , 6127.000000 , 6130.000000 , 6133.000000 , 6136.000000 , 6139.000000 , 6142.000000 , 6145.000000 , 6148.000000 , 6151.000000 , 6154.000000 , 6157.000000 , 6160.000000 , 6163.000000 , 6166.000000 , 6169.000000 , 6172.000000 , 6175.000000 , 6178.000000 , 6181.000000 , 6184.000000 , 6187.000000 , 6190.000000 , 6193.000000 , 6196.000000 , 6199.000000 , 6202.000000 , 6205.000000 , 6208.000000 , 6211.000000 , 6214.000000 , 6217.000000 , 6220.000000 , 6223.000000 , 6226.000000 , 6229.000000 , 6232.000000 , 6235.000000 , 6238.000000 , 6241.000000 , 6244.000000 , 6247.000000 , 6250.000000 , 6253.000000 , 6256.000000 , 6259.000000 , 6262.000000 , 6265.000000 , 6268.000000 , 6271.000000 , 6274.000000 , 6277.000000 , 6280.000000 , 6283.000000 , 6286.000000 , 6289.000000 , 6292.000000 , 6295.000000 , 6298.000000 , 6301.000000 , 6304.000000 , 6307.000000 , 6310.000000 , 6313.000000 , 6316.000000 , 6319.000000 , 6322.000000 , 6325.000000 , 6328.000000 , 6331.000000 , 6334.000000 , 6337.000000 , 6340.000000 , 6343.000000 , 6346.000000 , 6349.000000 , 6352.000000 , 6355.000000 , 6358.000000 , 6361.000000 , 6364.000000 , 6367.000000 , 6370.000000 , 6373.000000 , 6376.000000 , 6379.000000 , 6382.000000 , 6385.000000 , 6388.000000 , 6391.000000 , 6394.000000 , 6397.000000 , 6400.000000 , 6403.000000 , 6406.000000 , 6409.000000 , 6412.000000 , 6415.000000 , 6418.000000 , 6421.000000 , 6424.000000 , 6427.000000 , 6430.000000 , 6433.000000 , 6436.000000 , 6439.000000 , 6442.000000 , 6445.000000 , 6448.000000 , 6451.000000 , 6454.000000 , 6457.000000 , 6460.000000 , 6463.000000 , 6466.000000 , 6469.000000 , 6472.000000 , 6475.000000 , 6478.000000 , 6481.000000 , 6484.000000 , 6487.000000 , 6490.000000 , 6493.000000 , 6496.000000 , 6499.000000 , 6502.000000 , 6505.000000 , 6508.000000 , 6511.000000 , 6514.000000 , 6517.000000 , 6520.000000 , 6523.000000 , 6526.000000 , 6529.000000 , 6532.000000 , 6535.000000 , 6538.000000 , 6541.000000 , 6544.000000 , 6547.000000 , 6550.000000 , 6553.000000 , 6556.000000 , 6559.000000 , 6562.000000 , 6565.000000 , 6568.000000 , 6571.000000 , 6574.000000 , 6577.000000 , 6580.000000 , 6583.000000 , 6586.000000 , 6589.000000 , 6592.000000 , 6595.000000 , 6598.000000 , 6601.000000 , 6604.000000 , 6607.000000 , 6610.000000 , 6613.000000 , 6616.000000 , 6619.000000 , 6622.000000 , 6625.000000 , 6628.000000 , 6631.000000 , 6634.000000 , 6637.000000 , 6640.000000 , 6643.000000 , 6646.000000 , 6649.000000 , 6652.000000 , 6655.000000 , 6658.000000 , 6661.000000 , 6664.000000 , 6667.000000 , 6670.000000 , 6673.000000 , 6676.000000 , 6679.000000 , 6682.000000 , 6685.000000 , 6688.000000 , 6691.000000 , 6694.000000 , 6697.000000 , 6700.000000 , 6703.000000 , 6706.000000 , 6709.000000 , 6712.000000 , 6715.000000 , 6718.000000 , 6721.000000 , 6724.000000 , 6727.000000 , 6730.000000 , 6733.000000 , 6736.000000 , 6739.000000 , 6742.000000 , 6745.000000 , 6748.000000 , 6751.000000 , 6754.000000 , 6757.000000 , 6760.000000 , 6763.000000 , 6766.000000 , 6769.000000 , 6772.000000 , 6775.000000 , 6778.000000 , 6781.000000 , 6784.000000 , 6787.000000 , 6790.000000 , 6793.000000 , 6796.000000 , 6799.000000 , 6802.000000 , 6805.000000 , 6808.000000 , 6811.000000 , 6814.000000 , 6817.000000 , 6820.000000 , 6823.000000 , 6826.000000 , 6829.000000 , 6832.000000 , 6835.000000 , 6838.000000 , 6841.000000 , 6844.000000 , 6847.000000 , 6850.000000 , 6853.000000 , 6856.000000 , 6859.000000 , 6862.000000 , 6865.000000 , 6868.000000 , 6871.000000 , 6874.000000 , 6877.000000 , 6880.000000 , 6883.000000 , 6886.000000 , 6889.000000 , 6892.000000 , 6895.000000 , 6898.000000 , 6901.000000 , 6904.000000 , 6907.000000 , 6910.000000 , 6913.000000 , 6916.000000 , 6919.000000 , 6922.000000 , 6925.000000 , 6928.000000 , 6931.000000 , 6934.000000 , 6937.000000 , 6940.000000 , 6943.000000 , 6946.000000 , 6949.000000 , 6952.000000 , 6955.000000 , 6958.000000 , 6961.000000 , 6964.000000 , 6967.000000 , 6970.000000 , 6973.000000 , 6976.000000 , 6979.000000 , 6982.000000 , 6985.000000 , 6988.000000 , 6991.000000 , 6994.000000 , 6997.000000 , 7000.000000 , 7003.000000 , 7006.000000 , 7009.000000 , 7012.000000 , 7015.000000 , 7018.000000 , 7021.000000 , 7024.000000 , 7027.000000 , 7030.000000 , 7033.000000 , 7036.000000 , 7039.000000 , 7042.000000 , 7045.000000 , 7048.000000 , 7051.000000 , 7054.000000 , 7057.000000 , 7060.000000 , 7063.000000 , 7066.000000 , 7069.000000 , 7072.000000 , 7075.000000 , 7078.000000 , 7081.000000 , 7084.000000 , 7087.000000 , 7090.000000 , 7093.000000 , 7096.000000 , 7099.000000 , 7102.000000 , 7105.000000 , 7108.000000 , 7111.000000 , 7114.000000 , 7117.000000 , 7120.000000 , 7123.000000 , 7126.000000 , 7129.000000 , 7132.000000 , 7135.000000 , 7138.000000 , 7141.000000 , 7144.000000 , 7147.000000 , 7150.000000 , 7153.000000 , 7156.000000 , 7159.000000 , 7162.000000 , 7165.000000 , 7168.000000 , 7171.000000 , 7174.000000 , 7177.000000 , 7180.000000 , 7183.000000 , 7186.000000 , 7189.000000 , 7192.000000 , 7195.000000 , 7198.000000 , 7201.000000 , 7204.000000 , 7207.000000 , 7210.000000 , 7213.000000 , 7216.000000 , 7219.000000 , 7222.000000 , 7225.000000 , 7228.000000 , 7231.000000 , 7234.000000 , 7237.000000 , 7240.000000 , 7243.000000 , 7246.000000 , 7249.000000 , 7252.000000 , 7255.000000 , 7258.000000 , 7261.000000 , 7264.000000 , 7267.000000 , 7270.000000 , 7273.000000 , 7276.000000 , 7279.000000 , 7282.000000 , 7285.000000 , 7288.000000 , 7291.000000 , 7294.000000 , 7297.000000 , 7300.000000 , 7303.000000 , 7306.000000 , 7309.000000 , 7312.000000 , 7315.000000 , 7318.000000 , 7321.000000 , 7324.000000 , 7327.000000 , 7330.000000 , 7333.000000 , 7336.000000 , 7339.000000 , 7342.000000 , 7345.000000 , 7348.000000 , 7351.000000 , 7354.000000 , 7357.000000 , 7360.000000 , 7363.000000 , 7366.000000 , 7369.000000 , 7372.000000 , 7375.000000 , 7378.000000 , 7381.000000 , 7384.000000 , 7387.000000 , 7390.000000 , 7393.000000 , 7396.000000 , 7399.000000 , 7402.000000 , 7405.000000 , 7408.000000 , 7411.000000 , 7414.000000 , 7417.000000 , 7420.000000 , 7423.000000 , 7426.000000 , 7429.000000 , 7432.000000 , 7435.000000 , 7438.000000 , 7441.000000 , 7444.000000 , 7447.000000 , 7450.000000 , 7453.000000 , 7456.000000 , 7459.000000 , 7462.000000 , 7465.000000 , 7468.000000 , 7471.000000 , 7474.000000 , 7477.000000 , 7480.000000 , 7483.000000 , 7486.000000 , 7489.000000 , 7492.000000 , 7495.000000 , 7498.000000 , 7501.000000 , 7504.000000 , 7507.000000 , 7510.000000 , 7513.000000 , 7516.000000 , 7519.000000 , 7522.000000 , 7525.000000 , 7528.000000 , 7531.000000 , 7534.000000 , 7537.000000 , 7540.000000 , 7543.000000 , 7546.000000 , 7549.000000 , 7552.000000 , 7555.000000 , 7558.000000 , 7561.000000 , 7564.000000 , 7567.000000 , 7570.000000 , 7573.000000 , 7576.000000 , 7579.000000 , 7582.000000 , 7585.000000 , 7588.000000 , 7591.000000 , 7594.000000 , 7597.000000 , 7600.000000 , 7603.000000 , 7606.000000 , 7609.000000 , 7612.000000 , 7615.000000 , 7618.000000 , 7621.000000 , 7624.000000 , 7627.000000 , 7630.000000 , 7633.000000 , 7636.000000 , 7639.000000 , 7642.000000 , 7645.000000 , 7648.000000 , 7651.000000 , 7654.000000 , 7657.000000 , 7660.000000 , 7663.000000 , 7666.000000 , 7669.000000 , 7672.000000 , 7675.000000 , 7678.000000 , 7681.000000 , 7684.000000 , 7687.000000 , 7690.000000 , 7693.000000 , 7696.000000 , 7699.000000 , 7702.000000 , 7705.000000 , 7708.000000 , 7711.000000 , 7714.000000 , 7717.000000 , 7720.000000 , 7723.000000 , 7726.000000 , 7729.000000 , 7732.000000 , 7735.000000 , 7738.000000 , 7741.000000 , 7744.000000 , 7747.000000 , 7750.000000 , 7753.000000 , 7756.000000 , 7759.000000 , 7762.000000 , 7765.000000 , 7768.000000 , 7771.000000 , 7774.000000 , 7777.000000 , 7780.000000 , 7783.000000 , 7786.000000 , 7789.000000 , 7792.000000 , 7795.000000 , 7798.000000 , 7801.000000 , 7804.000000 , 7807.000000 , 7810.000000 , 7813.000000 , 7816.000000 , 7819.000000 , 7822.000000 , 7825.000000 , 7828.000000 , 7831.000000 , 7834.000000 , 7837.000000 , 7840.000000 , 7843.000000 , 7846.000000 , 7849.000000 , 7852.000000 , 7855.000000 , 7858.000000 , 7861.000000 , 7864.000000 , 7867.000000 , 7870.000000 , 7873.000000 , 7876.000000 , 7879.000000 , 7882.000000 , 7885.000000 , 7888.000000 , 7891.000000 , 7894.000000 , 7897.000000 , 7900.000000 , 7903.000000 , 7906.000000 , 7909.000000 , 7912.000000 , 7915.000000 , 7918.000000 , 7921.000000 , 7924.000000 , 7927.000000 , 7930.000000 , 7933.000000 , 7936.000000 , 7939.000000 , 7942.000000 , 7945.000000 , 7948.000000 , 7951.000000 , 7954.000000 , 7957.000000 , 7960.000000 , 7963.000000 , 7966.000000 , 7969.000000 , 7972.000000 , 7975.000000 , 7978.000000 , 7981.000000 , 7984.000000 , 7987.000000 , 7990.000000 , 7993.000000 , 7996.000000 , 7999.000000 , 8002.000000 , 8005.000000 , 8008.000000 , 8011.000000 , 8014.000000 , 8017.000000 , 8020.000000 , 8023.000000 , 8026.000000 , 8029.000000 , 8032.000000 , 8035.000000 , 8038.000000 , 8041.000000 , 8044.000000 , 8047.000000 , 8050.000000 , 8053.000000 , 8056.000000 , 8059.000000 , 8062.000000 , 8065.000000 , 8068.000000 , 8071.000000 , 8074.000000 , 8077.000000 , 8080.000000 , 8083.000000 , 8086.000000 , 8089.000000 , 8092.000000 , 8095.000000 , 8098.000000 , 8101.000000 , 8104.000000 , 8107.000000 , 8110.000000 , 8113.000000 , 8116.000000 , 8119.000000 , 8122.000000 , 8125.000000 , 8128.000000 , 8131.000000 , 8134.000000 , 8137.000000 , 8140.000000 , 8143.000000 , 8146.000000 , 8149.000000 , 8152.000000 , 8155.000000 , 8158.000000 , 8161.000000 , 8164.000000 , 8167.000000 , 8170.000000 , 8173.000000 , 8176.000000 , 8179.000000 , 8182.000000 , 8185.000000 , 8188.000000 , 8191.000000 , 8194.000000 , 8197.000000 , 8200.000000 , 8203.000000 , 8206.000000 , 8209.000000 , 8212.000000 , 8215.000000 , 8218.000000 , 8221.000000 , 8224.000000 , 8227.000000 , 8230.000000 , 8233.000000 , 8236.000000 , 8239.000000 , 8242.000000 , 8245.000000 , 8248.000000 , 8251.000000 , 8254.000000 , 8257.000000 , 8260.000000 , 8263.000000 , 8266.000000 , 8269.000000 , 8272.000000 , 8275.000000 , 8278.000000 , 8281.000000 , 8284.000000 , 8287.000000 , 8290.000000 , 8293.000000 , 8296.000000 , 8299.000000 , 8302.000000 , 8305.000000 , 8308.000000 , 8311.000000 , 8314.000000 , 8317.000000 , 8320.000000 , 8323.000000 , 8326.000000 , 8329.000000 , 8332.000000 , 8335.000000 , 8338.000000 , 8341.000000 , 8344.000000 , 8347.000000 , 8350.000000 , 8353.000000 , 8356.000000 , 8359.000000 , 8362.000000 , 8365.000000 , 8368.000000 , 8371.000000 , 8374.000000 , 8377.000000 , 8380.000000 , 8383.000000 , 8386.000000 , 8389.000000 , 8392.000000 , 8395.000000 , 8398.000000 , 8401.000000 , 8404.000000 , 8407.000000 , 8410.000000 , 8413.000000 , 8416.000000 , 8419.000000 , 8422.000000 , 8425.000000 , 8428.000000 , 8431.000000 , 8434.000000 , 8437.000000 , 8440.000000 , 8443.000000 , 8446.000000 , 8449.000000 , 8452.000000 , 8455.000000 , 8458.000000 , 8461.000000 , 8464.000000 , 8467.000000 , 8470.000000 , 8473.000000 , 8476.000000 , 8479.000000 , 8482.000000 , 8485.000000 , 8488.000000 , 8491.000000 , 8494.000000 , 8497.000000 , 8500.000000 , 8503.000000 , 8506.000000 , 8509.000000 , 8512.000000 , 8515.000000 , 8518.000000 , 8521.000000 , 8524.000000 , 8527.000000 , 8530.000000 , 8533.000000 , 8536.000000 , 8539.000000 , 8542.000000 , 8545.000000 , 8548.000000 , 8551.000000 , 8554.000000 , 8557.000000 , 8560.000000 , 8563.000000 , 8566.000000 , 8569.000000 , 8572.000000 , 8575.000000 , 8578.000000 , 8581.000000 , 8584.000000 , 8587.000000 , 8590.000000 , 8593.000000 , 8596.000000 , 8599.000000 , 8602.000000 , 8605.000000 , 8608.000000 , 8611.000000 , 8614.000000 , 8617.000000 , 8620.000000 , 8623.000000 , 8626.000000 , 8629.000000 , 8632.000000 , 8635.000000 , 8638.000000 , 8641.000000 , 8644.000000 , 8647.000000 , 8650.000000 , 8653.000000 , 8656.000000 , 8659.000000 , 8662.000000 , 8665.000000 , 8668.000000 , 8671.000000 , 8674.000000 , 8677.000000 , 8680.000000 , 8683.000000 , 8686.000000 , 8689.000000 , 8692.000000 , 8695.000000 , 8698.000000 , 8701.000000 , 8704.000000 , 8707.000000 , 8710.000000 , 8713.000000 , 8716.000000 , 8719.000000 , 8722.000000 , 8725.000000 , 8728.000000 , 8731.000000 , 8734.000000 , 8737.000000 , 8740.000000 , 8743.000000 , 8746.000000 , 8749.000000 , 8752.000000 , 8755.000000 , 8758.000000 , 8761.000000 , 8764.000000 , 8767.000000 , 8770.000000 , 8773.000000 , 8776.000000 , 8779.000000 , 8782.000000 , 8785.000000 , 8788.000000 , 8791.000000 , 8794.000000 , 8797.000000 , 8800.000000 , 8803.000000 , 8806.000000 , 8809.000000 , 8812.000000 , 8815.000000 , 8818.000000 , 8821.000000 , 8824.000000 , 8827.000000 , 8830.000000 , 8833.000000 , 8836.000000 , 8839.000000 , 8842.000000 , 8845.000000 , 8848.000000 , 8851.000000 , 8854.000000 , 8857.000000 , 8860.000000 , 8863.000000 , 8866.000000 , 8869.000000 , 8872.000000 , 8875.000000 , 8878.000000 , 8881.000000 , 8884.000000 , 8887.000000 , 8890.000000 , 8893.000000 , 8896.000000 , 8899.000000 , 8902.000000 , 8905.000000 , 8908.000000 , 8911.000000 , 8914.000000 , 8917.000000 , 8920.000000 , 8923.000000 , 8926.000000 , 8929.000000 , 8932.000000 , 8935.000000 , 8938.000000 , 8941.000000 , 8944.000000 , 8947.000000 , 8950.000000 , 8953.000000 , 8956.000000 , 8959.000000 , 8962.000000 , 8965.000000 , 8968.000000 , 8971.000000 , 8974.000000 , 8977.000000 , 8980.000000 , 8983.000000 , 8986.000000 , 8989.000000 , 8992.000000 , 8995.000000 , 8998.000000 , 9001.000000 , 9004.000000 , 9007.000000 , 9010.000000 , 9013.000000 , 9016.000000 , 9019.000000 , 9022.000000 , 9025.000000 , 9028.000000 , 9031.000000 , 9034.000000 , 9037.000000 , 9040.000000 , 9043.000000 , 9046.000000 , 9049.000000 , 9052.000000 , 9055.000000 , 9058.000000 , 9061.000000 , 9064.000000 , 9067.000000 , 9070.000000 , 9073.000000 , 9076.000000 , 9079.000000 , 9082.000000 , 9085.000000 , 9088.000000 , 9091.000000 , 9094.000000 , 9097.000000 , 9100.000000 , 9103.000000 , 9106.000000 , 9109.000000 , 9112.000000 , 9115.000000 , 9118.000000 , 9121.000000 , 9124.000000 , 9127.000000 , 9130.000000 , 9133.000000 , 9136.000000 , 9139.000000 , 9142.000000 , 9145.000000 , 9148.000000 , 9151.000000 , 9154.000000 , 9157.000000 , 9160.000000 , 9163.000000 , 9166.000000 , 9169.000000 , 9172.000000 , 9175.000000 , 9178.000000 , 9181.000000 , 9184.000000 , 9187.000000 , 9190.000000 , 9193.000000 , 9196.000000 , 9199.000000 , 9202.000000 , 9205.000000 , 9208.000000 , 9211.000000 , 9214.000000 , 9217.000000 , 9220.000000 , 9223.000000 , 9226.000000 , 9229.000000 , 9232.000000 , 9235.000000 , 9238.000000 , 9241.000000 , 9244.000000 , 9247.000000 , 9250.000000 , 9253.000000 , 9256.000000 , 9259.000000 , 9262.000000 , 9265.000000 , 9268.000000 , 9271.000000 , 9274.000000 , 9277.000000 , 9280.000000 , 9283.000000 , 9286.000000 , 9289.000000 , 9292.000000 , 9295.000000 , 9298.000000 , 9301.000000 , 9304.000000 , 9307.000000 , 9310.000000 , 9313.000000 , 9316.000000 , 9319.000000 , 9322.000000 , 9325.000000 , 9328.000000 , 9331.000000 , 9334.000000 , 9337.000000 , 9340.000000 , 9343.000000 , 9346.000000 , 9349.000000 , 9352.000000 , 9355.000000 , 9358.000000 , 9361.000000 , 9364.000000 , 9367.000000 , 9370.000000 , 9373.000000 , 9376.000000 , 9379.000000 , 9382.000000 , 9385.000000 , 9388.000000 , 9391.000000 , 9394.000000 , 9397.000000 , 9400.000000 , 9403.000000 , 9406.000000 , 9409.000000 , 9412.000000 , 9415.000000 , 9418.000000 , 9421.000000 , 9424.000000 , 9427.000000 , 9430.000000 , 9433.000000 , 9436.000000 , 9439.000000 , 9442.000000 , 9445.000000 , 9448.000000 , 9451.000000 , 9454.000000 , 9457.000000 , 9460.000000 , 9463.000000 , 9466.000000 , 9469.000000 , 9472.000000 , 9475.000000 , 9478.000000 , 9481.000000 , 9484.000000 , 9487.000000 , 9490.000000 , 9493.000000 , 9496.000000 , 9499.000000 , 9502.000000 , 9505.000000 , 9508.000000 , 9511.000000 , 9514.000000 , 9517.000000 , 9520.000000 , 9523.000000 , 9526.000000 , 9529.000000 , 9532.000000 , 9535.000000 , 9538.000000 , 9541.000000 , 9544.000000 , 9547.000000 , 9550.000000 , 9553.000000 , 9556.000000 , 9559.000000 , 9562.000000 , 9565.000000 , 9568.000000 , 9571.000000 , 9574.000000 , 9577.000000 , 9580.000000 , 9583.000000 , 9586.000000 , 9589.000000 , 9592.000000 , 9595.000000 , 9598.000000 , 9601.000000 , 9604.000000 , 9607.000000 , 9610.000000 , 9613.000000 , 9616.000000 , 9619.000000 , 9622.000000 , 9625.000000 , 9628.000000 , 9631.000000 , 9634.000000 , 9637.000000 , 9640.000000 , 9643.000000 , 9646.000000 , 9649.000000 , 9652.000000 , 9655.000000 , 9658.000000 , 9661.000000 , 9664.000000 , 9667.000000 , 9670.000000 , 9673.000000 , 9676.000000 , 9679.000000 , 9682.000000 , 9685.000000 , 9688.000000 , 9691.000000 , 9694.000000 , 9697.000000 , 9700.000000 , 9703.000000 , 9706.000000 , 9709.000000 , 9712.000000 , 9715.000000 , 9718.000000 , 9721.000000 , 9724.000000 , 9727.000000 , 9730.000000 , 9733.000000 , 9736.000000 , 9739.000000 , 9742.000000 , 9745.000000 , 9748.000000 , 9751.000000 , 9754.000000 , 9757.000000 , 9760.000000 , 9763.000000 , 9766.000000 , 9769.000000 , 9772.000000 , 9775.000000 , 9778.000000 , 9781.000000 , 9784.000000 , 9787.000000 , 9790.000000 , 9793.000000 , 9796.000000 , 9799.000000 , 9802.000000 , 9805.000000 , 9808.000000 , 9811.000000 , 9814.000000 , 9817.000000 , 9820.000000 , 9823.000000 , 9826.000000 , 9829.000000 , 9832.000000 , 9835.000000 , 9838.000000 , 9841.000000 , 9844.000000 , 9847.000000 , 9850.000000 , 9853.000000 , 9856.000000 , 9859.000000 , 9862.000000 , 9865.000000 , 9868.000000 , 9871.000000 , 9874.000000 , 9877.000000 , 9880.000000 , 9883.000000 , 9886.000000 , 9889.000000 , 9892.000000 , 9895.000000 , 9898.000000 , 9901.000000 , 9904.000000 , 9907.000000 , 9910.000000 , 9913.000000 , 9916.000000 , 9919.000000 , 9922.000000 , 9925.000000 , 9928.000000 , 9931.000000 , 9934.000000 , 9937.000000 , 9940.000000 , 9943.000000 , 9946.000000 , 9949.000000 , 9952.000000 , 9955.000000 , 9958.000000 , 9961.000000 , 9964.000000 , 9967.000000 , 9970.000000 , 9973.000000 , 9976.000000 , 9979.000000 , 9982.000000 , 9985.000000 , 9988.000000 , 9991.000000 , 9994.000000 , 9997.000000 , 10000.000000 , 10003.000000 , 10006.000000 , 10009.000000 , 10012.000000 , 10015.000000 , 10018.000000 , 10021.000000 , 10024.000000 , 10027.000000 , 10030.000000 , 10033.000000 , 10036.000000 , 10039.000000 , 10042.000000 , 10045.000000 , 10048.000000 , 10051.000000 , 10054.000000 , 10057.000000 , 10060.000000 , 10063.000000 , 10066.000000 , 10069.000000 , 10072.000000 , 10075.000000 , 10078.000000 , 10081.000000 , 10084.000000 , 10087.000000 , 10090.000000 , 10093.000000 , 10096.000000 , 10099.000000 , 10102.000000 , 10105.000000 , 10108.000000 , 10111.000000 , 10114.000000 , 10117.000000 , 10120.000000 , 10123.000000 , 10126.000000 , 10129.000000 , 10132.000000 , 10135.000000 , 10138.000000 , 10141.000000 , 10144.000000 , 10147.000000 , 10150.000000 , 10153.000000 , 10156.000000 , 10159.000000 , 10162.000000 , 10165.000000 , 10168.000000 , 10171.000000 , 10174.000000 , 10177.000000 , 10180.000000 , 10183.000000 , 10186.000000 , 10189.000000 , 10192.000000 , 10195.000000 , 10198.000000 , 10201.000000 , 10204.000000 , 10207.000000 , 10210.000000 , 10213.000000 , 10216.000000 , 10219.000000 , 10222.000000 , 10225.000000 , 10228.000000 , 10231.000000 , 10234.000000 , 10237.000000 , 10240.000000 , 10243.000000 , 10246.000000 , 10249.000000 , 10252.000000 , 10255.000000 , 10258.000000 , 10261.000000 , 10264.000000 , 10267.000000 , 10270.000000 , 10273.000000 , 10276.000000 , 10279.000000 , 10282.000000 , 10285.000000 , 10288.000000 , 10291.000000 , 10294.000000 , 10297.000000 , 10300.000000 , 10303.000000 , 10306.000000 , 10309.000000 , 10312.000000 , 10315.000000 , 10318.000000 , 10321.000000 , 10324.000000 , 10327.000000 , 10330.000000 , 10333.000000 , 10336.000000 , 10339.000000 , 10342.000000 , 10345.000000 , 10348.000000 , 10351.000000 , 10354.000000 , 10357.000000 , 10360.000000 , 10363.000000 , 10366.000000 , 10369.000000 , 10372.000000 , 10375.000000 , 10378.000000 , 10381.000000 , 10384.000000 , 10387.000000 , 10390.000000 , 10393.000000 , 10396.000000 , 10399.000000 , 10402.000000 , 10405.000000 , 10408.000000 , 10411.000000 , 10414.000000 , 10417.000000 , 10420.000000 , 10423.000000 , 10426.000000 , 10429.000000 , 10432.000000 , 10435.000000 , 10438.000000 , 10441.000000 , 10444.000000 , 10447.000000 , 10450.000000 , 10453.000000 , 10456.000000 , 10459.000000 , 10462.000000 , 10465.000000 , 10468.000000 , 10471.000000 , 10474.000000 , 10477.000000 , 10480.000000 , 10483.000000 , 10486.000000 , 10489.000000 , 10492.000000 , 10495.000000 , 10498.000000 , 10501.000000 , 10504.000000 , 10507.000000 , 10510.000000 , 10513.000000 , 10516.000000 , 10519.000000 , 10522.000000 , 10525.000000 , 10528.000000 , 10531.000000 , 10534.000000 , 10537.000000 , 10540.000000 , 10543.000000 , 10546.000000 , 10549.000000 , 10552.000000 , 10555.000000 , 10558.000000 , 10561.000000 , 10564.000000 , 10567.000000 , 10570.000000 , 10573.000000 , 10576.000000 , 10579.000000 , 10582.000000 , 10585.000000 , 10588.000000 , 10591.000000 , 10594.000000 , 10597.000000 , 10600.000000 , 10603.000000 , 10606.000000 , 10609.000000 , 10612.000000 , 10615.000000 , 10618.000000 , 10621.000000 , 10624.000000 , 10627.000000 , 10630.000000 , 10633.000000 , 10636.000000 , 10639.000000 , 10642.000000 , 10645.000000 , 10648.000000 , 10651.000000 , 10654.000000 , 10657.000000 , 10660.000000 , 10663.000000 , 10666.000000 , 10669.000000 , 10672.000000 , 10675.000000 , 10678.000000 , 10681.000000 , 10684.000000 , 10687.000000 , 10690.000000 , 10693.000000 , 10696.000000 , 10699.000000 , 10702.000000 , 10705.000000 , 10708.000000 , 10711.000000 , 10714.000000 , 10717.000000 , 10720.000000 , 10723.000000 , 10726.000000 , 10729.000000 , 10732.000000 , 10735.000000 , 10738.000000 , 10741.000000 , 10744.000000 , 10747.000000 , 10750.000000 , 10753.000000 , 10756.000000 , 10759.000000 , 10762.000000 , 10765.000000 , 10768.000000 , 10771.000000 , 10774.000000 , 10777.000000 , 10780.000000 , 10783.000000 , 10786.000000 , 10789.000000 , 10792.000000 , 10795.000000 , 10798.000000 , 10801.000000 , 10804.000000 , 10807.000000 , 10810.000000 , 10813.000000 , 10816.000000 , 10819.000000 , 10822.000000 , 10825.000000 , 10828.000000 , 10831.000000 , 10834.000000 , 10837.000000 , 10840.000000 , 10843.000000 , 10846.000000 , 10849.000000 , 10852.000000 , 10855.000000 , 10858.000000 , 10861.000000 , 10864.000000 , 10867.000000 , 10870.000000 , 10873.000000 , 10876.000000 , 10879.000000 , 10882.000000 , 10885.000000 , 10888.000000 , 10891.000000 , 10894.000000 , 10897.000000 , 10900.000000 , 10903.000000 , 10906.000000 , 10909.000000 , 10912.000000 , 10915.000000 , 10918.000000 , 10921.000000 , 10924.000000 , 10927.000000 , 10930.000000 , 10933.000000 , 10936.000000 , 10939.000000 , 10942.000000 , 10945.000000 , 10948.000000 , 10951.000000 , 10954.000000 , 10957.000000 , 10960.000000 , 10963.000000 , 10966.000000 , 10969.000000 , 10972.000000 , 10975.000000 , 10978.000000 , 10981.000000 , 10984.000000 , 10987.000000 , 10990.000000 , 10993.000000 , 10996.000000 , 10999.000000 , 11002.000000 , 11005.000000 , 11008.000000 , 11011.000000 , 11014.000000 , 11017.000000 , 11020.000000 , 11023.000000 , 11026.000000 , 11029.000000 , 11032.000000 , 11035.000000 , 11038.000000 , 11041.000000 , 11044.000000 , 11047.000000 , 11050.000000 , 11053.000000 , 11056.000000 , 11059.000000 , 11062.000000 , 11065.000000 , 11068.000000 , 11071.000000 , 11074.000000 , 11077.000000 , 11080.000000 , 11083.000000 , 11086.000000 , 11089.000000 , 11092.000000 , 11095.000000 , 11098.000000 , 11101.000000 , 11104.000000 , 11107.000000 , 11110.000000 , 11113.000000 , 11116.000000 , 11119.000000 , 11122.000000 , 11125.000000 , 11128.000000 , 11131.000000 , 11134.000000 , 11137.000000 , 11140.000000 , 11143.000000 , 11146.000000 , 11149.000000 , 11152.000000 , 11155.000000 , 11158.000000 , 11161.000000 , 11164.000000 , 11167.000000 , 11170.000000 , 11173.000000 , 11176.000000 , 11179.000000 , 11182.000000 , 11185.000000 , 11188.000000 , 11191.000000 , 11194.000000 , 11197.000000 , 11200.000000 , 11203.000000 , 11206.000000 , 11209.000000 , 11212.000000 , 11215.000000 , 11218.000000 , 11221.000000 , 11224.000000 , 11227.000000 , 11230.000000 , 11233.000000 , 11236.000000 , 11239.000000 , 11242.000000 , 11245.000000 , 11248.000000 , 11251.000000 , 11254.000000 , 11257.000000 , 11260.000000 , 11263.000000 , 11266.000000 , 11269.000000 , 11272.000000 , 11275.000000 , 11278.000000 , 11281.000000 , 11284.000000 , 11287.000000 , 11290.000000 , 11293.000000 , 11296.000000 , 11299.000000 , 11302.000000 , 11305.000000 , 11308.000000 , 11311.000000 , 11314.000000 , 11317.000000 , 11320.000000 , 11323.000000 , 11326.000000 , 11329.000000 , 11332.000000 , 11335.000000 , 11338.000000 , 11341.000000 , 11344.000000 , 11347.000000 , 11350.000000 , 11353.000000 , 11356.000000 , 11359.000000 , 11362.000000 , 11365.000000 , 11368.000000 , 11371.000000 , 11374.000000 , 11377.000000 , 11380.000000 , 11383.000000 , 11386.000000 , 11389.000000 , 11392.000000 , 11395.000000 , 11398.000000 , 11401.000000 , 11404.000000 , 11407.000000 , 11410.000000 , 11413.000000 , 11416.000000 , 11419.000000 , 11422.000000 , 11425.000000 , 11428.000000 , 11431.000000 , 11434.000000 , 11437.000000 , 11440.000000 , 11443.000000 , 11446.000000 , 11449.000000 , 11452.000000 , 11455.000000 , 11458.000000 , 11461.000000 , 11464.000000 , 11467.000000 , 11470.000000 , 11473.000000 , 11476.000000 , 11479.000000 , 11482.000000 , 11485.000000 , 11488.000000 , 11491.000000 , 11494.000000 , 11497.000000 , 11500.000000 , 11503.000000 , 11506.000000 , 11509.000000 , 11512.000000 , 11515.000000 , 11518.000000 , 11521.000000 , 11524.000000 , 11527.000000 , 11530.000000 , 11533.000000 , 11536.000000 , 11539.000000 , 11542.000000 , 11545.000000 , 11548.000000 , 11551.000000 , 11554.000000 , 11557.000000 , 11560.000000 , 11563.000000 , 11566.000000 , 11569.000000 , 11572.000000 , 11575.000000 , 11578.000000 , 11581.000000 , 11584.000000 , 11587.000000 , 11590.000000 , 11593.000000 , 11596.000000 , 11599.000000 , 11602.000000 , 11605.000000 , 11608.000000 , 11611.000000 , 11614.000000 , 11617.000000 , 11620.000000 , 11623.000000 , 11626.000000 , 11629.000000 , 11632.000000 , 11635.000000 , 11638.000000 , 11641.000000 , 11644.000000 , 11647.000000 , 11650.000000 , 11653.000000 , 11656.000000 , 11659.000000 , 11662.000000 , 11665.000000 , 11668.000000 , 11671.000000 , 11674.000000 , 11677.000000 , 11680.000000 , 11683.000000 , 11686.000000 , 11689.000000 , 11692.000000 , 11695.000000 , 11698.000000 , 11701.000000 , 11704.000000 , 11707.000000 , 11710.000000 , 11713.000000 , 11716.000000 , 11719.000000 , 11722.000000 , 11725.000000 , 11728.000000 , 11731.000000 , 11734.000000 , 11737.000000 , 11740.000000 , 11743.000000 , 11746.000000 , 11749.000000 , 11752.000000 , 11755.000000 , 11758.000000 , 11761.000000 , 11764.000000 , 11767.000000 , 11770.000000 , 11773.000000 , 11776.000000 , 11779.000000 , 11782.000000 , 11785.000000 , 11788.000000 , 11791.000000 , 11794.000000 , 11797.000000 , 11800.000000 , 11803.000000 , 11806.000000 , 11809.000000 , 11812.000000 , 11815.000000 , 11818.000000 , 11821.000000 , 11824.000000 , 11827.000000 , 11830.000000 , 11833.000000 , 11836.000000 , 11839.000000 , 11842.000000 , 11845.000000 , 11848.000000 , 11851.000000 , 11854.000000 , 11857.000000 , 11860.000000 , 11863.000000 , 11866.000000 , 11869.000000 , 11872.000000 , 11875.000000 , 11878.000000 , 11881.000000 , 11884.000000 , 11887.000000 , 11890.000000 , 11893.000000 , 11896.000000 , 11899.000000 , 11902.000000 , 11905.000000 , 11908.000000 , 11911.000000 , 11914.000000 , 11917.000000 , 11920.000000 , 11923.000000 , 11926.000000 , 11929.000000 , 11932.000000 , 11935.000000 , 11938.000000 , 11941.000000 , 11944.000000 , 11947.000000 , 11950.000000 , 11953.000000 , 11956.000000 , 11959.000000 , 11962.000000 , 11965.000000 , 11968.000000 , 11971.000000 , 11974.000000 , 11977.000000 , 11980.000000 , 11983.000000 , 11986.000000 , 11989.000000 , 11992.000000 , 11995.000000 , 11998.000000 , 12001.000000 , 12004.000000 , 12007.000000 , 12010.000000 , 12013.000000 , 12016.000000 , 12019.000000 , 12022.000000 , 12025.000000 , 12028.000000 , 12031.000000 , 12034.000000 , 12037.000000 , 12040.000000 , 12043.000000 , 12046.000000 , 12049.000000 , 12052.000000 , 12055.000000 , 12058.000000 , 12061.000000 , 12064.000000 , 12067.000000 , 12070.000000 , 12073.000000 , 12076.000000 , 12079.000000 , 12082.000000 , 12085.000000 , 12088.000000 , 12091.000000 , 12094.000000 , 12097.000000 , 12100.000000 , 12103.000000 , 12106.000000 , 12109.000000 , 12112.000000 , 12115.000000 , 12118.000000 , 12121.000000 , 12124.000000 , 12127.000000 , 12130.000000 , 12133.000000 , 12136.000000 , 12139.000000 , 12142.000000 , 12145.000000 , 12148.000000 , 12151.000000 , 12154.000000 , 12157.000000 , 12160.000000 , 12163.000000 , 12166.000000 , 12169.000000 , 12172.000000 , 12175.000000 , 12178.000000 , 12181.000000 , 12184.000000 , 12187.000000 , 12190.000000 , 12193.000000 , 12196.000000 , 12199.000000 , 12202.000000 , 12205.000000 , 12208.000000 , 12211.000000 , 12214.000000 , 12217.000000 , 12220.000000 , 12223.000000 , 12226.000000 , 12229.000000 , 12232.000000 , 12235.000000 , 12238.000000 , 12241.000000 , 12244.000000 , 12247.000000 , 12250.000000 , 12253.000000 , 12256.000000 , 12259.000000 , 12262.000000 , 12265.000000 , 12268.000000 , 12271.000000 , 12274.000000 , 12277.000000 , 12280.000000 , 12283.000000 , 12286.000000 }; static double axpy_4096_a = 2.000000 ; Updated on 2022-05-17 at 12:28:58 +0000","title":"Source code"},{"location":"runtime/Files/debug_8h/","text":"snRuntime/include/debug.h Defines Name snrt_trace (x...) Macros Documentation define snrt_trace #define snrt_trace( x ... ) do { \\ } while ( 0 ) Source code // Copyright 2020 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #pragma once #ifdef __cplusplus extern \"C\" { #endif #if defined(__SNRT_USE_TRACE) #include \"printf.h\" #define snrt_msg(fmt, x...) \\ do { \\ printf(\"[\\033[35mSNRT(%d,%d)\\033[0m] \" fmt, snrt_cluster_idx(), \\ snrt_cluster_core_idx(), ##x); \\ } while (0) #define SNRT_TRACE_INIT 0 #define SNRT_TRACE_ALLOC 1 #define snrt_trace(trace, x...) \\ do { \\ snrt_msg(x); \\ } while (0) #else #define snrt_trace(x...) \\ do { \\ } while (0) #endif // defined(__SNRT_USE_TRACE) #ifdef __cplusplus } #endif Updated on 2022-05-17 at 12:28:58 +0000","title":"snRuntime/include/debug.h"},{"location":"runtime/Files/debug_8h/#snruntimeincludedebugh","text":"","title":"snRuntime/include/debug.h"},{"location":"runtime/Files/debug_8h/#defines","text":"Name snrt_trace (x...)","title":"Defines"},{"location":"runtime/Files/debug_8h/#macros-documentation","text":"","title":"Macros Documentation"},{"location":"runtime/Files/debug_8h/#define-snrt_trace","text":"#define snrt_trace( x ... ) do { \\ } while ( 0 )","title":"define snrt_trace"},{"location":"runtime/Files/debug_8h/#source-code","text":"// Copyright 2020 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #pragma once #ifdef __cplusplus extern \"C\" { #endif #if defined(__SNRT_USE_TRACE) #include \"printf.h\" #define snrt_msg(fmt, x...) \\ do { \\ printf(\"[\\033[35mSNRT(%d,%d)\\033[0m] \" fmt, snrt_cluster_idx(), \\ snrt_cluster_core_idx(), ##x); \\ } while (0) #define SNRT_TRACE_INIT 0 #define SNRT_TRACE_ALLOC 1 #define snrt_trace(trace, x...) \\ do { \\ snrt_msg(x); \\ } while (0) #else #define snrt_trace(x...) \\ do { \\ } while (0) #endif // defined(__SNRT_USE_TRACE) #ifdef __cplusplus } #endif Updated on 2022-05-17 at 12:28:58 +0000","title":"Source code"},{"location":"runtime/Files/dir_1b87772ecb6338d255491e73d109d92a/","text":"snRuntime/vendor Directories Name snRuntime/vendor/riscv-opcodes Files Name snRuntime/vendor/printf.h Updated on 2022-05-17 at 12:28:58 +0000","title":"snRuntime/vendor"},{"location":"runtime/Files/dir_1b87772ecb6338d255491e73d109d92a/#snruntimevendor","text":"","title":"snRuntime/vendor"},{"location":"runtime/Files/dir_1b87772ecb6338d255491e73d109d92a/#directories","text":"Name snRuntime/vendor/riscv-opcodes","title":"Directories"},{"location":"runtime/Files/dir_1b87772ecb6338d255491e73d109d92a/#files","text":"Name snRuntime/vendor/printf.h Updated on 2022-05-17 at 12:28:58 +0000","title":"Files"},{"location":"runtime/Files/dir_25389e8ccedb83043d280350ea057a45/","text":"snBLAS/include Files Name snBLAS/include/snblas.h Updated on 2022-05-17 at 12:28:58 +0000","title":"snBLAS/include"},{"location":"runtime/Files/dir_25389e8ccedb83043d280350ea057a45/#snblasinclude","text":"","title":"snBLAS/include"},{"location":"runtime/Files/dir_25389e8ccedb83043d280350ea057a45/#files","text":"Name snBLAS/include/snblas.h Updated on 2022-05-17 at 12:28:58 +0000","title":"Files"},{"location":"runtime/Files/dir_44cec6e3ea30e076b9313c4641539d9f/","text":"benchmark Directories Name benchmark/include benchmark/src Updated on 2022-05-17 at 12:28:58 +0000","title":"benchmark"},{"location":"runtime/Files/dir_44cec6e3ea30e076b9313c4641539d9f/#benchmark","text":"","title":"benchmark"},{"location":"runtime/Files/dir_44cec6e3ea30e076b9313c4641539d9f/#directories","text":"Name benchmark/include benchmark/src Updated on 2022-05-17 at 12:28:58 +0000","title":"Directories"},{"location":"runtime/Files/dir_5b32b0c8d196e0bee0bc7bd37f53bc55/","text":"benchmark/src Directories Name benchmark/src/matmul Updated on 2022-05-17 at 12:28:58 +0000","title":"benchmark/src"},{"location":"runtime/Files/dir_5b32b0c8d196e0bee0bc7bd37f53bc55/#benchmarksrc","text":"","title":"benchmark/src"},{"location":"runtime/Files/dir_5b32b0c8d196e0bee0bc7bd37f53bc55/#directories","text":"Name benchmark/src/matmul Updated on 2022-05-17 at 12:28:58 +0000","title":"Directories"},{"location":"runtime/Files/dir_5f735e483190b1e987f01bac27340d4c/","text":"applications/src/kernels Files Name applications/src/kernels/batchnorm.h applications/src/kernels/conv2d.h applications/src/kernels/gemm.h applications/src/kernels/maxpool.h Updated on 2022-05-17 at 12:28:58 +0000","title":"applications/src/kernels"},{"location":"runtime/Files/dir_5f735e483190b1e987f01bac27340d4c/#applicationssrckernels","text":"","title":"applications/src/kernels"},{"location":"runtime/Files/dir_5f735e483190b1e987f01bac27340d4c/#files","text":"Name applications/src/kernels/batchnorm.h applications/src/kernels/conv2d.h applications/src/kernels/gemm.h applications/src/kernels/maxpool.h Updated on 2022-05-17 at 12:28:58 +0000","title":"Files"},{"location":"runtime/Files/dir_63258e4bd604a30941441a5bf13ee1c7/","text":"snRuntime/include Files Name snRuntime/include/debug.h snRuntime/include/dm.h snRuntime/include/eu.h snRuntime/include/interface.h snRuntime/include/kmp.h snRuntime/include/occamy_base_addr.h snRuntime/include/occamy_hbm_xbar_peripheral.h snRuntime/include/occamy_quad_peripheral.h snRuntime/include/occamy_soc_peripheral.h snRuntime/include/omp.h snRuntime/include/perf_cnt.h snRuntime/include/snitch_cluster_peripheral.h snRuntime/include/snrt.h Updated on 2022-05-17 at 12:28:58 +0000","title":"snRuntime/include"},{"location":"runtime/Files/dir_63258e4bd604a30941441a5bf13ee1c7/#snruntimeinclude","text":"","title":"snRuntime/include"},{"location":"runtime/Files/dir_63258e4bd604a30941441a5bf13ee1c7/#files","text":"Name snRuntime/include/debug.h snRuntime/include/dm.h snRuntime/include/eu.h snRuntime/include/interface.h snRuntime/include/kmp.h snRuntime/include/occamy_base_addr.h snRuntime/include/occamy_hbm_xbar_peripheral.h snRuntime/include/occamy_quad_peripheral.h snRuntime/include/occamy_soc_peripheral.h snRuntime/include/omp.h snRuntime/include/perf_cnt.h snRuntime/include/snitch_cluster_peripheral.h snRuntime/include/snrt.h Updated on 2022-05-17 at 12:28:58 +0000","title":"Files"},{"location":"runtime/Files/dir_65d9ac0513258746857e829de6bdcde3/","text":"applications/src/utils Files Name applications/src/utils/utils.h Updated on 2022-05-17 at 12:28:58 +0000","title":"applications/src/utils"},{"location":"runtime/Files/dir_65d9ac0513258746857e829de6bdcde3/#applicationssrcutils","text":"","title":"applications/src/utils"},{"location":"runtime/Files/dir_65d9ac0513258746857e829de6bdcde3/#files","text":"Name applications/src/utils/utils.h Updated on 2022-05-17 at 12:28:58 +0000","title":"Files"},{"location":"runtime/Files/dir_687df1e3e4d8e7c59c4585f2d14d078b/","text":"snRuntime Directories Name snRuntime/include snRuntime/src snRuntime/tests snRuntime/vendor Updated on 2022-05-17 at 12:28:58 +0000","title":"snRuntime"},{"location":"runtime/Files/dir_687df1e3e4d8e7c59c4585f2d14d078b/#snruntime","text":"","title":"snRuntime"},{"location":"runtime/Files/dir_687df1e3e4d8e7c59c4585f2d14d078b/#directories","text":"Name snRuntime/include snRuntime/src snRuntime/tests snRuntime/vendor Updated on 2022-05-17 at 12:28:58 +0000","title":"Directories"},{"location":"runtime/Files/dir_a04768fb9c5f69508e8162509da4a728/","text":"snRuntime/src Files Name snRuntime/src/team.h Updated on 2022-05-17 at 12:28:58 +0000","title":"snRuntime/src"},{"location":"runtime/Files/dir_a04768fb9c5f69508e8162509da4a728/#snruntimesrc","text":"","title":"snRuntime/src"},{"location":"runtime/Files/dir_a04768fb9c5f69508e8162509da4a728/#files","text":"Name snRuntime/src/team.h Updated on 2022-05-17 at 12:28:58 +0000","title":"Files"},{"location":"runtime/Files/dir_a43e155b6864a88b68593d32d6762148/","text":"snRuntime/vendor/riscv-opcodes Files Name snRuntime/vendor/riscv-opcodes/encoding.h Updated on 2022-05-17 at 12:28:58 +0000","title":"snRuntime/vendor/riscv-opcodes"},{"location":"runtime/Files/dir_a43e155b6864a88b68593d32d6762148/#snruntimevendorriscv-opcodes","text":"","title":"snRuntime/vendor/riscv-opcodes"},{"location":"runtime/Files/dir_a43e155b6864a88b68593d32d6762148/#files","text":"Name snRuntime/vendor/riscv-opcodes/encoding.h Updated on 2022-05-17 at 12:28:58 +0000","title":"Files"},{"location":"runtime/Files/dir_a6e4fee11f07c3b70486e88fe92cbbdc/","text":"applications Directories Name applications/include applications/src Updated on 2022-05-17 at 12:28:58 +0000","title":"applications"},{"location":"runtime/Files/dir_a6e4fee11f07c3b70486e88fe92cbbdc/#applications","text":"","title":"applications"},{"location":"runtime/Files/dir_a6e4fee11f07c3b70486e88fe92cbbdc/#directories","text":"Name applications/include applications/src Updated on 2022-05-17 at 12:28:58 +0000","title":"Directories"},{"location":"runtime/Files/dir_b48e99e00c13f140bbfb4c281bca5194/","text":"applications/include Files Name applications/include/layer.h Updated on 2022-05-17 at 12:28:58 +0000","title":"applications/include"},{"location":"runtime/Files/dir_b48e99e00c13f140bbfb4c281bca5194/#applicationsinclude","text":"","title":"applications/include"},{"location":"runtime/Files/dir_b48e99e00c13f140bbfb4c281bca5194/#files","text":"Name applications/include/layer.h Updated on 2022-05-17 at 12:28:58 +0000","title":"Files"},{"location":"runtime/Files/dir_c678f1d94fcadf23f088beb06c159bb6/","text":"snRuntime/tests Files Name snRuntime/tests/data.h snRuntime/tests/lto_a.h Updated on 2022-05-17 at 12:28:58 +0000","title":"snRuntime/tests"},{"location":"runtime/Files/dir_c678f1d94fcadf23f088beb06c159bb6/#snruntimetests","text":"","title":"snRuntime/tests"},{"location":"runtime/Files/dir_c678f1d94fcadf23f088beb06c159bb6/#files","text":"Name snRuntime/tests/data.h snRuntime/tests/lto_a.h Updated on 2022-05-17 at 12:28:58 +0000","title":"Files"},{"location":"runtime/Files/dir_c9be9173870f327345d33414c30b89d4/","text":"benchmark/include Files Name benchmark/include/benchmark.h Updated on 2022-05-17 at 12:28:58 +0000","title":"benchmark/include"},{"location":"runtime/Files/dir_c9be9173870f327345d33414c30b89d4/#benchmarkinclude","text":"","title":"benchmark/include"},{"location":"runtime/Files/dir_c9be9173870f327345d33414c30b89d4/#files","text":"Name benchmark/include/benchmark.h Updated on 2022-05-17 at 12:28:58 +0000","title":"Files"},{"location":"runtime/Files/dir_d11ce512391593108fa9a153ee74f81a/","text":"snBLAS Directories Name snBLAS/include Updated on 2022-05-17 at 12:28:58 +0000","title":"snBLAS"},{"location":"runtime/Files/dir_d11ce512391593108fa9a153ee74f81a/#snblas","text":"","title":"snBLAS"},{"location":"runtime/Files/dir_d11ce512391593108fa9a153ee74f81a/#directories","text":"Name snBLAS/include Updated on 2022-05-17 at 12:28:58 +0000","title":"Directories"},{"location":"runtime/Files/dir_d8614481a845e6b5182a8bafa4362c3a/","text":"applications/src/layers Files Name applications/src/layers/batchnorm_layer.h applications/src/layers/conv2d_layer.h applications/src/layers/maxpool_layer.h Updated on 2022-05-17 at 12:28:58 +0000","title":"applications/src/layers"},{"location":"runtime/Files/dir_d8614481a845e6b5182a8bafa4362c3a/#applicationssrclayers","text":"","title":"applications/src/layers"},{"location":"runtime/Files/dir_d8614481a845e6b5182a8bafa4362c3a/#files","text":"Name applications/src/layers/batchnorm_layer.h applications/src/layers/conv2d_layer.h applications/src/layers/maxpool_layer.h Updated on 2022-05-17 at 12:28:58 +0000","title":"Files"},{"location":"runtime/Files/dir_dc58b1af80798a6a36e5f5ae77c7a4ef/","text":"applications/src Directories Name applications/src/kernels applications/src/layers applications/src/utils Updated on 2022-05-17 at 12:28:58 +0000","title":"applications/src"},{"location":"runtime/Files/dir_dc58b1af80798a6a36e5f5ae77c7a4ef/#applicationssrc","text":"","title":"applications/src"},{"location":"runtime/Files/dir_dc58b1af80798a6a36e5f5ae77c7a4ef/#directories","text":"Name applications/src/kernels applications/src/layers applications/src/utils Updated on 2022-05-17 at 12:28:58 +0000","title":"Directories"},{"location":"runtime/Files/dir_e8f13bae39bfe8cd0afeb13d1c0e76c2/","text":"benchmark/src/matmul Files Name benchmark/src/matmul/matmul.h Updated on 2022-05-17 at 12:28:58 +0000","title":"benchmark/src/matmul"},{"location":"runtime/Files/dir_e8f13bae39bfe8cd0afeb13d1c0e76c2/#benchmarksrcmatmul","text":"","title":"benchmark/src/matmul"},{"location":"runtime/Files/dir_e8f13bae39bfe8cd0afeb13d1c0e76c2/#files","text":"Name benchmark/src/matmul/matmul.h Updated on 2022-05-17 at 12:28:58 +0000","title":"Files"},{"location":"runtime/Files/dm_8h/","text":"snRuntime/include/dm.h Functions Name void dm_init (void ) Init the data mover and load a pointer to the DM struct in to TLS. Needs to be called by the DM itself and all harts that want to use the dm functions. void dm_main (void ) data mover main function void dm_exit (void ) Send the data mover to exit() void dm_memcpy_async (void * dest, const void * src, size_t n) Queue an asynchronus memory copy. The transfer is not started unless dm_start or dm_wait is issued. void dm_memcpy2d_async (uint64_t src, uint64_t dst, uint32_t size, uint32_t sstrd, uint32_t dstrd, uint32_t nreps, uint32_t cfg) Queue an asynchronus memory copy. The transfer is not started unless dm_start or dm_wait is issued. void dm_start (void ) Trigger the start of queued transfers and exit immediately. void dm_wait (void ) Wait for all DMA transfers to complete. void dm_wait_ready (void ) Wait for the DM core to be ready. Functions Documentation function dm_init void dm_init ( void ) Init the data mover and load a pointer to the DM struct in to TLS. Needs to be called by the DM itself and all harts that want to use the dm functions. function dm_main void dm_main ( void ) data mover main function function dm_exit void dm_exit ( void ) Send the data mover to exit() function dm_memcpy_async void dm_memcpy_async ( void * dest , const void * src , size_t n ) Queue an asynchronus memory copy. The transfer is not started unless dm_start or dm_wait is issued. Parameters : dest destination pointer src source pointer n number of bytes to copy Return : transfer ID block only if DM queue is full function dm_memcpy2d_async void dm_memcpy2d_async ( uint64_t src , uint64_t dst , uint32_t size , uint32_t sstrd , uint32_t dstrd , uint32_t nreps , uint32_t cfg ) Queue an asynchronus memory copy. The transfer is not started unless dm_start or dm_wait is issued. Parameters : src source address dst destination address size size in inner dimension sstrd outer source stride dstrd outer destination stride nreps number of repetitions in outer dimension cfg DMA configuration block only if DM queue is full function dm_start void dm_start ( void ) Trigger the start of queued transfers and exit immediately. function dm_wait void dm_wait ( void ) Wait for all DMA transfers to complete. function dm_wait_ready void dm_wait_ready ( void ) Wait for the DM core to be ready. Source code // Copyright 2021 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #pragma once #include <stdint.h> #include <stdlib.h> void dm_init ( void ); void dm_main ( void ); void dm_exit ( void ); void dm_memcpy_async ( void * dest , const void * src , size_t n ); void dm_memcpy2d_async ( uint64_t src , uint64_t dst , uint32_t size , uint32_t sstrd , uint32_t dstrd , uint32_t nreps , uint32_t cfg ); void dm_start ( void ); void dm_wait ( void ); void dm_wait_ready ( void ); Updated on 2022-05-17 at 12:28:58 +0000","title":"snRuntime/include/dm.h"},{"location":"runtime/Files/dm_8h/#snruntimeincludedmh","text":"","title":"snRuntime/include/dm.h"},{"location":"runtime/Files/dm_8h/#functions","text":"Name void dm_init (void ) Init the data mover and load a pointer to the DM struct in to TLS. Needs to be called by the DM itself and all harts that want to use the dm functions. void dm_main (void ) data mover main function void dm_exit (void ) Send the data mover to exit() void dm_memcpy_async (void * dest, const void * src, size_t n) Queue an asynchronus memory copy. The transfer is not started unless dm_start or dm_wait is issued. void dm_memcpy2d_async (uint64_t src, uint64_t dst, uint32_t size, uint32_t sstrd, uint32_t dstrd, uint32_t nreps, uint32_t cfg) Queue an asynchronus memory copy. The transfer is not started unless dm_start or dm_wait is issued. void dm_start (void ) Trigger the start of queued transfers and exit immediately. void dm_wait (void ) Wait for all DMA transfers to complete. void dm_wait_ready (void ) Wait for the DM core to be ready.","title":"Functions"},{"location":"runtime/Files/dm_8h/#functions-documentation","text":"","title":"Functions Documentation"},{"location":"runtime/Files/dm_8h/#function-dm_init","text":"void dm_init ( void ) Init the data mover and load a pointer to the DM struct in to TLS. Needs to be called by the DM itself and all harts that want to use the dm functions.","title":"function dm_init"},{"location":"runtime/Files/dm_8h/#function-dm_main","text":"void dm_main ( void ) data mover main function","title":"function dm_main"},{"location":"runtime/Files/dm_8h/#function-dm_exit","text":"void dm_exit ( void ) Send the data mover to exit()","title":"function dm_exit"},{"location":"runtime/Files/dm_8h/#function-dm_memcpy_async","text":"void dm_memcpy_async ( void * dest , const void * src , size_t n ) Queue an asynchronus memory copy. The transfer is not started unless dm_start or dm_wait is issued. Parameters : dest destination pointer src source pointer n number of bytes to copy Return : transfer ID block only if DM queue is full","title":"function dm_memcpy_async"},{"location":"runtime/Files/dm_8h/#function-dm_memcpy2d_async","text":"void dm_memcpy2d_async ( uint64_t src , uint64_t dst , uint32_t size , uint32_t sstrd , uint32_t dstrd , uint32_t nreps , uint32_t cfg ) Queue an asynchronus memory copy. The transfer is not started unless dm_start or dm_wait is issued. Parameters : src source address dst destination address size size in inner dimension sstrd outer source stride dstrd outer destination stride nreps number of repetitions in outer dimension cfg DMA configuration block only if DM queue is full","title":"function dm_memcpy2d_async"},{"location":"runtime/Files/dm_8h/#function-dm_start","text":"void dm_start ( void ) Trigger the start of queued transfers and exit immediately.","title":"function dm_start"},{"location":"runtime/Files/dm_8h/#function-dm_wait","text":"void dm_wait ( void ) Wait for all DMA transfers to complete.","title":"function dm_wait"},{"location":"runtime/Files/dm_8h/#function-dm_wait_ready","text":"void dm_wait_ready ( void ) Wait for the DM core to be ready.","title":"function dm_wait_ready"},{"location":"runtime/Files/dm_8h/#source-code","text":"// Copyright 2021 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #pragma once #include <stdint.h> #include <stdlib.h> void dm_init ( void ); void dm_main ( void ); void dm_exit ( void ); void dm_memcpy_async ( void * dest , const void * src , size_t n ); void dm_memcpy2d_async ( uint64_t src , uint64_t dst , uint32_t size , uint32_t sstrd , uint32_t dstrd , uint32_t nreps , uint32_t cfg ); void dm_start ( void ); void dm_wait ( void ); void dm_wait_ready ( void ); Updated on 2022-05-17 at 12:28:58 +0000","title":"Source code"},{"location":"runtime/Files/encoding_8h/","text":"snRuntime/vendor/riscv-opcodes/encoding.h Defines Name MSTATUS_UIE MSTATUS_SIE MSTATUS_HIE MSTATUS_MIE MSTATUS_UPIE MSTATUS_SPIE MSTATUS_UBE MSTATUS_MPIE MSTATUS_SPP MSTATUS_VS MSTATUS_MPP MSTATUS_FS MSTATUS_XS MSTATUS_MPRV MSTATUS_SUM MSTATUS_MXR MSTATUS_TVM MSTATUS_TW MSTATUS_TSR MSTATUS32_SD MSTATUS_UXL MSTATUS_SXL MSTATUS_SBE MSTATUS_MBE MSTATUS_GVA MSTATUS_MPV MSTATUS64_SD MSTATUSH_SBE MSTATUSH_MBE SSTATUS_UIE SSTATUS_SIE SSTATUS_UPIE SSTATUS_SPIE SSTATUS_UBE SSTATUS_SPP SSTATUS_VS SSTATUS_FS SSTATUS_XS SSTATUS_SUM SSTATUS_MXR SSTATUS32_SD SSTATUS_UXL SSTATUS64_SD SSTATUS_VS_MASK HSTATUS_VSXL HSTATUS_VTSR HSTATUS_VTW HSTATUS_VTVM HSTATUS_VGEIN HSTATUS_HU HSTATUS_SPVP HSTATUS_SPV HSTATUS_GVA HSTATUS_VSBE USTATUS_UIE USTATUS_UPIE DCSR_XDEBUGVER DCSR_NDRESET DCSR_FULLRESET DCSR_EBREAKM DCSR_EBREAKH DCSR_EBREAKS DCSR_EBREAKU DCSR_STOPCYCLE DCSR_STOPTIME DCSR_CAUSE DCSR_DEBUGINT DCSR_HALT DCSR_STEP DCSR_PRV DCSR_CAUSE_NONE DCSR_CAUSE_SWBP DCSR_CAUSE_HWBP DCSR_CAUSE_DEBUGINT DCSR_CAUSE_STEP DCSR_CAUSE_HALT DCSR_CAUSE_GROUP MCONTROL_TYPE (xlen) MCONTROL_DMODE (xlen) MCONTROL_MASKMAX (xlen) MCONTROL_SELECT MCONTROL_TIMING MCONTROL_ACTION MCONTROL_CHAIN MCONTROL_MATCH MCONTROL_M MCONTROL_H MCONTROL_S MCONTROL_U MCONTROL_EXECUTE MCONTROL_STORE MCONTROL_LOAD MCONTROL_TYPE_NONE MCONTROL_TYPE_MATCH MCONTROL_ACTION_DEBUG_EXCEPTION MCONTROL_ACTION_DEBUG_MODE MCONTROL_ACTION_TRACE_START MCONTROL_ACTION_TRACE_STOP MCONTROL_ACTION_TRACE_EMIT MCONTROL_MATCH_EQUAL MCONTROL_MATCH_NAPOT MCONTROL_MATCH_GE MCONTROL_MATCH_LT MCONTROL_MATCH_MASK_LOW MCONTROL_MATCH_MASK_HIGH MIP_USIP MIP_SSIP MIP_VSSIP MIP_MSIP MIP_UTIP MIP_STIP MIP_VSTIP MIP_MTIP MIP_UEIP MIP_SEIP MIP_VSEIP MIP_MEIP MIP_SGEIP SIP_SCIP MIP_MCIP MIE_SSIE MIE_HSIE MIE_MSIE MIE_STIE MIE_HTIE MIE_MTIE MIE_SEIE MIE_HEIE MIE_MEIE MIE_SCIE MIE_MCIE MCAUSE_INTERRUPT MIP_S_MASK MIP_VS_MASK MIP_HS_MASK MIDELEG_FORCED_MASK SIP_SSIP SIP_STIP PRV_U PRV_S PRV_M PRV_HS SATP32_MODE SATP32_ASID SATP32_PPN SATP64_MODE SATP64_ASID SATP64_PPN SATP_MODE_OFF SATP_MODE_SV32 SATP_MODE_SV39 SATP_MODE_SV48 SATP_MODE_SV57 SATP_MODE_SV64 HGATP32_MODE HGATP32_VMID HGATP32_PPN HGATP64_MODE HGATP64_VMID HGATP64_PPN HGATP_MODE_OFF HGATP_MODE_SV32X4 HGATP_MODE_SV39X4 HGATP_MODE_SV48X4 PMP_R PMP_W PMP_X PMP_A PMP_L PMP_SHIFT PMP_TOR PMP_NA4 PMP_NAPOT IRQ_U_SOFT IRQ_S_SOFT IRQ_VS_SOFT IRQ_M_SOFT IRQ_U_TIMER IRQ_S_TIMER IRQ_VS_TIMER IRQ_M_TIMER IRQ_U_EXT IRQ_S_EXT IRQ_VS_EXT IRQ_M_EXT IRQ_S_GEXT IRQ_COP IRQ_HOST IRQ_M_CLUSTER IRQ_S_CLUSTER PTE_V PTE_R PTE_W PTE_X PTE_U PTE_G PTE_A PTE_D PTE_SOFT PTE_RSVD PTE_PBMT PTE_N PTE_ATTR PTE_PPN_SHIFT PTE_TABLE (PTE) Macros Documentation define MSTATUS_UIE #define MSTATUS_UIE 0x00000001 define MSTATUS_SIE #define MSTATUS_SIE 0x00000002 define MSTATUS_HIE #define MSTATUS_HIE 0x00000004 define MSTATUS_MIE #define MSTATUS_MIE 0x00000008 define MSTATUS_UPIE #define MSTATUS_UPIE 0x00000010 define MSTATUS_SPIE #define MSTATUS_SPIE 0x00000020 define MSTATUS_UBE #define MSTATUS_UBE 0x00000040 define MSTATUS_MPIE #define MSTATUS_MPIE 0x00000080 define MSTATUS_SPP #define MSTATUS_SPP 0x00000100 define MSTATUS_VS #define MSTATUS_VS 0x00000600 define MSTATUS_MPP #define MSTATUS_MPP 0x00001800 define MSTATUS_FS #define MSTATUS_FS 0x00006000 define MSTATUS_XS #define MSTATUS_XS 0x00018000 define MSTATUS_MPRV #define MSTATUS_MPRV 0x00020000 define MSTATUS_SUM #define MSTATUS_SUM 0x00040000 define MSTATUS_MXR #define MSTATUS_MXR 0x00080000 define MSTATUS_TVM #define MSTATUS_TVM 0x00100000 define MSTATUS_TW #define MSTATUS_TW 0x00200000 define MSTATUS_TSR #define MSTATUS_TSR 0x00400000 define MSTATUS32_SD #define MSTATUS32_SD 0x80000000 define MSTATUS_UXL #define MSTATUS_UXL 0x0000000300000000 define MSTATUS_SXL #define MSTATUS_SXL 0x0000000C00000000 define MSTATUS_SBE #define MSTATUS_SBE 0x0000001000000000 define MSTATUS_MBE #define MSTATUS_MBE 0x0000002000000000 define MSTATUS_GVA #define MSTATUS_GVA 0x0000004000000000 define MSTATUS_MPV #define MSTATUS_MPV 0x0000008000000000 define MSTATUS64_SD #define MSTATUS64_SD 0x8000000000000000 define MSTATUSH_SBE #define MSTATUSH_SBE 0x00000010 define MSTATUSH_MBE #define MSTATUSH_MBE 0x00000020 define SSTATUS_UIE #define SSTATUS_UIE 0x00000001 define SSTATUS_SIE #define SSTATUS_SIE 0x00000002 define SSTATUS_UPIE #define SSTATUS_UPIE 0x00000010 define SSTATUS_SPIE #define SSTATUS_SPIE 0x00000020 define SSTATUS_UBE #define SSTATUS_UBE 0x00000040 define SSTATUS_SPP #define SSTATUS_SPP 0x00000100 define SSTATUS_VS #define SSTATUS_VS 0x00000600 define SSTATUS_FS #define SSTATUS_FS 0x00006000 define SSTATUS_XS #define SSTATUS_XS 0x00018000 define SSTATUS_SUM #define SSTATUS_SUM 0x00040000 define SSTATUS_MXR #define SSTATUS_MXR 0x00080000 define SSTATUS32_SD #define SSTATUS32_SD 0x80000000 define SSTATUS_UXL #define SSTATUS_UXL 0x0000000300000000 define SSTATUS64_SD #define SSTATUS64_SD 0x8000000000000000 define SSTATUS_VS_MASK #define SSTATUS_VS_MASK (SSTATUS_SIE | SSTATUS_SPIE | SSTATUS_SPP | SSTATUS_FS | SSTATUS_SUM | \\ SSTATUS_MXR | SSTATUS_UXL) define HSTATUS_VSXL #define HSTATUS_VSXL 0x300000000 define HSTATUS_VTSR #define HSTATUS_VTSR 0x00400000 define HSTATUS_VTW #define HSTATUS_VTW 0x00200000 define HSTATUS_VTVM #define HSTATUS_VTVM 0x00100000 define HSTATUS_VGEIN #define HSTATUS_VGEIN 0x0003f000 define HSTATUS_HU #define HSTATUS_HU 0x00000200 define HSTATUS_SPVP #define HSTATUS_SPVP 0x00000100 define HSTATUS_SPV #define HSTATUS_SPV 0x00000080 define HSTATUS_GVA #define HSTATUS_GVA 0x00000040 define HSTATUS_VSBE #define HSTATUS_VSBE 0x00000020 define USTATUS_UIE #define USTATUS_UIE 0x00000001 define USTATUS_UPIE #define USTATUS_UPIE 0x00000010 define DCSR_XDEBUGVER #define DCSR_XDEBUGVER (3U << 30) define DCSR_NDRESET #define DCSR_NDRESET (1 << 29) define DCSR_FULLRESET #define DCSR_FULLRESET (1 << 28) define DCSR_EBREAKM #define DCSR_EBREAKM (1 << 15) define DCSR_EBREAKH #define DCSR_EBREAKH (1 << 14) define DCSR_EBREAKS #define DCSR_EBREAKS (1 << 13) define DCSR_EBREAKU #define DCSR_EBREAKU (1 << 12) define DCSR_STOPCYCLE #define DCSR_STOPCYCLE (1 << 10) define DCSR_STOPTIME #define DCSR_STOPTIME (1 << 9) define DCSR_CAUSE #define DCSR_CAUSE (7 << 6) define DCSR_DEBUGINT #define DCSR_DEBUGINT (1 << 5) define DCSR_HALT #define DCSR_HALT (1 << 3) define DCSR_STEP #define DCSR_STEP (1 << 2) define DCSR_PRV #define DCSR_PRV (3 << 0) define DCSR_CAUSE_NONE #define DCSR_CAUSE_NONE 0 define DCSR_CAUSE_SWBP #define DCSR_CAUSE_SWBP 1 define DCSR_CAUSE_HWBP #define DCSR_CAUSE_HWBP 2 define DCSR_CAUSE_DEBUGINT #define DCSR_CAUSE_DEBUGINT 3 define DCSR_CAUSE_STEP #define DCSR_CAUSE_STEP 4 define DCSR_CAUSE_HALT #define DCSR_CAUSE_HALT 5 define DCSR_CAUSE_GROUP #define DCSR_CAUSE_GROUP 6 define MCONTROL_TYPE #define MCONTROL_TYPE( xlen ) ( 0xfULL << (( xlen ) -4 )) define MCONTROL_DMODE #define MCONTROL_DMODE( xlen ) ( 1ULL << (( xlen ) -5 )) define MCONTROL_MASKMAX #define MCONTROL_MASKMAX( xlen ) ( 0x3fULL << (( xlen ) -11 )) define MCONTROL_SELECT #define MCONTROL_SELECT (1 << 19) define MCONTROL_TIMING #define MCONTROL_TIMING (1 << 18) define MCONTROL_ACTION #define MCONTROL_ACTION (0x3f << 12) define MCONTROL_CHAIN #define MCONTROL_CHAIN (1 << 11) define MCONTROL_MATCH #define MCONTROL_MATCH (0xf << 7) define MCONTROL_M #define MCONTROL_M (1 << 6) define MCONTROL_H #define MCONTROL_H (1 << 5) define MCONTROL_S #define MCONTROL_S (1 << 4) define MCONTROL_U #define MCONTROL_U (1 << 3) define MCONTROL_EXECUTE #define MCONTROL_EXECUTE (1 << 2) define MCONTROL_STORE #define MCONTROL_STORE (1 << 1) define MCONTROL_LOAD #define MCONTROL_LOAD (1 << 0) define MCONTROL_TYPE_NONE #define MCONTROL_TYPE_NONE 0 define MCONTROL_TYPE_MATCH #define MCONTROL_TYPE_MATCH 2 define MCONTROL_ACTION_DEBUG_EXCEPTION #define MCONTROL_ACTION_DEBUG_EXCEPTION 0 define MCONTROL_ACTION_DEBUG_MODE #define MCONTROL_ACTION_DEBUG_MODE 1 define MCONTROL_ACTION_TRACE_START #define MCONTROL_ACTION_TRACE_START 2 define MCONTROL_ACTION_TRACE_STOP #define MCONTROL_ACTION_TRACE_STOP 3 define MCONTROL_ACTION_TRACE_EMIT #define MCONTROL_ACTION_TRACE_EMIT 4 define MCONTROL_MATCH_EQUAL #define MCONTROL_MATCH_EQUAL 0 define MCONTROL_MATCH_NAPOT #define MCONTROL_MATCH_NAPOT 1 define MCONTROL_MATCH_GE #define MCONTROL_MATCH_GE 2 define MCONTROL_MATCH_LT #define MCONTROL_MATCH_LT 3 define MCONTROL_MATCH_MASK_LOW #define MCONTROL_MATCH_MASK_LOW 4 define MCONTROL_MATCH_MASK_HIGH #define MCONTROL_MATCH_MASK_HIGH 5 define MIP_USIP #define MIP_USIP (1 << IRQ_U_SOFT) define MIP_SSIP #define MIP_SSIP (1 << IRQ_S_SOFT) define MIP_VSSIP #define MIP_VSSIP (1 << IRQ_VS_SOFT) define MIP_MSIP #define MIP_MSIP (1 << IRQ_M_SOFT) define MIP_UTIP #define MIP_UTIP (1 << IRQ_U_TIMER) define MIP_STIP #define MIP_STIP (1 << IRQ_S_TIMER) define MIP_VSTIP #define MIP_VSTIP (1 << IRQ_VS_TIMER) define MIP_MTIP #define MIP_MTIP (1 << IRQ_M_TIMER) define MIP_UEIP #define MIP_UEIP (1 << IRQ_U_EXT) define MIP_SEIP #define MIP_SEIP (1 << IRQ_S_EXT) define MIP_VSEIP #define MIP_VSEIP (1 << IRQ_VS_EXT) define MIP_MEIP #define MIP_MEIP (1 << IRQ_M_EXT) define MIP_SGEIP #define MIP_SGEIP (1 << IRQ_S_GEXT) define SIP_SCIP #define SIP_SCIP (1 << IRQ_S_CLUSTER) define MIP_MCIP #define MIP_MCIP (1 << IRQ_M_CLUSTER) define MIE_SSIE #define MIE_SSIE (1 << IRQ_S_SOFT) define MIE_HSIE #define MIE_HSIE (1 << IRQ_H_SOFT) define MIE_MSIE #define MIE_MSIE (1 << IRQ_M_SOFT) define MIE_STIE #define MIE_STIE (1 << IRQ_S_TIMER) define MIE_HTIE #define MIE_HTIE (1 << IRQ_H_TIMER) define MIE_MTIE #define MIE_MTIE (1 << IRQ_M_TIMER) define MIE_SEIE #define MIE_SEIE (1 << IRQ_S_EXT) define MIE_HEIE #define MIE_HEIE (1 << IRQ_H_EXT) define MIE_MEIE #define MIE_MEIE (1 << IRQ_M_EXT) define MIE_SCIE #define MIE_SCIE (1 << IRQ_S_CLUSTER) define MIE_MCIE #define MIE_MCIE (1 << IRQ_M_CLUSTER) define MCAUSE_INTERRUPT #define MCAUSE_INTERRUPT 0x80000000 define MIP_S_MASK #define MIP_S_MASK (MIP_SSIP | MIP_STIP | MIP_SEIP) define MIP_VS_MASK #define MIP_VS_MASK (MIP_VSSIP | MIP_VSTIP | MIP_VSEIP) define MIP_HS_MASK #define MIP_HS_MASK (MIP_VS_MASK | MIP_SGEIP) define MIDELEG_FORCED_MASK #define MIDELEG_FORCED_MASK MIP_HS_MASK define SIP_SSIP #define SIP_SSIP MIP_SSIP define SIP_STIP #define SIP_STIP MIP_STIP define PRV_U #define PRV_U 0 define PRV_S #define PRV_S 1 define PRV_M #define PRV_M 3 define PRV_HS #define PRV_HS (PRV_S + 1) define SATP32_MODE #define SATP32_MODE 0x80000000 define SATP32_ASID #define SATP32_ASID 0x7FC00000 define SATP32_PPN #define SATP32_PPN 0x003FFFFF define SATP64_MODE #define SATP64_MODE 0xF000000000000000 define SATP64_ASID #define SATP64_ASID 0x0FFFF00000000000 define SATP64_PPN #define SATP64_PPN 0x00000FFFFFFFFFFF define SATP_MODE_OFF #define SATP_MODE_OFF 0 define SATP_MODE_SV32 #define SATP_MODE_SV32 1 define SATP_MODE_SV39 #define SATP_MODE_SV39 8 define SATP_MODE_SV48 #define SATP_MODE_SV48 9 define SATP_MODE_SV57 #define SATP_MODE_SV57 10 define SATP_MODE_SV64 #define SATP_MODE_SV64 11 define HGATP32_MODE #define HGATP32_MODE 0x80000000 define HGATP32_VMID #define HGATP32_VMID 0x1FC00000 define HGATP32_PPN #define HGATP32_PPN 0x003FFFFF define HGATP64_MODE #define HGATP64_MODE 0xF000000000000000 define HGATP64_VMID #define HGATP64_VMID 0x03FFF00000000000 define HGATP64_PPN #define HGATP64_PPN 0x00000FFFFFFFFFFF define HGATP_MODE_OFF #define HGATP_MODE_OFF 0 define HGATP_MODE_SV32X4 #define HGATP_MODE_SV32X4 1 define HGATP_MODE_SV39X4 #define HGATP_MODE_SV39X4 8 define HGATP_MODE_SV48X4 #define HGATP_MODE_SV48X4 9 define PMP_R #define PMP_R 0x01 define PMP_W #define PMP_W 0x02 define PMP_X #define PMP_X 0x04 define PMP_A #define PMP_A 0x18 define PMP_L #define PMP_L 0x80 define PMP_SHIFT #define PMP_SHIFT 2 define PMP_TOR #define PMP_TOR 0x08 define PMP_NA4 #define PMP_NA4 0x10 define PMP_NAPOT #define PMP_NAPOT 0x18 define IRQ_U_SOFT #define IRQ_U_SOFT 0 define IRQ_S_SOFT #define IRQ_S_SOFT 1 define IRQ_VS_SOFT #define IRQ_VS_SOFT 2 define IRQ_M_SOFT #define IRQ_M_SOFT 3 define IRQ_U_TIMER #define IRQ_U_TIMER 4 define IRQ_S_TIMER #define IRQ_S_TIMER 5 define IRQ_VS_TIMER #define IRQ_VS_TIMER 6 define IRQ_M_TIMER #define IRQ_M_TIMER 7 define IRQ_U_EXT #define IRQ_U_EXT 8 define IRQ_S_EXT #define IRQ_S_EXT 9 define IRQ_VS_EXT #define IRQ_VS_EXT 10 define IRQ_M_EXT #define IRQ_M_EXT 11 define IRQ_S_GEXT #define IRQ_S_GEXT 12 define IRQ_COP #define IRQ_COP 12 define IRQ_HOST #define IRQ_HOST 13 define IRQ_M_CLUSTER #define IRQ_M_CLUSTER 19 define IRQ_S_CLUSTER #define IRQ_S_CLUSTER 17 define PTE_V #define PTE_V 0x001 /* Valid */ define PTE_R #define PTE_R 0x002 /* Read */ define PTE_W #define PTE_W 0x004 /* Write */ define PTE_X #define PTE_X 0x008 /* Execute */ define PTE_U #define PTE_U 0x010 /* User */ define PTE_G #define PTE_G 0x020 /* Global */ define PTE_A #define PTE_A 0x040 /* Accessed */ define PTE_D #define PTE_D 0x080 /* Dirty */ define PTE_SOFT #define PTE_SOFT 0x300 /* Reserved for Software */ define PTE_RSVD #define PTE_RSVD 0x1FC0000000000000 /* Reserved for future standard use */ define PTE_PBMT #define PTE_PBMT 0x6000000000000000 /* Svpbmt: Page-based memory types */ define PTE_N #define PTE_N 0x8000000000000000 /* Svnapot: NAPOT translation contiguity */ define PTE_ATTR #define PTE_ATTR 0xFFC0000000000000 /* All attributes and reserved bits */ define PTE_PPN_SHIFT #define PTE_PPN_SHIFT 10 define PTE_TABLE #define PTE_TABLE( PTE ) ((( PTE ) & ( PTE_V | PTE_R | PTE_W | PTE_X )) == PTE_V ) Source code /* See LICENSE for license details. */ #ifndef RISCV_CSR_ENCODING_H #define RISCV_CSR_ENCODING_H #ifdef __cplusplus extern \"C\" { #endif #define MSTATUS_UIE 0x00000001 #define MSTATUS_SIE 0x00000002 #define MSTATUS_HIE 0x00000004 #define MSTATUS_MIE 0x00000008 #define MSTATUS_UPIE 0x00000010 #define MSTATUS_SPIE 0x00000020 #define MSTATUS_UBE 0x00000040 #define MSTATUS_MPIE 0x00000080 #define MSTATUS_SPP 0x00000100 #define MSTATUS_VS 0x00000600 #define MSTATUS_MPP 0x00001800 #define MSTATUS_FS 0x00006000 #define MSTATUS_XS 0x00018000 #define MSTATUS_MPRV 0x00020000 #define MSTATUS_SUM 0x00040000 #define MSTATUS_MXR 0x00080000 #define MSTATUS_TVM 0x00100000 #define MSTATUS_TW 0x00200000 #define MSTATUS_TSR 0x00400000 #define MSTATUS32_SD 0x80000000 #define MSTATUS_UXL 0x0000000300000000 #define MSTATUS_SXL 0x0000000C00000000 #define MSTATUS_SBE 0x0000001000000000 #define MSTATUS_MBE 0x0000002000000000 #define MSTATUS_GVA 0x0000004000000000 #define MSTATUS_MPV 0x0000008000000000 #define MSTATUS64_SD 0x8000000000000000 #define MSTATUSH_SBE 0x00000010 #define MSTATUSH_MBE 0x00000020 #define SSTATUS_UIE 0x00000001 #define SSTATUS_SIE 0x00000002 #define SSTATUS_UPIE 0x00000010 #define SSTATUS_SPIE 0x00000020 #define SSTATUS_UBE 0x00000040 #define SSTATUS_SPP 0x00000100 #define SSTATUS_VS 0x00000600 #define SSTATUS_FS 0x00006000 #define SSTATUS_XS 0x00018000 #define SSTATUS_SUM 0x00040000 #define SSTATUS_MXR 0x00080000 #define SSTATUS32_SD 0x80000000 #define SSTATUS_UXL 0x0000000300000000 #define SSTATUS64_SD 0x8000000000000000 #define SSTATUS_VS_MASK \\ (SSTATUS_SIE | SSTATUS_SPIE | SSTATUS_SPP | SSTATUS_FS | SSTATUS_SUM | \\ SSTATUS_MXR | SSTATUS_UXL) #define HSTATUS_VSXL 0x300000000 #define HSTATUS_VTSR 0x00400000 #define HSTATUS_VTW 0x00200000 #define HSTATUS_VTVM 0x00100000 #define HSTATUS_VGEIN 0x0003f000 #define HSTATUS_HU 0x00000200 #define HSTATUS_SPVP 0x00000100 #define HSTATUS_SPV 0x00000080 #define HSTATUS_GVA 0x00000040 #define HSTATUS_VSBE 0x00000020 #define USTATUS_UIE 0x00000001 #define USTATUS_UPIE 0x00000010 #define DCSR_XDEBUGVER (3U << 30) #define DCSR_NDRESET (1 << 29) #define DCSR_FULLRESET (1 << 28) #define DCSR_EBREAKM (1 << 15) #define DCSR_EBREAKH (1 << 14) #define DCSR_EBREAKS (1 << 13) #define DCSR_EBREAKU (1 << 12) #define DCSR_STOPCYCLE (1 << 10) #define DCSR_STOPTIME (1 << 9) #define DCSR_CAUSE (7 << 6) #define DCSR_DEBUGINT (1 << 5) #define DCSR_HALT (1 << 3) #define DCSR_STEP (1 << 2) #define DCSR_PRV (3 << 0) #define DCSR_CAUSE_NONE 0 #define DCSR_CAUSE_SWBP 1 #define DCSR_CAUSE_HWBP 2 #define DCSR_CAUSE_DEBUGINT 3 #define DCSR_CAUSE_STEP 4 #define DCSR_CAUSE_HALT 5 #define DCSR_CAUSE_GROUP 6 #define MCONTROL_TYPE(xlen) (0xfULL << ((xlen)-4)) #define MCONTROL_DMODE(xlen) (1ULL << ((xlen)-5)) #define MCONTROL_MASKMAX(xlen) (0x3fULL << ((xlen)-11)) #define MCONTROL_SELECT (1 << 19) #define MCONTROL_TIMING (1 << 18) #define MCONTROL_ACTION (0x3f << 12) #define MCONTROL_CHAIN (1 << 11) #define MCONTROL_MATCH (0xf << 7) #define MCONTROL_M (1 << 6) #define MCONTROL_H (1 << 5) #define MCONTROL_S (1 << 4) #define MCONTROL_U (1 << 3) #define MCONTROL_EXECUTE (1 << 2) #define MCONTROL_STORE (1 << 1) #define MCONTROL_LOAD (1 << 0) #define MCONTROL_TYPE_NONE 0 #define MCONTROL_TYPE_MATCH 2 #define MCONTROL_ACTION_DEBUG_EXCEPTION 0 #define MCONTROL_ACTION_DEBUG_MODE 1 #define MCONTROL_ACTION_TRACE_START 2 #define MCONTROL_ACTION_TRACE_STOP 3 #define MCONTROL_ACTION_TRACE_EMIT 4 #define MCONTROL_MATCH_EQUAL 0 #define MCONTROL_MATCH_NAPOT 1 #define MCONTROL_MATCH_GE 2 #define MCONTROL_MATCH_LT 3 #define MCONTROL_MATCH_MASK_LOW 4 #define MCONTROL_MATCH_MASK_HIGH 5 #define MIP_USIP (1 << IRQ_U_SOFT) #define MIP_SSIP (1 << IRQ_S_SOFT) #define MIP_VSSIP (1 << IRQ_VS_SOFT) #define MIP_MSIP (1 << IRQ_M_SOFT) #define MIP_UTIP (1 << IRQ_U_TIMER) #define MIP_STIP (1 << IRQ_S_TIMER) #define MIP_VSTIP (1 << IRQ_VS_TIMER) #define MIP_MTIP (1 << IRQ_M_TIMER) #define MIP_UEIP (1 << IRQ_U_EXT) #define MIP_SEIP (1 << IRQ_S_EXT) #define MIP_VSEIP (1 << IRQ_VS_EXT) #define MIP_MEIP (1 << IRQ_M_EXT) #define MIP_SGEIP (1 << IRQ_S_GEXT) #define SIP_SCIP (1 << IRQ_S_CLUSTER) #define MIP_MCIP (1 << IRQ_M_CLUSTER) #define MIE_SSIE (1 << IRQ_S_SOFT) #define MIE_HSIE (1 << IRQ_H_SOFT) #define MIE_MSIE (1 << IRQ_M_SOFT) #define MIE_STIE (1 << IRQ_S_TIMER) #define MIE_HTIE (1 << IRQ_H_TIMER) #define MIE_MTIE (1 << IRQ_M_TIMER) #define MIE_SEIE (1 << IRQ_S_EXT) #define MIE_HEIE (1 << IRQ_H_EXT) #define MIE_MEIE (1 << IRQ_M_EXT) #define MIE_SCIE (1 << IRQ_S_CLUSTER) #define MIE_MCIE (1 << IRQ_M_CLUSTER) #define MCAUSE_INTERRUPT 0x80000000 #define MIP_S_MASK (MIP_SSIP | MIP_STIP | MIP_SEIP) #define MIP_VS_MASK (MIP_VSSIP | MIP_VSTIP | MIP_VSEIP) #define MIP_HS_MASK (MIP_VS_MASK | MIP_SGEIP) #define MIDELEG_FORCED_MASK MIP_HS_MASK #define SIP_SSIP MIP_SSIP #define SIP_STIP MIP_STIP #define PRV_U 0 #define PRV_S 1 #define PRV_M 3 #define PRV_HS (PRV_S + 1) #define SATP32_MODE 0x80000000 #define SATP32_ASID 0x7FC00000 #define SATP32_PPN 0x003FFFFF #define SATP64_MODE 0xF000000000000000 #define SATP64_ASID 0x0FFFF00000000000 #define SATP64_PPN 0x00000FFFFFFFFFFF #define SATP_MODE_OFF 0 #define SATP_MODE_SV32 1 #define SATP_MODE_SV39 8 #define SATP_MODE_SV48 9 #define SATP_MODE_SV57 10 #define SATP_MODE_SV64 11 #define HGATP32_MODE 0x80000000 #define HGATP32_VMID 0x1FC00000 #define HGATP32_PPN 0x003FFFFF #define HGATP64_MODE 0xF000000000000000 #define HGATP64_VMID 0x03FFF00000000000 #define HGATP64_PPN 0x00000FFFFFFFFFFF #define HGATP_MODE_OFF 0 #define HGATP_MODE_SV32X4 1 #define HGATP_MODE_SV39X4 8 #define HGATP_MODE_SV48X4 9 #define PMP_R 0x01 #define PMP_W 0x02 #define PMP_X 0x04 #define PMP_A 0x18 #define PMP_L 0x80 #define PMP_SHIFT 2 #define PMP_TOR 0x08 #define PMP_NA4 0x10 #define PMP_NAPOT 0x18 #define IRQ_U_SOFT 0 #define IRQ_S_SOFT 1 #define IRQ_VS_SOFT 2 #define IRQ_M_SOFT 3 #define IRQ_U_TIMER 4 #define IRQ_S_TIMER 5 #define IRQ_VS_TIMER 6 #define IRQ_M_TIMER 7 #define IRQ_U_EXT 8 #define IRQ_S_EXT 9 #define IRQ_VS_EXT 10 #define IRQ_M_EXT 11 #define IRQ_S_GEXT 12 #define IRQ_COP 12 #define IRQ_HOST 13 #define IRQ_M_CLUSTER 19 #define IRQ_S_CLUSTER 17 /* page table entry (PTE) fields */ #define PTE_V 0x001 /* Valid */ #define PTE_R 0x002 /* Read */ #define PTE_W 0x004 /* Write */ #define PTE_X 0x008 /* Execute */ #define PTE_U 0x010 /* User */ #define PTE_G 0x020 /* Global */ #define PTE_A 0x040 /* Accessed */ #define PTE_D 0x080 /* Dirty */ #define PTE_SOFT 0x300 /* Reserved for Software */ #define PTE_RSVD 0x1FC0000000000000 /* Reserved for future standard use */ #define PTE_PBMT 0x6000000000000000 /* Svpbmt: Page-based memory types */ #define PTE_N 0x8000000000000000 /* Svnapot: NAPOT translation contiguity */ #define PTE_ATTR 0xFFC0000000000000 /* All attributes and reserved bits */ #define PTE_PPN_SHIFT 10 #define PTE_TABLE(PTE) (((PTE) & (PTE_V | PTE_R | PTE_W | PTE_X)) == PTE_V) #ifdef __riscv #if __riscv_xlen == 64 #define MSTATUS_SD MSTATUS64_SD #define SSTATUS_SD SSTATUS64_SD #define RISCV_PGLEVEL_BITS 9 #define SATP_MODE SATP64_MODE #else #define MSTATUS_SD MSTATUS32_SD #define SSTATUS_SD SSTATUS32_SD #define RISCV_PGLEVEL_BITS 10 #define SATP_MODE SATP32_MODE #endif #define RISCV_PGSHIFT 12 #define RISCV_PGSIZE (1 << RISCV_PGSHIFT) #ifndef __ASSEMBLER__ #ifdef __GNUC__ #define read_csr(reg) \\ ({ \\ unsigned long __tmp; \\ asm volatile(\"csrr %0, \" #reg : \"=r\"(__tmp)); \\ __tmp; \\ }) #define write_csr(reg, val) ({ asm volatile(\"csrw \" #reg \", %0\" ::\"rK\"(val)); }) #define swap_csr(reg, val) \\ ({ \\ unsigned long __tmp; \\ asm volatile(\"csrrw %0, \" #reg \", %1\" : \"=r\"(__tmp) : \"rK\"(val)); \\ __tmp; \\ }) #define set_csr(reg, bit) \\ ({ \\ unsigned long __tmp; \\ asm volatile(\"csrrs %0, \" #reg \", %1\" : \"=r\"(__tmp) : \"rK\"(bit)); \\ __tmp; \\ }) #define clear_csr(reg, bit) \\ ({ \\ unsigned long __tmp; \\ asm volatile(\"csrrc %0, \" #reg \", %1\" : \"=r\"(__tmp) : \"rK\"(bit)); \\ __tmp; \\ }) #define rdtime() read_csr(time) #define rdcycle() read_csr(cycle) #define rdinstret() read_csr(instret) #endif // __GNUC__ #endif // __ASSEMBLER__ #endif // __riscv #ifdef __cplusplus } #endif #endif // RISCV_CSR_ENCODING_H Updated on 2022-05-17 at 12:28:58 +0000","title":"snRuntime/vendor/riscv-opcodes/encoding.h"},{"location":"runtime/Files/encoding_8h/#snruntimevendorriscv-opcodesencodingh","text":"","title":"snRuntime/vendor/riscv-opcodes/encoding.h"},{"location":"runtime/Files/encoding_8h/#defines","text":"Name MSTATUS_UIE MSTATUS_SIE MSTATUS_HIE MSTATUS_MIE MSTATUS_UPIE MSTATUS_SPIE MSTATUS_UBE MSTATUS_MPIE MSTATUS_SPP MSTATUS_VS MSTATUS_MPP MSTATUS_FS MSTATUS_XS MSTATUS_MPRV MSTATUS_SUM MSTATUS_MXR MSTATUS_TVM MSTATUS_TW MSTATUS_TSR MSTATUS32_SD MSTATUS_UXL MSTATUS_SXL MSTATUS_SBE MSTATUS_MBE MSTATUS_GVA MSTATUS_MPV MSTATUS64_SD MSTATUSH_SBE MSTATUSH_MBE SSTATUS_UIE SSTATUS_SIE SSTATUS_UPIE SSTATUS_SPIE SSTATUS_UBE SSTATUS_SPP SSTATUS_VS SSTATUS_FS SSTATUS_XS SSTATUS_SUM SSTATUS_MXR SSTATUS32_SD SSTATUS_UXL SSTATUS64_SD SSTATUS_VS_MASK HSTATUS_VSXL HSTATUS_VTSR HSTATUS_VTW HSTATUS_VTVM HSTATUS_VGEIN HSTATUS_HU HSTATUS_SPVP HSTATUS_SPV HSTATUS_GVA HSTATUS_VSBE USTATUS_UIE USTATUS_UPIE DCSR_XDEBUGVER DCSR_NDRESET DCSR_FULLRESET DCSR_EBREAKM DCSR_EBREAKH DCSR_EBREAKS DCSR_EBREAKU DCSR_STOPCYCLE DCSR_STOPTIME DCSR_CAUSE DCSR_DEBUGINT DCSR_HALT DCSR_STEP DCSR_PRV DCSR_CAUSE_NONE DCSR_CAUSE_SWBP DCSR_CAUSE_HWBP DCSR_CAUSE_DEBUGINT DCSR_CAUSE_STEP DCSR_CAUSE_HALT DCSR_CAUSE_GROUP MCONTROL_TYPE (xlen) MCONTROL_DMODE (xlen) MCONTROL_MASKMAX (xlen) MCONTROL_SELECT MCONTROL_TIMING MCONTROL_ACTION MCONTROL_CHAIN MCONTROL_MATCH MCONTROL_M MCONTROL_H MCONTROL_S MCONTROL_U MCONTROL_EXECUTE MCONTROL_STORE MCONTROL_LOAD MCONTROL_TYPE_NONE MCONTROL_TYPE_MATCH MCONTROL_ACTION_DEBUG_EXCEPTION MCONTROL_ACTION_DEBUG_MODE MCONTROL_ACTION_TRACE_START MCONTROL_ACTION_TRACE_STOP MCONTROL_ACTION_TRACE_EMIT MCONTROL_MATCH_EQUAL MCONTROL_MATCH_NAPOT MCONTROL_MATCH_GE MCONTROL_MATCH_LT MCONTROL_MATCH_MASK_LOW MCONTROL_MATCH_MASK_HIGH MIP_USIP MIP_SSIP MIP_VSSIP MIP_MSIP MIP_UTIP MIP_STIP MIP_VSTIP MIP_MTIP MIP_UEIP MIP_SEIP MIP_VSEIP MIP_MEIP MIP_SGEIP SIP_SCIP MIP_MCIP MIE_SSIE MIE_HSIE MIE_MSIE MIE_STIE MIE_HTIE MIE_MTIE MIE_SEIE MIE_HEIE MIE_MEIE MIE_SCIE MIE_MCIE MCAUSE_INTERRUPT MIP_S_MASK MIP_VS_MASK MIP_HS_MASK MIDELEG_FORCED_MASK SIP_SSIP SIP_STIP PRV_U PRV_S PRV_M PRV_HS SATP32_MODE SATP32_ASID SATP32_PPN SATP64_MODE SATP64_ASID SATP64_PPN SATP_MODE_OFF SATP_MODE_SV32 SATP_MODE_SV39 SATP_MODE_SV48 SATP_MODE_SV57 SATP_MODE_SV64 HGATP32_MODE HGATP32_VMID HGATP32_PPN HGATP64_MODE HGATP64_VMID HGATP64_PPN HGATP_MODE_OFF HGATP_MODE_SV32X4 HGATP_MODE_SV39X4 HGATP_MODE_SV48X4 PMP_R PMP_W PMP_X PMP_A PMP_L PMP_SHIFT PMP_TOR PMP_NA4 PMP_NAPOT IRQ_U_SOFT IRQ_S_SOFT IRQ_VS_SOFT IRQ_M_SOFT IRQ_U_TIMER IRQ_S_TIMER IRQ_VS_TIMER IRQ_M_TIMER IRQ_U_EXT IRQ_S_EXT IRQ_VS_EXT IRQ_M_EXT IRQ_S_GEXT IRQ_COP IRQ_HOST IRQ_M_CLUSTER IRQ_S_CLUSTER PTE_V PTE_R PTE_W PTE_X PTE_U PTE_G PTE_A PTE_D PTE_SOFT PTE_RSVD PTE_PBMT PTE_N PTE_ATTR PTE_PPN_SHIFT PTE_TABLE (PTE)","title":"Defines"},{"location":"runtime/Files/encoding_8h/#macros-documentation","text":"","title":"Macros Documentation"},{"location":"runtime/Files/encoding_8h/#define-mstatus_uie","text":"#define MSTATUS_UIE 0x00000001","title":"define MSTATUS_UIE"},{"location":"runtime/Files/encoding_8h/#define-mstatus_sie","text":"#define MSTATUS_SIE 0x00000002","title":"define MSTATUS_SIE"},{"location":"runtime/Files/encoding_8h/#define-mstatus_hie","text":"#define MSTATUS_HIE 0x00000004","title":"define MSTATUS_HIE"},{"location":"runtime/Files/encoding_8h/#define-mstatus_mie","text":"#define MSTATUS_MIE 0x00000008","title":"define MSTATUS_MIE"},{"location":"runtime/Files/encoding_8h/#define-mstatus_upie","text":"#define MSTATUS_UPIE 0x00000010","title":"define MSTATUS_UPIE"},{"location":"runtime/Files/encoding_8h/#define-mstatus_spie","text":"#define MSTATUS_SPIE 0x00000020","title":"define MSTATUS_SPIE"},{"location":"runtime/Files/encoding_8h/#define-mstatus_ube","text":"#define MSTATUS_UBE 0x00000040","title":"define MSTATUS_UBE"},{"location":"runtime/Files/encoding_8h/#define-mstatus_mpie","text":"#define MSTATUS_MPIE 0x00000080","title":"define MSTATUS_MPIE"},{"location":"runtime/Files/encoding_8h/#define-mstatus_spp","text":"#define MSTATUS_SPP 0x00000100","title":"define MSTATUS_SPP"},{"location":"runtime/Files/encoding_8h/#define-mstatus_vs","text":"#define MSTATUS_VS 0x00000600","title":"define MSTATUS_VS"},{"location":"runtime/Files/encoding_8h/#define-mstatus_mpp","text":"#define MSTATUS_MPP 0x00001800","title":"define MSTATUS_MPP"},{"location":"runtime/Files/encoding_8h/#define-mstatus_fs","text":"#define MSTATUS_FS 0x00006000","title":"define MSTATUS_FS"},{"location":"runtime/Files/encoding_8h/#define-mstatus_xs","text":"#define MSTATUS_XS 0x00018000","title":"define MSTATUS_XS"},{"location":"runtime/Files/encoding_8h/#define-mstatus_mprv","text":"#define MSTATUS_MPRV 0x00020000","title":"define MSTATUS_MPRV"},{"location":"runtime/Files/encoding_8h/#define-mstatus_sum","text":"#define MSTATUS_SUM 0x00040000","title":"define MSTATUS_SUM"},{"location":"runtime/Files/encoding_8h/#define-mstatus_mxr","text":"#define MSTATUS_MXR 0x00080000","title":"define MSTATUS_MXR"},{"location":"runtime/Files/encoding_8h/#define-mstatus_tvm","text":"#define MSTATUS_TVM 0x00100000","title":"define MSTATUS_TVM"},{"location":"runtime/Files/encoding_8h/#define-mstatus_tw","text":"#define MSTATUS_TW 0x00200000","title":"define MSTATUS_TW"},{"location":"runtime/Files/encoding_8h/#define-mstatus_tsr","text":"#define MSTATUS_TSR 0x00400000","title":"define MSTATUS_TSR"},{"location":"runtime/Files/encoding_8h/#define-mstatus32_sd","text":"#define MSTATUS32_SD 0x80000000","title":"define MSTATUS32_SD"},{"location":"runtime/Files/encoding_8h/#define-mstatus_uxl","text":"#define MSTATUS_UXL 0x0000000300000000","title":"define MSTATUS_UXL"},{"location":"runtime/Files/encoding_8h/#define-mstatus_sxl","text":"#define MSTATUS_SXL 0x0000000C00000000","title":"define MSTATUS_SXL"},{"location":"runtime/Files/encoding_8h/#define-mstatus_sbe","text":"#define MSTATUS_SBE 0x0000001000000000","title":"define MSTATUS_SBE"},{"location":"runtime/Files/encoding_8h/#define-mstatus_mbe","text":"#define MSTATUS_MBE 0x0000002000000000","title":"define MSTATUS_MBE"},{"location":"runtime/Files/encoding_8h/#define-mstatus_gva","text":"#define MSTATUS_GVA 0x0000004000000000","title":"define MSTATUS_GVA"},{"location":"runtime/Files/encoding_8h/#define-mstatus_mpv","text":"#define MSTATUS_MPV 0x0000008000000000","title":"define MSTATUS_MPV"},{"location":"runtime/Files/encoding_8h/#define-mstatus64_sd","text":"#define MSTATUS64_SD 0x8000000000000000","title":"define MSTATUS64_SD"},{"location":"runtime/Files/encoding_8h/#define-mstatush_sbe","text":"#define MSTATUSH_SBE 0x00000010","title":"define MSTATUSH_SBE"},{"location":"runtime/Files/encoding_8h/#define-mstatush_mbe","text":"#define MSTATUSH_MBE 0x00000020","title":"define MSTATUSH_MBE"},{"location":"runtime/Files/encoding_8h/#define-sstatus_uie","text":"#define SSTATUS_UIE 0x00000001","title":"define SSTATUS_UIE"},{"location":"runtime/Files/encoding_8h/#define-sstatus_sie","text":"#define SSTATUS_SIE 0x00000002","title":"define SSTATUS_SIE"},{"location":"runtime/Files/encoding_8h/#define-sstatus_upie","text":"#define SSTATUS_UPIE 0x00000010","title":"define SSTATUS_UPIE"},{"location":"runtime/Files/encoding_8h/#define-sstatus_spie","text":"#define SSTATUS_SPIE 0x00000020","title":"define SSTATUS_SPIE"},{"location":"runtime/Files/encoding_8h/#define-sstatus_ube","text":"#define SSTATUS_UBE 0x00000040","title":"define SSTATUS_UBE"},{"location":"runtime/Files/encoding_8h/#define-sstatus_spp","text":"#define SSTATUS_SPP 0x00000100","title":"define SSTATUS_SPP"},{"location":"runtime/Files/encoding_8h/#define-sstatus_vs","text":"#define SSTATUS_VS 0x00000600","title":"define SSTATUS_VS"},{"location":"runtime/Files/encoding_8h/#define-sstatus_fs","text":"#define SSTATUS_FS 0x00006000","title":"define SSTATUS_FS"},{"location":"runtime/Files/encoding_8h/#define-sstatus_xs","text":"#define SSTATUS_XS 0x00018000","title":"define SSTATUS_XS"},{"location":"runtime/Files/encoding_8h/#define-sstatus_sum","text":"#define SSTATUS_SUM 0x00040000","title":"define SSTATUS_SUM"},{"location":"runtime/Files/encoding_8h/#define-sstatus_mxr","text":"#define SSTATUS_MXR 0x00080000","title":"define SSTATUS_MXR"},{"location":"runtime/Files/encoding_8h/#define-sstatus32_sd","text":"#define SSTATUS32_SD 0x80000000","title":"define SSTATUS32_SD"},{"location":"runtime/Files/encoding_8h/#define-sstatus_uxl","text":"#define SSTATUS_UXL 0x0000000300000000","title":"define SSTATUS_UXL"},{"location":"runtime/Files/encoding_8h/#define-sstatus64_sd","text":"#define SSTATUS64_SD 0x8000000000000000","title":"define SSTATUS64_SD"},{"location":"runtime/Files/encoding_8h/#define-sstatus_vs_mask","text":"#define SSTATUS_VS_MASK (SSTATUS_SIE | SSTATUS_SPIE | SSTATUS_SPP | SSTATUS_FS | SSTATUS_SUM | \\ SSTATUS_MXR | SSTATUS_UXL)","title":"define SSTATUS_VS_MASK"},{"location":"runtime/Files/encoding_8h/#define-hstatus_vsxl","text":"#define HSTATUS_VSXL 0x300000000","title":"define HSTATUS_VSXL"},{"location":"runtime/Files/encoding_8h/#define-hstatus_vtsr","text":"#define HSTATUS_VTSR 0x00400000","title":"define HSTATUS_VTSR"},{"location":"runtime/Files/encoding_8h/#define-hstatus_vtw","text":"#define HSTATUS_VTW 0x00200000","title":"define HSTATUS_VTW"},{"location":"runtime/Files/encoding_8h/#define-hstatus_vtvm","text":"#define HSTATUS_VTVM 0x00100000","title":"define HSTATUS_VTVM"},{"location":"runtime/Files/encoding_8h/#define-hstatus_vgein","text":"#define HSTATUS_VGEIN 0x0003f000","title":"define HSTATUS_VGEIN"},{"location":"runtime/Files/encoding_8h/#define-hstatus_hu","text":"#define HSTATUS_HU 0x00000200","title":"define HSTATUS_HU"},{"location":"runtime/Files/encoding_8h/#define-hstatus_spvp","text":"#define HSTATUS_SPVP 0x00000100","title":"define HSTATUS_SPVP"},{"location":"runtime/Files/encoding_8h/#define-hstatus_spv","text":"#define HSTATUS_SPV 0x00000080","title":"define HSTATUS_SPV"},{"location":"runtime/Files/encoding_8h/#define-hstatus_gva","text":"#define HSTATUS_GVA 0x00000040","title":"define HSTATUS_GVA"},{"location":"runtime/Files/encoding_8h/#define-hstatus_vsbe","text":"#define HSTATUS_VSBE 0x00000020","title":"define HSTATUS_VSBE"},{"location":"runtime/Files/encoding_8h/#define-ustatus_uie","text":"#define USTATUS_UIE 0x00000001","title":"define USTATUS_UIE"},{"location":"runtime/Files/encoding_8h/#define-ustatus_upie","text":"#define USTATUS_UPIE 0x00000010","title":"define USTATUS_UPIE"},{"location":"runtime/Files/encoding_8h/#define-dcsr_xdebugver","text":"#define DCSR_XDEBUGVER (3U << 30)","title":"define DCSR_XDEBUGVER"},{"location":"runtime/Files/encoding_8h/#define-dcsr_ndreset","text":"#define DCSR_NDRESET (1 << 29)","title":"define DCSR_NDRESET"},{"location":"runtime/Files/encoding_8h/#define-dcsr_fullreset","text":"#define DCSR_FULLRESET (1 << 28)","title":"define DCSR_FULLRESET"},{"location":"runtime/Files/encoding_8h/#define-dcsr_ebreakm","text":"#define DCSR_EBREAKM (1 << 15)","title":"define DCSR_EBREAKM"},{"location":"runtime/Files/encoding_8h/#define-dcsr_ebreakh","text":"#define DCSR_EBREAKH (1 << 14)","title":"define DCSR_EBREAKH"},{"location":"runtime/Files/encoding_8h/#define-dcsr_ebreaks","text":"#define DCSR_EBREAKS (1 << 13)","title":"define DCSR_EBREAKS"},{"location":"runtime/Files/encoding_8h/#define-dcsr_ebreaku","text":"#define DCSR_EBREAKU (1 << 12)","title":"define DCSR_EBREAKU"},{"location":"runtime/Files/encoding_8h/#define-dcsr_stopcycle","text":"#define DCSR_STOPCYCLE (1 << 10)","title":"define DCSR_STOPCYCLE"},{"location":"runtime/Files/encoding_8h/#define-dcsr_stoptime","text":"#define DCSR_STOPTIME (1 << 9)","title":"define DCSR_STOPTIME"},{"location":"runtime/Files/encoding_8h/#define-dcsr_cause","text":"#define DCSR_CAUSE (7 << 6)","title":"define DCSR_CAUSE"},{"location":"runtime/Files/encoding_8h/#define-dcsr_debugint","text":"#define DCSR_DEBUGINT (1 << 5)","title":"define DCSR_DEBUGINT"},{"location":"runtime/Files/encoding_8h/#define-dcsr_halt","text":"#define DCSR_HALT (1 << 3)","title":"define DCSR_HALT"},{"location":"runtime/Files/encoding_8h/#define-dcsr_step","text":"#define DCSR_STEP (1 << 2)","title":"define DCSR_STEP"},{"location":"runtime/Files/encoding_8h/#define-dcsr_prv","text":"#define DCSR_PRV (3 << 0)","title":"define DCSR_PRV"},{"location":"runtime/Files/encoding_8h/#define-dcsr_cause_none","text":"#define DCSR_CAUSE_NONE 0","title":"define DCSR_CAUSE_NONE"},{"location":"runtime/Files/encoding_8h/#define-dcsr_cause_swbp","text":"#define DCSR_CAUSE_SWBP 1","title":"define DCSR_CAUSE_SWBP"},{"location":"runtime/Files/encoding_8h/#define-dcsr_cause_hwbp","text":"#define DCSR_CAUSE_HWBP 2","title":"define DCSR_CAUSE_HWBP"},{"location":"runtime/Files/encoding_8h/#define-dcsr_cause_debugint","text":"#define DCSR_CAUSE_DEBUGINT 3","title":"define DCSR_CAUSE_DEBUGINT"},{"location":"runtime/Files/encoding_8h/#define-dcsr_cause_step","text":"#define DCSR_CAUSE_STEP 4","title":"define DCSR_CAUSE_STEP"},{"location":"runtime/Files/encoding_8h/#define-dcsr_cause_halt","text":"#define DCSR_CAUSE_HALT 5","title":"define DCSR_CAUSE_HALT"},{"location":"runtime/Files/encoding_8h/#define-dcsr_cause_group","text":"#define DCSR_CAUSE_GROUP 6","title":"define DCSR_CAUSE_GROUP"},{"location":"runtime/Files/encoding_8h/#define-mcontrol_type","text":"#define MCONTROL_TYPE( xlen ) ( 0xfULL << (( xlen ) -4 ))","title":"define MCONTROL_TYPE"},{"location":"runtime/Files/encoding_8h/#define-mcontrol_dmode","text":"#define MCONTROL_DMODE( xlen ) ( 1ULL << (( xlen ) -5 ))","title":"define MCONTROL_DMODE"},{"location":"runtime/Files/encoding_8h/#define-mcontrol_maskmax","text":"#define MCONTROL_MASKMAX( xlen ) ( 0x3fULL << (( xlen ) -11 ))","title":"define MCONTROL_MASKMAX"},{"location":"runtime/Files/encoding_8h/#define-mcontrol_select","text":"#define MCONTROL_SELECT (1 << 19)","title":"define MCONTROL_SELECT"},{"location":"runtime/Files/encoding_8h/#define-mcontrol_timing","text":"#define MCONTROL_TIMING (1 << 18)","title":"define MCONTROL_TIMING"},{"location":"runtime/Files/encoding_8h/#define-mcontrol_action","text":"#define MCONTROL_ACTION (0x3f << 12)","title":"define MCONTROL_ACTION"},{"location":"runtime/Files/encoding_8h/#define-mcontrol_chain","text":"#define MCONTROL_CHAIN (1 << 11)","title":"define MCONTROL_CHAIN"},{"location":"runtime/Files/encoding_8h/#define-mcontrol_match","text":"#define MCONTROL_MATCH (0xf << 7)","title":"define MCONTROL_MATCH"},{"location":"runtime/Files/encoding_8h/#define-mcontrol_m","text":"#define MCONTROL_M (1 << 6)","title":"define MCONTROL_M"},{"location":"runtime/Files/encoding_8h/#define-mcontrol_h","text":"#define MCONTROL_H (1 << 5)","title":"define MCONTROL_H"},{"location":"runtime/Files/encoding_8h/#define-mcontrol_s","text":"#define MCONTROL_S (1 << 4)","title":"define MCONTROL_S"},{"location":"runtime/Files/encoding_8h/#define-mcontrol_u","text":"#define MCONTROL_U (1 << 3)","title":"define MCONTROL_U"},{"location":"runtime/Files/encoding_8h/#define-mcontrol_execute","text":"#define MCONTROL_EXECUTE (1 << 2)","title":"define MCONTROL_EXECUTE"},{"location":"runtime/Files/encoding_8h/#define-mcontrol_store","text":"#define MCONTROL_STORE (1 << 1)","title":"define MCONTROL_STORE"},{"location":"runtime/Files/encoding_8h/#define-mcontrol_load","text":"#define MCONTROL_LOAD (1 << 0)","title":"define MCONTROL_LOAD"},{"location":"runtime/Files/encoding_8h/#define-mcontrol_type_none","text":"#define MCONTROL_TYPE_NONE 0","title":"define MCONTROL_TYPE_NONE"},{"location":"runtime/Files/encoding_8h/#define-mcontrol_type_match","text":"#define MCONTROL_TYPE_MATCH 2","title":"define MCONTROL_TYPE_MATCH"},{"location":"runtime/Files/encoding_8h/#define-mcontrol_action_debug_exception","text":"#define MCONTROL_ACTION_DEBUG_EXCEPTION 0","title":"define MCONTROL_ACTION_DEBUG_EXCEPTION"},{"location":"runtime/Files/encoding_8h/#define-mcontrol_action_debug_mode","text":"#define MCONTROL_ACTION_DEBUG_MODE 1","title":"define MCONTROL_ACTION_DEBUG_MODE"},{"location":"runtime/Files/encoding_8h/#define-mcontrol_action_trace_start","text":"#define MCONTROL_ACTION_TRACE_START 2","title":"define MCONTROL_ACTION_TRACE_START"},{"location":"runtime/Files/encoding_8h/#define-mcontrol_action_trace_stop","text":"#define MCONTROL_ACTION_TRACE_STOP 3","title":"define MCONTROL_ACTION_TRACE_STOP"},{"location":"runtime/Files/encoding_8h/#define-mcontrol_action_trace_emit","text":"#define MCONTROL_ACTION_TRACE_EMIT 4","title":"define MCONTROL_ACTION_TRACE_EMIT"},{"location":"runtime/Files/encoding_8h/#define-mcontrol_match_equal","text":"#define MCONTROL_MATCH_EQUAL 0","title":"define MCONTROL_MATCH_EQUAL"},{"location":"runtime/Files/encoding_8h/#define-mcontrol_match_napot","text":"#define MCONTROL_MATCH_NAPOT 1","title":"define MCONTROL_MATCH_NAPOT"},{"location":"runtime/Files/encoding_8h/#define-mcontrol_match_ge","text":"#define MCONTROL_MATCH_GE 2","title":"define MCONTROL_MATCH_GE"},{"location":"runtime/Files/encoding_8h/#define-mcontrol_match_lt","text":"#define MCONTROL_MATCH_LT 3","title":"define MCONTROL_MATCH_LT"},{"location":"runtime/Files/encoding_8h/#define-mcontrol_match_mask_low","text":"#define MCONTROL_MATCH_MASK_LOW 4","title":"define MCONTROL_MATCH_MASK_LOW"},{"location":"runtime/Files/encoding_8h/#define-mcontrol_match_mask_high","text":"#define MCONTROL_MATCH_MASK_HIGH 5","title":"define MCONTROL_MATCH_MASK_HIGH"},{"location":"runtime/Files/encoding_8h/#define-mip_usip","text":"#define MIP_USIP (1 << IRQ_U_SOFT)","title":"define MIP_USIP"},{"location":"runtime/Files/encoding_8h/#define-mip_ssip","text":"#define MIP_SSIP (1 << IRQ_S_SOFT)","title":"define MIP_SSIP"},{"location":"runtime/Files/encoding_8h/#define-mip_vssip","text":"#define MIP_VSSIP (1 << IRQ_VS_SOFT)","title":"define MIP_VSSIP"},{"location":"runtime/Files/encoding_8h/#define-mip_msip","text":"#define MIP_MSIP (1 << IRQ_M_SOFT)","title":"define MIP_MSIP"},{"location":"runtime/Files/encoding_8h/#define-mip_utip","text":"#define MIP_UTIP (1 << IRQ_U_TIMER)","title":"define MIP_UTIP"},{"location":"runtime/Files/encoding_8h/#define-mip_stip","text":"#define MIP_STIP (1 << IRQ_S_TIMER)","title":"define MIP_STIP"},{"location":"runtime/Files/encoding_8h/#define-mip_vstip","text":"#define MIP_VSTIP (1 << IRQ_VS_TIMER)","title":"define MIP_VSTIP"},{"location":"runtime/Files/encoding_8h/#define-mip_mtip","text":"#define MIP_MTIP (1 << IRQ_M_TIMER)","title":"define MIP_MTIP"},{"location":"runtime/Files/encoding_8h/#define-mip_ueip","text":"#define MIP_UEIP (1 << IRQ_U_EXT)","title":"define MIP_UEIP"},{"location":"runtime/Files/encoding_8h/#define-mip_seip","text":"#define MIP_SEIP (1 << IRQ_S_EXT)","title":"define MIP_SEIP"},{"location":"runtime/Files/encoding_8h/#define-mip_vseip","text":"#define MIP_VSEIP (1 << IRQ_VS_EXT)","title":"define MIP_VSEIP"},{"location":"runtime/Files/encoding_8h/#define-mip_meip","text":"#define MIP_MEIP (1 << IRQ_M_EXT)","title":"define MIP_MEIP"},{"location":"runtime/Files/encoding_8h/#define-mip_sgeip","text":"#define MIP_SGEIP (1 << IRQ_S_GEXT)","title":"define MIP_SGEIP"},{"location":"runtime/Files/encoding_8h/#define-sip_scip","text":"#define SIP_SCIP (1 << IRQ_S_CLUSTER)","title":"define SIP_SCIP"},{"location":"runtime/Files/encoding_8h/#define-mip_mcip","text":"#define MIP_MCIP (1 << IRQ_M_CLUSTER)","title":"define MIP_MCIP"},{"location":"runtime/Files/encoding_8h/#define-mie_ssie","text":"#define MIE_SSIE (1 << IRQ_S_SOFT)","title":"define MIE_SSIE"},{"location":"runtime/Files/encoding_8h/#define-mie_hsie","text":"#define MIE_HSIE (1 << IRQ_H_SOFT)","title":"define MIE_HSIE"},{"location":"runtime/Files/encoding_8h/#define-mie_msie","text":"#define MIE_MSIE (1 << IRQ_M_SOFT)","title":"define MIE_MSIE"},{"location":"runtime/Files/encoding_8h/#define-mie_stie","text":"#define MIE_STIE (1 << IRQ_S_TIMER)","title":"define MIE_STIE"},{"location":"runtime/Files/encoding_8h/#define-mie_htie","text":"#define MIE_HTIE (1 << IRQ_H_TIMER)","title":"define MIE_HTIE"},{"location":"runtime/Files/encoding_8h/#define-mie_mtie","text":"#define MIE_MTIE (1 << IRQ_M_TIMER)","title":"define MIE_MTIE"},{"location":"runtime/Files/encoding_8h/#define-mie_seie","text":"#define MIE_SEIE (1 << IRQ_S_EXT)","title":"define MIE_SEIE"},{"location":"runtime/Files/encoding_8h/#define-mie_heie","text":"#define MIE_HEIE (1 << IRQ_H_EXT)","title":"define MIE_HEIE"},{"location":"runtime/Files/encoding_8h/#define-mie_meie","text":"#define MIE_MEIE (1 << IRQ_M_EXT)","title":"define MIE_MEIE"},{"location":"runtime/Files/encoding_8h/#define-mie_scie","text":"#define MIE_SCIE (1 << IRQ_S_CLUSTER)","title":"define MIE_SCIE"},{"location":"runtime/Files/encoding_8h/#define-mie_mcie","text":"#define MIE_MCIE (1 << IRQ_M_CLUSTER)","title":"define MIE_MCIE"},{"location":"runtime/Files/encoding_8h/#define-mcause_interrupt","text":"#define MCAUSE_INTERRUPT 0x80000000","title":"define MCAUSE_INTERRUPT"},{"location":"runtime/Files/encoding_8h/#define-mip_s_mask","text":"#define MIP_S_MASK (MIP_SSIP | MIP_STIP | MIP_SEIP)","title":"define MIP_S_MASK"},{"location":"runtime/Files/encoding_8h/#define-mip_vs_mask","text":"#define MIP_VS_MASK (MIP_VSSIP | MIP_VSTIP | MIP_VSEIP)","title":"define MIP_VS_MASK"},{"location":"runtime/Files/encoding_8h/#define-mip_hs_mask","text":"#define MIP_HS_MASK (MIP_VS_MASK | MIP_SGEIP)","title":"define MIP_HS_MASK"},{"location":"runtime/Files/encoding_8h/#define-mideleg_forced_mask","text":"#define MIDELEG_FORCED_MASK MIP_HS_MASK","title":"define MIDELEG_FORCED_MASK"},{"location":"runtime/Files/encoding_8h/#define-sip_ssip","text":"#define SIP_SSIP MIP_SSIP","title":"define SIP_SSIP"},{"location":"runtime/Files/encoding_8h/#define-sip_stip","text":"#define SIP_STIP MIP_STIP","title":"define SIP_STIP"},{"location":"runtime/Files/encoding_8h/#define-prv_u","text":"#define PRV_U 0","title":"define PRV_U"},{"location":"runtime/Files/encoding_8h/#define-prv_s","text":"#define PRV_S 1","title":"define PRV_S"},{"location":"runtime/Files/encoding_8h/#define-prv_m","text":"#define PRV_M 3","title":"define PRV_M"},{"location":"runtime/Files/encoding_8h/#define-prv_hs","text":"#define PRV_HS (PRV_S + 1)","title":"define PRV_HS"},{"location":"runtime/Files/encoding_8h/#define-satp32_mode","text":"#define SATP32_MODE 0x80000000","title":"define SATP32_MODE"},{"location":"runtime/Files/encoding_8h/#define-satp32_asid","text":"#define SATP32_ASID 0x7FC00000","title":"define SATP32_ASID"},{"location":"runtime/Files/encoding_8h/#define-satp32_ppn","text":"#define SATP32_PPN 0x003FFFFF","title":"define SATP32_PPN"},{"location":"runtime/Files/encoding_8h/#define-satp64_mode","text":"#define SATP64_MODE 0xF000000000000000","title":"define SATP64_MODE"},{"location":"runtime/Files/encoding_8h/#define-satp64_asid","text":"#define SATP64_ASID 0x0FFFF00000000000","title":"define SATP64_ASID"},{"location":"runtime/Files/encoding_8h/#define-satp64_ppn","text":"#define SATP64_PPN 0x00000FFFFFFFFFFF","title":"define SATP64_PPN"},{"location":"runtime/Files/encoding_8h/#define-satp_mode_off","text":"#define SATP_MODE_OFF 0","title":"define SATP_MODE_OFF"},{"location":"runtime/Files/encoding_8h/#define-satp_mode_sv32","text":"#define SATP_MODE_SV32 1","title":"define SATP_MODE_SV32"},{"location":"runtime/Files/encoding_8h/#define-satp_mode_sv39","text":"#define SATP_MODE_SV39 8","title":"define SATP_MODE_SV39"},{"location":"runtime/Files/encoding_8h/#define-satp_mode_sv48","text":"#define SATP_MODE_SV48 9","title":"define SATP_MODE_SV48"},{"location":"runtime/Files/encoding_8h/#define-satp_mode_sv57","text":"#define SATP_MODE_SV57 10","title":"define SATP_MODE_SV57"},{"location":"runtime/Files/encoding_8h/#define-satp_mode_sv64","text":"#define SATP_MODE_SV64 11","title":"define SATP_MODE_SV64"},{"location":"runtime/Files/encoding_8h/#define-hgatp32_mode","text":"#define HGATP32_MODE 0x80000000","title":"define HGATP32_MODE"},{"location":"runtime/Files/encoding_8h/#define-hgatp32_vmid","text":"#define HGATP32_VMID 0x1FC00000","title":"define HGATP32_VMID"},{"location":"runtime/Files/encoding_8h/#define-hgatp32_ppn","text":"#define HGATP32_PPN 0x003FFFFF","title":"define HGATP32_PPN"},{"location":"runtime/Files/encoding_8h/#define-hgatp64_mode","text":"#define HGATP64_MODE 0xF000000000000000","title":"define HGATP64_MODE"},{"location":"runtime/Files/encoding_8h/#define-hgatp64_vmid","text":"#define HGATP64_VMID 0x03FFF00000000000","title":"define HGATP64_VMID"},{"location":"runtime/Files/encoding_8h/#define-hgatp64_ppn","text":"#define HGATP64_PPN 0x00000FFFFFFFFFFF","title":"define HGATP64_PPN"},{"location":"runtime/Files/encoding_8h/#define-hgatp_mode_off","text":"#define HGATP_MODE_OFF 0","title":"define HGATP_MODE_OFF"},{"location":"runtime/Files/encoding_8h/#define-hgatp_mode_sv32x4","text":"#define HGATP_MODE_SV32X4 1","title":"define HGATP_MODE_SV32X4"},{"location":"runtime/Files/encoding_8h/#define-hgatp_mode_sv39x4","text":"#define HGATP_MODE_SV39X4 8","title":"define HGATP_MODE_SV39X4"},{"location":"runtime/Files/encoding_8h/#define-hgatp_mode_sv48x4","text":"#define HGATP_MODE_SV48X4 9","title":"define HGATP_MODE_SV48X4"},{"location":"runtime/Files/encoding_8h/#define-pmp_r","text":"#define PMP_R 0x01","title":"define PMP_R"},{"location":"runtime/Files/encoding_8h/#define-pmp_w","text":"#define PMP_W 0x02","title":"define PMP_W"},{"location":"runtime/Files/encoding_8h/#define-pmp_x","text":"#define PMP_X 0x04","title":"define PMP_X"},{"location":"runtime/Files/encoding_8h/#define-pmp_a","text":"#define PMP_A 0x18","title":"define PMP_A"},{"location":"runtime/Files/encoding_8h/#define-pmp_l","text":"#define PMP_L 0x80","title":"define PMP_L"},{"location":"runtime/Files/encoding_8h/#define-pmp_shift","text":"#define PMP_SHIFT 2","title":"define PMP_SHIFT"},{"location":"runtime/Files/encoding_8h/#define-pmp_tor","text":"#define PMP_TOR 0x08","title":"define PMP_TOR"},{"location":"runtime/Files/encoding_8h/#define-pmp_na4","text":"#define PMP_NA4 0x10","title":"define PMP_NA4"},{"location":"runtime/Files/encoding_8h/#define-pmp_napot","text":"#define PMP_NAPOT 0x18","title":"define PMP_NAPOT"},{"location":"runtime/Files/encoding_8h/#define-irq_u_soft","text":"#define IRQ_U_SOFT 0","title":"define IRQ_U_SOFT"},{"location":"runtime/Files/encoding_8h/#define-irq_s_soft","text":"#define IRQ_S_SOFT 1","title":"define IRQ_S_SOFT"},{"location":"runtime/Files/encoding_8h/#define-irq_vs_soft","text":"#define IRQ_VS_SOFT 2","title":"define IRQ_VS_SOFT"},{"location":"runtime/Files/encoding_8h/#define-irq_m_soft","text":"#define IRQ_M_SOFT 3","title":"define IRQ_M_SOFT"},{"location":"runtime/Files/encoding_8h/#define-irq_u_timer","text":"#define IRQ_U_TIMER 4","title":"define IRQ_U_TIMER"},{"location":"runtime/Files/encoding_8h/#define-irq_s_timer","text":"#define IRQ_S_TIMER 5","title":"define IRQ_S_TIMER"},{"location":"runtime/Files/encoding_8h/#define-irq_vs_timer","text":"#define IRQ_VS_TIMER 6","title":"define IRQ_VS_TIMER"},{"location":"runtime/Files/encoding_8h/#define-irq_m_timer","text":"#define IRQ_M_TIMER 7","title":"define IRQ_M_TIMER"},{"location":"runtime/Files/encoding_8h/#define-irq_u_ext","text":"#define IRQ_U_EXT 8","title":"define IRQ_U_EXT"},{"location":"runtime/Files/encoding_8h/#define-irq_s_ext","text":"#define IRQ_S_EXT 9","title":"define IRQ_S_EXT"},{"location":"runtime/Files/encoding_8h/#define-irq_vs_ext","text":"#define IRQ_VS_EXT 10","title":"define IRQ_VS_EXT"},{"location":"runtime/Files/encoding_8h/#define-irq_m_ext","text":"#define IRQ_M_EXT 11","title":"define IRQ_M_EXT"},{"location":"runtime/Files/encoding_8h/#define-irq_s_gext","text":"#define IRQ_S_GEXT 12","title":"define IRQ_S_GEXT"},{"location":"runtime/Files/encoding_8h/#define-irq_cop","text":"#define IRQ_COP 12","title":"define IRQ_COP"},{"location":"runtime/Files/encoding_8h/#define-irq_host","text":"#define IRQ_HOST 13","title":"define IRQ_HOST"},{"location":"runtime/Files/encoding_8h/#define-irq_m_cluster","text":"#define IRQ_M_CLUSTER 19","title":"define IRQ_M_CLUSTER"},{"location":"runtime/Files/encoding_8h/#define-irq_s_cluster","text":"#define IRQ_S_CLUSTER 17","title":"define IRQ_S_CLUSTER"},{"location":"runtime/Files/encoding_8h/#define-pte_v","text":"#define PTE_V 0x001 /* Valid */","title":"define PTE_V"},{"location":"runtime/Files/encoding_8h/#define-pte_r","text":"#define PTE_R 0x002 /* Read */","title":"define PTE_R"},{"location":"runtime/Files/encoding_8h/#define-pte_w","text":"#define PTE_W 0x004 /* Write */","title":"define PTE_W"},{"location":"runtime/Files/encoding_8h/#define-pte_x","text":"#define PTE_X 0x008 /* Execute */","title":"define PTE_X"},{"location":"runtime/Files/encoding_8h/#define-pte_u","text":"#define PTE_U 0x010 /* User */","title":"define PTE_U"},{"location":"runtime/Files/encoding_8h/#define-pte_g","text":"#define PTE_G 0x020 /* Global */","title":"define PTE_G"},{"location":"runtime/Files/encoding_8h/#define-pte_a","text":"#define PTE_A 0x040 /* Accessed */","title":"define PTE_A"},{"location":"runtime/Files/encoding_8h/#define-pte_d","text":"#define PTE_D 0x080 /* Dirty */","title":"define PTE_D"},{"location":"runtime/Files/encoding_8h/#define-pte_soft","text":"#define PTE_SOFT 0x300 /* Reserved for Software */","title":"define PTE_SOFT"},{"location":"runtime/Files/encoding_8h/#define-pte_rsvd","text":"#define PTE_RSVD 0x1FC0000000000000 /* Reserved for future standard use */","title":"define PTE_RSVD"},{"location":"runtime/Files/encoding_8h/#define-pte_pbmt","text":"#define PTE_PBMT 0x6000000000000000 /* Svpbmt: Page-based memory types */","title":"define PTE_PBMT"},{"location":"runtime/Files/encoding_8h/#define-pte_n","text":"#define PTE_N 0x8000000000000000 /* Svnapot: NAPOT translation contiguity */","title":"define PTE_N"},{"location":"runtime/Files/encoding_8h/#define-pte_attr","text":"#define PTE_ATTR 0xFFC0000000000000 /* All attributes and reserved bits */","title":"define PTE_ATTR"},{"location":"runtime/Files/encoding_8h/#define-pte_ppn_shift","text":"#define PTE_PPN_SHIFT 10","title":"define PTE_PPN_SHIFT"},{"location":"runtime/Files/encoding_8h/#define-pte_table","text":"#define PTE_TABLE( PTE ) ((( PTE ) & ( PTE_V | PTE_R | PTE_W | PTE_X )) == PTE_V )","title":"define PTE_TABLE"},{"location":"runtime/Files/encoding_8h/#source-code","text":"/* See LICENSE for license details. */ #ifndef RISCV_CSR_ENCODING_H #define RISCV_CSR_ENCODING_H #ifdef __cplusplus extern \"C\" { #endif #define MSTATUS_UIE 0x00000001 #define MSTATUS_SIE 0x00000002 #define MSTATUS_HIE 0x00000004 #define MSTATUS_MIE 0x00000008 #define MSTATUS_UPIE 0x00000010 #define MSTATUS_SPIE 0x00000020 #define MSTATUS_UBE 0x00000040 #define MSTATUS_MPIE 0x00000080 #define MSTATUS_SPP 0x00000100 #define MSTATUS_VS 0x00000600 #define MSTATUS_MPP 0x00001800 #define MSTATUS_FS 0x00006000 #define MSTATUS_XS 0x00018000 #define MSTATUS_MPRV 0x00020000 #define MSTATUS_SUM 0x00040000 #define MSTATUS_MXR 0x00080000 #define MSTATUS_TVM 0x00100000 #define MSTATUS_TW 0x00200000 #define MSTATUS_TSR 0x00400000 #define MSTATUS32_SD 0x80000000 #define MSTATUS_UXL 0x0000000300000000 #define MSTATUS_SXL 0x0000000C00000000 #define MSTATUS_SBE 0x0000001000000000 #define MSTATUS_MBE 0x0000002000000000 #define MSTATUS_GVA 0x0000004000000000 #define MSTATUS_MPV 0x0000008000000000 #define MSTATUS64_SD 0x8000000000000000 #define MSTATUSH_SBE 0x00000010 #define MSTATUSH_MBE 0x00000020 #define SSTATUS_UIE 0x00000001 #define SSTATUS_SIE 0x00000002 #define SSTATUS_UPIE 0x00000010 #define SSTATUS_SPIE 0x00000020 #define SSTATUS_UBE 0x00000040 #define SSTATUS_SPP 0x00000100 #define SSTATUS_VS 0x00000600 #define SSTATUS_FS 0x00006000 #define SSTATUS_XS 0x00018000 #define SSTATUS_SUM 0x00040000 #define SSTATUS_MXR 0x00080000 #define SSTATUS32_SD 0x80000000 #define SSTATUS_UXL 0x0000000300000000 #define SSTATUS64_SD 0x8000000000000000 #define SSTATUS_VS_MASK \\ (SSTATUS_SIE | SSTATUS_SPIE | SSTATUS_SPP | SSTATUS_FS | SSTATUS_SUM | \\ SSTATUS_MXR | SSTATUS_UXL) #define HSTATUS_VSXL 0x300000000 #define HSTATUS_VTSR 0x00400000 #define HSTATUS_VTW 0x00200000 #define HSTATUS_VTVM 0x00100000 #define HSTATUS_VGEIN 0x0003f000 #define HSTATUS_HU 0x00000200 #define HSTATUS_SPVP 0x00000100 #define HSTATUS_SPV 0x00000080 #define HSTATUS_GVA 0x00000040 #define HSTATUS_VSBE 0x00000020 #define USTATUS_UIE 0x00000001 #define USTATUS_UPIE 0x00000010 #define DCSR_XDEBUGVER (3U << 30) #define DCSR_NDRESET (1 << 29) #define DCSR_FULLRESET (1 << 28) #define DCSR_EBREAKM (1 << 15) #define DCSR_EBREAKH (1 << 14) #define DCSR_EBREAKS (1 << 13) #define DCSR_EBREAKU (1 << 12) #define DCSR_STOPCYCLE (1 << 10) #define DCSR_STOPTIME (1 << 9) #define DCSR_CAUSE (7 << 6) #define DCSR_DEBUGINT (1 << 5) #define DCSR_HALT (1 << 3) #define DCSR_STEP (1 << 2) #define DCSR_PRV (3 << 0) #define DCSR_CAUSE_NONE 0 #define DCSR_CAUSE_SWBP 1 #define DCSR_CAUSE_HWBP 2 #define DCSR_CAUSE_DEBUGINT 3 #define DCSR_CAUSE_STEP 4 #define DCSR_CAUSE_HALT 5 #define DCSR_CAUSE_GROUP 6 #define MCONTROL_TYPE(xlen) (0xfULL << ((xlen)-4)) #define MCONTROL_DMODE(xlen) (1ULL << ((xlen)-5)) #define MCONTROL_MASKMAX(xlen) (0x3fULL << ((xlen)-11)) #define MCONTROL_SELECT (1 << 19) #define MCONTROL_TIMING (1 << 18) #define MCONTROL_ACTION (0x3f << 12) #define MCONTROL_CHAIN (1 << 11) #define MCONTROL_MATCH (0xf << 7) #define MCONTROL_M (1 << 6) #define MCONTROL_H (1 << 5) #define MCONTROL_S (1 << 4) #define MCONTROL_U (1 << 3) #define MCONTROL_EXECUTE (1 << 2) #define MCONTROL_STORE (1 << 1) #define MCONTROL_LOAD (1 << 0) #define MCONTROL_TYPE_NONE 0 #define MCONTROL_TYPE_MATCH 2 #define MCONTROL_ACTION_DEBUG_EXCEPTION 0 #define MCONTROL_ACTION_DEBUG_MODE 1 #define MCONTROL_ACTION_TRACE_START 2 #define MCONTROL_ACTION_TRACE_STOP 3 #define MCONTROL_ACTION_TRACE_EMIT 4 #define MCONTROL_MATCH_EQUAL 0 #define MCONTROL_MATCH_NAPOT 1 #define MCONTROL_MATCH_GE 2 #define MCONTROL_MATCH_LT 3 #define MCONTROL_MATCH_MASK_LOW 4 #define MCONTROL_MATCH_MASK_HIGH 5 #define MIP_USIP (1 << IRQ_U_SOFT) #define MIP_SSIP (1 << IRQ_S_SOFT) #define MIP_VSSIP (1 << IRQ_VS_SOFT) #define MIP_MSIP (1 << IRQ_M_SOFT) #define MIP_UTIP (1 << IRQ_U_TIMER) #define MIP_STIP (1 << IRQ_S_TIMER) #define MIP_VSTIP (1 << IRQ_VS_TIMER) #define MIP_MTIP (1 << IRQ_M_TIMER) #define MIP_UEIP (1 << IRQ_U_EXT) #define MIP_SEIP (1 << IRQ_S_EXT) #define MIP_VSEIP (1 << IRQ_VS_EXT) #define MIP_MEIP (1 << IRQ_M_EXT) #define MIP_SGEIP (1 << IRQ_S_GEXT) #define SIP_SCIP (1 << IRQ_S_CLUSTER) #define MIP_MCIP (1 << IRQ_M_CLUSTER) #define MIE_SSIE (1 << IRQ_S_SOFT) #define MIE_HSIE (1 << IRQ_H_SOFT) #define MIE_MSIE (1 << IRQ_M_SOFT) #define MIE_STIE (1 << IRQ_S_TIMER) #define MIE_HTIE (1 << IRQ_H_TIMER) #define MIE_MTIE (1 << IRQ_M_TIMER) #define MIE_SEIE (1 << IRQ_S_EXT) #define MIE_HEIE (1 << IRQ_H_EXT) #define MIE_MEIE (1 << IRQ_M_EXT) #define MIE_SCIE (1 << IRQ_S_CLUSTER) #define MIE_MCIE (1 << IRQ_M_CLUSTER) #define MCAUSE_INTERRUPT 0x80000000 #define MIP_S_MASK (MIP_SSIP | MIP_STIP | MIP_SEIP) #define MIP_VS_MASK (MIP_VSSIP | MIP_VSTIP | MIP_VSEIP) #define MIP_HS_MASK (MIP_VS_MASK | MIP_SGEIP) #define MIDELEG_FORCED_MASK MIP_HS_MASK #define SIP_SSIP MIP_SSIP #define SIP_STIP MIP_STIP #define PRV_U 0 #define PRV_S 1 #define PRV_M 3 #define PRV_HS (PRV_S + 1) #define SATP32_MODE 0x80000000 #define SATP32_ASID 0x7FC00000 #define SATP32_PPN 0x003FFFFF #define SATP64_MODE 0xF000000000000000 #define SATP64_ASID 0x0FFFF00000000000 #define SATP64_PPN 0x00000FFFFFFFFFFF #define SATP_MODE_OFF 0 #define SATP_MODE_SV32 1 #define SATP_MODE_SV39 8 #define SATP_MODE_SV48 9 #define SATP_MODE_SV57 10 #define SATP_MODE_SV64 11 #define HGATP32_MODE 0x80000000 #define HGATP32_VMID 0x1FC00000 #define HGATP32_PPN 0x003FFFFF #define HGATP64_MODE 0xF000000000000000 #define HGATP64_VMID 0x03FFF00000000000 #define HGATP64_PPN 0x00000FFFFFFFFFFF #define HGATP_MODE_OFF 0 #define HGATP_MODE_SV32X4 1 #define HGATP_MODE_SV39X4 8 #define HGATP_MODE_SV48X4 9 #define PMP_R 0x01 #define PMP_W 0x02 #define PMP_X 0x04 #define PMP_A 0x18 #define PMP_L 0x80 #define PMP_SHIFT 2 #define PMP_TOR 0x08 #define PMP_NA4 0x10 #define PMP_NAPOT 0x18 #define IRQ_U_SOFT 0 #define IRQ_S_SOFT 1 #define IRQ_VS_SOFT 2 #define IRQ_M_SOFT 3 #define IRQ_U_TIMER 4 #define IRQ_S_TIMER 5 #define IRQ_VS_TIMER 6 #define IRQ_M_TIMER 7 #define IRQ_U_EXT 8 #define IRQ_S_EXT 9 #define IRQ_VS_EXT 10 #define IRQ_M_EXT 11 #define IRQ_S_GEXT 12 #define IRQ_COP 12 #define IRQ_HOST 13 #define IRQ_M_CLUSTER 19 #define IRQ_S_CLUSTER 17 /* page table entry (PTE) fields */ #define PTE_V 0x001 /* Valid */ #define PTE_R 0x002 /* Read */ #define PTE_W 0x004 /* Write */ #define PTE_X 0x008 /* Execute */ #define PTE_U 0x010 /* User */ #define PTE_G 0x020 /* Global */ #define PTE_A 0x040 /* Accessed */ #define PTE_D 0x080 /* Dirty */ #define PTE_SOFT 0x300 /* Reserved for Software */ #define PTE_RSVD 0x1FC0000000000000 /* Reserved for future standard use */ #define PTE_PBMT 0x6000000000000000 /* Svpbmt: Page-based memory types */ #define PTE_N 0x8000000000000000 /* Svnapot: NAPOT translation contiguity */ #define PTE_ATTR 0xFFC0000000000000 /* All attributes and reserved bits */ #define PTE_PPN_SHIFT 10 #define PTE_TABLE(PTE) (((PTE) & (PTE_V | PTE_R | PTE_W | PTE_X)) == PTE_V) #ifdef __riscv #if __riscv_xlen == 64 #define MSTATUS_SD MSTATUS64_SD #define SSTATUS_SD SSTATUS64_SD #define RISCV_PGLEVEL_BITS 9 #define SATP_MODE SATP64_MODE #else #define MSTATUS_SD MSTATUS32_SD #define SSTATUS_SD SSTATUS32_SD #define RISCV_PGLEVEL_BITS 10 #define SATP_MODE SATP32_MODE #endif #define RISCV_PGSHIFT 12 #define RISCV_PGSIZE (1 << RISCV_PGSHIFT) #ifndef __ASSEMBLER__ #ifdef __GNUC__ #define read_csr(reg) \\ ({ \\ unsigned long __tmp; \\ asm volatile(\"csrr %0, \" #reg : \"=r\"(__tmp)); \\ __tmp; \\ }) #define write_csr(reg, val) ({ asm volatile(\"csrw \" #reg \", %0\" ::\"rK\"(val)); }) #define swap_csr(reg, val) \\ ({ \\ unsigned long __tmp; \\ asm volatile(\"csrrw %0, \" #reg \", %1\" : \"=r\"(__tmp) : \"rK\"(val)); \\ __tmp; \\ }) #define set_csr(reg, bit) \\ ({ \\ unsigned long __tmp; \\ asm volatile(\"csrrs %0, \" #reg \", %1\" : \"=r\"(__tmp) : \"rK\"(bit)); \\ __tmp; \\ }) #define clear_csr(reg, bit) \\ ({ \\ unsigned long __tmp; \\ asm volatile(\"csrrc %0, \" #reg \", %1\" : \"=r\"(__tmp) : \"rK\"(bit)); \\ __tmp; \\ }) #define rdtime() read_csr(time) #define rdcycle() read_csr(cycle) #define rdinstret() read_csr(instret) #endif // __GNUC__ #endif // __ASSEMBLER__ #endif // __riscv #ifdef __cplusplus } #endif #endif // RISCV_CSR_ENCODING_H Updated on 2022-05-17 at 12:28:58 +0000","title":"Source code"},{"location":"runtime/Files/eu_8h/","text":"snRuntime/include/eu.h Functions Name void eu_init (void ) Initialize the event unit. void eu_exit (uint32_t core_idx) send all workers in loop to exit() void eu_event_loop (uint32_t cluster_core_idx) Enter the event unit loop, never exits. int eu_dispatch_push (void( )(void , uint32_t) fn, uint32_t argc, void * data, uint32_t nthreads) Set function to execute by nthreads number of threads. void eu_run_empty (uint32_t core_idx) wait for all workers to idle void eu_print_status () Debugging info to printf. void eu_mutex_lock () Acquires the event unit mutex, exits only on success. void eu_mutex_release () Releases the acquired mutex. uint32_t eu_get_workers_in_loop () uint32_t eu_get_workers_in_wfi () Defines Name EU_PRINTF (d, ...) Functions Documentation function eu_init void eu_init ( void ) Initialize the event unit. function eu_exit void eu_exit ( uint32_t core_idx ) send all workers in loop to exit() Parameters : core_idx cluster-local core index function eu_event_loop void eu_event_loop ( uint32_t cluster_core_idx ) Enter the event unit loop, never exits. Parameters : cluster_core_idx cluster-local core index function eu_dispatch_push int eu_dispatch_push ( void ( * )( void * , uint32_t ) fn , uint32_t argc , void * data , uint32_t nthreads ) Set function to execute by nthreads number of threads. Parameters : fn pointer to worker function to be executed data pointer to function arguments argc number of elements in data nthreads number of threads that have to execute this event function eu_run_empty void eu_run_empty ( uint32_t core_idx ) wait for all workers to idle Parameters : core_idx cluster-local core index function eu_print_status void eu_print_status () Debugging info to printf. function eu_mutex_lock void eu_mutex_lock () Acquires the event unit mutex, exits only on success. function eu_mutex_release void eu_mutex_release () Releases the acquired mutex. function eu_get_workers_in_loop uint32_t eu_get_workers_in_loop () Getters function eu_get_workers_in_wfi uint32_t eu_get_workers_in_wfi () Macros Documentation define EU_PRINTF #define EU_PRINTF( d , ... ) Source code // Copyright 2021 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #pragma once #include <stdint.h> #include \"snrt.h\" void eu_init ( void ); void eu_exit ( uint32_t core_idx ); void eu_event_loop ( uint32_t cluster_core_idx ); int eu_dispatch_push ( void ( * fn )( void * , uint32_t ), uint32_t argc , void * data , uint32_t nthreads ); void eu_run_empty ( uint32_t core_idx ); void eu_print_status (); void eu_mutex_lock (); void eu_mutex_release (); uint32_t eu_get_workers_in_loop (); uint32_t eu_get_workers_in_wfi (); //================================================================================ // debug //================================================================================ #ifdef EU_DEBUG_LEVEL #include \"printf.h\" #define _EU_PRINTF(...) \\ if (1) { \\ printf(\"[eu] \"__VA_ARGS__); \\ } #define EU_PRINTF(d, ...) \\ if (EU_DEBUG_LEVEL >= d) { \\ _EU_PRINTF(__VA_ARGS__); \\ } #else #define EU_PRINTF(d, ...) #endif Updated on 2022-05-17 at 12:28:58 +0000","title":"snRuntime/include/eu.h"},{"location":"runtime/Files/eu_8h/#snruntimeincludeeuh","text":"","title":"snRuntime/include/eu.h"},{"location":"runtime/Files/eu_8h/#functions","text":"Name void eu_init (void ) Initialize the event unit. void eu_exit (uint32_t core_idx) send all workers in loop to exit() void eu_event_loop (uint32_t cluster_core_idx) Enter the event unit loop, never exits. int eu_dispatch_push (void( )(void , uint32_t) fn, uint32_t argc, void * data, uint32_t nthreads) Set function to execute by nthreads number of threads. void eu_run_empty (uint32_t core_idx) wait for all workers to idle void eu_print_status () Debugging info to printf. void eu_mutex_lock () Acquires the event unit mutex, exits only on success. void eu_mutex_release () Releases the acquired mutex. uint32_t eu_get_workers_in_loop () uint32_t eu_get_workers_in_wfi ()","title":"Functions"},{"location":"runtime/Files/eu_8h/#defines","text":"Name EU_PRINTF (d, ...)","title":"Defines"},{"location":"runtime/Files/eu_8h/#functions-documentation","text":"","title":"Functions Documentation"},{"location":"runtime/Files/eu_8h/#function-eu_init","text":"void eu_init ( void ) Initialize the event unit.","title":"function eu_init"},{"location":"runtime/Files/eu_8h/#function-eu_exit","text":"void eu_exit ( uint32_t core_idx ) send all workers in loop to exit() Parameters : core_idx cluster-local core index","title":"function eu_exit"},{"location":"runtime/Files/eu_8h/#function-eu_event_loop","text":"void eu_event_loop ( uint32_t cluster_core_idx ) Enter the event unit loop, never exits. Parameters : cluster_core_idx cluster-local core index","title":"function eu_event_loop"},{"location":"runtime/Files/eu_8h/#function-eu_dispatch_push","text":"int eu_dispatch_push ( void ( * )( void * , uint32_t ) fn , uint32_t argc , void * data , uint32_t nthreads ) Set function to execute by nthreads number of threads. Parameters : fn pointer to worker function to be executed data pointer to function arguments argc number of elements in data nthreads number of threads that have to execute this event","title":"function eu_dispatch_push"},{"location":"runtime/Files/eu_8h/#function-eu_run_empty","text":"void eu_run_empty ( uint32_t core_idx ) wait for all workers to idle Parameters : core_idx cluster-local core index","title":"function eu_run_empty"},{"location":"runtime/Files/eu_8h/#function-eu_print_status","text":"void eu_print_status () Debugging info to printf.","title":"function eu_print_status"},{"location":"runtime/Files/eu_8h/#function-eu_mutex_lock","text":"void eu_mutex_lock () Acquires the event unit mutex, exits only on success.","title":"function eu_mutex_lock"},{"location":"runtime/Files/eu_8h/#function-eu_mutex_release","text":"void eu_mutex_release () Releases the acquired mutex.","title":"function eu_mutex_release"},{"location":"runtime/Files/eu_8h/#function-eu_get_workers_in_loop","text":"uint32_t eu_get_workers_in_loop () Getters","title":"function eu_get_workers_in_loop"},{"location":"runtime/Files/eu_8h/#function-eu_get_workers_in_wfi","text":"uint32_t eu_get_workers_in_wfi ()","title":"function eu_get_workers_in_wfi"},{"location":"runtime/Files/eu_8h/#macros-documentation","text":"","title":"Macros Documentation"},{"location":"runtime/Files/eu_8h/#define-eu_printf","text":"#define EU_PRINTF( d , ... )","title":"define EU_PRINTF"},{"location":"runtime/Files/eu_8h/#source-code","text":"// Copyright 2021 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #pragma once #include <stdint.h> #include \"snrt.h\" void eu_init ( void ); void eu_exit ( uint32_t core_idx ); void eu_event_loop ( uint32_t cluster_core_idx ); int eu_dispatch_push ( void ( * fn )( void * , uint32_t ), uint32_t argc , void * data , uint32_t nthreads ); void eu_run_empty ( uint32_t core_idx ); void eu_print_status (); void eu_mutex_lock (); void eu_mutex_release (); uint32_t eu_get_workers_in_loop (); uint32_t eu_get_workers_in_wfi (); //================================================================================ // debug //================================================================================ #ifdef EU_DEBUG_LEVEL #include \"printf.h\" #define _EU_PRINTF(...) \\ if (1) { \\ printf(\"[eu] \"__VA_ARGS__); \\ } #define EU_PRINTF(d, ...) \\ if (EU_DEBUG_LEVEL >= d) { \\ _EU_PRINTF(__VA_ARGS__); \\ } #else #define EU_PRINTF(d, ...) #endif Updated on 2022-05-17 at 12:28:58 +0000","title":"Source code"},{"location":"runtime/Files/gemm_8h/","text":"applications/src/kernels/gemm.h Functions Name void gemm_fp64 (uint32_t M, uint32_t N, uint32_t K, double * A, uint32_t ldA, uint32_t ta, double * B, uint32_t ldB, uint32_t tb, double * C, uint32_t ldC, const double ALPHA) naive implementation of a FP64 GEMM void gemm_fp64_ssr_frep (uint32_t M, uint32_t N, uint32_t K, double * A, uint32_t ldA, uint32_t ta, double * B, uint32_t ldB, uint32_t tb, double * C, uint32_t ldC, const uint32_t * ALPHA, uint32_t setup_SSR) implementation of a FP64 GEMM with configured SSRs and frep loop. void gemm_fp32simd_tb_ssr_frep (const uint32_t M, const uint32_t N, const uint32_t K, float * A, const uint32_t ldA, float * B, const uint32_t ldB, float * C, const uint32_t ldC, const uint32_t * ALPHA, const uint32_t setup_SSR) implementation of a FP32 SIMD GEMM with configured SSRs and frep loop. Matrix B has to be stored in transposed/consecutive memory layout in order to support SIMD instructions. void gemm_fp16simd_tb_ssr_frep (uint32_t M, uint32_t N, uint32_t K, __fp16 * A, uint32_t ldA, __fp16 * B, uint32_t ldB, __fp16 * C, uint32_t ldC, const uint32_t * ALPHA, uint32_t setup_SSR) implementation of a FP16 SIMD GEMM with configured SSRs and frep loop. Matrix B has to be stored in transposed/consecutive memory layout in order to support SIMD instructions. Functions Documentation function gemm_fp64 void gemm_fp64 ( uint32_t M , uint32_t N , uint32_t K , double * A , uint32_t ldA , uint32_t ta , double * B , uint32_t ldB , uint32_t tb , double * C , uint32_t ldC , const double ALPHA ) naive implementation of a FP64 GEMM Parameters : M number of rows of matrix A N number of columns of matrix B K number of columns of matrix A A pointer to matrix A ldA row stride in matrix A ta transposed memory layout for matrix A B pointer to matrix B ldB row stride in matrix B tb transposed memory layout for matrix B C pointer to matrix C ldC row stride in matrix C ALPHA accmulate factor of C function gemm_fp64_ssr_frep void gemm_fp64_ssr_frep ( uint32_t M , uint32_t N , uint32_t K , double * A , uint32_t ldA , uint32_t ta , double * B , uint32_t ldB , uint32_t tb , double * C , uint32_t ldC , const uint32_t * ALPHA , uint32_t setup_SSR ) implementation of a FP64 GEMM with configured SSRs and frep loop. Parameters : M number of rows of matrix A N number of columns of matrix B K number of columns of matrix A A pointer to matrix A ldA row stride in matrix A ta transposed memory layout for matrix A B pointer to matrix B ldB row stride in matrix B tb transposed memory layout for matrix B C pointer to matrix C ldC row stride in matrix C ALPHA accmulate factor of C setup_SSR setup SSR bounds and strides function gemm_fp32simd_tb_ssr_frep void gemm_fp32simd_tb_ssr_frep ( const uint32_t M , const uint32_t N , const uint32_t K , float * A , const uint32_t ldA , float * B , const uint32_t ldB , float * C , const uint32_t ldC , const uint32_t * ALPHA , const uint32_t setup_SSR ) implementation of a FP32 SIMD GEMM with configured SSRs and frep loop. Matrix B has to be stored in transposed/consecutive memory layout in order to support SIMD instructions. Parameters : M number of rows of matrix A N number of columns of matrix B K number of columns of matrix A A pointer to matrix A ldA row stride in matrix A B pointer to matrix B ldB row stride in matrix B C pointer to matrix C ldC row stride in matrix C ALPHA accmulate factor of C setup_SSR setup SSR bounds and strides Return : * void function gemm_fp16simd_tb_ssr_frep void gemm_fp16simd_tb_ssr_frep ( uint32_t M , uint32_t N , uint32_t K , __fp16 * A , uint32_t ldA , __fp16 * B , uint32_t ldB , __fp16 * C , uint32_t ldC , const uint32_t * ALPHA , uint32_t setup_SSR ) implementation of a FP16 SIMD GEMM with configured SSRs and frep loop. Matrix B has to be stored in transposed/consecutive memory layout in order to support SIMD instructions. Parameters : M number of rows of matrix A N number of columns of matrix B K number of columns of matrix A A pointer to matrix A ldA row stride in matrix A B pointer to matrix B ldB row stride in matrix B C pointer to matrix C ldC row stride in matrix C ALPHA accmulate factor of C setup_SSR setup SSR bounds and strides Return : * void Source code // Copyright 2020 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #pragma once #include <stdint.h> void gemm_fp64 ( uint32_t M , uint32_t N , uint32_t K , double * A , uint32_t ldA , uint32_t ta , double * B , uint32_t ldB , uint32_t tb , double * C , uint32_t ldC , const double ALPHA ); void gemm_fp64_ssr_frep ( uint32_t M , uint32_t N , uint32_t K , double * A , uint32_t ldA , uint32_t ta , double * B , uint32_t ldB , uint32_t tb , double * C , uint32_t ldC , const uint32_t * ALPHA , uint32_t setup_SSR ); void gemm_fp32simd_tb_ssr_frep ( const uint32_t M , const uint32_t N , const uint32_t K , float * A , const uint32_t ldA , float * B , const uint32_t ldB , float * C , const uint32_t ldC , const uint32_t * ALPHA , const uint32_t setup_SSR ); void gemm_fp16simd_tb_ssr_frep ( uint32_t M , uint32_t N , uint32_t K , __fp16 * A , uint32_t ldA , __fp16 * B , uint32_t ldB , __fp16 * C , uint32_t ldC , const uint32_t * ALPHA , uint32_t setup_SSR ); Updated on 2022-05-17 at 12:28:58 +0000","title":"applications/src/kernels/gemm.h"},{"location":"runtime/Files/gemm_8h/#applicationssrckernelsgemmh","text":"","title":"applications/src/kernels/gemm.h"},{"location":"runtime/Files/gemm_8h/#functions","text":"Name void gemm_fp64 (uint32_t M, uint32_t N, uint32_t K, double * A, uint32_t ldA, uint32_t ta, double * B, uint32_t ldB, uint32_t tb, double * C, uint32_t ldC, const double ALPHA) naive implementation of a FP64 GEMM void gemm_fp64_ssr_frep (uint32_t M, uint32_t N, uint32_t K, double * A, uint32_t ldA, uint32_t ta, double * B, uint32_t ldB, uint32_t tb, double * C, uint32_t ldC, const uint32_t * ALPHA, uint32_t setup_SSR) implementation of a FP64 GEMM with configured SSRs and frep loop. void gemm_fp32simd_tb_ssr_frep (const uint32_t M, const uint32_t N, const uint32_t K, float * A, const uint32_t ldA, float * B, const uint32_t ldB, float * C, const uint32_t ldC, const uint32_t * ALPHA, const uint32_t setup_SSR) implementation of a FP32 SIMD GEMM with configured SSRs and frep loop. Matrix B has to be stored in transposed/consecutive memory layout in order to support SIMD instructions. void gemm_fp16simd_tb_ssr_frep (uint32_t M, uint32_t N, uint32_t K, __fp16 * A, uint32_t ldA, __fp16 * B, uint32_t ldB, __fp16 * C, uint32_t ldC, const uint32_t * ALPHA, uint32_t setup_SSR) implementation of a FP16 SIMD GEMM with configured SSRs and frep loop. Matrix B has to be stored in transposed/consecutive memory layout in order to support SIMD instructions.","title":"Functions"},{"location":"runtime/Files/gemm_8h/#functions-documentation","text":"","title":"Functions Documentation"},{"location":"runtime/Files/gemm_8h/#function-gemm_fp64","text":"void gemm_fp64 ( uint32_t M , uint32_t N , uint32_t K , double * A , uint32_t ldA , uint32_t ta , double * B , uint32_t ldB , uint32_t tb , double * C , uint32_t ldC , const double ALPHA ) naive implementation of a FP64 GEMM Parameters : M number of rows of matrix A N number of columns of matrix B K number of columns of matrix A A pointer to matrix A ldA row stride in matrix A ta transposed memory layout for matrix A B pointer to matrix B ldB row stride in matrix B tb transposed memory layout for matrix B C pointer to matrix C ldC row stride in matrix C ALPHA accmulate factor of C","title":"function gemm_fp64"},{"location":"runtime/Files/gemm_8h/#function-gemm_fp64_ssr_frep","text":"void gemm_fp64_ssr_frep ( uint32_t M , uint32_t N , uint32_t K , double * A , uint32_t ldA , uint32_t ta , double * B , uint32_t ldB , uint32_t tb , double * C , uint32_t ldC , const uint32_t * ALPHA , uint32_t setup_SSR ) implementation of a FP64 GEMM with configured SSRs and frep loop. Parameters : M number of rows of matrix A N number of columns of matrix B K number of columns of matrix A A pointer to matrix A ldA row stride in matrix A ta transposed memory layout for matrix A B pointer to matrix B ldB row stride in matrix B tb transposed memory layout for matrix B C pointer to matrix C ldC row stride in matrix C ALPHA accmulate factor of C setup_SSR setup SSR bounds and strides","title":"function gemm_fp64_ssr_frep"},{"location":"runtime/Files/gemm_8h/#function-gemm_fp32simd_tb_ssr_frep","text":"void gemm_fp32simd_tb_ssr_frep ( const uint32_t M , const uint32_t N , const uint32_t K , float * A , const uint32_t ldA , float * B , const uint32_t ldB , float * C , const uint32_t ldC , const uint32_t * ALPHA , const uint32_t setup_SSR ) implementation of a FP32 SIMD GEMM with configured SSRs and frep loop. Matrix B has to be stored in transposed/consecutive memory layout in order to support SIMD instructions. Parameters : M number of rows of matrix A N number of columns of matrix B K number of columns of matrix A A pointer to matrix A ldA row stride in matrix A B pointer to matrix B ldB row stride in matrix B C pointer to matrix C ldC row stride in matrix C ALPHA accmulate factor of C setup_SSR setup SSR bounds and strides Return : * void","title":"function gemm_fp32simd_tb_ssr_frep"},{"location":"runtime/Files/gemm_8h/#function-gemm_fp16simd_tb_ssr_frep","text":"void gemm_fp16simd_tb_ssr_frep ( uint32_t M , uint32_t N , uint32_t K , __fp16 * A , uint32_t ldA , __fp16 * B , uint32_t ldB , __fp16 * C , uint32_t ldC , const uint32_t * ALPHA , uint32_t setup_SSR ) implementation of a FP16 SIMD GEMM with configured SSRs and frep loop. Matrix B has to be stored in transposed/consecutive memory layout in order to support SIMD instructions. Parameters : M number of rows of matrix A N number of columns of matrix B K number of columns of matrix A A pointer to matrix A ldA row stride in matrix A B pointer to matrix B ldB row stride in matrix B C pointer to matrix C ldC row stride in matrix C ALPHA accmulate factor of C setup_SSR setup SSR bounds and strides Return : * void","title":"function gemm_fp16simd_tb_ssr_frep"},{"location":"runtime/Files/gemm_8h/#source-code","text":"// Copyright 2020 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #pragma once #include <stdint.h> void gemm_fp64 ( uint32_t M , uint32_t N , uint32_t K , double * A , uint32_t ldA , uint32_t ta , double * B , uint32_t ldB , uint32_t tb , double * C , uint32_t ldC , const double ALPHA ); void gemm_fp64_ssr_frep ( uint32_t M , uint32_t N , uint32_t K , double * A , uint32_t ldA , uint32_t ta , double * B , uint32_t ldB , uint32_t tb , double * C , uint32_t ldC , const uint32_t * ALPHA , uint32_t setup_SSR ); void gemm_fp32simd_tb_ssr_frep ( const uint32_t M , const uint32_t N , const uint32_t K , float * A , const uint32_t ldA , float * B , const uint32_t ldB , float * C , const uint32_t ldC , const uint32_t * ALPHA , const uint32_t setup_SSR ); void gemm_fp16simd_tb_ssr_frep ( uint32_t M , uint32_t N , uint32_t K , __fp16 * A , uint32_t ldA , __fp16 * B , uint32_t ldB , __fp16 * C , uint32_t ldC , const uint32_t * ALPHA , uint32_t setup_SSR ); Updated on 2022-05-17 at 12:28:58 +0000","title":"Source code"},{"location":"runtime/Files/interface_8h/","text":"snRuntime/include/interface.h Classes Name struct ident Types Name enum kmp_int32 sched_type { kmp_sch_lower = 32, kmp_sch_static_chunked = 33, kmp_sch_static = 34, kmp_sch_dynamic_chunked = 35, kmp_sch_guided_chunked = 36, kmp_sch_runtime = 37, kmp_sch_auto = 38, kmp_sch_trapezoidal = 39, kmp_sch_static_greedy = 40, kmp_sch_static_balanced = 41, kmp_sch_guided_iterative_chunked = 42, kmp_sch_guided_analytical_chunked = 43, kmp_sch_static_steal = 44, kmp_sch_static_balanced_chunked = 45, kmp_sch_guided_simd = 46, kmp_sch_runtime_simd = 47, kmp_sch_upper, kmp_ord_lower = 64, kmp_ord_static_chunked = 65, kmp_ord_static = 66, kmp_ord_dynamic_chunked = 67, kmp_ord_guided_chunked = 68, kmp_ord_runtime = 69, kmp_ord_auto = 70, kmp_ord_trapezoidal = 71, kmp_ord_upper, kmp_distribute_static_chunked = 91, kmp_distribute_static = 92, kmp_nm_lower = 160, kmp_nm_static_chunked = (kmp_sch_static_chunked - kmp_sch_lower + kmp_nm_lower), kmp_nm_static = 162, kmp_nm_dynamic_chunked = 163, kmp_nm_guided_chunked = 164, kmp_nm_runtime = 165, kmp_nm_auto = 166, kmp_nm_trapezoidal = 167, kmp_nm_static_greedy = 168, kmp_nm_static_balanced = 169, kmp_nm_guided_iterative_chunked = 170, kmp_nm_guided_analytical_chunked = 171, kmp_nm_static_steal = 172, kmp_nm_ord_static_chunked = 193, kmp_nm_ord_static = 194, kmp_nm_ord_dynamic_chunked = 195, kmp_nm_ord_guided_chunked = 196, kmp_nm_ord_runtime = 197, kmp_nm_ord_auto = 198, kmp_nm_ord_trapezoidal = 199, kmp_nm_upper, kmp_sch_modifier_monotonic = (1 << 29), kmp_sch_modifier_nonmonotonic = (1 << 30), kmp_sch_default = kmp_sch_static} typedef int32_t kmp_int32 typedef uint32_t kmp_uint32 typedef int64_t kmp_int64 typedef uint64_t kmp_uint64 typedef kmp_uint64 _kmp_ptr64 typedef kmp_uint32 _kmp_ptr32 typedef struct ident ident_t Defines Name SCHEDULE_WITHOUT_MODIFIERS (s) SCHEDULE_HAS_MONOTONIC (s) SCHEDULE_HAS_NONMONOTONIC (s) SCHEDULE_HAS_NO_MODIFIERS (s) SCHEDULE_GET_MODIFIERS (s) SCHEDULE_SET_MODIFIERS (s, m) SCHEDULE_NONMONOTONIC SCHEDULE_MONOTONIC Types Documentation enum sched_type Enumerator Value Description kmp_sch_lower 32 lower bound for unordered values kmp_sch_static_chunked 33 kmp_sch_static 34 static unspecialized kmp_sch_dynamic_chunked 35 kmp_sch_guided_chunked 36 guided unspecialized kmp_sch_runtime 37 kmp_sch_auto 38 auto kmp_sch_trapezoidal 39 kmp_sch_static_greedy 40 kmp_sch_static_balanced 41 kmp_sch_guided_iterative_chunked 42 kmp_sch_guided_analytical_chunked 43 kmp_sch_static_steal 44 kmp_sch_static_balanced_chunked 45 kmp_sch_guided_simd 46 guided with chunk adjustment kmp_sch_runtime_simd 47 runtime with chunk adjustment kmp_sch_upper upper bound for unordered values kmp_ord_lower = 64 lower bound for ordered values, must be power of 2 kmp_ord_static_chunked 65 kmp_ord_static 66 ordered static unspecialized kmp_ord_dynamic_chunked 67 kmp_ord_guided_chunked 68 kmp_ord_runtime 69 kmp_ord_auto 70 ordered auto kmp_ord_trapezoidal 71 kmp_ord_upper upper bound for ordered values kmp_distribute_static_chunked 91 distribute static chunked kmp_distribute_static 92 distribute static unspecialized kmp_nm_lower 160 lower bound for nomerge values kmp_nm_static_chunked = (kmp_sch_static_chunked - kmp_sch_lower + kmp_nm_lower) kmp_nm_static 162 static unspecialized kmp_nm_dynamic_chunked 163 kmp_nm_guided_chunked 164 guided unspecialized kmp_nm_runtime 165 kmp_nm_auto 166 auto kmp_nm_trapezoidal 167 kmp_nm_static_greedy 168 kmp_nm_static_balanced 169 kmp_nm_guided_iterative_chunked 170 kmp_nm_guided_analytical_chunked 171 kmp_nm_static_steal = 172 kmp_nm_ord_static_chunked 193 kmp_nm_ord_static 194 ordered static unspecialized kmp_nm_ord_dynamic_chunked 195 kmp_nm_ord_guided_chunked 196 kmp_nm_ord_runtime 197 kmp_nm_ord_auto 198 auto kmp_nm_ord_trapezoidal 199 kmp_nm_upper upper bound for nomerge values kmp_sch_modifier_monotonic = (1 << 29) Set if the monotonic schedule modifier was present kmp_sch_modifier_nonmonotonic = (1 << 30) Set if the nonmonotonic schedule modifier was present kmp_sch_default kmp_sch_static default scheduling algorithm Describes the loop schedule to be used for a parallel for loop. typedef kmp_int32 typedef int32_t kmp_int32 ; The ident structure that describes a source location. The struct is identical to the one in the kmp.h file. We maintain the same data structure for compatibility. typedef kmp_uint32 typedef uint32_t kmp_uint32 ; typedef kmp_int64 typedef int64_t kmp_int64 ; typedef kmp_uint64 typedef uint64_t kmp_uint64 ; typedef _kmp_ptr64 typedef kmp_uint64 _kmp_ptr64 ; typedef _kmp_ptr32 typedef kmp_uint32 _kmp_ptr32 ; typedef ident_t typedef struct ident ident_t ; Macros Documentation define SCHEDULE_WITHOUT_MODIFIERS #define SCHEDULE_WITHOUT_MODIFIERS( s ) ( enum sched_type )( \\ ( s ) & ~ ( kmp_sch_modifier_nonmonotonic | kmp_sch_modifier_monotonic )) define SCHEDULE_HAS_MONOTONIC #define SCHEDULE_HAS_MONOTONIC( s ) ((( s ) & kmp_sch_modifier_monotonic ) != 0 ) define SCHEDULE_HAS_NONMONOTONIC #define SCHEDULE_HAS_NONMONOTONIC( s ) ((( s ) & kmp_sch_modifier_nonmonotonic ) != 0 ) define SCHEDULE_HAS_NO_MODIFIERS #define SCHEDULE_HAS_NO_MODIFIERS( s ) ((( s ) & ( kmp_sch_modifier_nonmonotonic | kmp_sch_modifier_monotonic )) == 0 ) define SCHEDULE_GET_MODIFIERS #define SCHEDULE_GET_MODIFIERS( s ) (( enum sched_type )( \\ ( s ) & ( kmp_sch_modifier_nonmonotonic | kmp_sch_modifier_monotonic ))) define SCHEDULE_SET_MODIFIERS #define SCHEDULE_SET_MODIFIERS( s , m ) ( s = ( enum sched_type )(( kmp_int32 ) s | ( kmp_int32 ) m )) define SCHEDULE_NONMONOTONIC #define SCHEDULE_NONMONOTONIC 0 define SCHEDULE_MONOTONIC #define SCHEDULE_MONOTONIC 1 Source code // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. // See https://llvm.org/LICENSE.txt for license information. // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception #ifndef INTERFACE_H #define INTERFACE_H #include <stdint.h> // kmp specific types // Code taken from // https://github.com/llvm/llvm-project/blob/main/openmp/runtime/src/kmp.h typedef int32_t kmp_int32 ; typedef uint32_t kmp_uint32 ; typedef int64_t kmp_int64 ; typedef uint64_t kmp_uint64 ; typedef kmp_uint64 _kmp_ptr64 ; typedef kmp_uint32 _kmp_ptr32 ; typedef struct ident { kmp_int32 reserved_1 ; kmp_int32 flags ; kmp_int32 reserved_2 ; kmp_int32 reserved_3 ; char const * psource ; } ident_t ; enum sched_type : kmp_int32 { kmp_sch_lower = 32 , kmp_sch_static_chunked = 33 , kmp_sch_static = 34 , kmp_sch_dynamic_chunked = 35 , kmp_sch_guided_chunked = 36 , kmp_sch_runtime = 37 , kmp_sch_auto = 38 , kmp_sch_trapezoidal = 39 , /* accessible only through KMP_SCHEDULE environment variable */ kmp_sch_static_greedy = 40 , kmp_sch_static_balanced = 41 , /* accessible only through KMP_SCHEDULE environment variable */ kmp_sch_guided_iterative_chunked = 42 , kmp_sch_guided_analytical_chunked = 43 , /* accessible only through KMP_SCHEDULE environment variable */ kmp_sch_static_steal = 44 , /* static with chunk adjustment (e.g., simd) */ kmp_sch_static_balanced_chunked = 45 , kmp_sch_guided_simd = 46 , kmp_sch_runtime_simd = 47 , /* accessible only through KMP_SCHEDULE environment variable */ kmp_sch_upper , kmp_ord_lower = 64 , kmp_ord_static_chunked = 65 , kmp_ord_static = 66 , kmp_ord_dynamic_chunked = 67 , kmp_ord_guided_chunked = 68 , kmp_ord_runtime = 69 , kmp_ord_auto = 70 , kmp_ord_trapezoidal = 71 , kmp_ord_upper , /* Schedules for Distribute construct */ kmp_distribute_static_chunked = 91 , kmp_distribute_static = 92 , /* For the \"nomerge\" versions, kmp_dispatch_next*() will always return a single iteration/chunk, even if the loop is serialized. For the schedule types listed above, the entire iteration vector is returned if the loop is serialized. This doesn't work for gcc/gcomp sections. */ kmp_nm_lower = 160 , kmp_nm_static_chunked = ( kmp_sch_static_chunked - kmp_sch_lower + kmp_nm_lower ), kmp_nm_static = 162 , kmp_nm_dynamic_chunked = 163 , kmp_nm_guided_chunked = 164 , kmp_nm_runtime = 165 , kmp_nm_auto = 166 , kmp_nm_trapezoidal = 167 , /* accessible only through KMP_SCHEDULE environment variable */ kmp_nm_static_greedy = 168 , kmp_nm_static_balanced = 169 , /* accessible only through KMP_SCHEDULE environment variable */ kmp_nm_guided_iterative_chunked = 170 , kmp_nm_guided_analytical_chunked = 171 , kmp_nm_static_steal = 172 , /* accessible only through OMP_SCHEDULE environment variable */ kmp_nm_ord_static_chunked = 193 , kmp_nm_ord_static = 194 , kmp_nm_ord_dynamic_chunked = 195 , kmp_nm_ord_guided_chunked = 196 , kmp_nm_ord_runtime = 197 , kmp_nm_ord_auto = 198 , kmp_nm_ord_trapezoidal = 199 , kmp_nm_upper , /* Support for OpenMP 4.5 monotonic and nonmonotonic schedule modifiers. Since we need to distinguish the three possible cases (no modifier, monotonic modifier, nonmonotonic modifier), we need separate bits for each modifier. The absence of monotonic does not imply nonmonotonic, especially since 4.5 says that the behaviour of the \"no modifier\" case is implementation defined in 4.5, but will become \"nonmonotonic\" in 5.0. Since we're passing a full 32 bit value, we can use a couple of high bits for these flags; out of paranoia we avoid the sign bit. These modifiers can be or-ed into non-static schedules by the compiler to pass the additional information. They will be stripped early in the processing in __kmp_dispatch_init when setting up schedules, so most of the code won't ever see schedules with these bits set. */ kmp_sch_modifier_monotonic = ( 1 << 29 ), kmp_sch_modifier_nonmonotonic = ( 1 << 30 ), #define SCHEDULE_WITHOUT_MODIFIERS(s) \\ (enum sched_type)( \\ (s) & ~(kmp_sch_modifier_nonmonotonic | kmp_sch_modifier_monotonic)) #define SCHEDULE_HAS_MONOTONIC(s) (((s)&kmp_sch_modifier_monotonic) != 0) #define SCHEDULE_HAS_NONMONOTONIC(s) (((s)&kmp_sch_modifier_nonmonotonic) != 0) #define SCHEDULE_HAS_NO_MODIFIERS(s) \\ (((s) & (kmp_sch_modifier_nonmonotonic | kmp_sch_modifier_monotonic)) == 0) #define SCHEDULE_GET_MODIFIERS(s) \\ ((enum sched_type)( \\ (s) & (kmp_sch_modifier_nonmonotonic | kmp_sch_modifier_monotonic))) #define SCHEDULE_SET_MODIFIERS(s, m) \\ (s = (enum sched_type)((kmp_int32)s | (kmp_int32)m)) #define SCHEDULE_NONMONOTONIC 0 #define SCHEDULE_MONOTONIC 1 kmp_sch_default = kmp_sch_static }; #endif Updated on 2022-05-17 at 12:28:58 +0000","title":"snRuntime/include/interface.h"},{"location":"runtime/Files/interface_8h/#snruntimeincludeinterfaceh","text":"","title":"snRuntime/include/interface.h"},{"location":"runtime/Files/interface_8h/#classes","text":"Name struct ident","title":"Classes"},{"location":"runtime/Files/interface_8h/#types","text":"Name enum kmp_int32 sched_type { kmp_sch_lower = 32, kmp_sch_static_chunked = 33, kmp_sch_static = 34, kmp_sch_dynamic_chunked = 35, kmp_sch_guided_chunked = 36, kmp_sch_runtime = 37, kmp_sch_auto = 38, kmp_sch_trapezoidal = 39, kmp_sch_static_greedy = 40, kmp_sch_static_balanced = 41, kmp_sch_guided_iterative_chunked = 42, kmp_sch_guided_analytical_chunked = 43, kmp_sch_static_steal = 44, kmp_sch_static_balanced_chunked = 45, kmp_sch_guided_simd = 46, kmp_sch_runtime_simd = 47, kmp_sch_upper, kmp_ord_lower = 64, kmp_ord_static_chunked = 65, kmp_ord_static = 66, kmp_ord_dynamic_chunked = 67, kmp_ord_guided_chunked = 68, kmp_ord_runtime = 69, kmp_ord_auto = 70, kmp_ord_trapezoidal = 71, kmp_ord_upper, kmp_distribute_static_chunked = 91, kmp_distribute_static = 92, kmp_nm_lower = 160, kmp_nm_static_chunked = (kmp_sch_static_chunked - kmp_sch_lower + kmp_nm_lower), kmp_nm_static = 162, kmp_nm_dynamic_chunked = 163, kmp_nm_guided_chunked = 164, kmp_nm_runtime = 165, kmp_nm_auto = 166, kmp_nm_trapezoidal = 167, kmp_nm_static_greedy = 168, kmp_nm_static_balanced = 169, kmp_nm_guided_iterative_chunked = 170, kmp_nm_guided_analytical_chunked = 171, kmp_nm_static_steal = 172, kmp_nm_ord_static_chunked = 193, kmp_nm_ord_static = 194, kmp_nm_ord_dynamic_chunked = 195, kmp_nm_ord_guided_chunked = 196, kmp_nm_ord_runtime = 197, kmp_nm_ord_auto = 198, kmp_nm_ord_trapezoidal = 199, kmp_nm_upper, kmp_sch_modifier_monotonic = (1 << 29), kmp_sch_modifier_nonmonotonic = (1 << 30), kmp_sch_default = kmp_sch_static} typedef int32_t kmp_int32 typedef uint32_t kmp_uint32 typedef int64_t kmp_int64 typedef uint64_t kmp_uint64 typedef kmp_uint64 _kmp_ptr64 typedef kmp_uint32 _kmp_ptr32 typedef struct ident ident_t","title":"Types"},{"location":"runtime/Files/interface_8h/#defines","text":"Name SCHEDULE_WITHOUT_MODIFIERS (s) SCHEDULE_HAS_MONOTONIC (s) SCHEDULE_HAS_NONMONOTONIC (s) SCHEDULE_HAS_NO_MODIFIERS (s) SCHEDULE_GET_MODIFIERS (s) SCHEDULE_SET_MODIFIERS (s, m) SCHEDULE_NONMONOTONIC SCHEDULE_MONOTONIC","title":"Defines"},{"location":"runtime/Files/interface_8h/#types-documentation","text":"","title":"Types Documentation"},{"location":"runtime/Files/interface_8h/#enum-sched_type","text":"Enumerator Value Description kmp_sch_lower 32 lower bound for unordered values kmp_sch_static_chunked 33 kmp_sch_static 34 static unspecialized kmp_sch_dynamic_chunked 35 kmp_sch_guided_chunked 36 guided unspecialized kmp_sch_runtime 37 kmp_sch_auto 38 auto kmp_sch_trapezoidal 39 kmp_sch_static_greedy 40 kmp_sch_static_balanced 41 kmp_sch_guided_iterative_chunked 42 kmp_sch_guided_analytical_chunked 43 kmp_sch_static_steal 44 kmp_sch_static_balanced_chunked 45 kmp_sch_guided_simd 46 guided with chunk adjustment kmp_sch_runtime_simd 47 runtime with chunk adjustment kmp_sch_upper upper bound for unordered values kmp_ord_lower = 64 lower bound for ordered values, must be power of 2 kmp_ord_static_chunked 65 kmp_ord_static 66 ordered static unspecialized kmp_ord_dynamic_chunked 67 kmp_ord_guided_chunked 68 kmp_ord_runtime 69 kmp_ord_auto 70 ordered auto kmp_ord_trapezoidal 71 kmp_ord_upper upper bound for ordered values kmp_distribute_static_chunked 91 distribute static chunked kmp_distribute_static 92 distribute static unspecialized kmp_nm_lower 160 lower bound for nomerge values kmp_nm_static_chunked = (kmp_sch_static_chunked - kmp_sch_lower + kmp_nm_lower) kmp_nm_static 162 static unspecialized kmp_nm_dynamic_chunked 163 kmp_nm_guided_chunked 164 guided unspecialized kmp_nm_runtime 165 kmp_nm_auto 166 auto kmp_nm_trapezoidal 167 kmp_nm_static_greedy 168 kmp_nm_static_balanced 169 kmp_nm_guided_iterative_chunked 170 kmp_nm_guided_analytical_chunked 171 kmp_nm_static_steal = 172 kmp_nm_ord_static_chunked 193 kmp_nm_ord_static 194 ordered static unspecialized kmp_nm_ord_dynamic_chunked 195 kmp_nm_ord_guided_chunked 196 kmp_nm_ord_runtime 197 kmp_nm_ord_auto 198 auto kmp_nm_ord_trapezoidal 199 kmp_nm_upper upper bound for nomerge values kmp_sch_modifier_monotonic = (1 << 29) Set if the monotonic schedule modifier was present kmp_sch_modifier_nonmonotonic = (1 << 30) Set if the nonmonotonic schedule modifier was present kmp_sch_default kmp_sch_static default scheduling algorithm Describes the loop schedule to be used for a parallel for loop.","title":"enum sched_type"},{"location":"runtime/Files/interface_8h/#typedef-kmp_int32","text":"typedef int32_t kmp_int32 ; The ident structure that describes a source location. The struct is identical to the one in the kmp.h file. We maintain the same data structure for compatibility.","title":"typedef kmp_int32"},{"location":"runtime/Files/interface_8h/#typedef-kmp_uint32","text":"typedef uint32_t kmp_uint32 ;","title":"typedef kmp_uint32"},{"location":"runtime/Files/interface_8h/#typedef-kmp_int64","text":"typedef int64_t kmp_int64 ;","title":"typedef kmp_int64"},{"location":"runtime/Files/interface_8h/#typedef-kmp_uint64","text":"typedef uint64_t kmp_uint64 ;","title":"typedef kmp_uint64"},{"location":"runtime/Files/interface_8h/#typedef-_kmp_ptr64","text":"typedef kmp_uint64 _kmp_ptr64 ;","title":"typedef _kmp_ptr64"},{"location":"runtime/Files/interface_8h/#typedef-_kmp_ptr32","text":"typedef kmp_uint32 _kmp_ptr32 ;","title":"typedef _kmp_ptr32"},{"location":"runtime/Files/interface_8h/#typedef-ident_t","text":"typedef struct ident ident_t ;","title":"typedef ident_t"},{"location":"runtime/Files/interface_8h/#macros-documentation","text":"","title":"Macros Documentation"},{"location":"runtime/Files/interface_8h/#define-schedule_without_modifiers","text":"#define SCHEDULE_WITHOUT_MODIFIERS( s ) ( enum sched_type )( \\ ( s ) & ~ ( kmp_sch_modifier_nonmonotonic | kmp_sch_modifier_monotonic ))","title":"define SCHEDULE_WITHOUT_MODIFIERS"},{"location":"runtime/Files/interface_8h/#define-schedule_has_monotonic","text":"#define SCHEDULE_HAS_MONOTONIC( s ) ((( s ) & kmp_sch_modifier_monotonic ) != 0 )","title":"define SCHEDULE_HAS_MONOTONIC"},{"location":"runtime/Files/interface_8h/#define-schedule_has_nonmonotonic","text":"#define SCHEDULE_HAS_NONMONOTONIC( s ) ((( s ) & kmp_sch_modifier_nonmonotonic ) != 0 )","title":"define SCHEDULE_HAS_NONMONOTONIC"},{"location":"runtime/Files/interface_8h/#define-schedule_has_no_modifiers","text":"#define SCHEDULE_HAS_NO_MODIFIERS( s ) ((( s ) & ( kmp_sch_modifier_nonmonotonic | kmp_sch_modifier_monotonic )) == 0 )","title":"define SCHEDULE_HAS_NO_MODIFIERS"},{"location":"runtime/Files/interface_8h/#define-schedule_get_modifiers","text":"#define SCHEDULE_GET_MODIFIERS( s ) (( enum sched_type )( \\ ( s ) & ( kmp_sch_modifier_nonmonotonic | kmp_sch_modifier_monotonic )))","title":"define SCHEDULE_GET_MODIFIERS"},{"location":"runtime/Files/interface_8h/#define-schedule_set_modifiers","text":"#define SCHEDULE_SET_MODIFIERS( s , m ) ( s = ( enum sched_type )(( kmp_int32 ) s | ( kmp_int32 ) m ))","title":"define SCHEDULE_SET_MODIFIERS"},{"location":"runtime/Files/interface_8h/#define-schedule_nonmonotonic","text":"#define SCHEDULE_NONMONOTONIC 0","title":"define SCHEDULE_NONMONOTONIC"},{"location":"runtime/Files/interface_8h/#define-schedule_monotonic","text":"#define SCHEDULE_MONOTONIC 1","title":"define SCHEDULE_MONOTONIC"},{"location":"runtime/Files/interface_8h/#source-code","text":"// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. // See https://llvm.org/LICENSE.txt for license information. // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception #ifndef INTERFACE_H #define INTERFACE_H #include <stdint.h> // kmp specific types // Code taken from // https://github.com/llvm/llvm-project/blob/main/openmp/runtime/src/kmp.h typedef int32_t kmp_int32 ; typedef uint32_t kmp_uint32 ; typedef int64_t kmp_int64 ; typedef uint64_t kmp_uint64 ; typedef kmp_uint64 _kmp_ptr64 ; typedef kmp_uint32 _kmp_ptr32 ; typedef struct ident { kmp_int32 reserved_1 ; kmp_int32 flags ; kmp_int32 reserved_2 ; kmp_int32 reserved_3 ; char const * psource ; } ident_t ; enum sched_type : kmp_int32 { kmp_sch_lower = 32 , kmp_sch_static_chunked = 33 , kmp_sch_static = 34 , kmp_sch_dynamic_chunked = 35 , kmp_sch_guided_chunked = 36 , kmp_sch_runtime = 37 , kmp_sch_auto = 38 , kmp_sch_trapezoidal = 39 , /* accessible only through KMP_SCHEDULE environment variable */ kmp_sch_static_greedy = 40 , kmp_sch_static_balanced = 41 , /* accessible only through KMP_SCHEDULE environment variable */ kmp_sch_guided_iterative_chunked = 42 , kmp_sch_guided_analytical_chunked = 43 , /* accessible only through KMP_SCHEDULE environment variable */ kmp_sch_static_steal = 44 , /* static with chunk adjustment (e.g., simd) */ kmp_sch_static_balanced_chunked = 45 , kmp_sch_guided_simd = 46 , kmp_sch_runtime_simd = 47 , /* accessible only through KMP_SCHEDULE environment variable */ kmp_sch_upper , kmp_ord_lower = 64 , kmp_ord_static_chunked = 65 , kmp_ord_static = 66 , kmp_ord_dynamic_chunked = 67 , kmp_ord_guided_chunked = 68 , kmp_ord_runtime = 69 , kmp_ord_auto = 70 , kmp_ord_trapezoidal = 71 , kmp_ord_upper , /* Schedules for Distribute construct */ kmp_distribute_static_chunked = 91 , kmp_distribute_static = 92 , /* For the \"nomerge\" versions, kmp_dispatch_next*() will always return a single iteration/chunk, even if the loop is serialized. For the schedule types listed above, the entire iteration vector is returned if the loop is serialized. This doesn't work for gcc/gcomp sections. */ kmp_nm_lower = 160 , kmp_nm_static_chunked = ( kmp_sch_static_chunked - kmp_sch_lower + kmp_nm_lower ), kmp_nm_static = 162 , kmp_nm_dynamic_chunked = 163 , kmp_nm_guided_chunked = 164 , kmp_nm_runtime = 165 , kmp_nm_auto = 166 , kmp_nm_trapezoidal = 167 , /* accessible only through KMP_SCHEDULE environment variable */ kmp_nm_static_greedy = 168 , kmp_nm_static_balanced = 169 , /* accessible only through KMP_SCHEDULE environment variable */ kmp_nm_guided_iterative_chunked = 170 , kmp_nm_guided_analytical_chunked = 171 , kmp_nm_static_steal = 172 , /* accessible only through OMP_SCHEDULE environment variable */ kmp_nm_ord_static_chunked = 193 , kmp_nm_ord_static = 194 , kmp_nm_ord_dynamic_chunked = 195 , kmp_nm_ord_guided_chunked = 196 , kmp_nm_ord_runtime = 197 , kmp_nm_ord_auto = 198 , kmp_nm_ord_trapezoidal = 199 , kmp_nm_upper , /* Support for OpenMP 4.5 monotonic and nonmonotonic schedule modifiers. Since we need to distinguish the three possible cases (no modifier, monotonic modifier, nonmonotonic modifier), we need separate bits for each modifier. The absence of monotonic does not imply nonmonotonic, especially since 4.5 says that the behaviour of the \"no modifier\" case is implementation defined in 4.5, but will become \"nonmonotonic\" in 5.0. Since we're passing a full 32 bit value, we can use a couple of high bits for these flags; out of paranoia we avoid the sign bit. These modifiers can be or-ed into non-static schedules by the compiler to pass the additional information. They will be stripped early in the processing in __kmp_dispatch_init when setting up schedules, so most of the code won't ever see schedules with these bits set. */ kmp_sch_modifier_monotonic = ( 1 << 29 ), kmp_sch_modifier_nonmonotonic = ( 1 << 30 ), #define SCHEDULE_WITHOUT_MODIFIERS(s) \\ (enum sched_type)( \\ (s) & ~(kmp_sch_modifier_nonmonotonic | kmp_sch_modifier_monotonic)) #define SCHEDULE_HAS_MONOTONIC(s) (((s)&kmp_sch_modifier_monotonic) != 0) #define SCHEDULE_HAS_NONMONOTONIC(s) (((s)&kmp_sch_modifier_nonmonotonic) != 0) #define SCHEDULE_HAS_NO_MODIFIERS(s) \\ (((s) & (kmp_sch_modifier_nonmonotonic | kmp_sch_modifier_monotonic)) == 0) #define SCHEDULE_GET_MODIFIERS(s) \\ ((enum sched_type)( \\ (s) & (kmp_sch_modifier_nonmonotonic | kmp_sch_modifier_monotonic))) #define SCHEDULE_SET_MODIFIERS(s, m) \\ (s = (enum sched_type)((kmp_int32)s | (kmp_int32)m)) #define SCHEDULE_NONMONOTONIC 0 #define SCHEDULE_MONOTONIC 1 kmp_sch_default = kmp_sch_static }; #endif Updated on 2022-05-17 at 12:28:58 +0000","title":"Source code"},{"location":"runtime/Files/kmp_8h/","text":"snRuntime/include/kmp.h Types Name typedef void( )(kmp_int32 global_tid, kmp_int32 *bound_tid,...) kmpc_micro Attributes Name _kmp_ptr32 * kmpc_args Defines Name KMP_PRINTF (d, ...) Types Documentation typedef kmpc_micro typedef void ( * kmpc_micro ) ( kmp_int32 * global_tid , kmp_int32 * bound_tid ,...); Attributes Documentation variable kmpc_args _kmp_ptr32 * kmpc_args ; Macros Documentation define KMP_PRINTF #define KMP_PRINTF( d , ... ) Source code // Copyright 2021 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #pragma once #include \"interface.h\" #include \"snrt.h\" typedef void ( * kmpc_micro )( kmp_int32 * global_tid , kmp_int32 * bound_tid , ...); extern _kmp_ptr32 * kmpc_args ; // debug #ifdef KMP_DEBUG_LEVEL #include \"encoding.h\" #include \"printf.h\" #define _KMP_PRINTF(...) \\ if (1) { \\ printf(\"[kmc] \"__VA_ARGS__); \\ } #define KMP_PRINTF(d, ...) \\ if (KMP_DEBUG_LEVEL >= d) { \\ _KMP_PRINTF(__VA_ARGS__); \\ } #else #define KMP_PRINTF(d, ...) #endif Updated on 2022-05-17 at 12:28:58 +0000","title":"snRuntime/include/kmp.h"},{"location":"runtime/Files/kmp_8h/#snruntimeincludekmph","text":"","title":"snRuntime/include/kmp.h"},{"location":"runtime/Files/kmp_8h/#types","text":"Name typedef void( )(kmp_int32 global_tid, kmp_int32 *bound_tid,...) kmpc_micro","title":"Types"},{"location":"runtime/Files/kmp_8h/#attributes","text":"Name _kmp_ptr32 * kmpc_args","title":"Attributes"},{"location":"runtime/Files/kmp_8h/#defines","text":"Name KMP_PRINTF (d, ...)","title":"Defines"},{"location":"runtime/Files/kmp_8h/#types-documentation","text":"","title":"Types Documentation"},{"location":"runtime/Files/kmp_8h/#typedef-kmpc_micro","text":"typedef void ( * kmpc_micro ) ( kmp_int32 * global_tid , kmp_int32 * bound_tid ,...);","title":"typedef kmpc_micro"},{"location":"runtime/Files/kmp_8h/#attributes-documentation","text":"","title":"Attributes Documentation"},{"location":"runtime/Files/kmp_8h/#variable-kmpc_args","text":"_kmp_ptr32 * kmpc_args ;","title":"variable kmpc_args"},{"location":"runtime/Files/kmp_8h/#macros-documentation","text":"","title":"Macros Documentation"},{"location":"runtime/Files/kmp_8h/#define-kmp_printf","text":"#define KMP_PRINTF( d , ... )","title":"define KMP_PRINTF"},{"location":"runtime/Files/kmp_8h/#source-code","text":"// Copyright 2021 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #pragma once #include \"interface.h\" #include \"snrt.h\" typedef void ( * kmpc_micro )( kmp_int32 * global_tid , kmp_int32 * bound_tid , ...); extern _kmp_ptr32 * kmpc_args ; // debug #ifdef KMP_DEBUG_LEVEL #include \"encoding.h\" #include \"printf.h\" #define _KMP_PRINTF(...) \\ if (1) { \\ printf(\"[kmc] \"__VA_ARGS__); \\ } #define KMP_PRINTF(d, ...) \\ if (KMP_DEBUG_LEVEL >= d) { \\ _KMP_PRINTF(__VA_ARGS__); \\ } #else #define KMP_PRINTF(d, ...) #endif Updated on 2022-05-17 at 12:28:58 +0000","title":"Source code"},{"location":"runtime/Files/layer_8h/","text":"applications/include/layer.h Classes Name struct gemm_layer_struct This structure contains all parameters necessary for GEMM. struct conv_layer_struct This structure contains all parameters necessary for Convolutional layers. Types Name enum precision_t { FP64 = 8, FP32 = 4, FP16 = 2, FP8 = 1} typedef struct gemm_layer_struct gemm_layer typedef struct conv_layer_struct conv_layer Types Documentation enum precision_t Enumerator Value Description FP64 8 FP32 4 FP16 2 FP8 1 typedef gemm_layer typedef struct gemm_layer_struct gemm_layer ; typedef conv_layer typedef struct conv_layer_struct conv_layer ; Source code // Copyright 2020 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #pragma once #include <stdint.h> typedef enum { FP64 = 8 , FP32 = 4 , FP16 = 2 , FP8 = 1 } precision_t ; typedef struct gemm_layer_struct { uint32_t M ; uint32_t M_p ; uint32_t N ; uint32_t K ; uint32_t TA ; uint32_t TB ; uint32_t TILE_M ; uint32_t TILE_N ; uint32_t TILE_K ; double * A ; double * B ; double * C ; uint32_t ALPHA ; precision_t dtype ; } gemm_layer ; typedef struct conv_layer_struct { // CONV2D uint32_t CO ; uint32_t CI ; uint32_t IH ; uint32_t IW ; uint32_t OH ; uint32_t OW ; uint32_t FH ; uint32_t FW ; uint32_t pad ; double * ifmap ; double * weights ; double * ofmap ; uint32_t TILE_CI ; uint32_t cluster2cluster ; uint32_t im2col ; // BATCHNORM double * gamma ; double * beta ; precision_t dtype ; } conv_layer ; Updated on 2022-05-17 at 12:28:58 +0000","title":"applications/include/layer.h"},{"location":"runtime/Files/layer_8h/#applicationsincludelayerh","text":"","title":"applications/include/layer.h"},{"location":"runtime/Files/layer_8h/#classes","text":"Name struct gemm_layer_struct This structure contains all parameters necessary for GEMM. struct conv_layer_struct This structure contains all parameters necessary for Convolutional layers.","title":"Classes"},{"location":"runtime/Files/layer_8h/#types","text":"Name enum precision_t { FP64 = 8, FP32 = 4, FP16 = 2, FP8 = 1} typedef struct gemm_layer_struct gemm_layer typedef struct conv_layer_struct conv_layer","title":"Types"},{"location":"runtime/Files/layer_8h/#types-documentation","text":"","title":"Types Documentation"},{"location":"runtime/Files/layer_8h/#enum-precision_t","text":"Enumerator Value Description FP64 8 FP32 4 FP16 2 FP8 1","title":"enum precision_t"},{"location":"runtime/Files/layer_8h/#typedef-gemm_layer","text":"typedef struct gemm_layer_struct gemm_layer ;","title":"typedef gemm_layer"},{"location":"runtime/Files/layer_8h/#typedef-conv_layer","text":"typedef struct conv_layer_struct conv_layer ;","title":"typedef conv_layer"},{"location":"runtime/Files/layer_8h/#source-code","text":"// Copyright 2020 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #pragma once #include <stdint.h> typedef enum { FP64 = 8 , FP32 = 4 , FP16 = 2 , FP8 = 1 } precision_t ; typedef struct gemm_layer_struct { uint32_t M ; uint32_t M_p ; uint32_t N ; uint32_t K ; uint32_t TA ; uint32_t TB ; uint32_t TILE_M ; uint32_t TILE_N ; uint32_t TILE_K ; double * A ; double * B ; double * C ; uint32_t ALPHA ; precision_t dtype ; } gemm_layer ; typedef struct conv_layer_struct { // CONV2D uint32_t CO ; uint32_t CI ; uint32_t IH ; uint32_t IW ; uint32_t OH ; uint32_t OW ; uint32_t FH ; uint32_t FW ; uint32_t pad ; double * ifmap ; double * weights ; double * ofmap ; uint32_t TILE_CI ; uint32_t cluster2cluster ; uint32_t im2col ; // BATCHNORM double * gamma ; double * beta ; precision_t dtype ; } conv_layer ; Updated on 2022-05-17 at 12:28:58 +0000","title":"Source code"},{"location":"runtime/Files/lto__a_8h/","text":"snRuntime/tests/lto_a.h Functions Name int foo1 (void ) void foo2 (void ) void foo4 (void ) Functions Documentation function foo1 int foo1 ( void ) function foo2 void foo2 ( void ) function foo4 void foo4 ( void ) Source code // Copyright 2020 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 extern int foo1 ( void ); extern void foo2 ( void ); extern void foo4 ( void ); Updated on 2022-05-17 at 12:28:58 +0000","title":"snRuntime/tests/lto_a.h"},{"location":"runtime/Files/lto__a_8h/#snruntimetestslto_ah","text":"","title":"snRuntime/tests/lto_a.h"},{"location":"runtime/Files/lto__a_8h/#functions","text":"Name int foo1 (void ) void foo2 (void ) void foo4 (void )","title":"Functions"},{"location":"runtime/Files/lto__a_8h/#functions-documentation","text":"","title":"Functions Documentation"},{"location":"runtime/Files/lto__a_8h/#function-foo1","text":"int foo1 ( void )","title":"function foo1"},{"location":"runtime/Files/lto__a_8h/#function-foo2","text":"void foo2 ( void )","title":"function foo2"},{"location":"runtime/Files/lto__a_8h/#function-foo4","text":"void foo4 ( void )","title":"function foo4"},{"location":"runtime/Files/lto__a_8h/#source-code","text":"// Copyright 2020 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 extern int foo1 ( void ); extern void foo2 ( void ); extern void foo4 ( void ); Updated on 2022-05-17 at 12:28:58 +0000","title":"Source code"},{"location":"runtime/Files/matmul_8h/","text":"benchmark/src/matmul/matmul.h Classes Name struct gemm_result_t Types Name typedef void( )(uint32_t N, uint32_t M, uint32_t K, double A, uint32_t ldA, double B, uint32_t ldB, double C, uint32_t ldC) gemm_impl_t Functions Name gemm_result_t gemm_bench ( gemm_impl_t gemm_impl) void gemm_seq_baseline (uint32_t N, uint32_t M, uint32_t K, double restrict A, uint32_t ldA, double restrict B, uint32_t ldB, double *restrict C, uint32_t ldC) void gemm_seq_ssr (uint32_t N, uint32_t M, uint32_t K, double restrict A, uint32_t ldA, double restrict B, uint32_t ldB, double *restrict C, uint32_t ldC) void gemm_seq_ssr_frep (uint32_t N, uint32_t M, uint32_t K, double restrict A, uint32_t ldA, double restrict B, uint32_t ldB, double *restrict C, uint32_t ldC) Attributes Name uint32_t input_size double output_checksum Types Documentation typedef gemm_impl_t typedef void ( * gemm_impl_t ) ( uint32_t N , uint32_t M , uint32_t K , double * A , uint32_t ldA , double * B , uint32_t ldB , double * C , uint32_t ldC ); Functions Documentation function gemm_bench gemm_result_t gemm_bench ( gemm_impl_t gemm_impl ) function gemm_seq_baseline void gemm_seq_baseline ( uint32_t N , uint32_t M , uint32_t K , double * restrict A , uint32_t ldA , double * restrict B , uint32_t ldB , double * restrict C , uint32_t ldC ) function gemm_seq_ssr void gemm_seq_ssr ( uint32_t N , uint32_t M , uint32_t K , double * restrict A , uint32_t ldA , double * restrict B , uint32_t ldB , double * restrict C , uint32_t ldC ) function gemm_seq_ssr_frep void gemm_seq_ssr_frep ( uint32_t N , uint32_t M , uint32_t K , double * restrict A , uint32_t ldA , double * restrict B , uint32_t ldB , double * restrict C , uint32_t ldC ) Attributes Documentation variable input_size uint32_t input_size ; variable output_checksum double output_checksum ; Source code // Copyright 2020 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #pragma once #include \"benchmark.h\" extern uint32_t input_size ; extern double output_checksum []; typedef struct { size_t errors ; size_t cycles_core ; size_t cycles_total ; } gemm_result_t ; typedef void ( * gemm_impl_t )( uint32_t N , uint32_t M , uint32_t K , double * A , uint32_t ldA , double * B , uint32_t ldB , double * C , uint32_t ldC ); gemm_result_t gemm_bench ( gemm_impl_t gemm_impl ); void gemm_seq_baseline ( uint32_t N , uint32_t M , uint32_t K , double * restrict A , uint32_t ldA , double * restrict B , uint32_t ldB , double * restrict C , uint32_t ldC ); void gemm_seq_ssr ( uint32_t N , uint32_t M , uint32_t K , double * restrict A , uint32_t ldA , double * restrict B , uint32_t ldB , double * restrict C , uint32_t ldC ); void gemm_seq_ssr_frep ( uint32_t N , uint32_t M , uint32_t K , double * restrict A , uint32_t ldA , double * restrict B , uint32_t ldB , double * restrict C , uint32_t ldC ); Updated on 2022-05-17 at 12:28:58 +0000","title":"benchmark/src/matmul/matmul.h"},{"location":"runtime/Files/matmul_8h/#benchmarksrcmatmulmatmulh","text":"","title":"benchmark/src/matmul/matmul.h"},{"location":"runtime/Files/matmul_8h/#classes","text":"Name struct gemm_result_t","title":"Classes"},{"location":"runtime/Files/matmul_8h/#types","text":"Name typedef void( )(uint32_t N, uint32_t M, uint32_t K, double A, uint32_t ldA, double B, uint32_t ldB, double C, uint32_t ldC) gemm_impl_t","title":"Types"},{"location":"runtime/Files/matmul_8h/#functions","text":"Name gemm_result_t gemm_bench ( gemm_impl_t gemm_impl) void gemm_seq_baseline (uint32_t N, uint32_t M, uint32_t K, double restrict A, uint32_t ldA, double restrict B, uint32_t ldB, double *restrict C, uint32_t ldC) void gemm_seq_ssr (uint32_t N, uint32_t M, uint32_t K, double restrict A, uint32_t ldA, double restrict B, uint32_t ldB, double *restrict C, uint32_t ldC) void gemm_seq_ssr_frep (uint32_t N, uint32_t M, uint32_t K, double restrict A, uint32_t ldA, double restrict B, uint32_t ldB, double *restrict C, uint32_t ldC)","title":"Functions"},{"location":"runtime/Files/matmul_8h/#attributes","text":"Name uint32_t input_size double output_checksum","title":"Attributes"},{"location":"runtime/Files/matmul_8h/#types-documentation","text":"","title":"Types Documentation"},{"location":"runtime/Files/matmul_8h/#typedef-gemm_impl_t","text":"typedef void ( * gemm_impl_t ) ( uint32_t N , uint32_t M , uint32_t K , double * A , uint32_t ldA , double * B , uint32_t ldB , double * C , uint32_t ldC );","title":"typedef gemm_impl_t"},{"location":"runtime/Files/matmul_8h/#functions-documentation","text":"","title":"Functions Documentation"},{"location":"runtime/Files/matmul_8h/#function-gemm_bench","text":"gemm_result_t gemm_bench ( gemm_impl_t gemm_impl )","title":"function gemm_bench"},{"location":"runtime/Files/matmul_8h/#function-gemm_seq_baseline","text":"void gemm_seq_baseline ( uint32_t N , uint32_t M , uint32_t K , double * restrict A , uint32_t ldA , double * restrict B , uint32_t ldB , double * restrict C , uint32_t ldC )","title":"function gemm_seq_baseline"},{"location":"runtime/Files/matmul_8h/#function-gemm_seq_ssr","text":"void gemm_seq_ssr ( uint32_t N , uint32_t M , uint32_t K , double * restrict A , uint32_t ldA , double * restrict B , uint32_t ldB , double * restrict C , uint32_t ldC )","title":"function gemm_seq_ssr"},{"location":"runtime/Files/matmul_8h/#function-gemm_seq_ssr_frep","text":"void gemm_seq_ssr_frep ( uint32_t N , uint32_t M , uint32_t K , double * restrict A , uint32_t ldA , double * restrict B , uint32_t ldB , double * restrict C , uint32_t ldC )","title":"function gemm_seq_ssr_frep"},{"location":"runtime/Files/matmul_8h/#attributes-documentation","text":"","title":"Attributes Documentation"},{"location":"runtime/Files/matmul_8h/#variable-input_size","text":"uint32_t input_size ;","title":"variable input_size"},{"location":"runtime/Files/matmul_8h/#variable-output_checksum","text":"double output_checksum ;","title":"variable output_checksum"},{"location":"runtime/Files/matmul_8h/#source-code","text":"// Copyright 2020 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #pragma once #include \"benchmark.h\" extern uint32_t input_size ; extern double output_checksum []; typedef struct { size_t errors ; size_t cycles_core ; size_t cycles_total ; } gemm_result_t ; typedef void ( * gemm_impl_t )( uint32_t N , uint32_t M , uint32_t K , double * A , uint32_t ldA , double * B , uint32_t ldB , double * C , uint32_t ldC ); gemm_result_t gemm_bench ( gemm_impl_t gemm_impl ); void gemm_seq_baseline ( uint32_t N , uint32_t M , uint32_t K , double * restrict A , uint32_t ldA , double * restrict B , uint32_t ldB , double * restrict C , uint32_t ldC ); void gemm_seq_ssr ( uint32_t N , uint32_t M , uint32_t K , double * restrict A , uint32_t ldA , double * restrict B , uint32_t ldB , double * restrict C , uint32_t ldC ); void gemm_seq_ssr_frep ( uint32_t N , uint32_t M , uint32_t K , double * restrict A , uint32_t ldA , double * restrict B , uint32_t ldB , double * restrict C , uint32_t ldC ); Updated on 2022-05-17 at 12:28:58 +0000","title":"Source code"},{"location":"runtime/Files/maxpool_8h/","text":"applications/src/kernels/maxpool.h Functions Name void maxpool_fp64 (double * ifmap, double * ofmap, uint32_t CI, uint32_t FH, uint32_t FW, uint32_t compute_num) implementation of FP64 maxpooling Functions Documentation function maxpool_fp64 void maxpool_fp64 ( double * ifmap , double * ofmap , uint32_t CI , uint32_t FH , uint32_t FW , uint32_t compute_num ) implementation of FP64 maxpooling Parameters : ifmap pointer to input feature map ofmap pointer to output feature map CI number of input channels FH height of filter FW width of filter compute_num number of compute units Source code // Copyright 2020 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #include \"snrt.h\" void maxpool_fp64 ( double * ifmap , double * ofmap , uint32_t CI , uint32_t FH , uint32_t FW , uint32_t compute_num ); Updated on 2022-05-17 at 12:28:58 +0000","title":"applications/src/kernels/maxpool.h"},{"location":"runtime/Files/maxpool_8h/#applicationssrckernelsmaxpoolh","text":"","title":"applications/src/kernels/maxpool.h"},{"location":"runtime/Files/maxpool_8h/#functions","text":"Name void maxpool_fp64 (double * ifmap, double * ofmap, uint32_t CI, uint32_t FH, uint32_t FW, uint32_t compute_num) implementation of FP64 maxpooling","title":"Functions"},{"location":"runtime/Files/maxpool_8h/#functions-documentation","text":"","title":"Functions Documentation"},{"location":"runtime/Files/maxpool_8h/#function-maxpool_fp64","text":"void maxpool_fp64 ( double * ifmap , double * ofmap , uint32_t CI , uint32_t FH , uint32_t FW , uint32_t compute_num ) implementation of FP64 maxpooling Parameters : ifmap pointer to input feature map ofmap pointer to output feature map CI number of input channels FH height of filter FW width of filter compute_num number of compute units","title":"function maxpool_fp64"},{"location":"runtime/Files/maxpool_8h/#source-code","text":"// Copyright 2020 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #include \"snrt.h\" void maxpool_fp64 ( double * ifmap , double * ofmap , uint32_t CI , uint32_t FH , uint32_t FW , uint32_t compute_num ); Updated on 2022-05-17 at 12:28:58 +0000","title":"Source code"},{"location":"runtime/Files/maxpool__layer_8h/","text":"applications/src/layers/maxpool_layer.h Functions Name void maxpool_layer (const conv_layer * l) maxpool layer that handles data transfers in a double buffered fashion Functions Documentation function maxpool_layer void maxpool_layer ( const conv_layer * l ) maxpool layer that handles data transfers in a double buffered fashion Parameters : l conv_layer struct that holds addresses and parameters Source code // Copyright 2020 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #include \"layer.h\" void maxpool_layer ( const conv_layer * l ); Updated on 2022-05-17 at 12:28:58 +0000","title":"applications/src/layers/maxpool_layer.h"},{"location":"runtime/Files/maxpool__layer_8h/#applicationssrclayersmaxpool_layerh","text":"","title":"applications/src/layers/maxpool_layer.h"},{"location":"runtime/Files/maxpool__layer_8h/#functions","text":"Name void maxpool_layer (const conv_layer * l) maxpool layer that handles data transfers in a double buffered fashion","title":"Functions"},{"location":"runtime/Files/maxpool__layer_8h/#functions-documentation","text":"","title":"Functions Documentation"},{"location":"runtime/Files/maxpool__layer_8h/#function-maxpool_layer","text":"void maxpool_layer ( const conv_layer * l ) maxpool layer that handles data transfers in a double buffered fashion Parameters : l conv_layer struct that holds addresses and parameters","title":"function maxpool_layer"},{"location":"runtime/Files/maxpool__layer_8h/#source-code","text":"// Copyright 2020 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #include \"layer.h\" void maxpool_layer ( const conv_layer * l ); Updated on 2022-05-17 at 12:28:58 +0000","title":"Source code"},{"location":"runtime/Files/occamy__base__addr_8h/","text":"snRuntime/include/occamy_base_addr.h Defines Name DEBUG_BASE_ADDR SOC_CTRL_BASE_ADDR FLL_SYSTEM_BASE_ADDR FLL_PERIPH_BASE_ADDR FLL_HBM2E_BASE_ADDR UART_BASE_ADDR GPIO_BASE_ADDR I2C_BASE_ADDR CHIP_CTRL_BASE_ADDR TIMER_BASE_ADDR HBM_XBAR_CFG_BASE_ADDR SPIM_BASE_ADDR PCIE_CFG_BASE_ADDR HBI_WIDE_CFG_BASE_ADDR HBI_NARROW_CFG_BASE_ADDR PLIC_BASE_ADDR BOOTROM_BASE_ADDR CLINT_BASE_ADDR PCIE0_BASE_ADDR PCIE1_BASE_ADDR SPM_NARROW_BASE_ADDR SPM_WIDE_BASE_ADDR WIDE_ZERO_MEM_BASE_ADDR SYS_IDMA_CFG_BASE_ADDR HBI_BASE_ADDR HBM_00_BASE_ADDR HBM_01_BASE_ADDR HBM_10_BASE_ADDR HBM_11_BASE_ADDR HBM_2_BASE_ADDR HBM_3_BASE_ADDR HBM_4_BASE_ADDR HBM_5_BASE_ADDR HBM_6_BASE_ADDR HBM_7_BASE_ADDR QUADRANT_0_CLUSTER_0_TCDM_BASE_ADDR QUADRANT_0_CLUSTER_0_PERIPH_BASE_ADDR QUADRANT_0_CLUSTER_0_ZERO_MEM_BASE_ADDR QUADRANT_0_CLUSTER_1_TCDM_BASE_ADDR QUADRANT_0_CLUSTER_1_PERIPH_BASE_ADDR QUADRANT_0_CLUSTER_1_ZERO_MEM_BASE_ADDR QUADRANT_0_CLUSTER_2_TCDM_BASE_ADDR QUADRANT_0_CLUSTER_2_PERIPH_BASE_ADDR QUADRANT_0_CLUSTER_2_ZERO_MEM_BASE_ADDR QUADRANT_0_CLUSTER_3_TCDM_BASE_ADDR QUADRANT_0_CLUSTER_3_PERIPH_BASE_ADDR QUADRANT_0_CLUSTER_3_ZERO_MEM_BASE_ADDR QUAD_0_CFG_BASE_ADDR QUADRANT_1_CLUSTER_0_TCDM_BASE_ADDR QUADRANT_1_CLUSTER_0_PERIPH_BASE_ADDR QUADRANT_1_CLUSTER_0_ZERO_MEM_BASE_ADDR QUADRANT_1_CLUSTER_1_TCDM_BASE_ADDR QUADRANT_1_CLUSTER_1_PERIPH_BASE_ADDR QUADRANT_1_CLUSTER_1_ZERO_MEM_BASE_ADDR QUADRANT_1_CLUSTER_2_TCDM_BASE_ADDR QUADRANT_1_CLUSTER_2_PERIPH_BASE_ADDR QUADRANT_1_CLUSTER_2_ZERO_MEM_BASE_ADDR QUADRANT_1_CLUSTER_3_TCDM_BASE_ADDR QUADRANT_1_CLUSTER_3_PERIPH_BASE_ADDR QUADRANT_1_CLUSTER_3_ZERO_MEM_BASE_ADDR QUAD_1_CFG_BASE_ADDR QUADRANT_2_CLUSTER_0_TCDM_BASE_ADDR QUADRANT_2_CLUSTER_0_PERIPH_BASE_ADDR QUADRANT_2_CLUSTER_0_ZERO_MEM_BASE_ADDR QUADRANT_2_CLUSTER_1_TCDM_BASE_ADDR QUADRANT_2_CLUSTER_1_PERIPH_BASE_ADDR QUADRANT_2_CLUSTER_1_ZERO_MEM_BASE_ADDR QUADRANT_2_CLUSTER_2_TCDM_BASE_ADDR QUADRANT_2_CLUSTER_2_PERIPH_BASE_ADDR QUADRANT_2_CLUSTER_2_ZERO_MEM_BASE_ADDR QUADRANT_2_CLUSTER_3_TCDM_BASE_ADDR QUADRANT_2_CLUSTER_3_PERIPH_BASE_ADDR QUADRANT_2_CLUSTER_3_ZERO_MEM_BASE_ADDR QUAD_2_CFG_BASE_ADDR QUADRANT_3_CLUSTER_0_TCDM_BASE_ADDR QUADRANT_3_CLUSTER_0_PERIPH_BASE_ADDR QUADRANT_3_CLUSTER_0_ZERO_MEM_BASE_ADDR QUADRANT_3_CLUSTER_1_TCDM_BASE_ADDR QUADRANT_3_CLUSTER_1_PERIPH_BASE_ADDR QUADRANT_3_CLUSTER_1_ZERO_MEM_BASE_ADDR QUADRANT_3_CLUSTER_2_TCDM_BASE_ADDR QUADRANT_3_CLUSTER_2_PERIPH_BASE_ADDR QUADRANT_3_CLUSTER_2_ZERO_MEM_BASE_ADDR QUADRANT_3_CLUSTER_3_TCDM_BASE_ADDR QUADRANT_3_CLUSTER_3_PERIPH_BASE_ADDR QUADRANT_3_CLUSTER_3_ZERO_MEM_BASE_ADDR QUAD_3_CFG_BASE_ADDR QUADRANT_4_CLUSTER_0_TCDM_BASE_ADDR QUADRANT_4_CLUSTER_0_PERIPH_BASE_ADDR QUADRANT_4_CLUSTER_0_ZERO_MEM_BASE_ADDR QUADRANT_4_CLUSTER_1_TCDM_BASE_ADDR QUADRANT_4_CLUSTER_1_PERIPH_BASE_ADDR QUADRANT_4_CLUSTER_1_ZERO_MEM_BASE_ADDR QUADRANT_4_CLUSTER_2_TCDM_BASE_ADDR QUADRANT_4_CLUSTER_2_PERIPH_BASE_ADDR QUADRANT_4_CLUSTER_2_ZERO_MEM_BASE_ADDR QUADRANT_4_CLUSTER_3_TCDM_BASE_ADDR QUADRANT_4_CLUSTER_3_PERIPH_BASE_ADDR QUADRANT_4_CLUSTER_3_ZERO_MEM_BASE_ADDR QUAD_4_CFG_BASE_ADDR QUADRANT_5_CLUSTER_0_TCDM_BASE_ADDR QUADRANT_5_CLUSTER_0_PERIPH_BASE_ADDR QUADRANT_5_CLUSTER_0_ZERO_MEM_BASE_ADDR QUADRANT_5_CLUSTER_1_TCDM_BASE_ADDR QUADRANT_5_CLUSTER_1_PERIPH_BASE_ADDR QUADRANT_5_CLUSTER_1_ZERO_MEM_BASE_ADDR QUADRANT_5_CLUSTER_2_TCDM_BASE_ADDR QUADRANT_5_CLUSTER_2_PERIPH_BASE_ADDR QUADRANT_5_CLUSTER_2_ZERO_MEM_BASE_ADDR QUADRANT_5_CLUSTER_3_TCDM_BASE_ADDR QUADRANT_5_CLUSTER_3_PERIPH_BASE_ADDR QUADRANT_5_CLUSTER_3_ZERO_MEM_BASE_ADDR QUAD_5_CFG_BASE_ADDR HBM_CFG_TOP_BASE_ADDR HBM_CFG_PHY_BASE_ADDR HBM_CFG_SEQ_BASE_ADDR HBM_CFG_CTRL_BASE_ADDR Macros Documentation define DEBUG_BASE_ADDR #define DEBUG_BASE_ADDR 0x00000000 define SOC_CTRL_BASE_ADDR #define SOC_CTRL_BASE_ADDR 0x02000000 define FLL_SYSTEM_BASE_ADDR #define FLL_SYSTEM_BASE_ADDR 0x02001000 define FLL_PERIPH_BASE_ADDR #define FLL_PERIPH_BASE_ADDR 0x02001400 define FLL_HBM2E_BASE_ADDR #define FLL_HBM2E_BASE_ADDR 0x02001800 define UART_BASE_ADDR #define UART_BASE_ADDR 0x02002000 define GPIO_BASE_ADDR #define GPIO_BASE_ADDR 0x02003000 define I2C_BASE_ADDR #define I2C_BASE_ADDR 0x02004000 define CHIP_CTRL_BASE_ADDR #define CHIP_CTRL_BASE_ADDR 0x02005000 define TIMER_BASE_ADDR #define TIMER_BASE_ADDR 0x02006000 define HBM_XBAR_CFG_BASE_ADDR #define HBM_XBAR_CFG_BASE_ADDR 0x02007000 define SPIM_BASE_ADDR #define SPIM_BASE_ADDR 0x03000000 define PCIE_CFG_BASE_ADDR #define PCIE_CFG_BASE_ADDR 0x05000000 define HBI_WIDE_CFG_BASE_ADDR #define HBI_WIDE_CFG_BASE_ADDR 0x06000000 define HBI_NARROW_CFG_BASE_ADDR #define HBI_NARROW_CFG_BASE_ADDR 0x07000000 define PLIC_BASE_ADDR #define PLIC_BASE_ADDR 0x0C000000 define BOOTROM_BASE_ADDR #define BOOTROM_BASE_ADDR 0x01000000 define CLINT_BASE_ADDR #define CLINT_BASE_ADDR 0x04000000 define PCIE0_BASE_ADDR #define PCIE0_BASE_ADDR 0x20000000 define PCIE1_BASE_ADDR #define PCIE1_BASE_ADDR 0x48000000 define SPM_NARROW_BASE_ADDR #define SPM_NARROW_BASE_ADDR 0x70000000 define SPM_WIDE_BASE_ADDR #define SPM_WIDE_BASE_ADDR 0x71000000 define WIDE_ZERO_MEM_BASE_ADDR #define WIDE_ZERO_MEM_BASE_ADDR 0x100000000 define SYS_IDMA_CFG_BASE_ADDR #define SYS_IDMA_CFG_BASE_ADDR 0x11000000 define HBI_BASE_ADDR #define HBI_BASE_ADDR 0x10000000000 define HBM_00_BASE_ADDR #define HBM_00_BASE_ADDR 0x80000000 define HBM_01_BASE_ADDR #define HBM_01_BASE_ADDR 0x1000000000 define HBM_10_BASE_ADDR #define HBM_10_BASE_ADDR 0xC0000000 define HBM_11_BASE_ADDR #define HBM_11_BASE_ADDR 0x1040000000 define HBM_2_BASE_ADDR #define HBM_2_BASE_ADDR 0x1080000000 define HBM_3_BASE_ADDR #define HBM_3_BASE_ADDR 0x10C0000000 define HBM_4_BASE_ADDR #define HBM_4_BASE_ADDR 0x1100000000 define HBM_5_BASE_ADDR #define HBM_5_BASE_ADDR 0x1140000000 define HBM_6_BASE_ADDR #define HBM_6_BASE_ADDR 0x1180000000 define HBM_7_BASE_ADDR #define HBM_7_BASE_ADDR 0x11C0000000 define QUADRANT_0_CLUSTER_0_TCDM_BASE_ADDR #define QUADRANT_0_CLUSTER_0_TCDM_BASE_ADDR 0x10000000 define QUADRANT_0_CLUSTER_0_PERIPH_BASE_ADDR #define QUADRANT_0_CLUSTER_0_PERIPH_BASE_ADDR 0x10020000 define QUADRANT_0_CLUSTER_0_ZERO_MEM_BASE_ADDR #define QUADRANT_0_CLUSTER_0_ZERO_MEM_BASE_ADDR 0x10030000 define QUADRANT_0_CLUSTER_1_TCDM_BASE_ADDR #define QUADRANT_0_CLUSTER_1_TCDM_BASE_ADDR 0x10040000 define QUADRANT_0_CLUSTER_1_PERIPH_BASE_ADDR #define QUADRANT_0_CLUSTER_1_PERIPH_BASE_ADDR 0x10060000 define QUADRANT_0_CLUSTER_1_ZERO_MEM_BASE_ADDR #define QUADRANT_0_CLUSTER_1_ZERO_MEM_BASE_ADDR 0x10070000 define QUADRANT_0_CLUSTER_2_TCDM_BASE_ADDR #define QUADRANT_0_CLUSTER_2_TCDM_BASE_ADDR 0x10080000 define QUADRANT_0_CLUSTER_2_PERIPH_BASE_ADDR #define QUADRANT_0_CLUSTER_2_PERIPH_BASE_ADDR 0x100A0000 define QUADRANT_0_CLUSTER_2_ZERO_MEM_BASE_ADDR #define QUADRANT_0_CLUSTER_2_ZERO_MEM_BASE_ADDR 0x100B0000 define QUADRANT_0_CLUSTER_3_TCDM_BASE_ADDR #define QUADRANT_0_CLUSTER_3_TCDM_BASE_ADDR 0x100C0000 define QUADRANT_0_CLUSTER_3_PERIPH_BASE_ADDR #define QUADRANT_0_CLUSTER_3_PERIPH_BASE_ADDR 0x100E0000 define QUADRANT_0_CLUSTER_3_ZERO_MEM_BASE_ADDR #define QUADRANT_0_CLUSTER_3_ZERO_MEM_BASE_ADDR 0x100F0000 define QUAD_0_CFG_BASE_ADDR #define QUAD_0_CFG_BASE_ADDR 0x0B000000 define QUADRANT_1_CLUSTER_0_TCDM_BASE_ADDR #define QUADRANT_1_CLUSTER_0_TCDM_BASE_ADDR 0x10100000 define QUADRANT_1_CLUSTER_0_PERIPH_BASE_ADDR #define QUADRANT_1_CLUSTER_0_PERIPH_BASE_ADDR 0x10120000 define QUADRANT_1_CLUSTER_0_ZERO_MEM_BASE_ADDR #define QUADRANT_1_CLUSTER_0_ZERO_MEM_BASE_ADDR 0x10130000 define QUADRANT_1_CLUSTER_1_TCDM_BASE_ADDR #define QUADRANT_1_CLUSTER_1_TCDM_BASE_ADDR 0x10140000 define QUADRANT_1_CLUSTER_1_PERIPH_BASE_ADDR #define QUADRANT_1_CLUSTER_1_PERIPH_BASE_ADDR 0x10160000 define QUADRANT_1_CLUSTER_1_ZERO_MEM_BASE_ADDR #define QUADRANT_1_CLUSTER_1_ZERO_MEM_BASE_ADDR 0x10170000 define QUADRANT_1_CLUSTER_2_TCDM_BASE_ADDR #define QUADRANT_1_CLUSTER_2_TCDM_BASE_ADDR 0x10180000 define QUADRANT_1_CLUSTER_2_PERIPH_BASE_ADDR #define QUADRANT_1_CLUSTER_2_PERIPH_BASE_ADDR 0x101A0000 define QUADRANT_1_CLUSTER_2_ZERO_MEM_BASE_ADDR #define QUADRANT_1_CLUSTER_2_ZERO_MEM_BASE_ADDR 0x101B0000 define QUADRANT_1_CLUSTER_3_TCDM_BASE_ADDR #define QUADRANT_1_CLUSTER_3_TCDM_BASE_ADDR 0x101C0000 define QUADRANT_1_CLUSTER_3_PERIPH_BASE_ADDR #define QUADRANT_1_CLUSTER_3_PERIPH_BASE_ADDR 0x101E0000 define QUADRANT_1_CLUSTER_3_ZERO_MEM_BASE_ADDR #define QUADRANT_1_CLUSTER_3_ZERO_MEM_BASE_ADDR 0x101F0000 define QUAD_1_CFG_BASE_ADDR #define QUAD_1_CFG_BASE_ADDR 0x0B010000 define QUADRANT_2_CLUSTER_0_TCDM_BASE_ADDR #define QUADRANT_2_CLUSTER_0_TCDM_BASE_ADDR 0x10200000 define QUADRANT_2_CLUSTER_0_PERIPH_BASE_ADDR #define QUADRANT_2_CLUSTER_0_PERIPH_BASE_ADDR 0x10220000 define QUADRANT_2_CLUSTER_0_ZERO_MEM_BASE_ADDR #define QUADRANT_2_CLUSTER_0_ZERO_MEM_BASE_ADDR 0x10230000 define QUADRANT_2_CLUSTER_1_TCDM_BASE_ADDR #define QUADRANT_2_CLUSTER_1_TCDM_BASE_ADDR 0x10240000 define QUADRANT_2_CLUSTER_1_PERIPH_BASE_ADDR #define QUADRANT_2_CLUSTER_1_PERIPH_BASE_ADDR 0x10260000 define QUADRANT_2_CLUSTER_1_ZERO_MEM_BASE_ADDR #define QUADRANT_2_CLUSTER_1_ZERO_MEM_BASE_ADDR 0x10270000 define QUADRANT_2_CLUSTER_2_TCDM_BASE_ADDR #define QUADRANT_2_CLUSTER_2_TCDM_BASE_ADDR 0x10280000 define QUADRANT_2_CLUSTER_2_PERIPH_BASE_ADDR #define QUADRANT_2_CLUSTER_2_PERIPH_BASE_ADDR 0x102A0000 define QUADRANT_2_CLUSTER_2_ZERO_MEM_BASE_ADDR #define QUADRANT_2_CLUSTER_2_ZERO_MEM_BASE_ADDR 0x102B0000 define QUADRANT_2_CLUSTER_3_TCDM_BASE_ADDR #define QUADRANT_2_CLUSTER_3_TCDM_BASE_ADDR 0x102C0000 define QUADRANT_2_CLUSTER_3_PERIPH_BASE_ADDR #define QUADRANT_2_CLUSTER_3_PERIPH_BASE_ADDR 0x102E0000 define QUADRANT_2_CLUSTER_3_ZERO_MEM_BASE_ADDR #define QUADRANT_2_CLUSTER_3_ZERO_MEM_BASE_ADDR 0x102F0000 define QUAD_2_CFG_BASE_ADDR #define QUAD_2_CFG_BASE_ADDR 0x0B020000 define QUADRANT_3_CLUSTER_0_TCDM_BASE_ADDR #define QUADRANT_3_CLUSTER_0_TCDM_BASE_ADDR 0x10300000 define QUADRANT_3_CLUSTER_0_PERIPH_BASE_ADDR #define QUADRANT_3_CLUSTER_0_PERIPH_BASE_ADDR 0x10320000 define QUADRANT_3_CLUSTER_0_ZERO_MEM_BASE_ADDR #define QUADRANT_3_CLUSTER_0_ZERO_MEM_BASE_ADDR 0x10330000 define QUADRANT_3_CLUSTER_1_TCDM_BASE_ADDR #define QUADRANT_3_CLUSTER_1_TCDM_BASE_ADDR 0x10340000 define QUADRANT_3_CLUSTER_1_PERIPH_BASE_ADDR #define QUADRANT_3_CLUSTER_1_PERIPH_BASE_ADDR 0x10360000 define QUADRANT_3_CLUSTER_1_ZERO_MEM_BASE_ADDR #define QUADRANT_3_CLUSTER_1_ZERO_MEM_BASE_ADDR 0x10370000 define QUADRANT_3_CLUSTER_2_TCDM_BASE_ADDR #define QUADRANT_3_CLUSTER_2_TCDM_BASE_ADDR 0x10380000 define QUADRANT_3_CLUSTER_2_PERIPH_BASE_ADDR #define QUADRANT_3_CLUSTER_2_PERIPH_BASE_ADDR 0x103A0000 define QUADRANT_3_CLUSTER_2_ZERO_MEM_BASE_ADDR #define QUADRANT_3_CLUSTER_2_ZERO_MEM_BASE_ADDR 0x103B0000 define QUADRANT_3_CLUSTER_3_TCDM_BASE_ADDR #define QUADRANT_3_CLUSTER_3_TCDM_BASE_ADDR 0x103C0000 define QUADRANT_3_CLUSTER_3_PERIPH_BASE_ADDR #define QUADRANT_3_CLUSTER_3_PERIPH_BASE_ADDR 0x103E0000 define QUADRANT_3_CLUSTER_3_ZERO_MEM_BASE_ADDR #define QUADRANT_3_CLUSTER_3_ZERO_MEM_BASE_ADDR 0x103F0000 define QUAD_3_CFG_BASE_ADDR #define QUAD_3_CFG_BASE_ADDR 0x0B030000 define QUADRANT_4_CLUSTER_0_TCDM_BASE_ADDR #define QUADRANT_4_CLUSTER_0_TCDM_BASE_ADDR 0x10400000 define QUADRANT_4_CLUSTER_0_PERIPH_BASE_ADDR #define QUADRANT_4_CLUSTER_0_PERIPH_BASE_ADDR 0x10420000 define QUADRANT_4_CLUSTER_0_ZERO_MEM_BASE_ADDR #define QUADRANT_4_CLUSTER_0_ZERO_MEM_BASE_ADDR 0x10430000 define QUADRANT_4_CLUSTER_1_TCDM_BASE_ADDR #define QUADRANT_4_CLUSTER_1_TCDM_BASE_ADDR 0x10440000 define QUADRANT_4_CLUSTER_1_PERIPH_BASE_ADDR #define QUADRANT_4_CLUSTER_1_PERIPH_BASE_ADDR 0x10460000 define QUADRANT_4_CLUSTER_1_ZERO_MEM_BASE_ADDR #define QUADRANT_4_CLUSTER_1_ZERO_MEM_BASE_ADDR 0x10470000 define QUADRANT_4_CLUSTER_2_TCDM_BASE_ADDR #define QUADRANT_4_CLUSTER_2_TCDM_BASE_ADDR 0x10480000 define QUADRANT_4_CLUSTER_2_PERIPH_BASE_ADDR #define QUADRANT_4_CLUSTER_2_PERIPH_BASE_ADDR 0x104A0000 define QUADRANT_4_CLUSTER_2_ZERO_MEM_BASE_ADDR #define QUADRANT_4_CLUSTER_2_ZERO_MEM_BASE_ADDR 0x104B0000 define QUADRANT_4_CLUSTER_3_TCDM_BASE_ADDR #define QUADRANT_4_CLUSTER_3_TCDM_BASE_ADDR 0x104C0000 define QUADRANT_4_CLUSTER_3_PERIPH_BASE_ADDR #define QUADRANT_4_CLUSTER_3_PERIPH_BASE_ADDR 0x104E0000 define QUADRANT_4_CLUSTER_3_ZERO_MEM_BASE_ADDR #define QUADRANT_4_CLUSTER_3_ZERO_MEM_BASE_ADDR 0x104F0000 define QUAD_4_CFG_BASE_ADDR #define QUAD_4_CFG_BASE_ADDR 0x0B040000 define QUADRANT_5_CLUSTER_0_TCDM_BASE_ADDR #define QUADRANT_5_CLUSTER_0_TCDM_BASE_ADDR 0x10500000 define QUADRANT_5_CLUSTER_0_PERIPH_BASE_ADDR #define QUADRANT_5_CLUSTER_0_PERIPH_BASE_ADDR 0x10520000 define QUADRANT_5_CLUSTER_0_ZERO_MEM_BASE_ADDR #define QUADRANT_5_CLUSTER_0_ZERO_MEM_BASE_ADDR 0x10530000 define QUADRANT_5_CLUSTER_1_TCDM_BASE_ADDR #define QUADRANT_5_CLUSTER_1_TCDM_BASE_ADDR 0x10540000 define QUADRANT_5_CLUSTER_1_PERIPH_BASE_ADDR #define QUADRANT_5_CLUSTER_1_PERIPH_BASE_ADDR 0x10560000 define QUADRANT_5_CLUSTER_1_ZERO_MEM_BASE_ADDR #define QUADRANT_5_CLUSTER_1_ZERO_MEM_BASE_ADDR 0x10570000 define QUADRANT_5_CLUSTER_2_TCDM_BASE_ADDR #define QUADRANT_5_CLUSTER_2_TCDM_BASE_ADDR 0x10580000 define QUADRANT_5_CLUSTER_2_PERIPH_BASE_ADDR #define QUADRANT_5_CLUSTER_2_PERIPH_BASE_ADDR 0x105A0000 define QUADRANT_5_CLUSTER_2_ZERO_MEM_BASE_ADDR #define QUADRANT_5_CLUSTER_2_ZERO_MEM_BASE_ADDR 0x105B0000 define QUADRANT_5_CLUSTER_3_TCDM_BASE_ADDR #define QUADRANT_5_CLUSTER_3_TCDM_BASE_ADDR 0x105C0000 define QUADRANT_5_CLUSTER_3_PERIPH_BASE_ADDR #define QUADRANT_5_CLUSTER_3_PERIPH_BASE_ADDR 0x105E0000 define QUADRANT_5_CLUSTER_3_ZERO_MEM_BASE_ADDR #define QUADRANT_5_CLUSTER_3_ZERO_MEM_BASE_ADDR 0x105F0000 define QUAD_5_CFG_BASE_ADDR #define QUAD_5_CFG_BASE_ADDR 0x0B050000 define HBM_CFG_TOP_BASE_ADDR #define HBM_CFG_TOP_BASE_ADDR 0x08000000 define HBM_CFG_PHY_BASE_ADDR #define HBM_CFG_PHY_BASE_ADDR 0x09000000 define HBM_CFG_SEQ_BASE_ADDR #define HBM_CFG_SEQ_BASE_ADDR 0x0A000000 define HBM_CFG_CTRL_BASE_ADDR #define HBM_CFG_CTRL_BASE_ADDR 0x0A800000 Source code // Copyright 2020 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 // Generated by occamygen.py #pragma once #define DEBUG_BASE_ADDR 0x00000000 #define SOC_CTRL_BASE_ADDR 0x02000000 #define FLL_SYSTEM_BASE_ADDR 0x02001000 #define FLL_PERIPH_BASE_ADDR 0x02001400 #define FLL_HBM2E_BASE_ADDR 0x02001800 #define UART_BASE_ADDR 0x02002000 #define GPIO_BASE_ADDR 0x02003000 #define I2C_BASE_ADDR 0x02004000 #define CHIP_CTRL_BASE_ADDR 0x02005000 #define TIMER_BASE_ADDR 0x02006000 #define HBM_XBAR_CFG_BASE_ADDR 0x02007000 #define SPIM_BASE_ADDR 0x03000000 #define PCIE_CFG_BASE_ADDR 0x05000000 #define HBI_WIDE_CFG_BASE_ADDR 0x06000000 #define HBI_NARROW_CFG_BASE_ADDR 0x07000000 #define PLIC_BASE_ADDR 0x0C000000 #define BOOTROM_BASE_ADDR 0x01000000 #define CLINT_BASE_ADDR 0x04000000 #define PCIE0_BASE_ADDR 0x20000000 #define PCIE1_BASE_ADDR 0x48000000 #define SPM_NARROW_BASE_ADDR 0x70000000 #define SPM_WIDE_BASE_ADDR 0x71000000 #define WIDE_ZERO_MEM_BASE_ADDR 0x100000000 #define SYS_IDMA_CFG_BASE_ADDR 0x11000000 #define HBI_BASE_ADDR 0x10000000000 #define HBM_00_BASE_ADDR 0x80000000 #define HBM_01_BASE_ADDR 0x1000000000 #define HBM_10_BASE_ADDR 0xC0000000 #define HBM_11_BASE_ADDR 0x1040000000 #define HBM_2_BASE_ADDR 0x1080000000 #define HBM_3_BASE_ADDR 0x10C0000000 #define HBM_4_BASE_ADDR 0x1100000000 #define HBM_5_BASE_ADDR 0x1140000000 #define HBM_6_BASE_ADDR 0x1180000000 #define HBM_7_BASE_ADDR 0x11C0000000 #define QUADRANT_0_CLUSTER_0_TCDM_BASE_ADDR 0x10000000 #define QUADRANT_0_CLUSTER_0_PERIPH_BASE_ADDR 0x10020000 #define QUADRANT_0_CLUSTER_0_ZERO_MEM_BASE_ADDR 0x10030000 #define QUADRANT_0_CLUSTER_1_TCDM_BASE_ADDR 0x10040000 #define QUADRANT_0_CLUSTER_1_PERIPH_BASE_ADDR 0x10060000 #define QUADRANT_0_CLUSTER_1_ZERO_MEM_BASE_ADDR 0x10070000 #define QUADRANT_0_CLUSTER_2_TCDM_BASE_ADDR 0x10080000 #define QUADRANT_0_CLUSTER_2_PERIPH_BASE_ADDR 0x100A0000 #define QUADRANT_0_CLUSTER_2_ZERO_MEM_BASE_ADDR 0x100B0000 #define QUADRANT_0_CLUSTER_3_TCDM_BASE_ADDR 0x100C0000 #define QUADRANT_0_CLUSTER_3_PERIPH_BASE_ADDR 0x100E0000 #define QUADRANT_0_CLUSTER_3_ZERO_MEM_BASE_ADDR 0x100F0000 #define QUAD_0_CFG_BASE_ADDR 0x0B000000 #define QUADRANT_1_CLUSTER_0_TCDM_BASE_ADDR 0x10100000 #define QUADRANT_1_CLUSTER_0_PERIPH_BASE_ADDR 0x10120000 #define QUADRANT_1_CLUSTER_0_ZERO_MEM_BASE_ADDR 0x10130000 #define QUADRANT_1_CLUSTER_1_TCDM_BASE_ADDR 0x10140000 #define QUADRANT_1_CLUSTER_1_PERIPH_BASE_ADDR 0x10160000 #define QUADRANT_1_CLUSTER_1_ZERO_MEM_BASE_ADDR 0x10170000 #define QUADRANT_1_CLUSTER_2_TCDM_BASE_ADDR 0x10180000 #define QUADRANT_1_CLUSTER_2_PERIPH_BASE_ADDR 0x101A0000 #define QUADRANT_1_CLUSTER_2_ZERO_MEM_BASE_ADDR 0x101B0000 #define QUADRANT_1_CLUSTER_3_TCDM_BASE_ADDR 0x101C0000 #define QUADRANT_1_CLUSTER_3_PERIPH_BASE_ADDR 0x101E0000 #define QUADRANT_1_CLUSTER_3_ZERO_MEM_BASE_ADDR 0x101F0000 #define QUAD_1_CFG_BASE_ADDR 0x0B010000 #define QUADRANT_2_CLUSTER_0_TCDM_BASE_ADDR 0x10200000 #define QUADRANT_2_CLUSTER_0_PERIPH_BASE_ADDR 0x10220000 #define QUADRANT_2_CLUSTER_0_ZERO_MEM_BASE_ADDR 0x10230000 #define QUADRANT_2_CLUSTER_1_TCDM_BASE_ADDR 0x10240000 #define QUADRANT_2_CLUSTER_1_PERIPH_BASE_ADDR 0x10260000 #define QUADRANT_2_CLUSTER_1_ZERO_MEM_BASE_ADDR 0x10270000 #define QUADRANT_2_CLUSTER_2_TCDM_BASE_ADDR 0x10280000 #define QUADRANT_2_CLUSTER_2_PERIPH_BASE_ADDR 0x102A0000 #define QUADRANT_2_CLUSTER_2_ZERO_MEM_BASE_ADDR 0x102B0000 #define QUADRANT_2_CLUSTER_3_TCDM_BASE_ADDR 0x102C0000 #define QUADRANT_2_CLUSTER_3_PERIPH_BASE_ADDR 0x102E0000 #define QUADRANT_2_CLUSTER_3_ZERO_MEM_BASE_ADDR 0x102F0000 #define QUAD_2_CFG_BASE_ADDR 0x0B020000 #define QUADRANT_3_CLUSTER_0_TCDM_BASE_ADDR 0x10300000 #define QUADRANT_3_CLUSTER_0_PERIPH_BASE_ADDR 0x10320000 #define QUADRANT_3_CLUSTER_0_ZERO_MEM_BASE_ADDR 0x10330000 #define QUADRANT_3_CLUSTER_1_TCDM_BASE_ADDR 0x10340000 #define QUADRANT_3_CLUSTER_1_PERIPH_BASE_ADDR 0x10360000 #define QUADRANT_3_CLUSTER_1_ZERO_MEM_BASE_ADDR 0x10370000 #define QUADRANT_3_CLUSTER_2_TCDM_BASE_ADDR 0x10380000 #define QUADRANT_3_CLUSTER_2_PERIPH_BASE_ADDR 0x103A0000 #define QUADRANT_3_CLUSTER_2_ZERO_MEM_BASE_ADDR 0x103B0000 #define QUADRANT_3_CLUSTER_3_TCDM_BASE_ADDR 0x103C0000 #define QUADRANT_3_CLUSTER_3_PERIPH_BASE_ADDR 0x103E0000 #define QUADRANT_3_CLUSTER_3_ZERO_MEM_BASE_ADDR 0x103F0000 #define QUAD_3_CFG_BASE_ADDR 0x0B030000 #define QUADRANT_4_CLUSTER_0_TCDM_BASE_ADDR 0x10400000 #define QUADRANT_4_CLUSTER_0_PERIPH_BASE_ADDR 0x10420000 #define QUADRANT_4_CLUSTER_0_ZERO_MEM_BASE_ADDR 0x10430000 #define QUADRANT_4_CLUSTER_1_TCDM_BASE_ADDR 0x10440000 #define QUADRANT_4_CLUSTER_1_PERIPH_BASE_ADDR 0x10460000 #define QUADRANT_4_CLUSTER_1_ZERO_MEM_BASE_ADDR 0x10470000 #define QUADRANT_4_CLUSTER_2_TCDM_BASE_ADDR 0x10480000 #define QUADRANT_4_CLUSTER_2_PERIPH_BASE_ADDR 0x104A0000 #define QUADRANT_4_CLUSTER_2_ZERO_MEM_BASE_ADDR 0x104B0000 #define QUADRANT_4_CLUSTER_3_TCDM_BASE_ADDR 0x104C0000 #define QUADRANT_4_CLUSTER_3_PERIPH_BASE_ADDR 0x104E0000 #define QUADRANT_4_CLUSTER_3_ZERO_MEM_BASE_ADDR 0x104F0000 #define QUAD_4_CFG_BASE_ADDR 0x0B040000 #define QUADRANT_5_CLUSTER_0_TCDM_BASE_ADDR 0x10500000 #define QUADRANT_5_CLUSTER_0_PERIPH_BASE_ADDR 0x10520000 #define QUADRANT_5_CLUSTER_0_ZERO_MEM_BASE_ADDR 0x10530000 #define QUADRANT_5_CLUSTER_1_TCDM_BASE_ADDR 0x10540000 #define QUADRANT_5_CLUSTER_1_PERIPH_BASE_ADDR 0x10560000 #define QUADRANT_5_CLUSTER_1_ZERO_MEM_BASE_ADDR 0x10570000 #define QUADRANT_5_CLUSTER_2_TCDM_BASE_ADDR 0x10580000 #define QUADRANT_5_CLUSTER_2_PERIPH_BASE_ADDR 0x105A0000 #define QUADRANT_5_CLUSTER_2_ZERO_MEM_BASE_ADDR 0x105B0000 #define QUADRANT_5_CLUSTER_3_TCDM_BASE_ADDR 0x105C0000 #define QUADRANT_5_CLUSTER_3_PERIPH_BASE_ADDR 0x105E0000 #define QUADRANT_5_CLUSTER_3_ZERO_MEM_BASE_ADDR 0x105F0000 #define QUAD_5_CFG_BASE_ADDR 0x0B050000 #define HBM_CFG_TOP_BASE_ADDR 0x08000000 #define HBM_CFG_PHY_BASE_ADDR 0x09000000 #define HBM_CFG_SEQ_BASE_ADDR 0x0A000000 #define HBM_CFG_CTRL_BASE_ADDR 0x0A800000 Updated on 2022-05-17 at 12:28:58 +0000","title":"snRuntime/include/occamy_base_addr.h"},{"location":"runtime/Files/occamy__base__addr_8h/#snruntimeincludeoccamy_base_addrh","text":"","title":"snRuntime/include/occamy_base_addr.h"},{"location":"runtime/Files/occamy__base__addr_8h/#defines","text":"Name DEBUG_BASE_ADDR SOC_CTRL_BASE_ADDR FLL_SYSTEM_BASE_ADDR FLL_PERIPH_BASE_ADDR FLL_HBM2E_BASE_ADDR UART_BASE_ADDR GPIO_BASE_ADDR I2C_BASE_ADDR CHIP_CTRL_BASE_ADDR TIMER_BASE_ADDR HBM_XBAR_CFG_BASE_ADDR SPIM_BASE_ADDR PCIE_CFG_BASE_ADDR HBI_WIDE_CFG_BASE_ADDR HBI_NARROW_CFG_BASE_ADDR PLIC_BASE_ADDR BOOTROM_BASE_ADDR CLINT_BASE_ADDR PCIE0_BASE_ADDR PCIE1_BASE_ADDR SPM_NARROW_BASE_ADDR SPM_WIDE_BASE_ADDR WIDE_ZERO_MEM_BASE_ADDR SYS_IDMA_CFG_BASE_ADDR HBI_BASE_ADDR HBM_00_BASE_ADDR HBM_01_BASE_ADDR HBM_10_BASE_ADDR HBM_11_BASE_ADDR HBM_2_BASE_ADDR HBM_3_BASE_ADDR HBM_4_BASE_ADDR HBM_5_BASE_ADDR HBM_6_BASE_ADDR HBM_7_BASE_ADDR QUADRANT_0_CLUSTER_0_TCDM_BASE_ADDR QUADRANT_0_CLUSTER_0_PERIPH_BASE_ADDR QUADRANT_0_CLUSTER_0_ZERO_MEM_BASE_ADDR QUADRANT_0_CLUSTER_1_TCDM_BASE_ADDR QUADRANT_0_CLUSTER_1_PERIPH_BASE_ADDR QUADRANT_0_CLUSTER_1_ZERO_MEM_BASE_ADDR QUADRANT_0_CLUSTER_2_TCDM_BASE_ADDR QUADRANT_0_CLUSTER_2_PERIPH_BASE_ADDR QUADRANT_0_CLUSTER_2_ZERO_MEM_BASE_ADDR QUADRANT_0_CLUSTER_3_TCDM_BASE_ADDR QUADRANT_0_CLUSTER_3_PERIPH_BASE_ADDR QUADRANT_0_CLUSTER_3_ZERO_MEM_BASE_ADDR QUAD_0_CFG_BASE_ADDR QUADRANT_1_CLUSTER_0_TCDM_BASE_ADDR QUADRANT_1_CLUSTER_0_PERIPH_BASE_ADDR QUADRANT_1_CLUSTER_0_ZERO_MEM_BASE_ADDR QUADRANT_1_CLUSTER_1_TCDM_BASE_ADDR QUADRANT_1_CLUSTER_1_PERIPH_BASE_ADDR QUADRANT_1_CLUSTER_1_ZERO_MEM_BASE_ADDR QUADRANT_1_CLUSTER_2_TCDM_BASE_ADDR QUADRANT_1_CLUSTER_2_PERIPH_BASE_ADDR QUADRANT_1_CLUSTER_2_ZERO_MEM_BASE_ADDR QUADRANT_1_CLUSTER_3_TCDM_BASE_ADDR QUADRANT_1_CLUSTER_3_PERIPH_BASE_ADDR QUADRANT_1_CLUSTER_3_ZERO_MEM_BASE_ADDR QUAD_1_CFG_BASE_ADDR QUADRANT_2_CLUSTER_0_TCDM_BASE_ADDR QUADRANT_2_CLUSTER_0_PERIPH_BASE_ADDR QUADRANT_2_CLUSTER_0_ZERO_MEM_BASE_ADDR QUADRANT_2_CLUSTER_1_TCDM_BASE_ADDR QUADRANT_2_CLUSTER_1_PERIPH_BASE_ADDR QUADRANT_2_CLUSTER_1_ZERO_MEM_BASE_ADDR QUADRANT_2_CLUSTER_2_TCDM_BASE_ADDR QUADRANT_2_CLUSTER_2_PERIPH_BASE_ADDR QUADRANT_2_CLUSTER_2_ZERO_MEM_BASE_ADDR QUADRANT_2_CLUSTER_3_TCDM_BASE_ADDR QUADRANT_2_CLUSTER_3_PERIPH_BASE_ADDR QUADRANT_2_CLUSTER_3_ZERO_MEM_BASE_ADDR QUAD_2_CFG_BASE_ADDR QUADRANT_3_CLUSTER_0_TCDM_BASE_ADDR QUADRANT_3_CLUSTER_0_PERIPH_BASE_ADDR QUADRANT_3_CLUSTER_0_ZERO_MEM_BASE_ADDR QUADRANT_3_CLUSTER_1_TCDM_BASE_ADDR QUADRANT_3_CLUSTER_1_PERIPH_BASE_ADDR QUADRANT_3_CLUSTER_1_ZERO_MEM_BASE_ADDR QUADRANT_3_CLUSTER_2_TCDM_BASE_ADDR QUADRANT_3_CLUSTER_2_PERIPH_BASE_ADDR QUADRANT_3_CLUSTER_2_ZERO_MEM_BASE_ADDR QUADRANT_3_CLUSTER_3_TCDM_BASE_ADDR QUADRANT_3_CLUSTER_3_PERIPH_BASE_ADDR QUADRANT_3_CLUSTER_3_ZERO_MEM_BASE_ADDR QUAD_3_CFG_BASE_ADDR QUADRANT_4_CLUSTER_0_TCDM_BASE_ADDR QUADRANT_4_CLUSTER_0_PERIPH_BASE_ADDR QUADRANT_4_CLUSTER_0_ZERO_MEM_BASE_ADDR QUADRANT_4_CLUSTER_1_TCDM_BASE_ADDR QUADRANT_4_CLUSTER_1_PERIPH_BASE_ADDR QUADRANT_4_CLUSTER_1_ZERO_MEM_BASE_ADDR QUADRANT_4_CLUSTER_2_TCDM_BASE_ADDR QUADRANT_4_CLUSTER_2_PERIPH_BASE_ADDR QUADRANT_4_CLUSTER_2_ZERO_MEM_BASE_ADDR QUADRANT_4_CLUSTER_3_TCDM_BASE_ADDR QUADRANT_4_CLUSTER_3_PERIPH_BASE_ADDR QUADRANT_4_CLUSTER_3_ZERO_MEM_BASE_ADDR QUAD_4_CFG_BASE_ADDR QUADRANT_5_CLUSTER_0_TCDM_BASE_ADDR QUADRANT_5_CLUSTER_0_PERIPH_BASE_ADDR QUADRANT_5_CLUSTER_0_ZERO_MEM_BASE_ADDR QUADRANT_5_CLUSTER_1_TCDM_BASE_ADDR QUADRANT_5_CLUSTER_1_PERIPH_BASE_ADDR QUADRANT_5_CLUSTER_1_ZERO_MEM_BASE_ADDR QUADRANT_5_CLUSTER_2_TCDM_BASE_ADDR QUADRANT_5_CLUSTER_2_PERIPH_BASE_ADDR QUADRANT_5_CLUSTER_2_ZERO_MEM_BASE_ADDR QUADRANT_5_CLUSTER_3_TCDM_BASE_ADDR QUADRANT_5_CLUSTER_3_PERIPH_BASE_ADDR QUADRANT_5_CLUSTER_3_ZERO_MEM_BASE_ADDR QUAD_5_CFG_BASE_ADDR HBM_CFG_TOP_BASE_ADDR HBM_CFG_PHY_BASE_ADDR HBM_CFG_SEQ_BASE_ADDR HBM_CFG_CTRL_BASE_ADDR","title":"Defines"},{"location":"runtime/Files/occamy__base__addr_8h/#macros-documentation","text":"","title":"Macros Documentation"},{"location":"runtime/Files/occamy__base__addr_8h/#define-debug_base_addr","text":"#define DEBUG_BASE_ADDR 0x00000000","title":"define DEBUG_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-soc_ctrl_base_addr","text":"#define SOC_CTRL_BASE_ADDR 0x02000000","title":"define SOC_CTRL_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-fll_system_base_addr","text":"#define FLL_SYSTEM_BASE_ADDR 0x02001000","title":"define FLL_SYSTEM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-fll_periph_base_addr","text":"#define FLL_PERIPH_BASE_ADDR 0x02001400","title":"define FLL_PERIPH_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-fll_hbm2e_base_addr","text":"#define FLL_HBM2E_BASE_ADDR 0x02001800","title":"define FLL_HBM2E_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-uart_base_addr","text":"#define UART_BASE_ADDR 0x02002000","title":"define UART_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-gpio_base_addr","text":"#define GPIO_BASE_ADDR 0x02003000","title":"define GPIO_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-i2c_base_addr","text":"#define I2C_BASE_ADDR 0x02004000","title":"define I2C_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-chip_ctrl_base_addr","text":"#define CHIP_CTRL_BASE_ADDR 0x02005000","title":"define CHIP_CTRL_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-timer_base_addr","text":"#define TIMER_BASE_ADDR 0x02006000","title":"define TIMER_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-hbm_xbar_cfg_base_addr","text":"#define HBM_XBAR_CFG_BASE_ADDR 0x02007000","title":"define HBM_XBAR_CFG_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-spim_base_addr","text":"#define SPIM_BASE_ADDR 0x03000000","title":"define SPIM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-pcie_cfg_base_addr","text":"#define PCIE_CFG_BASE_ADDR 0x05000000","title":"define PCIE_CFG_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-hbi_wide_cfg_base_addr","text":"#define HBI_WIDE_CFG_BASE_ADDR 0x06000000","title":"define HBI_WIDE_CFG_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-hbi_narrow_cfg_base_addr","text":"#define HBI_NARROW_CFG_BASE_ADDR 0x07000000","title":"define HBI_NARROW_CFG_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-plic_base_addr","text":"#define PLIC_BASE_ADDR 0x0C000000","title":"define PLIC_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-bootrom_base_addr","text":"#define BOOTROM_BASE_ADDR 0x01000000","title":"define BOOTROM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-clint_base_addr","text":"#define CLINT_BASE_ADDR 0x04000000","title":"define CLINT_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-pcie0_base_addr","text":"#define PCIE0_BASE_ADDR 0x20000000","title":"define PCIE0_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-pcie1_base_addr","text":"#define PCIE1_BASE_ADDR 0x48000000","title":"define PCIE1_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-spm_narrow_base_addr","text":"#define SPM_NARROW_BASE_ADDR 0x70000000","title":"define SPM_NARROW_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-spm_wide_base_addr","text":"#define SPM_WIDE_BASE_ADDR 0x71000000","title":"define SPM_WIDE_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-wide_zero_mem_base_addr","text":"#define WIDE_ZERO_MEM_BASE_ADDR 0x100000000","title":"define WIDE_ZERO_MEM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-sys_idma_cfg_base_addr","text":"#define SYS_IDMA_CFG_BASE_ADDR 0x11000000","title":"define SYS_IDMA_CFG_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-hbi_base_addr","text":"#define HBI_BASE_ADDR 0x10000000000","title":"define HBI_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-hbm_00_base_addr","text":"#define HBM_00_BASE_ADDR 0x80000000","title":"define HBM_00_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-hbm_01_base_addr","text":"#define HBM_01_BASE_ADDR 0x1000000000","title":"define HBM_01_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-hbm_10_base_addr","text":"#define HBM_10_BASE_ADDR 0xC0000000","title":"define HBM_10_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-hbm_11_base_addr","text":"#define HBM_11_BASE_ADDR 0x1040000000","title":"define HBM_11_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-hbm_2_base_addr","text":"#define HBM_2_BASE_ADDR 0x1080000000","title":"define HBM_2_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-hbm_3_base_addr","text":"#define HBM_3_BASE_ADDR 0x10C0000000","title":"define HBM_3_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-hbm_4_base_addr","text":"#define HBM_4_BASE_ADDR 0x1100000000","title":"define HBM_4_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-hbm_5_base_addr","text":"#define HBM_5_BASE_ADDR 0x1140000000","title":"define HBM_5_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-hbm_6_base_addr","text":"#define HBM_6_BASE_ADDR 0x1180000000","title":"define HBM_6_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-hbm_7_base_addr","text":"#define HBM_7_BASE_ADDR 0x11C0000000","title":"define HBM_7_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_0_cluster_0_tcdm_base_addr","text":"#define QUADRANT_0_CLUSTER_0_TCDM_BASE_ADDR 0x10000000","title":"define QUADRANT_0_CLUSTER_0_TCDM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_0_cluster_0_periph_base_addr","text":"#define QUADRANT_0_CLUSTER_0_PERIPH_BASE_ADDR 0x10020000","title":"define QUADRANT_0_CLUSTER_0_PERIPH_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_0_cluster_0_zero_mem_base_addr","text":"#define QUADRANT_0_CLUSTER_0_ZERO_MEM_BASE_ADDR 0x10030000","title":"define QUADRANT_0_CLUSTER_0_ZERO_MEM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_0_cluster_1_tcdm_base_addr","text":"#define QUADRANT_0_CLUSTER_1_TCDM_BASE_ADDR 0x10040000","title":"define QUADRANT_0_CLUSTER_1_TCDM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_0_cluster_1_periph_base_addr","text":"#define QUADRANT_0_CLUSTER_1_PERIPH_BASE_ADDR 0x10060000","title":"define QUADRANT_0_CLUSTER_1_PERIPH_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_0_cluster_1_zero_mem_base_addr","text":"#define QUADRANT_0_CLUSTER_1_ZERO_MEM_BASE_ADDR 0x10070000","title":"define QUADRANT_0_CLUSTER_1_ZERO_MEM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_0_cluster_2_tcdm_base_addr","text":"#define QUADRANT_0_CLUSTER_2_TCDM_BASE_ADDR 0x10080000","title":"define QUADRANT_0_CLUSTER_2_TCDM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_0_cluster_2_periph_base_addr","text":"#define QUADRANT_0_CLUSTER_2_PERIPH_BASE_ADDR 0x100A0000","title":"define QUADRANT_0_CLUSTER_2_PERIPH_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_0_cluster_2_zero_mem_base_addr","text":"#define QUADRANT_0_CLUSTER_2_ZERO_MEM_BASE_ADDR 0x100B0000","title":"define QUADRANT_0_CLUSTER_2_ZERO_MEM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_0_cluster_3_tcdm_base_addr","text":"#define QUADRANT_0_CLUSTER_3_TCDM_BASE_ADDR 0x100C0000","title":"define QUADRANT_0_CLUSTER_3_TCDM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_0_cluster_3_periph_base_addr","text":"#define QUADRANT_0_CLUSTER_3_PERIPH_BASE_ADDR 0x100E0000","title":"define QUADRANT_0_CLUSTER_3_PERIPH_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_0_cluster_3_zero_mem_base_addr","text":"#define QUADRANT_0_CLUSTER_3_ZERO_MEM_BASE_ADDR 0x100F0000","title":"define QUADRANT_0_CLUSTER_3_ZERO_MEM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quad_0_cfg_base_addr","text":"#define QUAD_0_CFG_BASE_ADDR 0x0B000000","title":"define QUAD_0_CFG_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_1_cluster_0_tcdm_base_addr","text":"#define QUADRANT_1_CLUSTER_0_TCDM_BASE_ADDR 0x10100000","title":"define QUADRANT_1_CLUSTER_0_TCDM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_1_cluster_0_periph_base_addr","text":"#define QUADRANT_1_CLUSTER_0_PERIPH_BASE_ADDR 0x10120000","title":"define QUADRANT_1_CLUSTER_0_PERIPH_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_1_cluster_0_zero_mem_base_addr","text":"#define QUADRANT_1_CLUSTER_0_ZERO_MEM_BASE_ADDR 0x10130000","title":"define QUADRANT_1_CLUSTER_0_ZERO_MEM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_1_cluster_1_tcdm_base_addr","text":"#define QUADRANT_1_CLUSTER_1_TCDM_BASE_ADDR 0x10140000","title":"define QUADRANT_1_CLUSTER_1_TCDM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_1_cluster_1_periph_base_addr","text":"#define QUADRANT_1_CLUSTER_1_PERIPH_BASE_ADDR 0x10160000","title":"define QUADRANT_1_CLUSTER_1_PERIPH_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_1_cluster_1_zero_mem_base_addr","text":"#define QUADRANT_1_CLUSTER_1_ZERO_MEM_BASE_ADDR 0x10170000","title":"define QUADRANT_1_CLUSTER_1_ZERO_MEM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_1_cluster_2_tcdm_base_addr","text":"#define QUADRANT_1_CLUSTER_2_TCDM_BASE_ADDR 0x10180000","title":"define QUADRANT_1_CLUSTER_2_TCDM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_1_cluster_2_periph_base_addr","text":"#define QUADRANT_1_CLUSTER_2_PERIPH_BASE_ADDR 0x101A0000","title":"define QUADRANT_1_CLUSTER_2_PERIPH_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_1_cluster_2_zero_mem_base_addr","text":"#define QUADRANT_1_CLUSTER_2_ZERO_MEM_BASE_ADDR 0x101B0000","title":"define QUADRANT_1_CLUSTER_2_ZERO_MEM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_1_cluster_3_tcdm_base_addr","text":"#define QUADRANT_1_CLUSTER_3_TCDM_BASE_ADDR 0x101C0000","title":"define QUADRANT_1_CLUSTER_3_TCDM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_1_cluster_3_periph_base_addr","text":"#define QUADRANT_1_CLUSTER_3_PERIPH_BASE_ADDR 0x101E0000","title":"define QUADRANT_1_CLUSTER_3_PERIPH_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_1_cluster_3_zero_mem_base_addr","text":"#define QUADRANT_1_CLUSTER_3_ZERO_MEM_BASE_ADDR 0x101F0000","title":"define QUADRANT_1_CLUSTER_3_ZERO_MEM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quad_1_cfg_base_addr","text":"#define QUAD_1_CFG_BASE_ADDR 0x0B010000","title":"define QUAD_1_CFG_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_2_cluster_0_tcdm_base_addr","text":"#define QUADRANT_2_CLUSTER_0_TCDM_BASE_ADDR 0x10200000","title":"define QUADRANT_2_CLUSTER_0_TCDM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_2_cluster_0_periph_base_addr","text":"#define QUADRANT_2_CLUSTER_0_PERIPH_BASE_ADDR 0x10220000","title":"define QUADRANT_2_CLUSTER_0_PERIPH_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_2_cluster_0_zero_mem_base_addr","text":"#define QUADRANT_2_CLUSTER_0_ZERO_MEM_BASE_ADDR 0x10230000","title":"define QUADRANT_2_CLUSTER_0_ZERO_MEM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_2_cluster_1_tcdm_base_addr","text":"#define QUADRANT_2_CLUSTER_1_TCDM_BASE_ADDR 0x10240000","title":"define QUADRANT_2_CLUSTER_1_TCDM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_2_cluster_1_periph_base_addr","text":"#define QUADRANT_2_CLUSTER_1_PERIPH_BASE_ADDR 0x10260000","title":"define QUADRANT_2_CLUSTER_1_PERIPH_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_2_cluster_1_zero_mem_base_addr","text":"#define QUADRANT_2_CLUSTER_1_ZERO_MEM_BASE_ADDR 0x10270000","title":"define QUADRANT_2_CLUSTER_1_ZERO_MEM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_2_cluster_2_tcdm_base_addr","text":"#define QUADRANT_2_CLUSTER_2_TCDM_BASE_ADDR 0x10280000","title":"define QUADRANT_2_CLUSTER_2_TCDM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_2_cluster_2_periph_base_addr","text":"#define QUADRANT_2_CLUSTER_2_PERIPH_BASE_ADDR 0x102A0000","title":"define QUADRANT_2_CLUSTER_2_PERIPH_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_2_cluster_2_zero_mem_base_addr","text":"#define QUADRANT_2_CLUSTER_2_ZERO_MEM_BASE_ADDR 0x102B0000","title":"define QUADRANT_2_CLUSTER_2_ZERO_MEM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_2_cluster_3_tcdm_base_addr","text":"#define QUADRANT_2_CLUSTER_3_TCDM_BASE_ADDR 0x102C0000","title":"define QUADRANT_2_CLUSTER_3_TCDM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_2_cluster_3_periph_base_addr","text":"#define QUADRANT_2_CLUSTER_3_PERIPH_BASE_ADDR 0x102E0000","title":"define QUADRANT_2_CLUSTER_3_PERIPH_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_2_cluster_3_zero_mem_base_addr","text":"#define QUADRANT_2_CLUSTER_3_ZERO_MEM_BASE_ADDR 0x102F0000","title":"define QUADRANT_2_CLUSTER_3_ZERO_MEM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quad_2_cfg_base_addr","text":"#define QUAD_2_CFG_BASE_ADDR 0x0B020000","title":"define QUAD_2_CFG_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_3_cluster_0_tcdm_base_addr","text":"#define QUADRANT_3_CLUSTER_0_TCDM_BASE_ADDR 0x10300000","title":"define QUADRANT_3_CLUSTER_0_TCDM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_3_cluster_0_periph_base_addr","text":"#define QUADRANT_3_CLUSTER_0_PERIPH_BASE_ADDR 0x10320000","title":"define QUADRANT_3_CLUSTER_0_PERIPH_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_3_cluster_0_zero_mem_base_addr","text":"#define QUADRANT_3_CLUSTER_0_ZERO_MEM_BASE_ADDR 0x10330000","title":"define QUADRANT_3_CLUSTER_0_ZERO_MEM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_3_cluster_1_tcdm_base_addr","text":"#define QUADRANT_3_CLUSTER_1_TCDM_BASE_ADDR 0x10340000","title":"define QUADRANT_3_CLUSTER_1_TCDM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_3_cluster_1_periph_base_addr","text":"#define QUADRANT_3_CLUSTER_1_PERIPH_BASE_ADDR 0x10360000","title":"define QUADRANT_3_CLUSTER_1_PERIPH_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_3_cluster_1_zero_mem_base_addr","text":"#define QUADRANT_3_CLUSTER_1_ZERO_MEM_BASE_ADDR 0x10370000","title":"define QUADRANT_3_CLUSTER_1_ZERO_MEM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_3_cluster_2_tcdm_base_addr","text":"#define QUADRANT_3_CLUSTER_2_TCDM_BASE_ADDR 0x10380000","title":"define QUADRANT_3_CLUSTER_2_TCDM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_3_cluster_2_periph_base_addr","text":"#define QUADRANT_3_CLUSTER_2_PERIPH_BASE_ADDR 0x103A0000","title":"define QUADRANT_3_CLUSTER_2_PERIPH_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_3_cluster_2_zero_mem_base_addr","text":"#define QUADRANT_3_CLUSTER_2_ZERO_MEM_BASE_ADDR 0x103B0000","title":"define QUADRANT_3_CLUSTER_2_ZERO_MEM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_3_cluster_3_tcdm_base_addr","text":"#define QUADRANT_3_CLUSTER_3_TCDM_BASE_ADDR 0x103C0000","title":"define QUADRANT_3_CLUSTER_3_TCDM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_3_cluster_3_periph_base_addr","text":"#define QUADRANT_3_CLUSTER_3_PERIPH_BASE_ADDR 0x103E0000","title":"define QUADRANT_3_CLUSTER_3_PERIPH_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_3_cluster_3_zero_mem_base_addr","text":"#define QUADRANT_3_CLUSTER_3_ZERO_MEM_BASE_ADDR 0x103F0000","title":"define QUADRANT_3_CLUSTER_3_ZERO_MEM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quad_3_cfg_base_addr","text":"#define QUAD_3_CFG_BASE_ADDR 0x0B030000","title":"define QUAD_3_CFG_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_4_cluster_0_tcdm_base_addr","text":"#define QUADRANT_4_CLUSTER_0_TCDM_BASE_ADDR 0x10400000","title":"define QUADRANT_4_CLUSTER_0_TCDM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_4_cluster_0_periph_base_addr","text":"#define QUADRANT_4_CLUSTER_0_PERIPH_BASE_ADDR 0x10420000","title":"define QUADRANT_4_CLUSTER_0_PERIPH_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_4_cluster_0_zero_mem_base_addr","text":"#define QUADRANT_4_CLUSTER_0_ZERO_MEM_BASE_ADDR 0x10430000","title":"define QUADRANT_4_CLUSTER_0_ZERO_MEM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_4_cluster_1_tcdm_base_addr","text":"#define QUADRANT_4_CLUSTER_1_TCDM_BASE_ADDR 0x10440000","title":"define QUADRANT_4_CLUSTER_1_TCDM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_4_cluster_1_periph_base_addr","text":"#define QUADRANT_4_CLUSTER_1_PERIPH_BASE_ADDR 0x10460000","title":"define QUADRANT_4_CLUSTER_1_PERIPH_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_4_cluster_1_zero_mem_base_addr","text":"#define QUADRANT_4_CLUSTER_1_ZERO_MEM_BASE_ADDR 0x10470000","title":"define QUADRANT_4_CLUSTER_1_ZERO_MEM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_4_cluster_2_tcdm_base_addr","text":"#define QUADRANT_4_CLUSTER_2_TCDM_BASE_ADDR 0x10480000","title":"define QUADRANT_4_CLUSTER_2_TCDM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_4_cluster_2_periph_base_addr","text":"#define QUADRANT_4_CLUSTER_2_PERIPH_BASE_ADDR 0x104A0000","title":"define QUADRANT_4_CLUSTER_2_PERIPH_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_4_cluster_2_zero_mem_base_addr","text":"#define QUADRANT_4_CLUSTER_2_ZERO_MEM_BASE_ADDR 0x104B0000","title":"define QUADRANT_4_CLUSTER_2_ZERO_MEM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_4_cluster_3_tcdm_base_addr","text":"#define QUADRANT_4_CLUSTER_3_TCDM_BASE_ADDR 0x104C0000","title":"define QUADRANT_4_CLUSTER_3_TCDM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_4_cluster_3_periph_base_addr","text":"#define QUADRANT_4_CLUSTER_3_PERIPH_BASE_ADDR 0x104E0000","title":"define QUADRANT_4_CLUSTER_3_PERIPH_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_4_cluster_3_zero_mem_base_addr","text":"#define QUADRANT_4_CLUSTER_3_ZERO_MEM_BASE_ADDR 0x104F0000","title":"define QUADRANT_4_CLUSTER_3_ZERO_MEM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quad_4_cfg_base_addr","text":"#define QUAD_4_CFG_BASE_ADDR 0x0B040000","title":"define QUAD_4_CFG_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_5_cluster_0_tcdm_base_addr","text":"#define QUADRANT_5_CLUSTER_0_TCDM_BASE_ADDR 0x10500000","title":"define QUADRANT_5_CLUSTER_0_TCDM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_5_cluster_0_periph_base_addr","text":"#define QUADRANT_5_CLUSTER_0_PERIPH_BASE_ADDR 0x10520000","title":"define QUADRANT_5_CLUSTER_0_PERIPH_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_5_cluster_0_zero_mem_base_addr","text":"#define QUADRANT_5_CLUSTER_0_ZERO_MEM_BASE_ADDR 0x10530000","title":"define QUADRANT_5_CLUSTER_0_ZERO_MEM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_5_cluster_1_tcdm_base_addr","text":"#define QUADRANT_5_CLUSTER_1_TCDM_BASE_ADDR 0x10540000","title":"define QUADRANT_5_CLUSTER_1_TCDM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_5_cluster_1_periph_base_addr","text":"#define QUADRANT_5_CLUSTER_1_PERIPH_BASE_ADDR 0x10560000","title":"define QUADRANT_5_CLUSTER_1_PERIPH_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_5_cluster_1_zero_mem_base_addr","text":"#define QUADRANT_5_CLUSTER_1_ZERO_MEM_BASE_ADDR 0x10570000","title":"define QUADRANT_5_CLUSTER_1_ZERO_MEM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_5_cluster_2_tcdm_base_addr","text":"#define QUADRANT_5_CLUSTER_2_TCDM_BASE_ADDR 0x10580000","title":"define QUADRANT_5_CLUSTER_2_TCDM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_5_cluster_2_periph_base_addr","text":"#define QUADRANT_5_CLUSTER_2_PERIPH_BASE_ADDR 0x105A0000","title":"define QUADRANT_5_CLUSTER_2_PERIPH_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_5_cluster_2_zero_mem_base_addr","text":"#define QUADRANT_5_CLUSTER_2_ZERO_MEM_BASE_ADDR 0x105B0000","title":"define QUADRANT_5_CLUSTER_2_ZERO_MEM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_5_cluster_3_tcdm_base_addr","text":"#define QUADRANT_5_CLUSTER_3_TCDM_BASE_ADDR 0x105C0000","title":"define QUADRANT_5_CLUSTER_3_TCDM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_5_cluster_3_periph_base_addr","text":"#define QUADRANT_5_CLUSTER_3_PERIPH_BASE_ADDR 0x105E0000","title":"define QUADRANT_5_CLUSTER_3_PERIPH_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quadrant_5_cluster_3_zero_mem_base_addr","text":"#define QUADRANT_5_CLUSTER_3_ZERO_MEM_BASE_ADDR 0x105F0000","title":"define QUADRANT_5_CLUSTER_3_ZERO_MEM_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-quad_5_cfg_base_addr","text":"#define QUAD_5_CFG_BASE_ADDR 0x0B050000","title":"define QUAD_5_CFG_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-hbm_cfg_top_base_addr","text":"#define HBM_CFG_TOP_BASE_ADDR 0x08000000","title":"define HBM_CFG_TOP_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-hbm_cfg_phy_base_addr","text":"#define HBM_CFG_PHY_BASE_ADDR 0x09000000","title":"define HBM_CFG_PHY_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-hbm_cfg_seq_base_addr","text":"#define HBM_CFG_SEQ_BASE_ADDR 0x0A000000","title":"define HBM_CFG_SEQ_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#define-hbm_cfg_ctrl_base_addr","text":"#define HBM_CFG_CTRL_BASE_ADDR 0x0A800000","title":"define HBM_CFG_CTRL_BASE_ADDR"},{"location":"runtime/Files/occamy__base__addr_8h/#source-code","text":"// Copyright 2020 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 // Generated by occamygen.py #pragma once #define DEBUG_BASE_ADDR 0x00000000 #define SOC_CTRL_BASE_ADDR 0x02000000 #define FLL_SYSTEM_BASE_ADDR 0x02001000 #define FLL_PERIPH_BASE_ADDR 0x02001400 #define FLL_HBM2E_BASE_ADDR 0x02001800 #define UART_BASE_ADDR 0x02002000 #define GPIO_BASE_ADDR 0x02003000 #define I2C_BASE_ADDR 0x02004000 #define CHIP_CTRL_BASE_ADDR 0x02005000 #define TIMER_BASE_ADDR 0x02006000 #define HBM_XBAR_CFG_BASE_ADDR 0x02007000 #define SPIM_BASE_ADDR 0x03000000 #define PCIE_CFG_BASE_ADDR 0x05000000 #define HBI_WIDE_CFG_BASE_ADDR 0x06000000 #define HBI_NARROW_CFG_BASE_ADDR 0x07000000 #define PLIC_BASE_ADDR 0x0C000000 #define BOOTROM_BASE_ADDR 0x01000000 #define CLINT_BASE_ADDR 0x04000000 #define PCIE0_BASE_ADDR 0x20000000 #define PCIE1_BASE_ADDR 0x48000000 #define SPM_NARROW_BASE_ADDR 0x70000000 #define SPM_WIDE_BASE_ADDR 0x71000000 #define WIDE_ZERO_MEM_BASE_ADDR 0x100000000 #define SYS_IDMA_CFG_BASE_ADDR 0x11000000 #define HBI_BASE_ADDR 0x10000000000 #define HBM_00_BASE_ADDR 0x80000000 #define HBM_01_BASE_ADDR 0x1000000000 #define HBM_10_BASE_ADDR 0xC0000000 #define HBM_11_BASE_ADDR 0x1040000000 #define HBM_2_BASE_ADDR 0x1080000000 #define HBM_3_BASE_ADDR 0x10C0000000 #define HBM_4_BASE_ADDR 0x1100000000 #define HBM_5_BASE_ADDR 0x1140000000 #define HBM_6_BASE_ADDR 0x1180000000 #define HBM_7_BASE_ADDR 0x11C0000000 #define QUADRANT_0_CLUSTER_0_TCDM_BASE_ADDR 0x10000000 #define QUADRANT_0_CLUSTER_0_PERIPH_BASE_ADDR 0x10020000 #define QUADRANT_0_CLUSTER_0_ZERO_MEM_BASE_ADDR 0x10030000 #define QUADRANT_0_CLUSTER_1_TCDM_BASE_ADDR 0x10040000 #define QUADRANT_0_CLUSTER_1_PERIPH_BASE_ADDR 0x10060000 #define QUADRANT_0_CLUSTER_1_ZERO_MEM_BASE_ADDR 0x10070000 #define QUADRANT_0_CLUSTER_2_TCDM_BASE_ADDR 0x10080000 #define QUADRANT_0_CLUSTER_2_PERIPH_BASE_ADDR 0x100A0000 #define QUADRANT_0_CLUSTER_2_ZERO_MEM_BASE_ADDR 0x100B0000 #define QUADRANT_0_CLUSTER_3_TCDM_BASE_ADDR 0x100C0000 #define QUADRANT_0_CLUSTER_3_PERIPH_BASE_ADDR 0x100E0000 #define QUADRANT_0_CLUSTER_3_ZERO_MEM_BASE_ADDR 0x100F0000 #define QUAD_0_CFG_BASE_ADDR 0x0B000000 #define QUADRANT_1_CLUSTER_0_TCDM_BASE_ADDR 0x10100000 #define QUADRANT_1_CLUSTER_0_PERIPH_BASE_ADDR 0x10120000 #define QUADRANT_1_CLUSTER_0_ZERO_MEM_BASE_ADDR 0x10130000 #define QUADRANT_1_CLUSTER_1_TCDM_BASE_ADDR 0x10140000 #define QUADRANT_1_CLUSTER_1_PERIPH_BASE_ADDR 0x10160000 #define QUADRANT_1_CLUSTER_1_ZERO_MEM_BASE_ADDR 0x10170000 #define QUADRANT_1_CLUSTER_2_TCDM_BASE_ADDR 0x10180000 #define QUADRANT_1_CLUSTER_2_PERIPH_BASE_ADDR 0x101A0000 #define QUADRANT_1_CLUSTER_2_ZERO_MEM_BASE_ADDR 0x101B0000 #define QUADRANT_1_CLUSTER_3_TCDM_BASE_ADDR 0x101C0000 #define QUADRANT_1_CLUSTER_3_PERIPH_BASE_ADDR 0x101E0000 #define QUADRANT_1_CLUSTER_3_ZERO_MEM_BASE_ADDR 0x101F0000 #define QUAD_1_CFG_BASE_ADDR 0x0B010000 #define QUADRANT_2_CLUSTER_0_TCDM_BASE_ADDR 0x10200000 #define QUADRANT_2_CLUSTER_0_PERIPH_BASE_ADDR 0x10220000 #define QUADRANT_2_CLUSTER_0_ZERO_MEM_BASE_ADDR 0x10230000 #define QUADRANT_2_CLUSTER_1_TCDM_BASE_ADDR 0x10240000 #define QUADRANT_2_CLUSTER_1_PERIPH_BASE_ADDR 0x10260000 #define QUADRANT_2_CLUSTER_1_ZERO_MEM_BASE_ADDR 0x10270000 #define QUADRANT_2_CLUSTER_2_TCDM_BASE_ADDR 0x10280000 #define QUADRANT_2_CLUSTER_2_PERIPH_BASE_ADDR 0x102A0000 #define QUADRANT_2_CLUSTER_2_ZERO_MEM_BASE_ADDR 0x102B0000 #define QUADRANT_2_CLUSTER_3_TCDM_BASE_ADDR 0x102C0000 #define QUADRANT_2_CLUSTER_3_PERIPH_BASE_ADDR 0x102E0000 #define QUADRANT_2_CLUSTER_3_ZERO_MEM_BASE_ADDR 0x102F0000 #define QUAD_2_CFG_BASE_ADDR 0x0B020000 #define QUADRANT_3_CLUSTER_0_TCDM_BASE_ADDR 0x10300000 #define QUADRANT_3_CLUSTER_0_PERIPH_BASE_ADDR 0x10320000 #define QUADRANT_3_CLUSTER_0_ZERO_MEM_BASE_ADDR 0x10330000 #define QUADRANT_3_CLUSTER_1_TCDM_BASE_ADDR 0x10340000 #define QUADRANT_3_CLUSTER_1_PERIPH_BASE_ADDR 0x10360000 #define QUADRANT_3_CLUSTER_1_ZERO_MEM_BASE_ADDR 0x10370000 #define QUADRANT_3_CLUSTER_2_TCDM_BASE_ADDR 0x10380000 #define QUADRANT_3_CLUSTER_2_PERIPH_BASE_ADDR 0x103A0000 #define QUADRANT_3_CLUSTER_2_ZERO_MEM_BASE_ADDR 0x103B0000 #define QUADRANT_3_CLUSTER_3_TCDM_BASE_ADDR 0x103C0000 #define QUADRANT_3_CLUSTER_3_PERIPH_BASE_ADDR 0x103E0000 #define QUADRANT_3_CLUSTER_3_ZERO_MEM_BASE_ADDR 0x103F0000 #define QUAD_3_CFG_BASE_ADDR 0x0B030000 #define QUADRANT_4_CLUSTER_0_TCDM_BASE_ADDR 0x10400000 #define QUADRANT_4_CLUSTER_0_PERIPH_BASE_ADDR 0x10420000 #define QUADRANT_4_CLUSTER_0_ZERO_MEM_BASE_ADDR 0x10430000 #define QUADRANT_4_CLUSTER_1_TCDM_BASE_ADDR 0x10440000 #define QUADRANT_4_CLUSTER_1_PERIPH_BASE_ADDR 0x10460000 #define QUADRANT_4_CLUSTER_1_ZERO_MEM_BASE_ADDR 0x10470000 #define QUADRANT_4_CLUSTER_2_TCDM_BASE_ADDR 0x10480000 #define QUADRANT_4_CLUSTER_2_PERIPH_BASE_ADDR 0x104A0000 #define QUADRANT_4_CLUSTER_2_ZERO_MEM_BASE_ADDR 0x104B0000 #define QUADRANT_4_CLUSTER_3_TCDM_BASE_ADDR 0x104C0000 #define QUADRANT_4_CLUSTER_3_PERIPH_BASE_ADDR 0x104E0000 #define QUADRANT_4_CLUSTER_3_ZERO_MEM_BASE_ADDR 0x104F0000 #define QUAD_4_CFG_BASE_ADDR 0x0B040000 #define QUADRANT_5_CLUSTER_0_TCDM_BASE_ADDR 0x10500000 #define QUADRANT_5_CLUSTER_0_PERIPH_BASE_ADDR 0x10520000 #define QUADRANT_5_CLUSTER_0_ZERO_MEM_BASE_ADDR 0x10530000 #define QUADRANT_5_CLUSTER_1_TCDM_BASE_ADDR 0x10540000 #define QUADRANT_5_CLUSTER_1_PERIPH_BASE_ADDR 0x10560000 #define QUADRANT_5_CLUSTER_1_ZERO_MEM_BASE_ADDR 0x10570000 #define QUADRANT_5_CLUSTER_2_TCDM_BASE_ADDR 0x10580000 #define QUADRANT_5_CLUSTER_2_PERIPH_BASE_ADDR 0x105A0000 #define QUADRANT_5_CLUSTER_2_ZERO_MEM_BASE_ADDR 0x105B0000 #define QUADRANT_5_CLUSTER_3_TCDM_BASE_ADDR 0x105C0000 #define QUADRANT_5_CLUSTER_3_PERIPH_BASE_ADDR 0x105E0000 #define QUADRANT_5_CLUSTER_3_ZERO_MEM_BASE_ADDR 0x105F0000 #define QUAD_5_CFG_BASE_ADDR 0x0B050000 #define HBM_CFG_TOP_BASE_ADDR 0x08000000 #define HBM_CFG_PHY_BASE_ADDR 0x09000000 #define HBM_CFG_SEQ_BASE_ADDR 0x0A000000 #define HBM_CFG_CTRL_BASE_ADDR 0x0A800000 Updated on 2022-05-17 at 12:28:58 +0000","title":"Source code"},{"location":"runtime/Files/occamy__hbm__xbar__peripheral_8h/","text":"snRuntime/include/occamy_hbm_xbar_peripheral.h Defines Name OCCAMY_HBM_XBAR_PARAM_REG_WIDTH OCCAMY_HBM_XBAR_INTERLEAVED_ENA_REG_OFFSET OCCAMY_HBM_XBAR_INTERLEAVED_ENA_INTERLEAVED_ENA_BIT Macros Documentation define OCCAMY_HBM_XBAR_PARAM_REG_WIDTH #define OCCAMY_HBM_XBAR_PARAM_REG_WIDTH 32 define OCCAMY_HBM_XBAR_INTERLEAVED_ENA_REG_OFFSET #define OCCAMY_HBM_XBAR_INTERLEAVED_ENA_REG_OFFSET 0x0 define OCCAMY_HBM_XBAR_INTERLEAVED_ENA_INTERLEAVED_ENA_BIT #define OCCAMY_HBM_XBAR_INTERLEAVED_ENA_INTERLEAVED_ENA_BIT 0 Source code // Generated register defines for occamy_HBM_xbar // Copyright information found in source file: // Copyright 2020 ETH Zurich and University of Bologna. // Licensing information found in source file: // Licensed under Solderpad Hardware License, Version 0.51, see LICENSE for // details. SPDX-License-Identifier: SHL-0.51 #ifndef _OCCAMY_HBM_XBAR_REG_DEFS_ #define _OCCAMY_HBM_XBAR_REG_DEFS_ #ifdef __cplusplus extern \"C\" { #endif // Register width #define OCCAMY_HBM_XBAR_PARAM_REG_WIDTH 32 // Interleaved mode of the x-bar is enabled. #define OCCAMY_HBM_XBAR_INTERLEAVED_ENA_REG_OFFSET 0x0 #define OCCAMY_HBM_XBAR_INTERLEAVED_ENA_INTERLEAVED_ENA_BIT 0 #ifdef __cplusplus } // extern \"C\" #endif #endif // _OCCAMY_HBM_XBAR_REG_DEFS_ // End generated register defines for occamy_HBM_xbar Updated on 2022-05-17 at 12:28:58 +0000","title":"snRuntime/include/occamy_hbm_xbar_peripheral.h"},{"location":"runtime/Files/occamy__hbm__xbar__peripheral_8h/#snruntimeincludeoccamy_hbm_xbar_peripheralh","text":"","title":"snRuntime/include/occamy_hbm_xbar_peripheral.h"},{"location":"runtime/Files/occamy__hbm__xbar__peripheral_8h/#defines","text":"Name OCCAMY_HBM_XBAR_PARAM_REG_WIDTH OCCAMY_HBM_XBAR_INTERLEAVED_ENA_REG_OFFSET OCCAMY_HBM_XBAR_INTERLEAVED_ENA_INTERLEAVED_ENA_BIT","title":"Defines"},{"location":"runtime/Files/occamy__hbm__xbar__peripheral_8h/#macros-documentation","text":"","title":"Macros Documentation"},{"location":"runtime/Files/occamy__hbm__xbar__peripheral_8h/#define-occamy_hbm_xbar_param_reg_width","text":"#define OCCAMY_HBM_XBAR_PARAM_REG_WIDTH 32","title":"define OCCAMY_HBM_XBAR_PARAM_REG_WIDTH"},{"location":"runtime/Files/occamy__hbm__xbar__peripheral_8h/#define-occamy_hbm_xbar_interleaved_ena_reg_offset","text":"#define OCCAMY_HBM_XBAR_INTERLEAVED_ENA_REG_OFFSET 0x0","title":"define OCCAMY_HBM_XBAR_INTERLEAVED_ENA_REG_OFFSET"},{"location":"runtime/Files/occamy__hbm__xbar__peripheral_8h/#define-occamy_hbm_xbar_interleaved_ena_interleaved_ena_bit","text":"#define OCCAMY_HBM_XBAR_INTERLEAVED_ENA_INTERLEAVED_ENA_BIT 0","title":"define OCCAMY_HBM_XBAR_INTERLEAVED_ENA_INTERLEAVED_ENA_BIT"},{"location":"runtime/Files/occamy__hbm__xbar__peripheral_8h/#source-code","text":"// Generated register defines for occamy_HBM_xbar // Copyright information found in source file: // Copyright 2020 ETH Zurich and University of Bologna. // Licensing information found in source file: // Licensed under Solderpad Hardware License, Version 0.51, see LICENSE for // details. SPDX-License-Identifier: SHL-0.51 #ifndef _OCCAMY_HBM_XBAR_REG_DEFS_ #define _OCCAMY_HBM_XBAR_REG_DEFS_ #ifdef __cplusplus extern \"C\" { #endif // Register width #define OCCAMY_HBM_XBAR_PARAM_REG_WIDTH 32 // Interleaved mode of the x-bar is enabled. #define OCCAMY_HBM_XBAR_INTERLEAVED_ENA_REG_OFFSET 0x0 #define OCCAMY_HBM_XBAR_INTERLEAVED_ENA_INTERLEAVED_ENA_BIT 0 #ifdef __cplusplus } // extern \"C\" #endif #endif // _OCCAMY_HBM_XBAR_REG_DEFS_ // End generated register defines for occamy_HBM_xbar Updated on 2022-05-17 at 12:28:58 +0000","title":"Source code"},{"location":"runtime/Files/occamy__quad__peripheral_8h/","text":"snRuntime/include/occamy_quad_peripheral.h Defines Name OCCAMY_QUADRANT_S1_PARAM_REG_WIDTH OCCAMY_QUADRANT_S1_CLK_ENA_REG_OFFSET OCCAMY_QUADRANT_S1_CLK_ENA_CLK_ENA_BIT OCCAMY_QUADRANT_S1_RESET_N_REG_OFFSET OCCAMY_QUADRANT_S1_RESET_N_RESET_N_BIT OCCAMY_QUADRANT_S1_ISOLATE_REG_OFFSET OCCAMY_QUADRANT_S1_ISOLATE_NARROW_IN_BIT OCCAMY_QUADRANT_S1_ISOLATE_NARROW_OUT_BIT OCCAMY_QUADRANT_S1_ISOLATE_WIDE_IN_BIT OCCAMY_QUADRANT_S1_ISOLATE_WIDE_OUT_BIT OCCAMY_QUADRANT_S1_ISOLATED_REG_OFFSET OCCAMY_QUADRANT_S1_ISOLATED_NARROW_IN_BIT OCCAMY_QUADRANT_S1_ISOLATED_NARROW_OUT_BIT OCCAMY_QUADRANT_S1_ISOLATED_WIDE_IN_BIT OCCAMY_QUADRANT_S1_ISOLATED_WIDE_OUT_BIT OCCAMY_QUADRANT_S1_RO_CACHE_ENABLE_REG_OFFSET OCCAMY_QUADRANT_S1_RO_CACHE_ENABLE_ENABLE_BIT OCCAMY_QUADRANT_S1_RO_CACHE_FLUSH_REG_OFFSET OCCAMY_QUADRANT_S1_RO_CACHE_FLUSH_FLUSH_BIT OCCAMY_QUADRANT_S1_TLB_WIDE_ENABLE_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENABLE_ENABLE_BIT OCCAMY_QUADRANT_S1_TLB_NARROW_ENABLE_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENABLE_ENABLE_BIT OCCAMY_QUADRANT_S1_RO_START_ADDR_LOW_0_REG_OFFSET OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_REG_OFFSET OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_ADDR_HIGH_MASK OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_ADDR_HIGH_OFFSET OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_ADDR_HIGH_FIELD OCCAMY_QUADRANT_S1_RO_END_ADDR_LOW_0_REG_OFFSET OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_REG_OFFSET OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_ADDR_HIGH_MASK OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_ADDR_HIGH_OFFSET OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_ADDR_HIGH_FIELD OCCAMY_QUADRANT_S1_RO_START_ADDR_LOW_1_REG_OFFSET OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_REG_OFFSET OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_ADDR_HIGH_MASK OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_ADDR_HIGH_OFFSET OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_ADDR_HIGH_FIELD OCCAMY_QUADRANT_S1_RO_END_ADDR_LOW_1_REG_OFFSET OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_REG_OFFSET OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_ADDR_HIGH_MASK OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_ADDR_HIGH_OFFSET OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_ADDR_HIGH_FIELD OCCAMY_QUADRANT_S1_RO_START_ADDR_LOW_2_REG_OFFSET OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_REG_OFFSET OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_ADDR_HIGH_MASK OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_ADDR_HIGH_OFFSET OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_ADDR_HIGH_FIELD OCCAMY_QUADRANT_S1_RO_END_ADDR_LOW_2_REG_OFFSET OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_REG_OFFSET OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_ADDR_HIGH_MASK OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_ADDR_HIGH_OFFSET OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_ADDR_HIGH_FIELD OCCAMY_QUADRANT_S1_RO_START_ADDR_LOW_3_REG_OFFSET OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_REG_OFFSET OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_ADDR_HIGH_MASK OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_ADDR_HIGH_OFFSET OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_ADDR_HIGH_FIELD OCCAMY_QUADRANT_S1_RO_END_ADDR_LOW_3_REG_OFFSET OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_REG_OFFSET OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_ADDR_HIGH_MASK OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_ADDR_HIGH_OFFSET OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_ADDR_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_FLAGS_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_FLAGS_VALID_BIT OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_FLAGS_READ_ONLY_BIT OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_FLAGS_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_FLAGS_VALID_BIT OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_FLAGS_READ_ONLY_BIT OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_FLAGS_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_FLAGS_VALID_BIT OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_FLAGS_READ_ONLY_BIT OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_FLAGS_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_FLAGS_VALID_BIT OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_FLAGS_READ_ONLY_BIT OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_FLAGS_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_FLAGS_VALID_BIT OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_FLAGS_READ_ONLY_BIT OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_FLAGS_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_FLAGS_VALID_BIT OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_FLAGS_READ_ONLY_BIT OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_FLAGS_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_FLAGS_VALID_BIT OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_FLAGS_READ_ONLY_BIT OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_FLAGS_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_FLAGS_VALID_BIT OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_FLAGS_READ_ONLY_BIT OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_FLAGS_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_FLAGS_VALID_BIT OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_FLAGS_READ_ONLY_BIT OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_FLAGS_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_FLAGS_VALID_BIT OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_FLAGS_READ_ONLY_BIT OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_FLAGS_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_FLAGS_VALID_BIT OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_FLAGS_READ_ONLY_BIT OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_FLAGS_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_FLAGS_VALID_BIT OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_FLAGS_READ_ONLY_BIT OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_FLAGS_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_FLAGS_VALID_BIT OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_FLAGS_READ_ONLY_BIT OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_FLAGS_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_FLAGS_VALID_BIT OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_FLAGS_READ_ONLY_BIT OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_FLAGS_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_FLAGS_VALID_BIT OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_FLAGS_READ_ONLY_BIT OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_FLAGS_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_FLAGS_VALID_BIT OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_FLAGS_READ_ONLY_BIT Macros Documentation define OCCAMY_QUADRANT_S1_PARAM_REG_WIDTH #define OCCAMY_QUADRANT_S1_PARAM_REG_WIDTH 32 define OCCAMY_QUADRANT_S1_CLK_ENA_REG_OFFSET #define OCCAMY_QUADRANT_S1_CLK_ENA_REG_OFFSET 0x0 define OCCAMY_QUADRANT_S1_CLK_ENA_CLK_ENA_BIT #define OCCAMY_QUADRANT_S1_CLK_ENA_CLK_ENA_BIT 0 define OCCAMY_QUADRANT_S1_RESET_N_REG_OFFSET #define OCCAMY_QUADRANT_S1_RESET_N_REG_OFFSET 0x4 define OCCAMY_QUADRANT_S1_RESET_N_RESET_N_BIT #define OCCAMY_QUADRANT_S1_RESET_N_RESET_N_BIT 0 define OCCAMY_QUADRANT_S1_ISOLATE_REG_OFFSET #define OCCAMY_QUADRANT_S1_ISOLATE_REG_OFFSET 0x8 define OCCAMY_QUADRANT_S1_ISOLATE_NARROW_IN_BIT #define OCCAMY_QUADRANT_S1_ISOLATE_NARROW_IN_BIT 0 define OCCAMY_QUADRANT_S1_ISOLATE_NARROW_OUT_BIT #define OCCAMY_QUADRANT_S1_ISOLATE_NARROW_OUT_BIT 1 define OCCAMY_QUADRANT_S1_ISOLATE_WIDE_IN_BIT #define OCCAMY_QUADRANT_S1_ISOLATE_WIDE_IN_BIT 2 define OCCAMY_QUADRANT_S1_ISOLATE_WIDE_OUT_BIT #define OCCAMY_QUADRANT_S1_ISOLATE_WIDE_OUT_BIT 3 define OCCAMY_QUADRANT_S1_ISOLATED_REG_OFFSET #define OCCAMY_QUADRANT_S1_ISOLATED_REG_OFFSET 0xc define OCCAMY_QUADRANT_S1_ISOLATED_NARROW_IN_BIT #define OCCAMY_QUADRANT_S1_ISOLATED_NARROW_IN_BIT 0 define OCCAMY_QUADRANT_S1_ISOLATED_NARROW_OUT_BIT #define OCCAMY_QUADRANT_S1_ISOLATED_NARROW_OUT_BIT 1 define OCCAMY_QUADRANT_S1_ISOLATED_WIDE_IN_BIT #define OCCAMY_QUADRANT_S1_ISOLATED_WIDE_IN_BIT 2 define OCCAMY_QUADRANT_S1_ISOLATED_WIDE_OUT_BIT #define OCCAMY_QUADRANT_S1_ISOLATED_WIDE_OUT_BIT 3 define OCCAMY_QUADRANT_S1_RO_CACHE_ENABLE_REG_OFFSET #define OCCAMY_QUADRANT_S1_RO_CACHE_ENABLE_REG_OFFSET 0x10 define OCCAMY_QUADRANT_S1_RO_CACHE_ENABLE_ENABLE_BIT #define OCCAMY_QUADRANT_S1_RO_CACHE_ENABLE_ENABLE_BIT 0 define OCCAMY_QUADRANT_S1_RO_CACHE_FLUSH_REG_OFFSET #define OCCAMY_QUADRANT_S1_RO_CACHE_FLUSH_REG_OFFSET 0x14 define OCCAMY_QUADRANT_S1_RO_CACHE_FLUSH_FLUSH_BIT #define OCCAMY_QUADRANT_S1_RO_CACHE_FLUSH_FLUSH_BIT 0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENABLE_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENABLE_REG_OFFSET 0x18 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENABLE_ENABLE_BIT #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENABLE_ENABLE_BIT 0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENABLE_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENABLE_REG_OFFSET 0x1c define OCCAMY_QUADRANT_S1_TLB_NARROW_ENABLE_ENABLE_BIT #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENABLE_ENABLE_BIT 0 define OCCAMY_QUADRANT_S1_RO_START_ADDR_LOW_0_REG_OFFSET #define OCCAMY_QUADRANT_S1_RO_START_ADDR_LOW_0_REG_OFFSET 0x100 define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_REG_OFFSET #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_REG_OFFSET 0x104 define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_ADDR_HIGH_MASK #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_ADDR_HIGH_MASK 0xffff define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_ADDR_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_ADDR_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_ADDR_HIGH_FIELD #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_ADDR_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_ADDR_HIGH_MASK, \\ .index = OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_ADDR_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_RO_END_ADDR_LOW_0_REG_OFFSET #define OCCAMY_QUADRANT_S1_RO_END_ADDR_LOW_0_REG_OFFSET 0x108 define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_REG_OFFSET #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_REG_OFFSET 0x10c define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_ADDR_HIGH_MASK #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_ADDR_HIGH_MASK 0xffff define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_ADDR_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_ADDR_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_ADDR_HIGH_FIELD #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_ADDR_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_ADDR_HIGH_MASK, \\ .index = OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_ADDR_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_RO_START_ADDR_LOW_1_REG_OFFSET #define OCCAMY_QUADRANT_S1_RO_START_ADDR_LOW_1_REG_OFFSET 0x110 define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_REG_OFFSET #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_REG_OFFSET 0x114 define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_ADDR_HIGH_MASK #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_ADDR_HIGH_MASK 0xffff define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_ADDR_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_ADDR_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_ADDR_HIGH_FIELD #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_ADDR_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_ADDR_HIGH_MASK, \\ .index = OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_ADDR_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_RO_END_ADDR_LOW_1_REG_OFFSET #define OCCAMY_QUADRANT_S1_RO_END_ADDR_LOW_1_REG_OFFSET 0x118 define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_REG_OFFSET #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_REG_OFFSET 0x11c define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_ADDR_HIGH_MASK #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_ADDR_HIGH_MASK 0xffff define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_ADDR_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_ADDR_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_ADDR_HIGH_FIELD #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_ADDR_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_ADDR_HIGH_MASK, \\ .index = OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_ADDR_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_RO_START_ADDR_LOW_2_REG_OFFSET #define OCCAMY_QUADRANT_S1_RO_START_ADDR_LOW_2_REG_OFFSET 0x120 define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_REG_OFFSET #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_REG_OFFSET 0x124 define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_ADDR_HIGH_MASK #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_ADDR_HIGH_MASK 0xffff define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_ADDR_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_ADDR_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_ADDR_HIGH_FIELD #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_ADDR_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_ADDR_HIGH_MASK, \\ .index = OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_ADDR_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_RO_END_ADDR_LOW_2_REG_OFFSET #define OCCAMY_QUADRANT_S1_RO_END_ADDR_LOW_2_REG_OFFSET 0x128 define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_REG_OFFSET #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_REG_OFFSET 0x12c define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_ADDR_HIGH_MASK #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_ADDR_HIGH_MASK 0xffff define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_ADDR_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_ADDR_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_ADDR_HIGH_FIELD #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_ADDR_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_ADDR_HIGH_MASK, \\ .index = OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_ADDR_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_RO_START_ADDR_LOW_3_REG_OFFSET #define OCCAMY_QUADRANT_S1_RO_START_ADDR_LOW_3_REG_OFFSET 0x130 define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_REG_OFFSET #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_REG_OFFSET 0x134 define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_ADDR_HIGH_MASK #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_ADDR_HIGH_MASK 0xffff define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_ADDR_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_ADDR_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_ADDR_HIGH_FIELD #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_ADDR_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_ADDR_HIGH_MASK, \\ .index = OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_ADDR_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_RO_END_ADDR_LOW_3_REG_OFFSET #define OCCAMY_QUADRANT_S1_RO_END_ADDR_LOW_3_REG_OFFSET 0x138 define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_REG_OFFSET #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_REG_OFFSET 0x13c define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_ADDR_HIGH_MASK #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_ADDR_HIGH_MASK 0xffff define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_ADDR_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_ADDR_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_ADDR_HIGH_FIELD #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_ADDR_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_ADDR_HIGH_MASK, \\ .index = OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_ADDR_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_LOW_REG_OFFSET 0x800 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_REG_OFFSET 0x804 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_LOW_REG_OFFSET 0x808 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_REG_OFFSET 0x80c define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_LOW_REG_OFFSET 0x810 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_REG_OFFSET 0x814 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_FLAGS_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_FLAGS_REG_OFFSET 0x818 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_FLAGS_VALID_BIT #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_FLAGS_VALID_BIT 0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_FLAGS_READ_ONLY_BIT #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_FLAGS_READ_ONLY_BIT 1 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_LOW_REG_OFFSET 0x820 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_REG_OFFSET 0x824 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_LOW_REG_OFFSET 0x828 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_REG_OFFSET 0x82c define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_LOW_REG_OFFSET 0x830 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_REG_OFFSET 0x834 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_FLAGS_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_FLAGS_REG_OFFSET 0x838 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_FLAGS_VALID_BIT #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_FLAGS_VALID_BIT 0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_FLAGS_READ_ONLY_BIT #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_FLAGS_READ_ONLY_BIT 1 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_LOW_REG_OFFSET 0x840 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_REG_OFFSET 0x844 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_LOW_REG_OFFSET 0x848 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_REG_OFFSET 0x84c define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_LOW_REG_OFFSET 0x850 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_REG_OFFSET 0x854 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_FLAGS_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_FLAGS_REG_OFFSET 0x858 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_FLAGS_VALID_BIT #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_FLAGS_VALID_BIT 0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_FLAGS_READ_ONLY_BIT #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_FLAGS_READ_ONLY_BIT 1 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_LOW_REG_OFFSET 0x860 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_REG_OFFSET 0x864 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_LOW_REG_OFFSET 0x868 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_REG_OFFSET 0x86c define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_LOW_REG_OFFSET 0x870 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_REG_OFFSET 0x874 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_FLAGS_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_FLAGS_REG_OFFSET 0x878 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_FLAGS_VALID_BIT #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_FLAGS_VALID_BIT 0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_FLAGS_READ_ONLY_BIT #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_FLAGS_READ_ONLY_BIT 1 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_LOW_REG_OFFSET 0x880 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_REG_OFFSET 0x884 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_LOW_REG_OFFSET 0x888 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_REG_OFFSET 0x88c define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_LOW_REG_OFFSET 0x890 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_REG_OFFSET 0x894 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_FLAGS_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_FLAGS_REG_OFFSET 0x898 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_FLAGS_VALID_BIT #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_FLAGS_VALID_BIT 0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_FLAGS_READ_ONLY_BIT #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_FLAGS_READ_ONLY_BIT 1 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_LOW_REG_OFFSET 0x8a0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_REG_OFFSET 0x8a4 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_LOW_REG_OFFSET 0x8a8 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_REG_OFFSET 0x8ac define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_LOW_REG_OFFSET 0x8b0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_REG_OFFSET 0x8b4 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_FLAGS_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_FLAGS_REG_OFFSET 0x8b8 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_FLAGS_VALID_BIT #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_FLAGS_VALID_BIT 0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_FLAGS_READ_ONLY_BIT #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_FLAGS_READ_ONLY_BIT 1 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_LOW_REG_OFFSET 0x8c0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_REG_OFFSET 0x8c4 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_LOW_REG_OFFSET 0x8c8 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_REG_OFFSET 0x8cc define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_LOW_REG_OFFSET 0x8d0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_REG_OFFSET 0x8d4 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_FLAGS_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_FLAGS_REG_OFFSET 0x8d8 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_FLAGS_VALID_BIT #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_FLAGS_VALID_BIT 0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_FLAGS_READ_ONLY_BIT #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_FLAGS_READ_ONLY_BIT 1 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_LOW_REG_OFFSET 0x8e0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_REG_OFFSET 0x8e4 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_LOW_REG_OFFSET 0x8e8 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_REG_OFFSET 0x8ec define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_LOW_REG_OFFSET 0x8f0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_REG_OFFSET 0x8f4 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_FLAGS_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_FLAGS_REG_OFFSET 0x8f8 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_FLAGS_VALID_BIT #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_FLAGS_VALID_BIT 0 define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_FLAGS_READ_ONLY_BIT #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_FLAGS_READ_ONLY_BIT 1 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_LOW_REG_OFFSET 0x1000 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_REG_OFFSET 0x1004 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_LOW_REG_OFFSET 0x1008 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_REG_OFFSET 0x100c define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_LOW_REG_OFFSET 0x1010 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_REG_OFFSET 0x1014 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_FLAGS_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_FLAGS_REG_OFFSET 0x1018 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_FLAGS_VALID_BIT #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_FLAGS_VALID_BIT 0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_FLAGS_READ_ONLY_BIT #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_FLAGS_READ_ONLY_BIT 1 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_LOW_REG_OFFSET 0x1020 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_REG_OFFSET 0x1024 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_LOW_REG_OFFSET 0x1028 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_REG_OFFSET 0x102c define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_LOW_REG_OFFSET 0x1030 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_REG_OFFSET 0x1034 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_FLAGS_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_FLAGS_REG_OFFSET 0x1038 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_FLAGS_VALID_BIT #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_FLAGS_VALID_BIT 0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_FLAGS_READ_ONLY_BIT #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_FLAGS_READ_ONLY_BIT 1 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_LOW_REG_OFFSET 0x1040 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_REG_OFFSET 0x1044 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_LOW_REG_OFFSET 0x1048 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_REG_OFFSET 0x104c define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_LOW_REG_OFFSET 0x1050 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_REG_OFFSET 0x1054 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_FLAGS_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_FLAGS_REG_OFFSET 0x1058 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_FLAGS_VALID_BIT #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_FLAGS_VALID_BIT 0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_FLAGS_READ_ONLY_BIT #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_FLAGS_READ_ONLY_BIT 1 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_LOW_REG_OFFSET 0x1060 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_REG_OFFSET 0x1064 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_LOW_REG_OFFSET 0x1068 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_REG_OFFSET 0x106c define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_LOW_REG_OFFSET 0x1070 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_REG_OFFSET 0x1074 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_FLAGS_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_FLAGS_REG_OFFSET 0x1078 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_FLAGS_VALID_BIT #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_FLAGS_VALID_BIT 0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_FLAGS_READ_ONLY_BIT #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_FLAGS_READ_ONLY_BIT 1 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_LOW_REG_OFFSET 0x1080 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_REG_OFFSET 0x1084 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_LOW_REG_OFFSET 0x1088 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_REG_OFFSET 0x108c define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_LOW_REG_OFFSET 0x1090 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_REG_OFFSET 0x1094 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_FLAGS_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_FLAGS_REG_OFFSET 0x1098 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_FLAGS_VALID_BIT #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_FLAGS_VALID_BIT 0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_FLAGS_READ_ONLY_BIT #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_FLAGS_READ_ONLY_BIT 1 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_LOW_REG_OFFSET 0x10a0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_REG_OFFSET 0x10a4 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_LOW_REG_OFFSET 0x10a8 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_REG_OFFSET 0x10ac define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_LOW_REG_OFFSET 0x10b0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_REG_OFFSET 0x10b4 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_FLAGS_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_FLAGS_REG_OFFSET 0x10b8 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_FLAGS_VALID_BIT #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_FLAGS_VALID_BIT 0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_FLAGS_READ_ONLY_BIT #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_FLAGS_READ_ONLY_BIT 1 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_LOW_REG_OFFSET 0x10c0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_REG_OFFSET 0x10c4 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_LOW_REG_OFFSET 0x10c8 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_REG_OFFSET 0x10cc define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_LOW_REG_OFFSET 0x10d0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_REG_OFFSET 0x10d4 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_FLAGS_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_FLAGS_REG_OFFSET 0x10d8 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_FLAGS_VALID_BIT #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_FLAGS_VALID_BIT 0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_FLAGS_READ_ONLY_BIT #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_FLAGS_READ_ONLY_BIT 1 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_LOW_REG_OFFSET 0x10e0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_REG_OFFSET 0x10e4 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_LOW_REG_OFFSET 0x10e8 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_REG_OFFSET 0x10ec define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_LOW_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_LOW_REG_OFFSET 0x10f0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_REG_OFFSET 0x10f4 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_FLAGS_REG_OFFSET #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_FLAGS_REG_OFFSET 0x10f8 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_FLAGS_VALID_BIT #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_FLAGS_VALID_BIT 0 define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_FLAGS_READ_ONLY_BIT #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_FLAGS_READ_ONLY_BIT 1 Source code // Generated register defines for occamy_quadrant_s1 // Copyright information found in source file: // Copyright 2020 ETH Zurich and University of Bologna. // Licensing information found in source file: // Licensed under Solderpad Hardware License, Version 0.51, see LICENSE for // details. SPDX-License-Identifier: SHL-0.51 #ifndef _OCCAMY_QUADRANT_S1_REG_DEFS_ #define _OCCAMY_QUADRANT_S1_REG_DEFS_ #ifdef __cplusplus extern \"C\" { #endif // Register width #define OCCAMY_QUADRANT_S1_PARAM_REG_WIDTH 32 // Quadrant-internal clock gate enable #define OCCAMY_QUADRANT_S1_CLK_ENA_REG_OFFSET 0x0 #define OCCAMY_QUADRANT_S1_CLK_ENA_CLK_ENA_BIT 0 // Quadrant-internal asynchronous active-low reset #define OCCAMY_QUADRANT_S1_RESET_N_REG_OFFSET 0x4 #define OCCAMY_QUADRANT_S1_RESET_N_RESET_N_BIT 0 // Isolate ports of given quadrant. #define OCCAMY_QUADRANT_S1_ISOLATE_REG_OFFSET 0x8 #define OCCAMY_QUADRANT_S1_ISOLATE_NARROW_IN_BIT 0 #define OCCAMY_QUADRANT_S1_ISOLATE_NARROW_OUT_BIT 1 #define OCCAMY_QUADRANT_S1_ISOLATE_WIDE_IN_BIT 2 #define OCCAMY_QUADRANT_S1_ISOLATE_WIDE_OUT_BIT 3 // Isolation status of S1 quadrant and port #define OCCAMY_QUADRANT_S1_ISOLATED_REG_OFFSET 0xc #define OCCAMY_QUADRANT_S1_ISOLATED_NARROW_IN_BIT 0 #define OCCAMY_QUADRANT_S1_ISOLATED_NARROW_OUT_BIT 1 #define OCCAMY_QUADRANT_S1_ISOLATED_WIDE_IN_BIT 2 #define OCCAMY_QUADRANT_S1_ISOLATED_WIDE_OUT_BIT 3 // Enable read-only cache of quadrant. #define OCCAMY_QUADRANT_S1_RO_CACHE_ENABLE_REG_OFFSET 0x10 #define OCCAMY_QUADRANT_S1_RO_CACHE_ENABLE_ENABLE_BIT 0 // Flush read-only cache. #define OCCAMY_QUADRANT_S1_RO_CACHE_FLUSH_REG_OFFSET 0x14 #define OCCAMY_QUADRANT_S1_RO_CACHE_FLUSH_FLUSH_BIT 0 // Enable TLB on wide interface of quadrant. #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENABLE_REG_OFFSET 0x18 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENABLE_ENABLE_BIT 0 // Enable TLB on narrow interface of quadrant. #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENABLE_REG_OFFSET 0x1c #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENABLE_ENABLE_BIT 0 // Read-only cache start address low #define OCCAMY_QUADRANT_S1_RO_START_ADDR_LOW_0_REG_OFFSET 0x100 // Read-only cache start address high #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_REG_OFFSET 0x104 #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_ADDR_HIGH_MASK 0xffff #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_ADDR_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_ADDR_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_ADDR_HIGH_MASK, \\ .index = OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_ADDR_HIGH_OFFSET}) // Read-only cache end address low #define OCCAMY_QUADRANT_S1_RO_END_ADDR_LOW_0_REG_OFFSET 0x108 // Read-only cache end address high #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_REG_OFFSET 0x10c #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_ADDR_HIGH_MASK 0xffff #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_ADDR_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_ADDR_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_ADDR_HIGH_MASK, \\ .index = OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_ADDR_HIGH_OFFSET}) // Read-only cache start address low #define OCCAMY_QUADRANT_S1_RO_START_ADDR_LOW_1_REG_OFFSET 0x110 // Read-only cache start address high #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_REG_OFFSET 0x114 #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_ADDR_HIGH_MASK 0xffff #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_ADDR_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_ADDR_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_ADDR_HIGH_MASK, \\ .index = OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_ADDR_HIGH_OFFSET}) // Read-only cache end address low #define OCCAMY_QUADRANT_S1_RO_END_ADDR_LOW_1_REG_OFFSET 0x118 // Read-only cache end address high #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_REG_OFFSET 0x11c #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_ADDR_HIGH_MASK 0xffff #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_ADDR_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_ADDR_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_ADDR_HIGH_MASK, \\ .index = OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_ADDR_HIGH_OFFSET}) // Read-only cache start address low #define OCCAMY_QUADRANT_S1_RO_START_ADDR_LOW_2_REG_OFFSET 0x120 // Read-only cache start address high #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_REG_OFFSET 0x124 #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_ADDR_HIGH_MASK 0xffff #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_ADDR_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_ADDR_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_ADDR_HIGH_MASK, \\ .index = OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_ADDR_HIGH_OFFSET}) // Read-only cache end address low #define OCCAMY_QUADRANT_S1_RO_END_ADDR_LOW_2_REG_OFFSET 0x128 // Read-only cache end address high #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_REG_OFFSET 0x12c #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_ADDR_HIGH_MASK 0xffff #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_ADDR_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_ADDR_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_ADDR_HIGH_MASK, \\ .index = OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_ADDR_HIGH_OFFSET}) // Read-only cache start address low #define OCCAMY_QUADRANT_S1_RO_START_ADDR_LOW_3_REG_OFFSET 0x130 // Read-only cache start address high #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_REG_OFFSET 0x134 #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_ADDR_HIGH_MASK 0xffff #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_ADDR_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_ADDR_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_ADDR_HIGH_MASK, \\ .index = OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_ADDR_HIGH_OFFSET}) // Read-only cache end address low #define OCCAMY_QUADRANT_S1_RO_END_ADDR_LOW_3_REG_OFFSET 0x138 // Read-only cache end address high #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_REG_OFFSET 0x13c #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_ADDR_HIGH_MASK 0xffff #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_ADDR_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_ADDR_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_ADDR_HIGH_MASK, \\ .index = OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_ADDR_HIGH_OFFSET}) // narrow TLB entry 0: Lower 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_LOW_REG_OFFSET 0x800 // narrow TLB entry 0: Upper 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_REG_OFFSET 0x804 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) // narrow TLB entry 0: Lower 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_LOW_REG_OFFSET 0x808 // narrow TLB entry 0: Upper 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_REG_OFFSET 0x80c #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) // narrow TLB entry 0: Lower 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_LOW_REG_OFFSET 0x810 // narrow TLB entry 0: Upper 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_REG_OFFSET 0x814 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) // narrow TLB entry 0: Flags #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_FLAGS_REG_OFFSET 0x818 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_FLAGS_VALID_BIT 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_FLAGS_READ_ONLY_BIT 1 // narrow TLB entry 1: Lower 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_LOW_REG_OFFSET 0x820 // narrow TLB entry 1: Upper 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_REG_OFFSET 0x824 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) // narrow TLB entry 1: Lower 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_LOW_REG_OFFSET 0x828 // narrow TLB entry 1: Upper 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_REG_OFFSET 0x82c #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) // narrow TLB entry 1: Lower 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_LOW_REG_OFFSET 0x830 // narrow TLB entry 1: Upper 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_REG_OFFSET 0x834 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) // narrow TLB entry 1: Flags #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_FLAGS_REG_OFFSET 0x838 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_FLAGS_VALID_BIT 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_FLAGS_READ_ONLY_BIT 1 // narrow TLB entry 2: Lower 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_LOW_REG_OFFSET 0x840 // narrow TLB entry 2: Upper 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_REG_OFFSET 0x844 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) // narrow TLB entry 2: Lower 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_LOW_REG_OFFSET 0x848 // narrow TLB entry 2: Upper 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_REG_OFFSET 0x84c #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) // narrow TLB entry 2: Lower 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_LOW_REG_OFFSET 0x850 // narrow TLB entry 2: Upper 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_REG_OFFSET 0x854 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) // narrow TLB entry 2: Flags #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_FLAGS_REG_OFFSET 0x858 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_FLAGS_VALID_BIT 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_FLAGS_READ_ONLY_BIT 1 // narrow TLB entry 3: Lower 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_LOW_REG_OFFSET 0x860 // narrow TLB entry 3: Upper 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_REG_OFFSET 0x864 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) // narrow TLB entry 3: Lower 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_LOW_REG_OFFSET 0x868 // narrow TLB entry 3: Upper 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_REG_OFFSET 0x86c #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) // narrow TLB entry 3: Lower 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_LOW_REG_OFFSET 0x870 // narrow TLB entry 3: Upper 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_REG_OFFSET 0x874 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) // narrow TLB entry 3: Flags #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_FLAGS_REG_OFFSET 0x878 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_FLAGS_VALID_BIT 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_FLAGS_READ_ONLY_BIT 1 // narrow TLB entry 4: Lower 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_LOW_REG_OFFSET 0x880 // narrow TLB entry 4: Upper 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_REG_OFFSET 0x884 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) // narrow TLB entry 4: Lower 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_LOW_REG_OFFSET 0x888 // narrow TLB entry 4: Upper 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_REG_OFFSET 0x88c #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) // narrow TLB entry 4: Lower 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_LOW_REG_OFFSET 0x890 // narrow TLB entry 4: Upper 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_REG_OFFSET 0x894 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) // narrow TLB entry 4: Flags #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_FLAGS_REG_OFFSET 0x898 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_FLAGS_VALID_BIT 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_FLAGS_READ_ONLY_BIT 1 // narrow TLB entry 5: Lower 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_LOW_REG_OFFSET 0x8a0 // narrow TLB entry 5: Upper 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_REG_OFFSET 0x8a4 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) // narrow TLB entry 5: Lower 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_LOW_REG_OFFSET 0x8a8 // narrow TLB entry 5: Upper 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_REG_OFFSET 0x8ac #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) // narrow TLB entry 5: Lower 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_LOW_REG_OFFSET 0x8b0 // narrow TLB entry 5: Upper 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_REG_OFFSET 0x8b4 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) // narrow TLB entry 5: Flags #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_FLAGS_REG_OFFSET 0x8b8 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_FLAGS_VALID_BIT 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_FLAGS_READ_ONLY_BIT 1 // narrow TLB entry 6: Lower 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_LOW_REG_OFFSET 0x8c0 // narrow TLB entry 6: Upper 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_REG_OFFSET 0x8c4 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) // narrow TLB entry 6: Lower 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_LOW_REG_OFFSET 0x8c8 // narrow TLB entry 6: Upper 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_REG_OFFSET 0x8cc #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) // narrow TLB entry 6: Lower 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_LOW_REG_OFFSET 0x8d0 // narrow TLB entry 6: Upper 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_REG_OFFSET 0x8d4 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) // narrow TLB entry 6: Flags #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_FLAGS_REG_OFFSET 0x8d8 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_FLAGS_VALID_BIT 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_FLAGS_READ_ONLY_BIT 1 // narrow TLB entry 7: Lower 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_LOW_REG_OFFSET 0x8e0 // narrow TLB entry 7: Upper 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_REG_OFFSET 0x8e4 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) // narrow TLB entry 7: Lower 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_LOW_REG_OFFSET 0x8e8 // narrow TLB entry 7: Upper 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_REG_OFFSET 0x8ec #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) // narrow TLB entry 7: Lower 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_LOW_REG_OFFSET 0x8f0 // narrow TLB entry 7: Upper 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_REG_OFFSET 0x8f4 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) // narrow TLB entry 7: Flags #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_FLAGS_REG_OFFSET 0x8f8 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_FLAGS_VALID_BIT 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_FLAGS_READ_ONLY_BIT 1 // wide TLB entry 0: Lower 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_LOW_REG_OFFSET 0x1000 // wide TLB entry 0: Upper 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_REG_OFFSET 0x1004 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) // wide TLB entry 0: Lower 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_LOW_REG_OFFSET 0x1008 // wide TLB entry 0: Upper 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_REG_OFFSET 0x100c #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) // wide TLB entry 0: Lower 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_LOW_REG_OFFSET 0x1010 // wide TLB entry 0: Upper 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_REG_OFFSET 0x1014 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) // wide TLB entry 0: Flags #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_FLAGS_REG_OFFSET 0x1018 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_FLAGS_VALID_BIT 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_FLAGS_READ_ONLY_BIT 1 // wide TLB entry 1: Lower 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_LOW_REG_OFFSET 0x1020 // wide TLB entry 1: Upper 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_REG_OFFSET 0x1024 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) // wide TLB entry 1: Lower 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_LOW_REG_OFFSET 0x1028 // wide TLB entry 1: Upper 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_REG_OFFSET 0x102c #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) // wide TLB entry 1: Lower 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_LOW_REG_OFFSET 0x1030 // wide TLB entry 1: Upper 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_REG_OFFSET 0x1034 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) // wide TLB entry 1: Flags #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_FLAGS_REG_OFFSET 0x1038 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_FLAGS_VALID_BIT 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_FLAGS_READ_ONLY_BIT 1 // wide TLB entry 2: Lower 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_LOW_REG_OFFSET 0x1040 // wide TLB entry 2: Upper 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_REG_OFFSET 0x1044 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) // wide TLB entry 2: Lower 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_LOW_REG_OFFSET 0x1048 // wide TLB entry 2: Upper 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_REG_OFFSET 0x104c #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) // wide TLB entry 2: Lower 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_LOW_REG_OFFSET 0x1050 // wide TLB entry 2: Upper 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_REG_OFFSET 0x1054 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) // wide TLB entry 2: Flags #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_FLAGS_REG_OFFSET 0x1058 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_FLAGS_VALID_BIT 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_FLAGS_READ_ONLY_BIT 1 // wide TLB entry 3: Lower 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_LOW_REG_OFFSET 0x1060 // wide TLB entry 3: Upper 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_REG_OFFSET 0x1064 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) // wide TLB entry 3: Lower 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_LOW_REG_OFFSET 0x1068 // wide TLB entry 3: Upper 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_REG_OFFSET 0x106c #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) // wide TLB entry 3: Lower 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_LOW_REG_OFFSET 0x1070 // wide TLB entry 3: Upper 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_REG_OFFSET 0x1074 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) // wide TLB entry 3: Flags #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_FLAGS_REG_OFFSET 0x1078 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_FLAGS_VALID_BIT 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_FLAGS_READ_ONLY_BIT 1 // wide TLB entry 4: Lower 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_LOW_REG_OFFSET 0x1080 // wide TLB entry 4: Upper 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_REG_OFFSET 0x1084 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) // wide TLB entry 4: Lower 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_LOW_REG_OFFSET 0x1088 // wide TLB entry 4: Upper 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_REG_OFFSET 0x108c #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) // wide TLB entry 4: Lower 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_LOW_REG_OFFSET 0x1090 // wide TLB entry 4: Upper 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_REG_OFFSET 0x1094 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) // wide TLB entry 4: Flags #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_FLAGS_REG_OFFSET 0x1098 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_FLAGS_VALID_BIT 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_FLAGS_READ_ONLY_BIT 1 // wide TLB entry 5: Lower 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_LOW_REG_OFFSET 0x10a0 // wide TLB entry 5: Upper 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_REG_OFFSET 0x10a4 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) // wide TLB entry 5: Lower 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_LOW_REG_OFFSET 0x10a8 // wide TLB entry 5: Upper 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_REG_OFFSET 0x10ac #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) // wide TLB entry 5: Lower 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_LOW_REG_OFFSET 0x10b0 // wide TLB entry 5: Upper 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_REG_OFFSET 0x10b4 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) // wide TLB entry 5: Flags #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_FLAGS_REG_OFFSET 0x10b8 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_FLAGS_VALID_BIT 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_FLAGS_READ_ONLY_BIT 1 // wide TLB entry 6: Lower 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_LOW_REG_OFFSET 0x10c0 // wide TLB entry 6: Upper 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_REG_OFFSET 0x10c4 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) // wide TLB entry 6: Lower 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_LOW_REG_OFFSET 0x10c8 // wide TLB entry 6: Upper 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_REG_OFFSET 0x10cc #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) // wide TLB entry 6: Lower 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_LOW_REG_OFFSET 0x10d0 // wide TLB entry 6: Upper 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_REG_OFFSET 0x10d4 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) // wide TLB entry 6: Flags #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_FLAGS_REG_OFFSET 0x10d8 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_FLAGS_VALID_BIT 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_FLAGS_READ_ONLY_BIT 1 // wide TLB entry 7: Lower 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_LOW_REG_OFFSET 0x10e0 // wide TLB entry 7: Upper 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_REG_OFFSET 0x10e4 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) // wide TLB entry 7: Lower 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_LOW_REG_OFFSET 0x10e8 // wide TLB entry 7: Upper 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_REG_OFFSET 0x10ec #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) // wide TLB entry 7: Lower 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_LOW_REG_OFFSET 0x10f0 // wide TLB entry 7: Upper 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_REG_OFFSET 0x10f4 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) // wide TLB entry 7: Flags #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_FLAGS_REG_OFFSET 0x10f8 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_FLAGS_VALID_BIT 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_FLAGS_READ_ONLY_BIT 1 #ifdef __cplusplus } // extern \"C\" #endif #endif // _OCCAMY_QUADRANT_S1_REG_DEFS_ // End generated register defines for occamy_quadrant_s1 Updated on 2022-05-17 at 12:28:58 +0000","title":"snRuntime/include/occamy_quad_peripheral.h"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#snruntimeincludeoccamy_quad_peripheralh","text":"","title":"snRuntime/include/occamy_quad_peripheral.h"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#defines","text":"Name OCCAMY_QUADRANT_S1_PARAM_REG_WIDTH OCCAMY_QUADRANT_S1_CLK_ENA_REG_OFFSET OCCAMY_QUADRANT_S1_CLK_ENA_CLK_ENA_BIT OCCAMY_QUADRANT_S1_RESET_N_REG_OFFSET OCCAMY_QUADRANT_S1_RESET_N_RESET_N_BIT OCCAMY_QUADRANT_S1_ISOLATE_REG_OFFSET OCCAMY_QUADRANT_S1_ISOLATE_NARROW_IN_BIT OCCAMY_QUADRANT_S1_ISOLATE_NARROW_OUT_BIT OCCAMY_QUADRANT_S1_ISOLATE_WIDE_IN_BIT OCCAMY_QUADRANT_S1_ISOLATE_WIDE_OUT_BIT OCCAMY_QUADRANT_S1_ISOLATED_REG_OFFSET OCCAMY_QUADRANT_S1_ISOLATED_NARROW_IN_BIT OCCAMY_QUADRANT_S1_ISOLATED_NARROW_OUT_BIT OCCAMY_QUADRANT_S1_ISOLATED_WIDE_IN_BIT OCCAMY_QUADRANT_S1_ISOLATED_WIDE_OUT_BIT OCCAMY_QUADRANT_S1_RO_CACHE_ENABLE_REG_OFFSET OCCAMY_QUADRANT_S1_RO_CACHE_ENABLE_ENABLE_BIT OCCAMY_QUADRANT_S1_RO_CACHE_FLUSH_REG_OFFSET OCCAMY_QUADRANT_S1_RO_CACHE_FLUSH_FLUSH_BIT OCCAMY_QUADRANT_S1_TLB_WIDE_ENABLE_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENABLE_ENABLE_BIT OCCAMY_QUADRANT_S1_TLB_NARROW_ENABLE_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENABLE_ENABLE_BIT OCCAMY_QUADRANT_S1_RO_START_ADDR_LOW_0_REG_OFFSET OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_REG_OFFSET OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_ADDR_HIGH_MASK OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_ADDR_HIGH_OFFSET OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_ADDR_HIGH_FIELD OCCAMY_QUADRANT_S1_RO_END_ADDR_LOW_0_REG_OFFSET OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_REG_OFFSET OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_ADDR_HIGH_MASK OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_ADDR_HIGH_OFFSET OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_ADDR_HIGH_FIELD OCCAMY_QUADRANT_S1_RO_START_ADDR_LOW_1_REG_OFFSET OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_REG_OFFSET OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_ADDR_HIGH_MASK OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_ADDR_HIGH_OFFSET OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_ADDR_HIGH_FIELD OCCAMY_QUADRANT_S1_RO_END_ADDR_LOW_1_REG_OFFSET OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_REG_OFFSET OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_ADDR_HIGH_MASK OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_ADDR_HIGH_OFFSET OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_ADDR_HIGH_FIELD OCCAMY_QUADRANT_S1_RO_START_ADDR_LOW_2_REG_OFFSET OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_REG_OFFSET OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_ADDR_HIGH_MASK OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_ADDR_HIGH_OFFSET OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_ADDR_HIGH_FIELD OCCAMY_QUADRANT_S1_RO_END_ADDR_LOW_2_REG_OFFSET OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_REG_OFFSET OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_ADDR_HIGH_MASK OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_ADDR_HIGH_OFFSET OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_ADDR_HIGH_FIELD OCCAMY_QUADRANT_S1_RO_START_ADDR_LOW_3_REG_OFFSET OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_REG_OFFSET OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_ADDR_HIGH_MASK OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_ADDR_HIGH_OFFSET OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_ADDR_HIGH_FIELD OCCAMY_QUADRANT_S1_RO_END_ADDR_LOW_3_REG_OFFSET OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_REG_OFFSET OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_ADDR_HIGH_MASK OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_ADDR_HIGH_OFFSET OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_ADDR_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_FLAGS_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_FLAGS_VALID_BIT OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_FLAGS_READ_ONLY_BIT OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_FLAGS_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_FLAGS_VALID_BIT OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_FLAGS_READ_ONLY_BIT OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_FLAGS_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_FLAGS_VALID_BIT OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_FLAGS_READ_ONLY_BIT OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_FLAGS_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_FLAGS_VALID_BIT OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_FLAGS_READ_ONLY_BIT OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_FLAGS_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_FLAGS_VALID_BIT OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_FLAGS_READ_ONLY_BIT OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_FLAGS_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_FLAGS_VALID_BIT OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_FLAGS_READ_ONLY_BIT OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_FLAGS_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_FLAGS_VALID_BIT OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_FLAGS_READ_ONLY_BIT OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_FLAGS_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_FLAGS_VALID_BIT OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_FLAGS_READ_ONLY_BIT OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_FLAGS_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_FLAGS_VALID_BIT OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_FLAGS_READ_ONLY_BIT OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_FLAGS_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_FLAGS_VALID_BIT OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_FLAGS_READ_ONLY_BIT OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_FLAGS_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_FLAGS_VALID_BIT OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_FLAGS_READ_ONLY_BIT OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_FLAGS_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_FLAGS_VALID_BIT OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_FLAGS_READ_ONLY_BIT OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_FLAGS_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_FLAGS_VALID_BIT OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_FLAGS_READ_ONLY_BIT OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_FLAGS_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_FLAGS_VALID_BIT OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_FLAGS_READ_ONLY_BIT OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_FLAGS_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_FLAGS_VALID_BIT OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_FLAGS_READ_ONLY_BIT OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_LOW_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_FLAGS_REG_OFFSET OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_FLAGS_VALID_BIT OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_FLAGS_READ_ONLY_BIT","title":"Defines"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#macros-documentation","text":"","title":"Macros Documentation"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_param_reg_width","text":"#define OCCAMY_QUADRANT_S1_PARAM_REG_WIDTH 32","title":"define OCCAMY_QUADRANT_S1_PARAM_REG_WIDTH"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_clk_ena_reg_offset","text":"#define OCCAMY_QUADRANT_S1_CLK_ENA_REG_OFFSET 0x0","title":"define OCCAMY_QUADRANT_S1_CLK_ENA_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_clk_ena_clk_ena_bit","text":"#define OCCAMY_QUADRANT_S1_CLK_ENA_CLK_ENA_BIT 0","title":"define OCCAMY_QUADRANT_S1_CLK_ENA_CLK_ENA_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_reset_n_reg_offset","text":"#define OCCAMY_QUADRANT_S1_RESET_N_REG_OFFSET 0x4","title":"define OCCAMY_QUADRANT_S1_RESET_N_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_reset_n_reset_n_bit","text":"#define OCCAMY_QUADRANT_S1_RESET_N_RESET_N_BIT 0","title":"define OCCAMY_QUADRANT_S1_RESET_N_RESET_N_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_isolate_reg_offset","text":"#define OCCAMY_QUADRANT_S1_ISOLATE_REG_OFFSET 0x8","title":"define OCCAMY_QUADRANT_S1_ISOLATE_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_isolate_narrow_in_bit","text":"#define OCCAMY_QUADRANT_S1_ISOLATE_NARROW_IN_BIT 0","title":"define OCCAMY_QUADRANT_S1_ISOLATE_NARROW_IN_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_isolate_narrow_out_bit","text":"#define OCCAMY_QUADRANT_S1_ISOLATE_NARROW_OUT_BIT 1","title":"define OCCAMY_QUADRANT_S1_ISOLATE_NARROW_OUT_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_isolate_wide_in_bit","text":"#define OCCAMY_QUADRANT_S1_ISOLATE_WIDE_IN_BIT 2","title":"define OCCAMY_QUADRANT_S1_ISOLATE_WIDE_IN_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_isolate_wide_out_bit","text":"#define OCCAMY_QUADRANT_S1_ISOLATE_WIDE_OUT_BIT 3","title":"define OCCAMY_QUADRANT_S1_ISOLATE_WIDE_OUT_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_isolated_reg_offset","text":"#define OCCAMY_QUADRANT_S1_ISOLATED_REG_OFFSET 0xc","title":"define OCCAMY_QUADRANT_S1_ISOLATED_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_isolated_narrow_in_bit","text":"#define OCCAMY_QUADRANT_S1_ISOLATED_NARROW_IN_BIT 0","title":"define OCCAMY_QUADRANT_S1_ISOLATED_NARROW_IN_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_isolated_narrow_out_bit","text":"#define OCCAMY_QUADRANT_S1_ISOLATED_NARROW_OUT_BIT 1","title":"define OCCAMY_QUADRANT_S1_ISOLATED_NARROW_OUT_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_isolated_wide_in_bit","text":"#define OCCAMY_QUADRANT_S1_ISOLATED_WIDE_IN_BIT 2","title":"define OCCAMY_QUADRANT_S1_ISOLATED_WIDE_IN_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_isolated_wide_out_bit","text":"#define OCCAMY_QUADRANT_S1_ISOLATED_WIDE_OUT_BIT 3","title":"define OCCAMY_QUADRANT_S1_ISOLATED_WIDE_OUT_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_cache_enable_reg_offset","text":"#define OCCAMY_QUADRANT_S1_RO_CACHE_ENABLE_REG_OFFSET 0x10","title":"define OCCAMY_QUADRANT_S1_RO_CACHE_ENABLE_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_cache_enable_enable_bit","text":"#define OCCAMY_QUADRANT_S1_RO_CACHE_ENABLE_ENABLE_BIT 0","title":"define OCCAMY_QUADRANT_S1_RO_CACHE_ENABLE_ENABLE_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_cache_flush_reg_offset","text":"#define OCCAMY_QUADRANT_S1_RO_CACHE_FLUSH_REG_OFFSET 0x14","title":"define OCCAMY_QUADRANT_S1_RO_CACHE_FLUSH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_cache_flush_flush_bit","text":"#define OCCAMY_QUADRANT_S1_RO_CACHE_FLUSH_FLUSH_BIT 0","title":"define OCCAMY_QUADRANT_S1_RO_CACHE_FLUSH_FLUSH_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_enable_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENABLE_REG_OFFSET 0x18","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENABLE_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_enable_enable_bit","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENABLE_ENABLE_BIT 0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENABLE_ENABLE_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_enable_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENABLE_REG_OFFSET 0x1c","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENABLE_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_enable_enable_bit","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENABLE_ENABLE_BIT 0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENABLE_ENABLE_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_start_addr_low_0_reg_offset","text":"#define OCCAMY_QUADRANT_S1_RO_START_ADDR_LOW_0_REG_OFFSET 0x100","title":"define OCCAMY_QUADRANT_S1_RO_START_ADDR_LOW_0_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_start_addr_high_0_reg_offset","text":"#define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_REG_OFFSET 0x104","title":"define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_start_addr_high_0_addr_high_mask","text":"#define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_ADDR_HIGH_MASK 0xffff","title":"define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_ADDR_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_start_addr_high_0_addr_high_offset","text":"#define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_ADDR_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_ADDR_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_start_addr_high_0_addr_high_field","text":"#define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_ADDR_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_ADDR_HIGH_MASK, \\ .index = OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_ADDR_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_ADDR_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_end_addr_low_0_reg_offset","text":"#define OCCAMY_QUADRANT_S1_RO_END_ADDR_LOW_0_REG_OFFSET 0x108","title":"define OCCAMY_QUADRANT_S1_RO_END_ADDR_LOW_0_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_end_addr_high_0_reg_offset","text":"#define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_REG_OFFSET 0x10c","title":"define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_end_addr_high_0_addr_high_mask","text":"#define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_ADDR_HIGH_MASK 0xffff","title":"define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_ADDR_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_end_addr_high_0_addr_high_offset","text":"#define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_ADDR_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_ADDR_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_end_addr_high_0_addr_high_field","text":"#define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_ADDR_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_ADDR_HIGH_MASK, \\ .index = OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_ADDR_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_ADDR_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_start_addr_low_1_reg_offset","text":"#define OCCAMY_QUADRANT_S1_RO_START_ADDR_LOW_1_REG_OFFSET 0x110","title":"define OCCAMY_QUADRANT_S1_RO_START_ADDR_LOW_1_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_start_addr_high_1_reg_offset","text":"#define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_REG_OFFSET 0x114","title":"define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_start_addr_high_1_addr_high_mask","text":"#define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_ADDR_HIGH_MASK 0xffff","title":"define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_ADDR_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_start_addr_high_1_addr_high_offset","text":"#define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_ADDR_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_ADDR_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_start_addr_high_1_addr_high_field","text":"#define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_ADDR_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_ADDR_HIGH_MASK, \\ .index = OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_ADDR_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_ADDR_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_end_addr_low_1_reg_offset","text":"#define OCCAMY_QUADRANT_S1_RO_END_ADDR_LOW_1_REG_OFFSET 0x118","title":"define OCCAMY_QUADRANT_S1_RO_END_ADDR_LOW_1_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_end_addr_high_1_reg_offset","text":"#define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_REG_OFFSET 0x11c","title":"define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_end_addr_high_1_addr_high_mask","text":"#define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_ADDR_HIGH_MASK 0xffff","title":"define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_ADDR_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_end_addr_high_1_addr_high_offset","text":"#define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_ADDR_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_ADDR_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_end_addr_high_1_addr_high_field","text":"#define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_ADDR_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_ADDR_HIGH_MASK, \\ .index = OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_ADDR_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_ADDR_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_start_addr_low_2_reg_offset","text":"#define OCCAMY_QUADRANT_S1_RO_START_ADDR_LOW_2_REG_OFFSET 0x120","title":"define OCCAMY_QUADRANT_S1_RO_START_ADDR_LOW_2_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_start_addr_high_2_reg_offset","text":"#define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_REG_OFFSET 0x124","title":"define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_start_addr_high_2_addr_high_mask","text":"#define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_ADDR_HIGH_MASK 0xffff","title":"define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_ADDR_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_start_addr_high_2_addr_high_offset","text":"#define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_ADDR_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_ADDR_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_start_addr_high_2_addr_high_field","text":"#define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_ADDR_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_ADDR_HIGH_MASK, \\ .index = OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_ADDR_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_ADDR_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_end_addr_low_2_reg_offset","text":"#define OCCAMY_QUADRANT_S1_RO_END_ADDR_LOW_2_REG_OFFSET 0x128","title":"define OCCAMY_QUADRANT_S1_RO_END_ADDR_LOW_2_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_end_addr_high_2_reg_offset","text":"#define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_REG_OFFSET 0x12c","title":"define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_end_addr_high_2_addr_high_mask","text":"#define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_ADDR_HIGH_MASK 0xffff","title":"define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_ADDR_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_end_addr_high_2_addr_high_offset","text":"#define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_ADDR_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_ADDR_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_end_addr_high_2_addr_high_field","text":"#define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_ADDR_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_ADDR_HIGH_MASK, \\ .index = OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_ADDR_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_ADDR_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_start_addr_low_3_reg_offset","text":"#define OCCAMY_QUADRANT_S1_RO_START_ADDR_LOW_3_REG_OFFSET 0x130","title":"define OCCAMY_QUADRANT_S1_RO_START_ADDR_LOW_3_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_start_addr_high_3_reg_offset","text":"#define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_REG_OFFSET 0x134","title":"define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_start_addr_high_3_addr_high_mask","text":"#define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_ADDR_HIGH_MASK 0xffff","title":"define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_ADDR_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_start_addr_high_3_addr_high_offset","text":"#define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_ADDR_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_ADDR_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_start_addr_high_3_addr_high_field","text":"#define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_ADDR_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_ADDR_HIGH_MASK, \\ .index = OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_ADDR_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_ADDR_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_end_addr_low_3_reg_offset","text":"#define OCCAMY_QUADRANT_S1_RO_END_ADDR_LOW_3_REG_OFFSET 0x138","title":"define OCCAMY_QUADRANT_S1_RO_END_ADDR_LOW_3_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_end_addr_high_3_reg_offset","text":"#define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_REG_OFFSET 0x13c","title":"define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_end_addr_high_3_addr_high_mask","text":"#define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_ADDR_HIGH_MASK 0xffff","title":"define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_ADDR_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_end_addr_high_3_addr_high_offset","text":"#define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_ADDR_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_ADDR_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_ro_end_addr_high_3_addr_high_field","text":"#define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_ADDR_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_ADDR_HIGH_MASK, \\ .index = OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_ADDR_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_ADDR_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_0_pagein_first_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_LOW_REG_OFFSET 0x800","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_0_pagein_first_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_REG_OFFSET 0x804","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_0_pagein_first_high_pagein_first_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_0_pagein_first_high_pagein_first_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_0_pagein_first_high_pagein_first_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_0_pagein_last_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_LOW_REG_OFFSET 0x808","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_0_pagein_last_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_REG_OFFSET 0x80c","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_0_pagein_last_high_pagein_last_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_0_pagein_last_high_pagein_last_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_0_pagein_last_high_pagein_last_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_0_pageout_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_LOW_REG_OFFSET 0x810","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_0_pageout_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_REG_OFFSET 0x814","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_0_pageout_high_pageout_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_0_pageout_high_pageout_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_0_pageout_high_pageout_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_0_flags_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_FLAGS_REG_OFFSET 0x818","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_FLAGS_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_0_flags_valid_bit","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_FLAGS_VALID_BIT 0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_FLAGS_VALID_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_0_flags_read_only_bit","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_FLAGS_READ_ONLY_BIT 1","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_FLAGS_READ_ONLY_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_1_pagein_first_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_LOW_REG_OFFSET 0x820","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_1_pagein_first_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_REG_OFFSET 0x824","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_1_pagein_first_high_pagein_first_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_1_pagein_first_high_pagein_first_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_1_pagein_first_high_pagein_first_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_1_pagein_last_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_LOW_REG_OFFSET 0x828","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_1_pagein_last_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_REG_OFFSET 0x82c","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_1_pagein_last_high_pagein_last_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_1_pagein_last_high_pagein_last_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_1_pagein_last_high_pagein_last_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_1_pageout_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_LOW_REG_OFFSET 0x830","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_1_pageout_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_REG_OFFSET 0x834","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_1_pageout_high_pageout_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_1_pageout_high_pageout_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_1_pageout_high_pageout_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_1_flags_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_FLAGS_REG_OFFSET 0x838","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_FLAGS_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_1_flags_valid_bit","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_FLAGS_VALID_BIT 0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_FLAGS_VALID_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_1_flags_read_only_bit","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_FLAGS_READ_ONLY_BIT 1","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_FLAGS_READ_ONLY_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_2_pagein_first_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_LOW_REG_OFFSET 0x840","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_2_pagein_first_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_REG_OFFSET 0x844","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_2_pagein_first_high_pagein_first_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_2_pagein_first_high_pagein_first_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_2_pagein_first_high_pagein_first_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_2_pagein_last_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_LOW_REG_OFFSET 0x848","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_2_pagein_last_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_REG_OFFSET 0x84c","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_2_pagein_last_high_pagein_last_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_2_pagein_last_high_pagein_last_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_2_pagein_last_high_pagein_last_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_2_pageout_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_LOW_REG_OFFSET 0x850","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_2_pageout_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_REG_OFFSET 0x854","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_2_pageout_high_pageout_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_2_pageout_high_pageout_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_2_pageout_high_pageout_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_2_flags_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_FLAGS_REG_OFFSET 0x858","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_FLAGS_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_2_flags_valid_bit","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_FLAGS_VALID_BIT 0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_FLAGS_VALID_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_2_flags_read_only_bit","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_FLAGS_READ_ONLY_BIT 1","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_FLAGS_READ_ONLY_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_3_pagein_first_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_LOW_REG_OFFSET 0x860","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_3_pagein_first_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_REG_OFFSET 0x864","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_3_pagein_first_high_pagein_first_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_3_pagein_first_high_pagein_first_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_3_pagein_first_high_pagein_first_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_3_pagein_last_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_LOW_REG_OFFSET 0x868","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_3_pagein_last_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_REG_OFFSET 0x86c","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_3_pagein_last_high_pagein_last_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_3_pagein_last_high_pagein_last_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_3_pagein_last_high_pagein_last_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_3_pageout_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_LOW_REG_OFFSET 0x870","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_3_pageout_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_REG_OFFSET 0x874","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_3_pageout_high_pageout_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_3_pageout_high_pageout_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_3_pageout_high_pageout_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_3_flags_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_FLAGS_REG_OFFSET 0x878","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_FLAGS_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_3_flags_valid_bit","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_FLAGS_VALID_BIT 0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_FLAGS_VALID_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_3_flags_read_only_bit","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_FLAGS_READ_ONLY_BIT 1","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_FLAGS_READ_ONLY_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_4_pagein_first_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_LOW_REG_OFFSET 0x880","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_4_pagein_first_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_REG_OFFSET 0x884","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_4_pagein_first_high_pagein_first_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_4_pagein_first_high_pagein_first_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_4_pagein_first_high_pagein_first_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_4_pagein_last_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_LOW_REG_OFFSET 0x888","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_4_pagein_last_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_REG_OFFSET 0x88c","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_4_pagein_last_high_pagein_last_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_4_pagein_last_high_pagein_last_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_4_pagein_last_high_pagein_last_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_4_pageout_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_LOW_REG_OFFSET 0x890","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_4_pageout_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_REG_OFFSET 0x894","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_4_pageout_high_pageout_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_4_pageout_high_pageout_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_4_pageout_high_pageout_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_4_flags_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_FLAGS_REG_OFFSET 0x898","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_FLAGS_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_4_flags_valid_bit","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_FLAGS_VALID_BIT 0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_FLAGS_VALID_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_4_flags_read_only_bit","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_FLAGS_READ_ONLY_BIT 1","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_FLAGS_READ_ONLY_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_5_pagein_first_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_LOW_REG_OFFSET 0x8a0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_5_pagein_first_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_REG_OFFSET 0x8a4","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_5_pagein_first_high_pagein_first_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_5_pagein_first_high_pagein_first_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_5_pagein_first_high_pagein_first_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_5_pagein_last_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_LOW_REG_OFFSET 0x8a8","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_5_pagein_last_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_REG_OFFSET 0x8ac","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_5_pagein_last_high_pagein_last_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_5_pagein_last_high_pagein_last_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_5_pagein_last_high_pagein_last_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_5_pageout_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_LOW_REG_OFFSET 0x8b0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_5_pageout_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_REG_OFFSET 0x8b4","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_5_pageout_high_pageout_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_5_pageout_high_pageout_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_5_pageout_high_pageout_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_5_flags_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_FLAGS_REG_OFFSET 0x8b8","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_FLAGS_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_5_flags_valid_bit","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_FLAGS_VALID_BIT 0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_FLAGS_VALID_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_5_flags_read_only_bit","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_FLAGS_READ_ONLY_BIT 1","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_FLAGS_READ_ONLY_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_6_pagein_first_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_LOW_REG_OFFSET 0x8c0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_6_pagein_first_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_REG_OFFSET 0x8c4","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_6_pagein_first_high_pagein_first_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_6_pagein_first_high_pagein_first_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_6_pagein_first_high_pagein_first_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_6_pagein_last_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_LOW_REG_OFFSET 0x8c8","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_6_pagein_last_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_REG_OFFSET 0x8cc","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_6_pagein_last_high_pagein_last_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_6_pagein_last_high_pagein_last_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_6_pagein_last_high_pagein_last_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_6_pageout_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_LOW_REG_OFFSET 0x8d0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_6_pageout_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_REG_OFFSET 0x8d4","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_6_pageout_high_pageout_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_6_pageout_high_pageout_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_6_pageout_high_pageout_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_6_flags_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_FLAGS_REG_OFFSET 0x8d8","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_FLAGS_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_6_flags_valid_bit","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_FLAGS_VALID_BIT 0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_FLAGS_VALID_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_6_flags_read_only_bit","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_FLAGS_READ_ONLY_BIT 1","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_FLAGS_READ_ONLY_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_7_pagein_first_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_LOW_REG_OFFSET 0x8e0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_7_pagein_first_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_REG_OFFSET 0x8e4","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_7_pagein_first_high_pagein_first_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_7_pagein_first_high_pagein_first_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_7_pagein_first_high_pagein_first_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_7_pagein_last_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_LOW_REG_OFFSET 0x8e8","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_7_pagein_last_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_REG_OFFSET 0x8ec","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_7_pagein_last_high_pagein_last_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_7_pagein_last_high_pagein_last_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_7_pagein_last_high_pagein_last_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_7_pageout_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_LOW_REG_OFFSET 0x8f0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_7_pageout_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_REG_OFFSET 0x8f4","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_7_pageout_high_pageout_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_7_pageout_high_pageout_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_7_pageout_high_pageout_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_7_flags_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_FLAGS_REG_OFFSET 0x8f8","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_FLAGS_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_7_flags_valid_bit","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_FLAGS_VALID_BIT 0","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_FLAGS_VALID_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_narrow_entry_7_flags_read_only_bit","text":"#define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_FLAGS_READ_ONLY_BIT 1","title":"define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_FLAGS_READ_ONLY_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_0_pagein_first_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_LOW_REG_OFFSET 0x1000","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_0_pagein_first_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_REG_OFFSET 0x1004","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_0_pagein_first_high_pagein_first_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_0_pagein_first_high_pagein_first_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_0_pagein_first_high_pagein_first_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_0_pagein_last_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_LOW_REG_OFFSET 0x1008","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_0_pagein_last_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_REG_OFFSET 0x100c","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_0_pagein_last_high_pagein_last_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_0_pagein_last_high_pagein_last_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_0_pagein_last_high_pagein_last_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_0_pageout_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_LOW_REG_OFFSET 0x1010","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_0_pageout_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_REG_OFFSET 0x1014","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_0_pageout_high_pageout_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_0_pageout_high_pageout_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_0_pageout_high_pageout_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_0_flags_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_FLAGS_REG_OFFSET 0x1018","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_FLAGS_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_0_flags_valid_bit","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_FLAGS_VALID_BIT 0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_FLAGS_VALID_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_0_flags_read_only_bit","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_FLAGS_READ_ONLY_BIT 1","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_FLAGS_READ_ONLY_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_1_pagein_first_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_LOW_REG_OFFSET 0x1020","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_1_pagein_first_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_REG_OFFSET 0x1024","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_1_pagein_first_high_pagein_first_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_1_pagein_first_high_pagein_first_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_1_pagein_first_high_pagein_first_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_1_pagein_last_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_LOW_REG_OFFSET 0x1028","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_1_pagein_last_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_REG_OFFSET 0x102c","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_1_pagein_last_high_pagein_last_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_1_pagein_last_high_pagein_last_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_1_pagein_last_high_pagein_last_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_1_pageout_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_LOW_REG_OFFSET 0x1030","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_1_pageout_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_REG_OFFSET 0x1034","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_1_pageout_high_pageout_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_1_pageout_high_pageout_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_1_pageout_high_pageout_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_1_flags_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_FLAGS_REG_OFFSET 0x1038","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_FLAGS_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_1_flags_valid_bit","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_FLAGS_VALID_BIT 0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_FLAGS_VALID_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_1_flags_read_only_bit","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_FLAGS_READ_ONLY_BIT 1","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_FLAGS_READ_ONLY_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_2_pagein_first_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_LOW_REG_OFFSET 0x1040","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_2_pagein_first_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_REG_OFFSET 0x1044","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_2_pagein_first_high_pagein_first_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_2_pagein_first_high_pagein_first_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_2_pagein_first_high_pagein_first_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_2_pagein_last_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_LOW_REG_OFFSET 0x1048","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_2_pagein_last_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_REG_OFFSET 0x104c","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_2_pagein_last_high_pagein_last_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_2_pagein_last_high_pagein_last_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_2_pagein_last_high_pagein_last_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_2_pageout_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_LOW_REG_OFFSET 0x1050","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_2_pageout_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_REG_OFFSET 0x1054","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_2_pageout_high_pageout_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_2_pageout_high_pageout_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_2_pageout_high_pageout_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_2_flags_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_FLAGS_REG_OFFSET 0x1058","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_FLAGS_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_2_flags_valid_bit","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_FLAGS_VALID_BIT 0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_FLAGS_VALID_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_2_flags_read_only_bit","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_FLAGS_READ_ONLY_BIT 1","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_FLAGS_READ_ONLY_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_3_pagein_first_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_LOW_REG_OFFSET 0x1060","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_3_pagein_first_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_REG_OFFSET 0x1064","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_3_pagein_first_high_pagein_first_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_3_pagein_first_high_pagein_first_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_3_pagein_first_high_pagein_first_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_3_pagein_last_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_LOW_REG_OFFSET 0x1068","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_3_pagein_last_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_REG_OFFSET 0x106c","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_3_pagein_last_high_pagein_last_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_3_pagein_last_high_pagein_last_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_3_pagein_last_high_pagein_last_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_3_pageout_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_LOW_REG_OFFSET 0x1070","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_3_pageout_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_REG_OFFSET 0x1074","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_3_pageout_high_pageout_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_3_pageout_high_pageout_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_3_pageout_high_pageout_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_3_flags_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_FLAGS_REG_OFFSET 0x1078","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_FLAGS_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_3_flags_valid_bit","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_FLAGS_VALID_BIT 0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_FLAGS_VALID_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_3_flags_read_only_bit","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_FLAGS_READ_ONLY_BIT 1","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_FLAGS_READ_ONLY_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_4_pagein_first_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_LOW_REG_OFFSET 0x1080","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_4_pagein_first_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_REG_OFFSET 0x1084","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_4_pagein_first_high_pagein_first_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_4_pagein_first_high_pagein_first_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_4_pagein_first_high_pagein_first_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_4_pagein_last_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_LOW_REG_OFFSET 0x1088","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_4_pagein_last_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_REG_OFFSET 0x108c","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_4_pagein_last_high_pagein_last_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_4_pagein_last_high_pagein_last_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_4_pagein_last_high_pagein_last_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_4_pageout_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_LOW_REG_OFFSET 0x1090","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_4_pageout_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_REG_OFFSET 0x1094","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_4_pageout_high_pageout_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_4_pageout_high_pageout_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_4_pageout_high_pageout_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_4_flags_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_FLAGS_REG_OFFSET 0x1098","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_FLAGS_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_4_flags_valid_bit","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_FLAGS_VALID_BIT 0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_FLAGS_VALID_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_4_flags_read_only_bit","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_FLAGS_READ_ONLY_BIT 1","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_FLAGS_READ_ONLY_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_5_pagein_first_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_LOW_REG_OFFSET 0x10a0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_5_pagein_first_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_REG_OFFSET 0x10a4","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_5_pagein_first_high_pagein_first_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_5_pagein_first_high_pagein_first_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_5_pagein_first_high_pagein_first_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_5_pagein_last_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_LOW_REG_OFFSET 0x10a8","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_5_pagein_last_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_REG_OFFSET 0x10ac","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_5_pagein_last_high_pagein_last_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_5_pagein_last_high_pagein_last_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_5_pagein_last_high_pagein_last_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_5_pageout_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_LOW_REG_OFFSET 0x10b0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_5_pageout_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_REG_OFFSET 0x10b4","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_5_pageout_high_pageout_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_5_pageout_high_pageout_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_5_pageout_high_pageout_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_5_flags_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_FLAGS_REG_OFFSET 0x10b8","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_FLAGS_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_5_flags_valid_bit","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_FLAGS_VALID_BIT 0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_FLAGS_VALID_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_5_flags_read_only_bit","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_FLAGS_READ_ONLY_BIT 1","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_FLAGS_READ_ONLY_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_6_pagein_first_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_LOW_REG_OFFSET 0x10c0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_6_pagein_first_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_REG_OFFSET 0x10c4","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_6_pagein_first_high_pagein_first_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_6_pagein_first_high_pagein_first_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_6_pagein_first_high_pagein_first_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_6_pagein_last_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_LOW_REG_OFFSET 0x10c8","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_6_pagein_last_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_REG_OFFSET 0x10cc","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_6_pagein_last_high_pagein_last_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_6_pagein_last_high_pagein_last_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_6_pagein_last_high_pagein_last_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_6_pageout_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_LOW_REG_OFFSET 0x10d0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_6_pageout_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_REG_OFFSET 0x10d4","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_6_pageout_high_pageout_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_6_pageout_high_pageout_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_6_pageout_high_pageout_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_6_flags_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_FLAGS_REG_OFFSET 0x10d8","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_FLAGS_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_6_flags_valid_bit","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_FLAGS_VALID_BIT 0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_FLAGS_VALID_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_6_flags_read_only_bit","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_FLAGS_READ_ONLY_BIT 1","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_FLAGS_READ_ONLY_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_7_pagein_first_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_LOW_REG_OFFSET 0x10e0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_7_pagein_first_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_REG_OFFSET 0x10e4","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_7_pagein_first_high_pagein_first_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_7_pagein_first_high_pagein_first_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_7_pagein_first_high_pagein_first_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_7_pagein_last_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_LOW_REG_OFFSET 0x10e8","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_7_pagein_last_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_REG_OFFSET 0x10ec","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_7_pagein_last_high_pagein_last_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_7_pagein_last_high_pagein_last_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_7_pagein_last_high_pagein_last_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_7_pageout_low_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_LOW_REG_OFFSET 0x10f0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_LOW_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_7_pageout_high_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_REG_OFFSET 0x10f4","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_7_pageout_high_pageout_high_mask","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_7_pageout_high_pageout_high_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_7_pageout_high_pageout_high_field","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET})","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_7_flags_reg_offset","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_FLAGS_REG_OFFSET 0x10f8","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_FLAGS_REG_OFFSET"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_7_flags_valid_bit","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_FLAGS_VALID_BIT 0","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_FLAGS_VALID_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#define-occamy_quadrant_s1_tlb_wide_entry_7_flags_read_only_bit","text":"#define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_FLAGS_READ_ONLY_BIT 1","title":"define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_FLAGS_READ_ONLY_BIT"},{"location":"runtime/Files/occamy__quad__peripheral_8h/#source-code","text":"// Generated register defines for occamy_quadrant_s1 // Copyright information found in source file: // Copyright 2020 ETH Zurich and University of Bologna. // Licensing information found in source file: // Licensed under Solderpad Hardware License, Version 0.51, see LICENSE for // details. SPDX-License-Identifier: SHL-0.51 #ifndef _OCCAMY_QUADRANT_S1_REG_DEFS_ #define _OCCAMY_QUADRANT_S1_REG_DEFS_ #ifdef __cplusplus extern \"C\" { #endif // Register width #define OCCAMY_QUADRANT_S1_PARAM_REG_WIDTH 32 // Quadrant-internal clock gate enable #define OCCAMY_QUADRANT_S1_CLK_ENA_REG_OFFSET 0x0 #define OCCAMY_QUADRANT_S1_CLK_ENA_CLK_ENA_BIT 0 // Quadrant-internal asynchronous active-low reset #define OCCAMY_QUADRANT_S1_RESET_N_REG_OFFSET 0x4 #define OCCAMY_QUADRANT_S1_RESET_N_RESET_N_BIT 0 // Isolate ports of given quadrant. #define OCCAMY_QUADRANT_S1_ISOLATE_REG_OFFSET 0x8 #define OCCAMY_QUADRANT_S1_ISOLATE_NARROW_IN_BIT 0 #define OCCAMY_QUADRANT_S1_ISOLATE_NARROW_OUT_BIT 1 #define OCCAMY_QUADRANT_S1_ISOLATE_WIDE_IN_BIT 2 #define OCCAMY_QUADRANT_S1_ISOLATE_WIDE_OUT_BIT 3 // Isolation status of S1 quadrant and port #define OCCAMY_QUADRANT_S1_ISOLATED_REG_OFFSET 0xc #define OCCAMY_QUADRANT_S1_ISOLATED_NARROW_IN_BIT 0 #define OCCAMY_QUADRANT_S1_ISOLATED_NARROW_OUT_BIT 1 #define OCCAMY_QUADRANT_S1_ISOLATED_WIDE_IN_BIT 2 #define OCCAMY_QUADRANT_S1_ISOLATED_WIDE_OUT_BIT 3 // Enable read-only cache of quadrant. #define OCCAMY_QUADRANT_S1_RO_CACHE_ENABLE_REG_OFFSET 0x10 #define OCCAMY_QUADRANT_S1_RO_CACHE_ENABLE_ENABLE_BIT 0 // Flush read-only cache. #define OCCAMY_QUADRANT_S1_RO_CACHE_FLUSH_REG_OFFSET 0x14 #define OCCAMY_QUADRANT_S1_RO_CACHE_FLUSH_FLUSH_BIT 0 // Enable TLB on wide interface of quadrant. #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENABLE_REG_OFFSET 0x18 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENABLE_ENABLE_BIT 0 // Enable TLB on narrow interface of quadrant. #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENABLE_REG_OFFSET 0x1c #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENABLE_ENABLE_BIT 0 // Read-only cache start address low #define OCCAMY_QUADRANT_S1_RO_START_ADDR_LOW_0_REG_OFFSET 0x100 // Read-only cache start address high #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_REG_OFFSET 0x104 #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_ADDR_HIGH_MASK 0xffff #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_ADDR_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_ADDR_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_ADDR_HIGH_MASK, \\ .index = OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_0_ADDR_HIGH_OFFSET}) // Read-only cache end address low #define OCCAMY_QUADRANT_S1_RO_END_ADDR_LOW_0_REG_OFFSET 0x108 // Read-only cache end address high #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_REG_OFFSET 0x10c #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_ADDR_HIGH_MASK 0xffff #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_ADDR_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_ADDR_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_ADDR_HIGH_MASK, \\ .index = OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_0_ADDR_HIGH_OFFSET}) // Read-only cache start address low #define OCCAMY_QUADRANT_S1_RO_START_ADDR_LOW_1_REG_OFFSET 0x110 // Read-only cache start address high #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_REG_OFFSET 0x114 #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_ADDR_HIGH_MASK 0xffff #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_ADDR_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_ADDR_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_ADDR_HIGH_MASK, \\ .index = OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_1_ADDR_HIGH_OFFSET}) // Read-only cache end address low #define OCCAMY_QUADRANT_S1_RO_END_ADDR_LOW_1_REG_OFFSET 0x118 // Read-only cache end address high #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_REG_OFFSET 0x11c #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_ADDR_HIGH_MASK 0xffff #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_ADDR_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_ADDR_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_ADDR_HIGH_MASK, \\ .index = OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_1_ADDR_HIGH_OFFSET}) // Read-only cache start address low #define OCCAMY_QUADRANT_S1_RO_START_ADDR_LOW_2_REG_OFFSET 0x120 // Read-only cache start address high #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_REG_OFFSET 0x124 #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_ADDR_HIGH_MASK 0xffff #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_ADDR_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_ADDR_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_ADDR_HIGH_MASK, \\ .index = OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_2_ADDR_HIGH_OFFSET}) // Read-only cache end address low #define OCCAMY_QUADRANT_S1_RO_END_ADDR_LOW_2_REG_OFFSET 0x128 // Read-only cache end address high #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_REG_OFFSET 0x12c #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_ADDR_HIGH_MASK 0xffff #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_ADDR_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_ADDR_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_ADDR_HIGH_MASK, \\ .index = OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_2_ADDR_HIGH_OFFSET}) // Read-only cache start address low #define OCCAMY_QUADRANT_S1_RO_START_ADDR_LOW_3_REG_OFFSET 0x130 // Read-only cache start address high #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_REG_OFFSET 0x134 #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_ADDR_HIGH_MASK 0xffff #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_ADDR_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_ADDR_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_ADDR_HIGH_MASK, \\ .index = OCCAMY_QUADRANT_S1_RO_START_ADDR_HIGH_3_ADDR_HIGH_OFFSET}) // Read-only cache end address low #define OCCAMY_QUADRANT_S1_RO_END_ADDR_LOW_3_REG_OFFSET 0x138 // Read-only cache end address high #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_REG_OFFSET 0x13c #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_ADDR_HIGH_MASK 0xffff #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_ADDR_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_ADDR_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_ADDR_HIGH_MASK, \\ .index = OCCAMY_QUADRANT_S1_RO_END_ADDR_HIGH_3_ADDR_HIGH_OFFSET}) // narrow TLB entry 0: Lower 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_LOW_REG_OFFSET 0x800 // narrow TLB entry 0: Upper 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_REG_OFFSET 0x804 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) // narrow TLB entry 0: Lower 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_LOW_REG_OFFSET 0x808 // narrow TLB entry 0: Upper 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_REG_OFFSET 0x80c #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) // narrow TLB entry 0: Lower 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_LOW_REG_OFFSET 0x810 // narrow TLB entry 0: Upper 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_REG_OFFSET 0x814 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) // narrow TLB entry 0: Flags #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_FLAGS_REG_OFFSET 0x818 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_FLAGS_VALID_BIT 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_0_FLAGS_READ_ONLY_BIT 1 // narrow TLB entry 1: Lower 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_LOW_REG_OFFSET 0x820 // narrow TLB entry 1: Upper 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_REG_OFFSET 0x824 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) // narrow TLB entry 1: Lower 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_LOW_REG_OFFSET 0x828 // narrow TLB entry 1: Upper 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_REG_OFFSET 0x82c #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) // narrow TLB entry 1: Lower 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_LOW_REG_OFFSET 0x830 // narrow TLB entry 1: Upper 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_REG_OFFSET 0x834 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) // narrow TLB entry 1: Flags #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_FLAGS_REG_OFFSET 0x838 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_FLAGS_VALID_BIT 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_1_FLAGS_READ_ONLY_BIT 1 // narrow TLB entry 2: Lower 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_LOW_REG_OFFSET 0x840 // narrow TLB entry 2: Upper 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_REG_OFFSET 0x844 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) // narrow TLB entry 2: Lower 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_LOW_REG_OFFSET 0x848 // narrow TLB entry 2: Upper 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_REG_OFFSET 0x84c #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) // narrow TLB entry 2: Lower 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_LOW_REG_OFFSET 0x850 // narrow TLB entry 2: Upper 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_REG_OFFSET 0x854 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) // narrow TLB entry 2: Flags #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_FLAGS_REG_OFFSET 0x858 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_FLAGS_VALID_BIT 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_2_FLAGS_READ_ONLY_BIT 1 // narrow TLB entry 3: Lower 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_LOW_REG_OFFSET 0x860 // narrow TLB entry 3: Upper 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_REG_OFFSET 0x864 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) // narrow TLB entry 3: Lower 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_LOW_REG_OFFSET 0x868 // narrow TLB entry 3: Upper 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_REG_OFFSET 0x86c #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) // narrow TLB entry 3: Lower 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_LOW_REG_OFFSET 0x870 // narrow TLB entry 3: Upper 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_REG_OFFSET 0x874 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) // narrow TLB entry 3: Flags #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_FLAGS_REG_OFFSET 0x878 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_FLAGS_VALID_BIT 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_3_FLAGS_READ_ONLY_BIT 1 // narrow TLB entry 4: Lower 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_LOW_REG_OFFSET 0x880 // narrow TLB entry 4: Upper 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_REG_OFFSET 0x884 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) // narrow TLB entry 4: Lower 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_LOW_REG_OFFSET 0x888 // narrow TLB entry 4: Upper 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_REG_OFFSET 0x88c #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) // narrow TLB entry 4: Lower 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_LOW_REG_OFFSET 0x890 // narrow TLB entry 4: Upper 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_REG_OFFSET 0x894 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) // narrow TLB entry 4: Flags #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_FLAGS_REG_OFFSET 0x898 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_FLAGS_VALID_BIT 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_4_FLAGS_READ_ONLY_BIT 1 // narrow TLB entry 5: Lower 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_LOW_REG_OFFSET 0x8a0 // narrow TLB entry 5: Upper 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_REG_OFFSET 0x8a4 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) // narrow TLB entry 5: Lower 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_LOW_REG_OFFSET 0x8a8 // narrow TLB entry 5: Upper 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_REG_OFFSET 0x8ac #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) // narrow TLB entry 5: Lower 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_LOW_REG_OFFSET 0x8b0 // narrow TLB entry 5: Upper 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_REG_OFFSET 0x8b4 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) // narrow TLB entry 5: Flags #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_FLAGS_REG_OFFSET 0x8b8 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_FLAGS_VALID_BIT 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_5_FLAGS_READ_ONLY_BIT 1 // narrow TLB entry 6: Lower 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_LOW_REG_OFFSET 0x8c0 // narrow TLB entry 6: Upper 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_REG_OFFSET 0x8c4 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) // narrow TLB entry 6: Lower 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_LOW_REG_OFFSET 0x8c8 // narrow TLB entry 6: Upper 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_REG_OFFSET 0x8cc #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) // narrow TLB entry 6: Lower 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_LOW_REG_OFFSET 0x8d0 // narrow TLB entry 6: Upper 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_REG_OFFSET 0x8d4 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) // narrow TLB entry 6: Flags #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_FLAGS_REG_OFFSET 0x8d8 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_FLAGS_VALID_BIT 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_6_FLAGS_READ_ONLY_BIT 1 // narrow TLB entry 7: Lower 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_LOW_REG_OFFSET 0x8e0 // narrow TLB entry 7: Upper 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_REG_OFFSET 0x8e4 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) // narrow TLB entry 7: Lower 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_LOW_REG_OFFSET 0x8e8 // narrow TLB entry 7: Upper 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_REG_OFFSET 0x8ec #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) // narrow TLB entry 7: Lower 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_LOW_REG_OFFSET 0x8f0 // narrow TLB entry 7: Upper 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_REG_OFFSET 0x8f4 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) // narrow TLB entry 7: Flags #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_FLAGS_REG_OFFSET 0x8f8 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_FLAGS_VALID_BIT 0 #define OCCAMY_QUADRANT_S1_TLB_NARROW_ENTRY_7_FLAGS_READ_ONLY_BIT 1 // wide TLB entry 0: Lower 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_LOW_REG_OFFSET 0x1000 // wide TLB entry 0: Upper 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_REG_OFFSET 0x1004 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) // wide TLB entry 0: Lower 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_LOW_REG_OFFSET 0x1008 // wide TLB entry 0: Upper 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_REG_OFFSET 0x100c #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) // wide TLB entry 0: Lower 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_LOW_REG_OFFSET 0x1010 // wide TLB entry 0: Upper 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_REG_OFFSET 0x1014 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) // wide TLB entry 0: Flags #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_FLAGS_REG_OFFSET 0x1018 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_FLAGS_VALID_BIT 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_0_FLAGS_READ_ONLY_BIT 1 // wide TLB entry 1: Lower 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_LOW_REG_OFFSET 0x1020 // wide TLB entry 1: Upper 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_REG_OFFSET 0x1024 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) // wide TLB entry 1: Lower 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_LOW_REG_OFFSET 0x1028 // wide TLB entry 1: Upper 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_REG_OFFSET 0x102c #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) // wide TLB entry 1: Lower 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_LOW_REG_OFFSET 0x1030 // wide TLB entry 1: Upper 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_REG_OFFSET 0x1034 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) // wide TLB entry 1: Flags #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_FLAGS_REG_OFFSET 0x1038 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_FLAGS_VALID_BIT 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_1_FLAGS_READ_ONLY_BIT 1 // wide TLB entry 2: Lower 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_LOW_REG_OFFSET 0x1040 // wide TLB entry 2: Upper 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_REG_OFFSET 0x1044 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) // wide TLB entry 2: Lower 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_LOW_REG_OFFSET 0x1048 // wide TLB entry 2: Upper 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_REG_OFFSET 0x104c #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) // wide TLB entry 2: Lower 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_LOW_REG_OFFSET 0x1050 // wide TLB entry 2: Upper 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_REG_OFFSET 0x1054 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) // wide TLB entry 2: Flags #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_FLAGS_REG_OFFSET 0x1058 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_FLAGS_VALID_BIT 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_2_FLAGS_READ_ONLY_BIT 1 // wide TLB entry 3: Lower 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_LOW_REG_OFFSET 0x1060 // wide TLB entry 3: Upper 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_REG_OFFSET 0x1064 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) // wide TLB entry 3: Lower 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_LOW_REG_OFFSET 0x1068 // wide TLB entry 3: Upper 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_REG_OFFSET 0x106c #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) // wide TLB entry 3: Lower 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_LOW_REG_OFFSET 0x1070 // wide TLB entry 3: Upper 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_REG_OFFSET 0x1074 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) // wide TLB entry 3: Flags #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_FLAGS_REG_OFFSET 0x1078 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_FLAGS_VALID_BIT 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_3_FLAGS_READ_ONLY_BIT 1 // wide TLB entry 4: Lower 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_LOW_REG_OFFSET 0x1080 // wide TLB entry 4: Upper 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_REG_OFFSET 0x1084 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) // wide TLB entry 4: Lower 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_LOW_REG_OFFSET 0x1088 // wide TLB entry 4: Upper 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_REG_OFFSET 0x108c #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) // wide TLB entry 4: Lower 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_LOW_REG_OFFSET 0x1090 // wide TLB entry 4: Upper 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_REG_OFFSET 0x1094 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) // wide TLB entry 4: Flags #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_FLAGS_REG_OFFSET 0x1098 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_FLAGS_VALID_BIT 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_4_FLAGS_READ_ONLY_BIT 1 // wide TLB entry 5: Lower 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_LOW_REG_OFFSET 0x10a0 // wide TLB entry 5: Upper 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_REG_OFFSET 0x10a4 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) // wide TLB entry 5: Lower 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_LOW_REG_OFFSET 0x10a8 // wide TLB entry 5: Upper 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_REG_OFFSET 0x10ac #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) // wide TLB entry 5: Lower 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_LOW_REG_OFFSET 0x10b0 // wide TLB entry 5: Upper 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_REG_OFFSET 0x10b4 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) // wide TLB entry 5: Flags #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_FLAGS_REG_OFFSET 0x10b8 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_FLAGS_VALID_BIT 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_5_FLAGS_READ_ONLY_BIT 1 // wide TLB entry 6: Lower 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_LOW_REG_OFFSET 0x10c0 // wide TLB entry 6: Upper 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_REG_OFFSET 0x10c4 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) // wide TLB entry 6: Lower 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_LOW_REG_OFFSET 0x10c8 // wide TLB entry 6: Upper 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_REG_OFFSET 0x10cc #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) // wide TLB entry 6: Lower 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_LOW_REG_OFFSET 0x10d0 // wide TLB entry 6: Upper 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_REG_OFFSET 0x10d4 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) // wide TLB entry 6: Flags #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_FLAGS_REG_OFFSET 0x10d8 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_FLAGS_VALID_BIT 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_6_FLAGS_READ_ONLY_BIT 1 // wide TLB entry 7: Lower 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_LOW_REG_OFFSET 0x10e0 // wide TLB entry 7: Upper 32-bit of first page number of input range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_REG_OFFSET 0x10e4 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_FIRST_HIGH_PAGEIN_FIRST_HIGH_OFFSET}) // wide TLB entry 7: Lower 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_LOW_REG_OFFSET 0x10e8 // wide TLB entry 7: Upper 32-bit of last page (inclusive) number of input // range #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_REG_OFFSET 0x10ec #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK \\ 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET \\ 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEIN_LAST_HIGH_PAGEIN_LAST_HIGH_OFFSET}) // wide TLB entry 7: Lower 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_LOW_REG_OFFSET 0x10f0 // wide TLB entry 7: Upper 32-bit of output base page #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_REG_OFFSET 0x10f4 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK 0xf #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_MASK, \\ .index = \\ OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_PAGEOUT_HIGH_PAGEOUT_HIGH_OFFSET}) // wide TLB entry 7: Flags #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_FLAGS_REG_OFFSET 0x10f8 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_FLAGS_VALID_BIT 0 #define OCCAMY_QUADRANT_S1_TLB_WIDE_ENTRY_7_FLAGS_READ_ONLY_BIT 1 #ifdef __cplusplus } // extern \"C\" #endif #endif // _OCCAMY_QUADRANT_S1_REG_DEFS_ // End generated register defines for occamy_quadrant_s1 Updated on 2022-05-17 at 12:28:58 +0000","title":"Source code"},{"location":"runtime/Files/occamy__soc__peripheral_8h/","text":"snRuntime/include/occamy_soc_peripheral.h Defines Name OCCAMY_SOC_PARAM_NUM_SCRATCH_REGS OCCAMY_SOC_PARAM_NUM_PADS OCCAMY_SOC_PARAM_REG_WIDTH OCCAMY_SOC_INTR_COMMON_ECC_NARROW_UNCORRECTABLE_BIT OCCAMY_SOC_INTR_COMMON_ECC_NARROW_CORRECTABLE_BIT OCCAMY_SOC_INTR_COMMON_ECC_WIDE_UNCORRECTABLE_BIT OCCAMY_SOC_INTR_COMMON_ECC_WIDE_CORRECTABLE_BIT OCCAMY_SOC_INTR_STATE_REG_OFFSET OCCAMY_SOC_INTR_STATE_ECC_NARROW_UNCORRECTABLE_BIT OCCAMY_SOC_INTR_STATE_ECC_NARROW_CORRECTABLE_BIT OCCAMY_SOC_INTR_STATE_ECC_WIDE_UNCORRECTABLE_BIT OCCAMY_SOC_INTR_STATE_ECC_WIDE_CORRECTABLE_BIT OCCAMY_SOC_INTR_ENABLE_REG_OFFSET OCCAMY_SOC_INTR_ENABLE_ECC_NARROW_UNCORRECTABLE_BIT OCCAMY_SOC_INTR_ENABLE_ECC_NARROW_CORRECTABLE_BIT OCCAMY_SOC_INTR_ENABLE_ECC_WIDE_UNCORRECTABLE_BIT OCCAMY_SOC_INTR_ENABLE_ECC_WIDE_CORRECTABLE_BIT OCCAMY_SOC_INTR_TEST_REG_OFFSET OCCAMY_SOC_INTR_TEST_ECC_NARROW_UNCORRECTABLE_BIT OCCAMY_SOC_INTR_TEST_ECC_NARROW_CORRECTABLE_BIT OCCAMY_SOC_INTR_TEST_ECC_WIDE_UNCORRECTABLE_BIT OCCAMY_SOC_INTR_TEST_ECC_WIDE_CORRECTABLE_BIT OCCAMY_SOC_VERSION_REG_OFFSET OCCAMY_SOC_VERSION_VERSION_MASK OCCAMY_SOC_VERSION_VERSION_OFFSET OCCAMY_SOC_VERSION_VERSION_FIELD OCCAMY_SOC_CHIP_ID_REG_OFFSET OCCAMY_SOC_CHIP_ID_CHIP_ID_MASK OCCAMY_SOC_CHIP_ID_CHIP_ID_OFFSET OCCAMY_SOC_CHIP_ID_CHIP_ID_FIELD OCCAMY_SOC_SCRATCH_SCRATCH_FIELD_WIDTH OCCAMY_SOC_SCRATCH_SCRATCH_FIELDS_PER_REG OCCAMY_SOC_SCRATCH_MULTIREG_COUNT OCCAMY_SOC_SCRATCH_0_REG_OFFSET OCCAMY_SOC_SCRATCH_1_REG_OFFSET OCCAMY_SOC_SCRATCH_2_REG_OFFSET OCCAMY_SOC_SCRATCH_3_REG_OFFSET OCCAMY_SOC_BOOT_MODE_REG_OFFSET OCCAMY_SOC_BOOT_MODE_MODE_MASK OCCAMY_SOC_BOOT_MODE_MODE_OFFSET OCCAMY_SOC_BOOT_MODE_MODE_FIELD OCCAMY_SOC_BOOT_MODE_MODE_VALUE_IDLE OCCAMY_SOC_BOOT_MODE_MODE_VALUE_SERIAL OCCAMY_SOC_BOOT_MODE_MODE_VALUE_I2C OCCAMY_SOC_NUM_QUADRANTS_REG_OFFSET OCCAMY_SOC_PAD_0_REG_OFFSET OCCAMY_SOC_PAD_0_SLW_0_BIT OCCAMY_SOC_PAD_0_SMT_0_BIT OCCAMY_SOC_PAD_0_DRV_0_MASK OCCAMY_SOC_PAD_0_DRV_0_OFFSET OCCAMY_SOC_PAD_0_DRV_0_FIELD OCCAMY_SOC_PAD_1_REG_OFFSET OCCAMY_SOC_PAD_1_SLW_1_BIT OCCAMY_SOC_PAD_1_SMT_1_BIT OCCAMY_SOC_PAD_1_DRV_1_MASK OCCAMY_SOC_PAD_1_DRV_1_OFFSET OCCAMY_SOC_PAD_1_DRV_1_FIELD OCCAMY_SOC_PAD_2_REG_OFFSET OCCAMY_SOC_PAD_2_SLW_2_BIT OCCAMY_SOC_PAD_2_SMT_2_BIT OCCAMY_SOC_PAD_2_DRV_2_MASK OCCAMY_SOC_PAD_2_DRV_2_OFFSET OCCAMY_SOC_PAD_2_DRV_2_FIELD OCCAMY_SOC_PAD_3_REG_OFFSET OCCAMY_SOC_PAD_3_SLW_3_BIT OCCAMY_SOC_PAD_3_SMT_3_BIT OCCAMY_SOC_PAD_3_DRV_3_MASK OCCAMY_SOC_PAD_3_DRV_3_OFFSET OCCAMY_SOC_PAD_3_DRV_3_FIELD OCCAMY_SOC_PAD_4_REG_OFFSET OCCAMY_SOC_PAD_4_SLW_4_BIT OCCAMY_SOC_PAD_4_SMT_4_BIT OCCAMY_SOC_PAD_4_DRV_4_MASK OCCAMY_SOC_PAD_4_DRV_4_OFFSET OCCAMY_SOC_PAD_4_DRV_4_FIELD OCCAMY_SOC_PAD_5_REG_OFFSET OCCAMY_SOC_PAD_5_SLW_5_BIT OCCAMY_SOC_PAD_5_SMT_5_BIT OCCAMY_SOC_PAD_5_DRV_5_MASK OCCAMY_SOC_PAD_5_DRV_5_OFFSET OCCAMY_SOC_PAD_5_DRV_5_FIELD OCCAMY_SOC_PAD_6_REG_OFFSET OCCAMY_SOC_PAD_6_SLW_6_BIT OCCAMY_SOC_PAD_6_SMT_6_BIT OCCAMY_SOC_PAD_6_DRV_6_MASK OCCAMY_SOC_PAD_6_DRV_6_OFFSET OCCAMY_SOC_PAD_6_DRV_6_FIELD OCCAMY_SOC_PAD_7_REG_OFFSET OCCAMY_SOC_PAD_7_SLW_7_BIT OCCAMY_SOC_PAD_7_SMT_7_BIT OCCAMY_SOC_PAD_7_DRV_7_MASK OCCAMY_SOC_PAD_7_DRV_7_OFFSET OCCAMY_SOC_PAD_7_DRV_7_FIELD OCCAMY_SOC_PAD_8_REG_OFFSET OCCAMY_SOC_PAD_8_SLW_8_BIT OCCAMY_SOC_PAD_8_SMT_8_BIT OCCAMY_SOC_PAD_8_DRV_8_MASK OCCAMY_SOC_PAD_8_DRV_8_OFFSET OCCAMY_SOC_PAD_8_DRV_8_FIELD OCCAMY_SOC_PAD_9_REG_OFFSET OCCAMY_SOC_PAD_9_SLW_9_BIT OCCAMY_SOC_PAD_9_SMT_9_BIT OCCAMY_SOC_PAD_9_DRV_9_MASK OCCAMY_SOC_PAD_9_DRV_9_OFFSET OCCAMY_SOC_PAD_9_DRV_9_FIELD OCCAMY_SOC_PAD_10_REG_OFFSET OCCAMY_SOC_PAD_10_SLW_10_BIT OCCAMY_SOC_PAD_10_SMT_10_BIT OCCAMY_SOC_PAD_10_DRV_10_MASK OCCAMY_SOC_PAD_10_DRV_10_OFFSET OCCAMY_SOC_PAD_10_DRV_10_FIELD OCCAMY_SOC_PAD_11_REG_OFFSET OCCAMY_SOC_PAD_11_SLW_11_BIT OCCAMY_SOC_PAD_11_SMT_11_BIT OCCAMY_SOC_PAD_11_DRV_11_MASK OCCAMY_SOC_PAD_11_DRV_11_OFFSET OCCAMY_SOC_PAD_11_DRV_11_FIELD OCCAMY_SOC_PAD_12_REG_OFFSET OCCAMY_SOC_PAD_12_SLW_12_BIT OCCAMY_SOC_PAD_12_SMT_12_BIT OCCAMY_SOC_PAD_12_DRV_12_MASK OCCAMY_SOC_PAD_12_DRV_12_OFFSET OCCAMY_SOC_PAD_12_DRV_12_FIELD OCCAMY_SOC_PAD_13_REG_OFFSET OCCAMY_SOC_PAD_13_SLW_13_BIT OCCAMY_SOC_PAD_13_SMT_13_BIT OCCAMY_SOC_PAD_13_DRV_13_MASK OCCAMY_SOC_PAD_13_DRV_13_OFFSET OCCAMY_SOC_PAD_13_DRV_13_FIELD OCCAMY_SOC_PAD_14_REG_OFFSET OCCAMY_SOC_PAD_14_SLW_14_BIT OCCAMY_SOC_PAD_14_SMT_14_BIT OCCAMY_SOC_PAD_14_DRV_14_MASK OCCAMY_SOC_PAD_14_DRV_14_OFFSET OCCAMY_SOC_PAD_14_DRV_14_FIELD OCCAMY_SOC_PAD_15_REG_OFFSET OCCAMY_SOC_PAD_15_SLW_15_BIT OCCAMY_SOC_PAD_15_SMT_15_BIT OCCAMY_SOC_PAD_15_DRV_15_MASK OCCAMY_SOC_PAD_15_DRV_15_OFFSET OCCAMY_SOC_PAD_15_DRV_15_FIELD OCCAMY_SOC_PAD_16_REG_OFFSET OCCAMY_SOC_PAD_16_SLW_16_BIT OCCAMY_SOC_PAD_16_SMT_16_BIT OCCAMY_SOC_PAD_16_DRV_16_MASK OCCAMY_SOC_PAD_16_DRV_16_OFFSET OCCAMY_SOC_PAD_16_DRV_16_FIELD OCCAMY_SOC_PAD_17_REG_OFFSET OCCAMY_SOC_PAD_17_SLW_17_BIT OCCAMY_SOC_PAD_17_SMT_17_BIT OCCAMY_SOC_PAD_17_DRV_17_MASK OCCAMY_SOC_PAD_17_DRV_17_OFFSET OCCAMY_SOC_PAD_17_DRV_17_FIELD OCCAMY_SOC_PAD_18_REG_OFFSET OCCAMY_SOC_PAD_18_SLW_18_BIT OCCAMY_SOC_PAD_18_SMT_18_BIT OCCAMY_SOC_PAD_18_DRV_18_MASK OCCAMY_SOC_PAD_18_DRV_18_OFFSET OCCAMY_SOC_PAD_18_DRV_18_FIELD OCCAMY_SOC_PAD_19_REG_OFFSET OCCAMY_SOC_PAD_19_SLW_19_BIT OCCAMY_SOC_PAD_19_SMT_19_BIT OCCAMY_SOC_PAD_19_DRV_19_MASK OCCAMY_SOC_PAD_19_DRV_19_OFFSET OCCAMY_SOC_PAD_19_DRV_19_FIELD OCCAMY_SOC_PAD_20_REG_OFFSET OCCAMY_SOC_PAD_20_SLW_20_BIT OCCAMY_SOC_PAD_20_SMT_20_BIT OCCAMY_SOC_PAD_20_DRV_20_MASK OCCAMY_SOC_PAD_20_DRV_20_OFFSET OCCAMY_SOC_PAD_20_DRV_20_FIELD OCCAMY_SOC_PAD_21_REG_OFFSET OCCAMY_SOC_PAD_21_SLW_21_BIT OCCAMY_SOC_PAD_21_SMT_21_BIT OCCAMY_SOC_PAD_21_DRV_21_MASK OCCAMY_SOC_PAD_21_DRV_21_OFFSET OCCAMY_SOC_PAD_21_DRV_21_FIELD OCCAMY_SOC_PAD_22_REG_OFFSET OCCAMY_SOC_PAD_22_SLW_22_BIT OCCAMY_SOC_PAD_22_SMT_22_BIT OCCAMY_SOC_PAD_22_DRV_22_MASK OCCAMY_SOC_PAD_22_DRV_22_OFFSET OCCAMY_SOC_PAD_22_DRV_22_FIELD OCCAMY_SOC_PAD_23_REG_OFFSET OCCAMY_SOC_PAD_23_SLW_23_BIT OCCAMY_SOC_PAD_23_SMT_23_BIT OCCAMY_SOC_PAD_23_DRV_23_MASK OCCAMY_SOC_PAD_23_DRV_23_OFFSET OCCAMY_SOC_PAD_23_DRV_23_FIELD OCCAMY_SOC_PAD_24_REG_OFFSET OCCAMY_SOC_PAD_24_SLW_24_BIT OCCAMY_SOC_PAD_24_SMT_24_BIT OCCAMY_SOC_PAD_24_DRV_24_MASK OCCAMY_SOC_PAD_24_DRV_24_OFFSET OCCAMY_SOC_PAD_24_DRV_24_FIELD OCCAMY_SOC_PAD_25_REG_OFFSET OCCAMY_SOC_PAD_25_SLW_25_BIT OCCAMY_SOC_PAD_25_SMT_25_BIT OCCAMY_SOC_PAD_25_DRV_25_MASK OCCAMY_SOC_PAD_25_DRV_25_OFFSET OCCAMY_SOC_PAD_25_DRV_25_FIELD OCCAMY_SOC_PAD_26_REG_OFFSET OCCAMY_SOC_PAD_26_SLW_26_BIT OCCAMY_SOC_PAD_26_SMT_26_BIT OCCAMY_SOC_PAD_26_DRV_26_MASK OCCAMY_SOC_PAD_26_DRV_26_OFFSET OCCAMY_SOC_PAD_26_DRV_26_FIELD OCCAMY_SOC_PAD_27_REG_OFFSET OCCAMY_SOC_PAD_27_SLW_27_BIT OCCAMY_SOC_PAD_27_SMT_27_BIT OCCAMY_SOC_PAD_27_DRV_27_MASK OCCAMY_SOC_PAD_27_DRV_27_OFFSET OCCAMY_SOC_PAD_27_DRV_27_FIELD OCCAMY_SOC_PAD_28_REG_OFFSET OCCAMY_SOC_PAD_28_SLW_28_BIT OCCAMY_SOC_PAD_28_SMT_28_BIT OCCAMY_SOC_PAD_28_DRV_28_MASK OCCAMY_SOC_PAD_28_DRV_28_OFFSET OCCAMY_SOC_PAD_28_DRV_28_FIELD OCCAMY_SOC_PAD_29_REG_OFFSET OCCAMY_SOC_PAD_29_SLW_29_BIT OCCAMY_SOC_PAD_29_SMT_29_BIT OCCAMY_SOC_PAD_29_DRV_29_MASK OCCAMY_SOC_PAD_29_DRV_29_OFFSET OCCAMY_SOC_PAD_29_DRV_29_FIELD OCCAMY_SOC_PAD_30_REG_OFFSET OCCAMY_SOC_PAD_30_SLW_30_BIT OCCAMY_SOC_PAD_30_SMT_30_BIT OCCAMY_SOC_PAD_30_DRV_30_MASK OCCAMY_SOC_PAD_30_DRV_30_OFFSET OCCAMY_SOC_PAD_30_DRV_30_FIELD Macros Documentation define OCCAMY_SOC_PARAM_NUM_SCRATCH_REGS #define OCCAMY_SOC_PARAM_NUM_SCRATCH_REGS 4 define OCCAMY_SOC_PARAM_NUM_PADS #define OCCAMY_SOC_PARAM_NUM_PADS 31 define OCCAMY_SOC_PARAM_REG_WIDTH #define OCCAMY_SOC_PARAM_REG_WIDTH 32 define OCCAMY_SOC_INTR_COMMON_ECC_NARROW_UNCORRECTABLE_BIT #define OCCAMY_SOC_INTR_COMMON_ECC_NARROW_UNCORRECTABLE_BIT 0 define OCCAMY_SOC_INTR_COMMON_ECC_NARROW_CORRECTABLE_BIT #define OCCAMY_SOC_INTR_COMMON_ECC_NARROW_CORRECTABLE_BIT 1 define OCCAMY_SOC_INTR_COMMON_ECC_WIDE_UNCORRECTABLE_BIT #define OCCAMY_SOC_INTR_COMMON_ECC_WIDE_UNCORRECTABLE_BIT 2 define OCCAMY_SOC_INTR_COMMON_ECC_WIDE_CORRECTABLE_BIT #define OCCAMY_SOC_INTR_COMMON_ECC_WIDE_CORRECTABLE_BIT 3 define OCCAMY_SOC_INTR_STATE_REG_OFFSET #define OCCAMY_SOC_INTR_STATE_REG_OFFSET 0x0 define OCCAMY_SOC_INTR_STATE_ECC_NARROW_UNCORRECTABLE_BIT #define OCCAMY_SOC_INTR_STATE_ECC_NARROW_UNCORRECTABLE_BIT 0 define OCCAMY_SOC_INTR_STATE_ECC_NARROW_CORRECTABLE_BIT #define OCCAMY_SOC_INTR_STATE_ECC_NARROW_CORRECTABLE_BIT 1 define OCCAMY_SOC_INTR_STATE_ECC_WIDE_UNCORRECTABLE_BIT #define OCCAMY_SOC_INTR_STATE_ECC_WIDE_UNCORRECTABLE_BIT 2 define OCCAMY_SOC_INTR_STATE_ECC_WIDE_CORRECTABLE_BIT #define OCCAMY_SOC_INTR_STATE_ECC_WIDE_CORRECTABLE_BIT 3 define OCCAMY_SOC_INTR_ENABLE_REG_OFFSET #define OCCAMY_SOC_INTR_ENABLE_REG_OFFSET 0x4 define OCCAMY_SOC_INTR_ENABLE_ECC_NARROW_UNCORRECTABLE_BIT #define OCCAMY_SOC_INTR_ENABLE_ECC_NARROW_UNCORRECTABLE_BIT 0 define OCCAMY_SOC_INTR_ENABLE_ECC_NARROW_CORRECTABLE_BIT #define OCCAMY_SOC_INTR_ENABLE_ECC_NARROW_CORRECTABLE_BIT 1 define OCCAMY_SOC_INTR_ENABLE_ECC_WIDE_UNCORRECTABLE_BIT #define OCCAMY_SOC_INTR_ENABLE_ECC_WIDE_UNCORRECTABLE_BIT 2 define OCCAMY_SOC_INTR_ENABLE_ECC_WIDE_CORRECTABLE_BIT #define OCCAMY_SOC_INTR_ENABLE_ECC_WIDE_CORRECTABLE_BIT 3 define OCCAMY_SOC_INTR_TEST_REG_OFFSET #define OCCAMY_SOC_INTR_TEST_REG_OFFSET 0x8 define OCCAMY_SOC_INTR_TEST_ECC_NARROW_UNCORRECTABLE_BIT #define OCCAMY_SOC_INTR_TEST_ECC_NARROW_UNCORRECTABLE_BIT 0 define OCCAMY_SOC_INTR_TEST_ECC_NARROW_CORRECTABLE_BIT #define OCCAMY_SOC_INTR_TEST_ECC_NARROW_CORRECTABLE_BIT 1 define OCCAMY_SOC_INTR_TEST_ECC_WIDE_UNCORRECTABLE_BIT #define OCCAMY_SOC_INTR_TEST_ECC_WIDE_UNCORRECTABLE_BIT 2 define OCCAMY_SOC_INTR_TEST_ECC_WIDE_CORRECTABLE_BIT #define OCCAMY_SOC_INTR_TEST_ECC_WIDE_CORRECTABLE_BIT 3 define OCCAMY_SOC_VERSION_REG_OFFSET #define OCCAMY_SOC_VERSION_REG_OFFSET 0xc define OCCAMY_SOC_VERSION_VERSION_MASK #define OCCAMY_SOC_VERSION_VERSION_MASK 0xffff define OCCAMY_SOC_VERSION_VERSION_OFFSET #define OCCAMY_SOC_VERSION_VERSION_OFFSET 0 define OCCAMY_SOC_VERSION_VERSION_FIELD #define OCCAMY_SOC_VERSION_VERSION_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_VERSION_VERSION_MASK, \\ .index = OCCAMY_SOC_VERSION_VERSION_OFFSET}) define OCCAMY_SOC_CHIP_ID_REG_OFFSET #define OCCAMY_SOC_CHIP_ID_REG_OFFSET 0x10 define OCCAMY_SOC_CHIP_ID_CHIP_ID_MASK #define OCCAMY_SOC_CHIP_ID_CHIP_ID_MASK 0x3 define OCCAMY_SOC_CHIP_ID_CHIP_ID_OFFSET #define OCCAMY_SOC_CHIP_ID_CHIP_ID_OFFSET 0 define OCCAMY_SOC_CHIP_ID_CHIP_ID_FIELD #define OCCAMY_SOC_CHIP_ID_CHIP_ID_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_CHIP_ID_CHIP_ID_MASK, \\ .index = OCCAMY_SOC_CHIP_ID_CHIP_ID_OFFSET}) define OCCAMY_SOC_SCRATCH_SCRATCH_FIELD_WIDTH #define OCCAMY_SOC_SCRATCH_SCRATCH_FIELD_WIDTH 32 define OCCAMY_SOC_SCRATCH_SCRATCH_FIELDS_PER_REG #define OCCAMY_SOC_SCRATCH_SCRATCH_FIELDS_PER_REG 1 define OCCAMY_SOC_SCRATCH_MULTIREG_COUNT #define OCCAMY_SOC_SCRATCH_MULTIREG_COUNT 4 define OCCAMY_SOC_SCRATCH_0_REG_OFFSET #define OCCAMY_SOC_SCRATCH_0_REG_OFFSET 0x14 define OCCAMY_SOC_SCRATCH_1_REG_OFFSET #define OCCAMY_SOC_SCRATCH_1_REG_OFFSET 0x18 define OCCAMY_SOC_SCRATCH_2_REG_OFFSET #define OCCAMY_SOC_SCRATCH_2_REG_OFFSET 0x1c define OCCAMY_SOC_SCRATCH_3_REG_OFFSET #define OCCAMY_SOC_SCRATCH_3_REG_OFFSET 0x20 define OCCAMY_SOC_BOOT_MODE_REG_OFFSET #define OCCAMY_SOC_BOOT_MODE_REG_OFFSET 0x24 define OCCAMY_SOC_BOOT_MODE_MODE_MASK #define OCCAMY_SOC_BOOT_MODE_MODE_MASK 0x3 define OCCAMY_SOC_BOOT_MODE_MODE_OFFSET #define OCCAMY_SOC_BOOT_MODE_MODE_OFFSET 0 define OCCAMY_SOC_BOOT_MODE_MODE_FIELD #define OCCAMY_SOC_BOOT_MODE_MODE_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_BOOT_MODE_MODE_MASK, \\ .index = OCCAMY_SOC_BOOT_MODE_MODE_OFFSET}) define OCCAMY_SOC_BOOT_MODE_MODE_VALUE_IDLE #define OCCAMY_SOC_BOOT_MODE_MODE_VALUE_IDLE 0x0 define OCCAMY_SOC_BOOT_MODE_MODE_VALUE_SERIAL #define OCCAMY_SOC_BOOT_MODE_MODE_VALUE_SERIAL 0x1 define OCCAMY_SOC_BOOT_MODE_MODE_VALUE_I2C #define OCCAMY_SOC_BOOT_MODE_MODE_VALUE_I2C 0x2 define OCCAMY_SOC_NUM_QUADRANTS_REG_OFFSET #define OCCAMY_SOC_NUM_QUADRANTS_REG_OFFSET 0x28 define OCCAMY_SOC_PAD_0_REG_OFFSET #define OCCAMY_SOC_PAD_0_REG_OFFSET 0x2c define OCCAMY_SOC_PAD_0_SLW_0_BIT #define OCCAMY_SOC_PAD_0_SLW_0_BIT 0 define OCCAMY_SOC_PAD_0_SMT_0_BIT #define OCCAMY_SOC_PAD_0_SMT_0_BIT 1 define OCCAMY_SOC_PAD_0_DRV_0_MASK #define OCCAMY_SOC_PAD_0_DRV_0_MASK 0x3 define OCCAMY_SOC_PAD_0_DRV_0_OFFSET #define OCCAMY_SOC_PAD_0_DRV_0_OFFSET 2 define OCCAMY_SOC_PAD_0_DRV_0_FIELD #define OCCAMY_SOC_PAD_0_DRV_0_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_0_DRV_0_MASK, \\ .index = OCCAMY_SOC_PAD_0_DRV_0_OFFSET}) define OCCAMY_SOC_PAD_1_REG_OFFSET #define OCCAMY_SOC_PAD_1_REG_OFFSET 0x30 define OCCAMY_SOC_PAD_1_SLW_1_BIT #define OCCAMY_SOC_PAD_1_SLW_1_BIT 0 define OCCAMY_SOC_PAD_1_SMT_1_BIT #define OCCAMY_SOC_PAD_1_SMT_1_BIT 1 define OCCAMY_SOC_PAD_1_DRV_1_MASK #define OCCAMY_SOC_PAD_1_DRV_1_MASK 0x3 define OCCAMY_SOC_PAD_1_DRV_1_OFFSET #define OCCAMY_SOC_PAD_1_DRV_1_OFFSET 2 define OCCAMY_SOC_PAD_1_DRV_1_FIELD #define OCCAMY_SOC_PAD_1_DRV_1_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_1_DRV_1_MASK, \\ .index = OCCAMY_SOC_PAD_1_DRV_1_OFFSET}) define OCCAMY_SOC_PAD_2_REG_OFFSET #define OCCAMY_SOC_PAD_2_REG_OFFSET 0x34 define OCCAMY_SOC_PAD_2_SLW_2_BIT #define OCCAMY_SOC_PAD_2_SLW_2_BIT 0 define OCCAMY_SOC_PAD_2_SMT_2_BIT #define OCCAMY_SOC_PAD_2_SMT_2_BIT 1 define OCCAMY_SOC_PAD_2_DRV_2_MASK #define OCCAMY_SOC_PAD_2_DRV_2_MASK 0x3 define OCCAMY_SOC_PAD_2_DRV_2_OFFSET #define OCCAMY_SOC_PAD_2_DRV_2_OFFSET 2 define OCCAMY_SOC_PAD_2_DRV_2_FIELD #define OCCAMY_SOC_PAD_2_DRV_2_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_2_DRV_2_MASK, \\ .index = OCCAMY_SOC_PAD_2_DRV_2_OFFSET}) define OCCAMY_SOC_PAD_3_REG_OFFSET #define OCCAMY_SOC_PAD_3_REG_OFFSET 0x38 define OCCAMY_SOC_PAD_3_SLW_3_BIT #define OCCAMY_SOC_PAD_3_SLW_3_BIT 0 define OCCAMY_SOC_PAD_3_SMT_3_BIT #define OCCAMY_SOC_PAD_3_SMT_3_BIT 1 define OCCAMY_SOC_PAD_3_DRV_3_MASK #define OCCAMY_SOC_PAD_3_DRV_3_MASK 0x3 define OCCAMY_SOC_PAD_3_DRV_3_OFFSET #define OCCAMY_SOC_PAD_3_DRV_3_OFFSET 2 define OCCAMY_SOC_PAD_3_DRV_3_FIELD #define OCCAMY_SOC_PAD_3_DRV_3_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_3_DRV_3_MASK, \\ .index = OCCAMY_SOC_PAD_3_DRV_3_OFFSET}) define OCCAMY_SOC_PAD_4_REG_OFFSET #define OCCAMY_SOC_PAD_4_REG_OFFSET 0x3c define OCCAMY_SOC_PAD_4_SLW_4_BIT #define OCCAMY_SOC_PAD_4_SLW_4_BIT 0 define OCCAMY_SOC_PAD_4_SMT_4_BIT #define OCCAMY_SOC_PAD_4_SMT_4_BIT 1 define OCCAMY_SOC_PAD_4_DRV_4_MASK #define OCCAMY_SOC_PAD_4_DRV_4_MASK 0x3 define OCCAMY_SOC_PAD_4_DRV_4_OFFSET #define OCCAMY_SOC_PAD_4_DRV_4_OFFSET 2 define OCCAMY_SOC_PAD_4_DRV_4_FIELD #define OCCAMY_SOC_PAD_4_DRV_4_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_4_DRV_4_MASK, \\ .index = OCCAMY_SOC_PAD_4_DRV_4_OFFSET}) define OCCAMY_SOC_PAD_5_REG_OFFSET #define OCCAMY_SOC_PAD_5_REG_OFFSET 0x40 define OCCAMY_SOC_PAD_5_SLW_5_BIT #define OCCAMY_SOC_PAD_5_SLW_5_BIT 0 define OCCAMY_SOC_PAD_5_SMT_5_BIT #define OCCAMY_SOC_PAD_5_SMT_5_BIT 1 define OCCAMY_SOC_PAD_5_DRV_5_MASK #define OCCAMY_SOC_PAD_5_DRV_5_MASK 0x3 define OCCAMY_SOC_PAD_5_DRV_5_OFFSET #define OCCAMY_SOC_PAD_5_DRV_5_OFFSET 2 define OCCAMY_SOC_PAD_5_DRV_5_FIELD #define OCCAMY_SOC_PAD_5_DRV_5_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_5_DRV_5_MASK, \\ .index = OCCAMY_SOC_PAD_5_DRV_5_OFFSET}) define OCCAMY_SOC_PAD_6_REG_OFFSET #define OCCAMY_SOC_PAD_6_REG_OFFSET 0x44 define OCCAMY_SOC_PAD_6_SLW_6_BIT #define OCCAMY_SOC_PAD_6_SLW_6_BIT 0 define OCCAMY_SOC_PAD_6_SMT_6_BIT #define OCCAMY_SOC_PAD_6_SMT_6_BIT 1 define OCCAMY_SOC_PAD_6_DRV_6_MASK #define OCCAMY_SOC_PAD_6_DRV_6_MASK 0x3 define OCCAMY_SOC_PAD_6_DRV_6_OFFSET #define OCCAMY_SOC_PAD_6_DRV_6_OFFSET 2 define OCCAMY_SOC_PAD_6_DRV_6_FIELD #define OCCAMY_SOC_PAD_6_DRV_6_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_6_DRV_6_MASK, \\ .index = OCCAMY_SOC_PAD_6_DRV_6_OFFSET}) define OCCAMY_SOC_PAD_7_REG_OFFSET #define OCCAMY_SOC_PAD_7_REG_OFFSET 0x48 define OCCAMY_SOC_PAD_7_SLW_7_BIT #define OCCAMY_SOC_PAD_7_SLW_7_BIT 0 define OCCAMY_SOC_PAD_7_SMT_7_BIT #define OCCAMY_SOC_PAD_7_SMT_7_BIT 1 define OCCAMY_SOC_PAD_7_DRV_7_MASK #define OCCAMY_SOC_PAD_7_DRV_7_MASK 0x3 define OCCAMY_SOC_PAD_7_DRV_7_OFFSET #define OCCAMY_SOC_PAD_7_DRV_7_OFFSET 2 define OCCAMY_SOC_PAD_7_DRV_7_FIELD #define OCCAMY_SOC_PAD_7_DRV_7_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_7_DRV_7_MASK, \\ .index = OCCAMY_SOC_PAD_7_DRV_7_OFFSET}) define OCCAMY_SOC_PAD_8_REG_OFFSET #define OCCAMY_SOC_PAD_8_REG_OFFSET 0x4c define OCCAMY_SOC_PAD_8_SLW_8_BIT #define OCCAMY_SOC_PAD_8_SLW_8_BIT 0 define OCCAMY_SOC_PAD_8_SMT_8_BIT #define OCCAMY_SOC_PAD_8_SMT_8_BIT 1 define OCCAMY_SOC_PAD_8_DRV_8_MASK #define OCCAMY_SOC_PAD_8_DRV_8_MASK 0x3 define OCCAMY_SOC_PAD_8_DRV_8_OFFSET #define OCCAMY_SOC_PAD_8_DRV_8_OFFSET 2 define OCCAMY_SOC_PAD_8_DRV_8_FIELD #define OCCAMY_SOC_PAD_8_DRV_8_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_8_DRV_8_MASK, \\ .index = OCCAMY_SOC_PAD_8_DRV_8_OFFSET}) define OCCAMY_SOC_PAD_9_REG_OFFSET #define OCCAMY_SOC_PAD_9_REG_OFFSET 0x50 define OCCAMY_SOC_PAD_9_SLW_9_BIT #define OCCAMY_SOC_PAD_9_SLW_9_BIT 0 define OCCAMY_SOC_PAD_9_SMT_9_BIT #define OCCAMY_SOC_PAD_9_SMT_9_BIT 1 define OCCAMY_SOC_PAD_9_DRV_9_MASK #define OCCAMY_SOC_PAD_9_DRV_9_MASK 0x3 define OCCAMY_SOC_PAD_9_DRV_9_OFFSET #define OCCAMY_SOC_PAD_9_DRV_9_OFFSET 2 define OCCAMY_SOC_PAD_9_DRV_9_FIELD #define OCCAMY_SOC_PAD_9_DRV_9_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_9_DRV_9_MASK, \\ .index = OCCAMY_SOC_PAD_9_DRV_9_OFFSET}) define OCCAMY_SOC_PAD_10_REG_OFFSET #define OCCAMY_SOC_PAD_10_REG_OFFSET 0x54 define OCCAMY_SOC_PAD_10_SLW_10_BIT #define OCCAMY_SOC_PAD_10_SLW_10_BIT 0 define OCCAMY_SOC_PAD_10_SMT_10_BIT #define OCCAMY_SOC_PAD_10_SMT_10_BIT 1 define OCCAMY_SOC_PAD_10_DRV_10_MASK #define OCCAMY_SOC_PAD_10_DRV_10_MASK 0x3 define OCCAMY_SOC_PAD_10_DRV_10_OFFSET #define OCCAMY_SOC_PAD_10_DRV_10_OFFSET 2 define OCCAMY_SOC_PAD_10_DRV_10_FIELD #define OCCAMY_SOC_PAD_10_DRV_10_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_10_DRV_10_MASK, \\ .index = OCCAMY_SOC_PAD_10_DRV_10_OFFSET}) define OCCAMY_SOC_PAD_11_REG_OFFSET #define OCCAMY_SOC_PAD_11_REG_OFFSET 0x58 define OCCAMY_SOC_PAD_11_SLW_11_BIT #define OCCAMY_SOC_PAD_11_SLW_11_BIT 0 define OCCAMY_SOC_PAD_11_SMT_11_BIT #define OCCAMY_SOC_PAD_11_SMT_11_BIT 1 define OCCAMY_SOC_PAD_11_DRV_11_MASK #define OCCAMY_SOC_PAD_11_DRV_11_MASK 0x3 define OCCAMY_SOC_PAD_11_DRV_11_OFFSET #define OCCAMY_SOC_PAD_11_DRV_11_OFFSET 2 define OCCAMY_SOC_PAD_11_DRV_11_FIELD #define OCCAMY_SOC_PAD_11_DRV_11_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_11_DRV_11_MASK, \\ .index = OCCAMY_SOC_PAD_11_DRV_11_OFFSET}) define OCCAMY_SOC_PAD_12_REG_OFFSET #define OCCAMY_SOC_PAD_12_REG_OFFSET 0x5c define OCCAMY_SOC_PAD_12_SLW_12_BIT #define OCCAMY_SOC_PAD_12_SLW_12_BIT 0 define OCCAMY_SOC_PAD_12_SMT_12_BIT #define OCCAMY_SOC_PAD_12_SMT_12_BIT 1 define OCCAMY_SOC_PAD_12_DRV_12_MASK #define OCCAMY_SOC_PAD_12_DRV_12_MASK 0x3 define OCCAMY_SOC_PAD_12_DRV_12_OFFSET #define OCCAMY_SOC_PAD_12_DRV_12_OFFSET 2 define OCCAMY_SOC_PAD_12_DRV_12_FIELD #define OCCAMY_SOC_PAD_12_DRV_12_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_12_DRV_12_MASK, \\ .index = OCCAMY_SOC_PAD_12_DRV_12_OFFSET}) define OCCAMY_SOC_PAD_13_REG_OFFSET #define OCCAMY_SOC_PAD_13_REG_OFFSET 0x60 define OCCAMY_SOC_PAD_13_SLW_13_BIT #define OCCAMY_SOC_PAD_13_SLW_13_BIT 0 define OCCAMY_SOC_PAD_13_SMT_13_BIT #define OCCAMY_SOC_PAD_13_SMT_13_BIT 1 define OCCAMY_SOC_PAD_13_DRV_13_MASK #define OCCAMY_SOC_PAD_13_DRV_13_MASK 0x3 define OCCAMY_SOC_PAD_13_DRV_13_OFFSET #define OCCAMY_SOC_PAD_13_DRV_13_OFFSET 2 define OCCAMY_SOC_PAD_13_DRV_13_FIELD #define OCCAMY_SOC_PAD_13_DRV_13_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_13_DRV_13_MASK, \\ .index = OCCAMY_SOC_PAD_13_DRV_13_OFFSET}) define OCCAMY_SOC_PAD_14_REG_OFFSET #define OCCAMY_SOC_PAD_14_REG_OFFSET 0x64 define OCCAMY_SOC_PAD_14_SLW_14_BIT #define OCCAMY_SOC_PAD_14_SLW_14_BIT 0 define OCCAMY_SOC_PAD_14_SMT_14_BIT #define OCCAMY_SOC_PAD_14_SMT_14_BIT 1 define OCCAMY_SOC_PAD_14_DRV_14_MASK #define OCCAMY_SOC_PAD_14_DRV_14_MASK 0x3 define OCCAMY_SOC_PAD_14_DRV_14_OFFSET #define OCCAMY_SOC_PAD_14_DRV_14_OFFSET 2 define OCCAMY_SOC_PAD_14_DRV_14_FIELD #define OCCAMY_SOC_PAD_14_DRV_14_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_14_DRV_14_MASK, \\ .index = OCCAMY_SOC_PAD_14_DRV_14_OFFSET}) define OCCAMY_SOC_PAD_15_REG_OFFSET #define OCCAMY_SOC_PAD_15_REG_OFFSET 0x68 define OCCAMY_SOC_PAD_15_SLW_15_BIT #define OCCAMY_SOC_PAD_15_SLW_15_BIT 0 define OCCAMY_SOC_PAD_15_SMT_15_BIT #define OCCAMY_SOC_PAD_15_SMT_15_BIT 1 define OCCAMY_SOC_PAD_15_DRV_15_MASK #define OCCAMY_SOC_PAD_15_DRV_15_MASK 0x3 define OCCAMY_SOC_PAD_15_DRV_15_OFFSET #define OCCAMY_SOC_PAD_15_DRV_15_OFFSET 2 define OCCAMY_SOC_PAD_15_DRV_15_FIELD #define OCCAMY_SOC_PAD_15_DRV_15_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_15_DRV_15_MASK, \\ .index = OCCAMY_SOC_PAD_15_DRV_15_OFFSET}) define OCCAMY_SOC_PAD_16_REG_OFFSET #define OCCAMY_SOC_PAD_16_REG_OFFSET 0x6c define OCCAMY_SOC_PAD_16_SLW_16_BIT #define OCCAMY_SOC_PAD_16_SLW_16_BIT 0 define OCCAMY_SOC_PAD_16_SMT_16_BIT #define OCCAMY_SOC_PAD_16_SMT_16_BIT 1 define OCCAMY_SOC_PAD_16_DRV_16_MASK #define OCCAMY_SOC_PAD_16_DRV_16_MASK 0x3 define OCCAMY_SOC_PAD_16_DRV_16_OFFSET #define OCCAMY_SOC_PAD_16_DRV_16_OFFSET 2 define OCCAMY_SOC_PAD_16_DRV_16_FIELD #define OCCAMY_SOC_PAD_16_DRV_16_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_16_DRV_16_MASK, \\ .index = OCCAMY_SOC_PAD_16_DRV_16_OFFSET}) define OCCAMY_SOC_PAD_17_REG_OFFSET #define OCCAMY_SOC_PAD_17_REG_OFFSET 0x70 define OCCAMY_SOC_PAD_17_SLW_17_BIT #define OCCAMY_SOC_PAD_17_SLW_17_BIT 0 define OCCAMY_SOC_PAD_17_SMT_17_BIT #define OCCAMY_SOC_PAD_17_SMT_17_BIT 1 define OCCAMY_SOC_PAD_17_DRV_17_MASK #define OCCAMY_SOC_PAD_17_DRV_17_MASK 0x3 define OCCAMY_SOC_PAD_17_DRV_17_OFFSET #define OCCAMY_SOC_PAD_17_DRV_17_OFFSET 2 define OCCAMY_SOC_PAD_17_DRV_17_FIELD #define OCCAMY_SOC_PAD_17_DRV_17_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_17_DRV_17_MASK, \\ .index = OCCAMY_SOC_PAD_17_DRV_17_OFFSET}) define OCCAMY_SOC_PAD_18_REG_OFFSET #define OCCAMY_SOC_PAD_18_REG_OFFSET 0x74 define OCCAMY_SOC_PAD_18_SLW_18_BIT #define OCCAMY_SOC_PAD_18_SLW_18_BIT 0 define OCCAMY_SOC_PAD_18_SMT_18_BIT #define OCCAMY_SOC_PAD_18_SMT_18_BIT 1 define OCCAMY_SOC_PAD_18_DRV_18_MASK #define OCCAMY_SOC_PAD_18_DRV_18_MASK 0x3 define OCCAMY_SOC_PAD_18_DRV_18_OFFSET #define OCCAMY_SOC_PAD_18_DRV_18_OFFSET 2 define OCCAMY_SOC_PAD_18_DRV_18_FIELD #define OCCAMY_SOC_PAD_18_DRV_18_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_18_DRV_18_MASK, \\ .index = OCCAMY_SOC_PAD_18_DRV_18_OFFSET}) define OCCAMY_SOC_PAD_19_REG_OFFSET #define OCCAMY_SOC_PAD_19_REG_OFFSET 0x78 define OCCAMY_SOC_PAD_19_SLW_19_BIT #define OCCAMY_SOC_PAD_19_SLW_19_BIT 0 define OCCAMY_SOC_PAD_19_SMT_19_BIT #define OCCAMY_SOC_PAD_19_SMT_19_BIT 1 define OCCAMY_SOC_PAD_19_DRV_19_MASK #define OCCAMY_SOC_PAD_19_DRV_19_MASK 0x3 define OCCAMY_SOC_PAD_19_DRV_19_OFFSET #define OCCAMY_SOC_PAD_19_DRV_19_OFFSET 2 define OCCAMY_SOC_PAD_19_DRV_19_FIELD #define OCCAMY_SOC_PAD_19_DRV_19_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_19_DRV_19_MASK, \\ .index = OCCAMY_SOC_PAD_19_DRV_19_OFFSET}) define OCCAMY_SOC_PAD_20_REG_OFFSET #define OCCAMY_SOC_PAD_20_REG_OFFSET 0x7c define OCCAMY_SOC_PAD_20_SLW_20_BIT #define OCCAMY_SOC_PAD_20_SLW_20_BIT 0 define OCCAMY_SOC_PAD_20_SMT_20_BIT #define OCCAMY_SOC_PAD_20_SMT_20_BIT 1 define OCCAMY_SOC_PAD_20_DRV_20_MASK #define OCCAMY_SOC_PAD_20_DRV_20_MASK 0x3 define OCCAMY_SOC_PAD_20_DRV_20_OFFSET #define OCCAMY_SOC_PAD_20_DRV_20_OFFSET 2 define OCCAMY_SOC_PAD_20_DRV_20_FIELD #define OCCAMY_SOC_PAD_20_DRV_20_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_20_DRV_20_MASK, \\ .index = OCCAMY_SOC_PAD_20_DRV_20_OFFSET}) define OCCAMY_SOC_PAD_21_REG_OFFSET #define OCCAMY_SOC_PAD_21_REG_OFFSET 0x80 define OCCAMY_SOC_PAD_21_SLW_21_BIT #define OCCAMY_SOC_PAD_21_SLW_21_BIT 0 define OCCAMY_SOC_PAD_21_SMT_21_BIT #define OCCAMY_SOC_PAD_21_SMT_21_BIT 1 define OCCAMY_SOC_PAD_21_DRV_21_MASK #define OCCAMY_SOC_PAD_21_DRV_21_MASK 0x3 define OCCAMY_SOC_PAD_21_DRV_21_OFFSET #define OCCAMY_SOC_PAD_21_DRV_21_OFFSET 2 define OCCAMY_SOC_PAD_21_DRV_21_FIELD #define OCCAMY_SOC_PAD_21_DRV_21_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_21_DRV_21_MASK, \\ .index = OCCAMY_SOC_PAD_21_DRV_21_OFFSET}) define OCCAMY_SOC_PAD_22_REG_OFFSET #define OCCAMY_SOC_PAD_22_REG_OFFSET 0x84 define OCCAMY_SOC_PAD_22_SLW_22_BIT #define OCCAMY_SOC_PAD_22_SLW_22_BIT 0 define OCCAMY_SOC_PAD_22_SMT_22_BIT #define OCCAMY_SOC_PAD_22_SMT_22_BIT 1 define OCCAMY_SOC_PAD_22_DRV_22_MASK #define OCCAMY_SOC_PAD_22_DRV_22_MASK 0x3 define OCCAMY_SOC_PAD_22_DRV_22_OFFSET #define OCCAMY_SOC_PAD_22_DRV_22_OFFSET 2 define OCCAMY_SOC_PAD_22_DRV_22_FIELD #define OCCAMY_SOC_PAD_22_DRV_22_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_22_DRV_22_MASK, \\ .index = OCCAMY_SOC_PAD_22_DRV_22_OFFSET}) define OCCAMY_SOC_PAD_23_REG_OFFSET #define OCCAMY_SOC_PAD_23_REG_OFFSET 0x88 define OCCAMY_SOC_PAD_23_SLW_23_BIT #define OCCAMY_SOC_PAD_23_SLW_23_BIT 0 define OCCAMY_SOC_PAD_23_SMT_23_BIT #define OCCAMY_SOC_PAD_23_SMT_23_BIT 1 define OCCAMY_SOC_PAD_23_DRV_23_MASK #define OCCAMY_SOC_PAD_23_DRV_23_MASK 0x3 define OCCAMY_SOC_PAD_23_DRV_23_OFFSET #define OCCAMY_SOC_PAD_23_DRV_23_OFFSET 2 define OCCAMY_SOC_PAD_23_DRV_23_FIELD #define OCCAMY_SOC_PAD_23_DRV_23_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_23_DRV_23_MASK, \\ .index = OCCAMY_SOC_PAD_23_DRV_23_OFFSET}) define OCCAMY_SOC_PAD_24_REG_OFFSET #define OCCAMY_SOC_PAD_24_REG_OFFSET 0x8c define OCCAMY_SOC_PAD_24_SLW_24_BIT #define OCCAMY_SOC_PAD_24_SLW_24_BIT 0 define OCCAMY_SOC_PAD_24_SMT_24_BIT #define OCCAMY_SOC_PAD_24_SMT_24_BIT 1 define OCCAMY_SOC_PAD_24_DRV_24_MASK #define OCCAMY_SOC_PAD_24_DRV_24_MASK 0x3 define OCCAMY_SOC_PAD_24_DRV_24_OFFSET #define OCCAMY_SOC_PAD_24_DRV_24_OFFSET 2 define OCCAMY_SOC_PAD_24_DRV_24_FIELD #define OCCAMY_SOC_PAD_24_DRV_24_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_24_DRV_24_MASK, \\ .index = OCCAMY_SOC_PAD_24_DRV_24_OFFSET}) define OCCAMY_SOC_PAD_25_REG_OFFSET #define OCCAMY_SOC_PAD_25_REG_OFFSET 0x90 define OCCAMY_SOC_PAD_25_SLW_25_BIT #define OCCAMY_SOC_PAD_25_SLW_25_BIT 0 define OCCAMY_SOC_PAD_25_SMT_25_BIT #define OCCAMY_SOC_PAD_25_SMT_25_BIT 1 define OCCAMY_SOC_PAD_25_DRV_25_MASK #define OCCAMY_SOC_PAD_25_DRV_25_MASK 0x3 define OCCAMY_SOC_PAD_25_DRV_25_OFFSET #define OCCAMY_SOC_PAD_25_DRV_25_OFFSET 2 define OCCAMY_SOC_PAD_25_DRV_25_FIELD #define OCCAMY_SOC_PAD_25_DRV_25_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_25_DRV_25_MASK, \\ .index = OCCAMY_SOC_PAD_25_DRV_25_OFFSET}) define OCCAMY_SOC_PAD_26_REG_OFFSET #define OCCAMY_SOC_PAD_26_REG_OFFSET 0x94 define OCCAMY_SOC_PAD_26_SLW_26_BIT #define OCCAMY_SOC_PAD_26_SLW_26_BIT 0 define OCCAMY_SOC_PAD_26_SMT_26_BIT #define OCCAMY_SOC_PAD_26_SMT_26_BIT 1 define OCCAMY_SOC_PAD_26_DRV_26_MASK #define OCCAMY_SOC_PAD_26_DRV_26_MASK 0x3 define OCCAMY_SOC_PAD_26_DRV_26_OFFSET #define OCCAMY_SOC_PAD_26_DRV_26_OFFSET 2 define OCCAMY_SOC_PAD_26_DRV_26_FIELD #define OCCAMY_SOC_PAD_26_DRV_26_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_26_DRV_26_MASK, \\ .index = OCCAMY_SOC_PAD_26_DRV_26_OFFSET}) define OCCAMY_SOC_PAD_27_REG_OFFSET #define OCCAMY_SOC_PAD_27_REG_OFFSET 0x98 define OCCAMY_SOC_PAD_27_SLW_27_BIT #define OCCAMY_SOC_PAD_27_SLW_27_BIT 0 define OCCAMY_SOC_PAD_27_SMT_27_BIT #define OCCAMY_SOC_PAD_27_SMT_27_BIT 1 define OCCAMY_SOC_PAD_27_DRV_27_MASK #define OCCAMY_SOC_PAD_27_DRV_27_MASK 0x3 define OCCAMY_SOC_PAD_27_DRV_27_OFFSET #define OCCAMY_SOC_PAD_27_DRV_27_OFFSET 2 define OCCAMY_SOC_PAD_27_DRV_27_FIELD #define OCCAMY_SOC_PAD_27_DRV_27_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_27_DRV_27_MASK, \\ .index = OCCAMY_SOC_PAD_27_DRV_27_OFFSET}) define OCCAMY_SOC_PAD_28_REG_OFFSET #define OCCAMY_SOC_PAD_28_REG_OFFSET 0x9c define OCCAMY_SOC_PAD_28_SLW_28_BIT #define OCCAMY_SOC_PAD_28_SLW_28_BIT 0 define OCCAMY_SOC_PAD_28_SMT_28_BIT #define OCCAMY_SOC_PAD_28_SMT_28_BIT 1 define OCCAMY_SOC_PAD_28_DRV_28_MASK #define OCCAMY_SOC_PAD_28_DRV_28_MASK 0x3 define OCCAMY_SOC_PAD_28_DRV_28_OFFSET #define OCCAMY_SOC_PAD_28_DRV_28_OFFSET 2 define OCCAMY_SOC_PAD_28_DRV_28_FIELD #define OCCAMY_SOC_PAD_28_DRV_28_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_28_DRV_28_MASK, \\ .index = OCCAMY_SOC_PAD_28_DRV_28_OFFSET}) define OCCAMY_SOC_PAD_29_REG_OFFSET #define OCCAMY_SOC_PAD_29_REG_OFFSET 0xa0 define OCCAMY_SOC_PAD_29_SLW_29_BIT #define OCCAMY_SOC_PAD_29_SLW_29_BIT 0 define OCCAMY_SOC_PAD_29_SMT_29_BIT #define OCCAMY_SOC_PAD_29_SMT_29_BIT 1 define OCCAMY_SOC_PAD_29_DRV_29_MASK #define OCCAMY_SOC_PAD_29_DRV_29_MASK 0x3 define OCCAMY_SOC_PAD_29_DRV_29_OFFSET #define OCCAMY_SOC_PAD_29_DRV_29_OFFSET 2 define OCCAMY_SOC_PAD_29_DRV_29_FIELD #define OCCAMY_SOC_PAD_29_DRV_29_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_29_DRV_29_MASK, \\ .index = OCCAMY_SOC_PAD_29_DRV_29_OFFSET}) define OCCAMY_SOC_PAD_30_REG_OFFSET #define OCCAMY_SOC_PAD_30_REG_OFFSET 0xa4 define OCCAMY_SOC_PAD_30_SLW_30_BIT #define OCCAMY_SOC_PAD_30_SLW_30_BIT 0 define OCCAMY_SOC_PAD_30_SMT_30_BIT #define OCCAMY_SOC_PAD_30_SMT_30_BIT 1 define OCCAMY_SOC_PAD_30_DRV_30_MASK #define OCCAMY_SOC_PAD_30_DRV_30_MASK 0x3 define OCCAMY_SOC_PAD_30_DRV_30_OFFSET #define OCCAMY_SOC_PAD_30_DRV_30_OFFSET 2 define OCCAMY_SOC_PAD_30_DRV_30_FIELD #define OCCAMY_SOC_PAD_30_DRV_30_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_30_DRV_30_MASK, \\ .index = OCCAMY_SOC_PAD_30_DRV_30_OFFSET}) Source code // Generated register defines for occamy_SoC // Copyright information found in source file: // Copyright 2020 ETH Zurich and University of Bologna. // Licensing information found in source file: // Licensed under Solderpad Hardware License, Version 0.51, see LICENSE for // details. SPDX-License-Identifier: SHL-0.51 #ifndef _OCCAMY_SOC_REG_DEFS_ #define _OCCAMY_SOC_REG_DEFS_ #ifdef __cplusplus extern \"C\" { #endif // Number of scratch registers #define OCCAMY_SOC_PARAM_NUM_SCRATCH_REGS 4 // Number of GPIO pads in the chip. #define OCCAMY_SOC_PARAM_NUM_PADS 31 // Register width #define OCCAMY_SOC_PARAM_REG_WIDTH 32 // Common Interrupt Offsets #define OCCAMY_SOC_INTR_COMMON_ECC_NARROW_UNCORRECTABLE_BIT 0 #define OCCAMY_SOC_INTR_COMMON_ECC_NARROW_CORRECTABLE_BIT 1 #define OCCAMY_SOC_INTR_COMMON_ECC_WIDE_UNCORRECTABLE_BIT 2 #define OCCAMY_SOC_INTR_COMMON_ECC_WIDE_CORRECTABLE_BIT 3 // Interrupt State Register #define OCCAMY_SOC_INTR_STATE_REG_OFFSET 0x0 #define OCCAMY_SOC_INTR_STATE_ECC_NARROW_UNCORRECTABLE_BIT 0 #define OCCAMY_SOC_INTR_STATE_ECC_NARROW_CORRECTABLE_BIT 1 #define OCCAMY_SOC_INTR_STATE_ECC_WIDE_UNCORRECTABLE_BIT 2 #define OCCAMY_SOC_INTR_STATE_ECC_WIDE_CORRECTABLE_BIT 3 // Interrupt Enable Register #define OCCAMY_SOC_INTR_ENABLE_REG_OFFSET 0x4 #define OCCAMY_SOC_INTR_ENABLE_ECC_NARROW_UNCORRECTABLE_BIT 0 #define OCCAMY_SOC_INTR_ENABLE_ECC_NARROW_CORRECTABLE_BIT 1 #define OCCAMY_SOC_INTR_ENABLE_ECC_WIDE_UNCORRECTABLE_BIT 2 #define OCCAMY_SOC_INTR_ENABLE_ECC_WIDE_CORRECTABLE_BIT 3 // Interrupt Test Register #define OCCAMY_SOC_INTR_TEST_REG_OFFSET 0x8 #define OCCAMY_SOC_INTR_TEST_ECC_NARROW_UNCORRECTABLE_BIT 0 #define OCCAMY_SOC_INTR_TEST_ECC_NARROW_CORRECTABLE_BIT 1 #define OCCAMY_SOC_INTR_TEST_ECC_WIDE_UNCORRECTABLE_BIT 2 #define OCCAMY_SOC_INTR_TEST_ECC_WIDE_CORRECTABLE_BIT 3 // Version register, should read 1. #define OCCAMY_SOC_VERSION_REG_OFFSET 0xc #define OCCAMY_SOC_VERSION_VERSION_MASK 0xffff #define OCCAMY_SOC_VERSION_VERSION_OFFSET 0 #define OCCAMY_SOC_VERSION_VERSION_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_VERSION_VERSION_MASK, \\ .index = OCCAMY_SOC_VERSION_VERSION_OFFSET}) // Id of chip for multi-chip systems. #define OCCAMY_SOC_CHIP_ID_REG_OFFSET 0x10 #define OCCAMY_SOC_CHIP_ID_CHIP_ID_MASK 0x3 #define OCCAMY_SOC_CHIP_ID_CHIP_ID_OFFSET 0 #define OCCAMY_SOC_CHIP_ID_CHIP_ID_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_CHIP_ID_CHIP_ID_MASK, \\ .index = OCCAMY_SOC_CHIP_ID_CHIP_ID_OFFSET}) // Scratch register for SW to write to. (common parameters) #define OCCAMY_SOC_SCRATCH_SCRATCH_FIELD_WIDTH 32 #define OCCAMY_SOC_SCRATCH_SCRATCH_FIELDS_PER_REG 1 #define OCCAMY_SOC_SCRATCH_MULTIREG_COUNT 4 // Scratch register for SW to write to. #define OCCAMY_SOC_SCRATCH_0_REG_OFFSET 0x14 // Scratch register for SW to write to. #define OCCAMY_SOC_SCRATCH_1_REG_OFFSET 0x18 // Scratch register for SW to write to. #define OCCAMY_SOC_SCRATCH_2_REG_OFFSET 0x1c // Scratch register for SW to write to. #define OCCAMY_SOC_SCRATCH_3_REG_OFFSET 0x20 // Selected boot mode exposed a register. #define OCCAMY_SOC_BOOT_MODE_REG_OFFSET 0x24 #define OCCAMY_SOC_BOOT_MODE_MODE_MASK 0x3 #define OCCAMY_SOC_BOOT_MODE_MODE_OFFSET 0 #define OCCAMY_SOC_BOOT_MODE_MODE_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_BOOT_MODE_MODE_MASK, \\ .index = OCCAMY_SOC_BOOT_MODE_MODE_OFFSET}) #define OCCAMY_SOC_BOOT_MODE_MODE_VALUE_IDLE 0x0 #define OCCAMY_SOC_BOOT_MODE_MODE_VALUE_SERIAL 0x1 #define OCCAMY_SOC_BOOT_MODE_MODE_VALUE_I2C 0x2 // Number of quadrants per chip. #define OCCAMY_SOC_NUM_QUADRANTS_REG_OFFSET 0x28 // GPIO pad configuration. (common parameters) // GPIO pad configuration. #define OCCAMY_SOC_PAD_0_REG_OFFSET 0x2c #define OCCAMY_SOC_PAD_0_SLW_0_BIT 0 #define OCCAMY_SOC_PAD_0_SMT_0_BIT 1 #define OCCAMY_SOC_PAD_0_DRV_0_MASK 0x3 #define OCCAMY_SOC_PAD_0_DRV_0_OFFSET 2 #define OCCAMY_SOC_PAD_0_DRV_0_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_0_DRV_0_MASK, \\ .index = OCCAMY_SOC_PAD_0_DRV_0_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_1_REG_OFFSET 0x30 #define OCCAMY_SOC_PAD_1_SLW_1_BIT 0 #define OCCAMY_SOC_PAD_1_SMT_1_BIT 1 #define OCCAMY_SOC_PAD_1_DRV_1_MASK 0x3 #define OCCAMY_SOC_PAD_1_DRV_1_OFFSET 2 #define OCCAMY_SOC_PAD_1_DRV_1_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_1_DRV_1_MASK, \\ .index = OCCAMY_SOC_PAD_1_DRV_1_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_2_REG_OFFSET 0x34 #define OCCAMY_SOC_PAD_2_SLW_2_BIT 0 #define OCCAMY_SOC_PAD_2_SMT_2_BIT 1 #define OCCAMY_SOC_PAD_2_DRV_2_MASK 0x3 #define OCCAMY_SOC_PAD_2_DRV_2_OFFSET 2 #define OCCAMY_SOC_PAD_2_DRV_2_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_2_DRV_2_MASK, \\ .index = OCCAMY_SOC_PAD_2_DRV_2_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_3_REG_OFFSET 0x38 #define OCCAMY_SOC_PAD_3_SLW_3_BIT 0 #define OCCAMY_SOC_PAD_3_SMT_3_BIT 1 #define OCCAMY_SOC_PAD_3_DRV_3_MASK 0x3 #define OCCAMY_SOC_PAD_3_DRV_3_OFFSET 2 #define OCCAMY_SOC_PAD_3_DRV_3_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_3_DRV_3_MASK, \\ .index = OCCAMY_SOC_PAD_3_DRV_3_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_4_REG_OFFSET 0x3c #define OCCAMY_SOC_PAD_4_SLW_4_BIT 0 #define OCCAMY_SOC_PAD_4_SMT_4_BIT 1 #define OCCAMY_SOC_PAD_4_DRV_4_MASK 0x3 #define OCCAMY_SOC_PAD_4_DRV_4_OFFSET 2 #define OCCAMY_SOC_PAD_4_DRV_4_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_4_DRV_4_MASK, \\ .index = OCCAMY_SOC_PAD_4_DRV_4_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_5_REG_OFFSET 0x40 #define OCCAMY_SOC_PAD_5_SLW_5_BIT 0 #define OCCAMY_SOC_PAD_5_SMT_5_BIT 1 #define OCCAMY_SOC_PAD_5_DRV_5_MASK 0x3 #define OCCAMY_SOC_PAD_5_DRV_5_OFFSET 2 #define OCCAMY_SOC_PAD_5_DRV_5_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_5_DRV_5_MASK, \\ .index = OCCAMY_SOC_PAD_5_DRV_5_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_6_REG_OFFSET 0x44 #define OCCAMY_SOC_PAD_6_SLW_6_BIT 0 #define OCCAMY_SOC_PAD_6_SMT_6_BIT 1 #define OCCAMY_SOC_PAD_6_DRV_6_MASK 0x3 #define OCCAMY_SOC_PAD_6_DRV_6_OFFSET 2 #define OCCAMY_SOC_PAD_6_DRV_6_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_6_DRV_6_MASK, \\ .index = OCCAMY_SOC_PAD_6_DRV_6_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_7_REG_OFFSET 0x48 #define OCCAMY_SOC_PAD_7_SLW_7_BIT 0 #define OCCAMY_SOC_PAD_7_SMT_7_BIT 1 #define OCCAMY_SOC_PAD_7_DRV_7_MASK 0x3 #define OCCAMY_SOC_PAD_7_DRV_7_OFFSET 2 #define OCCAMY_SOC_PAD_7_DRV_7_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_7_DRV_7_MASK, \\ .index = OCCAMY_SOC_PAD_7_DRV_7_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_8_REG_OFFSET 0x4c #define OCCAMY_SOC_PAD_8_SLW_8_BIT 0 #define OCCAMY_SOC_PAD_8_SMT_8_BIT 1 #define OCCAMY_SOC_PAD_8_DRV_8_MASK 0x3 #define OCCAMY_SOC_PAD_8_DRV_8_OFFSET 2 #define OCCAMY_SOC_PAD_8_DRV_8_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_8_DRV_8_MASK, \\ .index = OCCAMY_SOC_PAD_8_DRV_8_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_9_REG_OFFSET 0x50 #define OCCAMY_SOC_PAD_9_SLW_9_BIT 0 #define OCCAMY_SOC_PAD_9_SMT_9_BIT 1 #define OCCAMY_SOC_PAD_9_DRV_9_MASK 0x3 #define OCCAMY_SOC_PAD_9_DRV_9_OFFSET 2 #define OCCAMY_SOC_PAD_9_DRV_9_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_9_DRV_9_MASK, \\ .index = OCCAMY_SOC_PAD_9_DRV_9_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_10_REG_OFFSET 0x54 #define OCCAMY_SOC_PAD_10_SLW_10_BIT 0 #define OCCAMY_SOC_PAD_10_SMT_10_BIT 1 #define OCCAMY_SOC_PAD_10_DRV_10_MASK 0x3 #define OCCAMY_SOC_PAD_10_DRV_10_OFFSET 2 #define OCCAMY_SOC_PAD_10_DRV_10_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_10_DRV_10_MASK, \\ .index = OCCAMY_SOC_PAD_10_DRV_10_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_11_REG_OFFSET 0x58 #define OCCAMY_SOC_PAD_11_SLW_11_BIT 0 #define OCCAMY_SOC_PAD_11_SMT_11_BIT 1 #define OCCAMY_SOC_PAD_11_DRV_11_MASK 0x3 #define OCCAMY_SOC_PAD_11_DRV_11_OFFSET 2 #define OCCAMY_SOC_PAD_11_DRV_11_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_11_DRV_11_MASK, \\ .index = OCCAMY_SOC_PAD_11_DRV_11_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_12_REG_OFFSET 0x5c #define OCCAMY_SOC_PAD_12_SLW_12_BIT 0 #define OCCAMY_SOC_PAD_12_SMT_12_BIT 1 #define OCCAMY_SOC_PAD_12_DRV_12_MASK 0x3 #define OCCAMY_SOC_PAD_12_DRV_12_OFFSET 2 #define OCCAMY_SOC_PAD_12_DRV_12_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_12_DRV_12_MASK, \\ .index = OCCAMY_SOC_PAD_12_DRV_12_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_13_REG_OFFSET 0x60 #define OCCAMY_SOC_PAD_13_SLW_13_BIT 0 #define OCCAMY_SOC_PAD_13_SMT_13_BIT 1 #define OCCAMY_SOC_PAD_13_DRV_13_MASK 0x3 #define OCCAMY_SOC_PAD_13_DRV_13_OFFSET 2 #define OCCAMY_SOC_PAD_13_DRV_13_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_13_DRV_13_MASK, \\ .index = OCCAMY_SOC_PAD_13_DRV_13_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_14_REG_OFFSET 0x64 #define OCCAMY_SOC_PAD_14_SLW_14_BIT 0 #define OCCAMY_SOC_PAD_14_SMT_14_BIT 1 #define OCCAMY_SOC_PAD_14_DRV_14_MASK 0x3 #define OCCAMY_SOC_PAD_14_DRV_14_OFFSET 2 #define OCCAMY_SOC_PAD_14_DRV_14_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_14_DRV_14_MASK, \\ .index = OCCAMY_SOC_PAD_14_DRV_14_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_15_REG_OFFSET 0x68 #define OCCAMY_SOC_PAD_15_SLW_15_BIT 0 #define OCCAMY_SOC_PAD_15_SMT_15_BIT 1 #define OCCAMY_SOC_PAD_15_DRV_15_MASK 0x3 #define OCCAMY_SOC_PAD_15_DRV_15_OFFSET 2 #define OCCAMY_SOC_PAD_15_DRV_15_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_15_DRV_15_MASK, \\ .index = OCCAMY_SOC_PAD_15_DRV_15_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_16_REG_OFFSET 0x6c #define OCCAMY_SOC_PAD_16_SLW_16_BIT 0 #define OCCAMY_SOC_PAD_16_SMT_16_BIT 1 #define OCCAMY_SOC_PAD_16_DRV_16_MASK 0x3 #define OCCAMY_SOC_PAD_16_DRV_16_OFFSET 2 #define OCCAMY_SOC_PAD_16_DRV_16_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_16_DRV_16_MASK, \\ .index = OCCAMY_SOC_PAD_16_DRV_16_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_17_REG_OFFSET 0x70 #define OCCAMY_SOC_PAD_17_SLW_17_BIT 0 #define OCCAMY_SOC_PAD_17_SMT_17_BIT 1 #define OCCAMY_SOC_PAD_17_DRV_17_MASK 0x3 #define OCCAMY_SOC_PAD_17_DRV_17_OFFSET 2 #define OCCAMY_SOC_PAD_17_DRV_17_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_17_DRV_17_MASK, \\ .index = OCCAMY_SOC_PAD_17_DRV_17_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_18_REG_OFFSET 0x74 #define OCCAMY_SOC_PAD_18_SLW_18_BIT 0 #define OCCAMY_SOC_PAD_18_SMT_18_BIT 1 #define OCCAMY_SOC_PAD_18_DRV_18_MASK 0x3 #define OCCAMY_SOC_PAD_18_DRV_18_OFFSET 2 #define OCCAMY_SOC_PAD_18_DRV_18_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_18_DRV_18_MASK, \\ .index = OCCAMY_SOC_PAD_18_DRV_18_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_19_REG_OFFSET 0x78 #define OCCAMY_SOC_PAD_19_SLW_19_BIT 0 #define OCCAMY_SOC_PAD_19_SMT_19_BIT 1 #define OCCAMY_SOC_PAD_19_DRV_19_MASK 0x3 #define OCCAMY_SOC_PAD_19_DRV_19_OFFSET 2 #define OCCAMY_SOC_PAD_19_DRV_19_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_19_DRV_19_MASK, \\ .index = OCCAMY_SOC_PAD_19_DRV_19_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_20_REG_OFFSET 0x7c #define OCCAMY_SOC_PAD_20_SLW_20_BIT 0 #define OCCAMY_SOC_PAD_20_SMT_20_BIT 1 #define OCCAMY_SOC_PAD_20_DRV_20_MASK 0x3 #define OCCAMY_SOC_PAD_20_DRV_20_OFFSET 2 #define OCCAMY_SOC_PAD_20_DRV_20_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_20_DRV_20_MASK, \\ .index = OCCAMY_SOC_PAD_20_DRV_20_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_21_REG_OFFSET 0x80 #define OCCAMY_SOC_PAD_21_SLW_21_BIT 0 #define OCCAMY_SOC_PAD_21_SMT_21_BIT 1 #define OCCAMY_SOC_PAD_21_DRV_21_MASK 0x3 #define OCCAMY_SOC_PAD_21_DRV_21_OFFSET 2 #define OCCAMY_SOC_PAD_21_DRV_21_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_21_DRV_21_MASK, \\ .index = OCCAMY_SOC_PAD_21_DRV_21_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_22_REG_OFFSET 0x84 #define OCCAMY_SOC_PAD_22_SLW_22_BIT 0 #define OCCAMY_SOC_PAD_22_SMT_22_BIT 1 #define OCCAMY_SOC_PAD_22_DRV_22_MASK 0x3 #define OCCAMY_SOC_PAD_22_DRV_22_OFFSET 2 #define OCCAMY_SOC_PAD_22_DRV_22_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_22_DRV_22_MASK, \\ .index = OCCAMY_SOC_PAD_22_DRV_22_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_23_REG_OFFSET 0x88 #define OCCAMY_SOC_PAD_23_SLW_23_BIT 0 #define OCCAMY_SOC_PAD_23_SMT_23_BIT 1 #define OCCAMY_SOC_PAD_23_DRV_23_MASK 0x3 #define OCCAMY_SOC_PAD_23_DRV_23_OFFSET 2 #define OCCAMY_SOC_PAD_23_DRV_23_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_23_DRV_23_MASK, \\ .index = OCCAMY_SOC_PAD_23_DRV_23_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_24_REG_OFFSET 0x8c #define OCCAMY_SOC_PAD_24_SLW_24_BIT 0 #define OCCAMY_SOC_PAD_24_SMT_24_BIT 1 #define OCCAMY_SOC_PAD_24_DRV_24_MASK 0x3 #define OCCAMY_SOC_PAD_24_DRV_24_OFFSET 2 #define OCCAMY_SOC_PAD_24_DRV_24_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_24_DRV_24_MASK, \\ .index = OCCAMY_SOC_PAD_24_DRV_24_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_25_REG_OFFSET 0x90 #define OCCAMY_SOC_PAD_25_SLW_25_BIT 0 #define OCCAMY_SOC_PAD_25_SMT_25_BIT 1 #define OCCAMY_SOC_PAD_25_DRV_25_MASK 0x3 #define OCCAMY_SOC_PAD_25_DRV_25_OFFSET 2 #define OCCAMY_SOC_PAD_25_DRV_25_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_25_DRV_25_MASK, \\ .index = OCCAMY_SOC_PAD_25_DRV_25_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_26_REG_OFFSET 0x94 #define OCCAMY_SOC_PAD_26_SLW_26_BIT 0 #define OCCAMY_SOC_PAD_26_SMT_26_BIT 1 #define OCCAMY_SOC_PAD_26_DRV_26_MASK 0x3 #define OCCAMY_SOC_PAD_26_DRV_26_OFFSET 2 #define OCCAMY_SOC_PAD_26_DRV_26_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_26_DRV_26_MASK, \\ .index = OCCAMY_SOC_PAD_26_DRV_26_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_27_REG_OFFSET 0x98 #define OCCAMY_SOC_PAD_27_SLW_27_BIT 0 #define OCCAMY_SOC_PAD_27_SMT_27_BIT 1 #define OCCAMY_SOC_PAD_27_DRV_27_MASK 0x3 #define OCCAMY_SOC_PAD_27_DRV_27_OFFSET 2 #define OCCAMY_SOC_PAD_27_DRV_27_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_27_DRV_27_MASK, \\ .index = OCCAMY_SOC_PAD_27_DRV_27_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_28_REG_OFFSET 0x9c #define OCCAMY_SOC_PAD_28_SLW_28_BIT 0 #define OCCAMY_SOC_PAD_28_SMT_28_BIT 1 #define OCCAMY_SOC_PAD_28_DRV_28_MASK 0x3 #define OCCAMY_SOC_PAD_28_DRV_28_OFFSET 2 #define OCCAMY_SOC_PAD_28_DRV_28_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_28_DRV_28_MASK, \\ .index = OCCAMY_SOC_PAD_28_DRV_28_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_29_REG_OFFSET 0xa0 #define OCCAMY_SOC_PAD_29_SLW_29_BIT 0 #define OCCAMY_SOC_PAD_29_SMT_29_BIT 1 #define OCCAMY_SOC_PAD_29_DRV_29_MASK 0x3 #define OCCAMY_SOC_PAD_29_DRV_29_OFFSET 2 #define OCCAMY_SOC_PAD_29_DRV_29_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_29_DRV_29_MASK, \\ .index = OCCAMY_SOC_PAD_29_DRV_29_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_30_REG_OFFSET 0xa4 #define OCCAMY_SOC_PAD_30_SLW_30_BIT 0 #define OCCAMY_SOC_PAD_30_SMT_30_BIT 1 #define OCCAMY_SOC_PAD_30_DRV_30_MASK 0x3 #define OCCAMY_SOC_PAD_30_DRV_30_OFFSET 2 #define OCCAMY_SOC_PAD_30_DRV_30_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_30_DRV_30_MASK, \\ .index = OCCAMY_SOC_PAD_30_DRV_30_OFFSET}) #ifdef __cplusplus } // extern \"C\" #endif #endif // _OCCAMY_SOC_REG_DEFS_ // End generated register defines for occamy_SoC Updated on 2022-05-17 at 12:28:58 +0000","title":"snRuntime/include/occamy_soc_peripheral.h"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#snruntimeincludeoccamy_soc_peripheralh","text":"","title":"snRuntime/include/occamy_soc_peripheral.h"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#defines","text":"Name OCCAMY_SOC_PARAM_NUM_SCRATCH_REGS OCCAMY_SOC_PARAM_NUM_PADS OCCAMY_SOC_PARAM_REG_WIDTH OCCAMY_SOC_INTR_COMMON_ECC_NARROW_UNCORRECTABLE_BIT OCCAMY_SOC_INTR_COMMON_ECC_NARROW_CORRECTABLE_BIT OCCAMY_SOC_INTR_COMMON_ECC_WIDE_UNCORRECTABLE_BIT OCCAMY_SOC_INTR_COMMON_ECC_WIDE_CORRECTABLE_BIT OCCAMY_SOC_INTR_STATE_REG_OFFSET OCCAMY_SOC_INTR_STATE_ECC_NARROW_UNCORRECTABLE_BIT OCCAMY_SOC_INTR_STATE_ECC_NARROW_CORRECTABLE_BIT OCCAMY_SOC_INTR_STATE_ECC_WIDE_UNCORRECTABLE_BIT OCCAMY_SOC_INTR_STATE_ECC_WIDE_CORRECTABLE_BIT OCCAMY_SOC_INTR_ENABLE_REG_OFFSET OCCAMY_SOC_INTR_ENABLE_ECC_NARROW_UNCORRECTABLE_BIT OCCAMY_SOC_INTR_ENABLE_ECC_NARROW_CORRECTABLE_BIT OCCAMY_SOC_INTR_ENABLE_ECC_WIDE_UNCORRECTABLE_BIT OCCAMY_SOC_INTR_ENABLE_ECC_WIDE_CORRECTABLE_BIT OCCAMY_SOC_INTR_TEST_REG_OFFSET OCCAMY_SOC_INTR_TEST_ECC_NARROW_UNCORRECTABLE_BIT OCCAMY_SOC_INTR_TEST_ECC_NARROW_CORRECTABLE_BIT OCCAMY_SOC_INTR_TEST_ECC_WIDE_UNCORRECTABLE_BIT OCCAMY_SOC_INTR_TEST_ECC_WIDE_CORRECTABLE_BIT OCCAMY_SOC_VERSION_REG_OFFSET OCCAMY_SOC_VERSION_VERSION_MASK OCCAMY_SOC_VERSION_VERSION_OFFSET OCCAMY_SOC_VERSION_VERSION_FIELD OCCAMY_SOC_CHIP_ID_REG_OFFSET OCCAMY_SOC_CHIP_ID_CHIP_ID_MASK OCCAMY_SOC_CHIP_ID_CHIP_ID_OFFSET OCCAMY_SOC_CHIP_ID_CHIP_ID_FIELD OCCAMY_SOC_SCRATCH_SCRATCH_FIELD_WIDTH OCCAMY_SOC_SCRATCH_SCRATCH_FIELDS_PER_REG OCCAMY_SOC_SCRATCH_MULTIREG_COUNT OCCAMY_SOC_SCRATCH_0_REG_OFFSET OCCAMY_SOC_SCRATCH_1_REG_OFFSET OCCAMY_SOC_SCRATCH_2_REG_OFFSET OCCAMY_SOC_SCRATCH_3_REG_OFFSET OCCAMY_SOC_BOOT_MODE_REG_OFFSET OCCAMY_SOC_BOOT_MODE_MODE_MASK OCCAMY_SOC_BOOT_MODE_MODE_OFFSET OCCAMY_SOC_BOOT_MODE_MODE_FIELD OCCAMY_SOC_BOOT_MODE_MODE_VALUE_IDLE OCCAMY_SOC_BOOT_MODE_MODE_VALUE_SERIAL OCCAMY_SOC_BOOT_MODE_MODE_VALUE_I2C OCCAMY_SOC_NUM_QUADRANTS_REG_OFFSET OCCAMY_SOC_PAD_0_REG_OFFSET OCCAMY_SOC_PAD_0_SLW_0_BIT OCCAMY_SOC_PAD_0_SMT_0_BIT OCCAMY_SOC_PAD_0_DRV_0_MASK OCCAMY_SOC_PAD_0_DRV_0_OFFSET OCCAMY_SOC_PAD_0_DRV_0_FIELD OCCAMY_SOC_PAD_1_REG_OFFSET OCCAMY_SOC_PAD_1_SLW_1_BIT OCCAMY_SOC_PAD_1_SMT_1_BIT OCCAMY_SOC_PAD_1_DRV_1_MASK OCCAMY_SOC_PAD_1_DRV_1_OFFSET OCCAMY_SOC_PAD_1_DRV_1_FIELD OCCAMY_SOC_PAD_2_REG_OFFSET OCCAMY_SOC_PAD_2_SLW_2_BIT OCCAMY_SOC_PAD_2_SMT_2_BIT OCCAMY_SOC_PAD_2_DRV_2_MASK OCCAMY_SOC_PAD_2_DRV_2_OFFSET OCCAMY_SOC_PAD_2_DRV_2_FIELD OCCAMY_SOC_PAD_3_REG_OFFSET OCCAMY_SOC_PAD_3_SLW_3_BIT OCCAMY_SOC_PAD_3_SMT_3_BIT OCCAMY_SOC_PAD_3_DRV_3_MASK OCCAMY_SOC_PAD_3_DRV_3_OFFSET OCCAMY_SOC_PAD_3_DRV_3_FIELD OCCAMY_SOC_PAD_4_REG_OFFSET OCCAMY_SOC_PAD_4_SLW_4_BIT OCCAMY_SOC_PAD_4_SMT_4_BIT OCCAMY_SOC_PAD_4_DRV_4_MASK OCCAMY_SOC_PAD_4_DRV_4_OFFSET OCCAMY_SOC_PAD_4_DRV_4_FIELD OCCAMY_SOC_PAD_5_REG_OFFSET OCCAMY_SOC_PAD_5_SLW_5_BIT OCCAMY_SOC_PAD_5_SMT_5_BIT OCCAMY_SOC_PAD_5_DRV_5_MASK OCCAMY_SOC_PAD_5_DRV_5_OFFSET OCCAMY_SOC_PAD_5_DRV_5_FIELD OCCAMY_SOC_PAD_6_REG_OFFSET OCCAMY_SOC_PAD_6_SLW_6_BIT OCCAMY_SOC_PAD_6_SMT_6_BIT OCCAMY_SOC_PAD_6_DRV_6_MASK OCCAMY_SOC_PAD_6_DRV_6_OFFSET OCCAMY_SOC_PAD_6_DRV_6_FIELD OCCAMY_SOC_PAD_7_REG_OFFSET OCCAMY_SOC_PAD_7_SLW_7_BIT OCCAMY_SOC_PAD_7_SMT_7_BIT OCCAMY_SOC_PAD_7_DRV_7_MASK OCCAMY_SOC_PAD_7_DRV_7_OFFSET OCCAMY_SOC_PAD_7_DRV_7_FIELD OCCAMY_SOC_PAD_8_REG_OFFSET OCCAMY_SOC_PAD_8_SLW_8_BIT OCCAMY_SOC_PAD_8_SMT_8_BIT OCCAMY_SOC_PAD_8_DRV_8_MASK OCCAMY_SOC_PAD_8_DRV_8_OFFSET OCCAMY_SOC_PAD_8_DRV_8_FIELD OCCAMY_SOC_PAD_9_REG_OFFSET OCCAMY_SOC_PAD_9_SLW_9_BIT OCCAMY_SOC_PAD_9_SMT_9_BIT OCCAMY_SOC_PAD_9_DRV_9_MASK OCCAMY_SOC_PAD_9_DRV_9_OFFSET OCCAMY_SOC_PAD_9_DRV_9_FIELD OCCAMY_SOC_PAD_10_REG_OFFSET OCCAMY_SOC_PAD_10_SLW_10_BIT OCCAMY_SOC_PAD_10_SMT_10_BIT OCCAMY_SOC_PAD_10_DRV_10_MASK OCCAMY_SOC_PAD_10_DRV_10_OFFSET OCCAMY_SOC_PAD_10_DRV_10_FIELD OCCAMY_SOC_PAD_11_REG_OFFSET OCCAMY_SOC_PAD_11_SLW_11_BIT OCCAMY_SOC_PAD_11_SMT_11_BIT OCCAMY_SOC_PAD_11_DRV_11_MASK OCCAMY_SOC_PAD_11_DRV_11_OFFSET OCCAMY_SOC_PAD_11_DRV_11_FIELD OCCAMY_SOC_PAD_12_REG_OFFSET OCCAMY_SOC_PAD_12_SLW_12_BIT OCCAMY_SOC_PAD_12_SMT_12_BIT OCCAMY_SOC_PAD_12_DRV_12_MASK OCCAMY_SOC_PAD_12_DRV_12_OFFSET OCCAMY_SOC_PAD_12_DRV_12_FIELD OCCAMY_SOC_PAD_13_REG_OFFSET OCCAMY_SOC_PAD_13_SLW_13_BIT OCCAMY_SOC_PAD_13_SMT_13_BIT OCCAMY_SOC_PAD_13_DRV_13_MASK OCCAMY_SOC_PAD_13_DRV_13_OFFSET OCCAMY_SOC_PAD_13_DRV_13_FIELD OCCAMY_SOC_PAD_14_REG_OFFSET OCCAMY_SOC_PAD_14_SLW_14_BIT OCCAMY_SOC_PAD_14_SMT_14_BIT OCCAMY_SOC_PAD_14_DRV_14_MASK OCCAMY_SOC_PAD_14_DRV_14_OFFSET OCCAMY_SOC_PAD_14_DRV_14_FIELD OCCAMY_SOC_PAD_15_REG_OFFSET OCCAMY_SOC_PAD_15_SLW_15_BIT OCCAMY_SOC_PAD_15_SMT_15_BIT OCCAMY_SOC_PAD_15_DRV_15_MASK OCCAMY_SOC_PAD_15_DRV_15_OFFSET OCCAMY_SOC_PAD_15_DRV_15_FIELD OCCAMY_SOC_PAD_16_REG_OFFSET OCCAMY_SOC_PAD_16_SLW_16_BIT OCCAMY_SOC_PAD_16_SMT_16_BIT OCCAMY_SOC_PAD_16_DRV_16_MASK OCCAMY_SOC_PAD_16_DRV_16_OFFSET OCCAMY_SOC_PAD_16_DRV_16_FIELD OCCAMY_SOC_PAD_17_REG_OFFSET OCCAMY_SOC_PAD_17_SLW_17_BIT OCCAMY_SOC_PAD_17_SMT_17_BIT OCCAMY_SOC_PAD_17_DRV_17_MASK OCCAMY_SOC_PAD_17_DRV_17_OFFSET OCCAMY_SOC_PAD_17_DRV_17_FIELD OCCAMY_SOC_PAD_18_REG_OFFSET OCCAMY_SOC_PAD_18_SLW_18_BIT OCCAMY_SOC_PAD_18_SMT_18_BIT OCCAMY_SOC_PAD_18_DRV_18_MASK OCCAMY_SOC_PAD_18_DRV_18_OFFSET OCCAMY_SOC_PAD_18_DRV_18_FIELD OCCAMY_SOC_PAD_19_REG_OFFSET OCCAMY_SOC_PAD_19_SLW_19_BIT OCCAMY_SOC_PAD_19_SMT_19_BIT OCCAMY_SOC_PAD_19_DRV_19_MASK OCCAMY_SOC_PAD_19_DRV_19_OFFSET OCCAMY_SOC_PAD_19_DRV_19_FIELD OCCAMY_SOC_PAD_20_REG_OFFSET OCCAMY_SOC_PAD_20_SLW_20_BIT OCCAMY_SOC_PAD_20_SMT_20_BIT OCCAMY_SOC_PAD_20_DRV_20_MASK OCCAMY_SOC_PAD_20_DRV_20_OFFSET OCCAMY_SOC_PAD_20_DRV_20_FIELD OCCAMY_SOC_PAD_21_REG_OFFSET OCCAMY_SOC_PAD_21_SLW_21_BIT OCCAMY_SOC_PAD_21_SMT_21_BIT OCCAMY_SOC_PAD_21_DRV_21_MASK OCCAMY_SOC_PAD_21_DRV_21_OFFSET OCCAMY_SOC_PAD_21_DRV_21_FIELD OCCAMY_SOC_PAD_22_REG_OFFSET OCCAMY_SOC_PAD_22_SLW_22_BIT OCCAMY_SOC_PAD_22_SMT_22_BIT OCCAMY_SOC_PAD_22_DRV_22_MASK OCCAMY_SOC_PAD_22_DRV_22_OFFSET OCCAMY_SOC_PAD_22_DRV_22_FIELD OCCAMY_SOC_PAD_23_REG_OFFSET OCCAMY_SOC_PAD_23_SLW_23_BIT OCCAMY_SOC_PAD_23_SMT_23_BIT OCCAMY_SOC_PAD_23_DRV_23_MASK OCCAMY_SOC_PAD_23_DRV_23_OFFSET OCCAMY_SOC_PAD_23_DRV_23_FIELD OCCAMY_SOC_PAD_24_REG_OFFSET OCCAMY_SOC_PAD_24_SLW_24_BIT OCCAMY_SOC_PAD_24_SMT_24_BIT OCCAMY_SOC_PAD_24_DRV_24_MASK OCCAMY_SOC_PAD_24_DRV_24_OFFSET OCCAMY_SOC_PAD_24_DRV_24_FIELD OCCAMY_SOC_PAD_25_REG_OFFSET OCCAMY_SOC_PAD_25_SLW_25_BIT OCCAMY_SOC_PAD_25_SMT_25_BIT OCCAMY_SOC_PAD_25_DRV_25_MASK OCCAMY_SOC_PAD_25_DRV_25_OFFSET OCCAMY_SOC_PAD_25_DRV_25_FIELD OCCAMY_SOC_PAD_26_REG_OFFSET OCCAMY_SOC_PAD_26_SLW_26_BIT OCCAMY_SOC_PAD_26_SMT_26_BIT OCCAMY_SOC_PAD_26_DRV_26_MASK OCCAMY_SOC_PAD_26_DRV_26_OFFSET OCCAMY_SOC_PAD_26_DRV_26_FIELD OCCAMY_SOC_PAD_27_REG_OFFSET OCCAMY_SOC_PAD_27_SLW_27_BIT OCCAMY_SOC_PAD_27_SMT_27_BIT OCCAMY_SOC_PAD_27_DRV_27_MASK OCCAMY_SOC_PAD_27_DRV_27_OFFSET OCCAMY_SOC_PAD_27_DRV_27_FIELD OCCAMY_SOC_PAD_28_REG_OFFSET OCCAMY_SOC_PAD_28_SLW_28_BIT OCCAMY_SOC_PAD_28_SMT_28_BIT OCCAMY_SOC_PAD_28_DRV_28_MASK OCCAMY_SOC_PAD_28_DRV_28_OFFSET OCCAMY_SOC_PAD_28_DRV_28_FIELD OCCAMY_SOC_PAD_29_REG_OFFSET OCCAMY_SOC_PAD_29_SLW_29_BIT OCCAMY_SOC_PAD_29_SMT_29_BIT OCCAMY_SOC_PAD_29_DRV_29_MASK OCCAMY_SOC_PAD_29_DRV_29_OFFSET OCCAMY_SOC_PAD_29_DRV_29_FIELD OCCAMY_SOC_PAD_30_REG_OFFSET OCCAMY_SOC_PAD_30_SLW_30_BIT OCCAMY_SOC_PAD_30_SMT_30_BIT OCCAMY_SOC_PAD_30_DRV_30_MASK OCCAMY_SOC_PAD_30_DRV_30_OFFSET OCCAMY_SOC_PAD_30_DRV_30_FIELD","title":"Defines"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#macros-documentation","text":"","title":"Macros Documentation"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_param_num_scratch_regs","text":"#define OCCAMY_SOC_PARAM_NUM_SCRATCH_REGS 4","title":"define OCCAMY_SOC_PARAM_NUM_SCRATCH_REGS"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_param_num_pads","text":"#define OCCAMY_SOC_PARAM_NUM_PADS 31","title":"define OCCAMY_SOC_PARAM_NUM_PADS"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_param_reg_width","text":"#define OCCAMY_SOC_PARAM_REG_WIDTH 32","title":"define OCCAMY_SOC_PARAM_REG_WIDTH"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_intr_common_ecc_narrow_uncorrectable_bit","text":"#define OCCAMY_SOC_INTR_COMMON_ECC_NARROW_UNCORRECTABLE_BIT 0","title":"define OCCAMY_SOC_INTR_COMMON_ECC_NARROW_UNCORRECTABLE_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_intr_common_ecc_narrow_correctable_bit","text":"#define OCCAMY_SOC_INTR_COMMON_ECC_NARROW_CORRECTABLE_BIT 1","title":"define OCCAMY_SOC_INTR_COMMON_ECC_NARROW_CORRECTABLE_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_intr_common_ecc_wide_uncorrectable_bit","text":"#define OCCAMY_SOC_INTR_COMMON_ECC_WIDE_UNCORRECTABLE_BIT 2","title":"define OCCAMY_SOC_INTR_COMMON_ECC_WIDE_UNCORRECTABLE_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_intr_common_ecc_wide_correctable_bit","text":"#define OCCAMY_SOC_INTR_COMMON_ECC_WIDE_CORRECTABLE_BIT 3","title":"define OCCAMY_SOC_INTR_COMMON_ECC_WIDE_CORRECTABLE_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_intr_state_reg_offset","text":"#define OCCAMY_SOC_INTR_STATE_REG_OFFSET 0x0","title":"define OCCAMY_SOC_INTR_STATE_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_intr_state_ecc_narrow_uncorrectable_bit","text":"#define OCCAMY_SOC_INTR_STATE_ECC_NARROW_UNCORRECTABLE_BIT 0","title":"define OCCAMY_SOC_INTR_STATE_ECC_NARROW_UNCORRECTABLE_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_intr_state_ecc_narrow_correctable_bit","text":"#define OCCAMY_SOC_INTR_STATE_ECC_NARROW_CORRECTABLE_BIT 1","title":"define OCCAMY_SOC_INTR_STATE_ECC_NARROW_CORRECTABLE_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_intr_state_ecc_wide_uncorrectable_bit","text":"#define OCCAMY_SOC_INTR_STATE_ECC_WIDE_UNCORRECTABLE_BIT 2","title":"define OCCAMY_SOC_INTR_STATE_ECC_WIDE_UNCORRECTABLE_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_intr_state_ecc_wide_correctable_bit","text":"#define OCCAMY_SOC_INTR_STATE_ECC_WIDE_CORRECTABLE_BIT 3","title":"define OCCAMY_SOC_INTR_STATE_ECC_WIDE_CORRECTABLE_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_intr_enable_reg_offset","text":"#define OCCAMY_SOC_INTR_ENABLE_REG_OFFSET 0x4","title":"define OCCAMY_SOC_INTR_ENABLE_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_intr_enable_ecc_narrow_uncorrectable_bit","text":"#define OCCAMY_SOC_INTR_ENABLE_ECC_NARROW_UNCORRECTABLE_BIT 0","title":"define OCCAMY_SOC_INTR_ENABLE_ECC_NARROW_UNCORRECTABLE_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_intr_enable_ecc_narrow_correctable_bit","text":"#define OCCAMY_SOC_INTR_ENABLE_ECC_NARROW_CORRECTABLE_BIT 1","title":"define OCCAMY_SOC_INTR_ENABLE_ECC_NARROW_CORRECTABLE_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_intr_enable_ecc_wide_uncorrectable_bit","text":"#define OCCAMY_SOC_INTR_ENABLE_ECC_WIDE_UNCORRECTABLE_BIT 2","title":"define OCCAMY_SOC_INTR_ENABLE_ECC_WIDE_UNCORRECTABLE_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_intr_enable_ecc_wide_correctable_bit","text":"#define OCCAMY_SOC_INTR_ENABLE_ECC_WIDE_CORRECTABLE_BIT 3","title":"define OCCAMY_SOC_INTR_ENABLE_ECC_WIDE_CORRECTABLE_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_intr_test_reg_offset","text":"#define OCCAMY_SOC_INTR_TEST_REG_OFFSET 0x8","title":"define OCCAMY_SOC_INTR_TEST_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_intr_test_ecc_narrow_uncorrectable_bit","text":"#define OCCAMY_SOC_INTR_TEST_ECC_NARROW_UNCORRECTABLE_BIT 0","title":"define OCCAMY_SOC_INTR_TEST_ECC_NARROW_UNCORRECTABLE_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_intr_test_ecc_narrow_correctable_bit","text":"#define OCCAMY_SOC_INTR_TEST_ECC_NARROW_CORRECTABLE_BIT 1","title":"define OCCAMY_SOC_INTR_TEST_ECC_NARROW_CORRECTABLE_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_intr_test_ecc_wide_uncorrectable_bit","text":"#define OCCAMY_SOC_INTR_TEST_ECC_WIDE_UNCORRECTABLE_BIT 2","title":"define OCCAMY_SOC_INTR_TEST_ECC_WIDE_UNCORRECTABLE_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_intr_test_ecc_wide_correctable_bit","text":"#define OCCAMY_SOC_INTR_TEST_ECC_WIDE_CORRECTABLE_BIT 3","title":"define OCCAMY_SOC_INTR_TEST_ECC_WIDE_CORRECTABLE_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_version_reg_offset","text":"#define OCCAMY_SOC_VERSION_REG_OFFSET 0xc","title":"define OCCAMY_SOC_VERSION_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_version_version_mask","text":"#define OCCAMY_SOC_VERSION_VERSION_MASK 0xffff","title":"define OCCAMY_SOC_VERSION_VERSION_MASK"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_version_version_offset","text":"#define OCCAMY_SOC_VERSION_VERSION_OFFSET 0","title":"define OCCAMY_SOC_VERSION_VERSION_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_version_version_field","text":"#define OCCAMY_SOC_VERSION_VERSION_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_VERSION_VERSION_MASK, \\ .index = OCCAMY_SOC_VERSION_VERSION_OFFSET})","title":"define OCCAMY_SOC_VERSION_VERSION_FIELD"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_chip_id_reg_offset","text":"#define OCCAMY_SOC_CHIP_ID_REG_OFFSET 0x10","title":"define OCCAMY_SOC_CHIP_ID_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_chip_id_chip_id_mask","text":"#define OCCAMY_SOC_CHIP_ID_CHIP_ID_MASK 0x3","title":"define OCCAMY_SOC_CHIP_ID_CHIP_ID_MASK"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_chip_id_chip_id_offset","text":"#define OCCAMY_SOC_CHIP_ID_CHIP_ID_OFFSET 0","title":"define OCCAMY_SOC_CHIP_ID_CHIP_ID_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_chip_id_chip_id_field","text":"#define OCCAMY_SOC_CHIP_ID_CHIP_ID_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_CHIP_ID_CHIP_ID_MASK, \\ .index = OCCAMY_SOC_CHIP_ID_CHIP_ID_OFFSET})","title":"define OCCAMY_SOC_CHIP_ID_CHIP_ID_FIELD"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_scratch_scratch_field_width","text":"#define OCCAMY_SOC_SCRATCH_SCRATCH_FIELD_WIDTH 32","title":"define OCCAMY_SOC_SCRATCH_SCRATCH_FIELD_WIDTH"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_scratch_scratch_fields_per_reg","text":"#define OCCAMY_SOC_SCRATCH_SCRATCH_FIELDS_PER_REG 1","title":"define OCCAMY_SOC_SCRATCH_SCRATCH_FIELDS_PER_REG"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_scratch_multireg_count","text":"#define OCCAMY_SOC_SCRATCH_MULTIREG_COUNT 4","title":"define OCCAMY_SOC_SCRATCH_MULTIREG_COUNT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_scratch_0_reg_offset","text":"#define OCCAMY_SOC_SCRATCH_0_REG_OFFSET 0x14","title":"define OCCAMY_SOC_SCRATCH_0_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_scratch_1_reg_offset","text":"#define OCCAMY_SOC_SCRATCH_1_REG_OFFSET 0x18","title":"define OCCAMY_SOC_SCRATCH_1_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_scratch_2_reg_offset","text":"#define OCCAMY_SOC_SCRATCH_2_REG_OFFSET 0x1c","title":"define OCCAMY_SOC_SCRATCH_2_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_scratch_3_reg_offset","text":"#define OCCAMY_SOC_SCRATCH_3_REG_OFFSET 0x20","title":"define OCCAMY_SOC_SCRATCH_3_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_boot_mode_reg_offset","text":"#define OCCAMY_SOC_BOOT_MODE_REG_OFFSET 0x24","title":"define OCCAMY_SOC_BOOT_MODE_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_boot_mode_mode_mask","text":"#define OCCAMY_SOC_BOOT_MODE_MODE_MASK 0x3","title":"define OCCAMY_SOC_BOOT_MODE_MODE_MASK"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_boot_mode_mode_offset","text":"#define OCCAMY_SOC_BOOT_MODE_MODE_OFFSET 0","title":"define OCCAMY_SOC_BOOT_MODE_MODE_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_boot_mode_mode_field","text":"#define OCCAMY_SOC_BOOT_MODE_MODE_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_BOOT_MODE_MODE_MASK, \\ .index = OCCAMY_SOC_BOOT_MODE_MODE_OFFSET})","title":"define OCCAMY_SOC_BOOT_MODE_MODE_FIELD"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_boot_mode_mode_value_idle","text":"#define OCCAMY_SOC_BOOT_MODE_MODE_VALUE_IDLE 0x0","title":"define OCCAMY_SOC_BOOT_MODE_MODE_VALUE_IDLE"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_boot_mode_mode_value_serial","text":"#define OCCAMY_SOC_BOOT_MODE_MODE_VALUE_SERIAL 0x1","title":"define OCCAMY_SOC_BOOT_MODE_MODE_VALUE_SERIAL"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_boot_mode_mode_value_i2c","text":"#define OCCAMY_SOC_BOOT_MODE_MODE_VALUE_I2C 0x2","title":"define OCCAMY_SOC_BOOT_MODE_MODE_VALUE_I2C"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_num_quadrants_reg_offset","text":"#define OCCAMY_SOC_NUM_QUADRANTS_REG_OFFSET 0x28","title":"define OCCAMY_SOC_NUM_QUADRANTS_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_0_reg_offset","text":"#define OCCAMY_SOC_PAD_0_REG_OFFSET 0x2c","title":"define OCCAMY_SOC_PAD_0_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_0_slw_0_bit","text":"#define OCCAMY_SOC_PAD_0_SLW_0_BIT 0","title":"define OCCAMY_SOC_PAD_0_SLW_0_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_0_smt_0_bit","text":"#define OCCAMY_SOC_PAD_0_SMT_0_BIT 1","title":"define OCCAMY_SOC_PAD_0_SMT_0_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_0_drv_0_mask","text":"#define OCCAMY_SOC_PAD_0_DRV_0_MASK 0x3","title":"define OCCAMY_SOC_PAD_0_DRV_0_MASK"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_0_drv_0_offset","text":"#define OCCAMY_SOC_PAD_0_DRV_0_OFFSET 2","title":"define OCCAMY_SOC_PAD_0_DRV_0_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_0_drv_0_field","text":"#define OCCAMY_SOC_PAD_0_DRV_0_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_0_DRV_0_MASK, \\ .index = OCCAMY_SOC_PAD_0_DRV_0_OFFSET})","title":"define OCCAMY_SOC_PAD_0_DRV_0_FIELD"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_1_reg_offset","text":"#define OCCAMY_SOC_PAD_1_REG_OFFSET 0x30","title":"define OCCAMY_SOC_PAD_1_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_1_slw_1_bit","text":"#define OCCAMY_SOC_PAD_1_SLW_1_BIT 0","title":"define OCCAMY_SOC_PAD_1_SLW_1_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_1_smt_1_bit","text":"#define OCCAMY_SOC_PAD_1_SMT_1_BIT 1","title":"define OCCAMY_SOC_PAD_1_SMT_1_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_1_drv_1_mask","text":"#define OCCAMY_SOC_PAD_1_DRV_1_MASK 0x3","title":"define OCCAMY_SOC_PAD_1_DRV_1_MASK"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_1_drv_1_offset","text":"#define OCCAMY_SOC_PAD_1_DRV_1_OFFSET 2","title":"define OCCAMY_SOC_PAD_1_DRV_1_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_1_drv_1_field","text":"#define OCCAMY_SOC_PAD_1_DRV_1_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_1_DRV_1_MASK, \\ .index = OCCAMY_SOC_PAD_1_DRV_1_OFFSET})","title":"define OCCAMY_SOC_PAD_1_DRV_1_FIELD"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_2_reg_offset","text":"#define OCCAMY_SOC_PAD_2_REG_OFFSET 0x34","title":"define OCCAMY_SOC_PAD_2_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_2_slw_2_bit","text":"#define OCCAMY_SOC_PAD_2_SLW_2_BIT 0","title":"define OCCAMY_SOC_PAD_2_SLW_2_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_2_smt_2_bit","text":"#define OCCAMY_SOC_PAD_2_SMT_2_BIT 1","title":"define OCCAMY_SOC_PAD_2_SMT_2_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_2_drv_2_mask","text":"#define OCCAMY_SOC_PAD_2_DRV_2_MASK 0x3","title":"define OCCAMY_SOC_PAD_2_DRV_2_MASK"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_2_drv_2_offset","text":"#define OCCAMY_SOC_PAD_2_DRV_2_OFFSET 2","title":"define OCCAMY_SOC_PAD_2_DRV_2_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_2_drv_2_field","text":"#define OCCAMY_SOC_PAD_2_DRV_2_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_2_DRV_2_MASK, \\ .index = OCCAMY_SOC_PAD_2_DRV_2_OFFSET})","title":"define OCCAMY_SOC_PAD_2_DRV_2_FIELD"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_3_reg_offset","text":"#define OCCAMY_SOC_PAD_3_REG_OFFSET 0x38","title":"define OCCAMY_SOC_PAD_3_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_3_slw_3_bit","text":"#define OCCAMY_SOC_PAD_3_SLW_3_BIT 0","title":"define OCCAMY_SOC_PAD_3_SLW_3_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_3_smt_3_bit","text":"#define OCCAMY_SOC_PAD_3_SMT_3_BIT 1","title":"define OCCAMY_SOC_PAD_3_SMT_3_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_3_drv_3_mask","text":"#define OCCAMY_SOC_PAD_3_DRV_3_MASK 0x3","title":"define OCCAMY_SOC_PAD_3_DRV_3_MASK"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_3_drv_3_offset","text":"#define OCCAMY_SOC_PAD_3_DRV_3_OFFSET 2","title":"define OCCAMY_SOC_PAD_3_DRV_3_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_3_drv_3_field","text":"#define OCCAMY_SOC_PAD_3_DRV_3_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_3_DRV_3_MASK, \\ .index = OCCAMY_SOC_PAD_3_DRV_3_OFFSET})","title":"define OCCAMY_SOC_PAD_3_DRV_3_FIELD"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_4_reg_offset","text":"#define OCCAMY_SOC_PAD_4_REG_OFFSET 0x3c","title":"define OCCAMY_SOC_PAD_4_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_4_slw_4_bit","text":"#define OCCAMY_SOC_PAD_4_SLW_4_BIT 0","title":"define OCCAMY_SOC_PAD_4_SLW_4_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_4_smt_4_bit","text":"#define OCCAMY_SOC_PAD_4_SMT_4_BIT 1","title":"define OCCAMY_SOC_PAD_4_SMT_4_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_4_drv_4_mask","text":"#define OCCAMY_SOC_PAD_4_DRV_4_MASK 0x3","title":"define OCCAMY_SOC_PAD_4_DRV_4_MASK"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_4_drv_4_offset","text":"#define OCCAMY_SOC_PAD_4_DRV_4_OFFSET 2","title":"define OCCAMY_SOC_PAD_4_DRV_4_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_4_drv_4_field","text":"#define OCCAMY_SOC_PAD_4_DRV_4_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_4_DRV_4_MASK, \\ .index = OCCAMY_SOC_PAD_4_DRV_4_OFFSET})","title":"define OCCAMY_SOC_PAD_4_DRV_4_FIELD"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_5_reg_offset","text":"#define OCCAMY_SOC_PAD_5_REG_OFFSET 0x40","title":"define OCCAMY_SOC_PAD_5_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_5_slw_5_bit","text":"#define OCCAMY_SOC_PAD_5_SLW_5_BIT 0","title":"define OCCAMY_SOC_PAD_5_SLW_5_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_5_smt_5_bit","text":"#define OCCAMY_SOC_PAD_5_SMT_5_BIT 1","title":"define OCCAMY_SOC_PAD_5_SMT_5_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_5_drv_5_mask","text":"#define OCCAMY_SOC_PAD_5_DRV_5_MASK 0x3","title":"define OCCAMY_SOC_PAD_5_DRV_5_MASK"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_5_drv_5_offset","text":"#define OCCAMY_SOC_PAD_5_DRV_5_OFFSET 2","title":"define OCCAMY_SOC_PAD_5_DRV_5_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_5_drv_5_field","text":"#define OCCAMY_SOC_PAD_5_DRV_5_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_5_DRV_5_MASK, \\ .index = OCCAMY_SOC_PAD_5_DRV_5_OFFSET})","title":"define OCCAMY_SOC_PAD_5_DRV_5_FIELD"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_6_reg_offset","text":"#define OCCAMY_SOC_PAD_6_REG_OFFSET 0x44","title":"define OCCAMY_SOC_PAD_6_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_6_slw_6_bit","text":"#define OCCAMY_SOC_PAD_6_SLW_6_BIT 0","title":"define OCCAMY_SOC_PAD_6_SLW_6_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_6_smt_6_bit","text":"#define OCCAMY_SOC_PAD_6_SMT_6_BIT 1","title":"define OCCAMY_SOC_PAD_6_SMT_6_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_6_drv_6_mask","text":"#define OCCAMY_SOC_PAD_6_DRV_6_MASK 0x3","title":"define OCCAMY_SOC_PAD_6_DRV_6_MASK"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_6_drv_6_offset","text":"#define OCCAMY_SOC_PAD_6_DRV_6_OFFSET 2","title":"define OCCAMY_SOC_PAD_6_DRV_6_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_6_drv_6_field","text":"#define OCCAMY_SOC_PAD_6_DRV_6_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_6_DRV_6_MASK, \\ .index = OCCAMY_SOC_PAD_6_DRV_6_OFFSET})","title":"define OCCAMY_SOC_PAD_6_DRV_6_FIELD"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_7_reg_offset","text":"#define OCCAMY_SOC_PAD_7_REG_OFFSET 0x48","title":"define OCCAMY_SOC_PAD_7_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_7_slw_7_bit","text":"#define OCCAMY_SOC_PAD_7_SLW_7_BIT 0","title":"define OCCAMY_SOC_PAD_7_SLW_7_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_7_smt_7_bit","text":"#define OCCAMY_SOC_PAD_7_SMT_7_BIT 1","title":"define OCCAMY_SOC_PAD_7_SMT_7_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_7_drv_7_mask","text":"#define OCCAMY_SOC_PAD_7_DRV_7_MASK 0x3","title":"define OCCAMY_SOC_PAD_7_DRV_7_MASK"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_7_drv_7_offset","text":"#define OCCAMY_SOC_PAD_7_DRV_7_OFFSET 2","title":"define OCCAMY_SOC_PAD_7_DRV_7_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_7_drv_7_field","text":"#define OCCAMY_SOC_PAD_7_DRV_7_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_7_DRV_7_MASK, \\ .index = OCCAMY_SOC_PAD_7_DRV_7_OFFSET})","title":"define OCCAMY_SOC_PAD_7_DRV_7_FIELD"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_8_reg_offset","text":"#define OCCAMY_SOC_PAD_8_REG_OFFSET 0x4c","title":"define OCCAMY_SOC_PAD_8_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_8_slw_8_bit","text":"#define OCCAMY_SOC_PAD_8_SLW_8_BIT 0","title":"define OCCAMY_SOC_PAD_8_SLW_8_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_8_smt_8_bit","text":"#define OCCAMY_SOC_PAD_8_SMT_8_BIT 1","title":"define OCCAMY_SOC_PAD_8_SMT_8_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_8_drv_8_mask","text":"#define OCCAMY_SOC_PAD_8_DRV_8_MASK 0x3","title":"define OCCAMY_SOC_PAD_8_DRV_8_MASK"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_8_drv_8_offset","text":"#define OCCAMY_SOC_PAD_8_DRV_8_OFFSET 2","title":"define OCCAMY_SOC_PAD_8_DRV_8_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_8_drv_8_field","text":"#define OCCAMY_SOC_PAD_8_DRV_8_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_8_DRV_8_MASK, \\ .index = OCCAMY_SOC_PAD_8_DRV_8_OFFSET})","title":"define OCCAMY_SOC_PAD_8_DRV_8_FIELD"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_9_reg_offset","text":"#define OCCAMY_SOC_PAD_9_REG_OFFSET 0x50","title":"define OCCAMY_SOC_PAD_9_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_9_slw_9_bit","text":"#define OCCAMY_SOC_PAD_9_SLW_9_BIT 0","title":"define OCCAMY_SOC_PAD_9_SLW_9_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_9_smt_9_bit","text":"#define OCCAMY_SOC_PAD_9_SMT_9_BIT 1","title":"define OCCAMY_SOC_PAD_9_SMT_9_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_9_drv_9_mask","text":"#define OCCAMY_SOC_PAD_9_DRV_9_MASK 0x3","title":"define OCCAMY_SOC_PAD_9_DRV_9_MASK"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_9_drv_9_offset","text":"#define OCCAMY_SOC_PAD_9_DRV_9_OFFSET 2","title":"define OCCAMY_SOC_PAD_9_DRV_9_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_9_drv_9_field","text":"#define OCCAMY_SOC_PAD_9_DRV_9_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_9_DRV_9_MASK, \\ .index = OCCAMY_SOC_PAD_9_DRV_9_OFFSET})","title":"define OCCAMY_SOC_PAD_9_DRV_9_FIELD"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_10_reg_offset","text":"#define OCCAMY_SOC_PAD_10_REG_OFFSET 0x54","title":"define OCCAMY_SOC_PAD_10_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_10_slw_10_bit","text":"#define OCCAMY_SOC_PAD_10_SLW_10_BIT 0","title":"define OCCAMY_SOC_PAD_10_SLW_10_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_10_smt_10_bit","text":"#define OCCAMY_SOC_PAD_10_SMT_10_BIT 1","title":"define OCCAMY_SOC_PAD_10_SMT_10_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_10_drv_10_mask","text":"#define OCCAMY_SOC_PAD_10_DRV_10_MASK 0x3","title":"define OCCAMY_SOC_PAD_10_DRV_10_MASK"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_10_drv_10_offset","text":"#define OCCAMY_SOC_PAD_10_DRV_10_OFFSET 2","title":"define OCCAMY_SOC_PAD_10_DRV_10_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_10_drv_10_field","text":"#define OCCAMY_SOC_PAD_10_DRV_10_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_10_DRV_10_MASK, \\ .index = OCCAMY_SOC_PAD_10_DRV_10_OFFSET})","title":"define OCCAMY_SOC_PAD_10_DRV_10_FIELD"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_11_reg_offset","text":"#define OCCAMY_SOC_PAD_11_REG_OFFSET 0x58","title":"define OCCAMY_SOC_PAD_11_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_11_slw_11_bit","text":"#define OCCAMY_SOC_PAD_11_SLW_11_BIT 0","title":"define OCCAMY_SOC_PAD_11_SLW_11_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_11_smt_11_bit","text":"#define OCCAMY_SOC_PAD_11_SMT_11_BIT 1","title":"define OCCAMY_SOC_PAD_11_SMT_11_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_11_drv_11_mask","text":"#define OCCAMY_SOC_PAD_11_DRV_11_MASK 0x3","title":"define OCCAMY_SOC_PAD_11_DRV_11_MASK"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_11_drv_11_offset","text":"#define OCCAMY_SOC_PAD_11_DRV_11_OFFSET 2","title":"define OCCAMY_SOC_PAD_11_DRV_11_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_11_drv_11_field","text":"#define OCCAMY_SOC_PAD_11_DRV_11_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_11_DRV_11_MASK, \\ .index = OCCAMY_SOC_PAD_11_DRV_11_OFFSET})","title":"define OCCAMY_SOC_PAD_11_DRV_11_FIELD"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_12_reg_offset","text":"#define OCCAMY_SOC_PAD_12_REG_OFFSET 0x5c","title":"define OCCAMY_SOC_PAD_12_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_12_slw_12_bit","text":"#define OCCAMY_SOC_PAD_12_SLW_12_BIT 0","title":"define OCCAMY_SOC_PAD_12_SLW_12_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_12_smt_12_bit","text":"#define OCCAMY_SOC_PAD_12_SMT_12_BIT 1","title":"define OCCAMY_SOC_PAD_12_SMT_12_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_12_drv_12_mask","text":"#define OCCAMY_SOC_PAD_12_DRV_12_MASK 0x3","title":"define OCCAMY_SOC_PAD_12_DRV_12_MASK"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_12_drv_12_offset","text":"#define OCCAMY_SOC_PAD_12_DRV_12_OFFSET 2","title":"define OCCAMY_SOC_PAD_12_DRV_12_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_12_drv_12_field","text":"#define OCCAMY_SOC_PAD_12_DRV_12_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_12_DRV_12_MASK, \\ .index = OCCAMY_SOC_PAD_12_DRV_12_OFFSET})","title":"define OCCAMY_SOC_PAD_12_DRV_12_FIELD"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_13_reg_offset","text":"#define OCCAMY_SOC_PAD_13_REG_OFFSET 0x60","title":"define OCCAMY_SOC_PAD_13_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_13_slw_13_bit","text":"#define OCCAMY_SOC_PAD_13_SLW_13_BIT 0","title":"define OCCAMY_SOC_PAD_13_SLW_13_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_13_smt_13_bit","text":"#define OCCAMY_SOC_PAD_13_SMT_13_BIT 1","title":"define OCCAMY_SOC_PAD_13_SMT_13_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_13_drv_13_mask","text":"#define OCCAMY_SOC_PAD_13_DRV_13_MASK 0x3","title":"define OCCAMY_SOC_PAD_13_DRV_13_MASK"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_13_drv_13_offset","text":"#define OCCAMY_SOC_PAD_13_DRV_13_OFFSET 2","title":"define OCCAMY_SOC_PAD_13_DRV_13_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_13_drv_13_field","text":"#define OCCAMY_SOC_PAD_13_DRV_13_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_13_DRV_13_MASK, \\ .index = OCCAMY_SOC_PAD_13_DRV_13_OFFSET})","title":"define OCCAMY_SOC_PAD_13_DRV_13_FIELD"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_14_reg_offset","text":"#define OCCAMY_SOC_PAD_14_REG_OFFSET 0x64","title":"define OCCAMY_SOC_PAD_14_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_14_slw_14_bit","text":"#define OCCAMY_SOC_PAD_14_SLW_14_BIT 0","title":"define OCCAMY_SOC_PAD_14_SLW_14_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_14_smt_14_bit","text":"#define OCCAMY_SOC_PAD_14_SMT_14_BIT 1","title":"define OCCAMY_SOC_PAD_14_SMT_14_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_14_drv_14_mask","text":"#define OCCAMY_SOC_PAD_14_DRV_14_MASK 0x3","title":"define OCCAMY_SOC_PAD_14_DRV_14_MASK"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_14_drv_14_offset","text":"#define OCCAMY_SOC_PAD_14_DRV_14_OFFSET 2","title":"define OCCAMY_SOC_PAD_14_DRV_14_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_14_drv_14_field","text":"#define OCCAMY_SOC_PAD_14_DRV_14_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_14_DRV_14_MASK, \\ .index = OCCAMY_SOC_PAD_14_DRV_14_OFFSET})","title":"define OCCAMY_SOC_PAD_14_DRV_14_FIELD"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_15_reg_offset","text":"#define OCCAMY_SOC_PAD_15_REG_OFFSET 0x68","title":"define OCCAMY_SOC_PAD_15_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_15_slw_15_bit","text":"#define OCCAMY_SOC_PAD_15_SLW_15_BIT 0","title":"define OCCAMY_SOC_PAD_15_SLW_15_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_15_smt_15_bit","text":"#define OCCAMY_SOC_PAD_15_SMT_15_BIT 1","title":"define OCCAMY_SOC_PAD_15_SMT_15_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_15_drv_15_mask","text":"#define OCCAMY_SOC_PAD_15_DRV_15_MASK 0x3","title":"define OCCAMY_SOC_PAD_15_DRV_15_MASK"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_15_drv_15_offset","text":"#define OCCAMY_SOC_PAD_15_DRV_15_OFFSET 2","title":"define OCCAMY_SOC_PAD_15_DRV_15_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_15_drv_15_field","text":"#define OCCAMY_SOC_PAD_15_DRV_15_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_15_DRV_15_MASK, \\ .index = OCCAMY_SOC_PAD_15_DRV_15_OFFSET})","title":"define OCCAMY_SOC_PAD_15_DRV_15_FIELD"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_16_reg_offset","text":"#define OCCAMY_SOC_PAD_16_REG_OFFSET 0x6c","title":"define OCCAMY_SOC_PAD_16_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_16_slw_16_bit","text":"#define OCCAMY_SOC_PAD_16_SLW_16_BIT 0","title":"define OCCAMY_SOC_PAD_16_SLW_16_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_16_smt_16_bit","text":"#define OCCAMY_SOC_PAD_16_SMT_16_BIT 1","title":"define OCCAMY_SOC_PAD_16_SMT_16_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_16_drv_16_mask","text":"#define OCCAMY_SOC_PAD_16_DRV_16_MASK 0x3","title":"define OCCAMY_SOC_PAD_16_DRV_16_MASK"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_16_drv_16_offset","text":"#define OCCAMY_SOC_PAD_16_DRV_16_OFFSET 2","title":"define OCCAMY_SOC_PAD_16_DRV_16_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_16_drv_16_field","text":"#define OCCAMY_SOC_PAD_16_DRV_16_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_16_DRV_16_MASK, \\ .index = OCCAMY_SOC_PAD_16_DRV_16_OFFSET})","title":"define OCCAMY_SOC_PAD_16_DRV_16_FIELD"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_17_reg_offset","text":"#define OCCAMY_SOC_PAD_17_REG_OFFSET 0x70","title":"define OCCAMY_SOC_PAD_17_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_17_slw_17_bit","text":"#define OCCAMY_SOC_PAD_17_SLW_17_BIT 0","title":"define OCCAMY_SOC_PAD_17_SLW_17_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_17_smt_17_bit","text":"#define OCCAMY_SOC_PAD_17_SMT_17_BIT 1","title":"define OCCAMY_SOC_PAD_17_SMT_17_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_17_drv_17_mask","text":"#define OCCAMY_SOC_PAD_17_DRV_17_MASK 0x3","title":"define OCCAMY_SOC_PAD_17_DRV_17_MASK"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_17_drv_17_offset","text":"#define OCCAMY_SOC_PAD_17_DRV_17_OFFSET 2","title":"define OCCAMY_SOC_PAD_17_DRV_17_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_17_drv_17_field","text":"#define OCCAMY_SOC_PAD_17_DRV_17_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_17_DRV_17_MASK, \\ .index = OCCAMY_SOC_PAD_17_DRV_17_OFFSET})","title":"define OCCAMY_SOC_PAD_17_DRV_17_FIELD"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_18_reg_offset","text":"#define OCCAMY_SOC_PAD_18_REG_OFFSET 0x74","title":"define OCCAMY_SOC_PAD_18_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_18_slw_18_bit","text":"#define OCCAMY_SOC_PAD_18_SLW_18_BIT 0","title":"define OCCAMY_SOC_PAD_18_SLW_18_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_18_smt_18_bit","text":"#define OCCAMY_SOC_PAD_18_SMT_18_BIT 1","title":"define OCCAMY_SOC_PAD_18_SMT_18_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_18_drv_18_mask","text":"#define OCCAMY_SOC_PAD_18_DRV_18_MASK 0x3","title":"define OCCAMY_SOC_PAD_18_DRV_18_MASK"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_18_drv_18_offset","text":"#define OCCAMY_SOC_PAD_18_DRV_18_OFFSET 2","title":"define OCCAMY_SOC_PAD_18_DRV_18_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_18_drv_18_field","text":"#define OCCAMY_SOC_PAD_18_DRV_18_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_18_DRV_18_MASK, \\ .index = OCCAMY_SOC_PAD_18_DRV_18_OFFSET})","title":"define OCCAMY_SOC_PAD_18_DRV_18_FIELD"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_19_reg_offset","text":"#define OCCAMY_SOC_PAD_19_REG_OFFSET 0x78","title":"define OCCAMY_SOC_PAD_19_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_19_slw_19_bit","text":"#define OCCAMY_SOC_PAD_19_SLW_19_BIT 0","title":"define OCCAMY_SOC_PAD_19_SLW_19_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_19_smt_19_bit","text":"#define OCCAMY_SOC_PAD_19_SMT_19_BIT 1","title":"define OCCAMY_SOC_PAD_19_SMT_19_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_19_drv_19_mask","text":"#define OCCAMY_SOC_PAD_19_DRV_19_MASK 0x3","title":"define OCCAMY_SOC_PAD_19_DRV_19_MASK"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_19_drv_19_offset","text":"#define OCCAMY_SOC_PAD_19_DRV_19_OFFSET 2","title":"define OCCAMY_SOC_PAD_19_DRV_19_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_19_drv_19_field","text":"#define OCCAMY_SOC_PAD_19_DRV_19_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_19_DRV_19_MASK, \\ .index = OCCAMY_SOC_PAD_19_DRV_19_OFFSET})","title":"define OCCAMY_SOC_PAD_19_DRV_19_FIELD"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_20_reg_offset","text":"#define OCCAMY_SOC_PAD_20_REG_OFFSET 0x7c","title":"define OCCAMY_SOC_PAD_20_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_20_slw_20_bit","text":"#define OCCAMY_SOC_PAD_20_SLW_20_BIT 0","title":"define OCCAMY_SOC_PAD_20_SLW_20_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_20_smt_20_bit","text":"#define OCCAMY_SOC_PAD_20_SMT_20_BIT 1","title":"define OCCAMY_SOC_PAD_20_SMT_20_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_20_drv_20_mask","text":"#define OCCAMY_SOC_PAD_20_DRV_20_MASK 0x3","title":"define OCCAMY_SOC_PAD_20_DRV_20_MASK"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_20_drv_20_offset","text":"#define OCCAMY_SOC_PAD_20_DRV_20_OFFSET 2","title":"define OCCAMY_SOC_PAD_20_DRV_20_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_20_drv_20_field","text":"#define OCCAMY_SOC_PAD_20_DRV_20_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_20_DRV_20_MASK, \\ .index = OCCAMY_SOC_PAD_20_DRV_20_OFFSET})","title":"define OCCAMY_SOC_PAD_20_DRV_20_FIELD"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_21_reg_offset","text":"#define OCCAMY_SOC_PAD_21_REG_OFFSET 0x80","title":"define OCCAMY_SOC_PAD_21_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_21_slw_21_bit","text":"#define OCCAMY_SOC_PAD_21_SLW_21_BIT 0","title":"define OCCAMY_SOC_PAD_21_SLW_21_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_21_smt_21_bit","text":"#define OCCAMY_SOC_PAD_21_SMT_21_BIT 1","title":"define OCCAMY_SOC_PAD_21_SMT_21_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_21_drv_21_mask","text":"#define OCCAMY_SOC_PAD_21_DRV_21_MASK 0x3","title":"define OCCAMY_SOC_PAD_21_DRV_21_MASK"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_21_drv_21_offset","text":"#define OCCAMY_SOC_PAD_21_DRV_21_OFFSET 2","title":"define OCCAMY_SOC_PAD_21_DRV_21_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_21_drv_21_field","text":"#define OCCAMY_SOC_PAD_21_DRV_21_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_21_DRV_21_MASK, \\ .index = OCCAMY_SOC_PAD_21_DRV_21_OFFSET})","title":"define OCCAMY_SOC_PAD_21_DRV_21_FIELD"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_22_reg_offset","text":"#define OCCAMY_SOC_PAD_22_REG_OFFSET 0x84","title":"define OCCAMY_SOC_PAD_22_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_22_slw_22_bit","text":"#define OCCAMY_SOC_PAD_22_SLW_22_BIT 0","title":"define OCCAMY_SOC_PAD_22_SLW_22_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_22_smt_22_bit","text":"#define OCCAMY_SOC_PAD_22_SMT_22_BIT 1","title":"define OCCAMY_SOC_PAD_22_SMT_22_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_22_drv_22_mask","text":"#define OCCAMY_SOC_PAD_22_DRV_22_MASK 0x3","title":"define OCCAMY_SOC_PAD_22_DRV_22_MASK"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_22_drv_22_offset","text":"#define OCCAMY_SOC_PAD_22_DRV_22_OFFSET 2","title":"define OCCAMY_SOC_PAD_22_DRV_22_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_22_drv_22_field","text":"#define OCCAMY_SOC_PAD_22_DRV_22_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_22_DRV_22_MASK, \\ .index = OCCAMY_SOC_PAD_22_DRV_22_OFFSET})","title":"define OCCAMY_SOC_PAD_22_DRV_22_FIELD"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_23_reg_offset","text":"#define OCCAMY_SOC_PAD_23_REG_OFFSET 0x88","title":"define OCCAMY_SOC_PAD_23_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_23_slw_23_bit","text":"#define OCCAMY_SOC_PAD_23_SLW_23_BIT 0","title":"define OCCAMY_SOC_PAD_23_SLW_23_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_23_smt_23_bit","text":"#define OCCAMY_SOC_PAD_23_SMT_23_BIT 1","title":"define OCCAMY_SOC_PAD_23_SMT_23_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_23_drv_23_mask","text":"#define OCCAMY_SOC_PAD_23_DRV_23_MASK 0x3","title":"define OCCAMY_SOC_PAD_23_DRV_23_MASK"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_23_drv_23_offset","text":"#define OCCAMY_SOC_PAD_23_DRV_23_OFFSET 2","title":"define OCCAMY_SOC_PAD_23_DRV_23_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_23_drv_23_field","text":"#define OCCAMY_SOC_PAD_23_DRV_23_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_23_DRV_23_MASK, \\ .index = OCCAMY_SOC_PAD_23_DRV_23_OFFSET})","title":"define OCCAMY_SOC_PAD_23_DRV_23_FIELD"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_24_reg_offset","text":"#define OCCAMY_SOC_PAD_24_REG_OFFSET 0x8c","title":"define OCCAMY_SOC_PAD_24_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_24_slw_24_bit","text":"#define OCCAMY_SOC_PAD_24_SLW_24_BIT 0","title":"define OCCAMY_SOC_PAD_24_SLW_24_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_24_smt_24_bit","text":"#define OCCAMY_SOC_PAD_24_SMT_24_BIT 1","title":"define OCCAMY_SOC_PAD_24_SMT_24_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_24_drv_24_mask","text":"#define OCCAMY_SOC_PAD_24_DRV_24_MASK 0x3","title":"define OCCAMY_SOC_PAD_24_DRV_24_MASK"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_24_drv_24_offset","text":"#define OCCAMY_SOC_PAD_24_DRV_24_OFFSET 2","title":"define OCCAMY_SOC_PAD_24_DRV_24_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_24_drv_24_field","text":"#define OCCAMY_SOC_PAD_24_DRV_24_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_24_DRV_24_MASK, \\ .index = OCCAMY_SOC_PAD_24_DRV_24_OFFSET})","title":"define OCCAMY_SOC_PAD_24_DRV_24_FIELD"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_25_reg_offset","text":"#define OCCAMY_SOC_PAD_25_REG_OFFSET 0x90","title":"define OCCAMY_SOC_PAD_25_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_25_slw_25_bit","text":"#define OCCAMY_SOC_PAD_25_SLW_25_BIT 0","title":"define OCCAMY_SOC_PAD_25_SLW_25_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_25_smt_25_bit","text":"#define OCCAMY_SOC_PAD_25_SMT_25_BIT 1","title":"define OCCAMY_SOC_PAD_25_SMT_25_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_25_drv_25_mask","text":"#define OCCAMY_SOC_PAD_25_DRV_25_MASK 0x3","title":"define OCCAMY_SOC_PAD_25_DRV_25_MASK"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_25_drv_25_offset","text":"#define OCCAMY_SOC_PAD_25_DRV_25_OFFSET 2","title":"define OCCAMY_SOC_PAD_25_DRV_25_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_25_drv_25_field","text":"#define OCCAMY_SOC_PAD_25_DRV_25_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_25_DRV_25_MASK, \\ .index = OCCAMY_SOC_PAD_25_DRV_25_OFFSET})","title":"define OCCAMY_SOC_PAD_25_DRV_25_FIELD"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_26_reg_offset","text":"#define OCCAMY_SOC_PAD_26_REG_OFFSET 0x94","title":"define OCCAMY_SOC_PAD_26_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_26_slw_26_bit","text":"#define OCCAMY_SOC_PAD_26_SLW_26_BIT 0","title":"define OCCAMY_SOC_PAD_26_SLW_26_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_26_smt_26_bit","text":"#define OCCAMY_SOC_PAD_26_SMT_26_BIT 1","title":"define OCCAMY_SOC_PAD_26_SMT_26_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_26_drv_26_mask","text":"#define OCCAMY_SOC_PAD_26_DRV_26_MASK 0x3","title":"define OCCAMY_SOC_PAD_26_DRV_26_MASK"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_26_drv_26_offset","text":"#define OCCAMY_SOC_PAD_26_DRV_26_OFFSET 2","title":"define OCCAMY_SOC_PAD_26_DRV_26_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_26_drv_26_field","text":"#define OCCAMY_SOC_PAD_26_DRV_26_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_26_DRV_26_MASK, \\ .index = OCCAMY_SOC_PAD_26_DRV_26_OFFSET})","title":"define OCCAMY_SOC_PAD_26_DRV_26_FIELD"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_27_reg_offset","text":"#define OCCAMY_SOC_PAD_27_REG_OFFSET 0x98","title":"define OCCAMY_SOC_PAD_27_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_27_slw_27_bit","text":"#define OCCAMY_SOC_PAD_27_SLW_27_BIT 0","title":"define OCCAMY_SOC_PAD_27_SLW_27_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_27_smt_27_bit","text":"#define OCCAMY_SOC_PAD_27_SMT_27_BIT 1","title":"define OCCAMY_SOC_PAD_27_SMT_27_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_27_drv_27_mask","text":"#define OCCAMY_SOC_PAD_27_DRV_27_MASK 0x3","title":"define OCCAMY_SOC_PAD_27_DRV_27_MASK"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_27_drv_27_offset","text":"#define OCCAMY_SOC_PAD_27_DRV_27_OFFSET 2","title":"define OCCAMY_SOC_PAD_27_DRV_27_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_27_drv_27_field","text":"#define OCCAMY_SOC_PAD_27_DRV_27_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_27_DRV_27_MASK, \\ .index = OCCAMY_SOC_PAD_27_DRV_27_OFFSET})","title":"define OCCAMY_SOC_PAD_27_DRV_27_FIELD"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_28_reg_offset","text":"#define OCCAMY_SOC_PAD_28_REG_OFFSET 0x9c","title":"define OCCAMY_SOC_PAD_28_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_28_slw_28_bit","text":"#define OCCAMY_SOC_PAD_28_SLW_28_BIT 0","title":"define OCCAMY_SOC_PAD_28_SLW_28_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_28_smt_28_bit","text":"#define OCCAMY_SOC_PAD_28_SMT_28_BIT 1","title":"define OCCAMY_SOC_PAD_28_SMT_28_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_28_drv_28_mask","text":"#define OCCAMY_SOC_PAD_28_DRV_28_MASK 0x3","title":"define OCCAMY_SOC_PAD_28_DRV_28_MASK"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_28_drv_28_offset","text":"#define OCCAMY_SOC_PAD_28_DRV_28_OFFSET 2","title":"define OCCAMY_SOC_PAD_28_DRV_28_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_28_drv_28_field","text":"#define OCCAMY_SOC_PAD_28_DRV_28_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_28_DRV_28_MASK, \\ .index = OCCAMY_SOC_PAD_28_DRV_28_OFFSET})","title":"define OCCAMY_SOC_PAD_28_DRV_28_FIELD"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_29_reg_offset","text":"#define OCCAMY_SOC_PAD_29_REG_OFFSET 0xa0","title":"define OCCAMY_SOC_PAD_29_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_29_slw_29_bit","text":"#define OCCAMY_SOC_PAD_29_SLW_29_BIT 0","title":"define OCCAMY_SOC_PAD_29_SLW_29_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_29_smt_29_bit","text":"#define OCCAMY_SOC_PAD_29_SMT_29_BIT 1","title":"define OCCAMY_SOC_PAD_29_SMT_29_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_29_drv_29_mask","text":"#define OCCAMY_SOC_PAD_29_DRV_29_MASK 0x3","title":"define OCCAMY_SOC_PAD_29_DRV_29_MASK"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_29_drv_29_offset","text":"#define OCCAMY_SOC_PAD_29_DRV_29_OFFSET 2","title":"define OCCAMY_SOC_PAD_29_DRV_29_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_29_drv_29_field","text":"#define OCCAMY_SOC_PAD_29_DRV_29_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_29_DRV_29_MASK, \\ .index = OCCAMY_SOC_PAD_29_DRV_29_OFFSET})","title":"define OCCAMY_SOC_PAD_29_DRV_29_FIELD"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_30_reg_offset","text":"#define OCCAMY_SOC_PAD_30_REG_OFFSET 0xa4","title":"define OCCAMY_SOC_PAD_30_REG_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_30_slw_30_bit","text":"#define OCCAMY_SOC_PAD_30_SLW_30_BIT 0","title":"define OCCAMY_SOC_PAD_30_SLW_30_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_30_smt_30_bit","text":"#define OCCAMY_SOC_PAD_30_SMT_30_BIT 1","title":"define OCCAMY_SOC_PAD_30_SMT_30_BIT"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_30_drv_30_mask","text":"#define OCCAMY_SOC_PAD_30_DRV_30_MASK 0x3","title":"define OCCAMY_SOC_PAD_30_DRV_30_MASK"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_30_drv_30_offset","text":"#define OCCAMY_SOC_PAD_30_DRV_30_OFFSET 2","title":"define OCCAMY_SOC_PAD_30_DRV_30_OFFSET"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#define-occamy_soc_pad_30_drv_30_field","text":"#define OCCAMY_SOC_PAD_30_DRV_30_FIELD ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_30_DRV_30_MASK, \\ .index = OCCAMY_SOC_PAD_30_DRV_30_OFFSET})","title":"define OCCAMY_SOC_PAD_30_DRV_30_FIELD"},{"location":"runtime/Files/occamy__soc__peripheral_8h/#source-code","text":"// Generated register defines for occamy_SoC // Copyright information found in source file: // Copyright 2020 ETH Zurich and University of Bologna. // Licensing information found in source file: // Licensed under Solderpad Hardware License, Version 0.51, see LICENSE for // details. SPDX-License-Identifier: SHL-0.51 #ifndef _OCCAMY_SOC_REG_DEFS_ #define _OCCAMY_SOC_REG_DEFS_ #ifdef __cplusplus extern \"C\" { #endif // Number of scratch registers #define OCCAMY_SOC_PARAM_NUM_SCRATCH_REGS 4 // Number of GPIO pads in the chip. #define OCCAMY_SOC_PARAM_NUM_PADS 31 // Register width #define OCCAMY_SOC_PARAM_REG_WIDTH 32 // Common Interrupt Offsets #define OCCAMY_SOC_INTR_COMMON_ECC_NARROW_UNCORRECTABLE_BIT 0 #define OCCAMY_SOC_INTR_COMMON_ECC_NARROW_CORRECTABLE_BIT 1 #define OCCAMY_SOC_INTR_COMMON_ECC_WIDE_UNCORRECTABLE_BIT 2 #define OCCAMY_SOC_INTR_COMMON_ECC_WIDE_CORRECTABLE_BIT 3 // Interrupt State Register #define OCCAMY_SOC_INTR_STATE_REG_OFFSET 0x0 #define OCCAMY_SOC_INTR_STATE_ECC_NARROW_UNCORRECTABLE_BIT 0 #define OCCAMY_SOC_INTR_STATE_ECC_NARROW_CORRECTABLE_BIT 1 #define OCCAMY_SOC_INTR_STATE_ECC_WIDE_UNCORRECTABLE_BIT 2 #define OCCAMY_SOC_INTR_STATE_ECC_WIDE_CORRECTABLE_BIT 3 // Interrupt Enable Register #define OCCAMY_SOC_INTR_ENABLE_REG_OFFSET 0x4 #define OCCAMY_SOC_INTR_ENABLE_ECC_NARROW_UNCORRECTABLE_BIT 0 #define OCCAMY_SOC_INTR_ENABLE_ECC_NARROW_CORRECTABLE_BIT 1 #define OCCAMY_SOC_INTR_ENABLE_ECC_WIDE_UNCORRECTABLE_BIT 2 #define OCCAMY_SOC_INTR_ENABLE_ECC_WIDE_CORRECTABLE_BIT 3 // Interrupt Test Register #define OCCAMY_SOC_INTR_TEST_REG_OFFSET 0x8 #define OCCAMY_SOC_INTR_TEST_ECC_NARROW_UNCORRECTABLE_BIT 0 #define OCCAMY_SOC_INTR_TEST_ECC_NARROW_CORRECTABLE_BIT 1 #define OCCAMY_SOC_INTR_TEST_ECC_WIDE_UNCORRECTABLE_BIT 2 #define OCCAMY_SOC_INTR_TEST_ECC_WIDE_CORRECTABLE_BIT 3 // Version register, should read 1. #define OCCAMY_SOC_VERSION_REG_OFFSET 0xc #define OCCAMY_SOC_VERSION_VERSION_MASK 0xffff #define OCCAMY_SOC_VERSION_VERSION_OFFSET 0 #define OCCAMY_SOC_VERSION_VERSION_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_VERSION_VERSION_MASK, \\ .index = OCCAMY_SOC_VERSION_VERSION_OFFSET}) // Id of chip for multi-chip systems. #define OCCAMY_SOC_CHIP_ID_REG_OFFSET 0x10 #define OCCAMY_SOC_CHIP_ID_CHIP_ID_MASK 0x3 #define OCCAMY_SOC_CHIP_ID_CHIP_ID_OFFSET 0 #define OCCAMY_SOC_CHIP_ID_CHIP_ID_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_CHIP_ID_CHIP_ID_MASK, \\ .index = OCCAMY_SOC_CHIP_ID_CHIP_ID_OFFSET}) // Scratch register for SW to write to. (common parameters) #define OCCAMY_SOC_SCRATCH_SCRATCH_FIELD_WIDTH 32 #define OCCAMY_SOC_SCRATCH_SCRATCH_FIELDS_PER_REG 1 #define OCCAMY_SOC_SCRATCH_MULTIREG_COUNT 4 // Scratch register for SW to write to. #define OCCAMY_SOC_SCRATCH_0_REG_OFFSET 0x14 // Scratch register for SW to write to. #define OCCAMY_SOC_SCRATCH_1_REG_OFFSET 0x18 // Scratch register for SW to write to. #define OCCAMY_SOC_SCRATCH_2_REG_OFFSET 0x1c // Scratch register for SW to write to. #define OCCAMY_SOC_SCRATCH_3_REG_OFFSET 0x20 // Selected boot mode exposed a register. #define OCCAMY_SOC_BOOT_MODE_REG_OFFSET 0x24 #define OCCAMY_SOC_BOOT_MODE_MODE_MASK 0x3 #define OCCAMY_SOC_BOOT_MODE_MODE_OFFSET 0 #define OCCAMY_SOC_BOOT_MODE_MODE_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_BOOT_MODE_MODE_MASK, \\ .index = OCCAMY_SOC_BOOT_MODE_MODE_OFFSET}) #define OCCAMY_SOC_BOOT_MODE_MODE_VALUE_IDLE 0x0 #define OCCAMY_SOC_BOOT_MODE_MODE_VALUE_SERIAL 0x1 #define OCCAMY_SOC_BOOT_MODE_MODE_VALUE_I2C 0x2 // Number of quadrants per chip. #define OCCAMY_SOC_NUM_QUADRANTS_REG_OFFSET 0x28 // GPIO pad configuration. (common parameters) // GPIO pad configuration. #define OCCAMY_SOC_PAD_0_REG_OFFSET 0x2c #define OCCAMY_SOC_PAD_0_SLW_0_BIT 0 #define OCCAMY_SOC_PAD_0_SMT_0_BIT 1 #define OCCAMY_SOC_PAD_0_DRV_0_MASK 0x3 #define OCCAMY_SOC_PAD_0_DRV_0_OFFSET 2 #define OCCAMY_SOC_PAD_0_DRV_0_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_0_DRV_0_MASK, \\ .index = OCCAMY_SOC_PAD_0_DRV_0_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_1_REG_OFFSET 0x30 #define OCCAMY_SOC_PAD_1_SLW_1_BIT 0 #define OCCAMY_SOC_PAD_1_SMT_1_BIT 1 #define OCCAMY_SOC_PAD_1_DRV_1_MASK 0x3 #define OCCAMY_SOC_PAD_1_DRV_1_OFFSET 2 #define OCCAMY_SOC_PAD_1_DRV_1_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_1_DRV_1_MASK, \\ .index = OCCAMY_SOC_PAD_1_DRV_1_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_2_REG_OFFSET 0x34 #define OCCAMY_SOC_PAD_2_SLW_2_BIT 0 #define OCCAMY_SOC_PAD_2_SMT_2_BIT 1 #define OCCAMY_SOC_PAD_2_DRV_2_MASK 0x3 #define OCCAMY_SOC_PAD_2_DRV_2_OFFSET 2 #define OCCAMY_SOC_PAD_2_DRV_2_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_2_DRV_2_MASK, \\ .index = OCCAMY_SOC_PAD_2_DRV_2_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_3_REG_OFFSET 0x38 #define OCCAMY_SOC_PAD_3_SLW_3_BIT 0 #define OCCAMY_SOC_PAD_3_SMT_3_BIT 1 #define OCCAMY_SOC_PAD_3_DRV_3_MASK 0x3 #define OCCAMY_SOC_PAD_3_DRV_3_OFFSET 2 #define OCCAMY_SOC_PAD_3_DRV_3_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_3_DRV_3_MASK, \\ .index = OCCAMY_SOC_PAD_3_DRV_3_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_4_REG_OFFSET 0x3c #define OCCAMY_SOC_PAD_4_SLW_4_BIT 0 #define OCCAMY_SOC_PAD_4_SMT_4_BIT 1 #define OCCAMY_SOC_PAD_4_DRV_4_MASK 0x3 #define OCCAMY_SOC_PAD_4_DRV_4_OFFSET 2 #define OCCAMY_SOC_PAD_4_DRV_4_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_4_DRV_4_MASK, \\ .index = OCCAMY_SOC_PAD_4_DRV_4_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_5_REG_OFFSET 0x40 #define OCCAMY_SOC_PAD_5_SLW_5_BIT 0 #define OCCAMY_SOC_PAD_5_SMT_5_BIT 1 #define OCCAMY_SOC_PAD_5_DRV_5_MASK 0x3 #define OCCAMY_SOC_PAD_5_DRV_5_OFFSET 2 #define OCCAMY_SOC_PAD_5_DRV_5_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_5_DRV_5_MASK, \\ .index = OCCAMY_SOC_PAD_5_DRV_5_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_6_REG_OFFSET 0x44 #define OCCAMY_SOC_PAD_6_SLW_6_BIT 0 #define OCCAMY_SOC_PAD_6_SMT_6_BIT 1 #define OCCAMY_SOC_PAD_6_DRV_6_MASK 0x3 #define OCCAMY_SOC_PAD_6_DRV_6_OFFSET 2 #define OCCAMY_SOC_PAD_6_DRV_6_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_6_DRV_6_MASK, \\ .index = OCCAMY_SOC_PAD_6_DRV_6_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_7_REG_OFFSET 0x48 #define OCCAMY_SOC_PAD_7_SLW_7_BIT 0 #define OCCAMY_SOC_PAD_7_SMT_7_BIT 1 #define OCCAMY_SOC_PAD_7_DRV_7_MASK 0x3 #define OCCAMY_SOC_PAD_7_DRV_7_OFFSET 2 #define OCCAMY_SOC_PAD_7_DRV_7_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_7_DRV_7_MASK, \\ .index = OCCAMY_SOC_PAD_7_DRV_7_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_8_REG_OFFSET 0x4c #define OCCAMY_SOC_PAD_8_SLW_8_BIT 0 #define OCCAMY_SOC_PAD_8_SMT_8_BIT 1 #define OCCAMY_SOC_PAD_8_DRV_8_MASK 0x3 #define OCCAMY_SOC_PAD_8_DRV_8_OFFSET 2 #define OCCAMY_SOC_PAD_8_DRV_8_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_8_DRV_8_MASK, \\ .index = OCCAMY_SOC_PAD_8_DRV_8_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_9_REG_OFFSET 0x50 #define OCCAMY_SOC_PAD_9_SLW_9_BIT 0 #define OCCAMY_SOC_PAD_9_SMT_9_BIT 1 #define OCCAMY_SOC_PAD_9_DRV_9_MASK 0x3 #define OCCAMY_SOC_PAD_9_DRV_9_OFFSET 2 #define OCCAMY_SOC_PAD_9_DRV_9_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_9_DRV_9_MASK, \\ .index = OCCAMY_SOC_PAD_9_DRV_9_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_10_REG_OFFSET 0x54 #define OCCAMY_SOC_PAD_10_SLW_10_BIT 0 #define OCCAMY_SOC_PAD_10_SMT_10_BIT 1 #define OCCAMY_SOC_PAD_10_DRV_10_MASK 0x3 #define OCCAMY_SOC_PAD_10_DRV_10_OFFSET 2 #define OCCAMY_SOC_PAD_10_DRV_10_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_10_DRV_10_MASK, \\ .index = OCCAMY_SOC_PAD_10_DRV_10_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_11_REG_OFFSET 0x58 #define OCCAMY_SOC_PAD_11_SLW_11_BIT 0 #define OCCAMY_SOC_PAD_11_SMT_11_BIT 1 #define OCCAMY_SOC_PAD_11_DRV_11_MASK 0x3 #define OCCAMY_SOC_PAD_11_DRV_11_OFFSET 2 #define OCCAMY_SOC_PAD_11_DRV_11_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_11_DRV_11_MASK, \\ .index = OCCAMY_SOC_PAD_11_DRV_11_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_12_REG_OFFSET 0x5c #define OCCAMY_SOC_PAD_12_SLW_12_BIT 0 #define OCCAMY_SOC_PAD_12_SMT_12_BIT 1 #define OCCAMY_SOC_PAD_12_DRV_12_MASK 0x3 #define OCCAMY_SOC_PAD_12_DRV_12_OFFSET 2 #define OCCAMY_SOC_PAD_12_DRV_12_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_12_DRV_12_MASK, \\ .index = OCCAMY_SOC_PAD_12_DRV_12_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_13_REG_OFFSET 0x60 #define OCCAMY_SOC_PAD_13_SLW_13_BIT 0 #define OCCAMY_SOC_PAD_13_SMT_13_BIT 1 #define OCCAMY_SOC_PAD_13_DRV_13_MASK 0x3 #define OCCAMY_SOC_PAD_13_DRV_13_OFFSET 2 #define OCCAMY_SOC_PAD_13_DRV_13_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_13_DRV_13_MASK, \\ .index = OCCAMY_SOC_PAD_13_DRV_13_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_14_REG_OFFSET 0x64 #define OCCAMY_SOC_PAD_14_SLW_14_BIT 0 #define OCCAMY_SOC_PAD_14_SMT_14_BIT 1 #define OCCAMY_SOC_PAD_14_DRV_14_MASK 0x3 #define OCCAMY_SOC_PAD_14_DRV_14_OFFSET 2 #define OCCAMY_SOC_PAD_14_DRV_14_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_14_DRV_14_MASK, \\ .index = OCCAMY_SOC_PAD_14_DRV_14_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_15_REG_OFFSET 0x68 #define OCCAMY_SOC_PAD_15_SLW_15_BIT 0 #define OCCAMY_SOC_PAD_15_SMT_15_BIT 1 #define OCCAMY_SOC_PAD_15_DRV_15_MASK 0x3 #define OCCAMY_SOC_PAD_15_DRV_15_OFFSET 2 #define OCCAMY_SOC_PAD_15_DRV_15_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_15_DRV_15_MASK, \\ .index = OCCAMY_SOC_PAD_15_DRV_15_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_16_REG_OFFSET 0x6c #define OCCAMY_SOC_PAD_16_SLW_16_BIT 0 #define OCCAMY_SOC_PAD_16_SMT_16_BIT 1 #define OCCAMY_SOC_PAD_16_DRV_16_MASK 0x3 #define OCCAMY_SOC_PAD_16_DRV_16_OFFSET 2 #define OCCAMY_SOC_PAD_16_DRV_16_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_16_DRV_16_MASK, \\ .index = OCCAMY_SOC_PAD_16_DRV_16_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_17_REG_OFFSET 0x70 #define OCCAMY_SOC_PAD_17_SLW_17_BIT 0 #define OCCAMY_SOC_PAD_17_SMT_17_BIT 1 #define OCCAMY_SOC_PAD_17_DRV_17_MASK 0x3 #define OCCAMY_SOC_PAD_17_DRV_17_OFFSET 2 #define OCCAMY_SOC_PAD_17_DRV_17_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_17_DRV_17_MASK, \\ .index = OCCAMY_SOC_PAD_17_DRV_17_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_18_REG_OFFSET 0x74 #define OCCAMY_SOC_PAD_18_SLW_18_BIT 0 #define OCCAMY_SOC_PAD_18_SMT_18_BIT 1 #define OCCAMY_SOC_PAD_18_DRV_18_MASK 0x3 #define OCCAMY_SOC_PAD_18_DRV_18_OFFSET 2 #define OCCAMY_SOC_PAD_18_DRV_18_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_18_DRV_18_MASK, \\ .index = OCCAMY_SOC_PAD_18_DRV_18_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_19_REG_OFFSET 0x78 #define OCCAMY_SOC_PAD_19_SLW_19_BIT 0 #define OCCAMY_SOC_PAD_19_SMT_19_BIT 1 #define OCCAMY_SOC_PAD_19_DRV_19_MASK 0x3 #define OCCAMY_SOC_PAD_19_DRV_19_OFFSET 2 #define OCCAMY_SOC_PAD_19_DRV_19_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_19_DRV_19_MASK, \\ .index = OCCAMY_SOC_PAD_19_DRV_19_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_20_REG_OFFSET 0x7c #define OCCAMY_SOC_PAD_20_SLW_20_BIT 0 #define OCCAMY_SOC_PAD_20_SMT_20_BIT 1 #define OCCAMY_SOC_PAD_20_DRV_20_MASK 0x3 #define OCCAMY_SOC_PAD_20_DRV_20_OFFSET 2 #define OCCAMY_SOC_PAD_20_DRV_20_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_20_DRV_20_MASK, \\ .index = OCCAMY_SOC_PAD_20_DRV_20_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_21_REG_OFFSET 0x80 #define OCCAMY_SOC_PAD_21_SLW_21_BIT 0 #define OCCAMY_SOC_PAD_21_SMT_21_BIT 1 #define OCCAMY_SOC_PAD_21_DRV_21_MASK 0x3 #define OCCAMY_SOC_PAD_21_DRV_21_OFFSET 2 #define OCCAMY_SOC_PAD_21_DRV_21_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_21_DRV_21_MASK, \\ .index = OCCAMY_SOC_PAD_21_DRV_21_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_22_REG_OFFSET 0x84 #define OCCAMY_SOC_PAD_22_SLW_22_BIT 0 #define OCCAMY_SOC_PAD_22_SMT_22_BIT 1 #define OCCAMY_SOC_PAD_22_DRV_22_MASK 0x3 #define OCCAMY_SOC_PAD_22_DRV_22_OFFSET 2 #define OCCAMY_SOC_PAD_22_DRV_22_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_22_DRV_22_MASK, \\ .index = OCCAMY_SOC_PAD_22_DRV_22_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_23_REG_OFFSET 0x88 #define OCCAMY_SOC_PAD_23_SLW_23_BIT 0 #define OCCAMY_SOC_PAD_23_SMT_23_BIT 1 #define OCCAMY_SOC_PAD_23_DRV_23_MASK 0x3 #define OCCAMY_SOC_PAD_23_DRV_23_OFFSET 2 #define OCCAMY_SOC_PAD_23_DRV_23_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_23_DRV_23_MASK, \\ .index = OCCAMY_SOC_PAD_23_DRV_23_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_24_REG_OFFSET 0x8c #define OCCAMY_SOC_PAD_24_SLW_24_BIT 0 #define OCCAMY_SOC_PAD_24_SMT_24_BIT 1 #define OCCAMY_SOC_PAD_24_DRV_24_MASK 0x3 #define OCCAMY_SOC_PAD_24_DRV_24_OFFSET 2 #define OCCAMY_SOC_PAD_24_DRV_24_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_24_DRV_24_MASK, \\ .index = OCCAMY_SOC_PAD_24_DRV_24_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_25_REG_OFFSET 0x90 #define OCCAMY_SOC_PAD_25_SLW_25_BIT 0 #define OCCAMY_SOC_PAD_25_SMT_25_BIT 1 #define OCCAMY_SOC_PAD_25_DRV_25_MASK 0x3 #define OCCAMY_SOC_PAD_25_DRV_25_OFFSET 2 #define OCCAMY_SOC_PAD_25_DRV_25_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_25_DRV_25_MASK, \\ .index = OCCAMY_SOC_PAD_25_DRV_25_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_26_REG_OFFSET 0x94 #define OCCAMY_SOC_PAD_26_SLW_26_BIT 0 #define OCCAMY_SOC_PAD_26_SMT_26_BIT 1 #define OCCAMY_SOC_PAD_26_DRV_26_MASK 0x3 #define OCCAMY_SOC_PAD_26_DRV_26_OFFSET 2 #define OCCAMY_SOC_PAD_26_DRV_26_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_26_DRV_26_MASK, \\ .index = OCCAMY_SOC_PAD_26_DRV_26_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_27_REG_OFFSET 0x98 #define OCCAMY_SOC_PAD_27_SLW_27_BIT 0 #define OCCAMY_SOC_PAD_27_SMT_27_BIT 1 #define OCCAMY_SOC_PAD_27_DRV_27_MASK 0x3 #define OCCAMY_SOC_PAD_27_DRV_27_OFFSET 2 #define OCCAMY_SOC_PAD_27_DRV_27_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_27_DRV_27_MASK, \\ .index = OCCAMY_SOC_PAD_27_DRV_27_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_28_REG_OFFSET 0x9c #define OCCAMY_SOC_PAD_28_SLW_28_BIT 0 #define OCCAMY_SOC_PAD_28_SMT_28_BIT 1 #define OCCAMY_SOC_PAD_28_DRV_28_MASK 0x3 #define OCCAMY_SOC_PAD_28_DRV_28_OFFSET 2 #define OCCAMY_SOC_PAD_28_DRV_28_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_28_DRV_28_MASK, \\ .index = OCCAMY_SOC_PAD_28_DRV_28_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_29_REG_OFFSET 0xa0 #define OCCAMY_SOC_PAD_29_SLW_29_BIT 0 #define OCCAMY_SOC_PAD_29_SMT_29_BIT 1 #define OCCAMY_SOC_PAD_29_DRV_29_MASK 0x3 #define OCCAMY_SOC_PAD_29_DRV_29_OFFSET 2 #define OCCAMY_SOC_PAD_29_DRV_29_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_29_DRV_29_MASK, \\ .index = OCCAMY_SOC_PAD_29_DRV_29_OFFSET}) // GPIO pad configuration. #define OCCAMY_SOC_PAD_30_REG_OFFSET 0xa4 #define OCCAMY_SOC_PAD_30_SLW_30_BIT 0 #define OCCAMY_SOC_PAD_30_SMT_30_BIT 1 #define OCCAMY_SOC_PAD_30_DRV_30_MASK 0x3 #define OCCAMY_SOC_PAD_30_DRV_30_OFFSET 2 #define OCCAMY_SOC_PAD_30_DRV_30_FIELD \\ ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_30_DRV_30_MASK, \\ .index = OCCAMY_SOC_PAD_30_DRV_30_OFFSET}) #ifdef __cplusplus } // extern \"C\" #endif #endif // _OCCAMY_SOC_REG_DEFS_ // End generated register defines for occamy_SoC Updated on 2022-05-17 at 12:28:58 +0000","title":"Source code"},{"location":"runtime/Files/omp_8h/","text":"snRuntime/include/omp.h Classes Name struct omp_team_t struct omp_t struct omp_prof_t Functions Name void omp_init (void ) unsigned snrt_omp_bootstrap (uint32_t core_idx) void partialParallelRegion (int32_t argc, void * data, void( )(void , uint32_t) fn, int num_threads) void omp_print_prof (void ) omp_t * omp_getData () omp_team_t * omp_get_team ( omp_t * _this) unsigned omp_get_thread_num (void ) void attribute ((always_inline) ) eu_run_empty ( snrt_cluster_core_idx () ) Attributes Name omp_prof_t * omp_prof __thread omp_t volatile * omp_p void void * data void void void(* fn void void void(*) in num_threads Defines Name OPENMP_PROFILE OMP_PROF (X) OMP_PRINTF (d, ...) _OMP_T _OMP_TEAM_T Functions Documentation function omp_init void omp_init ( void ) function snrt_omp_bootstrap unsigned snrt_omp_bootstrap ( uint32_t core_idx ) function partialParallelRegion void partialParallelRegion ( int32_t argc , void * data , void ( * )( void * , uint32_t ) fn , int num_threads ) function omp_print_prof void omp_print_prof ( void ) function omp_getData static inline omp_t * omp_getData () function omp_get_team static inline omp_team_t * omp_get_team ( omp_t * _this ) function omp_get_thread_num static inline unsigned omp_get_thread_num ( void ) function attribute static inline void __attribute__ ( ( always_inline ) ) function eu_run_empty eu_run_empty ( snrt_cluster_core_idx () ) Attributes Documentation variable omp_prof omp_prof_t * omp_prof ; variable omp_p __thread omp_t volatile * omp_p ; variable data void void * data ; variable fn void void void ( * fn ; variable num_threads void void void ( * ) in num_threads { ( void ) eu_dispatch_push ( fn , argc , data , num_threads ); Macros Documentation define OPENMP_PROFILE #define OPENMP_PROFILE define OMP_PROF #define OMP_PROF( X ) do { \\ { X ; } \\ } while ( 0 ) define OMP_PRINTF #define OMP_PRINTF( d , ... ) define _OMP_T #define _OMP_T omp_t define _OMP_TEAM_T #define _OMP_TEAM_T omp_team_t Source code // Copyright 2021 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #pragma once #include <stdint.h> #include \"eu.h\" #include \"kmp.h\" #include \"snrt.h\" //================================================================================ // debug //================================================================================ #define OPENMP_PROFILE #ifdef OPENMP_PROFILE #define OMP_PROF(X) \\ do { \\ { X; } \\ } while (0) #else #define OMP_PROF(X) \\ do { \\ } while (0) #endif #ifdef OMP_DEBUG_LEVEL #include \"encoding.h\" #include \"printf.h\" #define _OMP_PRINTF(...) \\ if (1) { \\ printf(\"[omp] \"__VA_ARGS__); \\ } #define OMP_PRINTF(d, ...) \\ if (OMP_DEBUG_LEVEL >= d) { \\ _OMP_PRINTF(__VA_ARGS__); \\ } #else #define OMP_PRINTF(d, ...) #endif //================================================================================ // Macros //================================================================================ #ifdef OMPSTATIC_NUMTHREADS #define _OMP_T const omp_t #define _OMP_TEAM_T const omp_team_t #else #define _OMP_T omp_t #define _OMP_TEAM_T omp_team_t #endif //================================================================================ // types //================================================================================ typedef struct { char nbThreads ; #ifndef OMPSTATIC_NUMTHREADS int loop_epoch ; int loop_start ; int loop_end ; int loop_incr ; int loop_chunk ; int loop_is_setup ; int core_epoch [ 16 ]; // for dynamic scheduling #endif } omp_team_t ; typedef struct { #ifndef OMPSTATIC_NUMTHREADS omp_team_t plainTeam ; int numThreads ; int maxThreads ; #else const omp_team_t plainTeam ; const int numThreads ; const int maxThreads ; #endif struct snrt_barrier * kmpc_barrier ; _kmp_ptr32 * kmpc_args ; } omp_t ; #ifdef OPENMP_PROFILE typedef struct { uint32_t fork_oh ; } omp_prof_t ; extern omp_prof_t * omp_prof ; #endif #ifndef OMPSTATIC_NUMTHREADS extern __thread omp_t volatile * omp_p ; #else extern omp_t omp_p ; #endif //================================================================================ // exported //================================================================================ void omp_init ( void ); unsigned snrt_omp_bootstrap ( uint32_t core_idx ); void partialParallelRegion ( int32_t argc , void * data , void ( * fn )( void * , uint32_t ), int num_threads ); #ifdef OPENMP_PROFILE void omp_print_prof ( void ); extern omp_prof_t * omp_prof ; #endif //================================================================================ // inlines //================================================================================ #ifndef OMPSTATIC_NUMTHREADS static inline omp_t * omp_getData () { return omp_p ; } static inline omp_team_t * omp_get_team ( omp_t * _this ) { return & _this -> plainTeam ; } #else static inline const omp_t * omp_getData () { return & omp_p ; } static inline const omp_team_t * omp_get_team ( const omp_t * _this ) { return & _this -> plainTeam ; } #endif static inline unsigned omp_get_thread_num ( void ) { return snrt_cluster_core_idx (); } static inline void __attribute__ (( always_inline )) parallelRegionExec ( int32_t argc , void * data , void ( * fn )( void * , uint32_t ), int num_threads ) { // Now that the team is ready, wake up slaves ( void ) eu_dispatch_push ( fn , argc , data , num_threads ); eu_run_empty ( snrt_cluster_core_idx ()); } static inline void __attribute__ (( always_inline )) parallelRegion ( int32_t argc , void * data , void ( * fn )( void * , uint32_t ), int num_threads ) { partialParallelRegion ( argc , data , fn , num_threads ); } Updated on 2022-05-17 at 12:28:58 +0000","title":"snRuntime/include/omp.h"},{"location":"runtime/Files/omp_8h/#snruntimeincludeomph","text":"","title":"snRuntime/include/omp.h"},{"location":"runtime/Files/omp_8h/#classes","text":"Name struct omp_team_t struct omp_t struct omp_prof_t","title":"Classes"},{"location":"runtime/Files/omp_8h/#functions","text":"Name void omp_init (void ) unsigned snrt_omp_bootstrap (uint32_t core_idx) void partialParallelRegion (int32_t argc, void * data, void( )(void , uint32_t) fn, int num_threads) void omp_print_prof (void ) omp_t * omp_getData () omp_team_t * omp_get_team ( omp_t * _this) unsigned omp_get_thread_num (void ) void attribute ((always_inline) ) eu_run_empty ( snrt_cluster_core_idx () )","title":"Functions"},{"location":"runtime/Files/omp_8h/#attributes","text":"Name omp_prof_t * omp_prof __thread omp_t volatile * omp_p void void * data void void void(* fn void void void(*) in num_threads","title":"Attributes"},{"location":"runtime/Files/omp_8h/#defines","text":"Name OPENMP_PROFILE OMP_PROF (X) OMP_PRINTF (d, ...) _OMP_T _OMP_TEAM_T","title":"Defines"},{"location":"runtime/Files/omp_8h/#functions-documentation","text":"","title":"Functions Documentation"},{"location":"runtime/Files/omp_8h/#function-omp_init","text":"void omp_init ( void )","title":"function omp_init"},{"location":"runtime/Files/omp_8h/#function-snrt_omp_bootstrap","text":"unsigned snrt_omp_bootstrap ( uint32_t core_idx )","title":"function snrt_omp_bootstrap"},{"location":"runtime/Files/omp_8h/#function-partialparallelregion","text":"void partialParallelRegion ( int32_t argc , void * data , void ( * )( void * , uint32_t ) fn , int num_threads )","title":"function partialParallelRegion"},{"location":"runtime/Files/omp_8h/#function-omp_print_prof","text":"void omp_print_prof ( void )","title":"function omp_print_prof"},{"location":"runtime/Files/omp_8h/#function-omp_getdata","text":"static inline omp_t * omp_getData ()","title":"function omp_getData"},{"location":"runtime/Files/omp_8h/#function-omp_get_team","text":"static inline omp_team_t * omp_get_team ( omp_t * _this )","title":"function omp_get_team"},{"location":"runtime/Files/omp_8h/#function-omp_get_thread_num","text":"static inline unsigned omp_get_thread_num ( void )","title":"function omp_get_thread_num"},{"location":"runtime/Files/omp_8h/#function-attribute","text":"static inline void __attribute__ ( ( always_inline ) )","title":"function attribute"},{"location":"runtime/Files/omp_8h/#function-eu_run_empty","text":"eu_run_empty ( snrt_cluster_core_idx () )","title":"function eu_run_empty"},{"location":"runtime/Files/omp_8h/#attributes-documentation","text":"","title":"Attributes Documentation"},{"location":"runtime/Files/omp_8h/#variable-omp_prof","text":"omp_prof_t * omp_prof ;","title":"variable omp_prof"},{"location":"runtime/Files/omp_8h/#variable-omp_p","text":"__thread omp_t volatile * omp_p ;","title":"variable omp_p"},{"location":"runtime/Files/omp_8h/#variable-data","text":"void void * data ;","title":"variable data"},{"location":"runtime/Files/omp_8h/#variable-fn","text":"void void void ( * fn ;","title":"variable fn"},{"location":"runtime/Files/omp_8h/#variable-num_threads","text":"void void void ( * ) in num_threads { ( void ) eu_dispatch_push ( fn , argc , data , num_threads );","title":"variable num_threads"},{"location":"runtime/Files/omp_8h/#macros-documentation","text":"","title":"Macros Documentation"},{"location":"runtime/Files/omp_8h/#define-openmp_profile","text":"#define OPENMP_PROFILE","title":"define OPENMP_PROFILE"},{"location":"runtime/Files/omp_8h/#define-omp_prof","text":"#define OMP_PROF( X ) do { \\ { X ; } \\ } while ( 0 )","title":"define OMP_PROF"},{"location":"runtime/Files/omp_8h/#define-omp_printf","text":"#define OMP_PRINTF( d , ... )","title":"define OMP_PRINTF"},{"location":"runtime/Files/omp_8h/#define-_omp_t","text":"#define _OMP_T omp_t","title":"define _OMP_T"},{"location":"runtime/Files/omp_8h/#define-_omp_team_t","text":"#define _OMP_TEAM_T omp_team_t","title":"define _OMP_TEAM_T"},{"location":"runtime/Files/omp_8h/#source-code","text":"// Copyright 2021 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #pragma once #include <stdint.h> #include \"eu.h\" #include \"kmp.h\" #include \"snrt.h\" //================================================================================ // debug //================================================================================ #define OPENMP_PROFILE #ifdef OPENMP_PROFILE #define OMP_PROF(X) \\ do { \\ { X; } \\ } while (0) #else #define OMP_PROF(X) \\ do { \\ } while (0) #endif #ifdef OMP_DEBUG_LEVEL #include \"encoding.h\" #include \"printf.h\" #define _OMP_PRINTF(...) \\ if (1) { \\ printf(\"[omp] \"__VA_ARGS__); \\ } #define OMP_PRINTF(d, ...) \\ if (OMP_DEBUG_LEVEL >= d) { \\ _OMP_PRINTF(__VA_ARGS__); \\ } #else #define OMP_PRINTF(d, ...) #endif //================================================================================ // Macros //================================================================================ #ifdef OMPSTATIC_NUMTHREADS #define _OMP_T const omp_t #define _OMP_TEAM_T const omp_team_t #else #define _OMP_T omp_t #define _OMP_TEAM_T omp_team_t #endif //================================================================================ // types //================================================================================ typedef struct { char nbThreads ; #ifndef OMPSTATIC_NUMTHREADS int loop_epoch ; int loop_start ; int loop_end ; int loop_incr ; int loop_chunk ; int loop_is_setup ; int core_epoch [ 16 ]; // for dynamic scheduling #endif } omp_team_t ; typedef struct { #ifndef OMPSTATIC_NUMTHREADS omp_team_t plainTeam ; int numThreads ; int maxThreads ; #else const omp_team_t plainTeam ; const int numThreads ; const int maxThreads ; #endif struct snrt_barrier * kmpc_barrier ; _kmp_ptr32 * kmpc_args ; } omp_t ; #ifdef OPENMP_PROFILE typedef struct { uint32_t fork_oh ; } omp_prof_t ; extern omp_prof_t * omp_prof ; #endif #ifndef OMPSTATIC_NUMTHREADS extern __thread omp_t volatile * omp_p ; #else extern omp_t omp_p ; #endif //================================================================================ // exported //================================================================================ void omp_init ( void ); unsigned snrt_omp_bootstrap ( uint32_t core_idx ); void partialParallelRegion ( int32_t argc , void * data , void ( * fn )( void * , uint32_t ), int num_threads ); #ifdef OPENMP_PROFILE void omp_print_prof ( void ); extern omp_prof_t * omp_prof ; #endif //================================================================================ // inlines //================================================================================ #ifndef OMPSTATIC_NUMTHREADS static inline omp_t * omp_getData () { return omp_p ; } static inline omp_team_t * omp_get_team ( omp_t * _this ) { return & _this -> plainTeam ; } #else static inline const omp_t * omp_getData () { return & omp_p ; } static inline const omp_team_t * omp_get_team ( const omp_t * _this ) { return & _this -> plainTeam ; } #endif static inline unsigned omp_get_thread_num ( void ) { return snrt_cluster_core_idx (); } static inline void __attribute__ (( always_inline )) parallelRegionExec ( int32_t argc , void * data , void ( * fn )( void * , uint32_t ), int num_threads ) { // Now that the team is ready, wake up slaves ( void ) eu_dispatch_push ( fn , argc , data , num_threads ); eu_run_empty ( snrt_cluster_core_idx ()); } static inline void __attribute__ (( always_inline )) parallelRegion ( int32_t argc , void * data , void ( * fn )( void * , uint32_t ), int num_threads ) { partialParallelRegion ( argc , data , fn , num_threads ); } Updated on 2022-05-17 at 12:28:58 +0000","title":"Source code"},{"location":"runtime/Files/perf__cnt_8h/","text":"snRuntime/include/perf_cnt.h Classes Name union perf_reg32_t struct perf_reg_t Types Name enum snrt_perf_cnt { SNRT_PERF_CNT0, SNRT_PERF_CNT1, SNRT_PERF_CNT2, SNRT_PERF_CNT3, SNRT_PERF_CNT4, SNRT_PERF_CNT5, SNRT_PERF_CNT6, SNRT_PERF_CNT7, SNRT_PERF_CNT8, SNRT_PERF_CNT9, SNRT_PERF_CNT10, SNRT_PERF_CNT11, SNRT_PERF_CNT12, SNRT_PERF_CNT13, SNRT_PERF_CNT14, SNRT_PERF_CNT15, SNRT_PERF_N_CNT} Different perf counters. enum snrt_perf_cnt_type { SNRT_PERF_CNT_CYCLES, SNRT_PERF_CNT_TCDM_ACCESSED, SNRT_PERF_CNT_TCDM_CONGESTED, SNRT_PERF_CNT_ISSUE_FPU, SNRT_PERF_CNT_ISSUE_FPU_SEQ, SNRT_PERF_CNT_ISSUE_CORE_TO_FPU, SNRT_PERF_CNT_RETIRED_INSTR, SNRT_PERF_CNT_RETIRED_LOAD, SNRT_PERF_CNT_RETIRED_I, SNRT_PERF_CNT_RETIRED_ACC, SNRT_PERF_CNT_DMA_AW_STALL, SNRT_PERF_CNT_DMA_AR_STALL, SNRT_PERF_CNT_DMA_R_STALL, SNRT_PERF_CNT_DMA_W_STALL, SNRT_PERF_CNT_DMA_BUF_W_STALL, SNRT_PERF_CNT_DMA_BUF_R_STALL, SNRT_PERF_CNT_DMA_AW_DONE, SNRT_PERF_CNT_DMA_AW_BW, SNRT_PERF_CNT_DMA_AR_DONE, SNRT_PERF_CNT_DMA_AR_BW, SNRT_PERF_CNT_DMA_R_DONE, SNRT_PERF_CNT_DMA_R_BW, SNRT_PERF_CNT_DMA_W_DONE, SNRT_PERF_CNT_DMA_W_BW, SNRT_PERF_CNT_DMA_B_DONE, SNRT_PERF_CNT_DMA_BUSY, SNRT_PERF_CNT_ICACHE_MISS, SNRT_PERF_CNT_ICACHE_HIT, SNRT_PERF_CNT_ICACHE_PREFETCH, SNRT_PERF_CNT_ICACHE_DOUBLE_HIT, SNRT_PERF_CNT_ICACHE_STALL} Different types of performance counters. Functions Name void snrt_start_perf_counter (enum snrt_perf_cnt perf_cnt, enum snrt_perf_cnt_type perf_cnt_type, uint32_t hart_id) void snrt_stop_perf_counter (enum snrt_perf_cnt perf_cnt) void snrt_reset_perf_counter (enum snrt_perf_cnt) uint32_t snrt_get_perf_counter (enum snrt_perf_cnt perf_cnt) Types Documentation enum snrt_perf_cnt Enumerator Value Description SNRT_PERF_CNT0 SNRT_PERF_CNT1 SNRT_PERF_CNT2 SNRT_PERF_CNT3 SNRT_PERF_CNT4 SNRT_PERF_CNT5 SNRT_PERF_CNT6 SNRT_PERF_CNT7 SNRT_PERF_CNT8 SNRT_PERF_CNT9 SNRT_PERF_CNT10 SNRT_PERF_CNT11 SNRT_PERF_CNT12 SNRT_PERF_CNT13 SNRT_PERF_CNT14 SNRT_PERF_CNT15 SNRT_PERF_N_CNT Different perf counters. enum snrt_perf_cnt_type Enumerator Value Description SNRT_PERF_CNT_CYCLES SNRT_PERF_CNT_TCDM_ACCESSED SNRT_PERF_CNT_TCDM_CONGESTED SNRT_PERF_CNT_ISSUE_FPU SNRT_PERF_CNT_ISSUE_FPU_SEQ SNRT_PERF_CNT_ISSUE_CORE_TO_FPU SNRT_PERF_CNT_RETIRED_INSTR SNRT_PERF_CNT_RETIRED_LOAD SNRT_PERF_CNT_RETIRED_I SNRT_PERF_CNT_RETIRED_ACC SNRT_PERF_CNT_DMA_AW_STALL SNRT_PERF_CNT_DMA_AR_STALL SNRT_PERF_CNT_DMA_R_STALL SNRT_PERF_CNT_DMA_W_STALL SNRT_PERF_CNT_DMA_BUF_W_STALL SNRT_PERF_CNT_DMA_BUF_R_STALL SNRT_PERF_CNT_DMA_AW_DONE SNRT_PERF_CNT_DMA_AW_BW SNRT_PERF_CNT_DMA_AR_DONE SNRT_PERF_CNT_DMA_AR_BW SNRT_PERF_CNT_DMA_R_DONE SNRT_PERF_CNT_DMA_R_BW SNRT_PERF_CNT_DMA_W_DONE SNRT_PERF_CNT_DMA_W_BW SNRT_PERF_CNT_DMA_B_DONE SNRT_PERF_CNT_DMA_BUSY SNRT_PERF_CNT_ICACHE_MISS SNRT_PERF_CNT_ICACHE_HIT SNRT_PERF_CNT_ICACHE_PREFETCH SNRT_PERF_CNT_ICACHE_DOUBLE_HIT SNRT_PERF_CNT_ICACHE_STALL Different types of performance counters. Functions Documentation function snrt_start_perf_counter void snrt_start_perf_counter ( enum snrt_perf_cnt perf_cnt , enum snrt_perf_cnt_type perf_cnt_type , uint32_t hart_id ) function snrt_stop_perf_counter void snrt_stop_perf_counter ( enum snrt_perf_cnt perf_cnt ) function snrt_reset_perf_counter void snrt_reset_perf_counter ( enum snrt_perf_cnt ) function snrt_get_perf_counter uint32_t snrt_get_perf_counter ( enum snrt_perf_cnt perf_cnt ) Source code // Copyright 2020 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #pragma once #include \"snrt.h\" // Must match with `snitch_cluster_peripheral` enum snrt_perf_cnt { SNRT_PERF_CNT0 , SNRT_PERF_CNT1 , SNRT_PERF_CNT2 , SNRT_PERF_CNT3 , SNRT_PERF_CNT4 , SNRT_PERF_CNT5 , SNRT_PERF_CNT6 , SNRT_PERF_CNT7 , SNRT_PERF_CNT8 , SNRT_PERF_CNT9 , SNRT_PERF_CNT10 , SNRT_PERF_CNT11 , SNRT_PERF_CNT12 , SNRT_PERF_CNT13 , SNRT_PERF_CNT14 , SNRT_PERF_CNT15 , SNRT_PERF_N_CNT , }; enum snrt_perf_cnt_type { SNRT_PERF_CNT_CYCLES , SNRT_PERF_CNT_TCDM_ACCESSED , SNRT_PERF_CNT_TCDM_CONGESTED , SNRT_PERF_CNT_ISSUE_FPU , SNRT_PERF_CNT_ISSUE_FPU_SEQ , SNRT_PERF_CNT_ISSUE_CORE_TO_FPU , SNRT_PERF_CNT_RETIRED_INSTR , SNRT_PERF_CNT_RETIRED_LOAD , SNRT_PERF_CNT_RETIRED_I , SNRT_PERF_CNT_RETIRED_ACC , SNRT_PERF_CNT_DMA_AW_STALL , SNRT_PERF_CNT_DMA_AR_STALL , SNRT_PERF_CNT_DMA_R_STALL , SNRT_PERF_CNT_DMA_W_STALL , SNRT_PERF_CNT_DMA_BUF_W_STALL , SNRT_PERF_CNT_DMA_BUF_R_STALL , SNRT_PERF_CNT_DMA_AW_DONE , SNRT_PERF_CNT_DMA_AW_BW , SNRT_PERF_CNT_DMA_AR_DONE , SNRT_PERF_CNT_DMA_AR_BW , SNRT_PERF_CNT_DMA_R_DONE , SNRT_PERF_CNT_DMA_R_BW , SNRT_PERF_CNT_DMA_W_DONE , SNRT_PERF_CNT_DMA_W_BW , SNRT_PERF_CNT_DMA_B_DONE , SNRT_PERF_CNT_DMA_BUSY , SNRT_PERF_CNT_ICACHE_MISS , SNRT_PERF_CNT_ICACHE_HIT , SNRT_PERF_CNT_ICACHE_PREFETCH , SNRT_PERF_CNT_ICACHE_DOUBLE_HIT , SNRT_PERF_CNT_ICACHE_STALL , }; typedef union { uint32_t value __attribute__ (( aligned ( 8 ))); } perf_reg32_t ; typedef struct { volatile perf_reg32_t enable [ SNRT_PERF_N_CNT ]; volatile perf_reg32_t hart_select [ SNRT_PERF_N_CNT ]; volatile perf_reg32_t perf_counter [ SNRT_PERF_N_CNT ]; } perf_reg_t ; void snrt_start_perf_counter ( enum snrt_perf_cnt perf_cnt , enum snrt_perf_cnt_type perf_cnt_type , uint32_t hart_id ); void snrt_stop_perf_counter ( enum snrt_perf_cnt perf_cnt ); void snrt_reset_perf_counter ( enum snrt_perf_cnt ); uint32_t snrt_get_perf_counter ( enum snrt_perf_cnt perf_cnt ); Updated on 2022-05-17 at 12:28:58 +0000","title":"snRuntime/include/perf_cnt.h"},{"location":"runtime/Files/perf__cnt_8h/#snruntimeincludeperf_cnth","text":"","title":"snRuntime/include/perf_cnt.h"},{"location":"runtime/Files/perf__cnt_8h/#classes","text":"Name union perf_reg32_t struct perf_reg_t","title":"Classes"},{"location":"runtime/Files/perf__cnt_8h/#types","text":"Name enum snrt_perf_cnt { SNRT_PERF_CNT0, SNRT_PERF_CNT1, SNRT_PERF_CNT2, SNRT_PERF_CNT3, SNRT_PERF_CNT4, SNRT_PERF_CNT5, SNRT_PERF_CNT6, SNRT_PERF_CNT7, SNRT_PERF_CNT8, SNRT_PERF_CNT9, SNRT_PERF_CNT10, SNRT_PERF_CNT11, SNRT_PERF_CNT12, SNRT_PERF_CNT13, SNRT_PERF_CNT14, SNRT_PERF_CNT15, SNRT_PERF_N_CNT} Different perf counters. enum snrt_perf_cnt_type { SNRT_PERF_CNT_CYCLES, SNRT_PERF_CNT_TCDM_ACCESSED, SNRT_PERF_CNT_TCDM_CONGESTED, SNRT_PERF_CNT_ISSUE_FPU, SNRT_PERF_CNT_ISSUE_FPU_SEQ, SNRT_PERF_CNT_ISSUE_CORE_TO_FPU, SNRT_PERF_CNT_RETIRED_INSTR, SNRT_PERF_CNT_RETIRED_LOAD, SNRT_PERF_CNT_RETIRED_I, SNRT_PERF_CNT_RETIRED_ACC, SNRT_PERF_CNT_DMA_AW_STALL, SNRT_PERF_CNT_DMA_AR_STALL, SNRT_PERF_CNT_DMA_R_STALL, SNRT_PERF_CNT_DMA_W_STALL, SNRT_PERF_CNT_DMA_BUF_W_STALL, SNRT_PERF_CNT_DMA_BUF_R_STALL, SNRT_PERF_CNT_DMA_AW_DONE, SNRT_PERF_CNT_DMA_AW_BW, SNRT_PERF_CNT_DMA_AR_DONE, SNRT_PERF_CNT_DMA_AR_BW, SNRT_PERF_CNT_DMA_R_DONE, SNRT_PERF_CNT_DMA_R_BW, SNRT_PERF_CNT_DMA_W_DONE, SNRT_PERF_CNT_DMA_W_BW, SNRT_PERF_CNT_DMA_B_DONE, SNRT_PERF_CNT_DMA_BUSY, SNRT_PERF_CNT_ICACHE_MISS, SNRT_PERF_CNT_ICACHE_HIT, SNRT_PERF_CNT_ICACHE_PREFETCH, SNRT_PERF_CNT_ICACHE_DOUBLE_HIT, SNRT_PERF_CNT_ICACHE_STALL} Different types of performance counters.","title":"Types"},{"location":"runtime/Files/perf__cnt_8h/#functions","text":"Name void snrt_start_perf_counter (enum snrt_perf_cnt perf_cnt, enum snrt_perf_cnt_type perf_cnt_type, uint32_t hart_id) void snrt_stop_perf_counter (enum snrt_perf_cnt perf_cnt) void snrt_reset_perf_counter (enum snrt_perf_cnt) uint32_t snrt_get_perf_counter (enum snrt_perf_cnt perf_cnt)","title":"Functions"},{"location":"runtime/Files/perf__cnt_8h/#types-documentation","text":"","title":"Types Documentation"},{"location":"runtime/Files/perf__cnt_8h/#enum-snrt_perf_cnt","text":"Enumerator Value Description SNRT_PERF_CNT0 SNRT_PERF_CNT1 SNRT_PERF_CNT2 SNRT_PERF_CNT3 SNRT_PERF_CNT4 SNRT_PERF_CNT5 SNRT_PERF_CNT6 SNRT_PERF_CNT7 SNRT_PERF_CNT8 SNRT_PERF_CNT9 SNRT_PERF_CNT10 SNRT_PERF_CNT11 SNRT_PERF_CNT12 SNRT_PERF_CNT13 SNRT_PERF_CNT14 SNRT_PERF_CNT15 SNRT_PERF_N_CNT Different perf counters.","title":"enum snrt_perf_cnt"},{"location":"runtime/Files/perf__cnt_8h/#enum-snrt_perf_cnt_type","text":"Enumerator Value Description SNRT_PERF_CNT_CYCLES SNRT_PERF_CNT_TCDM_ACCESSED SNRT_PERF_CNT_TCDM_CONGESTED SNRT_PERF_CNT_ISSUE_FPU SNRT_PERF_CNT_ISSUE_FPU_SEQ SNRT_PERF_CNT_ISSUE_CORE_TO_FPU SNRT_PERF_CNT_RETIRED_INSTR SNRT_PERF_CNT_RETIRED_LOAD SNRT_PERF_CNT_RETIRED_I SNRT_PERF_CNT_RETIRED_ACC SNRT_PERF_CNT_DMA_AW_STALL SNRT_PERF_CNT_DMA_AR_STALL SNRT_PERF_CNT_DMA_R_STALL SNRT_PERF_CNT_DMA_W_STALL SNRT_PERF_CNT_DMA_BUF_W_STALL SNRT_PERF_CNT_DMA_BUF_R_STALL SNRT_PERF_CNT_DMA_AW_DONE SNRT_PERF_CNT_DMA_AW_BW SNRT_PERF_CNT_DMA_AR_DONE SNRT_PERF_CNT_DMA_AR_BW SNRT_PERF_CNT_DMA_R_DONE SNRT_PERF_CNT_DMA_R_BW SNRT_PERF_CNT_DMA_W_DONE SNRT_PERF_CNT_DMA_W_BW SNRT_PERF_CNT_DMA_B_DONE SNRT_PERF_CNT_DMA_BUSY SNRT_PERF_CNT_ICACHE_MISS SNRT_PERF_CNT_ICACHE_HIT SNRT_PERF_CNT_ICACHE_PREFETCH SNRT_PERF_CNT_ICACHE_DOUBLE_HIT SNRT_PERF_CNT_ICACHE_STALL Different types of performance counters.","title":"enum snrt_perf_cnt_type"},{"location":"runtime/Files/perf__cnt_8h/#functions-documentation","text":"","title":"Functions Documentation"},{"location":"runtime/Files/perf__cnt_8h/#function-snrt_start_perf_counter","text":"void snrt_start_perf_counter ( enum snrt_perf_cnt perf_cnt , enum snrt_perf_cnt_type perf_cnt_type , uint32_t hart_id )","title":"function snrt_start_perf_counter"},{"location":"runtime/Files/perf__cnt_8h/#function-snrt_stop_perf_counter","text":"void snrt_stop_perf_counter ( enum snrt_perf_cnt perf_cnt )","title":"function snrt_stop_perf_counter"},{"location":"runtime/Files/perf__cnt_8h/#function-snrt_reset_perf_counter","text":"void snrt_reset_perf_counter ( enum snrt_perf_cnt )","title":"function snrt_reset_perf_counter"},{"location":"runtime/Files/perf__cnt_8h/#function-snrt_get_perf_counter","text":"uint32_t snrt_get_perf_counter ( enum snrt_perf_cnt perf_cnt )","title":"function snrt_get_perf_counter"},{"location":"runtime/Files/perf__cnt_8h/#source-code","text":"// Copyright 2020 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #pragma once #include \"snrt.h\" // Must match with `snitch_cluster_peripheral` enum snrt_perf_cnt { SNRT_PERF_CNT0 , SNRT_PERF_CNT1 , SNRT_PERF_CNT2 , SNRT_PERF_CNT3 , SNRT_PERF_CNT4 , SNRT_PERF_CNT5 , SNRT_PERF_CNT6 , SNRT_PERF_CNT7 , SNRT_PERF_CNT8 , SNRT_PERF_CNT9 , SNRT_PERF_CNT10 , SNRT_PERF_CNT11 , SNRT_PERF_CNT12 , SNRT_PERF_CNT13 , SNRT_PERF_CNT14 , SNRT_PERF_CNT15 , SNRT_PERF_N_CNT , }; enum snrt_perf_cnt_type { SNRT_PERF_CNT_CYCLES , SNRT_PERF_CNT_TCDM_ACCESSED , SNRT_PERF_CNT_TCDM_CONGESTED , SNRT_PERF_CNT_ISSUE_FPU , SNRT_PERF_CNT_ISSUE_FPU_SEQ , SNRT_PERF_CNT_ISSUE_CORE_TO_FPU , SNRT_PERF_CNT_RETIRED_INSTR , SNRT_PERF_CNT_RETIRED_LOAD , SNRT_PERF_CNT_RETIRED_I , SNRT_PERF_CNT_RETIRED_ACC , SNRT_PERF_CNT_DMA_AW_STALL , SNRT_PERF_CNT_DMA_AR_STALL , SNRT_PERF_CNT_DMA_R_STALL , SNRT_PERF_CNT_DMA_W_STALL , SNRT_PERF_CNT_DMA_BUF_W_STALL , SNRT_PERF_CNT_DMA_BUF_R_STALL , SNRT_PERF_CNT_DMA_AW_DONE , SNRT_PERF_CNT_DMA_AW_BW , SNRT_PERF_CNT_DMA_AR_DONE , SNRT_PERF_CNT_DMA_AR_BW , SNRT_PERF_CNT_DMA_R_DONE , SNRT_PERF_CNT_DMA_R_BW , SNRT_PERF_CNT_DMA_W_DONE , SNRT_PERF_CNT_DMA_W_BW , SNRT_PERF_CNT_DMA_B_DONE , SNRT_PERF_CNT_DMA_BUSY , SNRT_PERF_CNT_ICACHE_MISS , SNRT_PERF_CNT_ICACHE_HIT , SNRT_PERF_CNT_ICACHE_PREFETCH , SNRT_PERF_CNT_ICACHE_DOUBLE_HIT , SNRT_PERF_CNT_ICACHE_STALL , }; typedef union { uint32_t value __attribute__ (( aligned ( 8 ))); } perf_reg32_t ; typedef struct { volatile perf_reg32_t enable [ SNRT_PERF_N_CNT ]; volatile perf_reg32_t hart_select [ SNRT_PERF_N_CNT ]; volatile perf_reg32_t perf_counter [ SNRT_PERF_N_CNT ]; } perf_reg_t ; void snrt_start_perf_counter ( enum snrt_perf_cnt perf_cnt , enum snrt_perf_cnt_type perf_cnt_type , uint32_t hart_id ); void snrt_stop_perf_counter ( enum snrt_perf_cnt perf_cnt ); void snrt_reset_perf_counter ( enum snrt_perf_cnt ); uint32_t snrt_get_perf_counter ( enum snrt_perf_cnt perf_cnt ); Updated on 2022-05-17 at 12:28:58 +0000","title":"Source code"},{"location":"runtime/Files/printf_8h/","text":"snRuntime/vendor/printf.h Functions Name void _putchar (char character) int printf_ (const char * format, ... ) int sprintf_ (char * buffer, const char * format, ... ) int snprintf_ (char * buffer, size_t count, const char * format, ... ) int vsnprintf_ (char * buffer, size_t count, const char * format, va_list va) int vprintf_ (const char * format, va_list va) int fctprintf (void( )(char character, void arg) out, void * arg, const char * format, ... ) Defines Name printf sprintf snprintf vsnprintf vprintf Functions Documentation function _putchar void _putchar ( char character ) Parameters : character Character to output Output a character to a custom device like UART, used by the printf() function This function is declared here only. You have to write your custom implementation somewhere function printf_ int printf_ ( const char * format , ... ) function sprintf_ int sprintf_ ( char * buffer , const char * format , ... ) function snprintf_ int snprintf_ ( char * buffer , size_t count , const char * format , ... ) function vsnprintf_ int vsnprintf_ ( char * buffer , size_t count , const char * format , va_list va ) function vprintf_ int vprintf_ ( const char * format , va_list va ) function fctprintf int fctprintf ( void ( * )( char character , void * arg ) out , void * arg , const char * format , ... ) Parameters : out An output function which takes one character and an argument pointer arg An argument pointer for user data passed to output function format A string that specifies the format of the output Return : The number of characters that are sent to the output function, not counting the terminating null character printf with output function You may use this as dynamic alternative to printf() with its fixed _putchar() output Macros Documentation define printf #define printf printf_ Parameters : format A string that specifies the format of the output Return : The number of characters that are written into the array, not counting the terminating null character Tiny printf implementation You have to implement putchar if you use printf() To avoid conflicts with the regular printf() API it is overridden by macro defines and internal underscore-appended functions like printf () are used define sprintf #define sprintf sprintf_ Parameters : buffer A pointer to the buffer where to store the formatted string. MUST be big enough to store the output! format A string that specifies the format of the output Return : The number of characters that are WRITTEN into the buffer, not counting the terminating null character Tiny sprintf implementation Due to security reasons (buffer overflow) YOU SHOULD CONSIDER USING (V)SNPRINTF INSTEAD! define snprintf #define snprintf snprintf_ Parameters : buffer A pointer to the buffer where to store the formatted string count The maximum number of characters to store in the buffer, including a terminating null character format A string that specifies the format of the output va A value identifying a variable arguments list Return : The number of characters that COULD have been written into the buffer, not counting the terminating null character. A value equal or larger than count indicates truncation. Only when the returned value is non-negative and less than count, the string has been completely written. Tiny snprintf/vsnprintf implementation define vsnprintf #define vsnprintf vsnprintf_ define vprintf #define vprintf vprintf_ Parameters : format A string that specifies the format of the output va A value identifying a variable arguments list Return : The number of characters that are WRITTEN into the buffer, not counting the terminating null character Tiny vprintf implementation Source code // \\author (c) Marco Paland (info@paland.com) // 2014-2019, PALANDesign Hannover, Germany // // \\license The MIT License (MIT) // // Permission is hereby granted, free of charge, to any person obtaining a copy // of this software and associated documentation files (the \"Software\"), to deal // in the Software without restriction, including without limitation the rights // to use, copy, modify, merge, publish, distribute, sublicense, and/or sell // copies of the Software, and to permit persons to whom the Software is // furnished to do so, subject to the following conditions: // // The above copyright notice and this permission notice shall be included in // all copies or substantial portions of the Software. // // THE SOFTWARE IS PROVIDED \"AS IS\", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR // IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, // FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE // AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER // LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, // OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN // THE SOFTWARE. // // \\brief Tiny printf, sprintf and snprintf implementation, optimized for speed on // embedded systems with a very limited resources. // Use this instead of bloated standard/newlib printf. // These routines are thread safe and reentrant. // #ifndef _PRINTF_H_ #define _PRINTF_H_ #include <stdarg.h> #include <stddef.h> #ifdef __cplusplus extern \"C\" { #endif void _putchar ( char character ); #define printf printf_ int printf_ ( const char * format , ...); #define sprintf sprintf_ int sprintf_ ( char * buffer , const char * format , ...); #define snprintf snprintf_ #define vsnprintf vsnprintf_ int snprintf_ ( char * buffer , size_t count , const char * format , ...); int vsnprintf_ ( char * buffer , size_t count , const char * format , va_list va ); #define vprintf vprintf_ int vprintf_ ( const char * format , va_list va ); int fctprintf ( void ( * out )( char character , void * arg ), void * arg , const char * format , ...); #ifdef __cplusplus } #endif #endif // _PRINTF_H_ Updated on 2022-05-17 at 12:28:58 +0000","title":"snRuntime/vendor/printf.h"},{"location":"runtime/Files/printf_8h/#snruntimevendorprintfh","text":"","title":"snRuntime/vendor/printf.h"},{"location":"runtime/Files/printf_8h/#functions","text":"Name void _putchar (char character) int printf_ (const char * format, ... ) int sprintf_ (char * buffer, const char * format, ... ) int snprintf_ (char * buffer, size_t count, const char * format, ... ) int vsnprintf_ (char * buffer, size_t count, const char * format, va_list va) int vprintf_ (const char * format, va_list va) int fctprintf (void( )(char character, void arg) out, void * arg, const char * format, ... )","title":"Functions"},{"location":"runtime/Files/printf_8h/#defines","text":"Name printf sprintf snprintf vsnprintf vprintf","title":"Defines"},{"location":"runtime/Files/printf_8h/#functions-documentation","text":"","title":"Functions Documentation"},{"location":"runtime/Files/printf_8h/#function-_putchar","text":"void _putchar ( char character ) Parameters : character Character to output Output a character to a custom device like UART, used by the printf() function This function is declared here only. You have to write your custom implementation somewhere","title":"function _putchar"},{"location":"runtime/Files/printf_8h/#function-printf_","text":"int printf_ ( const char * format , ... )","title":"function printf_"},{"location":"runtime/Files/printf_8h/#function-sprintf_","text":"int sprintf_ ( char * buffer , const char * format , ... )","title":"function sprintf_"},{"location":"runtime/Files/printf_8h/#function-snprintf_","text":"int snprintf_ ( char * buffer , size_t count , const char * format , ... )","title":"function snprintf_"},{"location":"runtime/Files/printf_8h/#function-vsnprintf_","text":"int vsnprintf_ ( char * buffer , size_t count , const char * format , va_list va )","title":"function vsnprintf_"},{"location":"runtime/Files/printf_8h/#function-vprintf_","text":"int vprintf_ ( const char * format , va_list va )","title":"function vprintf_"},{"location":"runtime/Files/printf_8h/#function-fctprintf","text":"int fctprintf ( void ( * )( char character , void * arg ) out , void * arg , const char * format , ... ) Parameters : out An output function which takes one character and an argument pointer arg An argument pointer for user data passed to output function format A string that specifies the format of the output Return : The number of characters that are sent to the output function, not counting the terminating null character printf with output function You may use this as dynamic alternative to printf() with its fixed _putchar() output","title":"function fctprintf"},{"location":"runtime/Files/printf_8h/#macros-documentation","text":"","title":"Macros Documentation"},{"location":"runtime/Files/printf_8h/#define-printf","text":"#define printf printf_ Parameters : format A string that specifies the format of the output Return : The number of characters that are written into the array, not counting the terminating null character Tiny printf implementation You have to implement putchar if you use printf() To avoid conflicts with the regular printf() API it is overridden by macro defines and internal underscore-appended functions like printf () are used","title":"define printf"},{"location":"runtime/Files/printf_8h/#define-sprintf","text":"#define sprintf sprintf_ Parameters : buffer A pointer to the buffer where to store the formatted string. MUST be big enough to store the output! format A string that specifies the format of the output Return : The number of characters that are WRITTEN into the buffer, not counting the terminating null character Tiny sprintf implementation Due to security reasons (buffer overflow) YOU SHOULD CONSIDER USING (V)SNPRINTF INSTEAD!","title":"define sprintf"},{"location":"runtime/Files/printf_8h/#define-snprintf","text":"#define snprintf snprintf_ Parameters : buffer A pointer to the buffer where to store the formatted string count The maximum number of characters to store in the buffer, including a terminating null character format A string that specifies the format of the output va A value identifying a variable arguments list Return : The number of characters that COULD have been written into the buffer, not counting the terminating null character. A value equal or larger than count indicates truncation. Only when the returned value is non-negative and less than count, the string has been completely written. Tiny snprintf/vsnprintf implementation","title":"define snprintf"},{"location":"runtime/Files/printf_8h/#define-vsnprintf","text":"#define vsnprintf vsnprintf_","title":"define vsnprintf"},{"location":"runtime/Files/printf_8h/#define-vprintf","text":"#define vprintf vprintf_ Parameters : format A string that specifies the format of the output va A value identifying a variable arguments list Return : The number of characters that are WRITTEN into the buffer, not counting the terminating null character Tiny vprintf implementation","title":"define vprintf"},{"location":"runtime/Files/printf_8h/#source-code","text":"// \\author (c) Marco Paland (info@paland.com) // 2014-2019, PALANDesign Hannover, Germany // // \\license The MIT License (MIT) // // Permission is hereby granted, free of charge, to any person obtaining a copy // of this software and associated documentation files (the \"Software\"), to deal // in the Software without restriction, including without limitation the rights // to use, copy, modify, merge, publish, distribute, sublicense, and/or sell // copies of the Software, and to permit persons to whom the Software is // furnished to do so, subject to the following conditions: // // The above copyright notice and this permission notice shall be included in // all copies or substantial portions of the Software. // // THE SOFTWARE IS PROVIDED \"AS IS\", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR // IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, // FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE // AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER // LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, // OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN // THE SOFTWARE. // // \\brief Tiny printf, sprintf and snprintf implementation, optimized for speed on // embedded systems with a very limited resources. // Use this instead of bloated standard/newlib printf. // These routines are thread safe and reentrant. // #ifndef _PRINTF_H_ #define _PRINTF_H_ #include <stdarg.h> #include <stddef.h> #ifdef __cplusplus extern \"C\" { #endif void _putchar ( char character ); #define printf printf_ int printf_ ( const char * format , ...); #define sprintf sprintf_ int sprintf_ ( char * buffer , const char * format , ...); #define snprintf snprintf_ #define vsnprintf vsnprintf_ int snprintf_ ( char * buffer , size_t count , const char * format , ...); int vsnprintf_ ( char * buffer , size_t count , const char * format , va_list va ); #define vprintf vprintf_ int vprintf_ ( const char * format , va_list va ); int fctprintf ( void ( * out )( char character , void * arg ), void * arg , const char * format , ...); #ifdef __cplusplus } #endif #endif // _PRINTF_H_ Updated on 2022-05-17 at 12:28:58 +0000","title":"Source code"},{"location":"runtime/Files/snBLAS_2README_8md/","text":"README.md Source code # Snitch BLAS Library This is an implementation of the Basic Linear Algebra Subprograms for the Snitch system. ## Usage The runtime library can be compiled as follows: mkdir build cd build cmake .. make The tests can be executed as follows: make test Interesting CMake options that can be set via `-D<option>=<value>` : - `SNITCH_BANSHEE` : The banshee simulator binary to use for test execution. - `CMAKE_TOOLCHAIN_FILE` : The compiler toolchain configuration to use. Acceptable values: - `toolchain-gcc` for a GNU tolchain - `toolchain-llvm` for a LLVM/Clang toolchain (coming soon) - Your own custom `<toolchain>.cmake` file; see `../cmake/toolchain-gcc.cmake` for reference Updated on 2022-05-17 at 12:28:58 +0000","title":"README.md"},{"location":"runtime/Files/snBLAS_2README_8md/#readmemd","text":"","title":"README.md"},{"location":"runtime/Files/snBLAS_2README_8md/#source-code","text":"# Snitch BLAS Library This is an implementation of the Basic Linear Algebra Subprograms for the Snitch system. ## Usage The runtime library can be compiled as follows: mkdir build cd build cmake .. make The tests can be executed as follows: make test Interesting CMake options that can be set via `-D<option>=<value>` : - `SNITCH_BANSHEE` : The banshee simulator binary to use for test execution. - `CMAKE_TOOLCHAIN_FILE` : The compiler toolchain configuration to use. Acceptable values: - `toolchain-gcc` for a GNU tolchain - `toolchain-llvm` for a LLVM/Clang toolchain (coming soon) - Your own custom `<toolchain>.cmake` file; see `../cmake/toolchain-gcc.cmake` for reference Updated on 2022-05-17 at 12:28:58 +0000","title":"Source code"},{"location":"runtime/Files/snRuntime_2README_8md/","text":"README.md Source code # Snitch Runtime Library This library implements a minimal runtime for Snitch systems, which is responsible for the following: - Detecting the hardware configuration (cores, clusters, ISA extensions, TCDM) - Passing a descriptor struct to the executable - Synchronization across cores and clusters - Team-based multithreading and work splitting ## General Runtime The general runtime ( `libsnRuntime` ) relies on a bootloader or operating system to load the executable. This usually requires virtual memory to map the segments to the correct addresses. The general runtime does not provide any startup code in this scenario, but is more like a regular library providing some useful API. ## Bare Runtime The bare runtimes ( `libsnRuntime-<platform>` ) assumes that the executable it is being linked into will run in a bare-metal fashion with no convenient bootloader or virtual memory setup. For this scenario, the runtime provides the `_start` symbol and implements a basic crt0. ## Usage The runtime library can be compiled as follows: mkdir build cd build cmake .. make The tests can be executed as follows: make test Interesting CMake options that can be set via `-D<option>=<value>` : - `SNITCH_BANSHEE` : The banshee simulator binary to use for test execution. - `CMAKE_TOOLCHAIN_FILE` : The compiler toolchain configuration to use. Acceptable values: - `toolchain-gcc` for a GNU tolchain - `toolchain-llvm` for a LLVM/Clang toolchain (coming soon) - Your own custom `<toolchain>.cmake` file; see `../cmake/toolchain-gcc.cmake` for reference - `MEM_DRAM_ORIGIN` / `MEM_DRAM_SIZE` : Base address and size of the external memory used for shared data and program memory ## Adding a new entry to the device-tree On the example of adding a CLINT device: 1. Add member `clint_base` to the `snrt_cluster_bootdata` struct in `start_cluster.c` 2. Add the same member to the `BootData` struct in `tb_lib.hh` 3. Add an enrty of the device in the cluster configuration `cluster.default.hjson` 4. Add the same member to the `bootdata.cc.tpl` template and get the value from the member added in 3. 5. Generate the bootdata.cc file by running cluster-gen `make cluster_gen` 6. The value is now available at boot in `bootdata->clint_base` Updated on 2022-05-17 at 12:28:58 +0000","title":"README.md"},{"location":"runtime/Files/snRuntime_2README_8md/#readmemd","text":"","title":"README.md"},{"location":"runtime/Files/snRuntime_2README_8md/#source-code","text":"# Snitch Runtime Library This library implements a minimal runtime for Snitch systems, which is responsible for the following: - Detecting the hardware configuration (cores, clusters, ISA extensions, TCDM) - Passing a descriptor struct to the executable - Synchronization across cores and clusters - Team-based multithreading and work splitting ## General Runtime The general runtime ( `libsnRuntime` ) relies on a bootloader or operating system to load the executable. This usually requires virtual memory to map the segments to the correct addresses. The general runtime does not provide any startup code in this scenario, but is more like a regular library providing some useful API. ## Bare Runtime The bare runtimes ( `libsnRuntime-<platform>` ) assumes that the executable it is being linked into will run in a bare-metal fashion with no convenient bootloader or virtual memory setup. For this scenario, the runtime provides the `_start` symbol and implements a basic crt0. ## Usage The runtime library can be compiled as follows: mkdir build cd build cmake .. make The tests can be executed as follows: make test Interesting CMake options that can be set via `-D<option>=<value>` : - `SNITCH_BANSHEE` : The banshee simulator binary to use for test execution. - `CMAKE_TOOLCHAIN_FILE` : The compiler toolchain configuration to use. Acceptable values: - `toolchain-gcc` for a GNU tolchain - `toolchain-llvm` for a LLVM/Clang toolchain (coming soon) - Your own custom `<toolchain>.cmake` file; see `../cmake/toolchain-gcc.cmake` for reference - `MEM_DRAM_ORIGIN` / `MEM_DRAM_SIZE` : Base address and size of the external memory used for shared data and program memory ## Adding a new entry to the device-tree On the example of adding a CLINT device: 1. Add member `clint_base` to the `snrt_cluster_bootdata` struct in `start_cluster.c` 2. Add the same member to the `BootData` struct in `tb_lib.hh` 3. Add an enrty of the device in the cluster configuration `cluster.default.hjson` 4. Add the same member to the `bootdata.cc.tpl` template and get the value from the member added in 3. 5. Generate the bootdata.cc file by running cluster-gen `make cluster_gen` 6. The value is now available at boot in `bootdata->clint_base` Updated on 2022-05-17 at 12:28:58 +0000","title":"Source code"},{"location":"runtime/Files/snblas_8h/","text":"snBLAS/include/snblas.h Functions Name double snblas_hello () Functions Documentation function snblas_hello double snblas_hello () Source code // Copyright 2020 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #pragma once double snblas_hello (); Updated on 2022-05-17 at 12:28:58 +0000","title":"snBLAS/include/snblas.h"},{"location":"runtime/Files/snblas_8h/#snblasincludesnblash","text":"","title":"snBLAS/include/snblas.h"},{"location":"runtime/Files/snblas_8h/#functions","text":"Name double snblas_hello ()","title":"Functions"},{"location":"runtime/Files/snblas_8h/#functions-documentation","text":"","title":"Functions Documentation"},{"location":"runtime/Files/snblas_8h/#function-snblas_hello","text":"double snblas_hello ()","title":"function snblas_hello"},{"location":"runtime/Files/snblas_8h/#source-code","text":"// Copyright 2020 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #pragma once double snblas_hello (); Updated on 2022-05-17 at 12:28:58 +0000","title":"Source code"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/","text":"snRuntime/include/snitch_cluster_peripheral.h Defines Name SNITCH_CLUSTER_PERIPHERAL_PARAM_NUM_PERF_COUNTERS SNITCH_CLUSTER_PERIPHERAL_PARAM_REG_WIDTH SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_CYCLE_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_TCDM_ACCESSED_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_TCDM_CONGESTED_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_FPU_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_FPU_SEQ_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_CORE_TO_FPU_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_INSTR_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_LOAD_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_I_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_ACC_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_STALL_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_STALL_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_STALL_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_STALL_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUF_W_STALL_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUF_R_STALL_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_DONE_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_BW_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_DONE_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_BW_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_DONE_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_BW_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_DONE_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_BW_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_B_DONE_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUSY_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_MISS_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_HIT_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_PREFETCH_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_DOUBLE_HIT_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_STALL_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_CYCLE_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_TCDM_ACCESSED_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_TCDM_CONGESTED_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_FPU_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_FPU_SEQ_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_CORE_TO_FPU_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_INSTR_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_LOAD_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_I_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_ACC_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_STALL_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_STALL_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_STALL_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_STALL_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUF_W_STALL_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUF_R_STALL_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_DONE_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_BW_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_DONE_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_BW_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_DONE_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_BW_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_DONE_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_BW_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_B_DONE_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUSY_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_MISS_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_HIT_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_PREFETCH_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_DOUBLE_HIT_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_STALL_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_CYCLE_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_TCDM_ACCESSED_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_TCDM_CONGESTED_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_FPU_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_FPU_SEQ_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_CORE_TO_FPU_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_INSTR_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_LOAD_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_I_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_ACC_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_STALL_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_STALL_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_STALL_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_STALL_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUF_W_STALL_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUF_R_STALL_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_DONE_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_BW_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_DONE_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_BW_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_DONE_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_BW_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_DONE_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_BW_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_B_DONE_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUSY_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_MISS_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_HIT_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_PREFETCH_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_DOUBLE_HIT_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_STALL_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_CYCLE_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_TCDM_ACCESSED_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_TCDM_CONGESTED_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_FPU_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_FPU_SEQ_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_CORE_TO_FPU_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_INSTR_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_LOAD_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_I_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_ACC_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_STALL_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_STALL_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_STALL_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_STALL_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUF_W_STALL_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUF_R_STALL_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_DONE_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_BW_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_DONE_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_BW_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_DONE_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_BW_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_DONE_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_BW_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_B_DONE_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUSY_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_MISS_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_HIT_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_PREFETCH_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_DOUBLE_HIT_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_STALL_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_CYCLE_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_TCDM_ACCESSED_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_TCDM_CONGESTED_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_FPU_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_FPU_SEQ_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_CORE_TO_FPU_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_INSTR_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_LOAD_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_I_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_ACC_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_STALL_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_STALL_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_STALL_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_STALL_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUF_W_STALL_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUF_R_STALL_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_DONE_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_BW_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_DONE_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_BW_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_DONE_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_BW_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_DONE_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_BW_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_B_DONE_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUSY_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_MISS_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_HIT_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_PREFETCH_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_DOUBLE_HIT_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_STALL_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_CYCLE_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_TCDM_ACCESSED_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_TCDM_CONGESTED_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_FPU_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_FPU_SEQ_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_CORE_TO_FPU_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_INSTR_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_LOAD_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_I_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_ACC_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_STALL_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_STALL_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_STALL_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_STALL_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUF_W_STALL_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUF_R_STALL_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_DONE_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_BW_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_DONE_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_BW_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_DONE_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_BW_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_DONE_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_BW_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_B_DONE_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUSY_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_MISS_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_HIT_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_PREFETCH_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_DOUBLE_HIT_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_STALL_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_CYCLE_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_TCDM_ACCESSED_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_TCDM_CONGESTED_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_FPU_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_FPU_SEQ_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_CORE_TO_FPU_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_INSTR_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_LOAD_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_I_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_ACC_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_STALL_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_STALL_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_STALL_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_STALL_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUF_W_STALL_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUF_R_STALL_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_DONE_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_BW_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_DONE_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_BW_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_DONE_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_BW_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_DONE_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_BW_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_B_DONE_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUSY_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_MISS_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_HIT_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_PREFETCH_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_DOUBLE_HIT_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_STALL_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_CYCLE_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_TCDM_ACCESSED_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_TCDM_CONGESTED_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_FPU_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_FPU_SEQ_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_CORE_TO_FPU_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_INSTR_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_LOAD_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_I_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_ACC_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_STALL_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_STALL_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_STALL_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_STALL_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUF_W_STALL_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUF_R_STALL_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_DONE_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_BW_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_DONE_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_BW_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_DONE_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_BW_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_DONE_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_BW_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_B_DONE_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUSY_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_MISS_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_HIT_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_PREFETCH_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_DOUBLE_HIT_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_STALL_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_CYCLE_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_TCDM_ACCESSED_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_TCDM_CONGESTED_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_FPU_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_FPU_SEQ_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_CORE_TO_FPU_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_INSTR_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_LOAD_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_I_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_ACC_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_STALL_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_STALL_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_STALL_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_STALL_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUF_W_STALL_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUF_R_STALL_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_DONE_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_BW_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_DONE_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_BW_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_DONE_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_BW_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_DONE_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_BW_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_B_DONE_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUSY_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_MISS_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_HIT_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_PREFETCH_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_DOUBLE_HIT_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_STALL_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_CYCLE_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_TCDM_ACCESSED_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_TCDM_CONGESTED_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_FPU_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_FPU_SEQ_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_CORE_TO_FPU_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_INSTR_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_LOAD_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_I_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_ACC_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_STALL_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_STALL_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_STALL_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_STALL_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUF_W_STALL_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUF_R_STALL_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_DONE_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_BW_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_DONE_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_BW_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_DONE_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_BW_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_DONE_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_BW_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_B_DONE_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUSY_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_MISS_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_HIT_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_PREFETCH_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_DOUBLE_HIT_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_STALL_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_CYCLE_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_TCDM_ACCESSED_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_TCDM_CONGESTED_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_FPU_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_FPU_SEQ_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_CORE_TO_FPU_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_INSTR_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_LOAD_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_I_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_ACC_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_STALL_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_STALL_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_STALL_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_STALL_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUF_W_STALL_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUF_R_STALL_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_DONE_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_BW_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_DONE_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_BW_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_DONE_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_BW_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_DONE_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_BW_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_B_DONE_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUSY_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_MISS_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_HIT_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_PREFETCH_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_DOUBLE_HIT_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_STALL_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_CYCLE_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_TCDM_ACCESSED_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_TCDM_CONGESTED_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_FPU_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_FPU_SEQ_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_CORE_TO_FPU_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_INSTR_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_LOAD_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_I_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_ACC_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_STALL_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_STALL_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_STALL_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_STALL_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUF_W_STALL_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUF_R_STALL_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_DONE_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_BW_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_DONE_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_BW_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_DONE_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_BW_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_DONE_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_BW_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_B_DONE_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUSY_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_MISS_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_HIT_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_PREFETCH_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_DOUBLE_HIT_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_STALL_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_CYCLE_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_TCDM_ACCESSED_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_TCDM_CONGESTED_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_FPU_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_FPU_SEQ_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_CORE_TO_FPU_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_INSTR_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_LOAD_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_I_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_ACC_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_STALL_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_STALL_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_STALL_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_STALL_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUF_W_STALL_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUF_R_STALL_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_DONE_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_BW_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_DONE_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_BW_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_DONE_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_BW_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_DONE_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_BW_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_B_DONE_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUSY_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_MISS_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_HIT_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_PREFETCH_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_DOUBLE_HIT_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_STALL_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_CYCLE_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_TCDM_ACCESSED_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_TCDM_CONGESTED_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_FPU_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_FPU_SEQ_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_CORE_TO_FPU_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_INSTR_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_LOAD_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_I_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_ACC_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_STALL_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_STALL_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_STALL_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_STALL_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUF_W_STALL_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUF_R_STALL_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_DONE_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_BW_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_DONE_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_BW_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_DONE_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_BW_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_DONE_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_BW_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_B_DONE_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUSY_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_MISS_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_HIT_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_PREFETCH_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_DOUBLE_HIT_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_STALL_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_CYCLE_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_TCDM_ACCESSED_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_TCDM_CONGESTED_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_FPU_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_FPU_SEQ_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_CORE_TO_FPU_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_INSTR_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_LOAD_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_I_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_ACC_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_STALL_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_STALL_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_STALL_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_STALL_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUF_W_STALL_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUF_R_STALL_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_DONE_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_BW_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_DONE_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_BW_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_DONE_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_BW_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_DONE_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_BW_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_B_DONE_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUSY_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_MISS_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_HIT_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_PREFETCH_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_DOUBLE_HIT_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_STALL_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_CYCLE_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_TCDM_ACCESSED_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_TCDM_CONGESTED_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_FPU_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_FPU_SEQ_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_CORE_TO_FPU_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_INSTR_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_LOAD_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_I_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_ACC_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_STALL_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_STALL_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_STALL_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_STALL_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUF_W_STALL_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUF_R_STALL_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_DONE_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_BW_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_DONE_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_BW_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_DONE_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_BW_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_DONE_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_BW_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_B_DONE_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUSY_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_MISS_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_HIT_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_PREFETCH_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_DOUBLE_HIT_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_STALL_15_BIT SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_HART_SELECT_FIELD_WIDTH SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_HART_SELECT_FIELDS_PER_REG SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_MULTIREG_COUNT SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_MASK SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_FIELD SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_MASK SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_FIELD SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_MASK SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_FIELD SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_MASK SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_FIELD SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_MASK SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_FIELD SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_MASK SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_FIELD SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_MASK SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_FIELD SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_MASK SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_FIELD SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_MASK SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_FIELD SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_MASK SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_FIELD SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_MASK SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_FIELD SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_MASK SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_FIELD SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_MASK SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_FIELD SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_MASK SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_FIELD SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_MASK SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_FIELD SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_MASK SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_FIELD SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_PERF_COUNTER_FIELD_WIDTH SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_PERF_COUNTER_FIELDS_PER_REG SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_MULTIREG_COUNT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_MASK SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_FIELD SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_MASK SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_FIELD SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_MASK SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_FIELD SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_MASK SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_FIELD SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_MASK SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_FIELD SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_MASK SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_FIELD SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_MASK SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_FIELD SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_MASK SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_FIELD SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_MASK SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_FIELD SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_MASK SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_FIELD SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_MASK SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_FIELD SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_MASK SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_FIELD SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_MASK SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_FIELD SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_MASK SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_FIELD SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_MASK SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_FIELD SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_MASK SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_FIELD SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_MASK SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_OFFSET SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_FIELD SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_MASK SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_OFFSET SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_FIELD SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_MASK SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_OFFSET SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_FIELD SNITCH_CLUSTER_PERIPHERAL_ICACHE_PREFETCH_ENABLE_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_ICACHE_PREFETCH_ENABLE_ICACHE_PREFETCH_ENABLE_BIT Macros Documentation define SNITCH_CLUSTER_PERIPHERAL_PARAM_NUM_PERF_COUNTERS #define SNITCH_CLUSTER_PERIPHERAL_PARAM_NUM_PERF_COUNTERS 16 define SNITCH_CLUSTER_PERIPHERAL_PARAM_REG_WIDTH #define SNITCH_CLUSTER_PERIPHERAL_PARAM_REG_WIDTH 64 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_REG_OFFSET 0x0 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_CYCLE_0_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_CYCLE_0_BIT 0 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_TCDM_ACCESSED_0_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_TCDM_ACCESSED_0_BIT 1 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_TCDM_CONGESTED_0_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_TCDM_CONGESTED_0_BIT 2 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_FPU_0_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_FPU_0_BIT 3 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_FPU_SEQ_0_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_FPU_SEQ_0_BIT 4 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_CORE_TO_FPU_0_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_CORE_TO_FPU_0_BIT 5 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_INSTR_0_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_INSTR_0_BIT 6 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_LOAD_0_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_LOAD_0_BIT 7 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_I_0_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_I_0_BIT 8 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_ACC_0_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_ACC_0_BIT 9 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_STALL_0_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_STALL_0_BIT 10 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_STALL_0_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_STALL_0_BIT 11 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_STALL_0_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_STALL_0_BIT 12 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_STALL_0_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_STALL_0_BIT 13 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUF_W_STALL_0_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUF_W_STALL_0_BIT 14 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUF_R_STALL_0_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUF_R_STALL_0_BIT 15 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_DONE_0_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_DONE_0_BIT 16 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_BW_0_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_BW_0_BIT 17 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_DONE_0_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_DONE_0_BIT 18 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_BW_0_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_BW_0_BIT 19 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_DONE_0_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_DONE_0_BIT 20 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_BW_0_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_BW_0_BIT 21 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_DONE_0_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_DONE_0_BIT 22 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_BW_0_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_BW_0_BIT 23 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_B_DONE_0_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_B_DONE_0_BIT 24 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUSY_0_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUSY_0_BIT 25 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_MISS_0_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_MISS_0_BIT 26 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_HIT_0_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_HIT_0_BIT 27 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_PREFETCH_0_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_PREFETCH_0_BIT 28 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_DOUBLE_HIT_0_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_DOUBLE_HIT_0_BIT 29 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_STALL_0_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_STALL_0_BIT 30 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_REG_OFFSET 0x8 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_CYCLE_1_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_CYCLE_1_BIT 0 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_TCDM_ACCESSED_1_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_TCDM_ACCESSED_1_BIT 1 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_TCDM_CONGESTED_1_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_TCDM_CONGESTED_1_BIT 2 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_FPU_1_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_FPU_1_BIT 3 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_FPU_SEQ_1_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_FPU_SEQ_1_BIT 4 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_CORE_TO_FPU_1_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_CORE_TO_FPU_1_BIT 5 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_INSTR_1_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_INSTR_1_BIT 6 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_LOAD_1_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_LOAD_1_BIT 7 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_I_1_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_I_1_BIT 8 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_ACC_1_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_ACC_1_BIT 9 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_STALL_1_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_STALL_1_BIT 10 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_STALL_1_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_STALL_1_BIT 11 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_STALL_1_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_STALL_1_BIT 12 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_STALL_1_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_STALL_1_BIT 13 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUF_W_STALL_1_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUF_W_STALL_1_BIT 14 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUF_R_STALL_1_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUF_R_STALL_1_BIT 15 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_DONE_1_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_DONE_1_BIT 16 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_BW_1_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_BW_1_BIT 17 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_DONE_1_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_DONE_1_BIT 18 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_BW_1_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_BW_1_BIT 19 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_DONE_1_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_DONE_1_BIT 20 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_BW_1_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_BW_1_BIT 21 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_DONE_1_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_DONE_1_BIT 22 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_BW_1_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_BW_1_BIT 23 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_B_DONE_1_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_B_DONE_1_BIT 24 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUSY_1_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUSY_1_BIT 25 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_MISS_1_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_MISS_1_BIT 26 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_HIT_1_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_HIT_1_BIT 27 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_PREFETCH_1_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_PREFETCH_1_BIT 28 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_DOUBLE_HIT_1_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_DOUBLE_HIT_1_BIT 29 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_STALL_1_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_STALL_1_BIT 30 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_REG_OFFSET 0x10 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_CYCLE_2_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_CYCLE_2_BIT 0 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_TCDM_ACCESSED_2_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_TCDM_ACCESSED_2_BIT 1 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_TCDM_CONGESTED_2_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_TCDM_CONGESTED_2_BIT 2 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_FPU_2_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_FPU_2_BIT 3 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_FPU_SEQ_2_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_FPU_SEQ_2_BIT 4 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_CORE_TO_FPU_2_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_CORE_TO_FPU_2_BIT 5 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_INSTR_2_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_INSTR_2_BIT 6 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_LOAD_2_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_LOAD_2_BIT 7 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_I_2_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_I_2_BIT 8 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_ACC_2_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_ACC_2_BIT 9 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_STALL_2_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_STALL_2_BIT 10 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_STALL_2_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_STALL_2_BIT 11 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_STALL_2_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_STALL_2_BIT 12 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_STALL_2_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_STALL_2_BIT 13 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUF_W_STALL_2_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUF_W_STALL_2_BIT 14 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUF_R_STALL_2_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUF_R_STALL_2_BIT 15 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_DONE_2_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_DONE_2_BIT 16 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_BW_2_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_BW_2_BIT 17 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_DONE_2_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_DONE_2_BIT 18 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_BW_2_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_BW_2_BIT 19 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_DONE_2_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_DONE_2_BIT 20 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_BW_2_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_BW_2_BIT 21 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_DONE_2_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_DONE_2_BIT 22 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_BW_2_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_BW_2_BIT 23 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_B_DONE_2_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_B_DONE_2_BIT 24 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUSY_2_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUSY_2_BIT 25 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_MISS_2_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_MISS_2_BIT 26 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_HIT_2_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_HIT_2_BIT 27 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_PREFETCH_2_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_PREFETCH_2_BIT 28 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_DOUBLE_HIT_2_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_DOUBLE_HIT_2_BIT 29 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_STALL_2_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_STALL_2_BIT 30 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_REG_OFFSET 0x18 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_CYCLE_3_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_CYCLE_3_BIT 0 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_TCDM_ACCESSED_3_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_TCDM_ACCESSED_3_BIT 1 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_TCDM_CONGESTED_3_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_TCDM_CONGESTED_3_BIT 2 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_FPU_3_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_FPU_3_BIT 3 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_FPU_SEQ_3_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_FPU_SEQ_3_BIT 4 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_CORE_TO_FPU_3_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_CORE_TO_FPU_3_BIT 5 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_INSTR_3_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_INSTR_3_BIT 6 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_LOAD_3_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_LOAD_3_BIT 7 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_I_3_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_I_3_BIT 8 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_ACC_3_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_ACC_3_BIT 9 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_STALL_3_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_STALL_3_BIT 10 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_STALL_3_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_STALL_3_BIT 11 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_STALL_3_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_STALL_3_BIT 12 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_STALL_3_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_STALL_3_BIT 13 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUF_W_STALL_3_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUF_W_STALL_3_BIT 14 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUF_R_STALL_3_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUF_R_STALL_3_BIT 15 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_DONE_3_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_DONE_3_BIT 16 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_BW_3_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_BW_3_BIT 17 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_DONE_3_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_DONE_3_BIT 18 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_BW_3_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_BW_3_BIT 19 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_DONE_3_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_DONE_3_BIT 20 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_BW_3_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_BW_3_BIT 21 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_DONE_3_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_DONE_3_BIT 22 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_BW_3_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_BW_3_BIT 23 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_B_DONE_3_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_B_DONE_3_BIT 24 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUSY_3_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUSY_3_BIT 25 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_MISS_3_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_MISS_3_BIT 26 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_HIT_3_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_HIT_3_BIT 27 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_PREFETCH_3_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_PREFETCH_3_BIT 28 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_DOUBLE_HIT_3_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_DOUBLE_HIT_3_BIT 29 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_STALL_3_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_STALL_3_BIT 30 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_REG_OFFSET 0x20 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_CYCLE_4_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_CYCLE_4_BIT 0 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_TCDM_ACCESSED_4_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_TCDM_ACCESSED_4_BIT 1 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_TCDM_CONGESTED_4_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_TCDM_CONGESTED_4_BIT 2 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_FPU_4_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_FPU_4_BIT 3 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_FPU_SEQ_4_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_FPU_SEQ_4_BIT 4 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_CORE_TO_FPU_4_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_CORE_TO_FPU_4_BIT 5 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_INSTR_4_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_INSTR_4_BIT 6 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_LOAD_4_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_LOAD_4_BIT 7 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_I_4_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_I_4_BIT 8 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_ACC_4_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_ACC_4_BIT 9 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_STALL_4_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_STALL_4_BIT 10 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_STALL_4_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_STALL_4_BIT 11 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_STALL_4_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_STALL_4_BIT 12 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_STALL_4_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_STALL_4_BIT 13 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUF_W_STALL_4_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUF_W_STALL_4_BIT 14 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUF_R_STALL_4_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUF_R_STALL_4_BIT 15 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_DONE_4_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_DONE_4_BIT 16 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_BW_4_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_BW_4_BIT 17 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_DONE_4_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_DONE_4_BIT 18 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_BW_4_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_BW_4_BIT 19 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_DONE_4_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_DONE_4_BIT 20 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_BW_4_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_BW_4_BIT 21 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_DONE_4_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_DONE_4_BIT 22 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_BW_4_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_BW_4_BIT 23 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_B_DONE_4_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_B_DONE_4_BIT 24 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUSY_4_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUSY_4_BIT 25 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_MISS_4_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_MISS_4_BIT 26 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_HIT_4_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_HIT_4_BIT 27 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_PREFETCH_4_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_PREFETCH_4_BIT 28 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_DOUBLE_HIT_4_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_DOUBLE_HIT_4_BIT 29 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_STALL_4_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_STALL_4_BIT 30 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_REG_OFFSET 0x28 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_CYCLE_5_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_CYCLE_5_BIT 0 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_TCDM_ACCESSED_5_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_TCDM_ACCESSED_5_BIT 1 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_TCDM_CONGESTED_5_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_TCDM_CONGESTED_5_BIT 2 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_FPU_5_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_FPU_5_BIT 3 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_FPU_SEQ_5_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_FPU_SEQ_5_BIT 4 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_CORE_TO_FPU_5_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_CORE_TO_FPU_5_BIT 5 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_INSTR_5_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_INSTR_5_BIT 6 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_LOAD_5_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_LOAD_5_BIT 7 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_I_5_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_I_5_BIT 8 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_ACC_5_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_ACC_5_BIT 9 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_STALL_5_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_STALL_5_BIT 10 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_STALL_5_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_STALL_5_BIT 11 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_STALL_5_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_STALL_5_BIT 12 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_STALL_5_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_STALL_5_BIT 13 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUF_W_STALL_5_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUF_W_STALL_5_BIT 14 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUF_R_STALL_5_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUF_R_STALL_5_BIT 15 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_DONE_5_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_DONE_5_BIT 16 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_BW_5_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_BW_5_BIT 17 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_DONE_5_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_DONE_5_BIT 18 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_BW_5_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_BW_5_BIT 19 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_DONE_5_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_DONE_5_BIT 20 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_BW_5_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_BW_5_BIT 21 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_DONE_5_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_DONE_5_BIT 22 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_BW_5_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_BW_5_BIT 23 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_B_DONE_5_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_B_DONE_5_BIT 24 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUSY_5_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUSY_5_BIT 25 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_MISS_5_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_MISS_5_BIT 26 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_HIT_5_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_HIT_5_BIT 27 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_PREFETCH_5_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_PREFETCH_5_BIT 28 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_DOUBLE_HIT_5_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_DOUBLE_HIT_5_BIT 29 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_STALL_5_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_STALL_5_BIT 30 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_REG_OFFSET 0x30 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_CYCLE_6_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_CYCLE_6_BIT 0 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_TCDM_ACCESSED_6_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_TCDM_ACCESSED_6_BIT 1 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_TCDM_CONGESTED_6_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_TCDM_CONGESTED_6_BIT 2 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_FPU_6_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_FPU_6_BIT 3 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_FPU_SEQ_6_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_FPU_SEQ_6_BIT 4 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_CORE_TO_FPU_6_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_CORE_TO_FPU_6_BIT 5 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_INSTR_6_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_INSTR_6_BIT 6 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_LOAD_6_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_LOAD_6_BIT 7 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_I_6_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_I_6_BIT 8 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_ACC_6_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_ACC_6_BIT 9 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_STALL_6_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_STALL_6_BIT 10 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_STALL_6_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_STALL_6_BIT 11 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_STALL_6_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_STALL_6_BIT 12 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_STALL_6_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_STALL_6_BIT 13 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUF_W_STALL_6_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUF_W_STALL_6_BIT 14 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUF_R_STALL_6_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUF_R_STALL_6_BIT 15 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_DONE_6_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_DONE_6_BIT 16 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_BW_6_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_BW_6_BIT 17 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_DONE_6_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_DONE_6_BIT 18 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_BW_6_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_BW_6_BIT 19 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_DONE_6_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_DONE_6_BIT 20 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_BW_6_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_BW_6_BIT 21 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_DONE_6_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_DONE_6_BIT 22 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_BW_6_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_BW_6_BIT 23 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_B_DONE_6_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_B_DONE_6_BIT 24 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUSY_6_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUSY_6_BIT 25 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_MISS_6_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_MISS_6_BIT 26 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_HIT_6_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_HIT_6_BIT 27 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_PREFETCH_6_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_PREFETCH_6_BIT 28 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_DOUBLE_HIT_6_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_DOUBLE_HIT_6_BIT 29 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_STALL_6_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_STALL_6_BIT 30 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_REG_OFFSET 0x38 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_CYCLE_7_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_CYCLE_7_BIT 0 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_TCDM_ACCESSED_7_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_TCDM_ACCESSED_7_BIT 1 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_TCDM_CONGESTED_7_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_TCDM_CONGESTED_7_BIT 2 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_FPU_7_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_FPU_7_BIT 3 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_FPU_SEQ_7_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_FPU_SEQ_7_BIT 4 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_CORE_TO_FPU_7_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_CORE_TO_FPU_7_BIT 5 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_INSTR_7_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_INSTR_7_BIT 6 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_LOAD_7_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_LOAD_7_BIT 7 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_I_7_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_I_7_BIT 8 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_ACC_7_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_ACC_7_BIT 9 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_STALL_7_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_STALL_7_BIT 10 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_STALL_7_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_STALL_7_BIT 11 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_STALL_7_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_STALL_7_BIT 12 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_STALL_7_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_STALL_7_BIT 13 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUF_W_STALL_7_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUF_W_STALL_7_BIT 14 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUF_R_STALL_7_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUF_R_STALL_7_BIT 15 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_DONE_7_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_DONE_7_BIT 16 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_BW_7_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_BW_7_BIT 17 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_DONE_7_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_DONE_7_BIT 18 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_BW_7_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_BW_7_BIT 19 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_DONE_7_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_DONE_7_BIT 20 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_BW_7_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_BW_7_BIT 21 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_DONE_7_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_DONE_7_BIT 22 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_BW_7_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_BW_7_BIT 23 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_B_DONE_7_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_B_DONE_7_BIT 24 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUSY_7_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUSY_7_BIT 25 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_MISS_7_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_MISS_7_BIT 26 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_HIT_7_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_HIT_7_BIT 27 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_PREFETCH_7_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_PREFETCH_7_BIT 28 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_DOUBLE_HIT_7_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_DOUBLE_HIT_7_BIT 29 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_STALL_7_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_STALL_7_BIT 30 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_REG_OFFSET 0x40 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_CYCLE_8_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_CYCLE_8_BIT 0 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_TCDM_ACCESSED_8_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_TCDM_ACCESSED_8_BIT 1 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_TCDM_CONGESTED_8_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_TCDM_CONGESTED_8_BIT 2 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_FPU_8_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_FPU_8_BIT 3 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_FPU_SEQ_8_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_FPU_SEQ_8_BIT 4 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_CORE_TO_FPU_8_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_CORE_TO_FPU_8_BIT 5 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_INSTR_8_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_INSTR_8_BIT 6 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_LOAD_8_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_LOAD_8_BIT 7 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_I_8_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_I_8_BIT 8 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_ACC_8_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_ACC_8_BIT 9 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_STALL_8_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_STALL_8_BIT 10 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_STALL_8_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_STALL_8_BIT 11 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_STALL_8_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_STALL_8_BIT 12 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_STALL_8_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_STALL_8_BIT 13 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUF_W_STALL_8_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUF_W_STALL_8_BIT 14 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUF_R_STALL_8_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUF_R_STALL_8_BIT 15 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_DONE_8_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_DONE_8_BIT 16 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_BW_8_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_BW_8_BIT 17 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_DONE_8_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_DONE_8_BIT 18 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_BW_8_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_BW_8_BIT 19 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_DONE_8_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_DONE_8_BIT 20 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_BW_8_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_BW_8_BIT 21 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_DONE_8_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_DONE_8_BIT 22 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_BW_8_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_BW_8_BIT 23 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_B_DONE_8_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_B_DONE_8_BIT 24 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUSY_8_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUSY_8_BIT 25 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_MISS_8_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_MISS_8_BIT 26 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_HIT_8_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_HIT_8_BIT 27 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_PREFETCH_8_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_PREFETCH_8_BIT 28 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_DOUBLE_HIT_8_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_DOUBLE_HIT_8_BIT 29 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_STALL_8_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_STALL_8_BIT 30 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_REG_OFFSET 0x48 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_CYCLE_9_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_CYCLE_9_BIT 0 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_TCDM_ACCESSED_9_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_TCDM_ACCESSED_9_BIT 1 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_TCDM_CONGESTED_9_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_TCDM_CONGESTED_9_BIT 2 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_FPU_9_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_FPU_9_BIT 3 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_FPU_SEQ_9_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_FPU_SEQ_9_BIT 4 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_CORE_TO_FPU_9_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_CORE_TO_FPU_9_BIT 5 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_INSTR_9_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_INSTR_9_BIT 6 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_LOAD_9_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_LOAD_9_BIT 7 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_I_9_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_I_9_BIT 8 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_ACC_9_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_ACC_9_BIT 9 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_STALL_9_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_STALL_9_BIT 10 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_STALL_9_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_STALL_9_BIT 11 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_STALL_9_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_STALL_9_BIT 12 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_STALL_9_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_STALL_9_BIT 13 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUF_W_STALL_9_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUF_W_STALL_9_BIT 14 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUF_R_STALL_9_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUF_R_STALL_9_BIT 15 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_DONE_9_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_DONE_9_BIT 16 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_BW_9_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_BW_9_BIT 17 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_DONE_9_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_DONE_9_BIT 18 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_BW_9_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_BW_9_BIT 19 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_DONE_9_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_DONE_9_BIT 20 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_BW_9_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_BW_9_BIT 21 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_DONE_9_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_DONE_9_BIT 22 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_BW_9_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_BW_9_BIT 23 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_B_DONE_9_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_B_DONE_9_BIT 24 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUSY_9_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUSY_9_BIT 25 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_MISS_9_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_MISS_9_BIT 26 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_HIT_9_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_HIT_9_BIT 27 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_PREFETCH_9_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_PREFETCH_9_BIT 28 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_DOUBLE_HIT_9_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_DOUBLE_HIT_9_BIT 29 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_STALL_9_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_STALL_9_BIT 30 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_REG_OFFSET 0x50 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_CYCLE_10_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_CYCLE_10_BIT 0 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_TCDM_ACCESSED_10_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_TCDM_ACCESSED_10_BIT 1 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_TCDM_CONGESTED_10_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_TCDM_CONGESTED_10_BIT 2 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_FPU_10_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_FPU_10_BIT 3 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_FPU_SEQ_10_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_FPU_SEQ_10_BIT 4 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_CORE_TO_FPU_10_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_CORE_TO_FPU_10_BIT 5 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_INSTR_10_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_INSTR_10_BIT 6 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_LOAD_10_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_LOAD_10_BIT 7 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_I_10_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_I_10_BIT 8 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_ACC_10_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_ACC_10_BIT 9 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_STALL_10_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_STALL_10_BIT 10 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_STALL_10_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_STALL_10_BIT 11 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_STALL_10_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_STALL_10_BIT 12 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_STALL_10_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_STALL_10_BIT 13 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUF_W_STALL_10_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUF_W_STALL_10_BIT 14 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUF_R_STALL_10_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUF_R_STALL_10_BIT 15 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_DONE_10_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_DONE_10_BIT 16 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_BW_10_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_BW_10_BIT 17 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_DONE_10_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_DONE_10_BIT 18 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_BW_10_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_BW_10_BIT 19 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_DONE_10_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_DONE_10_BIT 20 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_BW_10_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_BW_10_BIT 21 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_DONE_10_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_DONE_10_BIT 22 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_BW_10_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_BW_10_BIT 23 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_B_DONE_10_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_B_DONE_10_BIT 24 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUSY_10_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUSY_10_BIT 25 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_MISS_10_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_MISS_10_BIT 26 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_HIT_10_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_HIT_10_BIT 27 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_PREFETCH_10_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_PREFETCH_10_BIT 28 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_DOUBLE_HIT_10_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_DOUBLE_HIT_10_BIT 29 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_STALL_10_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_STALL_10_BIT 30 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_REG_OFFSET 0x58 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_CYCLE_11_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_CYCLE_11_BIT 0 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_TCDM_ACCESSED_11_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_TCDM_ACCESSED_11_BIT 1 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_TCDM_CONGESTED_11_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_TCDM_CONGESTED_11_BIT 2 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_FPU_11_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_FPU_11_BIT 3 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_FPU_SEQ_11_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_FPU_SEQ_11_BIT 4 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_CORE_TO_FPU_11_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_CORE_TO_FPU_11_BIT 5 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_INSTR_11_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_INSTR_11_BIT 6 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_LOAD_11_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_LOAD_11_BIT 7 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_I_11_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_I_11_BIT 8 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_ACC_11_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_ACC_11_BIT 9 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_STALL_11_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_STALL_11_BIT 10 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_STALL_11_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_STALL_11_BIT 11 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_STALL_11_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_STALL_11_BIT 12 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_STALL_11_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_STALL_11_BIT 13 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUF_W_STALL_11_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUF_W_STALL_11_BIT 14 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUF_R_STALL_11_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUF_R_STALL_11_BIT 15 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_DONE_11_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_DONE_11_BIT 16 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_BW_11_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_BW_11_BIT 17 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_DONE_11_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_DONE_11_BIT 18 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_BW_11_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_BW_11_BIT 19 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_DONE_11_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_DONE_11_BIT 20 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_BW_11_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_BW_11_BIT 21 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_DONE_11_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_DONE_11_BIT 22 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_BW_11_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_BW_11_BIT 23 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_B_DONE_11_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_B_DONE_11_BIT 24 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUSY_11_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUSY_11_BIT 25 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_MISS_11_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_MISS_11_BIT 26 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_HIT_11_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_HIT_11_BIT 27 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_PREFETCH_11_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_PREFETCH_11_BIT 28 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_DOUBLE_HIT_11_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_DOUBLE_HIT_11_BIT 29 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_STALL_11_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_STALL_11_BIT 30 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_REG_OFFSET 0x60 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_CYCLE_12_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_CYCLE_12_BIT 0 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_TCDM_ACCESSED_12_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_TCDM_ACCESSED_12_BIT 1 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_TCDM_CONGESTED_12_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_TCDM_CONGESTED_12_BIT 2 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_FPU_12_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_FPU_12_BIT 3 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_FPU_SEQ_12_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_FPU_SEQ_12_BIT 4 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_CORE_TO_FPU_12_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_CORE_TO_FPU_12_BIT 5 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_INSTR_12_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_INSTR_12_BIT 6 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_LOAD_12_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_LOAD_12_BIT 7 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_I_12_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_I_12_BIT 8 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_ACC_12_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_ACC_12_BIT 9 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_STALL_12_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_STALL_12_BIT 10 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_STALL_12_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_STALL_12_BIT 11 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_STALL_12_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_STALL_12_BIT 12 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_STALL_12_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_STALL_12_BIT 13 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUF_W_STALL_12_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUF_W_STALL_12_BIT 14 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUF_R_STALL_12_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUF_R_STALL_12_BIT 15 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_DONE_12_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_DONE_12_BIT 16 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_BW_12_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_BW_12_BIT 17 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_DONE_12_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_DONE_12_BIT 18 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_BW_12_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_BW_12_BIT 19 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_DONE_12_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_DONE_12_BIT 20 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_BW_12_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_BW_12_BIT 21 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_DONE_12_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_DONE_12_BIT 22 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_BW_12_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_BW_12_BIT 23 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_B_DONE_12_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_B_DONE_12_BIT 24 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUSY_12_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUSY_12_BIT 25 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_MISS_12_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_MISS_12_BIT 26 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_HIT_12_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_HIT_12_BIT 27 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_PREFETCH_12_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_PREFETCH_12_BIT 28 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_DOUBLE_HIT_12_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_DOUBLE_HIT_12_BIT 29 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_STALL_12_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_STALL_12_BIT 30 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_REG_OFFSET 0x68 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_CYCLE_13_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_CYCLE_13_BIT 0 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_TCDM_ACCESSED_13_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_TCDM_ACCESSED_13_BIT 1 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_TCDM_CONGESTED_13_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_TCDM_CONGESTED_13_BIT 2 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_FPU_13_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_FPU_13_BIT 3 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_FPU_SEQ_13_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_FPU_SEQ_13_BIT 4 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_CORE_TO_FPU_13_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_CORE_TO_FPU_13_BIT 5 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_INSTR_13_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_INSTR_13_BIT 6 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_LOAD_13_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_LOAD_13_BIT 7 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_I_13_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_I_13_BIT 8 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_ACC_13_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_ACC_13_BIT 9 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_STALL_13_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_STALL_13_BIT 10 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_STALL_13_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_STALL_13_BIT 11 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_STALL_13_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_STALL_13_BIT 12 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_STALL_13_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_STALL_13_BIT 13 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUF_W_STALL_13_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUF_W_STALL_13_BIT 14 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUF_R_STALL_13_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUF_R_STALL_13_BIT 15 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_DONE_13_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_DONE_13_BIT 16 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_BW_13_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_BW_13_BIT 17 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_DONE_13_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_DONE_13_BIT 18 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_BW_13_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_BW_13_BIT 19 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_DONE_13_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_DONE_13_BIT 20 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_BW_13_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_BW_13_BIT 21 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_DONE_13_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_DONE_13_BIT 22 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_BW_13_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_BW_13_BIT 23 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_B_DONE_13_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_B_DONE_13_BIT 24 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUSY_13_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUSY_13_BIT 25 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_MISS_13_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_MISS_13_BIT 26 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_HIT_13_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_HIT_13_BIT 27 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_PREFETCH_13_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_PREFETCH_13_BIT 28 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_DOUBLE_HIT_13_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_DOUBLE_HIT_13_BIT 29 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_STALL_13_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_STALL_13_BIT 30 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_REG_OFFSET 0x70 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_CYCLE_14_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_CYCLE_14_BIT 0 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_TCDM_ACCESSED_14_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_TCDM_ACCESSED_14_BIT 1 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_TCDM_CONGESTED_14_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_TCDM_CONGESTED_14_BIT 2 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_FPU_14_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_FPU_14_BIT 3 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_FPU_SEQ_14_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_FPU_SEQ_14_BIT 4 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_CORE_TO_FPU_14_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_CORE_TO_FPU_14_BIT 5 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_INSTR_14_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_INSTR_14_BIT 6 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_LOAD_14_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_LOAD_14_BIT 7 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_I_14_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_I_14_BIT 8 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_ACC_14_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_ACC_14_BIT 9 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_STALL_14_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_STALL_14_BIT 10 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_STALL_14_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_STALL_14_BIT 11 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_STALL_14_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_STALL_14_BIT 12 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_STALL_14_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_STALL_14_BIT 13 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUF_W_STALL_14_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUF_W_STALL_14_BIT 14 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUF_R_STALL_14_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUF_R_STALL_14_BIT 15 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_DONE_14_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_DONE_14_BIT 16 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_BW_14_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_BW_14_BIT 17 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_DONE_14_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_DONE_14_BIT 18 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_BW_14_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_BW_14_BIT 19 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_DONE_14_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_DONE_14_BIT 20 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_BW_14_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_BW_14_BIT 21 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_DONE_14_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_DONE_14_BIT 22 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_BW_14_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_BW_14_BIT 23 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_B_DONE_14_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_B_DONE_14_BIT 24 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUSY_14_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUSY_14_BIT 25 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_MISS_14_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_MISS_14_BIT 26 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_HIT_14_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_HIT_14_BIT 27 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_PREFETCH_14_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_PREFETCH_14_BIT 28 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_DOUBLE_HIT_14_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_DOUBLE_HIT_14_BIT 29 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_STALL_14_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_STALL_14_BIT 30 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_REG_OFFSET 0x78 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_CYCLE_15_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_CYCLE_15_BIT 0 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_TCDM_ACCESSED_15_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_TCDM_ACCESSED_15_BIT 1 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_TCDM_CONGESTED_15_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_TCDM_CONGESTED_15_BIT 2 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_FPU_15_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_FPU_15_BIT 3 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_FPU_SEQ_15_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_FPU_SEQ_15_BIT 4 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_CORE_TO_FPU_15_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_CORE_TO_FPU_15_BIT 5 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_INSTR_15_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_INSTR_15_BIT 6 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_LOAD_15_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_LOAD_15_BIT 7 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_I_15_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_I_15_BIT 8 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_ACC_15_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_ACC_15_BIT 9 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_STALL_15_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_STALL_15_BIT 10 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_STALL_15_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_STALL_15_BIT 11 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_STALL_15_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_STALL_15_BIT 12 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_STALL_15_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_STALL_15_BIT 13 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUF_W_STALL_15_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUF_W_STALL_15_BIT 14 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUF_R_STALL_15_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUF_R_STALL_15_BIT 15 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_DONE_15_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_DONE_15_BIT 16 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_BW_15_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_BW_15_BIT 17 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_DONE_15_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_DONE_15_BIT 18 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_BW_15_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_BW_15_BIT 19 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_DONE_15_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_DONE_15_BIT 20 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_BW_15_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_BW_15_BIT 21 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_DONE_15_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_DONE_15_BIT 22 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_BW_15_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_BW_15_BIT 23 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_B_DONE_15_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_B_DONE_15_BIT 24 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUSY_15_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUSY_15_BIT 25 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_MISS_15_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_MISS_15_BIT 26 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_HIT_15_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_HIT_15_BIT 27 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_PREFETCH_15_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_PREFETCH_15_BIT 28 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_DOUBLE_HIT_15_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_DOUBLE_HIT_15_BIT 29 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_STALL_15_BIT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_STALL_15_BIT 30 define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_HART_SELECT_FIELD_WIDTH #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_HART_SELECT_FIELD_WIDTH 10 define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_HART_SELECT_FIELDS_PER_REG #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_HART_SELECT_FIELDS_PER_REG 6 define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_MULTIREG_COUNT #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_MULTIREG_COUNT 16 define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_REG_OFFSET 0x80 define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_MASK #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_MASK 0x3ff define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_OFFSET 0 define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_FIELD #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_OFFSET}) define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_REG_OFFSET 0x88 define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_MASK #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_MASK 0x3ff define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_OFFSET 0 define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_FIELD #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_OFFSET}) define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_REG_OFFSET 0x90 define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_MASK #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_MASK 0x3ff define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_OFFSET 0 define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_FIELD #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_OFFSET}) define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_REG_OFFSET 0x98 define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_MASK #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_MASK 0x3ff define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_OFFSET 0 define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_FIELD #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_OFFSET}) define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_REG_OFFSET 0xa0 define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_MASK #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_MASK 0x3ff define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_OFFSET 0 define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_FIELD #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_OFFSET}) define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_REG_OFFSET 0xa8 define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_MASK #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_MASK 0x3ff define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_OFFSET 0 define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_FIELD #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_OFFSET}) define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_REG_OFFSET 0xb0 define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_MASK #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_MASK 0x3ff define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_OFFSET 0 define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_FIELD #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_OFFSET}) define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_REG_OFFSET 0xb8 define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_MASK #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_MASK 0x3ff define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_OFFSET 0 define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_FIELD #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_OFFSET}) define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_REG_OFFSET 0xc0 define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_MASK #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_MASK 0x3ff define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_OFFSET 0 define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_FIELD #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_OFFSET}) define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_REG_OFFSET 0xc8 define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_MASK #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_MASK 0x3ff define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_OFFSET 0 define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_FIELD #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_OFFSET}) define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_REG_OFFSET 0xd0 define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_MASK #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_MASK 0x3ff define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_OFFSET 0 define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_FIELD #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_OFFSET}) define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_REG_OFFSET 0xd8 define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_MASK #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_MASK 0x3ff define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_OFFSET 0 define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_FIELD #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_OFFSET}) define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_REG_OFFSET 0xe0 define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_MASK #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_MASK 0x3ff define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_OFFSET 0 define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_FIELD #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_OFFSET}) define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_REG_OFFSET 0xe8 define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_MASK #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_MASK 0x3ff define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_OFFSET 0 define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_FIELD #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_OFFSET}) define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_REG_OFFSET 0xf0 define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_MASK #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_MASK 0x3ff define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_OFFSET 0 define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_FIELD #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_OFFSET}) define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_REG_OFFSET 0xf8 define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_MASK #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_MASK 0x3ff define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_OFFSET 0 define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_FIELD #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_OFFSET}) define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_PERF_COUNTER_FIELD_WIDTH #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_PERF_COUNTER_FIELD_WIDTH 48 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_PERF_COUNTER_FIELDS_PER_REG #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_PERF_COUNTER_FIELDS_PER_REG 1 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_MULTIREG_COUNT #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_MULTIREG_COUNT 16 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_REG_OFFSET 0x100 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_MASK #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_MASK 0xffffffffffff define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_OFFSET 0 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_FIELD #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_OFFSET}) define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_REG_OFFSET 0x108 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_MASK #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_MASK 0xffffffffffff define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_OFFSET 0 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_FIELD #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_OFFSET}) define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_REG_OFFSET 0x110 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_MASK #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_MASK 0xffffffffffff define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_OFFSET 0 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_FIELD #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_OFFSET}) define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_REG_OFFSET 0x118 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_MASK #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_MASK 0xffffffffffff define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_OFFSET 0 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_FIELD #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_OFFSET}) define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_REG_OFFSET 0x120 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_MASK #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_MASK 0xffffffffffff define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_OFFSET 0 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_FIELD #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_OFFSET}) define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_REG_OFFSET 0x128 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_MASK #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_MASK 0xffffffffffff define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_OFFSET 0 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_FIELD #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_OFFSET}) define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_REG_OFFSET 0x130 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_MASK #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_MASK 0xffffffffffff define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_OFFSET 0 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_FIELD #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_OFFSET}) define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_REG_OFFSET 0x138 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_MASK #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_MASK 0xffffffffffff define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_OFFSET 0 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_FIELD #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_OFFSET}) define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_REG_OFFSET 0x140 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_MASK #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_MASK 0xffffffffffff define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_OFFSET 0 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_FIELD #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_OFFSET}) define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_REG_OFFSET 0x148 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_MASK #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_MASK 0xffffffffffff define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_OFFSET 0 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_FIELD #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_OFFSET}) define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_REG_OFFSET 0x150 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_MASK #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_MASK 0xffffffffffff define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_OFFSET 0 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_FIELD #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_FIELD ((bitfield_field32_t){ \\ .mask = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_OFFSET}) define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_REG_OFFSET 0x158 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_MASK #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_MASK 0xffffffffffff define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_OFFSET 0 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_FIELD #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_FIELD ((bitfield_field32_t){ \\ .mask = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_OFFSET}) define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_REG_OFFSET 0x160 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_MASK #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_MASK 0xffffffffffff define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_OFFSET 0 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_FIELD #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_FIELD ((bitfield_field32_t){ \\ .mask = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_OFFSET}) define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_REG_OFFSET 0x168 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_MASK #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_MASK 0xffffffffffff define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_OFFSET 0 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_FIELD #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_FIELD ((bitfield_field32_t){ \\ .mask = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_OFFSET}) define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_REG_OFFSET 0x170 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_MASK #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_MASK 0xffffffffffff define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_OFFSET 0 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_FIELD #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_FIELD ((bitfield_field32_t){ \\ .mask = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_OFFSET}) define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_REG_OFFSET 0x178 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_MASK #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_MASK 0xffffffffffff define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_OFFSET 0 define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_FIELD #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_FIELD ((bitfield_field32_t){ \\ .mask = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_OFFSET}) define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_REG_OFFSET 0x180 define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_MASK #define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_MASK 0xffffffff define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_OFFSET 0 define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_FIELD #define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_MASK, \\ .index = SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_OFFSET}) define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_REG_OFFSET 0x188 define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_MASK #define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_MASK 0xffffffff define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_OFFSET 0 define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_FIELD #define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_OFFSET}) define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_REG_OFFSET 0x190 define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_MASK #define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_MASK 0xffffffff define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_OFFSET 0 define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_FIELD #define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_MASK, \\ .index = SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_OFFSET}) define SNITCH_CLUSTER_PERIPHERAL_ICACHE_PREFETCH_ENABLE_REG_OFFSET #define SNITCH_CLUSTER_PERIPHERAL_ICACHE_PREFETCH_ENABLE_REG_OFFSET 0x198 define SNITCH_CLUSTER_PERIPHERAL_ICACHE_PREFETCH_ENABLE_ICACHE_PREFETCH_ENABLE_BIT #define SNITCH_CLUSTER_PERIPHERAL_ICACHE_PREFETCH_ENABLE_ICACHE_PREFETCH_ENABLE_BIT 0 Source code // Generated register defines for snitch_cluster_peripheral // Copyright information found in source file: // Copyright 2020 ETH Zurich and University of Bologna. // Licensing information found in source file: // Licensed under Solderpad Hardware License, Version 0.51, see LICENSE for // details. SPDX-License-Identifier: SHL-0.51 #ifndef _SNITCH_CLUSTER_PERIPHERAL_REG_DEFS_ #define _SNITCH_CLUSTER_PERIPHERAL_REG_DEFS_ #ifdef __cplusplus extern \"C\" { #endif // Number of performance counters #define SNITCH_CLUSTER_PERIPHERAL_PARAM_NUM_PERF_COUNTERS 16 // Register width #define SNITCH_CLUSTER_PERIPHERAL_PARAM_REG_WIDTH 64 // Enable particular performance counter and start tracking. (common // parameters) // Enable particular performance counter and start tracking. #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_REG_OFFSET 0x0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_CYCLE_0_BIT 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_TCDM_ACCESSED_0_BIT 1 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_TCDM_CONGESTED_0_BIT 2 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_FPU_0_BIT 3 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_FPU_SEQ_0_BIT 4 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_CORE_TO_FPU_0_BIT \\ 5 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_INSTR_0_BIT 6 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_LOAD_0_BIT 7 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_I_0_BIT 8 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_ACC_0_BIT 9 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_STALL_0_BIT 10 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_STALL_0_BIT 11 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_STALL_0_BIT 12 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_STALL_0_BIT 13 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUF_W_STALL_0_BIT 14 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUF_R_STALL_0_BIT 15 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_DONE_0_BIT 16 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_BW_0_BIT 17 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_DONE_0_BIT 18 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_BW_0_BIT 19 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_DONE_0_BIT 20 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_BW_0_BIT 21 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_DONE_0_BIT 22 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_BW_0_BIT 23 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_B_DONE_0_BIT 24 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUSY_0_BIT 25 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_MISS_0_BIT 26 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_HIT_0_BIT 27 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_PREFETCH_0_BIT 28 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_DOUBLE_HIT_0_BIT \\ 29 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_STALL_0_BIT 30 // Enable particular performance counter and start tracking. #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_REG_OFFSET 0x8 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_CYCLE_1_BIT 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_TCDM_ACCESSED_1_BIT 1 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_TCDM_CONGESTED_1_BIT 2 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_FPU_1_BIT 3 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_FPU_SEQ_1_BIT 4 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_CORE_TO_FPU_1_BIT \\ 5 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_INSTR_1_BIT 6 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_LOAD_1_BIT 7 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_I_1_BIT 8 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_ACC_1_BIT 9 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_STALL_1_BIT 10 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_STALL_1_BIT 11 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_STALL_1_BIT 12 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_STALL_1_BIT 13 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUF_W_STALL_1_BIT 14 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUF_R_STALL_1_BIT 15 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_DONE_1_BIT 16 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_BW_1_BIT 17 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_DONE_1_BIT 18 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_BW_1_BIT 19 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_DONE_1_BIT 20 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_BW_1_BIT 21 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_DONE_1_BIT 22 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_BW_1_BIT 23 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_B_DONE_1_BIT 24 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUSY_1_BIT 25 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_MISS_1_BIT 26 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_HIT_1_BIT 27 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_PREFETCH_1_BIT 28 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_DOUBLE_HIT_1_BIT \\ 29 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_STALL_1_BIT 30 // Enable particular performance counter and start tracking. #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_REG_OFFSET 0x10 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_CYCLE_2_BIT 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_TCDM_ACCESSED_2_BIT 1 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_TCDM_CONGESTED_2_BIT 2 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_FPU_2_BIT 3 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_FPU_SEQ_2_BIT 4 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_CORE_TO_FPU_2_BIT \\ 5 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_INSTR_2_BIT 6 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_LOAD_2_BIT 7 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_I_2_BIT 8 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_ACC_2_BIT 9 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_STALL_2_BIT 10 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_STALL_2_BIT 11 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_STALL_2_BIT 12 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_STALL_2_BIT 13 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUF_W_STALL_2_BIT 14 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUF_R_STALL_2_BIT 15 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_DONE_2_BIT 16 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_BW_2_BIT 17 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_DONE_2_BIT 18 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_BW_2_BIT 19 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_DONE_2_BIT 20 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_BW_2_BIT 21 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_DONE_2_BIT 22 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_BW_2_BIT 23 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_B_DONE_2_BIT 24 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUSY_2_BIT 25 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_MISS_2_BIT 26 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_HIT_2_BIT 27 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_PREFETCH_2_BIT 28 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_DOUBLE_HIT_2_BIT \\ 29 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_STALL_2_BIT 30 // Enable particular performance counter and start tracking. #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_REG_OFFSET 0x18 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_CYCLE_3_BIT 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_TCDM_ACCESSED_3_BIT 1 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_TCDM_CONGESTED_3_BIT 2 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_FPU_3_BIT 3 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_FPU_SEQ_3_BIT 4 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_CORE_TO_FPU_3_BIT \\ 5 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_INSTR_3_BIT 6 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_LOAD_3_BIT 7 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_I_3_BIT 8 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_ACC_3_BIT 9 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_STALL_3_BIT 10 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_STALL_3_BIT 11 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_STALL_3_BIT 12 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_STALL_3_BIT 13 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUF_W_STALL_3_BIT 14 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUF_R_STALL_3_BIT 15 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_DONE_3_BIT 16 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_BW_3_BIT 17 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_DONE_3_BIT 18 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_BW_3_BIT 19 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_DONE_3_BIT 20 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_BW_3_BIT 21 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_DONE_3_BIT 22 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_BW_3_BIT 23 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_B_DONE_3_BIT 24 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUSY_3_BIT 25 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_MISS_3_BIT 26 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_HIT_3_BIT 27 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_PREFETCH_3_BIT 28 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_DOUBLE_HIT_3_BIT \\ 29 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_STALL_3_BIT 30 // Enable particular performance counter and start tracking. #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_REG_OFFSET 0x20 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_CYCLE_4_BIT 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_TCDM_ACCESSED_4_BIT 1 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_TCDM_CONGESTED_4_BIT 2 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_FPU_4_BIT 3 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_FPU_SEQ_4_BIT 4 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_CORE_TO_FPU_4_BIT \\ 5 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_INSTR_4_BIT 6 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_LOAD_4_BIT 7 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_I_4_BIT 8 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_ACC_4_BIT 9 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_STALL_4_BIT 10 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_STALL_4_BIT 11 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_STALL_4_BIT 12 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_STALL_4_BIT 13 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUF_W_STALL_4_BIT 14 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUF_R_STALL_4_BIT 15 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_DONE_4_BIT 16 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_BW_4_BIT 17 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_DONE_4_BIT 18 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_BW_4_BIT 19 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_DONE_4_BIT 20 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_BW_4_BIT 21 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_DONE_4_BIT 22 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_BW_4_BIT 23 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_B_DONE_4_BIT 24 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUSY_4_BIT 25 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_MISS_4_BIT 26 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_HIT_4_BIT 27 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_PREFETCH_4_BIT 28 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_DOUBLE_HIT_4_BIT \\ 29 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_STALL_4_BIT 30 // Enable particular performance counter and start tracking. #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_REG_OFFSET 0x28 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_CYCLE_5_BIT 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_TCDM_ACCESSED_5_BIT 1 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_TCDM_CONGESTED_5_BIT 2 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_FPU_5_BIT 3 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_FPU_SEQ_5_BIT 4 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_CORE_TO_FPU_5_BIT \\ 5 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_INSTR_5_BIT 6 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_LOAD_5_BIT 7 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_I_5_BIT 8 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_ACC_5_BIT 9 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_STALL_5_BIT 10 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_STALL_5_BIT 11 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_STALL_5_BIT 12 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_STALL_5_BIT 13 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUF_W_STALL_5_BIT 14 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUF_R_STALL_5_BIT 15 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_DONE_5_BIT 16 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_BW_5_BIT 17 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_DONE_5_BIT 18 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_BW_5_BIT 19 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_DONE_5_BIT 20 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_BW_5_BIT 21 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_DONE_5_BIT 22 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_BW_5_BIT 23 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_B_DONE_5_BIT 24 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUSY_5_BIT 25 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_MISS_5_BIT 26 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_HIT_5_BIT 27 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_PREFETCH_5_BIT 28 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_DOUBLE_HIT_5_BIT \\ 29 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_STALL_5_BIT 30 // Enable particular performance counter and start tracking. #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_REG_OFFSET 0x30 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_CYCLE_6_BIT 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_TCDM_ACCESSED_6_BIT 1 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_TCDM_CONGESTED_6_BIT 2 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_FPU_6_BIT 3 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_FPU_SEQ_6_BIT 4 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_CORE_TO_FPU_6_BIT \\ 5 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_INSTR_6_BIT 6 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_LOAD_6_BIT 7 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_I_6_BIT 8 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_ACC_6_BIT 9 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_STALL_6_BIT 10 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_STALL_6_BIT 11 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_STALL_6_BIT 12 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_STALL_6_BIT 13 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUF_W_STALL_6_BIT 14 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUF_R_STALL_6_BIT 15 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_DONE_6_BIT 16 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_BW_6_BIT 17 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_DONE_6_BIT 18 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_BW_6_BIT 19 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_DONE_6_BIT 20 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_BW_6_BIT 21 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_DONE_6_BIT 22 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_BW_6_BIT 23 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_B_DONE_6_BIT 24 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUSY_6_BIT 25 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_MISS_6_BIT 26 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_HIT_6_BIT 27 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_PREFETCH_6_BIT 28 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_DOUBLE_HIT_6_BIT \\ 29 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_STALL_6_BIT 30 // Enable particular performance counter and start tracking. #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_REG_OFFSET 0x38 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_CYCLE_7_BIT 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_TCDM_ACCESSED_7_BIT 1 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_TCDM_CONGESTED_7_BIT 2 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_FPU_7_BIT 3 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_FPU_SEQ_7_BIT 4 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_CORE_TO_FPU_7_BIT \\ 5 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_INSTR_7_BIT 6 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_LOAD_7_BIT 7 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_I_7_BIT 8 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_ACC_7_BIT 9 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_STALL_7_BIT 10 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_STALL_7_BIT 11 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_STALL_7_BIT 12 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_STALL_7_BIT 13 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUF_W_STALL_7_BIT 14 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUF_R_STALL_7_BIT 15 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_DONE_7_BIT 16 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_BW_7_BIT 17 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_DONE_7_BIT 18 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_BW_7_BIT 19 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_DONE_7_BIT 20 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_BW_7_BIT 21 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_DONE_7_BIT 22 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_BW_7_BIT 23 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_B_DONE_7_BIT 24 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUSY_7_BIT 25 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_MISS_7_BIT 26 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_HIT_7_BIT 27 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_PREFETCH_7_BIT 28 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_DOUBLE_HIT_7_BIT \\ 29 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_STALL_7_BIT 30 // Enable particular performance counter and start tracking. #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_REG_OFFSET 0x40 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_CYCLE_8_BIT 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_TCDM_ACCESSED_8_BIT 1 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_TCDM_CONGESTED_8_BIT 2 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_FPU_8_BIT 3 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_FPU_SEQ_8_BIT 4 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_CORE_TO_FPU_8_BIT \\ 5 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_INSTR_8_BIT 6 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_LOAD_8_BIT 7 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_I_8_BIT 8 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_ACC_8_BIT 9 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_STALL_8_BIT 10 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_STALL_8_BIT 11 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_STALL_8_BIT 12 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_STALL_8_BIT 13 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUF_W_STALL_8_BIT 14 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUF_R_STALL_8_BIT 15 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_DONE_8_BIT 16 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_BW_8_BIT 17 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_DONE_8_BIT 18 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_BW_8_BIT 19 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_DONE_8_BIT 20 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_BW_8_BIT 21 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_DONE_8_BIT 22 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_BW_8_BIT 23 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_B_DONE_8_BIT 24 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUSY_8_BIT 25 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_MISS_8_BIT 26 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_HIT_8_BIT 27 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_PREFETCH_8_BIT 28 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_DOUBLE_HIT_8_BIT \\ 29 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_STALL_8_BIT 30 // Enable particular performance counter and start tracking. #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_REG_OFFSET 0x48 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_CYCLE_9_BIT 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_TCDM_ACCESSED_9_BIT 1 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_TCDM_CONGESTED_9_BIT 2 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_FPU_9_BIT 3 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_FPU_SEQ_9_BIT 4 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_CORE_TO_FPU_9_BIT \\ 5 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_INSTR_9_BIT 6 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_LOAD_9_BIT 7 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_I_9_BIT 8 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_ACC_9_BIT 9 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_STALL_9_BIT 10 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_STALL_9_BIT 11 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_STALL_9_BIT 12 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_STALL_9_BIT 13 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUF_W_STALL_9_BIT 14 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUF_R_STALL_9_BIT 15 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_DONE_9_BIT 16 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_BW_9_BIT 17 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_DONE_9_BIT 18 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_BW_9_BIT 19 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_DONE_9_BIT 20 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_BW_9_BIT 21 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_DONE_9_BIT 22 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_BW_9_BIT 23 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_B_DONE_9_BIT 24 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUSY_9_BIT 25 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_MISS_9_BIT 26 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_HIT_9_BIT 27 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_PREFETCH_9_BIT 28 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_DOUBLE_HIT_9_BIT \\ 29 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_STALL_9_BIT 30 // Enable particular performance counter and start tracking. #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_REG_OFFSET 0x50 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_CYCLE_10_BIT 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_TCDM_ACCESSED_10_BIT 1 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_TCDM_CONGESTED_10_BIT 2 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_FPU_10_BIT 3 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_FPU_SEQ_10_BIT 4 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_CORE_TO_FPU_10_BIT \\ 5 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_INSTR_10_BIT 6 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_LOAD_10_BIT 7 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_I_10_BIT 8 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_ACC_10_BIT 9 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_STALL_10_BIT 10 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_STALL_10_BIT 11 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_STALL_10_BIT 12 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_STALL_10_BIT 13 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUF_W_STALL_10_BIT \\ 14 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUF_R_STALL_10_BIT \\ 15 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_DONE_10_BIT 16 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_BW_10_BIT 17 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_DONE_10_BIT 18 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_BW_10_BIT 19 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_DONE_10_BIT 20 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_BW_10_BIT 21 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_DONE_10_BIT 22 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_BW_10_BIT 23 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_B_DONE_10_BIT 24 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUSY_10_BIT 25 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_MISS_10_BIT 26 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_HIT_10_BIT 27 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_PREFETCH_10_BIT \\ 28 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_DOUBLE_HIT_10_BIT \\ 29 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_STALL_10_BIT 30 // Enable particular performance counter and start tracking. #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_REG_OFFSET 0x58 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_CYCLE_11_BIT 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_TCDM_ACCESSED_11_BIT 1 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_TCDM_CONGESTED_11_BIT 2 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_FPU_11_BIT 3 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_FPU_SEQ_11_BIT 4 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_CORE_TO_FPU_11_BIT \\ 5 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_INSTR_11_BIT 6 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_LOAD_11_BIT 7 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_I_11_BIT 8 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_ACC_11_BIT 9 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_STALL_11_BIT 10 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_STALL_11_BIT 11 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_STALL_11_BIT 12 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_STALL_11_BIT 13 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUF_W_STALL_11_BIT \\ 14 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUF_R_STALL_11_BIT \\ 15 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_DONE_11_BIT 16 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_BW_11_BIT 17 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_DONE_11_BIT 18 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_BW_11_BIT 19 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_DONE_11_BIT 20 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_BW_11_BIT 21 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_DONE_11_BIT 22 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_BW_11_BIT 23 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_B_DONE_11_BIT 24 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUSY_11_BIT 25 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_MISS_11_BIT 26 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_HIT_11_BIT 27 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_PREFETCH_11_BIT \\ 28 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_DOUBLE_HIT_11_BIT \\ 29 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_STALL_11_BIT 30 // Enable particular performance counter and start tracking. #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_REG_OFFSET 0x60 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_CYCLE_12_BIT 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_TCDM_ACCESSED_12_BIT 1 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_TCDM_CONGESTED_12_BIT 2 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_FPU_12_BIT 3 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_FPU_SEQ_12_BIT 4 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_CORE_TO_FPU_12_BIT \\ 5 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_INSTR_12_BIT 6 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_LOAD_12_BIT 7 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_I_12_BIT 8 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_ACC_12_BIT 9 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_STALL_12_BIT 10 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_STALL_12_BIT 11 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_STALL_12_BIT 12 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_STALL_12_BIT 13 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUF_W_STALL_12_BIT \\ 14 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUF_R_STALL_12_BIT \\ 15 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_DONE_12_BIT 16 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_BW_12_BIT 17 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_DONE_12_BIT 18 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_BW_12_BIT 19 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_DONE_12_BIT 20 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_BW_12_BIT 21 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_DONE_12_BIT 22 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_BW_12_BIT 23 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_B_DONE_12_BIT 24 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUSY_12_BIT 25 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_MISS_12_BIT 26 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_HIT_12_BIT 27 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_PREFETCH_12_BIT \\ 28 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_DOUBLE_HIT_12_BIT \\ 29 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_STALL_12_BIT 30 // Enable particular performance counter and start tracking. #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_REG_OFFSET 0x68 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_CYCLE_13_BIT 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_TCDM_ACCESSED_13_BIT 1 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_TCDM_CONGESTED_13_BIT 2 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_FPU_13_BIT 3 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_FPU_SEQ_13_BIT 4 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_CORE_TO_FPU_13_BIT \\ 5 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_INSTR_13_BIT 6 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_LOAD_13_BIT 7 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_I_13_BIT 8 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_ACC_13_BIT 9 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_STALL_13_BIT 10 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_STALL_13_BIT 11 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_STALL_13_BIT 12 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_STALL_13_BIT 13 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUF_W_STALL_13_BIT \\ 14 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUF_R_STALL_13_BIT \\ 15 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_DONE_13_BIT 16 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_BW_13_BIT 17 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_DONE_13_BIT 18 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_BW_13_BIT 19 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_DONE_13_BIT 20 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_BW_13_BIT 21 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_DONE_13_BIT 22 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_BW_13_BIT 23 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_B_DONE_13_BIT 24 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUSY_13_BIT 25 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_MISS_13_BIT 26 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_HIT_13_BIT 27 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_PREFETCH_13_BIT \\ 28 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_DOUBLE_HIT_13_BIT \\ 29 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_STALL_13_BIT 30 // Enable particular performance counter and start tracking. #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_REG_OFFSET 0x70 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_CYCLE_14_BIT 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_TCDM_ACCESSED_14_BIT 1 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_TCDM_CONGESTED_14_BIT 2 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_FPU_14_BIT 3 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_FPU_SEQ_14_BIT 4 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_CORE_TO_FPU_14_BIT \\ 5 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_INSTR_14_BIT 6 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_LOAD_14_BIT 7 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_I_14_BIT 8 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_ACC_14_BIT 9 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_STALL_14_BIT 10 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_STALL_14_BIT 11 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_STALL_14_BIT 12 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_STALL_14_BIT 13 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUF_W_STALL_14_BIT \\ 14 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUF_R_STALL_14_BIT \\ 15 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_DONE_14_BIT 16 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_BW_14_BIT 17 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_DONE_14_BIT 18 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_BW_14_BIT 19 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_DONE_14_BIT 20 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_BW_14_BIT 21 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_DONE_14_BIT 22 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_BW_14_BIT 23 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_B_DONE_14_BIT 24 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUSY_14_BIT 25 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_MISS_14_BIT 26 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_HIT_14_BIT 27 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_PREFETCH_14_BIT \\ 28 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_DOUBLE_HIT_14_BIT \\ 29 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_STALL_14_BIT 30 // Enable particular performance counter and start tracking. #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_REG_OFFSET 0x78 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_CYCLE_15_BIT 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_TCDM_ACCESSED_15_BIT 1 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_TCDM_CONGESTED_15_BIT 2 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_FPU_15_BIT 3 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_FPU_SEQ_15_BIT 4 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_CORE_TO_FPU_15_BIT \\ 5 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_INSTR_15_BIT 6 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_LOAD_15_BIT 7 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_I_15_BIT 8 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_ACC_15_BIT 9 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_STALL_15_BIT 10 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_STALL_15_BIT 11 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_STALL_15_BIT 12 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_STALL_15_BIT 13 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUF_W_STALL_15_BIT \\ 14 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUF_R_STALL_15_BIT \\ 15 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_DONE_15_BIT 16 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_BW_15_BIT 17 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_DONE_15_BIT 18 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_BW_15_BIT 19 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_DONE_15_BIT 20 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_BW_15_BIT 21 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_DONE_15_BIT 22 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_BW_15_BIT 23 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_B_DONE_15_BIT 24 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUSY_15_BIT 25 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_MISS_15_BIT 26 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_HIT_15_BIT 27 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_PREFETCH_15_BIT \\ 28 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_DOUBLE_HIT_15_BIT \\ 29 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_STALL_15_BIT 30 // Select from which hart in the cluster, starting from `0`, #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_HART_SELECT_FIELD_WIDTH 10 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_HART_SELECT_FIELDS_PER_REG 6 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_MULTIREG_COUNT 16 // Select from which hart in the cluster, starting from `0`, #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_REG_OFFSET 0x80 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_MASK 0x3ff #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_OFFSET}) // Select from which hart in the cluster, starting from `0`, #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_REG_OFFSET 0x88 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_MASK 0x3ff #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_OFFSET}) // Select from which hart in the cluster, starting from `0`, #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_REG_OFFSET 0x90 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_MASK 0x3ff #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_OFFSET}) // Select from which hart in the cluster, starting from `0`, #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_REG_OFFSET 0x98 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_MASK 0x3ff #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_OFFSET}) // Select from which hart in the cluster, starting from `0`, #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_REG_OFFSET 0xa0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_MASK 0x3ff #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_OFFSET}) // Select from which hart in the cluster, starting from `0`, #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_REG_OFFSET 0xa8 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_MASK 0x3ff #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_OFFSET}) // Select from which hart in the cluster, starting from `0`, #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_REG_OFFSET 0xb0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_MASK 0x3ff #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_OFFSET}) // Select from which hart in the cluster, starting from `0`, #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_REG_OFFSET 0xb8 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_MASK 0x3ff #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_OFFSET}) // Select from which hart in the cluster, starting from `0`, #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_REG_OFFSET 0xc0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_MASK 0x3ff #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_OFFSET}) // Select from which hart in the cluster, starting from `0`, #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_REG_OFFSET 0xc8 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_MASK 0x3ff #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_OFFSET}) // Select from which hart in the cluster, starting from `0`, #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_REG_OFFSET 0xd0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_MASK 0x3ff #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_OFFSET}) // Select from which hart in the cluster, starting from `0`, #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_REG_OFFSET 0xd8 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_MASK 0x3ff #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_OFFSET}) // Select from which hart in the cluster, starting from `0`, #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_REG_OFFSET 0xe0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_MASK 0x3ff #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_OFFSET}) // Select from which hart in the cluster, starting from `0`, #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_REG_OFFSET 0xe8 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_MASK 0x3ff #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_OFFSET}) // Select from which hart in the cluster, starting from `0`, #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_REG_OFFSET 0xf0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_MASK 0x3ff #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_OFFSET}) // Select from which hart in the cluster, starting from `0`, #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_REG_OFFSET 0xf8 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_MASK 0x3ff #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_OFFSET}) // Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending // on what #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_PERF_COUNTER_FIELD_WIDTH 48 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_PERF_COUNTER_FIELDS_PER_REG 1 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_MULTIREG_COUNT 16 // Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending // on what #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_REG_OFFSET 0x100 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_MASK \\ 0xffffffffffff #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_OFFSET}) // Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending // on what #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_REG_OFFSET 0x108 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_MASK \\ 0xffffffffffff #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_OFFSET}) // Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending // on what #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_REG_OFFSET 0x110 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_MASK \\ 0xffffffffffff #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_OFFSET}) // Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending // on what #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_REG_OFFSET 0x118 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_MASK \\ 0xffffffffffff #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_OFFSET}) // Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending // on what #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_REG_OFFSET 0x120 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_MASK \\ 0xffffffffffff #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_OFFSET}) // Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending // on what #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_REG_OFFSET 0x128 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_MASK \\ 0xffffffffffff #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_OFFSET}) // Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending // on what #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_REG_OFFSET 0x130 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_MASK \\ 0xffffffffffff #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_OFFSET}) // Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending // on what #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_REG_OFFSET 0x138 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_MASK \\ 0xffffffffffff #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_OFFSET}) // Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending // on what #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_REG_OFFSET 0x140 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_MASK \\ 0xffffffffffff #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_OFFSET}) // Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending // on what #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_REG_OFFSET 0x148 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_MASK \\ 0xffffffffffff #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_OFFSET}) // Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending // on what #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_REG_OFFSET 0x150 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_MASK \\ 0xffffffffffff #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_OFFSET}) // Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending // on what #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_REG_OFFSET 0x158 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_MASK \\ 0xffffffffffff #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_OFFSET}) // Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending // on what #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_REG_OFFSET 0x160 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_MASK \\ 0xffffffffffff #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_OFFSET}) // Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending // on what #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_REG_OFFSET 0x168 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_MASK \\ 0xffffffffffff #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_OFFSET}) // Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending // on what #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_REG_OFFSET 0x170 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_MASK \\ 0xffffffffffff #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_OFFSET}) // Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending // on what #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_REG_OFFSET 0x178 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_MASK \\ 0xffffffffffff #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_OFFSET}) // Set bits in the cluster-local CLINT. Writing a 1 at location i sets the // cluster-local interrupt #define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_REG_OFFSET 0x180 #define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_MASK 0xffffffff #define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_MASK, \\ .index = SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_OFFSET}) // Clear bits in the cluster-local CLINT. Writing a 1 at location i clears // the cluster-local interrupt #define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_REG_OFFSET 0x188 #define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_MASK 0xffffffff #define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_OFFSET}) // Hardware barrier register. Loads to this register will block until all // cores have #define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_REG_OFFSET 0x190 #define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_MASK 0xffffffff #define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_MASK, \\ .index = SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_OFFSET}) // Controls prefetching of the instruction cache. #define SNITCH_CLUSTER_PERIPHERAL_ICACHE_PREFETCH_ENABLE_REG_OFFSET 0x198 #define SNITCH_CLUSTER_PERIPHERAL_ICACHE_PREFETCH_ENABLE_ICACHE_PREFETCH_ENABLE_BIT \\ 0 #ifdef __cplusplus } // extern \"C\" #endif #endif // _SNITCH_CLUSTER_PERIPHERAL_REG_DEFS_ // End generated register defines for snitch_cluster_peripheral Updated on 2022-05-17 at 12:28:58 +0000","title":"snRuntime/include/snitch_cluster_peripheral.h"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#snruntimeincludesnitch_cluster_peripheralh","text":"","title":"snRuntime/include/snitch_cluster_peripheral.h"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#defines","text":"Name SNITCH_CLUSTER_PERIPHERAL_PARAM_NUM_PERF_COUNTERS SNITCH_CLUSTER_PERIPHERAL_PARAM_REG_WIDTH SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_CYCLE_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_TCDM_ACCESSED_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_TCDM_CONGESTED_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_FPU_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_FPU_SEQ_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_CORE_TO_FPU_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_INSTR_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_LOAD_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_I_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_ACC_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_STALL_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_STALL_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_STALL_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_STALL_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUF_W_STALL_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUF_R_STALL_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_DONE_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_BW_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_DONE_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_BW_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_DONE_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_BW_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_DONE_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_BW_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_B_DONE_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUSY_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_MISS_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_HIT_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_PREFETCH_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_DOUBLE_HIT_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_STALL_0_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_CYCLE_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_TCDM_ACCESSED_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_TCDM_CONGESTED_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_FPU_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_FPU_SEQ_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_CORE_TO_FPU_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_INSTR_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_LOAD_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_I_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_ACC_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_STALL_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_STALL_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_STALL_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_STALL_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUF_W_STALL_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUF_R_STALL_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_DONE_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_BW_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_DONE_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_BW_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_DONE_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_BW_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_DONE_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_BW_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_B_DONE_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUSY_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_MISS_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_HIT_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_PREFETCH_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_DOUBLE_HIT_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_STALL_1_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_CYCLE_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_TCDM_ACCESSED_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_TCDM_CONGESTED_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_FPU_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_FPU_SEQ_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_CORE_TO_FPU_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_INSTR_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_LOAD_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_I_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_ACC_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_STALL_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_STALL_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_STALL_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_STALL_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUF_W_STALL_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUF_R_STALL_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_DONE_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_BW_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_DONE_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_BW_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_DONE_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_BW_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_DONE_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_BW_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_B_DONE_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUSY_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_MISS_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_HIT_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_PREFETCH_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_DOUBLE_HIT_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_STALL_2_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_CYCLE_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_TCDM_ACCESSED_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_TCDM_CONGESTED_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_FPU_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_FPU_SEQ_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_CORE_TO_FPU_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_INSTR_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_LOAD_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_I_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_ACC_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_STALL_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_STALL_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_STALL_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_STALL_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUF_W_STALL_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUF_R_STALL_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_DONE_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_BW_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_DONE_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_BW_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_DONE_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_BW_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_DONE_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_BW_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_B_DONE_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUSY_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_MISS_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_HIT_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_PREFETCH_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_DOUBLE_HIT_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_STALL_3_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_CYCLE_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_TCDM_ACCESSED_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_TCDM_CONGESTED_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_FPU_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_FPU_SEQ_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_CORE_TO_FPU_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_INSTR_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_LOAD_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_I_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_ACC_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_STALL_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_STALL_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_STALL_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_STALL_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUF_W_STALL_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUF_R_STALL_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_DONE_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_BW_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_DONE_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_BW_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_DONE_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_BW_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_DONE_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_BW_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_B_DONE_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUSY_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_MISS_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_HIT_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_PREFETCH_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_DOUBLE_HIT_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_STALL_4_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_CYCLE_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_TCDM_ACCESSED_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_TCDM_CONGESTED_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_FPU_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_FPU_SEQ_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_CORE_TO_FPU_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_INSTR_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_LOAD_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_I_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_ACC_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_STALL_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_STALL_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_STALL_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_STALL_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUF_W_STALL_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUF_R_STALL_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_DONE_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_BW_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_DONE_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_BW_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_DONE_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_BW_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_DONE_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_BW_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_B_DONE_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUSY_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_MISS_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_HIT_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_PREFETCH_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_DOUBLE_HIT_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_STALL_5_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_CYCLE_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_TCDM_ACCESSED_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_TCDM_CONGESTED_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_FPU_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_FPU_SEQ_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_CORE_TO_FPU_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_INSTR_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_LOAD_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_I_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_ACC_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_STALL_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_STALL_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_STALL_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_STALL_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUF_W_STALL_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUF_R_STALL_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_DONE_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_BW_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_DONE_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_BW_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_DONE_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_BW_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_DONE_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_BW_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_B_DONE_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUSY_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_MISS_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_HIT_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_PREFETCH_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_DOUBLE_HIT_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_STALL_6_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_CYCLE_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_TCDM_ACCESSED_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_TCDM_CONGESTED_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_FPU_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_FPU_SEQ_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_CORE_TO_FPU_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_INSTR_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_LOAD_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_I_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_ACC_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_STALL_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_STALL_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_STALL_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_STALL_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUF_W_STALL_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUF_R_STALL_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_DONE_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_BW_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_DONE_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_BW_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_DONE_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_BW_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_DONE_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_BW_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_B_DONE_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUSY_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_MISS_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_HIT_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_PREFETCH_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_DOUBLE_HIT_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_STALL_7_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_CYCLE_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_TCDM_ACCESSED_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_TCDM_CONGESTED_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_FPU_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_FPU_SEQ_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_CORE_TO_FPU_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_INSTR_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_LOAD_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_I_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_ACC_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_STALL_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_STALL_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_STALL_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_STALL_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUF_W_STALL_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUF_R_STALL_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_DONE_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_BW_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_DONE_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_BW_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_DONE_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_BW_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_DONE_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_BW_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_B_DONE_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUSY_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_MISS_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_HIT_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_PREFETCH_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_DOUBLE_HIT_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_STALL_8_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_CYCLE_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_TCDM_ACCESSED_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_TCDM_CONGESTED_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_FPU_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_FPU_SEQ_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_CORE_TO_FPU_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_INSTR_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_LOAD_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_I_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_ACC_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_STALL_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_STALL_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_STALL_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_STALL_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUF_W_STALL_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUF_R_STALL_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_DONE_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_BW_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_DONE_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_BW_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_DONE_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_BW_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_DONE_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_BW_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_B_DONE_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUSY_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_MISS_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_HIT_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_PREFETCH_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_DOUBLE_HIT_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_STALL_9_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_CYCLE_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_TCDM_ACCESSED_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_TCDM_CONGESTED_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_FPU_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_FPU_SEQ_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_CORE_TO_FPU_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_INSTR_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_LOAD_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_I_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_ACC_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_STALL_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_STALL_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_STALL_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_STALL_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUF_W_STALL_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUF_R_STALL_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_DONE_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_BW_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_DONE_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_BW_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_DONE_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_BW_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_DONE_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_BW_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_B_DONE_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUSY_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_MISS_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_HIT_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_PREFETCH_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_DOUBLE_HIT_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_STALL_10_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_CYCLE_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_TCDM_ACCESSED_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_TCDM_CONGESTED_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_FPU_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_FPU_SEQ_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_CORE_TO_FPU_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_INSTR_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_LOAD_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_I_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_ACC_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_STALL_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_STALL_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_STALL_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_STALL_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUF_W_STALL_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUF_R_STALL_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_DONE_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_BW_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_DONE_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_BW_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_DONE_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_BW_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_DONE_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_BW_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_B_DONE_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUSY_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_MISS_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_HIT_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_PREFETCH_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_DOUBLE_HIT_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_STALL_11_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_CYCLE_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_TCDM_ACCESSED_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_TCDM_CONGESTED_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_FPU_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_FPU_SEQ_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_CORE_TO_FPU_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_INSTR_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_LOAD_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_I_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_ACC_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_STALL_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_STALL_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_STALL_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_STALL_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUF_W_STALL_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUF_R_STALL_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_DONE_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_BW_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_DONE_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_BW_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_DONE_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_BW_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_DONE_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_BW_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_B_DONE_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUSY_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_MISS_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_HIT_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_PREFETCH_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_DOUBLE_HIT_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_STALL_12_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_CYCLE_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_TCDM_ACCESSED_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_TCDM_CONGESTED_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_FPU_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_FPU_SEQ_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_CORE_TO_FPU_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_INSTR_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_LOAD_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_I_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_ACC_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_STALL_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_STALL_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_STALL_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_STALL_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUF_W_STALL_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUF_R_STALL_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_DONE_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_BW_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_DONE_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_BW_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_DONE_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_BW_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_DONE_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_BW_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_B_DONE_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUSY_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_MISS_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_HIT_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_PREFETCH_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_DOUBLE_HIT_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_STALL_13_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_CYCLE_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_TCDM_ACCESSED_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_TCDM_CONGESTED_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_FPU_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_FPU_SEQ_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_CORE_TO_FPU_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_INSTR_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_LOAD_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_I_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_ACC_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_STALL_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_STALL_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_STALL_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_STALL_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUF_W_STALL_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUF_R_STALL_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_DONE_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_BW_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_DONE_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_BW_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_DONE_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_BW_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_DONE_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_BW_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_B_DONE_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUSY_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_MISS_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_HIT_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_PREFETCH_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_DOUBLE_HIT_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_STALL_14_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_CYCLE_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_TCDM_ACCESSED_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_TCDM_CONGESTED_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_FPU_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_FPU_SEQ_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_CORE_TO_FPU_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_INSTR_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_LOAD_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_I_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_ACC_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_STALL_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_STALL_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_STALL_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_STALL_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUF_W_STALL_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUF_R_STALL_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_DONE_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_BW_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_DONE_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_BW_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_DONE_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_BW_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_DONE_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_BW_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_B_DONE_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUSY_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_MISS_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_HIT_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_PREFETCH_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_DOUBLE_HIT_15_BIT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_STALL_15_BIT SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_HART_SELECT_FIELD_WIDTH SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_HART_SELECT_FIELDS_PER_REG SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_MULTIREG_COUNT SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_MASK SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_FIELD SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_MASK SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_FIELD SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_MASK SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_FIELD SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_MASK SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_FIELD SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_MASK SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_FIELD SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_MASK SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_FIELD SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_MASK SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_FIELD SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_MASK SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_FIELD SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_MASK SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_FIELD SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_MASK SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_FIELD SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_MASK SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_FIELD SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_MASK SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_FIELD SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_MASK SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_FIELD SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_MASK SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_FIELD SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_MASK SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_FIELD SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_MASK SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_OFFSET SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_FIELD SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_PERF_COUNTER_FIELD_WIDTH SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_PERF_COUNTER_FIELDS_PER_REG SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_MULTIREG_COUNT SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_MASK SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_FIELD SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_MASK SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_FIELD SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_MASK SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_FIELD SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_MASK SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_FIELD SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_MASK SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_FIELD SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_MASK SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_FIELD SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_MASK SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_FIELD SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_MASK SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_FIELD SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_MASK SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_FIELD SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_MASK SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_FIELD SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_MASK SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_FIELD SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_MASK SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_FIELD SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_MASK SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_FIELD SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_MASK SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_FIELD SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_MASK SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_FIELD SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_MASK SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_OFFSET SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_FIELD SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_MASK SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_OFFSET SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_FIELD SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_MASK SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_OFFSET SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_FIELD SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_MASK SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_OFFSET SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_FIELD SNITCH_CLUSTER_PERIPHERAL_ICACHE_PREFETCH_ENABLE_REG_OFFSET SNITCH_CLUSTER_PERIPHERAL_ICACHE_PREFETCH_ENABLE_ICACHE_PREFETCH_ENABLE_BIT","title":"Defines"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#macros-documentation","text":"","title":"Macros Documentation"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_param_num_perf_counters","text":"#define SNITCH_CLUSTER_PERIPHERAL_PARAM_NUM_PERF_COUNTERS 16","title":"define SNITCH_CLUSTER_PERIPHERAL_PARAM_NUM_PERF_COUNTERS"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_param_reg_width","text":"#define SNITCH_CLUSTER_PERIPHERAL_PARAM_REG_WIDTH 64","title":"define SNITCH_CLUSTER_PERIPHERAL_PARAM_REG_WIDTH"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_0_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_REG_OFFSET 0x0","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_0_cycle_0_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_CYCLE_0_BIT 0","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_CYCLE_0_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_0_tcdm_accessed_0_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_TCDM_ACCESSED_0_BIT 1","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_TCDM_ACCESSED_0_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_0_tcdm_congested_0_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_TCDM_CONGESTED_0_BIT 2","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_TCDM_CONGESTED_0_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_0_issue_fpu_0_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_FPU_0_BIT 3","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_FPU_0_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_0_issue_fpu_seq_0_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_FPU_SEQ_0_BIT 4","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_FPU_SEQ_0_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_0_issue_core_to_fpu_0_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_CORE_TO_FPU_0_BIT 5","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_CORE_TO_FPU_0_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_0_retired_instr_0_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_INSTR_0_BIT 6","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_INSTR_0_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_0_retired_load_0_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_LOAD_0_BIT 7","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_LOAD_0_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_0_retired_i_0_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_I_0_BIT 8","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_I_0_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_0_retired_acc_0_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_ACC_0_BIT 9","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_ACC_0_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_0_dma_aw_stall_0_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_STALL_0_BIT 10","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_STALL_0_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_0_dma_ar_stall_0_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_STALL_0_BIT 11","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_STALL_0_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_0_dma_r_stall_0_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_STALL_0_BIT 12","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_STALL_0_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_0_dma_w_stall_0_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_STALL_0_BIT 13","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_STALL_0_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_0_dma_buf_w_stall_0_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUF_W_STALL_0_BIT 14","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUF_W_STALL_0_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_0_dma_buf_r_stall_0_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUF_R_STALL_0_BIT 15","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUF_R_STALL_0_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_0_dma_aw_done_0_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_DONE_0_BIT 16","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_DONE_0_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_0_dma_aw_bw_0_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_BW_0_BIT 17","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_BW_0_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_0_dma_ar_done_0_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_DONE_0_BIT 18","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_DONE_0_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_0_dma_ar_bw_0_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_BW_0_BIT 19","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_BW_0_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_0_dma_r_done_0_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_DONE_0_BIT 20","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_DONE_0_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_0_dma_r_bw_0_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_BW_0_BIT 21","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_BW_0_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_0_dma_w_done_0_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_DONE_0_BIT 22","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_DONE_0_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_0_dma_w_bw_0_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_BW_0_BIT 23","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_BW_0_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_0_dma_b_done_0_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_B_DONE_0_BIT 24","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_B_DONE_0_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_0_dma_busy_0_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUSY_0_BIT 25","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUSY_0_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_0_icache_miss_0_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_MISS_0_BIT 26","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_MISS_0_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_0_icache_hit_0_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_HIT_0_BIT 27","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_HIT_0_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_0_icache_prefetch_0_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_PREFETCH_0_BIT 28","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_PREFETCH_0_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_0_icache_double_hit_0_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_DOUBLE_HIT_0_BIT 29","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_DOUBLE_HIT_0_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_0_icache_stall_0_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_STALL_0_BIT 30","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_STALL_0_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_1_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_REG_OFFSET 0x8","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_1_cycle_1_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_CYCLE_1_BIT 0","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_CYCLE_1_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_1_tcdm_accessed_1_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_TCDM_ACCESSED_1_BIT 1","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_TCDM_ACCESSED_1_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_1_tcdm_congested_1_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_TCDM_CONGESTED_1_BIT 2","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_TCDM_CONGESTED_1_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_1_issue_fpu_1_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_FPU_1_BIT 3","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_FPU_1_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_1_issue_fpu_seq_1_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_FPU_SEQ_1_BIT 4","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_FPU_SEQ_1_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_1_issue_core_to_fpu_1_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_CORE_TO_FPU_1_BIT 5","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_CORE_TO_FPU_1_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_1_retired_instr_1_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_INSTR_1_BIT 6","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_INSTR_1_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_1_retired_load_1_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_LOAD_1_BIT 7","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_LOAD_1_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_1_retired_i_1_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_I_1_BIT 8","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_I_1_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_1_retired_acc_1_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_ACC_1_BIT 9","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_ACC_1_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_1_dma_aw_stall_1_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_STALL_1_BIT 10","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_STALL_1_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_1_dma_ar_stall_1_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_STALL_1_BIT 11","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_STALL_1_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_1_dma_r_stall_1_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_STALL_1_BIT 12","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_STALL_1_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_1_dma_w_stall_1_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_STALL_1_BIT 13","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_STALL_1_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_1_dma_buf_w_stall_1_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUF_W_STALL_1_BIT 14","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUF_W_STALL_1_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_1_dma_buf_r_stall_1_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUF_R_STALL_1_BIT 15","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUF_R_STALL_1_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_1_dma_aw_done_1_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_DONE_1_BIT 16","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_DONE_1_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_1_dma_aw_bw_1_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_BW_1_BIT 17","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_BW_1_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_1_dma_ar_done_1_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_DONE_1_BIT 18","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_DONE_1_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_1_dma_ar_bw_1_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_BW_1_BIT 19","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_BW_1_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_1_dma_r_done_1_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_DONE_1_BIT 20","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_DONE_1_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_1_dma_r_bw_1_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_BW_1_BIT 21","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_BW_1_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_1_dma_w_done_1_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_DONE_1_BIT 22","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_DONE_1_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_1_dma_w_bw_1_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_BW_1_BIT 23","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_BW_1_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_1_dma_b_done_1_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_B_DONE_1_BIT 24","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_B_DONE_1_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_1_dma_busy_1_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUSY_1_BIT 25","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUSY_1_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_1_icache_miss_1_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_MISS_1_BIT 26","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_MISS_1_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_1_icache_hit_1_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_HIT_1_BIT 27","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_HIT_1_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_1_icache_prefetch_1_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_PREFETCH_1_BIT 28","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_PREFETCH_1_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_1_icache_double_hit_1_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_DOUBLE_HIT_1_BIT 29","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_DOUBLE_HIT_1_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_1_icache_stall_1_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_STALL_1_BIT 30","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_STALL_1_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_2_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_REG_OFFSET 0x10","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_2_cycle_2_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_CYCLE_2_BIT 0","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_CYCLE_2_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_2_tcdm_accessed_2_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_TCDM_ACCESSED_2_BIT 1","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_TCDM_ACCESSED_2_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_2_tcdm_congested_2_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_TCDM_CONGESTED_2_BIT 2","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_TCDM_CONGESTED_2_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_2_issue_fpu_2_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_FPU_2_BIT 3","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_FPU_2_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_2_issue_fpu_seq_2_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_FPU_SEQ_2_BIT 4","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_FPU_SEQ_2_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_2_issue_core_to_fpu_2_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_CORE_TO_FPU_2_BIT 5","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_CORE_TO_FPU_2_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_2_retired_instr_2_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_INSTR_2_BIT 6","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_INSTR_2_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_2_retired_load_2_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_LOAD_2_BIT 7","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_LOAD_2_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_2_retired_i_2_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_I_2_BIT 8","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_I_2_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_2_retired_acc_2_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_ACC_2_BIT 9","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_ACC_2_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_2_dma_aw_stall_2_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_STALL_2_BIT 10","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_STALL_2_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_2_dma_ar_stall_2_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_STALL_2_BIT 11","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_STALL_2_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_2_dma_r_stall_2_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_STALL_2_BIT 12","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_STALL_2_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_2_dma_w_stall_2_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_STALL_2_BIT 13","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_STALL_2_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_2_dma_buf_w_stall_2_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUF_W_STALL_2_BIT 14","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUF_W_STALL_2_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_2_dma_buf_r_stall_2_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUF_R_STALL_2_BIT 15","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUF_R_STALL_2_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_2_dma_aw_done_2_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_DONE_2_BIT 16","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_DONE_2_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_2_dma_aw_bw_2_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_BW_2_BIT 17","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_BW_2_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_2_dma_ar_done_2_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_DONE_2_BIT 18","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_DONE_2_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_2_dma_ar_bw_2_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_BW_2_BIT 19","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_BW_2_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_2_dma_r_done_2_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_DONE_2_BIT 20","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_DONE_2_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_2_dma_r_bw_2_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_BW_2_BIT 21","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_BW_2_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_2_dma_w_done_2_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_DONE_2_BIT 22","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_DONE_2_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_2_dma_w_bw_2_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_BW_2_BIT 23","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_BW_2_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_2_dma_b_done_2_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_B_DONE_2_BIT 24","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_B_DONE_2_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_2_dma_busy_2_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUSY_2_BIT 25","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUSY_2_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_2_icache_miss_2_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_MISS_2_BIT 26","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_MISS_2_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_2_icache_hit_2_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_HIT_2_BIT 27","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_HIT_2_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_2_icache_prefetch_2_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_PREFETCH_2_BIT 28","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_PREFETCH_2_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_2_icache_double_hit_2_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_DOUBLE_HIT_2_BIT 29","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_DOUBLE_HIT_2_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_2_icache_stall_2_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_STALL_2_BIT 30","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_STALL_2_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_3_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_REG_OFFSET 0x18","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_3_cycle_3_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_CYCLE_3_BIT 0","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_CYCLE_3_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_3_tcdm_accessed_3_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_TCDM_ACCESSED_3_BIT 1","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_TCDM_ACCESSED_3_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_3_tcdm_congested_3_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_TCDM_CONGESTED_3_BIT 2","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_TCDM_CONGESTED_3_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_3_issue_fpu_3_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_FPU_3_BIT 3","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_FPU_3_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_3_issue_fpu_seq_3_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_FPU_SEQ_3_BIT 4","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_FPU_SEQ_3_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_3_issue_core_to_fpu_3_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_CORE_TO_FPU_3_BIT 5","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_CORE_TO_FPU_3_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_3_retired_instr_3_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_INSTR_3_BIT 6","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_INSTR_3_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_3_retired_load_3_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_LOAD_3_BIT 7","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_LOAD_3_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_3_retired_i_3_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_I_3_BIT 8","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_I_3_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_3_retired_acc_3_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_ACC_3_BIT 9","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_ACC_3_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_3_dma_aw_stall_3_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_STALL_3_BIT 10","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_STALL_3_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_3_dma_ar_stall_3_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_STALL_3_BIT 11","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_STALL_3_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_3_dma_r_stall_3_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_STALL_3_BIT 12","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_STALL_3_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_3_dma_w_stall_3_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_STALL_3_BIT 13","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_STALL_3_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_3_dma_buf_w_stall_3_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUF_W_STALL_3_BIT 14","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUF_W_STALL_3_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_3_dma_buf_r_stall_3_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUF_R_STALL_3_BIT 15","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUF_R_STALL_3_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_3_dma_aw_done_3_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_DONE_3_BIT 16","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_DONE_3_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_3_dma_aw_bw_3_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_BW_3_BIT 17","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_BW_3_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_3_dma_ar_done_3_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_DONE_3_BIT 18","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_DONE_3_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_3_dma_ar_bw_3_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_BW_3_BIT 19","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_BW_3_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_3_dma_r_done_3_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_DONE_3_BIT 20","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_DONE_3_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_3_dma_r_bw_3_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_BW_3_BIT 21","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_BW_3_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_3_dma_w_done_3_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_DONE_3_BIT 22","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_DONE_3_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_3_dma_w_bw_3_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_BW_3_BIT 23","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_BW_3_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_3_dma_b_done_3_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_B_DONE_3_BIT 24","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_B_DONE_3_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_3_dma_busy_3_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUSY_3_BIT 25","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUSY_3_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_3_icache_miss_3_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_MISS_3_BIT 26","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_MISS_3_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_3_icache_hit_3_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_HIT_3_BIT 27","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_HIT_3_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_3_icache_prefetch_3_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_PREFETCH_3_BIT 28","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_PREFETCH_3_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_3_icache_double_hit_3_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_DOUBLE_HIT_3_BIT 29","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_DOUBLE_HIT_3_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_3_icache_stall_3_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_STALL_3_BIT 30","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_STALL_3_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_4_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_REG_OFFSET 0x20","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_4_cycle_4_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_CYCLE_4_BIT 0","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_CYCLE_4_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_4_tcdm_accessed_4_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_TCDM_ACCESSED_4_BIT 1","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_TCDM_ACCESSED_4_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_4_tcdm_congested_4_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_TCDM_CONGESTED_4_BIT 2","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_TCDM_CONGESTED_4_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_4_issue_fpu_4_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_FPU_4_BIT 3","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_FPU_4_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_4_issue_fpu_seq_4_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_FPU_SEQ_4_BIT 4","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_FPU_SEQ_4_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_4_issue_core_to_fpu_4_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_CORE_TO_FPU_4_BIT 5","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_CORE_TO_FPU_4_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_4_retired_instr_4_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_INSTR_4_BIT 6","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_INSTR_4_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_4_retired_load_4_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_LOAD_4_BIT 7","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_LOAD_4_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_4_retired_i_4_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_I_4_BIT 8","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_I_4_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_4_retired_acc_4_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_ACC_4_BIT 9","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_ACC_4_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_4_dma_aw_stall_4_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_STALL_4_BIT 10","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_STALL_4_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_4_dma_ar_stall_4_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_STALL_4_BIT 11","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_STALL_4_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_4_dma_r_stall_4_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_STALL_4_BIT 12","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_STALL_4_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_4_dma_w_stall_4_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_STALL_4_BIT 13","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_STALL_4_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_4_dma_buf_w_stall_4_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUF_W_STALL_4_BIT 14","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUF_W_STALL_4_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_4_dma_buf_r_stall_4_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUF_R_STALL_4_BIT 15","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUF_R_STALL_4_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_4_dma_aw_done_4_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_DONE_4_BIT 16","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_DONE_4_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_4_dma_aw_bw_4_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_BW_4_BIT 17","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_BW_4_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_4_dma_ar_done_4_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_DONE_4_BIT 18","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_DONE_4_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_4_dma_ar_bw_4_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_BW_4_BIT 19","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_BW_4_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_4_dma_r_done_4_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_DONE_4_BIT 20","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_DONE_4_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_4_dma_r_bw_4_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_BW_4_BIT 21","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_BW_4_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_4_dma_w_done_4_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_DONE_4_BIT 22","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_DONE_4_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_4_dma_w_bw_4_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_BW_4_BIT 23","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_BW_4_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_4_dma_b_done_4_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_B_DONE_4_BIT 24","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_B_DONE_4_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_4_dma_busy_4_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUSY_4_BIT 25","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUSY_4_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_4_icache_miss_4_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_MISS_4_BIT 26","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_MISS_4_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_4_icache_hit_4_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_HIT_4_BIT 27","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_HIT_4_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_4_icache_prefetch_4_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_PREFETCH_4_BIT 28","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_PREFETCH_4_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_4_icache_double_hit_4_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_DOUBLE_HIT_4_BIT 29","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_DOUBLE_HIT_4_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_4_icache_stall_4_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_STALL_4_BIT 30","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_STALL_4_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_5_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_REG_OFFSET 0x28","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_5_cycle_5_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_CYCLE_5_BIT 0","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_CYCLE_5_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_5_tcdm_accessed_5_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_TCDM_ACCESSED_5_BIT 1","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_TCDM_ACCESSED_5_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_5_tcdm_congested_5_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_TCDM_CONGESTED_5_BIT 2","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_TCDM_CONGESTED_5_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_5_issue_fpu_5_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_FPU_5_BIT 3","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_FPU_5_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_5_issue_fpu_seq_5_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_FPU_SEQ_5_BIT 4","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_FPU_SEQ_5_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_5_issue_core_to_fpu_5_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_CORE_TO_FPU_5_BIT 5","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_CORE_TO_FPU_5_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_5_retired_instr_5_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_INSTR_5_BIT 6","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_INSTR_5_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_5_retired_load_5_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_LOAD_5_BIT 7","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_LOAD_5_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_5_retired_i_5_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_I_5_BIT 8","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_I_5_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_5_retired_acc_5_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_ACC_5_BIT 9","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_ACC_5_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_5_dma_aw_stall_5_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_STALL_5_BIT 10","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_STALL_5_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_5_dma_ar_stall_5_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_STALL_5_BIT 11","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_STALL_5_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_5_dma_r_stall_5_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_STALL_5_BIT 12","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_STALL_5_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_5_dma_w_stall_5_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_STALL_5_BIT 13","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_STALL_5_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_5_dma_buf_w_stall_5_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUF_W_STALL_5_BIT 14","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUF_W_STALL_5_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_5_dma_buf_r_stall_5_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUF_R_STALL_5_BIT 15","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUF_R_STALL_5_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_5_dma_aw_done_5_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_DONE_5_BIT 16","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_DONE_5_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_5_dma_aw_bw_5_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_BW_5_BIT 17","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_BW_5_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_5_dma_ar_done_5_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_DONE_5_BIT 18","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_DONE_5_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_5_dma_ar_bw_5_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_BW_5_BIT 19","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_BW_5_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_5_dma_r_done_5_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_DONE_5_BIT 20","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_DONE_5_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_5_dma_r_bw_5_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_BW_5_BIT 21","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_BW_5_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_5_dma_w_done_5_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_DONE_5_BIT 22","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_DONE_5_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_5_dma_w_bw_5_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_BW_5_BIT 23","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_BW_5_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_5_dma_b_done_5_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_B_DONE_5_BIT 24","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_B_DONE_5_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_5_dma_busy_5_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUSY_5_BIT 25","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUSY_5_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_5_icache_miss_5_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_MISS_5_BIT 26","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_MISS_5_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_5_icache_hit_5_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_HIT_5_BIT 27","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_HIT_5_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_5_icache_prefetch_5_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_PREFETCH_5_BIT 28","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_PREFETCH_5_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_5_icache_double_hit_5_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_DOUBLE_HIT_5_BIT 29","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_DOUBLE_HIT_5_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_5_icache_stall_5_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_STALL_5_BIT 30","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_STALL_5_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_6_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_REG_OFFSET 0x30","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_6_cycle_6_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_CYCLE_6_BIT 0","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_CYCLE_6_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_6_tcdm_accessed_6_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_TCDM_ACCESSED_6_BIT 1","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_TCDM_ACCESSED_6_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_6_tcdm_congested_6_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_TCDM_CONGESTED_6_BIT 2","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_TCDM_CONGESTED_6_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_6_issue_fpu_6_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_FPU_6_BIT 3","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_FPU_6_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_6_issue_fpu_seq_6_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_FPU_SEQ_6_BIT 4","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_FPU_SEQ_6_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_6_issue_core_to_fpu_6_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_CORE_TO_FPU_6_BIT 5","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_CORE_TO_FPU_6_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_6_retired_instr_6_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_INSTR_6_BIT 6","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_INSTR_6_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_6_retired_load_6_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_LOAD_6_BIT 7","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_LOAD_6_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_6_retired_i_6_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_I_6_BIT 8","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_I_6_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_6_retired_acc_6_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_ACC_6_BIT 9","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_ACC_6_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_6_dma_aw_stall_6_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_STALL_6_BIT 10","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_STALL_6_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_6_dma_ar_stall_6_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_STALL_6_BIT 11","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_STALL_6_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_6_dma_r_stall_6_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_STALL_6_BIT 12","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_STALL_6_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_6_dma_w_stall_6_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_STALL_6_BIT 13","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_STALL_6_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_6_dma_buf_w_stall_6_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUF_W_STALL_6_BIT 14","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUF_W_STALL_6_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_6_dma_buf_r_stall_6_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUF_R_STALL_6_BIT 15","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUF_R_STALL_6_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_6_dma_aw_done_6_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_DONE_6_BIT 16","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_DONE_6_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_6_dma_aw_bw_6_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_BW_6_BIT 17","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_BW_6_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_6_dma_ar_done_6_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_DONE_6_BIT 18","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_DONE_6_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_6_dma_ar_bw_6_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_BW_6_BIT 19","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_BW_6_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_6_dma_r_done_6_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_DONE_6_BIT 20","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_DONE_6_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_6_dma_r_bw_6_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_BW_6_BIT 21","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_BW_6_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_6_dma_w_done_6_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_DONE_6_BIT 22","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_DONE_6_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_6_dma_w_bw_6_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_BW_6_BIT 23","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_BW_6_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_6_dma_b_done_6_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_B_DONE_6_BIT 24","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_B_DONE_6_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_6_dma_busy_6_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUSY_6_BIT 25","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUSY_6_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_6_icache_miss_6_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_MISS_6_BIT 26","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_MISS_6_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_6_icache_hit_6_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_HIT_6_BIT 27","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_HIT_6_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_6_icache_prefetch_6_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_PREFETCH_6_BIT 28","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_PREFETCH_6_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_6_icache_double_hit_6_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_DOUBLE_HIT_6_BIT 29","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_DOUBLE_HIT_6_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_6_icache_stall_6_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_STALL_6_BIT 30","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_STALL_6_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_7_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_REG_OFFSET 0x38","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_7_cycle_7_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_CYCLE_7_BIT 0","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_CYCLE_7_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_7_tcdm_accessed_7_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_TCDM_ACCESSED_7_BIT 1","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_TCDM_ACCESSED_7_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_7_tcdm_congested_7_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_TCDM_CONGESTED_7_BIT 2","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_TCDM_CONGESTED_7_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_7_issue_fpu_7_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_FPU_7_BIT 3","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_FPU_7_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_7_issue_fpu_seq_7_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_FPU_SEQ_7_BIT 4","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_FPU_SEQ_7_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_7_issue_core_to_fpu_7_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_CORE_TO_FPU_7_BIT 5","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_CORE_TO_FPU_7_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_7_retired_instr_7_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_INSTR_7_BIT 6","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_INSTR_7_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_7_retired_load_7_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_LOAD_7_BIT 7","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_LOAD_7_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_7_retired_i_7_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_I_7_BIT 8","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_I_7_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_7_retired_acc_7_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_ACC_7_BIT 9","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_ACC_7_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_7_dma_aw_stall_7_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_STALL_7_BIT 10","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_STALL_7_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_7_dma_ar_stall_7_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_STALL_7_BIT 11","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_STALL_7_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_7_dma_r_stall_7_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_STALL_7_BIT 12","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_STALL_7_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_7_dma_w_stall_7_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_STALL_7_BIT 13","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_STALL_7_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_7_dma_buf_w_stall_7_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUF_W_STALL_7_BIT 14","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUF_W_STALL_7_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_7_dma_buf_r_stall_7_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUF_R_STALL_7_BIT 15","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUF_R_STALL_7_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_7_dma_aw_done_7_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_DONE_7_BIT 16","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_DONE_7_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_7_dma_aw_bw_7_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_BW_7_BIT 17","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_BW_7_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_7_dma_ar_done_7_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_DONE_7_BIT 18","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_DONE_7_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_7_dma_ar_bw_7_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_BW_7_BIT 19","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_BW_7_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_7_dma_r_done_7_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_DONE_7_BIT 20","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_DONE_7_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_7_dma_r_bw_7_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_BW_7_BIT 21","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_BW_7_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_7_dma_w_done_7_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_DONE_7_BIT 22","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_DONE_7_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_7_dma_w_bw_7_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_BW_7_BIT 23","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_BW_7_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_7_dma_b_done_7_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_B_DONE_7_BIT 24","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_B_DONE_7_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_7_dma_busy_7_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUSY_7_BIT 25","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUSY_7_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_7_icache_miss_7_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_MISS_7_BIT 26","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_MISS_7_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_7_icache_hit_7_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_HIT_7_BIT 27","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_HIT_7_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_7_icache_prefetch_7_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_PREFETCH_7_BIT 28","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_PREFETCH_7_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_7_icache_double_hit_7_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_DOUBLE_HIT_7_BIT 29","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_DOUBLE_HIT_7_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_7_icache_stall_7_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_STALL_7_BIT 30","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_STALL_7_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_8_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_REG_OFFSET 0x40","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_8_cycle_8_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_CYCLE_8_BIT 0","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_CYCLE_8_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_8_tcdm_accessed_8_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_TCDM_ACCESSED_8_BIT 1","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_TCDM_ACCESSED_8_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_8_tcdm_congested_8_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_TCDM_CONGESTED_8_BIT 2","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_TCDM_CONGESTED_8_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_8_issue_fpu_8_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_FPU_8_BIT 3","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_FPU_8_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_8_issue_fpu_seq_8_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_FPU_SEQ_8_BIT 4","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_FPU_SEQ_8_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_8_issue_core_to_fpu_8_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_CORE_TO_FPU_8_BIT 5","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_CORE_TO_FPU_8_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_8_retired_instr_8_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_INSTR_8_BIT 6","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_INSTR_8_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_8_retired_load_8_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_LOAD_8_BIT 7","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_LOAD_8_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_8_retired_i_8_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_I_8_BIT 8","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_I_8_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_8_retired_acc_8_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_ACC_8_BIT 9","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_ACC_8_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_8_dma_aw_stall_8_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_STALL_8_BIT 10","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_STALL_8_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_8_dma_ar_stall_8_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_STALL_8_BIT 11","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_STALL_8_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_8_dma_r_stall_8_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_STALL_8_BIT 12","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_STALL_8_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_8_dma_w_stall_8_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_STALL_8_BIT 13","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_STALL_8_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_8_dma_buf_w_stall_8_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUF_W_STALL_8_BIT 14","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUF_W_STALL_8_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_8_dma_buf_r_stall_8_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUF_R_STALL_8_BIT 15","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUF_R_STALL_8_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_8_dma_aw_done_8_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_DONE_8_BIT 16","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_DONE_8_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_8_dma_aw_bw_8_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_BW_8_BIT 17","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_BW_8_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_8_dma_ar_done_8_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_DONE_8_BIT 18","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_DONE_8_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_8_dma_ar_bw_8_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_BW_8_BIT 19","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_BW_8_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_8_dma_r_done_8_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_DONE_8_BIT 20","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_DONE_8_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_8_dma_r_bw_8_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_BW_8_BIT 21","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_BW_8_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_8_dma_w_done_8_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_DONE_8_BIT 22","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_DONE_8_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_8_dma_w_bw_8_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_BW_8_BIT 23","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_BW_8_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_8_dma_b_done_8_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_B_DONE_8_BIT 24","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_B_DONE_8_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_8_dma_busy_8_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUSY_8_BIT 25","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUSY_8_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_8_icache_miss_8_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_MISS_8_BIT 26","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_MISS_8_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_8_icache_hit_8_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_HIT_8_BIT 27","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_HIT_8_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_8_icache_prefetch_8_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_PREFETCH_8_BIT 28","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_PREFETCH_8_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_8_icache_double_hit_8_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_DOUBLE_HIT_8_BIT 29","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_DOUBLE_HIT_8_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_8_icache_stall_8_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_STALL_8_BIT 30","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_STALL_8_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_9_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_REG_OFFSET 0x48","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_9_cycle_9_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_CYCLE_9_BIT 0","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_CYCLE_9_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_9_tcdm_accessed_9_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_TCDM_ACCESSED_9_BIT 1","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_TCDM_ACCESSED_9_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_9_tcdm_congested_9_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_TCDM_CONGESTED_9_BIT 2","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_TCDM_CONGESTED_9_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_9_issue_fpu_9_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_FPU_9_BIT 3","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_FPU_9_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_9_issue_fpu_seq_9_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_FPU_SEQ_9_BIT 4","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_FPU_SEQ_9_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_9_issue_core_to_fpu_9_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_CORE_TO_FPU_9_BIT 5","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_CORE_TO_FPU_9_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_9_retired_instr_9_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_INSTR_9_BIT 6","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_INSTR_9_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_9_retired_load_9_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_LOAD_9_BIT 7","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_LOAD_9_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_9_retired_i_9_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_I_9_BIT 8","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_I_9_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_9_retired_acc_9_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_ACC_9_BIT 9","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_ACC_9_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_9_dma_aw_stall_9_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_STALL_9_BIT 10","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_STALL_9_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_9_dma_ar_stall_9_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_STALL_9_BIT 11","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_STALL_9_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_9_dma_r_stall_9_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_STALL_9_BIT 12","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_STALL_9_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_9_dma_w_stall_9_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_STALL_9_BIT 13","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_STALL_9_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_9_dma_buf_w_stall_9_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUF_W_STALL_9_BIT 14","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUF_W_STALL_9_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_9_dma_buf_r_stall_9_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUF_R_STALL_9_BIT 15","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUF_R_STALL_9_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_9_dma_aw_done_9_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_DONE_9_BIT 16","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_DONE_9_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_9_dma_aw_bw_9_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_BW_9_BIT 17","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_BW_9_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_9_dma_ar_done_9_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_DONE_9_BIT 18","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_DONE_9_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_9_dma_ar_bw_9_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_BW_9_BIT 19","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_BW_9_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_9_dma_r_done_9_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_DONE_9_BIT 20","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_DONE_9_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_9_dma_r_bw_9_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_BW_9_BIT 21","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_BW_9_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_9_dma_w_done_9_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_DONE_9_BIT 22","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_DONE_9_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_9_dma_w_bw_9_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_BW_9_BIT 23","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_BW_9_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_9_dma_b_done_9_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_B_DONE_9_BIT 24","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_B_DONE_9_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_9_dma_busy_9_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUSY_9_BIT 25","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUSY_9_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_9_icache_miss_9_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_MISS_9_BIT 26","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_MISS_9_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_9_icache_hit_9_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_HIT_9_BIT 27","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_HIT_9_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_9_icache_prefetch_9_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_PREFETCH_9_BIT 28","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_PREFETCH_9_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_9_icache_double_hit_9_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_DOUBLE_HIT_9_BIT 29","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_DOUBLE_HIT_9_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_9_icache_stall_9_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_STALL_9_BIT 30","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_STALL_9_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_10_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_REG_OFFSET 0x50","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_10_cycle_10_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_CYCLE_10_BIT 0","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_CYCLE_10_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_10_tcdm_accessed_10_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_TCDM_ACCESSED_10_BIT 1","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_TCDM_ACCESSED_10_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_10_tcdm_congested_10_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_TCDM_CONGESTED_10_BIT 2","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_TCDM_CONGESTED_10_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_10_issue_fpu_10_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_FPU_10_BIT 3","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_FPU_10_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_10_issue_fpu_seq_10_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_FPU_SEQ_10_BIT 4","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_FPU_SEQ_10_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_10_issue_core_to_fpu_10_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_CORE_TO_FPU_10_BIT 5","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_CORE_TO_FPU_10_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_10_retired_instr_10_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_INSTR_10_BIT 6","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_INSTR_10_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_10_retired_load_10_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_LOAD_10_BIT 7","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_LOAD_10_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_10_retired_i_10_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_I_10_BIT 8","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_I_10_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_10_retired_acc_10_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_ACC_10_BIT 9","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_ACC_10_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_10_dma_aw_stall_10_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_STALL_10_BIT 10","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_STALL_10_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_10_dma_ar_stall_10_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_STALL_10_BIT 11","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_STALL_10_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_10_dma_r_stall_10_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_STALL_10_BIT 12","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_STALL_10_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_10_dma_w_stall_10_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_STALL_10_BIT 13","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_STALL_10_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_10_dma_buf_w_stall_10_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUF_W_STALL_10_BIT 14","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUF_W_STALL_10_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_10_dma_buf_r_stall_10_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUF_R_STALL_10_BIT 15","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUF_R_STALL_10_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_10_dma_aw_done_10_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_DONE_10_BIT 16","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_DONE_10_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_10_dma_aw_bw_10_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_BW_10_BIT 17","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_BW_10_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_10_dma_ar_done_10_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_DONE_10_BIT 18","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_DONE_10_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_10_dma_ar_bw_10_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_BW_10_BIT 19","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_BW_10_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_10_dma_r_done_10_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_DONE_10_BIT 20","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_DONE_10_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_10_dma_r_bw_10_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_BW_10_BIT 21","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_BW_10_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_10_dma_w_done_10_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_DONE_10_BIT 22","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_DONE_10_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_10_dma_w_bw_10_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_BW_10_BIT 23","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_BW_10_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_10_dma_b_done_10_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_B_DONE_10_BIT 24","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_B_DONE_10_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_10_dma_busy_10_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUSY_10_BIT 25","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUSY_10_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_10_icache_miss_10_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_MISS_10_BIT 26","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_MISS_10_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_10_icache_hit_10_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_HIT_10_BIT 27","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_HIT_10_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_10_icache_prefetch_10_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_PREFETCH_10_BIT 28","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_PREFETCH_10_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_10_icache_double_hit_10_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_DOUBLE_HIT_10_BIT 29","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_DOUBLE_HIT_10_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_10_icache_stall_10_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_STALL_10_BIT 30","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_STALL_10_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_11_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_REG_OFFSET 0x58","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_11_cycle_11_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_CYCLE_11_BIT 0","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_CYCLE_11_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_11_tcdm_accessed_11_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_TCDM_ACCESSED_11_BIT 1","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_TCDM_ACCESSED_11_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_11_tcdm_congested_11_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_TCDM_CONGESTED_11_BIT 2","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_TCDM_CONGESTED_11_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_11_issue_fpu_11_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_FPU_11_BIT 3","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_FPU_11_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_11_issue_fpu_seq_11_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_FPU_SEQ_11_BIT 4","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_FPU_SEQ_11_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_11_issue_core_to_fpu_11_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_CORE_TO_FPU_11_BIT 5","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_CORE_TO_FPU_11_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_11_retired_instr_11_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_INSTR_11_BIT 6","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_INSTR_11_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_11_retired_load_11_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_LOAD_11_BIT 7","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_LOAD_11_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_11_retired_i_11_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_I_11_BIT 8","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_I_11_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_11_retired_acc_11_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_ACC_11_BIT 9","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_ACC_11_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_11_dma_aw_stall_11_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_STALL_11_BIT 10","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_STALL_11_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_11_dma_ar_stall_11_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_STALL_11_BIT 11","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_STALL_11_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_11_dma_r_stall_11_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_STALL_11_BIT 12","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_STALL_11_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_11_dma_w_stall_11_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_STALL_11_BIT 13","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_STALL_11_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_11_dma_buf_w_stall_11_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUF_W_STALL_11_BIT 14","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUF_W_STALL_11_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_11_dma_buf_r_stall_11_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUF_R_STALL_11_BIT 15","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUF_R_STALL_11_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_11_dma_aw_done_11_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_DONE_11_BIT 16","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_DONE_11_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_11_dma_aw_bw_11_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_BW_11_BIT 17","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_BW_11_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_11_dma_ar_done_11_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_DONE_11_BIT 18","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_DONE_11_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_11_dma_ar_bw_11_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_BW_11_BIT 19","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_BW_11_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_11_dma_r_done_11_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_DONE_11_BIT 20","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_DONE_11_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_11_dma_r_bw_11_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_BW_11_BIT 21","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_BW_11_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_11_dma_w_done_11_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_DONE_11_BIT 22","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_DONE_11_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_11_dma_w_bw_11_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_BW_11_BIT 23","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_BW_11_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_11_dma_b_done_11_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_B_DONE_11_BIT 24","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_B_DONE_11_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_11_dma_busy_11_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUSY_11_BIT 25","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUSY_11_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_11_icache_miss_11_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_MISS_11_BIT 26","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_MISS_11_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_11_icache_hit_11_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_HIT_11_BIT 27","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_HIT_11_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_11_icache_prefetch_11_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_PREFETCH_11_BIT 28","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_PREFETCH_11_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_11_icache_double_hit_11_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_DOUBLE_HIT_11_BIT 29","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_DOUBLE_HIT_11_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_11_icache_stall_11_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_STALL_11_BIT 30","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_STALL_11_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_12_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_REG_OFFSET 0x60","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_12_cycle_12_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_CYCLE_12_BIT 0","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_CYCLE_12_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_12_tcdm_accessed_12_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_TCDM_ACCESSED_12_BIT 1","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_TCDM_ACCESSED_12_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_12_tcdm_congested_12_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_TCDM_CONGESTED_12_BIT 2","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_TCDM_CONGESTED_12_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_12_issue_fpu_12_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_FPU_12_BIT 3","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_FPU_12_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_12_issue_fpu_seq_12_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_FPU_SEQ_12_BIT 4","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_FPU_SEQ_12_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_12_issue_core_to_fpu_12_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_CORE_TO_FPU_12_BIT 5","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_CORE_TO_FPU_12_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_12_retired_instr_12_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_INSTR_12_BIT 6","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_INSTR_12_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_12_retired_load_12_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_LOAD_12_BIT 7","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_LOAD_12_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_12_retired_i_12_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_I_12_BIT 8","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_I_12_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_12_retired_acc_12_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_ACC_12_BIT 9","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_ACC_12_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_12_dma_aw_stall_12_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_STALL_12_BIT 10","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_STALL_12_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_12_dma_ar_stall_12_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_STALL_12_BIT 11","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_STALL_12_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_12_dma_r_stall_12_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_STALL_12_BIT 12","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_STALL_12_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_12_dma_w_stall_12_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_STALL_12_BIT 13","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_STALL_12_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_12_dma_buf_w_stall_12_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUF_W_STALL_12_BIT 14","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUF_W_STALL_12_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_12_dma_buf_r_stall_12_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUF_R_STALL_12_BIT 15","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUF_R_STALL_12_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_12_dma_aw_done_12_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_DONE_12_BIT 16","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_DONE_12_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_12_dma_aw_bw_12_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_BW_12_BIT 17","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_BW_12_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_12_dma_ar_done_12_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_DONE_12_BIT 18","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_DONE_12_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_12_dma_ar_bw_12_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_BW_12_BIT 19","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_BW_12_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_12_dma_r_done_12_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_DONE_12_BIT 20","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_DONE_12_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_12_dma_r_bw_12_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_BW_12_BIT 21","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_BW_12_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_12_dma_w_done_12_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_DONE_12_BIT 22","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_DONE_12_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_12_dma_w_bw_12_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_BW_12_BIT 23","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_BW_12_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_12_dma_b_done_12_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_B_DONE_12_BIT 24","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_B_DONE_12_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_12_dma_busy_12_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUSY_12_BIT 25","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUSY_12_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_12_icache_miss_12_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_MISS_12_BIT 26","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_MISS_12_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_12_icache_hit_12_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_HIT_12_BIT 27","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_HIT_12_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_12_icache_prefetch_12_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_PREFETCH_12_BIT 28","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_PREFETCH_12_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_12_icache_double_hit_12_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_DOUBLE_HIT_12_BIT 29","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_DOUBLE_HIT_12_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_12_icache_stall_12_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_STALL_12_BIT 30","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_STALL_12_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_13_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_REG_OFFSET 0x68","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_13_cycle_13_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_CYCLE_13_BIT 0","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_CYCLE_13_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_13_tcdm_accessed_13_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_TCDM_ACCESSED_13_BIT 1","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_TCDM_ACCESSED_13_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_13_tcdm_congested_13_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_TCDM_CONGESTED_13_BIT 2","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_TCDM_CONGESTED_13_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_13_issue_fpu_13_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_FPU_13_BIT 3","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_FPU_13_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_13_issue_fpu_seq_13_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_FPU_SEQ_13_BIT 4","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_FPU_SEQ_13_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_13_issue_core_to_fpu_13_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_CORE_TO_FPU_13_BIT 5","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_CORE_TO_FPU_13_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_13_retired_instr_13_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_INSTR_13_BIT 6","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_INSTR_13_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_13_retired_load_13_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_LOAD_13_BIT 7","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_LOAD_13_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_13_retired_i_13_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_I_13_BIT 8","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_I_13_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_13_retired_acc_13_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_ACC_13_BIT 9","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_ACC_13_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_13_dma_aw_stall_13_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_STALL_13_BIT 10","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_STALL_13_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_13_dma_ar_stall_13_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_STALL_13_BIT 11","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_STALL_13_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_13_dma_r_stall_13_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_STALL_13_BIT 12","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_STALL_13_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_13_dma_w_stall_13_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_STALL_13_BIT 13","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_STALL_13_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_13_dma_buf_w_stall_13_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUF_W_STALL_13_BIT 14","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUF_W_STALL_13_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_13_dma_buf_r_stall_13_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUF_R_STALL_13_BIT 15","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUF_R_STALL_13_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_13_dma_aw_done_13_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_DONE_13_BIT 16","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_DONE_13_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_13_dma_aw_bw_13_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_BW_13_BIT 17","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_BW_13_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_13_dma_ar_done_13_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_DONE_13_BIT 18","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_DONE_13_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_13_dma_ar_bw_13_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_BW_13_BIT 19","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_BW_13_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_13_dma_r_done_13_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_DONE_13_BIT 20","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_DONE_13_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_13_dma_r_bw_13_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_BW_13_BIT 21","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_BW_13_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_13_dma_w_done_13_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_DONE_13_BIT 22","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_DONE_13_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_13_dma_w_bw_13_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_BW_13_BIT 23","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_BW_13_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_13_dma_b_done_13_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_B_DONE_13_BIT 24","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_B_DONE_13_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_13_dma_busy_13_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUSY_13_BIT 25","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUSY_13_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_13_icache_miss_13_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_MISS_13_BIT 26","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_MISS_13_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_13_icache_hit_13_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_HIT_13_BIT 27","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_HIT_13_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_13_icache_prefetch_13_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_PREFETCH_13_BIT 28","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_PREFETCH_13_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_13_icache_double_hit_13_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_DOUBLE_HIT_13_BIT 29","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_DOUBLE_HIT_13_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_13_icache_stall_13_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_STALL_13_BIT 30","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_STALL_13_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_14_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_REG_OFFSET 0x70","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_14_cycle_14_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_CYCLE_14_BIT 0","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_CYCLE_14_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_14_tcdm_accessed_14_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_TCDM_ACCESSED_14_BIT 1","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_TCDM_ACCESSED_14_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_14_tcdm_congested_14_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_TCDM_CONGESTED_14_BIT 2","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_TCDM_CONGESTED_14_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_14_issue_fpu_14_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_FPU_14_BIT 3","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_FPU_14_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_14_issue_fpu_seq_14_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_FPU_SEQ_14_BIT 4","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_FPU_SEQ_14_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_14_issue_core_to_fpu_14_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_CORE_TO_FPU_14_BIT 5","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_CORE_TO_FPU_14_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_14_retired_instr_14_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_INSTR_14_BIT 6","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_INSTR_14_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_14_retired_load_14_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_LOAD_14_BIT 7","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_LOAD_14_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_14_retired_i_14_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_I_14_BIT 8","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_I_14_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_14_retired_acc_14_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_ACC_14_BIT 9","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_ACC_14_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_14_dma_aw_stall_14_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_STALL_14_BIT 10","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_STALL_14_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_14_dma_ar_stall_14_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_STALL_14_BIT 11","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_STALL_14_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_14_dma_r_stall_14_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_STALL_14_BIT 12","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_STALL_14_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_14_dma_w_stall_14_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_STALL_14_BIT 13","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_STALL_14_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_14_dma_buf_w_stall_14_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUF_W_STALL_14_BIT 14","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUF_W_STALL_14_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_14_dma_buf_r_stall_14_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUF_R_STALL_14_BIT 15","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUF_R_STALL_14_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_14_dma_aw_done_14_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_DONE_14_BIT 16","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_DONE_14_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_14_dma_aw_bw_14_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_BW_14_BIT 17","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_BW_14_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_14_dma_ar_done_14_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_DONE_14_BIT 18","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_DONE_14_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_14_dma_ar_bw_14_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_BW_14_BIT 19","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_BW_14_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_14_dma_r_done_14_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_DONE_14_BIT 20","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_DONE_14_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_14_dma_r_bw_14_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_BW_14_BIT 21","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_BW_14_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_14_dma_w_done_14_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_DONE_14_BIT 22","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_DONE_14_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_14_dma_w_bw_14_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_BW_14_BIT 23","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_BW_14_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_14_dma_b_done_14_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_B_DONE_14_BIT 24","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_B_DONE_14_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_14_dma_busy_14_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUSY_14_BIT 25","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUSY_14_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_14_icache_miss_14_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_MISS_14_BIT 26","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_MISS_14_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_14_icache_hit_14_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_HIT_14_BIT 27","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_HIT_14_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_14_icache_prefetch_14_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_PREFETCH_14_BIT 28","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_PREFETCH_14_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_14_icache_double_hit_14_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_DOUBLE_HIT_14_BIT 29","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_DOUBLE_HIT_14_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_14_icache_stall_14_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_STALL_14_BIT 30","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_STALL_14_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_15_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_REG_OFFSET 0x78","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_15_cycle_15_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_CYCLE_15_BIT 0","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_CYCLE_15_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_15_tcdm_accessed_15_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_TCDM_ACCESSED_15_BIT 1","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_TCDM_ACCESSED_15_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_15_tcdm_congested_15_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_TCDM_CONGESTED_15_BIT 2","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_TCDM_CONGESTED_15_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_15_issue_fpu_15_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_FPU_15_BIT 3","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_FPU_15_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_15_issue_fpu_seq_15_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_FPU_SEQ_15_BIT 4","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_FPU_SEQ_15_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_15_issue_core_to_fpu_15_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_CORE_TO_FPU_15_BIT 5","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_CORE_TO_FPU_15_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_15_retired_instr_15_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_INSTR_15_BIT 6","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_INSTR_15_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_15_retired_load_15_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_LOAD_15_BIT 7","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_LOAD_15_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_15_retired_i_15_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_I_15_BIT 8","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_I_15_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_15_retired_acc_15_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_ACC_15_BIT 9","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_ACC_15_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_15_dma_aw_stall_15_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_STALL_15_BIT 10","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_STALL_15_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_15_dma_ar_stall_15_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_STALL_15_BIT 11","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_STALL_15_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_15_dma_r_stall_15_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_STALL_15_BIT 12","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_STALL_15_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_15_dma_w_stall_15_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_STALL_15_BIT 13","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_STALL_15_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_15_dma_buf_w_stall_15_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUF_W_STALL_15_BIT 14","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUF_W_STALL_15_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_15_dma_buf_r_stall_15_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUF_R_STALL_15_BIT 15","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUF_R_STALL_15_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_15_dma_aw_done_15_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_DONE_15_BIT 16","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_DONE_15_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_15_dma_aw_bw_15_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_BW_15_BIT 17","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_BW_15_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_15_dma_ar_done_15_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_DONE_15_BIT 18","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_DONE_15_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_15_dma_ar_bw_15_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_BW_15_BIT 19","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_BW_15_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_15_dma_r_done_15_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_DONE_15_BIT 20","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_DONE_15_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_15_dma_r_bw_15_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_BW_15_BIT 21","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_BW_15_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_15_dma_w_done_15_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_DONE_15_BIT 22","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_DONE_15_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_15_dma_w_bw_15_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_BW_15_BIT 23","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_BW_15_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_15_dma_b_done_15_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_B_DONE_15_BIT 24","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_B_DONE_15_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_15_dma_busy_15_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUSY_15_BIT 25","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUSY_15_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_15_icache_miss_15_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_MISS_15_BIT 26","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_MISS_15_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_15_icache_hit_15_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_HIT_15_BIT 27","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_HIT_15_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_15_icache_prefetch_15_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_PREFETCH_15_BIT 28","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_PREFETCH_15_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_15_icache_double_hit_15_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_DOUBLE_HIT_15_BIT 29","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_DOUBLE_HIT_15_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_enable_15_icache_stall_15_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_STALL_15_BIT 30","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_STALL_15_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_hart_select_field_width","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_HART_SELECT_FIELD_WIDTH 10","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_HART_SELECT_FIELD_WIDTH"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_hart_select_fields_per_reg","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_HART_SELECT_FIELDS_PER_REG 6","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_HART_SELECT_FIELDS_PER_REG"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_multireg_count","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_MULTIREG_COUNT 16","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_MULTIREG_COUNT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_0_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_REG_OFFSET 0x80","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_0_hart_select_0_mask","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_MASK 0x3ff","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_MASK"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_0_hart_select_0_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_OFFSET 0","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_0_hart_select_0_field","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_OFFSET})","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_FIELD"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_1_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_REG_OFFSET 0x88","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_1_hart_select_1_mask","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_MASK 0x3ff","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_MASK"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_1_hart_select_1_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_OFFSET 0","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_1_hart_select_1_field","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_OFFSET})","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_FIELD"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_2_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_REG_OFFSET 0x90","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_2_hart_select_2_mask","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_MASK 0x3ff","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_MASK"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_2_hart_select_2_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_OFFSET 0","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_2_hart_select_2_field","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_OFFSET})","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_FIELD"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_3_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_REG_OFFSET 0x98","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_3_hart_select_3_mask","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_MASK 0x3ff","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_MASK"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_3_hart_select_3_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_OFFSET 0","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_3_hart_select_3_field","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_OFFSET})","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_FIELD"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_4_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_REG_OFFSET 0xa0","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_4_hart_select_4_mask","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_MASK 0x3ff","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_MASK"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_4_hart_select_4_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_OFFSET 0","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_4_hart_select_4_field","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_OFFSET})","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_FIELD"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_5_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_REG_OFFSET 0xa8","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_5_hart_select_5_mask","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_MASK 0x3ff","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_MASK"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_5_hart_select_5_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_OFFSET 0","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_5_hart_select_5_field","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_OFFSET})","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_FIELD"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_6_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_REG_OFFSET 0xb0","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_6_hart_select_6_mask","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_MASK 0x3ff","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_MASK"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_6_hart_select_6_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_OFFSET 0","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_6_hart_select_6_field","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_OFFSET})","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_FIELD"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_7_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_REG_OFFSET 0xb8","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_7_hart_select_7_mask","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_MASK 0x3ff","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_MASK"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_7_hart_select_7_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_OFFSET 0","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_7_hart_select_7_field","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_OFFSET})","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_FIELD"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_8_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_REG_OFFSET 0xc0","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_8_hart_select_8_mask","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_MASK 0x3ff","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_MASK"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_8_hart_select_8_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_OFFSET 0","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_8_hart_select_8_field","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_OFFSET})","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_FIELD"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_9_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_REG_OFFSET 0xc8","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_9_hart_select_9_mask","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_MASK 0x3ff","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_MASK"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_9_hart_select_9_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_OFFSET 0","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_9_hart_select_9_field","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_OFFSET})","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_FIELD"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_10_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_REG_OFFSET 0xd0","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_10_hart_select_10_mask","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_MASK 0x3ff","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_MASK"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_10_hart_select_10_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_OFFSET 0","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_10_hart_select_10_field","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_OFFSET})","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_FIELD"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_11_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_REG_OFFSET 0xd8","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_11_hart_select_11_mask","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_MASK 0x3ff","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_MASK"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_11_hart_select_11_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_OFFSET 0","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_11_hart_select_11_field","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_OFFSET})","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_FIELD"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_12_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_REG_OFFSET 0xe0","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_12_hart_select_12_mask","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_MASK 0x3ff","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_MASK"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_12_hart_select_12_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_OFFSET 0","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_12_hart_select_12_field","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_OFFSET})","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_FIELD"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_13_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_REG_OFFSET 0xe8","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_13_hart_select_13_mask","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_MASK 0x3ff","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_MASK"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_13_hart_select_13_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_OFFSET 0","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_13_hart_select_13_field","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_OFFSET})","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_FIELD"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_14_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_REG_OFFSET 0xf0","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_14_hart_select_14_mask","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_MASK 0x3ff","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_MASK"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_14_hart_select_14_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_OFFSET 0","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_14_hart_select_14_field","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_OFFSET})","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_FIELD"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_15_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_REG_OFFSET 0xf8","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_15_hart_select_15_mask","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_MASK 0x3ff","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_MASK"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_15_hart_select_15_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_OFFSET 0","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hart_select_15_hart_select_15_field","text":"#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_OFFSET})","title":"define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_FIELD"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_perf_counter_field_width","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_PERF_COUNTER_FIELD_WIDTH 48","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_PERF_COUNTER_FIELD_WIDTH"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_perf_counter_fields_per_reg","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_PERF_COUNTER_FIELDS_PER_REG 1","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_PERF_COUNTER_FIELDS_PER_REG"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_multireg_count","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_MULTIREG_COUNT 16","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_MULTIREG_COUNT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_0_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_REG_OFFSET 0x100","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_0_perf_counter_0_mask","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_MASK 0xffffffffffff","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_MASK"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_0_perf_counter_0_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_OFFSET 0","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_0_perf_counter_0_field","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_OFFSET})","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_FIELD"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_1_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_REG_OFFSET 0x108","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_1_perf_counter_1_mask","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_MASK 0xffffffffffff","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_MASK"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_1_perf_counter_1_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_OFFSET 0","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_1_perf_counter_1_field","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_OFFSET})","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_FIELD"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_2_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_REG_OFFSET 0x110","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_2_perf_counter_2_mask","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_MASK 0xffffffffffff","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_MASK"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_2_perf_counter_2_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_OFFSET 0","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_2_perf_counter_2_field","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_OFFSET})","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_FIELD"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_3_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_REG_OFFSET 0x118","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_3_perf_counter_3_mask","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_MASK 0xffffffffffff","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_MASK"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_3_perf_counter_3_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_OFFSET 0","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_3_perf_counter_3_field","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_OFFSET})","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_FIELD"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_4_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_REG_OFFSET 0x120","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_4_perf_counter_4_mask","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_MASK 0xffffffffffff","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_MASK"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_4_perf_counter_4_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_OFFSET 0","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_4_perf_counter_4_field","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_OFFSET})","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_FIELD"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_5_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_REG_OFFSET 0x128","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_5_perf_counter_5_mask","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_MASK 0xffffffffffff","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_MASK"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_5_perf_counter_5_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_OFFSET 0","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_5_perf_counter_5_field","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_OFFSET})","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_FIELD"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_6_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_REG_OFFSET 0x130","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_6_perf_counter_6_mask","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_MASK 0xffffffffffff","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_MASK"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_6_perf_counter_6_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_OFFSET 0","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_6_perf_counter_6_field","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_OFFSET})","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_FIELD"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_7_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_REG_OFFSET 0x138","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_7_perf_counter_7_mask","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_MASK 0xffffffffffff","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_MASK"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_7_perf_counter_7_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_OFFSET 0","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_7_perf_counter_7_field","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_OFFSET})","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_FIELD"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_8_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_REG_OFFSET 0x140","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_8_perf_counter_8_mask","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_MASK 0xffffffffffff","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_MASK"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_8_perf_counter_8_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_OFFSET 0","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_8_perf_counter_8_field","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_OFFSET})","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_FIELD"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_9_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_REG_OFFSET 0x148","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_9_perf_counter_9_mask","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_MASK 0xffffffffffff","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_MASK"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_9_perf_counter_9_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_OFFSET 0","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_9_perf_counter_9_field","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_OFFSET})","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_FIELD"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_10_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_REG_OFFSET 0x150","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_10_perf_counter_10_mask","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_MASK 0xffffffffffff","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_MASK"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_10_perf_counter_10_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_OFFSET 0","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_10_perf_counter_10_field","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_FIELD ((bitfield_field32_t){ \\ .mask = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_OFFSET})","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_FIELD"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_11_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_REG_OFFSET 0x158","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_11_perf_counter_11_mask","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_MASK 0xffffffffffff","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_MASK"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_11_perf_counter_11_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_OFFSET 0","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_11_perf_counter_11_field","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_FIELD ((bitfield_field32_t){ \\ .mask = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_OFFSET})","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_FIELD"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_12_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_REG_OFFSET 0x160","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_12_perf_counter_12_mask","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_MASK 0xffffffffffff","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_MASK"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_12_perf_counter_12_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_OFFSET 0","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_12_perf_counter_12_field","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_FIELD ((bitfield_field32_t){ \\ .mask = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_OFFSET})","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_FIELD"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_13_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_REG_OFFSET 0x168","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_13_perf_counter_13_mask","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_MASK 0xffffffffffff","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_MASK"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_13_perf_counter_13_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_OFFSET 0","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_13_perf_counter_13_field","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_FIELD ((bitfield_field32_t){ \\ .mask = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_OFFSET})","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_FIELD"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_14_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_REG_OFFSET 0x170","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_14_perf_counter_14_mask","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_MASK 0xffffffffffff","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_MASK"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_14_perf_counter_14_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_OFFSET 0","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_14_perf_counter_14_field","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_FIELD ((bitfield_field32_t){ \\ .mask = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_OFFSET})","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_FIELD"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_15_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_REG_OFFSET 0x178","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_15_perf_counter_15_mask","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_MASK 0xffffffffffff","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_MASK"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_15_perf_counter_15_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_OFFSET 0","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_perf_counter_15_perf_counter_15_field","text":"#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_FIELD ((bitfield_field32_t){ \\ .mask = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_OFFSET})","title":"define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_FIELD"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_cl_clint_set_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_REG_OFFSET 0x180","title":"define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_cl_clint_set_cl_clint_set_mask","text":"#define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_MASK 0xffffffff","title":"define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_MASK"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_cl_clint_set_cl_clint_set_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_OFFSET 0","title":"define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_cl_clint_set_cl_clint_set_field","text":"#define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_MASK, \\ .index = SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_OFFSET})","title":"define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_FIELD"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_cl_clint_clear_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_REG_OFFSET 0x188","title":"define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_cl_clint_clear_cl_clint_clear_mask","text":"#define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_MASK 0xffffffff","title":"define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_MASK"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_cl_clint_clear_cl_clint_clear_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_OFFSET 0","title":"define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_cl_clint_clear_cl_clint_clear_field","text":"#define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_OFFSET})","title":"define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_FIELD"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hw_barrier_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_REG_OFFSET 0x190","title":"define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hw_barrier_hw_barrier_mask","text":"#define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_MASK 0xffffffff","title":"define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_MASK"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hw_barrier_hw_barrier_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_OFFSET 0","title":"define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_hw_barrier_hw_barrier_field","text":"#define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_FIELD ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_MASK, \\ .index = SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_OFFSET})","title":"define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_FIELD"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_icache_prefetch_enable_reg_offset","text":"#define SNITCH_CLUSTER_PERIPHERAL_ICACHE_PREFETCH_ENABLE_REG_OFFSET 0x198","title":"define SNITCH_CLUSTER_PERIPHERAL_ICACHE_PREFETCH_ENABLE_REG_OFFSET"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#define-snitch_cluster_peripheral_icache_prefetch_enable_icache_prefetch_enable_bit","text":"#define SNITCH_CLUSTER_PERIPHERAL_ICACHE_PREFETCH_ENABLE_ICACHE_PREFETCH_ENABLE_BIT 0","title":"define SNITCH_CLUSTER_PERIPHERAL_ICACHE_PREFETCH_ENABLE_ICACHE_PREFETCH_ENABLE_BIT"},{"location":"runtime/Files/snitch__cluster__peripheral_8h/#source-code","text":"// Generated register defines for snitch_cluster_peripheral // Copyright information found in source file: // Copyright 2020 ETH Zurich and University of Bologna. // Licensing information found in source file: // Licensed under Solderpad Hardware License, Version 0.51, see LICENSE for // details. SPDX-License-Identifier: SHL-0.51 #ifndef _SNITCH_CLUSTER_PERIPHERAL_REG_DEFS_ #define _SNITCH_CLUSTER_PERIPHERAL_REG_DEFS_ #ifdef __cplusplus extern \"C\" { #endif // Number of performance counters #define SNITCH_CLUSTER_PERIPHERAL_PARAM_NUM_PERF_COUNTERS 16 // Register width #define SNITCH_CLUSTER_PERIPHERAL_PARAM_REG_WIDTH 64 // Enable particular performance counter and start tracking. (common // parameters) // Enable particular performance counter and start tracking. #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_REG_OFFSET 0x0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_CYCLE_0_BIT 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_TCDM_ACCESSED_0_BIT 1 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_TCDM_CONGESTED_0_BIT 2 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_FPU_0_BIT 3 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_FPU_SEQ_0_BIT 4 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_CORE_TO_FPU_0_BIT \\ 5 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_INSTR_0_BIT 6 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_LOAD_0_BIT 7 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_I_0_BIT 8 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_ACC_0_BIT 9 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_STALL_0_BIT 10 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_STALL_0_BIT 11 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_STALL_0_BIT 12 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_STALL_0_BIT 13 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUF_W_STALL_0_BIT 14 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUF_R_STALL_0_BIT 15 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_DONE_0_BIT 16 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_BW_0_BIT 17 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_DONE_0_BIT 18 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_BW_0_BIT 19 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_DONE_0_BIT 20 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_BW_0_BIT 21 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_DONE_0_BIT 22 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_BW_0_BIT 23 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_B_DONE_0_BIT 24 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUSY_0_BIT 25 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_MISS_0_BIT 26 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_HIT_0_BIT 27 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_PREFETCH_0_BIT 28 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_DOUBLE_HIT_0_BIT \\ 29 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_STALL_0_BIT 30 // Enable particular performance counter and start tracking. #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_REG_OFFSET 0x8 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_CYCLE_1_BIT 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_TCDM_ACCESSED_1_BIT 1 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_TCDM_CONGESTED_1_BIT 2 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_FPU_1_BIT 3 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_FPU_SEQ_1_BIT 4 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_CORE_TO_FPU_1_BIT \\ 5 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_INSTR_1_BIT 6 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_LOAD_1_BIT 7 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_I_1_BIT 8 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_ACC_1_BIT 9 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_STALL_1_BIT 10 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_STALL_1_BIT 11 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_STALL_1_BIT 12 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_STALL_1_BIT 13 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUF_W_STALL_1_BIT 14 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUF_R_STALL_1_BIT 15 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_DONE_1_BIT 16 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_BW_1_BIT 17 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_DONE_1_BIT 18 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_BW_1_BIT 19 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_DONE_1_BIT 20 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_BW_1_BIT 21 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_DONE_1_BIT 22 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_BW_1_BIT 23 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_B_DONE_1_BIT 24 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUSY_1_BIT 25 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_MISS_1_BIT 26 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_HIT_1_BIT 27 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_PREFETCH_1_BIT 28 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_DOUBLE_HIT_1_BIT \\ 29 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_STALL_1_BIT 30 // Enable particular performance counter and start tracking. #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_REG_OFFSET 0x10 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_CYCLE_2_BIT 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_TCDM_ACCESSED_2_BIT 1 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_TCDM_CONGESTED_2_BIT 2 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_FPU_2_BIT 3 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_FPU_SEQ_2_BIT 4 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_CORE_TO_FPU_2_BIT \\ 5 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_INSTR_2_BIT 6 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_LOAD_2_BIT 7 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_I_2_BIT 8 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_ACC_2_BIT 9 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_STALL_2_BIT 10 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_STALL_2_BIT 11 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_STALL_2_BIT 12 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_STALL_2_BIT 13 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUF_W_STALL_2_BIT 14 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUF_R_STALL_2_BIT 15 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_DONE_2_BIT 16 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_BW_2_BIT 17 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_DONE_2_BIT 18 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_BW_2_BIT 19 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_DONE_2_BIT 20 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_BW_2_BIT 21 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_DONE_2_BIT 22 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_BW_2_BIT 23 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_B_DONE_2_BIT 24 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUSY_2_BIT 25 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_MISS_2_BIT 26 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_HIT_2_BIT 27 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_PREFETCH_2_BIT 28 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_DOUBLE_HIT_2_BIT \\ 29 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_STALL_2_BIT 30 // Enable particular performance counter and start tracking. #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_REG_OFFSET 0x18 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_CYCLE_3_BIT 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_TCDM_ACCESSED_3_BIT 1 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_TCDM_CONGESTED_3_BIT 2 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_FPU_3_BIT 3 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_FPU_SEQ_3_BIT 4 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_CORE_TO_FPU_3_BIT \\ 5 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_INSTR_3_BIT 6 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_LOAD_3_BIT 7 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_I_3_BIT 8 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_ACC_3_BIT 9 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_STALL_3_BIT 10 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_STALL_3_BIT 11 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_STALL_3_BIT 12 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_STALL_3_BIT 13 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUF_W_STALL_3_BIT 14 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUF_R_STALL_3_BIT 15 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_DONE_3_BIT 16 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_BW_3_BIT 17 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_DONE_3_BIT 18 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_BW_3_BIT 19 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_DONE_3_BIT 20 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_BW_3_BIT 21 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_DONE_3_BIT 22 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_BW_3_BIT 23 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_B_DONE_3_BIT 24 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUSY_3_BIT 25 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_MISS_3_BIT 26 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_HIT_3_BIT 27 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_PREFETCH_3_BIT 28 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_DOUBLE_HIT_3_BIT \\ 29 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_STALL_3_BIT 30 // Enable particular performance counter and start tracking. #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_REG_OFFSET 0x20 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_CYCLE_4_BIT 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_TCDM_ACCESSED_4_BIT 1 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_TCDM_CONGESTED_4_BIT 2 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_FPU_4_BIT 3 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_FPU_SEQ_4_BIT 4 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_CORE_TO_FPU_4_BIT \\ 5 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_INSTR_4_BIT 6 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_LOAD_4_BIT 7 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_I_4_BIT 8 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_ACC_4_BIT 9 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_STALL_4_BIT 10 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_STALL_4_BIT 11 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_STALL_4_BIT 12 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_STALL_4_BIT 13 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUF_W_STALL_4_BIT 14 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUF_R_STALL_4_BIT 15 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_DONE_4_BIT 16 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_BW_4_BIT 17 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_DONE_4_BIT 18 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_BW_4_BIT 19 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_DONE_4_BIT 20 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_BW_4_BIT 21 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_DONE_4_BIT 22 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_BW_4_BIT 23 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_B_DONE_4_BIT 24 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUSY_4_BIT 25 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_MISS_4_BIT 26 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_HIT_4_BIT 27 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_PREFETCH_4_BIT 28 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_DOUBLE_HIT_4_BIT \\ 29 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_STALL_4_BIT 30 // Enable particular performance counter and start tracking. #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_REG_OFFSET 0x28 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_CYCLE_5_BIT 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_TCDM_ACCESSED_5_BIT 1 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_TCDM_CONGESTED_5_BIT 2 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_FPU_5_BIT 3 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_FPU_SEQ_5_BIT 4 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_CORE_TO_FPU_5_BIT \\ 5 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_INSTR_5_BIT 6 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_LOAD_5_BIT 7 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_I_5_BIT 8 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_ACC_5_BIT 9 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_STALL_5_BIT 10 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_STALL_5_BIT 11 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_STALL_5_BIT 12 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_STALL_5_BIT 13 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUF_W_STALL_5_BIT 14 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUF_R_STALL_5_BIT 15 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_DONE_5_BIT 16 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_BW_5_BIT 17 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_DONE_5_BIT 18 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_BW_5_BIT 19 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_DONE_5_BIT 20 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_BW_5_BIT 21 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_DONE_5_BIT 22 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_BW_5_BIT 23 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_B_DONE_5_BIT 24 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUSY_5_BIT 25 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_MISS_5_BIT 26 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_HIT_5_BIT 27 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_PREFETCH_5_BIT 28 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_DOUBLE_HIT_5_BIT \\ 29 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_STALL_5_BIT 30 // Enable particular performance counter and start tracking. #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_REG_OFFSET 0x30 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_CYCLE_6_BIT 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_TCDM_ACCESSED_6_BIT 1 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_TCDM_CONGESTED_6_BIT 2 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_FPU_6_BIT 3 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_FPU_SEQ_6_BIT 4 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_CORE_TO_FPU_6_BIT \\ 5 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_INSTR_6_BIT 6 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_LOAD_6_BIT 7 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_I_6_BIT 8 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_ACC_6_BIT 9 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_STALL_6_BIT 10 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_STALL_6_BIT 11 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_STALL_6_BIT 12 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_STALL_6_BIT 13 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUF_W_STALL_6_BIT 14 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUF_R_STALL_6_BIT 15 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_DONE_6_BIT 16 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_BW_6_BIT 17 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_DONE_6_BIT 18 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_BW_6_BIT 19 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_DONE_6_BIT 20 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_BW_6_BIT 21 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_DONE_6_BIT 22 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_BW_6_BIT 23 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_B_DONE_6_BIT 24 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUSY_6_BIT 25 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_MISS_6_BIT 26 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_HIT_6_BIT 27 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_PREFETCH_6_BIT 28 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_DOUBLE_HIT_6_BIT \\ 29 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_STALL_6_BIT 30 // Enable particular performance counter and start tracking. #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_REG_OFFSET 0x38 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_CYCLE_7_BIT 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_TCDM_ACCESSED_7_BIT 1 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_TCDM_CONGESTED_7_BIT 2 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_FPU_7_BIT 3 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_FPU_SEQ_7_BIT 4 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_CORE_TO_FPU_7_BIT \\ 5 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_INSTR_7_BIT 6 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_LOAD_7_BIT 7 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_I_7_BIT 8 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_ACC_7_BIT 9 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_STALL_7_BIT 10 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_STALL_7_BIT 11 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_STALL_7_BIT 12 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_STALL_7_BIT 13 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUF_W_STALL_7_BIT 14 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUF_R_STALL_7_BIT 15 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_DONE_7_BIT 16 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_BW_7_BIT 17 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_DONE_7_BIT 18 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_BW_7_BIT 19 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_DONE_7_BIT 20 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_BW_7_BIT 21 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_DONE_7_BIT 22 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_BW_7_BIT 23 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_B_DONE_7_BIT 24 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUSY_7_BIT 25 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_MISS_7_BIT 26 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_HIT_7_BIT 27 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_PREFETCH_7_BIT 28 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_DOUBLE_HIT_7_BIT \\ 29 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_STALL_7_BIT 30 // Enable particular performance counter and start tracking. #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_REG_OFFSET 0x40 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_CYCLE_8_BIT 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_TCDM_ACCESSED_8_BIT 1 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_TCDM_CONGESTED_8_BIT 2 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_FPU_8_BIT 3 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_FPU_SEQ_8_BIT 4 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_CORE_TO_FPU_8_BIT \\ 5 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_INSTR_8_BIT 6 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_LOAD_8_BIT 7 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_I_8_BIT 8 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_ACC_8_BIT 9 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_STALL_8_BIT 10 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_STALL_8_BIT 11 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_STALL_8_BIT 12 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_STALL_8_BIT 13 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUF_W_STALL_8_BIT 14 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUF_R_STALL_8_BIT 15 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_DONE_8_BIT 16 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_BW_8_BIT 17 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_DONE_8_BIT 18 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_BW_8_BIT 19 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_DONE_8_BIT 20 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_BW_8_BIT 21 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_DONE_8_BIT 22 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_BW_8_BIT 23 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_B_DONE_8_BIT 24 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUSY_8_BIT 25 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_MISS_8_BIT 26 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_HIT_8_BIT 27 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_PREFETCH_8_BIT 28 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_DOUBLE_HIT_8_BIT \\ 29 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_STALL_8_BIT 30 // Enable particular performance counter and start tracking. #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_REG_OFFSET 0x48 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_CYCLE_9_BIT 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_TCDM_ACCESSED_9_BIT 1 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_TCDM_CONGESTED_9_BIT 2 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_FPU_9_BIT 3 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_FPU_SEQ_9_BIT 4 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_CORE_TO_FPU_9_BIT \\ 5 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_INSTR_9_BIT 6 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_LOAD_9_BIT 7 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_I_9_BIT 8 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_ACC_9_BIT 9 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_STALL_9_BIT 10 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_STALL_9_BIT 11 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_STALL_9_BIT 12 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_STALL_9_BIT 13 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUF_W_STALL_9_BIT 14 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUF_R_STALL_9_BIT 15 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_DONE_9_BIT 16 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_BW_9_BIT 17 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_DONE_9_BIT 18 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_BW_9_BIT 19 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_DONE_9_BIT 20 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_BW_9_BIT 21 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_DONE_9_BIT 22 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_BW_9_BIT 23 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_B_DONE_9_BIT 24 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUSY_9_BIT 25 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_MISS_9_BIT 26 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_HIT_9_BIT 27 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_PREFETCH_9_BIT 28 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_DOUBLE_HIT_9_BIT \\ 29 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_STALL_9_BIT 30 // Enable particular performance counter and start tracking. #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_REG_OFFSET 0x50 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_CYCLE_10_BIT 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_TCDM_ACCESSED_10_BIT 1 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_TCDM_CONGESTED_10_BIT 2 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_FPU_10_BIT 3 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_FPU_SEQ_10_BIT 4 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_CORE_TO_FPU_10_BIT \\ 5 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_INSTR_10_BIT 6 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_LOAD_10_BIT 7 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_I_10_BIT 8 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_ACC_10_BIT 9 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_STALL_10_BIT 10 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_STALL_10_BIT 11 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_STALL_10_BIT 12 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_STALL_10_BIT 13 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUF_W_STALL_10_BIT \\ 14 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUF_R_STALL_10_BIT \\ 15 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_DONE_10_BIT 16 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_BW_10_BIT 17 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_DONE_10_BIT 18 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_BW_10_BIT 19 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_DONE_10_BIT 20 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_BW_10_BIT 21 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_DONE_10_BIT 22 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_BW_10_BIT 23 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_B_DONE_10_BIT 24 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUSY_10_BIT 25 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_MISS_10_BIT 26 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_HIT_10_BIT 27 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_PREFETCH_10_BIT \\ 28 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_DOUBLE_HIT_10_BIT \\ 29 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_STALL_10_BIT 30 // Enable particular performance counter and start tracking. #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_REG_OFFSET 0x58 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_CYCLE_11_BIT 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_TCDM_ACCESSED_11_BIT 1 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_TCDM_CONGESTED_11_BIT 2 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_FPU_11_BIT 3 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_FPU_SEQ_11_BIT 4 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_CORE_TO_FPU_11_BIT \\ 5 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_INSTR_11_BIT 6 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_LOAD_11_BIT 7 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_I_11_BIT 8 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_ACC_11_BIT 9 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_STALL_11_BIT 10 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_STALL_11_BIT 11 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_STALL_11_BIT 12 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_STALL_11_BIT 13 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUF_W_STALL_11_BIT \\ 14 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUF_R_STALL_11_BIT \\ 15 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_DONE_11_BIT 16 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_BW_11_BIT 17 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_DONE_11_BIT 18 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_BW_11_BIT 19 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_DONE_11_BIT 20 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_BW_11_BIT 21 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_DONE_11_BIT 22 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_BW_11_BIT 23 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_B_DONE_11_BIT 24 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUSY_11_BIT 25 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_MISS_11_BIT 26 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_HIT_11_BIT 27 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_PREFETCH_11_BIT \\ 28 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_DOUBLE_HIT_11_BIT \\ 29 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_STALL_11_BIT 30 // Enable particular performance counter and start tracking. #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_REG_OFFSET 0x60 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_CYCLE_12_BIT 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_TCDM_ACCESSED_12_BIT 1 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_TCDM_CONGESTED_12_BIT 2 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_FPU_12_BIT 3 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_FPU_SEQ_12_BIT 4 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_CORE_TO_FPU_12_BIT \\ 5 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_INSTR_12_BIT 6 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_LOAD_12_BIT 7 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_I_12_BIT 8 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_ACC_12_BIT 9 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_STALL_12_BIT 10 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_STALL_12_BIT 11 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_STALL_12_BIT 12 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_STALL_12_BIT 13 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUF_W_STALL_12_BIT \\ 14 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUF_R_STALL_12_BIT \\ 15 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_DONE_12_BIT 16 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_BW_12_BIT 17 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_DONE_12_BIT 18 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_BW_12_BIT 19 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_DONE_12_BIT 20 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_BW_12_BIT 21 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_DONE_12_BIT 22 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_BW_12_BIT 23 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_B_DONE_12_BIT 24 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUSY_12_BIT 25 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_MISS_12_BIT 26 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_HIT_12_BIT 27 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_PREFETCH_12_BIT \\ 28 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_DOUBLE_HIT_12_BIT \\ 29 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_STALL_12_BIT 30 // Enable particular performance counter and start tracking. #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_REG_OFFSET 0x68 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_CYCLE_13_BIT 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_TCDM_ACCESSED_13_BIT 1 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_TCDM_CONGESTED_13_BIT 2 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_FPU_13_BIT 3 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_FPU_SEQ_13_BIT 4 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_CORE_TO_FPU_13_BIT \\ 5 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_INSTR_13_BIT 6 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_LOAD_13_BIT 7 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_I_13_BIT 8 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_ACC_13_BIT 9 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_STALL_13_BIT 10 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_STALL_13_BIT 11 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_STALL_13_BIT 12 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_STALL_13_BIT 13 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUF_W_STALL_13_BIT \\ 14 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUF_R_STALL_13_BIT \\ 15 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_DONE_13_BIT 16 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_BW_13_BIT 17 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_DONE_13_BIT 18 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_BW_13_BIT 19 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_DONE_13_BIT 20 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_BW_13_BIT 21 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_DONE_13_BIT 22 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_BW_13_BIT 23 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_B_DONE_13_BIT 24 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUSY_13_BIT 25 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_MISS_13_BIT 26 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_HIT_13_BIT 27 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_PREFETCH_13_BIT \\ 28 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_DOUBLE_HIT_13_BIT \\ 29 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_STALL_13_BIT 30 // Enable particular performance counter and start tracking. #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_REG_OFFSET 0x70 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_CYCLE_14_BIT 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_TCDM_ACCESSED_14_BIT 1 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_TCDM_CONGESTED_14_BIT 2 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_FPU_14_BIT 3 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_FPU_SEQ_14_BIT 4 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_CORE_TO_FPU_14_BIT \\ 5 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_INSTR_14_BIT 6 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_LOAD_14_BIT 7 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_I_14_BIT 8 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_ACC_14_BIT 9 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_STALL_14_BIT 10 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_STALL_14_BIT 11 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_STALL_14_BIT 12 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_STALL_14_BIT 13 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUF_W_STALL_14_BIT \\ 14 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUF_R_STALL_14_BIT \\ 15 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_DONE_14_BIT 16 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_BW_14_BIT 17 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_DONE_14_BIT 18 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_BW_14_BIT 19 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_DONE_14_BIT 20 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_BW_14_BIT 21 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_DONE_14_BIT 22 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_BW_14_BIT 23 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_B_DONE_14_BIT 24 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUSY_14_BIT 25 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_MISS_14_BIT 26 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_HIT_14_BIT 27 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_PREFETCH_14_BIT \\ 28 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_DOUBLE_HIT_14_BIT \\ 29 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_STALL_14_BIT 30 // Enable particular performance counter and start tracking. #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_REG_OFFSET 0x78 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_CYCLE_15_BIT 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_TCDM_ACCESSED_15_BIT 1 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_TCDM_CONGESTED_15_BIT 2 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_FPU_15_BIT 3 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_FPU_SEQ_15_BIT 4 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_CORE_TO_FPU_15_BIT \\ 5 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_INSTR_15_BIT 6 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_LOAD_15_BIT 7 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_I_15_BIT 8 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_ACC_15_BIT 9 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_STALL_15_BIT 10 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_STALL_15_BIT 11 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_STALL_15_BIT 12 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_STALL_15_BIT 13 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUF_W_STALL_15_BIT \\ 14 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUF_R_STALL_15_BIT \\ 15 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_DONE_15_BIT 16 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_BW_15_BIT 17 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_DONE_15_BIT 18 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_BW_15_BIT 19 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_DONE_15_BIT 20 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_BW_15_BIT 21 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_DONE_15_BIT 22 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_BW_15_BIT 23 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_B_DONE_15_BIT 24 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUSY_15_BIT 25 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_MISS_15_BIT 26 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_HIT_15_BIT 27 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_PREFETCH_15_BIT \\ 28 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_DOUBLE_HIT_15_BIT \\ 29 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_STALL_15_BIT 30 // Select from which hart in the cluster, starting from `0`, #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_HART_SELECT_FIELD_WIDTH 10 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_HART_SELECT_FIELDS_PER_REG 6 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_MULTIREG_COUNT 16 // Select from which hart in the cluster, starting from `0`, #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_REG_OFFSET 0x80 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_MASK 0x3ff #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_OFFSET}) // Select from which hart in the cluster, starting from `0`, #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_REG_OFFSET 0x88 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_MASK 0x3ff #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_OFFSET}) // Select from which hart in the cluster, starting from `0`, #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_REG_OFFSET 0x90 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_MASK 0x3ff #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_OFFSET}) // Select from which hart in the cluster, starting from `0`, #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_REG_OFFSET 0x98 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_MASK 0x3ff #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_OFFSET}) // Select from which hart in the cluster, starting from `0`, #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_REG_OFFSET 0xa0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_MASK 0x3ff #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_OFFSET}) // Select from which hart in the cluster, starting from `0`, #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_REG_OFFSET 0xa8 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_MASK 0x3ff #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_OFFSET}) // Select from which hart in the cluster, starting from `0`, #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_REG_OFFSET 0xb0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_MASK 0x3ff #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_OFFSET}) // Select from which hart in the cluster, starting from `0`, #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_REG_OFFSET 0xb8 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_MASK 0x3ff #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_OFFSET}) // Select from which hart in the cluster, starting from `0`, #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_REG_OFFSET 0xc0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_MASK 0x3ff #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_OFFSET}) // Select from which hart in the cluster, starting from `0`, #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_REG_OFFSET 0xc8 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_MASK 0x3ff #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_OFFSET}) // Select from which hart in the cluster, starting from `0`, #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_REG_OFFSET 0xd0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_MASK 0x3ff #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_OFFSET}) // Select from which hart in the cluster, starting from `0`, #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_REG_OFFSET 0xd8 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_MASK 0x3ff #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_OFFSET}) // Select from which hart in the cluster, starting from `0`, #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_REG_OFFSET 0xe0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_MASK 0x3ff #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_OFFSET}) // Select from which hart in the cluster, starting from `0`, #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_REG_OFFSET 0xe8 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_MASK 0x3ff #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_OFFSET}) // Select from which hart in the cluster, starting from `0`, #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_REG_OFFSET 0xf0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_MASK 0x3ff #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_OFFSET}) // Select from which hart in the cluster, starting from `0`, #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_REG_OFFSET 0xf8 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_MASK 0x3ff #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_OFFSET}) // Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending // on what #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_PERF_COUNTER_FIELD_WIDTH 48 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_PERF_COUNTER_FIELDS_PER_REG 1 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_MULTIREG_COUNT 16 // Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending // on what #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_REG_OFFSET 0x100 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_MASK \\ 0xffffffffffff #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_OFFSET}) // Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending // on what #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_REG_OFFSET 0x108 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_MASK \\ 0xffffffffffff #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_OFFSET}) // Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending // on what #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_REG_OFFSET 0x110 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_MASK \\ 0xffffffffffff #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_OFFSET}) // Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending // on what #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_REG_OFFSET 0x118 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_MASK \\ 0xffffffffffff #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_OFFSET}) // Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending // on what #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_REG_OFFSET 0x120 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_MASK \\ 0xffffffffffff #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_OFFSET}) // Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending // on what #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_REG_OFFSET 0x128 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_MASK \\ 0xffffffffffff #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_OFFSET}) // Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending // on what #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_REG_OFFSET 0x130 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_MASK \\ 0xffffffffffff #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_OFFSET}) // Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending // on what #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_REG_OFFSET 0x138 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_MASK \\ 0xffffffffffff #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_OFFSET}) // Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending // on what #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_REG_OFFSET 0x140 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_MASK \\ 0xffffffffffff #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_OFFSET}) // Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending // on what #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_REG_OFFSET 0x148 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_MASK \\ 0xffffffffffff #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_OFFSET}) // Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending // on what #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_REG_OFFSET 0x150 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_MASK \\ 0xffffffffffff #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_OFFSET}) // Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending // on what #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_REG_OFFSET 0x158 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_MASK \\ 0xffffffffffff #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_OFFSET}) // Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending // on what #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_REG_OFFSET 0x160 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_MASK \\ 0xffffffffffff #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_OFFSET}) // Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending // on what #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_REG_OFFSET 0x168 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_MASK \\ 0xffffffffffff #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_OFFSET}) // Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending // on what #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_REG_OFFSET 0x170 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_MASK \\ 0xffffffffffff #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_OFFSET}) // Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending // on what #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_REG_OFFSET 0x178 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_MASK \\ 0xffffffffffff #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_FIELD \\ ((bitfield_field32_t){ \\ .mask = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_OFFSET}) // Set bits in the cluster-local CLINT. Writing a 1 at location i sets the // cluster-local interrupt #define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_REG_OFFSET 0x180 #define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_MASK 0xffffffff #define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_MASK, \\ .index = SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_OFFSET}) // Clear bits in the cluster-local CLINT. Writing a 1 at location i clears // the cluster-local interrupt #define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_REG_OFFSET 0x188 #define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_MASK 0xffffffff #define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_MASK, \\ .index = \\ SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_OFFSET}) // Hardware barrier register. Loads to this register will block until all // cores have #define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_REG_OFFSET 0x190 #define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_MASK 0xffffffff #define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_OFFSET 0 #define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_FIELD \\ ((bitfield_field32_t){ \\ .mask = SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_MASK, \\ .index = SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_OFFSET}) // Controls prefetching of the instruction cache. #define SNITCH_CLUSTER_PERIPHERAL_ICACHE_PREFETCH_ENABLE_REG_OFFSET 0x198 #define SNITCH_CLUSTER_PERIPHERAL_ICACHE_PREFETCH_ENABLE_ICACHE_PREFETCH_ENABLE_BIT \\ 0 #ifdef __cplusplus } // extern \"C\" #endif #endif // _SNITCH_CLUSTER_PERIPHERAL_REG_DEFS_ // End generated register defines for snitch_cluster_peripheral Updated on 2022-05-17 at 12:28:58 +0000","title":"Source code"},{"location":"runtime/Files/snrt_8h/","text":"snRuntime/include/snrt.h Classes Name struct snrt_slice A slice of memory. struct snrt_peripherals Peripherals to the Snitch SoC. struct snrt_barrier Barrier to use with snrt_barrier . Types Name enum snrt_ssr_dm { SNRT_SSR_DM0 = 0, SNRT_SSR_DM1 = 1, SNRT_SSR_DM2 = 2} The different SSR data movers. enum snrt_ssr_dim { SNRT_SSR_1D = 0, SNRT_SSR_2D = 1, SNRT_SSR_3D = 2, SNRT_SSR_4D = 3} The different dimensions. typedef struct snrt_slice snrt_slice_t A slice of memory. typedef uint32_t snrt_dma_txid_t Functions Name void * snrt_memset (void * ptr, int value, size_t num) size_t snrt_slice_len ( snrt_slice_t s) void snrt_cluster_hw_barrier () void snrt_cluster_sw_barrier () void snrt_global_barrier () void snrt_barrier (struct snrt_barrier * barr, uint32_t n) uint32_t attribute ((pure) ) struct snrt_team_root * snrt_current_team () struct snrt_peripherals * snrt_peripherals () uint32_t snrt_global_core_base_hartid () uint32_t snrt_global_core_idx () uint32_t snrt_global_core_num () uint32_t snrt_global_compute_core_idx () uint32_t snrt_global_compute_core_num () uint32_t snrt_global_dm_core_idx () uint32_t snrt_global_dm_core_num () uint32_t snrt_cluster_core_base_hartid () uint32_t snrt_cluster_core_idx () uint32_t snrt_cluster_core_num () uint32_t snrt_cluster_compute_core_idx () uint32_t snrt_cluster_compute_core_num () uint32_t snrt_cluster_dm_core_idx () uint32_t snrt_cluster_dm_core_num () uint32_t snrt_cluster_idx () uint32_t snrt_cluster_num () int snrt_is_compute_core () int snrt_is_dm_core () void snrt_wakeup (uint32_t mask) uint32_t _snrt_barrier_reg_ptr () get pointer to barrier register snrt_slice_t snrt_global_memory () get start address of global memory snrt_slice_t snrt_cluster_memory () get start address of the cluster's tcdm memory snrt_slice_t snrt_zero_memory () get start address of the cluster's zero memory void snrt_bcast_send (void * data, size_t len) void snrt_bcast_recv (void * data, size_t len) void * snrt_memcpy (void * dst, const void * src, size_t n) snrt_dma_txid_t snrt_dma_start_1d_wideptr (uint64_t dst, uint64_t src, size_t size) Initiate an asynchronous 1D DMA transfer with wide 64-bit pointers. snrt_dma_txid_t snrt_dma_start_1d (void * dst, const void * src, size_t size) Initiate an asynchronous 1D DMA transfer. snrt_dma_txid_t snrt_dma_start_2d_wideptr (uint64_t dst, uint64_t src, size_t size, size_t dst_stride, size_t src_stride, size_t repeat) Initiate an asynchronous 2D DMA transfer with wide 64-bit pointers. snrt_dma_txid_t snrt_dma_start_2d (void * dst, const void * src, size_t size, size_t dst_stride, size_t src_stride, size_t repeat) Initiate an asynchronous 2D DMA transfer. void snrt_dma_wait ( snrt_dma_txid_t tid) Block until a transfer finishes. void snrt_dma_wait_all () Block until all operation on the DMA ceases. void snrt_ssr_loop_1d (enum snrt_ssr_dm dm, size_t b0, size_t i0) void snrt_ssr_loop_2d (enum snrt_ssr_dm dm, size_t b0, size_t b1, size_t i0, size_t i1) void snrt_ssr_loop_3d (enum snrt_ssr_dm dm, size_t b0, size_t b1, size_t b2, size_t i0, size_t i1, size_t i2) void snrt_ssr_loop_4d (enum snrt_ssr_dm dm, size_t b0, size_t b1, size_t b2, size_t b3, size_t i0, size_t i1, size_t i2, size_t i3) void snrt_ssr_repeat (enum snrt_ssr_dm dm, size_t count) void snrt_ssr_enable () void snrt_ssr_disable () void snrt_ssr_read (enum snrt_ssr_dm dm, enum snrt_ssr_dim dim, volatile void * ptr) void snrt_ssr_write (enum snrt_ssr_dm dm, enum snrt_ssr_dim dim, volatile void * ptr) void snrt_fpu_fence () static attribute ((noreturn) ) Use as replacement of the stdlib exit() call. void snrt_alloc_init (struct snrt_team_root * team, uint32_t l3off) void * snrt_l1alloc (size_t size) void * snrt_l3alloc (size_t size) void snrt_int_init (struct snrt_team_root * team) Init the interrupt subsystem. void snrt_interrupt_global_enable (void ) Globally enable M-mode interrupts. void snrt_interrupt_global_disable (void ) Globally disable interrupts. void snrt_interrupt_enable (uint32_t irq) Enable interrupt source irq. void snrt_interrupt_disable (uint32_t irq) Disable interrupt source. uint32_t snrt_interrupt_cause (void ) Get the cause of an interrupt. void snrt_int_sw_clear (uint32_t hartid) void snrt_int_sw_set (uint32_t hartid) uint32_t snrt_int_sw_get (uint32_t hartid) void snrt_int_clint_set (uint32_t reg_off, uint32_t mask) void snrt_int_sw_poll (void ) void snrt_int_cluster_clr (uint32_t mask) void snrt_int_cluster_set (uint32_t mask) void snrt_wfi () Put the hart into wait for interrupt state. void snrt_mutex_lock (volatile uint32_t * pmtx) lock a mutex, blocking void snrt_mutex_ttas_lock (volatile uint32_t * pmtx) lock a mutex, blocking void snrt_mutex_release (volatile uint32_t * pmtx) Release the mutex. Defines Name snrt_min (a, b) snrt_max (a, b) __snrt_omp_bootstrap (core_idx) Bootstrap macro for openmp applications. __snrt_omp_destroy (core_idx) Destroy an OpenMP session so all cores exit cleanly. Types Documentation enum snrt_ssr_dm Enumerator Value Description SNRT_SSR_DM0 0 SNRT_SSR_DM1 1 SNRT_SSR_DM2 2 The different SSR data movers. enum snrt_ssr_dim Enumerator Value Description SNRT_SSR_1D 0 SNRT_SSR_2D 1 SNRT_SSR_3D 2 SNRT_SSR_4D 3 The different dimensions. typedef snrt_slice_t typedef struct snrt_slice snrt_slice_t ; A slice of memory. typedef snrt_dma_txid_t typedef uint32_t snrt_dma_txid_t ; DMA runtime functions. A DMA transfer identifier. Functions Documentation function snrt_memset static inline void * snrt_memset ( void * ptr , int value , size_t num ) function snrt_slice_len static inline size_t snrt_slice_len ( snrt_slice_t s ) function snrt_cluster_hw_barrier void snrt_cluster_hw_barrier () function snrt_cluster_sw_barrier void snrt_cluster_sw_barrier () function snrt_global_barrier void snrt_global_barrier () function snrt_barrier void snrt_barrier ( struct snrt_barrier * barr , uint32_t n ) function attribute static inline uint32_t __attribute__ ( ( pure ) ) function snrt_current_team struct snrt_team_root * snrt_current_team () function snrt_peripherals struct snrt_peripherals * snrt_peripherals () function snrt_global_core_base_hartid uint32_t snrt_global_core_base_hartid () function snrt_global_core_idx uint32_t snrt_global_core_idx () function snrt_global_core_num uint32_t snrt_global_core_num () function snrt_global_compute_core_idx uint32_t snrt_global_compute_core_idx () function snrt_global_compute_core_num uint32_t snrt_global_compute_core_num () function snrt_global_dm_core_idx uint32_t snrt_global_dm_core_idx () function snrt_global_dm_core_num uint32_t snrt_global_dm_core_num () function snrt_cluster_core_base_hartid uint32_t snrt_cluster_core_base_hartid () function snrt_cluster_core_idx uint32_t snrt_cluster_core_idx () function snrt_cluster_core_num uint32_t snrt_cluster_core_num () function snrt_cluster_compute_core_idx uint32_t snrt_cluster_compute_core_idx () function snrt_cluster_compute_core_num uint32_t snrt_cluster_compute_core_num () function snrt_cluster_dm_core_idx uint32_t snrt_cluster_dm_core_idx () function snrt_cluster_dm_core_num uint32_t snrt_cluster_dm_core_num () function snrt_cluster_idx uint32_t snrt_cluster_idx () function snrt_cluster_num uint32_t snrt_cluster_num () function snrt_is_compute_core int snrt_is_compute_core () function snrt_is_dm_core int snrt_is_dm_core () function snrt_wakeup void snrt_wakeup ( uint32_t mask ) function _snrt_barrier_reg_ptr uint32_t _snrt_barrier_reg_ptr () get pointer to barrier register function snrt_global_memory snrt_slice_t snrt_global_memory () get start address of global memory function snrt_cluster_memory snrt_slice_t snrt_cluster_memory () get start address of the cluster's tcdm memory function snrt_zero_memory snrt_slice_t snrt_zero_memory () get start address of the cluster's zero memory function snrt_bcast_send void snrt_bcast_send ( void * data , size_t len ) function snrt_bcast_recv void snrt_bcast_recv ( void * data , size_t len ) function snrt_memcpy void * snrt_memcpy ( void * dst , const void * src , size_t n ) function snrt_dma_start_1d_wideptr snrt_dma_txid_t snrt_dma_start_1d_wideptr ( uint64_t dst , uint64_t src , size_t size ) Initiate an asynchronous 1D DMA transfer with wide 64-bit pointers. function snrt_dma_start_1d snrt_dma_txid_t snrt_dma_start_1d ( void * dst , const void * src , size_t size ) Initiate an asynchronous 1D DMA transfer. function snrt_dma_start_2d_wideptr snrt_dma_txid_t snrt_dma_start_2d_wideptr ( uint64_t dst , uint64_t src , size_t size , size_t dst_stride , size_t src_stride , size_t repeat ) Initiate an asynchronous 2D DMA transfer with wide 64-bit pointers. function snrt_dma_start_2d snrt_dma_txid_t snrt_dma_start_2d ( void * dst , const void * src , size_t size , size_t dst_stride , size_t src_stride , size_t repeat ) Initiate an asynchronous 2D DMA transfer. function snrt_dma_wait void snrt_dma_wait ( snrt_dma_txid_t tid ) Block until a transfer finishes. function snrt_dma_wait_all void snrt_dma_wait_all () Block until all operation on the DMA ceases. function snrt_ssr_loop_1d void snrt_ssr_loop_1d ( enum snrt_ssr_dm dm , size_t b0 , size_t i0 ) function snrt_ssr_loop_2d void snrt_ssr_loop_2d ( enum snrt_ssr_dm dm , size_t b0 , size_t b1 , size_t i0 , size_t i1 ) function snrt_ssr_loop_3d void snrt_ssr_loop_3d ( enum snrt_ssr_dm dm , size_t b0 , size_t b1 , size_t b2 , size_t i0 , size_t i1 , size_t i2 ) function snrt_ssr_loop_4d void snrt_ssr_loop_4d ( enum snrt_ssr_dm dm , size_t b0 , size_t b1 , size_t b2 , size_t b3 , size_t i0 , size_t i1 , size_t i2 , size_t i3 ) function snrt_ssr_repeat void snrt_ssr_repeat ( enum snrt_ssr_dm dm , size_t count ) function snrt_ssr_enable void snrt_ssr_enable () function snrt_ssr_disable void snrt_ssr_disable () function snrt_ssr_read void snrt_ssr_read ( enum snrt_ssr_dm dm , enum snrt_ssr_dim dim , volatile void * ptr ) function snrt_ssr_write void snrt_ssr_write ( enum snrt_ssr_dm dm , enum snrt_ssr_dim dim , volatile void * ptr ) function snrt_fpu_fence void snrt_fpu_fence () function attribute static inline static __attribute__ ( ( noreturn ) ) Use as replacement of the stdlib exit() call. Parameters : status exit code function snrt_alloc_init void snrt_alloc_init ( struct snrt_team_root * team , uint32_t l3off ) function snrt_l1alloc void * snrt_l1alloc ( size_t size ) function snrt_l3alloc void * snrt_l3alloc ( size_t size ) function snrt_int_init void snrt_int_init ( struct snrt_team_root * team ) Init the interrupt subsystem. function snrt_interrupt_global_enable static inline void snrt_interrupt_global_enable ( void ) Globally enable M-mode interrupts. On an interrupt event the core will jump to __snrt_crt0_interrupt_handler service the interrupt and continue normal execution. Enable interrupt sources with snrt_interrupt_enable function snrt_interrupt_global_disable static inline void snrt_interrupt_global_disable ( void ) Globally disable interrupts. function snrt_interrupt_enable static inline void snrt_interrupt_enable ( uint32_t irq ) Enable interrupt source irq. Parameters : irq one of IRQ_[S/H/M]_[SOFT/TIMER/EXT] interrupts Enable interrupt, either wakes from wfi or if global interrupts are enabled, jumps to the IRQ handler function snrt_interrupt_disable static inline void snrt_interrupt_disable ( uint32_t irq ) Disable interrupt source. Parameters : irq one of IRQ_[S/H/M]_[SOFT/TIMER/EXT] See snrt_interrupt_enable function snrt_interrupt_cause static inline uint32_t snrt_interrupt_cause ( void ) Get the cause of an interrupt. Return : One of IRQ_[S/H/M]_[SOFT/TIMER/EXT] function snrt_int_sw_clear void snrt_int_sw_clear ( uint32_t hartid ) function snrt_int_sw_set void snrt_int_sw_set ( uint32_t hartid ) function snrt_int_sw_get uint32_t snrt_int_sw_get ( uint32_t hartid ) function snrt_int_clint_set void snrt_int_clint_set ( uint32_t reg_off , uint32_t mask ) function snrt_int_sw_poll void snrt_int_sw_poll ( void ) function snrt_int_cluster_clr void snrt_int_cluster_clr ( uint32_t mask ) function snrt_int_cluster_set void snrt_int_cluster_set ( uint32_t mask ) function snrt_wfi static inline void snrt_wfi () Put the hart into wait for interrupt state. function snrt_mutex_lock static inline void snrt_mutex_lock ( volatile uint32_t * pmtx ) lock a mutex, blocking declare mutex with static volatile uint32_t mtx = 0; function snrt_mutex_ttas_lock static inline void snrt_mutex_ttas_lock ( volatile uint32_t * pmtx ) lock a mutex, blocking test and test-and-set (ttas) implementation of a lock. Declare mutex with static volatile uint32_t mtx = 0; function snrt_mutex_release static inline void snrt_mutex_release ( volatile uint32_t * pmtx ) Release the mutex. Macros Documentation define snrt_min #define snrt_min( a , b ) (( a ) < ( b ) ? ( a ) : ( b )) define snrt_max #define snrt_max( a , b ) (( a ) > ( b ) ? ( a ) : ( b )) define __snrt_omp_bootstrap #define __snrt_omp_bootstrap( core_idx ) if ( snrt_omp_bootstrap ( core_idx )) do { \\ snrt_cluster_hw_barrier (); \\ return 0 ; \\ } while ( 0 ) Bootstrap macro for openmp applications. define __snrt_omp_destroy #define __snrt_omp_destroy( core_idx ) eu_exit ( core_idx ); \\ dm_exit (); \\ snrt_cluster_hw_barrier (); Destroy an OpenMP session so all cores exit cleanly. Source code // Copyright 2020 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #pragma once #include <stddef.h> #include <stdint.h> #include \"encoding.h\" #ifdef __cplusplus extern \"C\" { #endif //================================================================================ // Debug //================================================================================ // #define OMP_DEBUG_LEVEL 100 // #define KMP_DEBUG_LEVEL 100 // #define EU_DEBUG_LEVEL 100 //================================================================================ // Macros //================================================================================ #ifndef snrt_min #define snrt_min(a, b) ((a) < (b) ? (a) : (b)) #endif #ifndef snrt_max #define snrt_max(a, b) ((a) > (b) ? (a) : (b)) #endif static inline void * snrt_memset ( void * ptr , int value , size_t num ) { for ( uint32_t i = 0 ; i < num ; ++ i ) * (( uint8_t * ) ptr + i ) = ( unsigned char ) value ; return ptr ; } typedef struct snrt_slice { uint64_t start ; uint64_t end ; } snrt_slice_t ; struct snrt_peripherals { volatile uint32_t * clint ; volatile uint32_t * wakeup ; uint32_t * perf_counters ; volatile uint32_t * cl_clint ; }; struct snrt_barrier { uint32_t volatile barrier ; uint32_t volatile barrier_iteration ; }; static inline size_t snrt_slice_len ( snrt_slice_t s ) { return s . end - s . start ; } extern void snrt_cluster_hw_barrier (); extern void snrt_cluster_sw_barrier (); extern void snrt_global_barrier (); extern void snrt_barrier ( struct snrt_barrier * barr , uint32_t n ); static inline uint32_t __attribute__ (( pure )) snrt_hartid (); struct snrt_team_root * snrt_current_team (); extern struct snrt_peripherals * snrt_peripherals (); extern uint32_t snrt_global_core_base_hartid (); extern uint32_t snrt_global_core_idx (); extern uint32_t snrt_global_core_num (); extern uint32_t snrt_global_compute_core_idx (); extern uint32_t snrt_global_compute_core_num (); extern uint32_t snrt_global_dm_core_idx (); extern uint32_t snrt_global_dm_core_num (); extern uint32_t snrt_cluster_core_base_hartid (); extern uint32_t snrt_cluster_core_idx (); extern uint32_t snrt_cluster_core_num (); extern uint32_t snrt_cluster_compute_core_idx (); extern uint32_t snrt_cluster_compute_core_num (); extern uint32_t snrt_cluster_dm_core_idx (); extern uint32_t snrt_cluster_dm_core_num (); extern uint32_t snrt_cluster_idx (); extern uint32_t snrt_cluster_num (); extern int snrt_is_compute_core (); extern int snrt_is_dm_core (); extern void snrt_wakeup ( uint32_t mask ); extern uint32_t _snrt_barrier_reg_ptr (); extern snrt_slice_t snrt_global_memory (); extern snrt_slice_t snrt_cluster_memory (); extern snrt_slice_t snrt_zero_memory (); extern void snrt_bcast_send ( void * data , size_t len ); extern void snrt_bcast_recv ( void * data , size_t len ); extern void * snrt_memcpy ( void * dst , const void * src , size_t n ); typedef uint32_t snrt_dma_txid_t ; extern snrt_dma_txid_t snrt_dma_start_1d_wideptr ( uint64_t dst , uint64_t src , size_t size ); extern snrt_dma_txid_t snrt_dma_start_1d ( void * dst , const void * src , size_t size ); extern snrt_dma_txid_t snrt_dma_start_2d_wideptr ( uint64_t dst , uint64_t src , size_t size , size_t dst_stride , size_t src_stride , size_t repeat ); extern snrt_dma_txid_t snrt_dma_start_2d ( void * dst , const void * src , size_t size , size_t dst_stride , size_t src_stride , size_t repeat ); extern void snrt_dma_wait ( snrt_dma_txid_t tid ); extern void snrt_dma_wait_all (); enum snrt_ssr_dm { SNRT_SSR_DM0 = 0 , SNRT_SSR_DM1 = 1 , SNRT_SSR_DM2 = 2 , }; enum snrt_ssr_dim { SNRT_SSR_1D = 0 , SNRT_SSR_2D = 1 , SNRT_SSR_3D = 2 , SNRT_SSR_4D = 3 , }; extern void snrt_ssr_loop_1d ( enum snrt_ssr_dm dm , size_t b0 , size_t i0 ); extern void snrt_ssr_loop_2d ( enum snrt_ssr_dm dm , size_t b0 , size_t b1 , size_t i0 , size_t i1 ); extern void snrt_ssr_loop_3d ( enum snrt_ssr_dm dm , size_t b0 , size_t b1 , size_t b2 , size_t i0 , size_t i1 , size_t i2 ); extern void snrt_ssr_loop_4d ( enum snrt_ssr_dm dm , size_t b0 , size_t b1 , size_t b2 , size_t b3 , size_t i0 , size_t i1 , size_t i2 , size_t i3 ); extern void snrt_ssr_repeat ( enum snrt_ssr_dm dm , size_t count ); extern void snrt_ssr_enable (); extern void snrt_ssr_disable (); extern void snrt_ssr_read ( enum snrt_ssr_dm dm , enum snrt_ssr_dim dim , volatile void * ptr ); extern void snrt_ssr_write ( enum snrt_ssr_dm dm , enum snrt_ssr_dim dim , volatile void * ptr ); extern void snrt_fpu_fence (); static inline __attribute__ (( noreturn )) void snrt_exit ( int status ) { ( void ) status ; while ( 1 ) ; } //================================================================================ // Team functions //================================================================================ static inline uint32_t __attribute__ (( pure )) snrt_hartid () { uint32_t hartid ; asm ( \"csrr %0, mhartid\" : \"=r\" ( hartid )); return hartid ; } //================================================================================ // Allocation functions //================================================================================ extern void snrt_alloc_init ( struct snrt_team_root * team , uint32_t l3off ); extern void * snrt_l1alloc ( size_t size ); extern void * snrt_l3alloc ( size_t size ); //================================================================================ // Interrupt functions //================================================================================ void snrt_int_init ( struct snrt_team_root * team ); static inline void snrt_interrupt_global_enable ( void ) { set_csr ( mstatus , MSTATUS_MIE ); // set M global interrupt enable } static inline void snrt_interrupt_global_disable ( void ) { clear_csr ( mstatus , MSTATUS_MIE ); } static inline void snrt_interrupt_enable ( uint32_t irq ) { set_csr ( mie , 1 << irq ); } static inline void snrt_interrupt_disable ( uint32_t irq ) { clear_csr ( mie , 1 << irq ); } static inline uint32_t snrt_interrupt_cause ( void ) { return read_csr ( mcause ) & ~ 0x80000000 ; } extern void snrt_int_sw_clear ( uint32_t hartid ); extern void snrt_int_sw_set ( uint32_t hartid ); extern uint32_t snrt_int_sw_get ( uint32_t hartid ); extern void snrt_int_clint_set ( uint32_t reg_off , uint32_t mask ); extern void snrt_int_sw_poll ( void ); extern void snrt_int_cluster_clr ( uint32_t mask ); extern void snrt_int_cluster_set ( uint32_t mask ); static inline void snrt_wfi () { asm volatile ( \"wfi\" ); } //================================================================================ // Mutex functions //================================================================================ static inline void snrt_mutex_lock ( volatile uint32_t * pmtx ) { asm volatile ( \"li t0,1 # t0 = 1 \\n \" \"1: \\n \" \" amoswap.w.aq t0,t0,(%0) # t0 = oldlock & lock = 1 \\n \" \" bnez t0,1b # Retry if previously set) \\n \" : \"+r\" ( pmtx ) : : \"t0\" ); } static inline void snrt_mutex_ttas_lock ( volatile uint32_t * pmtx ) { asm volatile ( \"1: \\n \" \" lw t0, 0(%0) \\n \" \" bnez t0, 1b \\n \" \" li t0,1 # t0 = 1 \\n \" \"2: \\n \" \" amoswap.w.aq t0,t0,(%0) # t0 = oldlock & lock = 1 \\n \" \" bnez t0,2b # Retry if previously set) \\n \" : \"+r\" ( pmtx ) : : \"t0\" ); } static inline void snrt_mutex_release ( volatile uint32_t * pmtx ) { asm volatile ( \"amoswap.w.rl x0,x0,(%0) # Release lock by storing 0 \\n \" : \"+r\" ( pmtx )); } //================================================================================ // Runtime functions //================================================================================ #define __snrt_omp_bootstrap(core_idx) \\ if (snrt_omp_bootstrap(core_idx)) do { \\ snrt_cluster_hw_barrier(); \\ return 0; \\ } while (0) #define __snrt_omp_destroy(core_idx) \\ eu_exit(core_idx); \\ dm_exit(); \\ snrt_cluster_hw_barrier(); #ifdef __cplusplus } #endif Updated on 2022-05-17 at 12:28:58 +0000","title":"snRuntime/include/snrt.h"},{"location":"runtime/Files/snrt_8h/#snruntimeincludesnrth","text":"","title":"snRuntime/include/snrt.h"},{"location":"runtime/Files/snrt_8h/#classes","text":"Name struct snrt_slice A slice of memory. struct snrt_peripherals Peripherals to the Snitch SoC. struct snrt_barrier Barrier to use with snrt_barrier .","title":"Classes"},{"location":"runtime/Files/snrt_8h/#types","text":"Name enum snrt_ssr_dm { SNRT_SSR_DM0 = 0, SNRT_SSR_DM1 = 1, SNRT_SSR_DM2 = 2} The different SSR data movers. enum snrt_ssr_dim { SNRT_SSR_1D = 0, SNRT_SSR_2D = 1, SNRT_SSR_3D = 2, SNRT_SSR_4D = 3} The different dimensions. typedef struct snrt_slice snrt_slice_t A slice of memory. typedef uint32_t snrt_dma_txid_t","title":"Types"},{"location":"runtime/Files/snrt_8h/#functions","text":"Name void * snrt_memset (void * ptr, int value, size_t num) size_t snrt_slice_len ( snrt_slice_t s) void snrt_cluster_hw_barrier () void snrt_cluster_sw_barrier () void snrt_global_barrier () void snrt_barrier (struct snrt_barrier * barr, uint32_t n) uint32_t attribute ((pure) ) struct snrt_team_root * snrt_current_team () struct snrt_peripherals * snrt_peripherals () uint32_t snrt_global_core_base_hartid () uint32_t snrt_global_core_idx () uint32_t snrt_global_core_num () uint32_t snrt_global_compute_core_idx () uint32_t snrt_global_compute_core_num () uint32_t snrt_global_dm_core_idx () uint32_t snrt_global_dm_core_num () uint32_t snrt_cluster_core_base_hartid () uint32_t snrt_cluster_core_idx () uint32_t snrt_cluster_core_num () uint32_t snrt_cluster_compute_core_idx () uint32_t snrt_cluster_compute_core_num () uint32_t snrt_cluster_dm_core_idx () uint32_t snrt_cluster_dm_core_num () uint32_t snrt_cluster_idx () uint32_t snrt_cluster_num () int snrt_is_compute_core () int snrt_is_dm_core () void snrt_wakeup (uint32_t mask) uint32_t _snrt_barrier_reg_ptr () get pointer to barrier register snrt_slice_t snrt_global_memory () get start address of global memory snrt_slice_t snrt_cluster_memory () get start address of the cluster's tcdm memory snrt_slice_t snrt_zero_memory () get start address of the cluster's zero memory void snrt_bcast_send (void * data, size_t len) void snrt_bcast_recv (void * data, size_t len) void * snrt_memcpy (void * dst, const void * src, size_t n) snrt_dma_txid_t snrt_dma_start_1d_wideptr (uint64_t dst, uint64_t src, size_t size) Initiate an asynchronous 1D DMA transfer with wide 64-bit pointers. snrt_dma_txid_t snrt_dma_start_1d (void * dst, const void * src, size_t size) Initiate an asynchronous 1D DMA transfer. snrt_dma_txid_t snrt_dma_start_2d_wideptr (uint64_t dst, uint64_t src, size_t size, size_t dst_stride, size_t src_stride, size_t repeat) Initiate an asynchronous 2D DMA transfer with wide 64-bit pointers. snrt_dma_txid_t snrt_dma_start_2d (void * dst, const void * src, size_t size, size_t dst_stride, size_t src_stride, size_t repeat) Initiate an asynchronous 2D DMA transfer. void snrt_dma_wait ( snrt_dma_txid_t tid) Block until a transfer finishes. void snrt_dma_wait_all () Block until all operation on the DMA ceases. void snrt_ssr_loop_1d (enum snrt_ssr_dm dm, size_t b0, size_t i0) void snrt_ssr_loop_2d (enum snrt_ssr_dm dm, size_t b0, size_t b1, size_t i0, size_t i1) void snrt_ssr_loop_3d (enum snrt_ssr_dm dm, size_t b0, size_t b1, size_t b2, size_t i0, size_t i1, size_t i2) void snrt_ssr_loop_4d (enum snrt_ssr_dm dm, size_t b0, size_t b1, size_t b2, size_t b3, size_t i0, size_t i1, size_t i2, size_t i3) void snrt_ssr_repeat (enum snrt_ssr_dm dm, size_t count) void snrt_ssr_enable () void snrt_ssr_disable () void snrt_ssr_read (enum snrt_ssr_dm dm, enum snrt_ssr_dim dim, volatile void * ptr) void snrt_ssr_write (enum snrt_ssr_dm dm, enum snrt_ssr_dim dim, volatile void * ptr) void snrt_fpu_fence () static attribute ((noreturn) ) Use as replacement of the stdlib exit() call. void snrt_alloc_init (struct snrt_team_root * team, uint32_t l3off) void * snrt_l1alloc (size_t size) void * snrt_l3alloc (size_t size) void snrt_int_init (struct snrt_team_root * team) Init the interrupt subsystem. void snrt_interrupt_global_enable (void ) Globally enable M-mode interrupts. void snrt_interrupt_global_disable (void ) Globally disable interrupts. void snrt_interrupt_enable (uint32_t irq) Enable interrupt source irq. void snrt_interrupt_disable (uint32_t irq) Disable interrupt source. uint32_t snrt_interrupt_cause (void ) Get the cause of an interrupt. void snrt_int_sw_clear (uint32_t hartid) void snrt_int_sw_set (uint32_t hartid) uint32_t snrt_int_sw_get (uint32_t hartid) void snrt_int_clint_set (uint32_t reg_off, uint32_t mask) void snrt_int_sw_poll (void ) void snrt_int_cluster_clr (uint32_t mask) void snrt_int_cluster_set (uint32_t mask) void snrt_wfi () Put the hart into wait for interrupt state. void snrt_mutex_lock (volatile uint32_t * pmtx) lock a mutex, blocking void snrt_mutex_ttas_lock (volatile uint32_t * pmtx) lock a mutex, blocking void snrt_mutex_release (volatile uint32_t * pmtx) Release the mutex.","title":"Functions"},{"location":"runtime/Files/snrt_8h/#defines","text":"Name snrt_min (a, b) snrt_max (a, b) __snrt_omp_bootstrap (core_idx) Bootstrap macro for openmp applications. __snrt_omp_destroy (core_idx) Destroy an OpenMP session so all cores exit cleanly.","title":"Defines"},{"location":"runtime/Files/snrt_8h/#types-documentation","text":"","title":"Types Documentation"},{"location":"runtime/Files/snrt_8h/#enum-snrt_ssr_dm","text":"Enumerator Value Description SNRT_SSR_DM0 0 SNRT_SSR_DM1 1 SNRT_SSR_DM2 2 The different SSR data movers.","title":"enum snrt_ssr_dm"},{"location":"runtime/Files/snrt_8h/#enum-snrt_ssr_dim","text":"Enumerator Value Description SNRT_SSR_1D 0 SNRT_SSR_2D 1 SNRT_SSR_3D 2 SNRT_SSR_4D 3 The different dimensions.","title":"enum snrt_ssr_dim"},{"location":"runtime/Files/snrt_8h/#typedef-snrt_slice_t","text":"typedef struct snrt_slice snrt_slice_t ; A slice of memory.","title":"typedef snrt_slice_t"},{"location":"runtime/Files/snrt_8h/#typedef-snrt_dma_txid_t","text":"typedef uint32_t snrt_dma_txid_t ; DMA runtime functions. A DMA transfer identifier.","title":"typedef snrt_dma_txid_t"},{"location":"runtime/Files/snrt_8h/#functions-documentation","text":"","title":"Functions Documentation"},{"location":"runtime/Files/snrt_8h/#function-snrt_memset","text":"static inline void * snrt_memset ( void * ptr , int value , size_t num )","title":"function snrt_memset"},{"location":"runtime/Files/snrt_8h/#function-snrt_slice_len","text":"static inline size_t snrt_slice_len ( snrt_slice_t s )","title":"function snrt_slice_len"},{"location":"runtime/Files/snrt_8h/#function-snrt_cluster_hw_barrier","text":"void snrt_cluster_hw_barrier ()","title":"function snrt_cluster_hw_barrier"},{"location":"runtime/Files/snrt_8h/#function-snrt_cluster_sw_barrier","text":"void snrt_cluster_sw_barrier ()","title":"function snrt_cluster_sw_barrier"},{"location":"runtime/Files/snrt_8h/#function-snrt_global_barrier","text":"void snrt_global_barrier ()","title":"function snrt_global_barrier"},{"location":"runtime/Files/snrt_8h/#function-snrt_barrier","text":"void snrt_barrier ( struct snrt_barrier * barr , uint32_t n )","title":"function snrt_barrier"},{"location":"runtime/Files/snrt_8h/#function-attribute","text":"static inline uint32_t __attribute__ ( ( pure ) )","title":"function attribute"},{"location":"runtime/Files/snrt_8h/#function-snrt_current_team","text":"struct snrt_team_root * snrt_current_team ()","title":"function snrt_current_team"},{"location":"runtime/Files/snrt_8h/#function-snrt_peripherals","text":"struct snrt_peripherals * snrt_peripherals ()","title":"function snrt_peripherals"},{"location":"runtime/Files/snrt_8h/#function-snrt_global_core_base_hartid","text":"uint32_t snrt_global_core_base_hartid ()","title":"function snrt_global_core_base_hartid"},{"location":"runtime/Files/snrt_8h/#function-snrt_global_core_idx","text":"uint32_t snrt_global_core_idx ()","title":"function snrt_global_core_idx"},{"location":"runtime/Files/snrt_8h/#function-snrt_global_core_num","text":"uint32_t snrt_global_core_num ()","title":"function snrt_global_core_num"},{"location":"runtime/Files/snrt_8h/#function-snrt_global_compute_core_idx","text":"uint32_t snrt_global_compute_core_idx ()","title":"function snrt_global_compute_core_idx"},{"location":"runtime/Files/snrt_8h/#function-snrt_global_compute_core_num","text":"uint32_t snrt_global_compute_core_num ()","title":"function snrt_global_compute_core_num"},{"location":"runtime/Files/snrt_8h/#function-snrt_global_dm_core_idx","text":"uint32_t snrt_global_dm_core_idx ()","title":"function snrt_global_dm_core_idx"},{"location":"runtime/Files/snrt_8h/#function-snrt_global_dm_core_num","text":"uint32_t snrt_global_dm_core_num ()","title":"function snrt_global_dm_core_num"},{"location":"runtime/Files/snrt_8h/#function-snrt_cluster_core_base_hartid","text":"uint32_t snrt_cluster_core_base_hartid ()","title":"function snrt_cluster_core_base_hartid"},{"location":"runtime/Files/snrt_8h/#function-snrt_cluster_core_idx","text":"uint32_t snrt_cluster_core_idx ()","title":"function snrt_cluster_core_idx"},{"location":"runtime/Files/snrt_8h/#function-snrt_cluster_core_num","text":"uint32_t snrt_cluster_core_num ()","title":"function snrt_cluster_core_num"},{"location":"runtime/Files/snrt_8h/#function-snrt_cluster_compute_core_idx","text":"uint32_t snrt_cluster_compute_core_idx ()","title":"function snrt_cluster_compute_core_idx"},{"location":"runtime/Files/snrt_8h/#function-snrt_cluster_compute_core_num","text":"uint32_t snrt_cluster_compute_core_num ()","title":"function snrt_cluster_compute_core_num"},{"location":"runtime/Files/snrt_8h/#function-snrt_cluster_dm_core_idx","text":"uint32_t snrt_cluster_dm_core_idx ()","title":"function snrt_cluster_dm_core_idx"},{"location":"runtime/Files/snrt_8h/#function-snrt_cluster_dm_core_num","text":"uint32_t snrt_cluster_dm_core_num ()","title":"function snrt_cluster_dm_core_num"},{"location":"runtime/Files/snrt_8h/#function-snrt_cluster_idx","text":"uint32_t snrt_cluster_idx ()","title":"function snrt_cluster_idx"},{"location":"runtime/Files/snrt_8h/#function-snrt_cluster_num","text":"uint32_t snrt_cluster_num ()","title":"function snrt_cluster_num"},{"location":"runtime/Files/snrt_8h/#function-snrt_is_compute_core","text":"int snrt_is_compute_core ()","title":"function snrt_is_compute_core"},{"location":"runtime/Files/snrt_8h/#function-snrt_is_dm_core","text":"int snrt_is_dm_core ()","title":"function snrt_is_dm_core"},{"location":"runtime/Files/snrt_8h/#function-snrt_wakeup","text":"void snrt_wakeup ( uint32_t mask )","title":"function snrt_wakeup"},{"location":"runtime/Files/snrt_8h/#function-_snrt_barrier_reg_ptr","text":"uint32_t _snrt_barrier_reg_ptr () get pointer to barrier register","title":"function _snrt_barrier_reg_ptr"},{"location":"runtime/Files/snrt_8h/#function-snrt_global_memory","text":"snrt_slice_t snrt_global_memory () get start address of global memory","title":"function snrt_global_memory"},{"location":"runtime/Files/snrt_8h/#function-snrt_cluster_memory","text":"snrt_slice_t snrt_cluster_memory () get start address of the cluster's tcdm memory","title":"function snrt_cluster_memory"},{"location":"runtime/Files/snrt_8h/#function-snrt_zero_memory","text":"snrt_slice_t snrt_zero_memory () get start address of the cluster's zero memory","title":"function snrt_zero_memory"},{"location":"runtime/Files/snrt_8h/#function-snrt_bcast_send","text":"void snrt_bcast_send ( void * data , size_t len )","title":"function snrt_bcast_send"},{"location":"runtime/Files/snrt_8h/#function-snrt_bcast_recv","text":"void snrt_bcast_recv ( void * data , size_t len )","title":"function snrt_bcast_recv"},{"location":"runtime/Files/snrt_8h/#function-snrt_memcpy","text":"void * snrt_memcpy ( void * dst , const void * src , size_t n )","title":"function snrt_memcpy"},{"location":"runtime/Files/snrt_8h/#function-snrt_dma_start_1d_wideptr","text":"snrt_dma_txid_t snrt_dma_start_1d_wideptr ( uint64_t dst , uint64_t src , size_t size ) Initiate an asynchronous 1D DMA transfer with wide 64-bit pointers.","title":"function snrt_dma_start_1d_wideptr"},{"location":"runtime/Files/snrt_8h/#function-snrt_dma_start_1d","text":"snrt_dma_txid_t snrt_dma_start_1d ( void * dst , const void * src , size_t size ) Initiate an asynchronous 1D DMA transfer.","title":"function snrt_dma_start_1d"},{"location":"runtime/Files/snrt_8h/#function-snrt_dma_start_2d_wideptr","text":"snrt_dma_txid_t snrt_dma_start_2d_wideptr ( uint64_t dst , uint64_t src , size_t size , size_t dst_stride , size_t src_stride , size_t repeat ) Initiate an asynchronous 2D DMA transfer with wide 64-bit pointers.","title":"function snrt_dma_start_2d_wideptr"},{"location":"runtime/Files/snrt_8h/#function-snrt_dma_start_2d","text":"snrt_dma_txid_t snrt_dma_start_2d ( void * dst , const void * src , size_t size , size_t dst_stride , size_t src_stride , size_t repeat ) Initiate an asynchronous 2D DMA transfer.","title":"function snrt_dma_start_2d"},{"location":"runtime/Files/snrt_8h/#function-snrt_dma_wait","text":"void snrt_dma_wait ( snrt_dma_txid_t tid ) Block until a transfer finishes.","title":"function snrt_dma_wait"},{"location":"runtime/Files/snrt_8h/#function-snrt_dma_wait_all","text":"void snrt_dma_wait_all () Block until all operation on the DMA ceases.","title":"function snrt_dma_wait_all"},{"location":"runtime/Files/snrt_8h/#function-snrt_ssr_loop_1d","text":"void snrt_ssr_loop_1d ( enum snrt_ssr_dm dm , size_t b0 , size_t i0 )","title":"function snrt_ssr_loop_1d"},{"location":"runtime/Files/snrt_8h/#function-snrt_ssr_loop_2d","text":"void snrt_ssr_loop_2d ( enum snrt_ssr_dm dm , size_t b0 , size_t b1 , size_t i0 , size_t i1 )","title":"function snrt_ssr_loop_2d"},{"location":"runtime/Files/snrt_8h/#function-snrt_ssr_loop_3d","text":"void snrt_ssr_loop_3d ( enum snrt_ssr_dm dm , size_t b0 , size_t b1 , size_t b2 , size_t i0 , size_t i1 , size_t i2 )","title":"function snrt_ssr_loop_3d"},{"location":"runtime/Files/snrt_8h/#function-snrt_ssr_loop_4d","text":"void snrt_ssr_loop_4d ( enum snrt_ssr_dm dm , size_t b0 , size_t b1 , size_t b2 , size_t b3 , size_t i0 , size_t i1 , size_t i2 , size_t i3 )","title":"function snrt_ssr_loop_4d"},{"location":"runtime/Files/snrt_8h/#function-snrt_ssr_repeat","text":"void snrt_ssr_repeat ( enum snrt_ssr_dm dm , size_t count )","title":"function snrt_ssr_repeat"},{"location":"runtime/Files/snrt_8h/#function-snrt_ssr_enable","text":"void snrt_ssr_enable ()","title":"function snrt_ssr_enable"},{"location":"runtime/Files/snrt_8h/#function-snrt_ssr_disable","text":"void snrt_ssr_disable ()","title":"function snrt_ssr_disable"},{"location":"runtime/Files/snrt_8h/#function-snrt_ssr_read","text":"void snrt_ssr_read ( enum snrt_ssr_dm dm , enum snrt_ssr_dim dim , volatile void * ptr )","title":"function snrt_ssr_read"},{"location":"runtime/Files/snrt_8h/#function-snrt_ssr_write","text":"void snrt_ssr_write ( enum snrt_ssr_dm dm , enum snrt_ssr_dim dim , volatile void * ptr )","title":"function snrt_ssr_write"},{"location":"runtime/Files/snrt_8h/#function-snrt_fpu_fence","text":"void snrt_fpu_fence ()","title":"function snrt_fpu_fence"},{"location":"runtime/Files/snrt_8h/#function-attribute_1","text":"static inline static __attribute__ ( ( noreturn ) ) Use as replacement of the stdlib exit() call. Parameters : status exit code","title":"function attribute"},{"location":"runtime/Files/snrt_8h/#function-snrt_alloc_init","text":"void snrt_alloc_init ( struct snrt_team_root * team , uint32_t l3off )","title":"function snrt_alloc_init"},{"location":"runtime/Files/snrt_8h/#function-snrt_l1alloc","text":"void * snrt_l1alloc ( size_t size )","title":"function snrt_l1alloc"},{"location":"runtime/Files/snrt_8h/#function-snrt_l3alloc","text":"void * snrt_l3alloc ( size_t size )","title":"function snrt_l3alloc"},{"location":"runtime/Files/snrt_8h/#function-snrt_int_init","text":"void snrt_int_init ( struct snrt_team_root * team ) Init the interrupt subsystem.","title":"function snrt_int_init"},{"location":"runtime/Files/snrt_8h/#function-snrt_interrupt_global_enable","text":"static inline void snrt_interrupt_global_enable ( void ) Globally enable M-mode interrupts. On an interrupt event the core will jump to __snrt_crt0_interrupt_handler service the interrupt and continue normal execution. Enable interrupt sources with snrt_interrupt_enable","title":"function snrt_interrupt_global_enable"},{"location":"runtime/Files/snrt_8h/#function-snrt_interrupt_global_disable","text":"static inline void snrt_interrupt_global_disable ( void ) Globally disable interrupts.","title":"function snrt_interrupt_global_disable"},{"location":"runtime/Files/snrt_8h/#function-snrt_interrupt_enable","text":"static inline void snrt_interrupt_enable ( uint32_t irq ) Enable interrupt source irq. Parameters : irq one of IRQ_[S/H/M]_[SOFT/TIMER/EXT] interrupts Enable interrupt, either wakes from wfi or if global interrupts are enabled, jumps to the IRQ handler","title":"function snrt_interrupt_enable"},{"location":"runtime/Files/snrt_8h/#function-snrt_interrupt_disable","text":"static inline void snrt_interrupt_disable ( uint32_t irq ) Disable interrupt source. Parameters : irq one of IRQ_[S/H/M]_[SOFT/TIMER/EXT] See snrt_interrupt_enable","title":"function snrt_interrupt_disable"},{"location":"runtime/Files/snrt_8h/#function-snrt_interrupt_cause","text":"static inline uint32_t snrt_interrupt_cause ( void ) Get the cause of an interrupt. Return : One of IRQ_[S/H/M]_[SOFT/TIMER/EXT]","title":"function snrt_interrupt_cause"},{"location":"runtime/Files/snrt_8h/#function-snrt_int_sw_clear","text":"void snrt_int_sw_clear ( uint32_t hartid )","title":"function snrt_int_sw_clear"},{"location":"runtime/Files/snrt_8h/#function-snrt_int_sw_set","text":"void snrt_int_sw_set ( uint32_t hartid )","title":"function snrt_int_sw_set"},{"location":"runtime/Files/snrt_8h/#function-snrt_int_sw_get","text":"uint32_t snrt_int_sw_get ( uint32_t hartid )","title":"function snrt_int_sw_get"},{"location":"runtime/Files/snrt_8h/#function-snrt_int_clint_set","text":"void snrt_int_clint_set ( uint32_t reg_off , uint32_t mask )","title":"function snrt_int_clint_set"},{"location":"runtime/Files/snrt_8h/#function-snrt_int_sw_poll","text":"void snrt_int_sw_poll ( void )","title":"function snrt_int_sw_poll"},{"location":"runtime/Files/snrt_8h/#function-snrt_int_cluster_clr","text":"void snrt_int_cluster_clr ( uint32_t mask )","title":"function snrt_int_cluster_clr"},{"location":"runtime/Files/snrt_8h/#function-snrt_int_cluster_set","text":"void snrt_int_cluster_set ( uint32_t mask )","title":"function snrt_int_cluster_set"},{"location":"runtime/Files/snrt_8h/#function-snrt_wfi","text":"static inline void snrt_wfi () Put the hart into wait for interrupt state.","title":"function snrt_wfi"},{"location":"runtime/Files/snrt_8h/#function-snrt_mutex_lock","text":"static inline void snrt_mutex_lock ( volatile uint32_t * pmtx ) lock a mutex, blocking declare mutex with static volatile uint32_t mtx = 0;","title":"function snrt_mutex_lock"},{"location":"runtime/Files/snrt_8h/#function-snrt_mutex_ttas_lock","text":"static inline void snrt_mutex_ttas_lock ( volatile uint32_t * pmtx ) lock a mutex, blocking test and test-and-set (ttas) implementation of a lock. Declare mutex with static volatile uint32_t mtx = 0;","title":"function snrt_mutex_ttas_lock"},{"location":"runtime/Files/snrt_8h/#function-snrt_mutex_release","text":"static inline void snrt_mutex_release ( volatile uint32_t * pmtx ) Release the mutex.","title":"function snrt_mutex_release"},{"location":"runtime/Files/snrt_8h/#macros-documentation","text":"","title":"Macros Documentation"},{"location":"runtime/Files/snrt_8h/#define-snrt_min","text":"#define snrt_min( a , b ) (( a ) < ( b ) ? ( a ) : ( b ))","title":"define snrt_min"},{"location":"runtime/Files/snrt_8h/#define-snrt_max","text":"#define snrt_max( a , b ) (( a ) > ( b ) ? ( a ) : ( b ))","title":"define snrt_max"},{"location":"runtime/Files/snrt_8h/#define-__snrt_omp_bootstrap","text":"#define __snrt_omp_bootstrap( core_idx ) if ( snrt_omp_bootstrap ( core_idx )) do { \\ snrt_cluster_hw_barrier (); \\ return 0 ; \\ } while ( 0 ) Bootstrap macro for openmp applications.","title":"define __snrt_omp_bootstrap"},{"location":"runtime/Files/snrt_8h/#define-__snrt_omp_destroy","text":"#define __snrt_omp_destroy( core_idx ) eu_exit ( core_idx ); \\ dm_exit (); \\ snrt_cluster_hw_barrier (); Destroy an OpenMP session so all cores exit cleanly.","title":"define __snrt_omp_destroy"},{"location":"runtime/Files/snrt_8h/#source-code","text":"// Copyright 2020 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #pragma once #include <stddef.h> #include <stdint.h> #include \"encoding.h\" #ifdef __cplusplus extern \"C\" { #endif //================================================================================ // Debug //================================================================================ // #define OMP_DEBUG_LEVEL 100 // #define KMP_DEBUG_LEVEL 100 // #define EU_DEBUG_LEVEL 100 //================================================================================ // Macros //================================================================================ #ifndef snrt_min #define snrt_min(a, b) ((a) < (b) ? (a) : (b)) #endif #ifndef snrt_max #define snrt_max(a, b) ((a) > (b) ? (a) : (b)) #endif static inline void * snrt_memset ( void * ptr , int value , size_t num ) { for ( uint32_t i = 0 ; i < num ; ++ i ) * (( uint8_t * ) ptr + i ) = ( unsigned char ) value ; return ptr ; } typedef struct snrt_slice { uint64_t start ; uint64_t end ; } snrt_slice_t ; struct snrt_peripherals { volatile uint32_t * clint ; volatile uint32_t * wakeup ; uint32_t * perf_counters ; volatile uint32_t * cl_clint ; }; struct snrt_barrier { uint32_t volatile barrier ; uint32_t volatile barrier_iteration ; }; static inline size_t snrt_slice_len ( snrt_slice_t s ) { return s . end - s . start ; } extern void snrt_cluster_hw_barrier (); extern void snrt_cluster_sw_barrier (); extern void snrt_global_barrier (); extern void snrt_barrier ( struct snrt_barrier * barr , uint32_t n ); static inline uint32_t __attribute__ (( pure )) snrt_hartid (); struct snrt_team_root * snrt_current_team (); extern struct snrt_peripherals * snrt_peripherals (); extern uint32_t snrt_global_core_base_hartid (); extern uint32_t snrt_global_core_idx (); extern uint32_t snrt_global_core_num (); extern uint32_t snrt_global_compute_core_idx (); extern uint32_t snrt_global_compute_core_num (); extern uint32_t snrt_global_dm_core_idx (); extern uint32_t snrt_global_dm_core_num (); extern uint32_t snrt_cluster_core_base_hartid (); extern uint32_t snrt_cluster_core_idx (); extern uint32_t snrt_cluster_core_num (); extern uint32_t snrt_cluster_compute_core_idx (); extern uint32_t snrt_cluster_compute_core_num (); extern uint32_t snrt_cluster_dm_core_idx (); extern uint32_t snrt_cluster_dm_core_num (); extern uint32_t snrt_cluster_idx (); extern uint32_t snrt_cluster_num (); extern int snrt_is_compute_core (); extern int snrt_is_dm_core (); extern void snrt_wakeup ( uint32_t mask ); extern uint32_t _snrt_barrier_reg_ptr (); extern snrt_slice_t snrt_global_memory (); extern snrt_slice_t snrt_cluster_memory (); extern snrt_slice_t snrt_zero_memory (); extern void snrt_bcast_send ( void * data , size_t len ); extern void snrt_bcast_recv ( void * data , size_t len ); extern void * snrt_memcpy ( void * dst , const void * src , size_t n ); typedef uint32_t snrt_dma_txid_t ; extern snrt_dma_txid_t snrt_dma_start_1d_wideptr ( uint64_t dst , uint64_t src , size_t size ); extern snrt_dma_txid_t snrt_dma_start_1d ( void * dst , const void * src , size_t size ); extern snrt_dma_txid_t snrt_dma_start_2d_wideptr ( uint64_t dst , uint64_t src , size_t size , size_t dst_stride , size_t src_stride , size_t repeat ); extern snrt_dma_txid_t snrt_dma_start_2d ( void * dst , const void * src , size_t size , size_t dst_stride , size_t src_stride , size_t repeat ); extern void snrt_dma_wait ( snrt_dma_txid_t tid ); extern void snrt_dma_wait_all (); enum snrt_ssr_dm { SNRT_SSR_DM0 = 0 , SNRT_SSR_DM1 = 1 , SNRT_SSR_DM2 = 2 , }; enum snrt_ssr_dim { SNRT_SSR_1D = 0 , SNRT_SSR_2D = 1 , SNRT_SSR_3D = 2 , SNRT_SSR_4D = 3 , }; extern void snrt_ssr_loop_1d ( enum snrt_ssr_dm dm , size_t b0 , size_t i0 ); extern void snrt_ssr_loop_2d ( enum snrt_ssr_dm dm , size_t b0 , size_t b1 , size_t i0 , size_t i1 ); extern void snrt_ssr_loop_3d ( enum snrt_ssr_dm dm , size_t b0 , size_t b1 , size_t b2 , size_t i0 , size_t i1 , size_t i2 ); extern void snrt_ssr_loop_4d ( enum snrt_ssr_dm dm , size_t b0 , size_t b1 , size_t b2 , size_t b3 , size_t i0 , size_t i1 , size_t i2 , size_t i3 ); extern void snrt_ssr_repeat ( enum snrt_ssr_dm dm , size_t count ); extern void snrt_ssr_enable (); extern void snrt_ssr_disable (); extern void snrt_ssr_read ( enum snrt_ssr_dm dm , enum snrt_ssr_dim dim , volatile void * ptr ); extern void snrt_ssr_write ( enum snrt_ssr_dm dm , enum snrt_ssr_dim dim , volatile void * ptr ); extern void snrt_fpu_fence (); static inline __attribute__ (( noreturn )) void snrt_exit ( int status ) { ( void ) status ; while ( 1 ) ; } //================================================================================ // Team functions //================================================================================ static inline uint32_t __attribute__ (( pure )) snrt_hartid () { uint32_t hartid ; asm ( \"csrr %0, mhartid\" : \"=r\" ( hartid )); return hartid ; } //================================================================================ // Allocation functions //================================================================================ extern void snrt_alloc_init ( struct snrt_team_root * team , uint32_t l3off ); extern void * snrt_l1alloc ( size_t size ); extern void * snrt_l3alloc ( size_t size ); //================================================================================ // Interrupt functions //================================================================================ void snrt_int_init ( struct snrt_team_root * team ); static inline void snrt_interrupt_global_enable ( void ) { set_csr ( mstatus , MSTATUS_MIE ); // set M global interrupt enable } static inline void snrt_interrupt_global_disable ( void ) { clear_csr ( mstatus , MSTATUS_MIE ); } static inline void snrt_interrupt_enable ( uint32_t irq ) { set_csr ( mie , 1 << irq ); } static inline void snrt_interrupt_disable ( uint32_t irq ) { clear_csr ( mie , 1 << irq ); } static inline uint32_t snrt_interrupt_cause ( void ) { return read_csr ( mcause ) & ~ 0x80000000 ; } extern void snrt_int_sw_clear ( uint32_t hartid ); extern void snrt_int_sw_set ( uint32_t hartid ); extern uint32_t snrt_int_sw_get ( uint32_t hartid ); extern void snrt_int_clint_set ( uint32_t reg_off , uint32_t mask ); extern void snrt_int_sw_poll ( void ); extern void snrt_int_cluster_clr ( uint32_t mask ); extern void snrt_int_cluster_set ( uint32_t mask ); static inline void snrt_wfi () { asm volatile ( \"wfi\" ); } //================================================================================ // Mutex functions //================================================================================ static inline void snrt_mutex_lock ( volatile uint32_t * pmtx ) { asm volatile ( \"li t0,1 # t0 = 1 \\n \" \"1: \\n \" \" amoswap.w.aq t0,t0,(%0) # t0 = oldlock & lock = 1 \\n \" \" bnez t0,1b # Retry if previously set) \\n \" : \"+r\" ( pmtx ) : : \"t0\" ); } static inline void snrt_mutex_ttas_lock ( volatile uint32_t * pmtx ) { asm volatile ( \"1: \\n \" \" lw t0, 0(%0) \\n \" \" bnez t0, 1b \\n \" \" li t0,1 # t0 = 1 \\n \" \"2: \\n \" \" amoswap.w.aq t0,t0,(%0) # t0 = oldlock & lock = 1 \\n \" \" bnez t0,2b # Retry if previously set) \\n \" : \"+r\" ( pmtx ) : : \"t0\" ); } static inline void snrt_mutex_release ( volatile uint32_t * pmtx ) { asm volatile ( \"amoswap.w.rl x0,x0,(%0) # Release lock by storing 0 \\n \" : \"+r\" ( pmtx )); } //================================================================================ // Runtime functions //================================================================================ #define __snrt_omp_bootstrap(core_idx) \\ if (snrt_omp_bootstrap(core_idx)) do { \\ snrt_cluster_hw_barrier(); \\ return 0; \\ } while (0) #define __snrt_omp_destroy(core_idx) \\ eu_exit(core_idx); \\ dm_exit(); \\ snrt_cluster_hw_barrier(); #ifdef __cplusplus } #endif Updated on 2022-05-17 at 12:28:58 +0000","title":"Source code"},{"location":"runtime/Files/team_8h/","text":"snRuntime/src/team.h Classes Name struct snrt_team struct snrt_allocator_inst struct snrt_allocator struct snrt_team_root Attributes Name __thread struct snrt_team * _snrt_team_current __thread uint32_t _snrt_core_idx const uint32_t _snrt_team_size Attributes Documentation variable _snrt_team_current __thread struct snrt_team * _snrt_team_current ; variable _snrt_core_idx __thread uint32_t _snrt_core_idx ; variable _snrt_team_size const uint32_t _snrt_team_size ; Source code // Copyright 2020 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #pragma once #include \"snrt.h\" extern __thread struct snrt_team * _snrt_team_current ; extern __thread uint32_t _snrt_core_idx ; extern const uint32_t _snrt_team_size ; struct snrt_team { struct snrt_team_root * root ; }; struct snrt_allocator_inst { // Base address from where allocation starts uint32_t base ; // Number of bytes alloctable uint32_t size ; // Address of the next allocated block uint32_t next ; }; struct snrt_allocator { struct snrt_allocator_inst l1 ; struct snrt_allocator_inst l3 ; }; // This struct is placed at the end of each clusters TCDM struct snrt_team_root { struct snrt_team base ; const void * bootdata ; uint32_t global_core_base_hartid ; uint32_t global_core_num ; uint32_t cluster_idx ; uint32_t cluster_num ; uint32_t cluster_core_base_hartid ; uint32_t cluster_core_num ; snrt_slice_t global_mem ; snrt_slice_t cluster_mem ; snrt_slice_t zero_mem ; struct snrt_allocator allocator ; struct snrt_barrier cluster_barrier ; uint32_t barrier_reg_ptr ; struct snrt_peripherals peripherals ; }; Updated on 2022-05-17 at 12:28:58 +0000","title":"snRuntime/src/team.h"},{"location":"runtime/Files/team_8h/#snruntimesrcteamh","text":"","title":"snRuntime/src/team.h"},{"location":"runtime/Files/team_8h/#classes","text":"Name struct snrt_team struct snrt_allocator_inst struct snrt_allocator struct snrt_team_root","title":"Classes"},{"location":"runtime/Files/team_8h/#attributes","text":"Name __thread struct snrt_team * _snrt_team_current __thread uint32_t _snrt_core_idx const uint32_t _snrt_team_size","title":"Attributes"},{"location":"runtime/Files/team_8h/#attributes-documentation","text":"","title":"Attributes Documentation"},{"location":"runtime/Files/team_8h/#variable-_snrt_team_current","text":"__thread struct snrt_team * _snrt_team_current ;","title":"variable _snrt_team_current"},{"location":"runtime/Files/team_8h/#variable-_snrt_core_idx","text":"__thread uint32_t _snrt_core_idx ;","title":"variable _snrt_core_idx"},{"location":"runtime/Files/team_8h/#variable-_snrt_team_size","text":"const uint32_t _snrt_team_size ;","title":"variable _snrt_team_size"},{"location":"runtime/Files/team_8h/#source-code","text":"// Copyright 2020 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #pragma once #include \"snrt.h\" extern __thread struct snrt_team * _snrt_team_current ; extern __thread uint32_t _snrt_core_idx ; extern const uint32_t _snrt_team_size ; struct snrt_team { struct snrt_team_root * root ; }; struct snrt_allocator_inst { // Base address from where allocation starts uint32_t base ; // Number of bytes alloctable uint32_t size ; // Address of the next allocated block uint32_t next ; }; struct snrt_allocator { struct snrt_allocator_inst l1 ; struct snrt_allocator_inst l3 ; }; // This struct is placed at the end of each clusters TCDM struct snrt_team_root { struct snrt_team base ; const void * bootdata ; uint32_t global_core_base_hartid ; uint32_t global_core_num ; uint32_t cluster_idx ; uint32_t cluster_num ; uint32_t cluster_core_base_hartid ; uint32_t cluster_core_num ; snrt_slice_t global_mem ; snrt_slice_t cluster_mem ; snrt_slice_t zero_mem ; struct snrt_allocator allocator ; struct snrt_barrier cluster_barrier ; uint32_t barrier_reg_ptr ; struct snrt_peripherals peripherals ; }; Updated on 2022-05-17 at 12:28:58 +0000","title":"Source code"},{"location":"runtime/Files/utils_8h/","text":"applications/src/utils/utils.h Functions Name uint32_t benchmark_get_cycle () returns cycle number and injects marker to track performance void snrt_dma_start_tracking () start tracking of dma performance region. Does not have any implications on the HW. Only injects a marker in the DMA traces that can be analyzed void snrt_dma_stop_tracking () stop tracking of dma performance region. Does not have any implications on the HW. Only injects a marker in the DMA traces that can be analyzed uint32_t check_layer (const conv_layer * l, double * checksum) checks correctness of feature map void dma_memset (void * ptr, uint8_t value, uint32_t len) fast memset function performed by DMA Functions Documentation function benchmark_get_cycle uint32_t benchmark_get_cycle () returns cycle number and injects marker to track performance Return : uint32_t function snrt_dma_start_tracking void snrt_dma_start_tracking () start tracking of dma performance region. Does not have any implications on the HW. Only injects a marker in the DMA traces that can be analyzed function snrt_dma_stop_tracking void snrt_dma_stop_tracking () stop tracking of dma performance region. Does not have any implications on the HW. Only injects a marker in the DMA traces that can be analyzed function check_layer uint32_t check_layer ( const conv_layer * l , double * checksum ) checks correctness of feature map Parameters : l layer struct (Conv2d, BatchNorm, Maxpool) checksum checksum to compare against, reduced over input channels Return : uint32_t function dma_memset void dma_memset ( void * ptr , uint8_t value , uint32_t len ) fast memset function performed by DMA Parameters : ptr pointer to the start of the region value value to set len number of bytes, must be multiple of DMA bus-width Source code // Copyright 2020 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #include \"layer.h\" #include \"snrt.h\" uint32_t benchmark_get_cycle (); void snrt_dma_start_tracking (); void snrt_dma_stop_tracking (); uint32_t check_layer ( const conv_layer * l , double * checksum ); void dma_memset ( void * ptr , uint8_t value , uint32_t len ); Updated on 2022-05-17 at 12:28:58 +0000","title":"applications/src/utils/utils.h"},{"location":"runtime/Files/utils_8h/#applicationssrcutilsutilsh","text":"","title":"applications/src/utils/utils.h"},{"location":"runtime/Files/utils_8h/#functions","text":"Name uint32_t benchmark_get_cycle () returns cycle number and injects marker to track performance void snrt_dma_start_tracking () start tracking of dma performance region. Does not have any implications on the HW. Only injects a marker in the DMA traces that can be analyzed void snrt_dma_stop_tracking () stop tracking of dma performance region. Does not have any implications on the HW. Only injects a marker in the DMA traces that can be analyzed uint32_t check_layer (const conv_layer * l, double * checksum) checks correctness of feature map void dma_memset (void * ptr, uint8_t value, uint32_t len) fast memset function performed by DMA","title":"Functions"},{"location":"runtime/Files/utils_8h/#functions-documentation","text":"","title":"Functions Documentation"},{"location":"runtime/Files/utils_8h/#function-benchmark_get_cycle","text":"uint32_t benchmark_get_cycle () returns cycle number and injects marker to track performance Return : uint32_t","title":"function benchmark_get_cycle"},{"location":"runtime/Files/utils_8h/#function-snrt_dma_start_tracking","text":"void snrt_dma_start_tracking () start tracking of dma performance region. Does not have any implications on the HW. Only injects a marker in the DMA traces that can be analyzed","title":"function snrt_dma_start_tracking"},{"location":"runtime/Files/utils_8h/#function-snrt_dma_stop_tracking","text":"void snrt_dma_stop_tracking () stop tracking of dma performance region. Does not have any implications on the HW. Only injects a marker in the DMA traces that can be analyzed","title":"function snrt_dma_stop_tracking"},{"location":"runtime/Files/utils_8h/#function-check_layer","text":"uint32_t check_layer ( const conv_layer * l , double * checksum ) checks correctness of feature map Parameters : l layer struct (Conv2d, BatchNorm, Maxpool) checksum checksum to compare against, reduced over input channels Return : uint32_t","title":"function check_layer"},{"location":"runtime/Files/utils_8h/#function-dma_memset","text":"void dma_memset ( void * ptr , uint8_t value , uint32_t len ) fast memset function performed by DMA Parameters : ptr pointer to the start of the region value value to set len number of bytes, must be multiple of DMA bus-width","title":"function dma_memset"},{"location":"runtime/Files/utils_8h/#source-code","text":"// Copyright 2020 ETH Zurich and University of Bologna. // Licensed under the Apache License, Version 2.0, see LICENSE for details. // SPDX-License-Identifier: Apache-2.0 #include \"layer.h\" #include \"snrt.h\" uint32_t benchmark_get_cycle (); void snrt_dma_start_tracking (); void snrt_dma_stop_tracking (); uint32_t check_layer ( const conv_layer * l , double * checksum ); void dma_memset ( void * ptr , uint8_t value , uint32_t len ); Updated on 2022-05-17 at 12:28:58 +0000","title":"Source code"},{"location":"runtime/Modules/","text":"Modules Updated on 2022-05-17 at 12:28:58 +0000","title":"Modules"},{"location":"runtime/Modules/#modules","text":"Updated on 2022-05-17 at 12:28:58 +0000","title":"Modules"},{"location":"runtime/Namespaces/","text":"Namespaces Updated on 2022-05-17 at 12:28:58 +0000","title":"Namespaces"},{"location":"runtime/Namespaces/#namespaces","text":"Updated on 2022-05-17 at 12:28:58 +0000","title":"Namespaces"},{"location":"runtime/Pages/","text":"Pages page Applications page Snitch BLAS Library page Snitch Runtime Library Updated on 2022-05-17 at 12:28:58 +0000","title":"Pages"},{"location":"runtime/Pages/#pages","text":"page Applications page Snitch BLAS Library page Snitch Runtime Library Updated on 2022-05-17 at 12:28:58 +0000","title":"Pages"},{"location":"runtime/Pages/md_applications_README/","text":"Applications This subdirectory contains some applications or benchmarks specifically implemented and optimized for Snitch. Contents Data generation: data_gen.py : script to generate data and expected results for various benchmarks data : output folder of data_gen.py which also contains the configuration to generate the data src : kernels : basic kernels, currently contains GEMM , BatchNorm , Maxpool , Fusedconv layers : wraps the kernel to form a DNN layer. Manages data-movement, synchronization, double buffering etc. utils : some helpful functions for benchmarking, verification, fast memset net_layer.c : various ready tests to run layers. include : includes layer struct. SW Testbenches There are currently a few tests for various layer types. Some additional information about these tests is given below: net_maxpool.c : Naive implementation of a maxpooling layer, not optimized in any way due to memory-boundness net-batchnorm.c : Implementation of a batchnorm layer with SSR streams (both read and write) net-conv2d.c : Implementation and tiling of a 2D convolution that can be distributed to multiple clusters. The convolution is implemented as an im2col transformation (performed by 2D DMA transfers) + optimized GEMM. The memory layout of input and output feature map is Height x Width x Channels. The convolution is globally parallelized over output channels. Inside a cluster, the output pixels are distributed among the cores. There is an option to load the feature map from a different cluster instead of the main memory by setting cluster2cluster in the layer struct to 1 . Currently only fp64 is implemented, but the data movement for fp32 or lower precision SIMD should be analogously. net-gemm.c : Testbench to benchmark the optimized GEMM implementation for different memory layouts, dimensions and precisions. net-fusedconv.c : Implementation of a fused kernel with Conv2d + BatchNorm + ReLU. The interface of the kernel is compatible with DORY. Parameters of a tile can be specified in data/fusedconv_param.hjson . Supported paramters are input/output dimension, padding, kernel dimension & stride, flags for BatchNorm and ReLU. Further there are two additional specialized kernels 1) a CHW kernel for input layers with very few input channels, the output of this kernel is in the HWC layout again 2) A depthwise kernel Usage To run a specific benchmark, first configure the dimensions and the desired precision data/app_params.hjson . { kernel : \"GEMM\" M : 16 , N : 16 , K : 16 , alpha : 0 , transpose_A : false , transpose_B : true , prec : 16 } The file will be automatically generated with a cmake macro and is stored in data/data_app.h . The result will also be checked. Reference is a golden model written in python with help of the torch . The applications are compiled into a folder which can be enabled by adding add_subdirectory(${SNITCH_SOFTWARE_DIR}/applications to CMakeLists.txt in the specific sw folder. Requirements torch Updated on 2022-05-17 at 12:28:58 +0000","title":"Applications"},{"location":"runtime/Pages/md_applications_README/#applications","text":"This subdirectory contains some applications or benchmarks specifically implemented and optimized for Snitch.","title":"Applications"},{"location":"runtime/Pages/md_applications_README/#contents","text":"Data generation: data_gen.py : script to generate data and expected results for various benchmarks data : output folder of data_gen.py which also contains the configuration to generate the data src : kernels : basic kernels, currently contains GEMM , BatchNorm , Maxpool , Fusedconv layers : wraps the kernel to form a DNN layer. Manages data-movement, synchronization, double buffering etc. utils : some helpful functions for benchmarking, verification, fast memset net_layer.c : various ready tests to run layers. include : includes layer struct.","title":"Contents"},{"location":"runtime/Pages/md_applications_README/#sw-testbenches","text":"There are currently a few tests for various layer types. Some additional information about these tests is given below: net_maxpool.c : Naive implementation of a maxpooling layer, not optimized in any way due to memory-boundness net-batchnorm.c : Implementation of a batchnorm layer with SSR streams (both read and write) net-conv2d.c : Implementation and tiling of a 2D convolution that can be distributed to multiple clusters. The convolution is implemented as an im2col transformation (performed by 2D DMA transfers) + optimized GEMM. The memory layout of input and output feature map is Height x Width x Channels. The convolution is globally parallelized over output channels. Inside a cluster, the output pixels are distributed among the cores. There is an option to load the feature map from a different cluster instead of the main memory by setting cluster2cluster in the layer struct to 1 . Currently only fp64 is implemented, but the data movement for fp32 or lower precision SIMD should be analogously. net-gemm.c : Testbench to benchmark the optimized GEMM implementation for different memory layouts, dimensions and precisions. net-fusedconv.c : Implementation of a fused kernel with Conv2d + BatchNorm + ReLU. The interface of the kernel is compatible with DORY. Parameters of a tile can be specified in data/fusedconv_param.hjson . Supported paramters are input/output dimension, padding, kernel dimension & stride, flags for BatchNorm and ReLU. Further there are two additional specialized kernels 1) a CHW kernel for input layers with very few input channels, the output of this kernel is in the HWC layout again 2) A depthwise kernel","title":"SW Testbenches"},{"location":"runtime/Pages/md_applications_README/#usage","text":"To run a specific benchmark, first configure the dimensions and the desired precision data/app_params.hjson . { kernel : \"GEMM\" M : 16 , N : 16 , K : 16 , alpha : 0 , transpose_A : false , transpose_B : true , prec : 16 } The file will be automatically generated with a cmake macro and is stored in data/data_app.h . The result will also be checked. Reference is a golden model written in python with help of the torch . The applications are compiled into a folder which can be enabled by adding add_subdirectory(${SNITCH_SOFTWARE_DIR}/applications to CMakeLists.txt in the specific sw folder.","title":"Usage"},{"location":"runtime/Pages/md_applications_README/#requirements","text":"torch Updated on 2022-05-17 at 12:28:58 +0000","title":"Requirements"},{"location":"runtime/Pages/md_snBLAS_README/","text":"Snitch BLAS Library This is an implementation of the Basic Linear Algebra Subprograms for the Snitch system. Usage The runtime library can be compiled as follows: mkdir build cd build cmake .. make The tests can be executed as follows: make test Interesting CMake options that can be set via -D<option>=<value> : SNITCH_BANSHEE : The banshee simulator binary to use for test execution. CMAKE_TOOLCHAIN_FILE : The compiler toolchain configuration to use. Acceptable values: toolchain-gcc for a GNU tolchain toolchain-llvm for a LLVM/Clang toolchain (coming soon) Your own custom <toolchain>.cmake file; see ../cmake/toolchain-gcc.cmake for reference Updated on 2022-05-17 at 12:28:58 +0000","title":"Snitch BLAS Library"},{"location":"runtime/Pages/md_snBLAS_README/#snitch-blas-library","text":"This is an implementation of the Basic Linear Algebra Subprograms for the Snitch system.","title":"Snitch BLAS Library"},{"location":"runtime/Pages/md_snBLAS_README/#usage","text":"The runtime library can be compiled as follows: mkdir build cd build cmake .. make The tests can be executed as follows: make test Interesting CMake options that can be set via -D<option>=<value> : SNITCH_BANSHEE : The banshee simulator binary to use for test execution. CMAKE_TOOLCHAIN_FILE : The compiler toolchain configuration to use. Acceptable values: toolchain-gcc for a GNU tolchain toolchain-llvm for a LLVM/Clang toolchain (coming soon) Your own custom <toolchain>.cmake file; see ../cmake/toolchain-gcc.cmake for reference Updated on 2022-05-17 at 12:28:58 +0000","title":"Usage"},{"location":"runtime/Pages/md_snRuntime_README/","text":"Snitch Runtime Library This library implements a minimal runtime for Snitch systems, which is responsible for the following: Detecting the hardware configuration (cores, clusters, ISA extensions, TCDM) Passing a descriptor struct to the executable Synchronization across cores and clusters Team-based multithreading and work splitting General Runtime The general runtime ( libsnRuntime ) relies on a bootloader or operating system to load the executable. This usually requires virtual memory to map the segments to the correct addresses. The general runtime does not provide any startup code in this scenario, but is more like a regular library providing some useful API. Bare Runtime The bare runtimes ( libsnRuntime-<platform> ) assumes that the executable it is being linked into will run in a bare-metal fashion with no convenient bootloader or virtual memory setup. For this scenario, the runtime provides the _start symbol and implements a basic crt0. Usage The runtime library can be compiled as follows: mkdir build cd build cmake .. make The tests can be executed as follows: make test Interesting CMake options that can be set via -D<option>=<value> : SNITCH_BANSHEE : The banshee simulator binary to use for test execution. CMAKE_TOOLCHAIN_FILE : The compiler toolchain configuration to use. Acceptable values: toolchain-gcc for a GNU tolchain toolchain-llvm for a LLVM/Clang toolchain (coming soon) Your own custom <toolchain>.cmake file; see ../cmake/toolchain-gcc.cmake for reference MEM_DRAM_ORIGIN / MEM_DRAM_SIZE : Base address and size of the external memory used for shared data and program memory Adding a new entry to the device-tree On the example of adding a CLINT device: Add member clint_base to the snrt_cluster_bootdata struct in start_cluster.c Add the same member to the BootData struct in tb_lib.hh Add an enrty of the device in the cluster configuration cluster.default.hjson Add the same member to the bootdata.cc.tpl template and get the value from the member added in 3. Generate the bootdata.cc file by running cluster-gen make cluster_gen The value is now available at boot in bootdata->clint_base Updated on 2022-05-17 at 12:28:58 +0000","title":"Snitch Runtime Library"},{"location":"runtime/Pages/md_snRuntime_README/#snitch-runtime-library","text":"This library implements a minimal runtime for Snitch systems, which is responsible for the following: Detecting the hardware configuration (cores, clusters, ISA extensions, TCDM) Passing a descriptor struct to the executable Synchronization across cores and clusters Team-based multithreading and work splitting","title":"Snitch Runtime Library"},{"location":"runtime/Pages/md_snRuntime_README/#general-runtime","text":"The general runtime ( libsnRuntime ) relies on a bootloader or operating system to load the executable. This usually requires virtual memory to map the segments to the correct addresses. The general runtime does not provide any startup code in this scenario, but is more like a regular library providing some useful API.","title":"General Runtime"},{"location":"runtime/Pages/md_snRuntime_README/#bare-runtime","text":"The bare runtimes ( libsnRuntime-<platform> ) assumes that the executable it is being linked into will run in a bare-metal fashion with no convenient bootloader or virtual memory setup. For this scenario, the runtime provides the _start symbol and implements a basic crt0.","title":"Bare Runtime"},{"location":"runtime/Pages/md_snRuntime_README/#usage","text":"The runtime library can be compiled as follows: mkdir build cd build cmake .. make The tests can be executed as follows: make test Interesting CMake options that can be set via -D<option>=<value> : SNITCH_BANSHEE : The banshee simulator binary to use for test execution. CMAKE_TOOLCHAIN_FILE : The compiler toolchain configuration to use. Acceptable values: toolchain-gcc for a GNU tolchain toolchain-llvm for a LLVM/Clang toolchain (coming soon) Your own custom <toolchain>.cmake file; see ../cmake/toolchain-gcc.cmake for reference MEM_DRAM_ORIGIN / MEM_DRAM_SIZE : Base address and size of the external memory used for shared data and program memory","title":"Usage"},{"location":"runtime/Pages/md_snRuntime_README/#adding-a-new-entry-to-the-device-tree","text":"On the example of adding a CLINT device: Add member clint_base to the snrt_cluster_bootdata struct in start_cluster.c Add the same member to the BootData struct in tb_lib.hh Add an enrty of the device in the cluster configuration cluster.default.hjson Add the same member to the bootdata.cc.tpl template and get the value from the member added in 3. Generate the bootdata.cc file by running cluster-gen make cluster_gen The value is now available at boot in bootdata->clint_base Updated on 2022-05-17 at 12:28:58 +0000","title":"Adding a new entry to the device-tree"},{"location":"schema-doc/address_range-properties-address/","text":"Untitled integer in Address Range Schema Schema http://pulp-platform.org/snitch/address_range.schema.json#/properties/address Base address of range. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none address_range.schema.json* address Type integer address Constraints minimum : the value of this number must greater than or equal to: 0","title":"Untitled integer in Address Range Schema Schema"},{"location":"schema-doc/address_range-properties-address/#untitled-integer-in-address-range-schema-schema","text":"http://pulp-platform.org/snitch/address_range.schema.json#/properties/address Base address of range. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none address_range.schema.json*","title":"Untitled integer in Address Range Schema Schema"},{"location":"schema-doc/address_range-properties-address/#address-type","text":"integer","title":"address Type"},{"location":"schema-doc/address_range-properties-address/#address-constraints","text":"minimum : the value of this number must greater than or equal to: 0","title":"address Constraints"},{"location":"schema-doc/address_range-properties-length/","text":"Untitled integer in Address Range Schema Schema http://pulp-platform.org/snitch/address_range.schema.json#/properties/length Size in bytes of range. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none address_range.schema.json* length Type integer length Constraints minimum : the value of this number must greater than or equal to: 0","title":"Untitled integer in Address Range Schema Schema"},{"location":"schema-doc/address_range-properties-length/#untitled-integer-in-address-range-schema-schema","text":"http://pulp-platform.org/snitch/address_range.schema.json#/properties/length Size in bytes of range. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none address_range.schema.json*","title":"Untitled integer in Address Range Schema Schema"},{"location":"schema-doc/address_range-properties-length/#length-type","text":"integer","title":"length Type"},{"location":"schema-doc/address_range-properties-length/#length-constraints","text":"minimum : the value of this number must greater than or equal to: 0","title":"length Constraints"},{"location":"schema-doc/address_range/","text":"Address Range Schema Schema http://pulp-platform.org/snitch/address_range.schema.json Description of a generic address range Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none address_range.schema.json Address Range Schema Type object ( Address Range Schema ) Address Range Schema Properties Property Type Required Nullable Defined by address integer Required cannot be null Address Range Schema length integer Required cannot be null Address Range Schema address Base address of range. address is required Type: integer cannot be null defined in: Address Range Schema address Type integer address Constraints minimum : the value of this number must greater than or equal to: 0 length Size in bytes of range. length is required Type: integer cannot be null defined in: Address Range Schema length Type integer length Constraints minimum : the value of this number must greater than or equal to: 0","title":"Address Range Schema Schema"},{"location":"schema-doc/address_range/#address-range-schema-schema","text":"http://pulp-platform.org/snitch/address_range.schema.json Description of a generic address range Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none address_range.schema.json","title":"Address Range Schema Schema"},{"location":"schema-doc/address_range/#address-range-schema-type","text":"object ( Address Range Schema )","title":"Address Range Schema Type"},{"location":"schema-doc/address_range/#address-range-schema-properties","text":"Property Type Required Nullable Defined by address integer Required cannot be null Address Range Schema length integer Required cannot be null Address Range Schema","title":"Address Range Schema Properties"},{"location":"schema-doc/address_range/#address","text":"Base address of range. address is required Type: integer cannot be null defined in: Address Range Schema","title":"address"},{"location":"schema-doc/address_range/#address-type","text":"integer","title":"address Type"},{"location":"schema-doc/address_range/#address-constraints","text":"minimum : the value of this number must greater than or equal to: 0","title":"address Constraints"},{"location":"schema-doc/address_range/#length","text":"Size in bytes of range. length is required Type: integer cannot be null defined in: Address Range Schema","title":"length"},{"location":"schema-doc/address_range/#length-type","text":"integer","title":"length Type"},{"location":"schema-doc/address_range/#length-constraints","text":"minimum : the value of this number must greater than or equal to: 0","title":"length Constraints"},{"location":"schema-doc/axi_tlb-properties-l1_cut_ax/","text":"Untitled boolean in AXI TLB Schema Schema http://pulp-platform.org/snitch/axi_tlb.schema.json#/properties/l1_cut_ax Insert spill register on TLB request channels, cutting timing paths. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none axi_tlb.schema.json* l1_cut_ax Type boolean l1_cut_ax Default Value The default value is: true","title":"Untitled boolean in AXI TLB Schema Schema"},{"location":"schema-doc/axi_tlb-properties-l1_cut_ax/#untitled-boolean-in-axi-tlb-schema-schema","text":"http://pulp-platform.org/snitch/axi_tlb.schema.json#/properties/l1_cut_ax Insert spill register on TLB request channels, cutting timing paths. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none axi_tlb.schema.json*","title":"Untitled boolean in AXI TLB Schema Schema"},{"location":"schema-doc/axi_tlb-properties-l1_cut_ax/#l1_cut_ax-type","text":"boolean","title":"l1_cut_ax Type"},{"location":"schema-doc/axi_tlb-properties-l1_cut_ax/#l1_cut_ax-default-value","text":"The default value is: true","title":"l1_cut_ax Default Value"},{"location":"schema-doc/axi_tlb-properties-l1_num_entries/","text":"Untitled integer in AXI TLB Schema Schema http://pulp-platform.org/snitch/axi_tlb.schema.json#/properties/l1_num_entries Number of TLB translation entries. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none axi_tlb.schema.json* l1_num_entries Type integer l1_num_entries Default Value The default value is: 8","title":"Untitled integer in AXI TLB Schema Schema"},{"location":"schema-doc/axi_tlb-properties-l1_num_entries/#untitled-integer-in-axi-tlb-schema-schema","text":"http://pulp-platform.org/snitch/axi_tlb.schema.json#/properties/l1_num_entries Number of TLB translation entries. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none axi_tlb.schema.json*","title":"Untitled integer in AXI TLB Schema Schema"},{"location":"schema-doc/axi_tlb-properties-l1_num_entries/#l1_num_entries-type","text":"integer","title":"l1_num_entries Type"},{"location":"schema-doc/axi_tlb-properties-l1_num_entries/#l1_num_entries-default-value","text":"The default value is: 8","title":"l1_num_entries Default Value"},{"location":"schema-doc/axi_tlb-properties-max_trans/","text":"Untitled integer in AXI TLB Schema Schema http://pulp-platform.org/snitch/axi_tlb.schema.json#/properties/max_trans Maximum outstanding transactions the TLB can handle. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none axi_tlb.schema.json* max_trans Type integer max_trans Default Value The default value is: 32","title":"Untitled integer in AXI TLB Schema Schema"},{"location":"schema-doc/axi_tlb-properties-max_trans/#untitled-integer-in-axi-tlb-schema-schema","text":"http://pulp-platform.org/snitch/axi_tlb.schema.json#/properties/max_trans Maximum outstanding transactions the TLB can handle. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none axi_tlb.schema.json*","title":"Untitled integer in AXI TLB Schema Schema"},{"location":"schema-doc/axi_tlb-properties-max_trans/#max_trans-type","text":"integer","title":"max_trans Type"},{"location":"schema-doc/axi_tlb-properties-max_trans/#max_trans-default-value","text":"The default value is: 32","title":"max_trans Default Value"},{"location":"schema-doc/axi_tlb/","text":"AXI TLB Schema Schema http://pulp-platform.org/snitch/axi_tlb.schema.json AXI TLB Properties Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none axi_tlb.schema.json AXI TLB Schema Type object ( AXI TLB Schema ) AXI TLB Schema Properties Property Type Required Nullable Defined by max_trans integer Optional cannot be null AXI TLB Schema l1_num_entries integer Optional cannot be null AXI TLB Schema l1_cut_ax boolean Optional cannot be null AXI TLB Schema max_trans Maximum outstanding transactions the TLB can handle. max_trans is optional Type: integer cannot be null defined in: AXI TLB Schema max_trans Type integer max_trans Default Value The default value is: 32 l1_num_entries Number of TLB translation entries. l1_num_entries is optional Type: integer cannot be null defined in: AXI TLB Schema l1_num_entries Type integer l1_num_entries Default Value The default value is: 8 l1_cut_ax Insert spill register on TLB request channels, cutting timing paths. l1_cut_ax is optional Type: boolean cannot be null defined in: AXI TLB Schema l1_cut_ax Type boolean l1_cut_ax Default Value The default value is: true","title":"AXI TLB Schema Schema"},{"location":"schema-doc/axi_tlb/#axi-tlb-schema-schema","text":"http://pulp-platform.org/snitch/axi_tlb.schema.json AXI TLB Properties Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none axi_tlb.schema.json","title":"AXI TLB Schema Schema"},{"location":"schema-doc/axi_tlb/#axi-tlb-schema-type","text":"object ( AXI TLB Schema )","title":"AXI TLB Schema Type"},{"location":"schema-doc/axi_tlb/#axi-tlb-schema-properties","text":"Property Type Required Nullable Defined by max_trans integer Optional cannot be null AXI TLB Schema l1_num_entries integer Optional cannot be null AXI TLB Schema l1_cut_ax boolean Optional cannot be null AXI TLB Schema","title":"AXI TLB Schema Properties"},{"location":"schema-doc/axi_tlb/#max_trans","text":"Maximum outstanding transactions the TLB can handle. max_trans is optional Type: integer cannot be null defined in: AXI TLB Schema","title":"max_trans"},{"location":"schema-doc/axi_tlb/#max_trans-type","text":"integer","title":"max_trans Type"},{"location":"schema-doc/axi_tlb/#max_trans-default-value","text":"The default value is: 32","title":"max_trans Default Value"},{"location":"schema-doc/axi_tlb/#l1_num_entries","text":"Number of TLB translation entries. l1_num_entries is optional Type: integer cannot be null defined in: AXI TLB Schema","title":"l1_num_entries"},{"location":"schema-doc/axi_tlb/#l1_num_entries-type","text":"integer","title":"l1_num_entries Type"},{"location":"schema-doc/axi_tlb/#l1_num_entries-default-value","text":"The default value is: 8","title":"l1_num_entries Default Value"},{"location":"schema-doc/axi_tlb/#l1_cut_ax","text":"Insert spill register on TLB request channels, cutting timing paths. l1_cut_ax is optional Type: boolean cannot be null defined in: AXI TLB Schema","title":"l1_cut_ax"},{"location":"schema-doc/axi_tlb/#l1_cut_ax-type","text":"boolean","title":"l1_cut_ax Type"},{"location":"schema-doc/axi_tlb/#l1_cut_ax-default-value","text":"The default value is: true","title":"l1_cut_ax Default Value"},{"location":"schema-doc/axi_xbar-properties-fall_through/","text":"Untitled boolean in AXI Crossbar Schema Schema http://pulp-platform.org/snitch/axi_xbar.schema.json#/properties/fall_through Configure crossbar to be fall-through (zero latency). Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none axi_xbar.schema.json* fall_through Type boolean","title":"Untitled boolean in AXI Crossbar Schema Schema"},{"location":"schema-doc/axi_xbar-properties-fall_through/#untitled-boolean-in-axi-crossbar-schema-schema","text":"http://pulp-platform.org/snitch/axi_xbar.schema.json#/properties/fall_through Configure crossbar to be fall-through (zero latency). Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none axi_xbar.schema.json*","title":"Untitled boolean in AXI Crossbar Schema Schema"},{"location":"schema-doc/axi_xbar-properties-fall_through/#fall_through-type","text":"boolean","title":"fall_through Type"},{"location":"schema-doc/axi_xbar-properties-max_mst_trans/","text":"Untitled integer in AXI Crossbar Schema Schema http://pulp-platform.org/snitch/axi_xbar.schema.json#/properties/max_mst_trans Maximum outstanding transaction on the master port. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none axi_xbar.schema.json* max_mst_trans Type integer max_mst_trans Default Value The default value is: 4","title":"Untitled integer in AXI Crossbar Schema Schema"},{"location":"schema-doc/axi_xbar-properties-max_mst_trans/#untitled-integer-in-axi-crossbar-schema-schema","text":"http://pulp-platform.org/snitch/axi_xbar.schema.json#/properties/max_mst_trans Maximum outstanding transaction on the master port. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none axi_xbar.schema.json*","title":"Untitled integer in AXI Crossbar Schema Schema"},{"location":"schema-doc/axi_xbar-properties-max_mst_trans/#max_mst_trans-type","text":"integer","title":"max_mst_trans Type"},{"location":"schema-doc/axi_xbar-properties-max_mst_trans/#max_mst_trans-default-value","text":"The default value is: 4","title":"max_mst_trans Default Value"},{"location":"schema-doc/axi_xbar-properties-max_slv_trans/","text":"Untitled integer in AXI Crossbar Schema Schema http://pulp-platform.org/snitch/axi_xbar.schema.json#/properties/max_slv_trans Maximum outstanding transaction on the slave port. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none axi_xbar.schema.json* max_slv_trans Type integer max_slv_trans Default Value The default value is: 4","title":"Untitled integer in AXI Crossbar Schema Schema"},{"location":"schema-doc/axi_xbar-properties-max_slv_trans/#untitled-integer-in-axi-crossbar-schema-schema","text":"http://pulp-platform.org/snitch/axi_xbar.schema.json#/properties/max_slv_trans Maximum outstanding transaction on the slave port. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none axi_xbar.schema.json*","title":"Untitled integer in AXI Crossbar Schema Schema"},{"location":"schema-doc/axi_xbar-properties-max_slv_trans/#max_slv_trans-type","text":"integer","title":"max_slv_trans Type"},{"location":"schema-doc/axi_xbar-properties-max_slv_trans/#max_slv_trans-default-value","text":"The default value is: 4","title":"max_slv_trans Default Value"},{"location":"schema-doc/axi_xbar/","text":"AXI Crossbar Schema Schema http://pulp-platform.org/snitch/axi_xbar.schema.json AXI Crossbar Properties Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none axi_xbar.schema.json AXI Crossbar Schema Type object ( AXI Crossbar Schema ) AXI Crossbar Schema Properties Property Type Required Nullable Defined by max_slv_trans integer Optional cannot be null AXI Crossbar Schema max_mst_trans integer Optional cannot be null AXI Crossbar Schema fall_through boolean Optional cannot be null AXI Crossbar Schema max_slv_trans Maximum outstanding transaction on the slave port. max_slv_trans is optional Type: integer cannot be null defined in: AXI Crossbar Schema max_slv_trans Type integer max_slv_trans Default Value The default value is: 4 max_mst_trans Maximum outstanding transaction on the master port. max_mst_trans is optional Type: integer cannot be null defined in: AXI Crossbar Schema max_mst_trans Type integer max_mst_trans Default Value The default value is: 4 fall_through Configure crossbar to be fall-through (zero latency). fall_through is optional Type: boolean cannot be null defined in: AXI Crossbar Schema fall_through Type boolean","title":"AXI Crossbar Schema Schema"},{"location":"schema-doc/axi_xbar/#axi-crossbar-schema-schema","text":"http://pulp-platform.org/snitch/axi_xbar.schema.json AXI Crossbar Properties Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none axi_xbar.schema.json","title":"AXI Crossbar Schema Schema"},{"location":"schema-doc/axi_xbar/#axi-crossbar-schema-type","text":"object ( AXI Crossbar Schema )","title":"AXI Crossbar Schema Type"},{"location":"schema-doc/axi_xbar/#axi-crossbar-schema-properties","text":"Property Type Required Nullable Defined by max_slv_trans integer Optional cannot be null AXI Crossbar Schema max_mst_trans integer Optional cannot be null AXI Crossbar Schema fall_through boolean Optional cannot be null AXI Crossbar Schema","title":"AXI Crossbar Schema Properties"},{"location":"schema-doc/axi_xbar/#max_slv_trans","text":"Maximum outstanding transaction on the slave port. max_slv_trans is optional Type: integer cannot be null defined in: AXI Crossbar Schema","title":"max_slv_trans"},{"location":"schema-doc/axi_xbar/#max_slv_trans-type","text":"integer","title":"max_slv_trans Type"},{"location":"schema-doc/axi_xbar/#max_slv_trans-default-value","text":"The default value is: 4","title":"max_slv_trans Default Value"},{"location":"schema-doc/axi_xbar/#max_mst_trans","text":"Maximum outstanding transaction on the master port. max_mst_trans is optional Type: integer cannot be null defined in: AXI Crossbar Schema","title":"max_mst_trans"},{"location":"schema-doc/axi_xbar/#max_mst_trans-type","text":"integer","title":"max_mst_trans Type"},{"location":"schema-doc/axi_xbar/#max_mst_trans-default-value","text":"The default value is: 4","title":"max_mst_trans Default Value"},{"location":"schema-doc/axi_xbar/#fall_through","text":"Configure crossbar to be fall-through (zero latency). fall_through is optional Type: boolean cannot be null defined in: AXI Crossbar Schema","title":"fall_through"},{"location":"schema-doc/axi_xbar/#fall_through-type","text":"boolean","title":"fall_through Type"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface-properties-address_1/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/hbm/properties/address_1 Start of HBM address region 1. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* address_1 Type integer address_1 Constraints minimum : the value of this number must greater than or equal to: 0","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface-properties-address_1/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/hbm/properties/address_1 Start of HBM address region 1. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface-properties-address_1/#address_1-type","text":"integer","title":"address_1 Type"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface-properties-address_1/#address_1-constraints","text":"minimum : the value of this number must greater than or equal to: 0","title":"address_1 Constraints"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface-properties-address_2/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/hbm/properties/address_2 Start of HBM address region 1. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* address_2 Type integer address_2 Constraints minimum : the value of this number must greater than or equal to: 0","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface-properties-address_2/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/hbm/properties/address_2 Start of HBM address region 1. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface-properties-address_2/#address_2-type","text":"integer","title":"address_2 Type"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface-properties-address_2/#address_2-constraints","text":"minimum : the value of this number must greater than or equal to: 0","title":"address_2 Constraints"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface-properties-cfg_regions/","text":"Untitled undefined type in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/hbm/properties/cfg_regions Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none occamy.schema.json* cfg_regions Type unknown undefined Properties Property Type Required Nullable Defined by top object Optional cannot be null Occamy System Schema phy object Optional cannot be null Occamy System Schema seq object Optional cannot be null Occamy System Schema ctrl object Optional cannot be null Occamy System Schema top Description of a generic address range top is optional Type: object ( Address Range Schema ) cannot be null defined in: Occamy System Schema top Type object ( Address Range Schema ) phy Description of a generic address range phy is optional Type: object ( Address Range Schema ) cannot be null defined in: Occamy System Schema phy Type object ( Address Range Schema ) seq Description of a generic address range seq is optional Type: object ( Address Range Schema ) cannot be null defined in: Occamy System Schema seq Type object ( Address Range Schema ) ctrl Description of a generic address range ctrl is optional Type: object ( Address Range Schema ) cannot be null defined in: Occamy System Schema ctrl Type object ( Address Range Schema )","title":"Untitled undefined type in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface-properties-cfg_regions/#untitled-undefined-type-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/hbm/properties/cfg_regions Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none occamy.schema.json*","title":"Untitled undefined type in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface-properties-cfg_regions/#cfg_regions-type","text":"unknown","title":"cfg_regions Type"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface-properties-cfg_regions/#undefined-properties","text":"Property Type Required Nullable Defined by top object Optional cannot be null Occamy System Schema phy object Optional cannot be null Occamy System Schema seq object Optional cannot be null Occamy System Schema ctrl object Optional cannot be null Occamy System Schema","title":"undefined Properties"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface-properties-cfg_regions/#top","text":"Description of a generic address range top is optional Type: object ( Address Range Schema ) cannot be null defined in: Occamy System Schema","title":"top"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface-properties-cfg_regions/#top-type","text":"object ( Address Range Schema )","title":"top Type"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface-properties-cfg_regions/#phy","text":"Description of a generic address range phy is optional Type: object ( Address Range Schema ) cannot be null defined in: Occamy System Schema","title":"phy"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface-properties-cfg_regions/#phy-type","text":"object ( Address Range Schema )","title":"phy Type"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface-properties-cfg_regions/#seq","text":"Description of a generic address range seq is optional Type: object ( Address Range Schema ) cannot be null defined in: Occamy System Schema","title":"seq"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface-properties-cfg_regions/#seq-type","text":"object ( Address Range Schema )","title":"seq Type"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface-properties-cfg_regions/#ctrl","text":"Description of a generic address range ctrl is optional Type: object ( Address Range Schema ) cannot be null defined in: Occamy System Schema","title":"ctrl"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface-properties-cfg_regions/#ctrl-type","text":"object ( Address Range Schema )","title":"ctrl Type"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface-properties-channel_size/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/hbm/properties/channel_size Size of single HBM channel region. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* channel_size Type integer channel_size Constraints minimum : the value of this number must greater than or equal to: 0","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface-properties-channel_size/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/hbm/properties/channel_size Size of single HBM channel region. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface-properties-channel_size/#channel_size-type","text":"integer","title":"channel_size Type"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface-properties-channel_size/#channel_size-constraints","text":"minimum : the value of this number must greater than or equal to: 0","title":"channel_size Constraints"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface-properties-nr_channels_address_0/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/hbm/properties/nr_channels_address_0 Number of lower HBM channels accessible over address region 1 Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* nr_channels_address_0 Type integer nr_channels_address_0 Constraints minimum : the value of this number must greater than or equal to: 0","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface-properties-nr_channels_address_0/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/hbm/properties/nr_channels_address_0 Number of lower HBM channels accessible over address region 1 Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface-properties-nr_channels_address_0/#nr_channels_address_0-type","text":"integer","title":"nr_channels_address_0 Type"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface-properties-nr_channels_address_0/#nr_channels_address_0-constraints","text":"minimum : the value of this number must greater than or equal to: 0","title":"nr_channels_address_0 Constraints"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface-properties-nr_channels_total/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/hbm/properties/nr_channels_total Total number of HBM channels. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* nr_channels_total Type integer nr_channels_total Constraints minimum : the value of this number must greater than or equal to: 0","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface-properties-nr_channels_total/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/hbm/properties/nr_channels_total Total number of HBM channels. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface-properties-nr_channels_total/#nr_channels_total-type","text":"integer","title":"nr_channels_total Type"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface-properties-nr_channels_total/#nr_channels_total-constraints","text":"minimum : the value of this number must greater than or equal to: 0","title":"nr_channels_total Constraints"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface/","text":"Configuration of external HBM interface Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/hbm Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none occamy.schema.json* hbm Type object ( Configuration of external HBM interface ) Configuration of external HBM interface Properties Property Type Required Nullable Defined by address_1 integer Optional cannot be null Occamy System Schema address_2 integer Optional cannot be null Occamy System Schema channel_size integer Optional cannot be null Occamy System Schema nr_channels_total integer Optional cannot be null Occamy System Schema nr_channels_address_0 integer Optional cannot be null Occamy System Schema cfg_regions Not specified Optional cannot be null Occamy System Schema address_1 Start of HBM address region 1. address_1 is optional Type: integer cannot be null defined in: Occamy System Schema address_1 Type integer address_1 Constraints minimum : the value of this number must greater than or equal to: 0 address_2 Start of HBM address region 1. address_2 is optional Type: integer cannot be null defined in: Occamy System Schema address_2 Type integer address_2 Constraints minimum : the value of this number must greater than or equal to: 0 channel_size Size of single HBM channel region. channel_size is optional Type: integer cannot be null defined in: Occamy System Schema channel_size Type integer channel_size Constraints minimum : the value of this number must greater than or equal to: 0 nr_channels_total Total number of HBM channels. nr_channels_total is optional Type: integer cannot be null defined in: Occamy System Schema nr_channels_total Type integer nr_channels_total Constraints minimum : the value of this number must greater than or equal to: 0 nr_channels_address_0 Number of lower HBM channels accessible over address region 1 nr_channels_address_0 is optional Type: integer cannot be null defined in: Occamy System Schema nr_channels_address_0 Type integer nr_channels_address_0 Constraints minimum : the value of this number must greater than or equal to: 0 cfg_regions cfg_regions is optional Type: unknown cannot be null defined in: Occamy System Schema cfg_regions Type unknown","title":"Configuration of external HBM interface Schema"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface/#configuration-of-external-hbm-interface-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/hbm Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none occamy.schema.json*","title":"Configuration of external HBM interface Schema"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface/#hbm-type","text":"object ( Configuration of external HBM interface )","title":"hbm Type"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface/#configuration-of-external-hbm-interface-properties","text":"Property Type Required Nullable Defined by address_1 integer Optional cannot be null Occamy System Schema address_2 integer Optional cannot be null Occamy System Schema channel_size integer Optional cannot be null Occamy System Schema nr_channels_total integer Optional cannot be null Occamy System Schema nr_channels_address_0 integer Optional cannot be null Occamy System Schema cfg_regions Not specified Optional cannot be null Occamy System Schema","title":"Configuration of external HBM interface Properties"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface/#address_1","text":"Start of HBM address region 1. address_1 is optional Type: integer cannot be null defined in: Occamy System Schema","title":"address_1"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface/#address_1-type","text":"integer","title":"address_1 Type"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface/#address_1-constraints","text":"minimum : the value of this number must greater than or equal to: 0","title":"address_1 Constraints"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface/#address_2","text":"Start of HBM address region 1. address_2 is optional Type: integer cannot be null defined in: Occamy System Schema","title":"address_2"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface/#address_2-type","text":"integer","title":"address_2 Type"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface/#address_2-constraints","text":"minimum : the value of this number must greater than or equal to: 0","title":"address_2 Constraints"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface/#channel_size","text":"Size of single HBM channel region. channel_size is optional Type: integer cannot be null defined in: Occamy System Schema","title":"channel_size"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface/#channel_size-type","text":"integer","title":"channel_size Type"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface/#channel_size-constraints","text":"minimum : the value of this number must greater than or equal to: 0","title":"channel_size Constraints"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface/#nr_channels_total","text":"Total number of HBM channels. nr_channels_total is optional Type: integer cannot be null defined in: Occamy System Schema","title":"nr_channels_total"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface/#nr_channels_total-type","text":"integer","title":"nr_channels_total Type"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface/#nr_channels_total-constraints","text":"minimum : the value of this number must greater than or equal to: 0","title":"nr_channels_total Constraints"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface/#nr_channels_address_0","text":"Number of lower HBM channels accessible over address region 1 nr_channels_address_0 is optional Type: integer cannot be null defined in: Occamy System Schema","title":"nr_channels_address_0"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface/#nr_channels_address_0-type","text":"integer","title":"nr_channels_address_0 Type"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface/#nr_channels_address_0-constraints","text":"minimum : the value of this number must greater than or equal to: 0","title":"nr_channels_address_0 Constraints"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface/#cfg_regions","text":"cfg_regions is optional Type: unknown cannot be null defined in: Occamy System Schema","title":"cfg_regions"},{"location":"schema-doc/occamy-properties-configuration-of-external-hbm-interface/#cfg_regions-type","text":"unknown","title":"cfg_regions Type"},{"location":"schema-doc/occamy-properties-configuration-of-external-pcie-port-properties-address_io/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/pcie/properties/address_io Base address of PCIe IO range. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* address_io Type integer address_io Constraints minimum : the value of this number must greater than or equal to: 0","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-configuration-of-external-pcie-port-properties-address_io/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/pcie/properties/address_io Base address of PCIe IO range. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-configuration-of-external-pcie-port-properties-address_io/#address_io-type","text":"integer","title":"address_io Type"},{"location":"schema-doc/occamy-properties-configuration-of-external-pcie-port-properties-address_io/#address_io-constraints","text":"minimum : the value of this number must greater than or equal to: 0","title":"address_io Constraints"},{"location":"schema-doc/occamy-properties-configuration-of-external-pcie-port-properties-address_mm/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/pcie/properties/address_mm Base address of PCIe memory-mapped range. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* address_mm Type integer address_mm Constraints minimum : the value of this number must greater than or equal to: 0","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-configuration-of-external-pcie-port-properties-address_mm/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/pcie/properties/address_mm Base address of PCIe memory-mapped range. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-configuration-of-external-pcie-port-properties-address_mm/#address_mm-type","text":"integer","title":"address_mm Type"},{"location":"schema-doc/occamy-properties-configuration-of-external-pcie-port-properties-address_mm/#address_mm-constraints","text":"minimum : the value of this number must greater than or equal to: 0","title":"address_mm Constraints"},{"location":"schema-doc/occamy-properties-configuration-of-external-pcie-port-properties-length/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/pcie/properties/length Size in bytes of all PCIe ranges. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* length Type integer length Constraints minimum : the value of this number must greater than or equal to: 0","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-configuration-of-external-pcie-port-properties-length/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/pcie/properties/length Size in bytes of all PCIe ranges. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-configuration-of-external-pcie-port-properties-length/#length-type","text":"integer","title":"length Type"},{"location":"schema-doc/occamy-properties-configuration-of-external-pcie-port-properties-length/#length-constraints","text":"minimum : the value of this number must greater than or equal to: 0","title":"length Constraints"},{"location":"schema-doc/occamy-properties-configuration-of-external-pcie-port/","text":"Configuration of external PCIe port Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/pcie Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none occamy.schema.json* pcie Type object ( Configuration of external PCIe port ) Configuration of external PCIe port Properties Property Type Required Nullable Defined by address_io integer Optional cannot be null Occamy System Schema address_mm integer Optional cannot be null Occamy System Schema length integer Optional cannot be null Occamy System Schema address_io Base address of PCIe IO range. address_io is optional Type: integer cannot be null defined in: Occamy System Schema address_io Type integer address_io Constraints minimum : the value of this number must greater than or equal to: 0 address_mm Base address of PCIe memory-mapped range. address_mm is optional Type: integer cannot be null defined in: Occamy System Schema address_mm Type integer address_mm Constraints minimum : the value of this number must greater than or equal to: 0 length Size in bytes of all PCIe ranges. length is optional Type: integer cannot be null defined in: Occamy System Schema length Type integer length Constraints minimum : the value of this number must greater than or equal to: 0","title":"Configuration of external PCIe port Schema"},{"location":"schema-doc/occamy-properties-configuration-of-external-pcie-port/#configuration-of-external-pcie-port-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/pcie Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none occamy.schema.json*","title":"Configuration of external PCIe port Schema"},{"location":"schema-doc/occamy-properties-configuration-of-external-pcie-port/#pcie-type","text":"object ( Configuration of external PCIe port )","title":"pcie Type"},{"location":"schema-doc/occamy-properties-configuration-of-external-pcie-port/#configuration-of-external-pcie-port-properties","text":"Property Type Required Nullable Defined by address_io integer Optional cannot be null Occamy System Schema address_mm integer Optional cannot be null Occamy System Schema length integer Optional cannot be null Occamy System Schema","title":"Configuration of external PCIe port Properties"},{"location":"schema-doc/occamy-properties-configuration-of-external-pcie-port/#address_io","text":"Base address of PCIe IO range. address_io is optional Type: integer cannot be null defined in: Occamy System Schema","title":"address_io"},{"location":"schema-doc/occamy-properties-configuration-of-external-pcie-port/#address_io-type","text":"integer","title":"address_io Type"},{"location":"schema-doc/occamy-properties-configuration-of-external-pcie-port/#address_io-constraints","text":"minimum : the value of this number must greater than or equal to: 0","title":"address_io Constraints"},{"location":"schema-doc/occamy-properties-configuration-of-external-pcie-port/#address_mm","text":"Base address of PCIe memory-mapped range. address_mm is optional Type: integer cannot be null defined in: Occamy System Schema","title":"address_mm"},{"location":"schema-doc/occamy-properties-configuration-of-external-pcie-port/#address_mm-type","text":"integer","title":"address_mm Type"},{"location":"schema-doc/occamy-properties-configuration-of-external-pcie-port/#address_mm-constraints","text":"minimum : the value of this number must greater than or equal to: 0","title":"address_mm Constraints"},{"location":"schema-doc/occamy-properties-configuration-of-external-pcie-port/#length","text":"Size in bytes of all PCIe ranges. length is optional Type: integer cannot be null defined in: Occamy System Schema","title":"length"},{"location":"schema-doc/occamy-properties-configuration-of-external-pcie-port/#length-type","text":"integer","title":"length Type"},{"location":"schema-doc/occamy-properties-configuration-of-external-pcie-port/#length-constraints","text":"minimum : the value of this number must greater than or equal to: 0","title":"length Constraints"},{"location":"schema-doc/occamy-properties-is_remote_quadrant/","text":"Untitled boolean in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/is_remote_quadrant Set if this is a remote quadrant. Only quadrant ant remote interconnect is generated Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* is_remote_quadrant Type boolean","title":"Untitled boolean in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-is_remote_quadrant/#untitled-boolean-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/is_remote_quadrant Set if this is a remote quadrant. Only quadrant ant remote interconnect is generated Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled boolean in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-is_remote_quadrant/#is_remote_quadrant-type","text":"boolean","title":"is_remote_quadrant Type"},{"location":"schema-doc/occamy-properties-narrow_xbar_slv_id_width/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/narrow_xbar_slv_id_width ID width of narrow crossbar slave ports. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* narrow_xbar_slv_id_width Type integer narrow_xbar_slv_id_width Default Value The default value is: 4","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-narrow_xbar_slv_id_width/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/narrow_xbar_slv_id_width ID width of narrow crossbar slave ports. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-narrow_xbar_slv_id_width/#narrow_xbar_slv_id_width-type","text":"integer","title":"narrow_xbar_slv_id_width Type"},{"location":"schema-doc/occamy-properties-narrow_xbar_slv_id_width/#narrow_xbar_slv_id_width-default-value","text":"The default value is: 4","title":"narrow_xbar_slv_id_width Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-hbmx_to_hbm/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/hbmx_to_hbm hbmx -> hbm Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* hbmx_to_hbm Type integer hbmx_to_hbm Default Value The default value is: 3","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-hbmx_to_hbm/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/hbmx_to_hbm hbmx -> hbm Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-hbmx_to_hbm/#hbmx_to_hbm-type","text":"integer","title":"hbmx_to_hbm Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-hbmx_to_hbm/#hbmx_to_hbm-default-value","text":"The default value is: 3","title":"hbmx_to_hbm Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-inter_to_quad/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/inter_to_quad inter xbar -> quad Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* inter_to_quad Type integer inter_to_quad Default Value The default value is: 3","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-inter_to_quad/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/inter_to_quad inter xbar -> quad Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-inter_to_quad/#inter_to_quad-type","text":"integer","title":"inter_to_quad Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-inter_to_quad/#inter_to_quad-default-value","text":"The default value is: 3","title":"inter_to_quad Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-narrow_and_hbi/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/narrow_and_hbi hbi <-> narrow xbar Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* narrow_and_hbi Type integer narrow_and_hbi Default Value The default value is: 3","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-narrow_and_hbi/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/narrow_and_hbi hbi <-> narrow xbar Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-narrow_and_hbi/#narrow_and_hbi-type","text":"integer","title":"narrow_and_hbi Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-narrow_and_hbi/#narrow_and_hbi-default-value","text":"The default value is: 3","title":"narrow_and_hbi Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-narrow_and_pcie/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/narrow_and_pcie PCIe in and out Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* narrow_and_pcie Type integer narrow_and_pcie Default Value The default value is: 1","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-narrow_and_pcie/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/narrow_and_pcie PCIe in and out Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-narrow_and_pcie/#narrow_and_pcie-type","text":"integer","title":"narrow_and_pcie Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-narrow_and_pcie/#narrow_and_pcie-default-value","text":"The default value is: 1","title":"narrow_and_pcie Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-narrow_and_wide/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/narrow_and_wide narrow xbar -> wide xbar & wide xbar -> narrow xbar Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* narrow_and_wide Type integer","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-narrow_and_wide/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/narrow_and_wide narrow xbar -> wide xbar & wide xbar -> narrow xbar Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-narrow_and_wide/#narrow_and_wide-type","text":"integer","title":"narrow_and_wide Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-narrow_conv_to_spm_narrow/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/narrow_conv_to_spm_narrow narrow -> SPM Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* narrow_conv_to_spm_narrow Type integer narrow_conv_to_spm_narrow Default Value The default value is: 1","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-narrow_conv_to_spm_narrow/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/narrow_conv_to_spm_narrow narrow -> SPM Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-narrow_conv_to_spm_narrow/#narrow_conv_to_spm_narrow-type","text":"integer","title":"narrow_conv_to_spm_narrow Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-narrow_conv_to_spm_narrow/#narrow_conv_to_spm_narrow-default-value","text":"The default value is: 1","title":"narrow_conv_to_spm_narrow Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-narrow_to_cva6/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/narrow_to_cva6 narrow -> cva6 Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* narrow_to_cva6 Type integer narrow_to_cva6 Default Value The default value is: 1","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-narrow_to_cva6/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/narrow_to_cva6 narrow -> cva6 Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-narrow_to_cva6/#narrow_to_cva6-type","text":"integer","title":"narrow_to_cva6 Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-narrow_to_cva6/#narrow_to_cva6-default-value","text":"The default value is: 1","title":"narrow_to_cva6 Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-narrow_to_quad/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/narrow_to_quad narrow xbar -> quad Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* narrow_to_quad Type integer narrow_to_quad Default Value The default value is: 3","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-narrow_to_quad/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/narrow_to_quad narrow xbar -> quad Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-narrow_to_quad/#narrow_to_quad-type","text":"integer","title":"narrow_to_quad Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-narrow_to_quad/#narrow_to_quad-default-value","text":"The default value is: 3","title":"narrow_to_quad Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite soc narrow -> periph axilite Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* periph_axi_lite Type integer periph_axi_lite Default Value The default value is: 3","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite soc narrow -> periph axilite Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite/#periph_axi_lite-type","text":"integer","title":"periph_axi_lite Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite/#periph_axi_lite-default-value","text":"The default value is: 3","title":"periph_axi_lite Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow soc narrow -> periph regbus Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* periph_axi_lite_narrow Type integer periph_axi_lite_narrow Default Value The default value is: 3","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow soc narrow -> periph regbus Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow/#periph_axi_lite_narrow-type","text":"integer","title":"periph_axi_lite_narrow Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow/#periph_axi_lite_narrow-default-value","text":"The default value is: 3","title":"periph_axi_lite_narrow Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_bootrom_cfg/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow_bootrom_cfg axi lite narrow cuts before regbus translation for bootrom_cfg Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* periph_axi_lite_narrow_bootrom_cfg Type integer periph_axi_lite_narrow_bootrom_cfg Default Value The default value is: 3","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_bootrom_cfg/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow_bootrom_cfg axi lite narrow cuts before regbus translation for bootrom_cfg Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_bootrom_cfg/#periph_axi_lite_narrow_bootrom_cfg-type","text":"integer","title":"periph_axi_lite_narrow_bootrom_cfg Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_bootrom_cfg/#periph_axi_lite_narrow_bootrom_cfg-default-value","text":"The default value is: 3","title":"periph_axi_lite_narrow_bootrom_cfg Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_chip_ctrl_cfg/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow_chip_ctrl_cfg axi lite narrow cuts before regbus translation for chip_ctrl_cfg Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* periph_axi_lite_narrow_chip_ctrl_cfg Type integer periph_axi_lite_narrow_chip_ctrl_cfg Default Value The default value is: 1","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_chip_ctrl_cfg/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow_chip_ctrl_cfg axi lite narrow cuts before regbus translation for chip_ctrl_cfg Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_chip_ctrl_cfg/#periph_axi_lite_narrow_chip_ctrl_cfg-type","text":"integer","title":"periph_axi_lite_narrow_chip_ctrl_cfg Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_chip_ctrl_cfg/#periph_axi_lite_narrow_chip_ctrl_cfg-default-value","text":"The default value is: 1","title":"periph_axi_lite_narrow_chip_ctrl_cfg Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_clint_cfg/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow_clint_cfg axi lite narrow cuts before regbus translation for clint_cfg Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* periph_axi_lite_narrow_clint_cfg Type integer periph_axi_lite_narrow_clint_cfg Default Value The default value is: 1","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_clint_cfg/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow_clint_cfg axi lite narrow cuts before regbus translation for clint_cfg Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_clint_cfg/#periph_axi_lite_narrow_clint_cfg-type","text":"integer","title":"periph_axi_lite_narrow_clint_cfg Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_clint_cfg/#periph_axi_lite_narrow_clint_cfg-default-value","text":"The default value is: 1","title":"periph_axi_lite_narrow_clint_cfg Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_fll_hbm2e_cfg/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow_fll_hbm2e_cfg axi lite narrow cuts before regbus translation for fll_hbm2e_cfg Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* periph_axi_lite_narrow_fll_hbm2e_cfg Type integer periph_axi_lite_narrow_fll_hbm2e_cfg Default Value The default value is: 3","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_fll_hbm2e_cfg/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow_fll_hbm2e_cfg axi lite narrow cuts before regbus translation for fll_hbm2e_cfg Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_fll_hbm2e_cfg/#periph_axi_lite_narrow_fll_hbm2e_cfg-type","text":"integer","title":"periph_axi_lite_narrow_fll_hbm2e_cfg Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_fll_hbm2e_cfg/#periph_axi_lite_narrow_fll_hbm2e_cfg-default-value","text":"The default value is: 3","title":"periph_axi_lite_narrow_fll_hbm2e_cfg Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_fll_periph_cfg/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow_fll_periph_cfg axi lite narrow cuts before regbus translation for fll_periph_cfg Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* periph_axi_lite_narrow_fll_periph_cfg Type integer periph_axi_lite_narrow_fll_periph_cfg Default Value The default value is: 3","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_fll_periph_cfg/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow_fll_periph_cfg axi lite narrow cuts before regbus translation for fll_periph_cfg Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_fll_periph_cfg/#periph_axi_lite_narrow_fll_periph_cfg-type","text":"integer","title":"periph_axi_lite_narrow_fll_periph_cfg Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_fll_periph_cfg/#periph_axi_lite_narrow_fll_periph_cfg-default-value","text":"The default value is: 3","title":"periph_axi_lite_narrow_fll_periph_cfg Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_fll_system_cfg/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow_fll_system_cfg axi lite narrow cuts before regbus translation for fll_system_cfg Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* periph_axi_lite_narrow_fll_system_cfg Type integer periph_axi_lite_narrow_fll_system_cfg Default Value The default value is: 3","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_fll_system_cfg/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow_fll_system_cfg axi lite narrow cuts before regbus translation for fll_system_cfg Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_fll_system_cfg/#periph_axi_lite_narrow_fll_system_cfg-type","text":"integer","title":"periph_axi_lite_narrow_fll_system_cfg Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_fll_system_cfg/#periph_axi_lite_narrow_fll_system_cfg-default-value","text":"The default value is: 3","title":"periph_axi_lite_narrow_fll_system_cfg Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_gpio_cfg/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow_gpio_cfg axi lite narrow cuts before regbus translation for gpio_cfg Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* periph_axi_lite_narrow_gpio_cfg Type integer periph_axi_lite_narrow_gpio_cfg Default Value The default value is: 2","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_gpio_cfg/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow_gpio_cfg axi lite narrow cuts before regbus translation for gpio_cfg Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_gpio_cfg/#periph_axi_lite_narrow_gpio_cfg-type","text":"integer","title":"periph_axi_lite_narrow_gpio_cfg Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_gpio_cfg/#periph_axi_lite_narrow_gpio_cfg-default-value","text":"The default value is: 2","title":"periph_axi_lite_narrow_gpio_cfg Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_hbi_narrow_cfg/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow_hbi_narrow_cfg axi lite narrow cuts before regbus translation for hbi_narrow_cfg Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* periph_axi_lite_narrow_hbi_narrow_cfg Type integer periph_axi_lite_narrow_hbi_narrow_cfg Default Value The default value is: 3","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_hbi_narrow_cfg/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow_hbi_narrow_cfg axi lite narrow cuts before regbus translation for hbi_narrow_cfg Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_hbi_narrow_cfg/#periph_axi_lite_narrow_hbi_narrow_cfg-type","text":"integer","title":"periph_axi_lite_narrow_hbi_narrow_cfg Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_hbi_narrow_cfg/#periph_axi_lite_narrow_hbi_narrow_cfg-default-value","text":"The default value is: 3","title":"periph_axi_lite_narrow_hbi_narrow_cfg Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_hbi_wide_cfg/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow_hbi_wide_cfg axi lite narrow cuts before regbus translation for hbi_wide_cfg Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* periph_axi_lite_narrow_hbi_wide_cfg Type integer periph_axi_lite_narrow_hbi_wide_cfg Default Value The default value is: 3","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_hbi_wide_cfg/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow_hbi_wide_cfg axi lite narrow cuts before regbus translation for hbi_wide_cfg Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_hbi_wide_cfg/#periph_axi_lite_narrow_hbi_wide_cfg-type","text":"integer","title":"periph_axi_lite_narrow_hbi_wide_cfg Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_hbi_wide_cfg/#periph_axi_lite_narrow_hbi_wide_cfg-default-value","text":"The default value is: 3","title":"periph_axi_lite_narrow_hbi_wide_cfg Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_hbm_cfg/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow_hbm_cfg axi lite narrow cuts before regbus translation for hbm_cfg Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* periph_axi_lite_narrow_hbm_cfg Type integer periph_axi_lite_narrow_hbm_cfg Default Value The default value is: 3","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_hbm_cfg/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow_hbm_cfg axi lite narrow cuts before regbus translation for hbm_cfg Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_hbm_cfg/#periph_axi_lite_narrow_hbm_cfg-type","text":"integer","title":"periph_axi_lite_narrow_hbm_cfg Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_hbm_cfg/#periph_axi_lite_narrow_hbm_cfg-default-value","text":"The default value is: 3","title":"periph_axi_lite_narrow_hbm_cfg Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_hbm_xbar_cfg/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow_hbm_xbar_cfg axi lite narrow cuts before regbus translation for hbm_xbar_cfg Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* periph_axi_lite_narrow_hbm_xbar_cfg Type integer periph_axi_lite_narrow_hbm_xbar_cfg Default Value The default value is: 3","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_hbm_xbar_cfg/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow_hbm_xbar_cfg axi lite narrow cuts before regbus translation for hbm_xbar_cfg Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_hbm_xbar_cfg/#periph_axi_lite_narrow_hbm_xbar_cfg-type","text":"integer","title":"periph_axi_lite_narrow_hbm_xbar_cfg Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_hbm_xbar_cfg/#periph_axi_lite_narrow_hbm_xbar_cfg-default-value","text":"The default value is: 3","title":"periph_axi_lite_narrow_hbm_xbar_cfg Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_i2c_cfg/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow_i2c_cfg axi lite narrow cuts before regbus translation for i2c_cfg Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* periph_axi_lite_narrow_i2c_cfg Type integer periph_axi_lite_narrow_i2c_cfg Default Value The default value is: 2","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_i2c_cfg/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow_i2c_cfg axi lite narrow cuts before regbus translation for i2c_cfg Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_i2c_cfg/#periph_axi_lite_narrow_i2c_cfg-type","text":"integer","title":"periph_axi_lite_narrow_i2c_cfg Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_i2c_cfg/#periph_axi_lite_narrow_i2c_cfg-default-value","text":"The default value is: 2","title":"periph_axi_lite_narrow_i2c_cfg Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_pcie_cfg/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow_pcie_cfg axi lite narrow cuts before regbus translation for pcie_cfg Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* periph_axi_lite_narrow_pcie_cfg Type integer periph_axi_lite_narrow_pcie_cfg Default Value The default value is: 2","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_pcie_cfg/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow_pcie_cfg axi lite narrow cuts before regbus translation for pcie_cfg Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_pcie_cfg/#periph_axi_lite_narrow_pcie_cfg-type","text":"integer","title":"periph_axi_lite_narrow_pcie_cfg Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_pcie_cfg/#periph_axi_lite_narrow_pcie_cfg-default-value","text":"The default value is: 2","title":"periph_axi_lite_narrow_pcie_cfg Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_plic_cfg/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow_plic_cfg axi lite narrow cuts before regbus translation for plic_cfg Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* periph_axi_lite_narrow_plic_cfg Type integer periph_axi_lite_narrow_plic_cfg Default Value The default value is: 1","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_plic_cfg/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow_plic_cfg axi lite narrow cuts before regbus translation for plic_cfg Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_plic_cfg/#periph_axi_lite_narrow_plic_cfg-type","text":"integer","title":"periph_axi_lite_narrow_plic_cfg Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_plic_cfg/#periph_axi_lite_narrow_plic_cfg-default-value","text":"The default value is: 1","title":"periph_axi_lite_narrow_plic_cfg Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_soc_ctrl_cfg/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow_soc_ctrl_cfg axi lite narrow cuts before regbus translation for soc_ctrl_cfg Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* periph_axi_lite_narrow_soc_ctrl_cfg Type integer periph_axi_lite_narrow_soc_ctrl_cfg Default Value The default value is: 1","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_soc_ctrl_cfg/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow_soc_ctrl_cfg axi lite narrow cuts before regbus translation for soc_ctrl_cfg Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_soc_ctrl_cfg/#periph_axi_lite_narrow_soc_ctrl_cfg-type","text":"integer","title":"periph_axi_lite_narrow_soc_ctrl_cfg Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_soc_ctrl_cfg/#periph_axi_lite_narrow_soc_ctrl_cfg-default-value","text":"The default value is: 1","title":"periph_axi_lite_narrow_soc_ctrl_cfg Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_spim_cfg/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow_spim_cfg axi lite narrow cuts before regbus translation for spim_cfg Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* periph_axi_lite_narrow_spim_cfg Type integer periph_axi_lite_narrow_spim_cfg Default Value The default value is: 32","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_spim_cfg/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow_spim_cfg axi lite narrow cuts before regbus translation for spim_cfg Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_spim_cfg/#periph_axi_lite_narrow_spim_cfg-type","text":"integer","title":"periph_axi_lite_narrow_spim_cfg Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_spim_cfg/#periph_axi_lite_narrow_spim_cfg-default-value","text":"The default value is: 32","title":"periph_axi_lite_narrow_spim_cfg Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_timer_cfg/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow_timer_cfg axi lite narrow cuts before regbus translation for timer_cfg Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* periph_axi_lite_narrow_timer_cfg Type integer periph_axi_lite_narrow_timer_cfg Default Value The default value is: 1","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_timer_cfg/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow_timer_cfg axi lite narrow cuts before regbus translation for timer_cfg Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_timer_cfg/#periph_axi_lite_narrow_timer_cfg-type","text":"integer","title":"periph_axi_lite_narrow_timer_cfg Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_timer_cfg/#periph_axi_lite_narrow_timer_cfg-default-value","text":"The default value is: 1","title":"periph_axi_lite_narrow_timer_cfg Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_uart_cfg/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow_uart_cfg axi lite narrow cuts before regbus translation for uart_cfg Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* periph_axi_lite_narrow_uart_cfg Type integer periph_axi_lite_narrow_uart_cfg Default Value The default value is: 2","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_uart_cfg/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/periph_axi_lite_narrow_uart_cfg axi lite narrow cuts before regbus translation for uart_cfg Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_uart_cfg/#periph_axi_lite_narrow_uart_cfg-type","text":"integer","title":"periph_axi_lite_narrow_uart_cfg Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-periph_axi_lite_narrow_uart_cfg/#periph_axi_lite_narrow_uart_cfg-default-value","text":"The default value is: 2","title":"periph_axi_lite_narrow_uart_cfg Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-pre_to_hbmx/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/pre_to_hbmx pre xbar -> hbm xbar Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* pre_to_hbmx Type integer pre_to_hbmx Default Value The default value is: 3","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-pre_to_hbmx/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/pre_to_hbmx pre xbar -> hbm xbar Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-pre_to_hbmx/#pre_to_hbmx-type","text":"integer","title":"pre_to_hbmx Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-pre_to_hbmx/#pre_to_hbmx-default-value","text":"The default value is: 3","title":"pre_to_hbmx Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-pre_to_inter/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/pre_to_inter pre xbar -> inter xbar Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* pre_to_inter Type integer pre_to_inter Default Value The default value is: 1","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-pre_to_inter/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/pre_to_inter pre xbar -> inter xbar Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-pre_to_inter/#pre_to_inter-type","text":"integer","title":"pre_to_inter Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-pre_to_inter/#pre_to_inter-default-value","text":"The default value is: 1","title":"pre_to_inter Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-quad_to_narrow/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/quad_to_narrow quad -> narrow xbar Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* quad_to_narrow Type integer quad_to_narrow Default Value The default value is: 3","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-quad_to_narrow/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/quad_to_narrow quad -> narrow xbar Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-quad_to_narrow/#quad_to_narrow-type","text":"integer","title":"quad_to_narrow Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-quad_to_narrow/#quad_to_narrow-default-value","text":"The default value is: 3","title":"quad_to_narrow Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-quad_to_pre/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/quad_to_pre quad -> pre xbar Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* quad_to_pre Type integer quad_to_pre Default Value The default value is: 1","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-quad_to_pre/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/quad_to_pre quad -> pre xbar Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-quad_to_pre/#quad_to_pre-type","text":"integer","title":"quad_to_pre Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-quad_to_pre/#quad_to_pre-default-value","text":"The default value is: 1","title":"quad_to_pre Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-wide_and_hbi/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/wide_and_hbi hbi <-> wide xbar Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* wide_and_hbi Type integer wide_and_hbi Default Value The default value is: 3","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-wide_and_hbi/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/wide_and_hbi hbi <-> wide xbar Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-wide_and_hbi/#wide_and_hbi-type","text":"integer","title":"wide_and_hbi Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-wide_and_hbi/#wide_and_hbi-default-value","text":"The default value is: 3","title":"wide_and_hbi Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-wide_and_inter/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/wide_and_inter inter xbar -> wide xbar & wide xbar -> inter xbar Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* wide_and_inter Type integer wide_and_inter Default Value The default value is: 3","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-wide_and_inter/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/wide_and_inter inter xbar -> wide xbar & wide xbar -> inter xbar Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-wide_and_inter/#wide_and_inter-type","text":"integer","title":"wide_and_inter Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-wide_and_inter/#wide_and_inter-default-value","text":"The default value is: 3","title":"wide_and_inter Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-wide_conv_to_spm_wide/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/wide_conv_to_spm_wide wide xbar -> wide spm Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* wide_conv_to_spm_wide Type integer wide_conv_to_spm_wide Default Value The default value is: 1","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-wide_conv_to_spm_wide/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/wide_conv_to_spm_wide wide xbar -> wide spm Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-wide_conv_to_spm_wide/#wide_conv_to_spm_wide-type","text":"integer","title":"wide_conv_to_spm_wide Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-wide_conv_to_spm_wide/#wide_conv_to_spm_wide-default-value","text":"The default value is: 1","title":"wide_conv_to_spm_wide Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-wide_to_hbm/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/wide_to_hbm wide xbar -> hbm xbar Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* wide_to_hbm Type integer wide_to_hbm Default Value The default value is: 6","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-wide_to_hbm/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/wide_to_hbm wide xbar -> hbm xbar Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-wide_to_hbm/#wide_to_hbm-type","text":"integer","title":"wide_to_hbm Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-wide_to_hbm/#wide_to_hbm-default-value","text":"The default value is: 6","title":"wide_to_hbm Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-wide_to_wide_zero_mem/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/wide_to_wide_zero_mem wide xbar -> wide zero memory Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* wide_to_wide_zero_mem Type integer","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-wide_to_wide_zero_mem/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts/properties/wide_to_wide_zero_mem wide xbar -> wide zero memory Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus-properties-wide_to_wide_zero_mem/#wide_to_wide_zero_mem-type","text":"integer","title":"wide_to_wide_zero_mem Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/","text":"Number of cuts on the AXI bus Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none occamy.schema.json* cuts Type object ( Number of cuts on the AXI bus ) Number of cuts on the AXI bus Properties Property Type Required Nullable Defined by narrow_to_quad integer Optional cannot be null Occamy System Schema quad_to_narrow integer Optional cannot be null Occamy System Schema quad_to_pre integer Optional cannot be null Occamy System Schema pre_to_inter integer Optional cannot be null Occamy System Schema inter_to_quad integer Optional cannot be null Occamy System Schema narrow_to_cva6 integer Optional cannot be null Occamy System Schema narrow_conv_to_spm_narrow integer Optional cannot be null Occamy System Schema narrow_and_pcie integer Optional cannot be null Occamy System Schema narrow_and_wide integer Optional cannot be null Occamy System Schema wide_conv_to_spm_wide integer Optional cannot be null Occamy System Schema wide_to_wide_zero_mem integer Optional cannot be null Occamy System Schema wide_to_hbm integer Optional cannot be null Occamy System Schema wide_and_inter integer Optional cannot be null Occamy System Schema wide_and_hbi integer Optional cannot be null Occamy System Schema narrow_and_hbi integer Optional cannot be null Occamy System Schema pre_to_hbmx integer Optional cannot be null Occamy System Schema hbmx_to_hbm integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow integer Optional cannot be null Occamy System Schema periph_axi_lite integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow_hbm_xbar_cfg integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow_hbi_wide_cfg integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow_hbi_narrow_cfg integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow_pcie_cfg integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow_hbm_cfg integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow_clint_cfg integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow_soc_ctrl_cfg integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow_chip_ctrl_cfg integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow_uart_cfg integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow_bootrom_cfg integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow_fll_system_cfg integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow_fll_periph_cfg integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow_fll_hbm2e_cfg integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow_plic_cfg integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow_spim_cfg integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow_gpio_cfg integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow_i2c_cfg integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow_timer_cfg integer Optional cannot be null Occamy System Schema narrow_to_quad narrow xbar -> quad narrow_to_quad is optional Type: integer cannot be null defined in: Occamy System Schema narrow_to_quad Type integer narrow_to_quad Default Value The default value is: 3 quad_to_narrow quad -> narrow xbar quad_to_narrow is optional Type: integer cannot be null defined in: Occamy System Schema quad_to_narrow Type integer quad_to_narrow Default Value The default value is: 3 quad_to_pre quad -> pre xbar quad_to_pre is optional Type: integer cannot be null defined in: Occamy System Schema quad_to_pre Type integer quad_to_pre Default Value The default value is: 1 pre_to_inter pre xbar -> inter xbar pre_to_inter is optional Type: integer cannot be null defined in: Occamy System Schema pre_to_inter Type integer pre_to_inter Default Value The default value is: 1 inter_to_quad inter xbar -> quad inter_to_quad is optional Type: integer cannot be null defined in: Occamy System Schema inter_to_quad Type integer inter_to_quad Default Value The default value is: 3 narrow_to_cva6 narrow -> cva6 narrow_to_cva6 is optional Type: integer cannot be null defined in: Occamy System Schema narrow_to_cva6 Type integer narrow_to_cva6 Default Value The default value is: 1 narrow_conv_to_spm_narrow narrow -> SPM narrow_conv_to_spm_narrow is optional Type: integer cannot be null defined in: Occamy System Schema narrow_conv_to_spm_narrow Type integer narrow_conv_to_spm_narrow Default Value The default value is: 1 narrow_and_pcie PCIe in and out narrow_and_pcie is optional Type: integer cannot be null defined in: Occamy System Schema narrow_and_pcie Type integer narrow_and_pcie Default Value The default value is: 1 narrow_and_wide narrow xbar -> wide xbar & wide xbar -> narrow xbar narrow_and_wide is optional Type: integer cannot be null defined in: Occamy System Schema narrow_and_wide Type integer wide_conv_to_spm_wide wide xbar -> wide spm wide_conv_to_spm_wide is optional Type: integer cannot be null defined in: Occamy System Schema wide_conv_to_spm_wide Type integer wide_conv_to_spm_wide Default Value The default value is: 1 wide_to_wide_zero_mem wide xbar -> wide zero memory wide_to_wide_zero_mem is optional Type: integer cannot be null defined in: Occamy System Schema wide_to_wide_zero_mem Type integer wide_to_hbm wide xbar -> hbm xbar wide_to_hbm is optional Type: integer cannot be null defined in: Occamy System Schema wide_to_hbm Type integer wide_to_hbm Default Value The default value is: 6 wide_and_inter inter xbar -> wide xbar & wide xbar -> inter xbar wide_and_inter is optional Type: integer cannot be null defined in: Occamy System Schema wide_and_inter Type integer wide_and_inter Default Value The default value is: 3 wide_and_hbi hbi <-> wide xbar wide_and_hbi is optional Type: integer cannot be null defined in: Occamy System Schema wide_and_hbi Type integer wide_and_hbi Default Value The default value is: 3 narrow_and_hbi hbi <-> narrow xbar narrow_and_hbi is optional Type: integer cannot be null defined in: Occamy System Schema narrow_and_hbi Type integer narrow_and_hbi Default Value The default value is: 3 pre_to_hbmx pre xbar -> hbm xbar pre_to_hbmx is optional Type: integer cannot be null defined in: Occamy System Schema pre_to_hbmx Type integer pre_to_hbmx Default Value The default value is: 3 hbmx_to_hbm hbmx -> hbm hbmx_to_hbm is optional Type: integer cannot be null defined in: Occamy System Schema hbmx_to_hbm Type integer hbmx_to_hbm Default Value The default value is: 3 periph_axi_lite_narrow soc narrow -> periph regbus periph_axi_lite_narrow is optional Type: integer cannot be null defined in: Occamy System Schema periph_axi_lite_narrow Type integer periph_axi_lite_narrow Default Value The default value is: 3 periph_axi_lite soc narrow -> periph axilite periph_axi_lite is optional Type: integer cannot be null defined in: Occamy System Schema periph_axi_lite Type integer periph_axi_lite Default Value The default value is: 3 periph_axi_lite_narrow_hbm_xbar_cfg axi lite narrow cuts before regbus translation for hbm_xbar_cfg periph_axi_lite_narrow_hbm_xbar_cfg is optional Type: integer cannot be null defined in: Occamy System Schema periph_axi_lite_narrow_hbm_xbar_cfg Type integer periph_axi_lite_narrow_hbm_xbar_cfg Default Value The default value is: 3 periph_axi_lite_narrow_hbi_wide_cfg axi lite narrow cuts before regbus translation for hbi_wide_cfg periph_axi_lite_narrow_hbi_wide_cfg is optional Type: integer cannot be null defined in: Occamy System Schema periph_axi_lite_narrow_hbi_wide_cfg Type integer periph_axi_lite_narrow_hbi_wide_cfg Default Value The default value is: 3 periph_axi_lite_narrow_hbi_narrow_cfg axi lite narrow cuts before regbus translation for hbi_narrow_cfg periph_axi_lite_narrow_hbi_narrow_cfg is optional Type: integer cannot be null defined in: Occamy System Schema periph_axi_lite_narrow_hbi_narrow_cfg Type integer periph_axi_lite_narrow_hbi_narrow_cfg Default Value The default value is: 3 periph_axi_lite_narrow_pcie_cfg axi lite narrow cuts before regbus translation for pcie_cfg periph_axi_lite_narrow_pcie_cfg is optional Type: integer cannot be null defined in: Occamy System Schema periph_axi_lite_narrow_pcie_cfg Type integer periph_axi_lite_narrow_pcie_cfg Default Value The default value is: 2 periph_axi_lite_narrow_hbm_cfg axi lite narrow cuts before regbus translation for hbm_cfg periph_axi_lite_narrow_hbm_cfg is optional Type: integer cannot be null defined in: Occamy System Schema periph_axi_lite_narrow_hbm_cfg Type integer periph_axi_lite_narrow_hbm_cfg Default Value The default value is: 3 periph_axi_lite_narrow_clint_cfg axi lite narrow cuts before regbus translation for clint_cfg periph_axi_lite_narrow_clint_cfg is optional Type: integer cannot be null defined in: Occamy System Schema periph_axi_lite_narrow_clint_cfg Type integer periph_axi_lite_narrow_clint_cfg Default Value The default value is: 1 periph_axi_lite_narrow_soc_ctrl_cfg axi lite narrow cuts before regbus translation for soc_ctrl_cfg periph_axi_lite_narrow_soc_ctrl_cfg is optional Type: integer cannot be null defined in: Occamy System Schema periph_axi_lite_narrow_soc_ctrl_cfg Type integer periph_axi_lite_narrow_soc_ctrl_cfg Default Value The default value is: 1 periph_axi_lite_narrow_chip_ctrl_cfg axi lite narrow cuts before regbus translation for chip_ctrl_cfg periph_axi_lite_narrow_chip_ctrl_cfg is optional Type: integer cannot be null defined in: Occamy System Schema periph_axi_lite_narrow_chip_ctrl_cfg Type integer periph_axi_lite_narrow_chip_ctrl_cfg Default Value The default value is: 1 periph_axi_lite_narrow_uart_cfg axi lite narrow cuts before regbus translation for uart_cfg periph_axi_lite_narrow_uart_cfg is optional Type: integer cannot be null defined in: Occamy System Schema periph_axi_lite_narrow_uart_cfg Type integer periph_axi_lite_narrow_uart_cfg Default Value The default value is: 2 periph_axi_lite_narrow_bootrom_cfg axi lite narrow cuts before regbus translation for bootrom_cfg periph_axi_lite_narrow_bootrom_cfg is optional Type: integer cannot be null defined in: Occamy System Schema periph_axi_lite_narrow_bootrom_cfg Type integer periph_axi_lite_narrow_bootrom_cfg Default Value The default value is: 3 periph_axi_lite_narrow_fll_system_cfg axi lite narrow cuts before regbus translation for fll_system_cfg periph_axi_lite_narrow_fll_system_cfg is optional Type: integer cannot be null defined in: Occamy System Schema periph_axi_lite_narrow_fll_system_cfg Type integer periph_axi_lite_narrow_fll_system_cfg Default Value The default value is: 3 periph_axi_lite_narrow_fll_periph_cfg axi lite narrow cuts before regbus translation for fll_periph_cfg periph_axi_lite_narrow_fll_periph_cfg is optional Type: integer cannot be null defined in: Occamy System Schema periph_axi_lite_narrow_fll_periph_cfg Type integer periph_axi_lite_narrow_fll_periph_cfg Default Value The default value is: 3 periph_axi_lite_narrow_fll_hbm2e_cfg axi lite narrow cuts before regbus translation for fll_hbm2e_cfg periph_axi_lite_narrow_fll_hbm2e_cfg is optional Type: integer cannot be null defined in: Occamy System Schema periph_axi_lite_narrow_fll_hbm2e_cfg Type integer periph_axi_lite_narrow_fll_hbm2e_cfg Default Value The default value is: 3 periph_axi_lite_narrow_plic_cfg axi lite narrow cuts before regbus translation for plic_cfg periph_axi_lite_narrow_plic_cfg is optional Type: integer cannot be null defined in: Occamy System Schema periph_axi_lite_narrow_plic_cfg Type integer periph_axi_lite_narrow_plic_cfg Default Value The default value is: 1 periph_axi_lite_narrow_spim_cfg axi lite narrow cuts before regbus translation for spim_cfg periph_axi_lite_narrow_spim_cfg is optional Type: integer cannot be null defined in: Occamy System Schema periph_axi_lite_narrow_spim_cfg Type integer periph_axi_lite_narrow_spim_cfg Default Value The default value is: 32 periph_axi_lite_narrow_gpio_cfg axi lite narrow cuts before regbus translation for gpio_cfg periph_axi_lite_narrow_gpio_cfg is optional Type: integer cannot be null defined in: Occamy System Schema periph_axi_lite_narrow_gpio_cfg Type integer periph_axi_lite_narrow_gpio_cfg Default Value The default value is: 2 periph_axi_lite_narrow_i2c_cfg axi lite narrow cuts before regbus translation for i2c_cfg periph_axi_lite_narrow_i2c_cfg is optional Type: integer cannot be null defined in: Occamy System Schema periph_axi_lite_narrow_i2c_cfg Type integer periph_axi_lite_narrow_i2c_cfg Default Value The default value is: 2 periph_axi_lite_narrow_timer_cfg axi lite narrow cuts before regbus translation for timer_cfg periph_axi_lite_narrow_timer_cfg is optional Type: integer cannot be null defined in: Occamy System Schema periph_axi_lite_narrow_timer_cfg Type integer periph_axi_lite_narrow_timer_cfg Default Value The default value is: 1","title":"Number of cuts on the AXI bus Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#number-of-cuts-on-the-axi-bus-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/cuts Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none occamy.schema.json*","title":"Number of cuts on the AXI bus Schema"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#cuts-type","text":"object ( Number of cuts on the AXI bus )","title":"cuts Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#number-of-cuts-on-the-axi-bus-properties","text":"Property Type Required Nullable Defined by narrow_to_quad integer Optional cannot be null Occamy System Schema quad_to_narrow integer Optional cannot be null Occamy System Schema quad_to_pre integer Optional cannot be null Occamy System Schema pre_to_inter integer Optional cannot be null Occamy System Schema inter_to_quad integer Optional cannot be null Occamy System Schema narrow_to_cva6 integer Optional cannot be null Occamy System Schema narrow_conv_to_spm_narrow integer Optional cannot be null Occamy System Schema narrow_and_pcie integer Optional cannot be null Occamy System Schema narrow_and_wide integer Optional cannot be null Occamy System Schema wide_conv_to_spm_wide integer Optional cannot be null Occamy System Schema wide_to_wide_zero_mem integer Optional cannot be null Occamy System Schema wide_to_hbm integer Optional cannot be null Occamy System Schema wide_and_inter integer Optional cannot be null Occamy System Schema wide_and_hbi integer Optional cannot be null Occamy System Schema narrow_and_hbi integer Optional cannot be null Occamy System Schema pre_to_hbmx integer Optional cannot be null Occamy System Schema hbmx_to_hbm integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow integer Optional cannot be null Occamy System Schema periph_axi_lite integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow_hbm_xbar_cfg integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow_hbi_wide_cfg integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow_hbi_narrow_cfg integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow_pcie_cfg integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow_hbm_cfg integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow_clint_cfg integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow_soc_ctrl_cfg integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow_chip_ctrl_cfg integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow_uart_cfg integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow_bootrom_cfg integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow_fll_system_cfg integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow_fll_periph_cfg integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow_fll_hbm2e_cfg integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow_plic_cfg integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow_spim_cfg integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow_gpio_cfg integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow_i2c_cfg integer Optional cannot be null Occamy System Schema periph_axi_lite_narrow_timer_cfg integer Optional cannot be null Occamy System Schema","title":"Number of cuts on the AXI bus Properties"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#narrow_to_quad","text":"narrow xbar -> quad narrow_to_quad is optional Type: integer cannot be null defined in: Occamy System Schema","title":"narrow_to_quad"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#narrow_to_quad-type","text":"integer","title":"narrow_to_quad Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#narrow_to_quad-default-value","text":"The default value is: 3","title":"narrow_to_quad Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#quad_to_narrow","text":"quad -> narrow xbar quad_to_narrow is optional Type: integer cannot be null defined in: Occamy System Schema","title":"quad_to_narrow"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#quad_to_narrow-type","text":"integer","title":"quad_to_narrow Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#quad_to_narrow-default-value","text":"The default value is: 3","title":"quad_to_narrow Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#quad_to_pre","text":"quad -> pre xbar quad_to_pre is optional Type: integer cannot be null defined in: Occamy System Schema","title":"quad_to_pre"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#quad_to_pre-type","text":"integer","title":"quad_to_pre Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#quad_to_pre-default-value","text":"The default value is: 1","title":"quad_to_pre Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#pre_to_inter","text":"pre xbar -> inter xbar pre_to_inter is optional Type: integer cannot be null defined in: Occamy System Schema","title":"pre_to_inter"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#pre_to_inter-type","text":"integer","title":"pre_to_inter Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#pre_to_inter-default-value","text":"The default value is: 1","title":"pre_to_inter Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#inter_to_quad","text":"inter xbar -> quad inter_to_quad is optional Type: integer cannot be null defined in: Occamy System Schema","title":"inter_to_quad"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#inter_to_quad-type","text":"integer","title":"inter_to_quad Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#inter_to_quad-default-value","text":"The default value is: 3","title":"inter_to_quad Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#narrow_to_cva6","text":"narrow -> cva6 narrow_to_cva6 is optional Type: integer cannot be null defined in: Occamy System Schema","title":"narrow_to_cva6"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#narrow_to_cva6-type","text":"integer","title":"narrow_to_cva6 Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#narrow_to_cva6-default-value","text":"The default value is: 1","title":"narrow_to_cva6 Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#narrow_conv_to_spm_narrow","text":"narrow -> SPM narrow_conv_to_spm_narrow is optional Type: integer cannot be null defined in: Occamy System Schema","title":"narrow_conv_to_spm_narrow"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#narrow_conv_to_spm_narrow-type","text":"integer","title":"narrow_conv_to_spm_narrow Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#narrow_conv_to_spm_narrow-default-value","text":"The default value is: 1","title":"narrow_conv_to_spm_narrow Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#narrow_and_pcie","text":"PCIe in and out narrow_and_pcie is optional Type: integer cannot be null defined in: Occamy System Schema","title":"narrow_and_pcie"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#narrow_and_pcie-type","text":"integer","title":"narrow_and_pcie Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#narrow_and_pcie-default-value","text":"The default value is: 1","title":"narrow_and_pcie Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#narrow_and_wide","text":"narrow xbar -> wide xbar & wide xbar -> narrow xbar narrow_and_wide is optional Type: integer cannot be null defined in: Occamy System Schema","title":"narrow_and_wide"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#narrow_and_wide-type","text":"integer","title":"narrow_and_wide Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#wide_conv_to_spm_wide","text":"wide xbar -> wide spm wide_conv_to_spm_wide is optional Type: integer cannot be null defined in: Occamy System Schema","title":"wide_conv_to_spm_wide"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#wide_conv_to_spm_wide-type","text":"integer","title":"wide_conv_to_spm_wide Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#wide_conv_to_spm_wide-default-value","text":"The default value is: 1","title":"wide_conv_to_spm_wide Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#wide_to_wide_zero_mem","text":"wide xbar -> wide zero memory wide_to_wide_zero_mem is optional Type: integer cannot be null defined in: Occamy System Schema","title":"wide_to_wide_zero_mem"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#wide_to_wide_zero_mem-type","text":"integer","title":"wide_to_wide_zero_mem Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#wide_to_hbm","text":"wide xbar -> hbm xbar wide_to_hbm is optional Type: integer cannot be null defined in: Occamy System Schema","title":"wide_to_hbm"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#wide_to_hbm-type","text":"integer","title":"wide_to_hbm Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#wide_to_hbm-default-value","text":"The default value is: 6","title":"wide_to_hbm Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#wide_and_inter","text":"inter xbar -> wide xbar & wide xbar -> inter xbar wide_and_inter is optional Type: integer cannot be null defined in: Occamy System Schema","title":"wide_and_inter"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#wide_and_inter-type","text":"integer","title":"wide_and_inter Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#wide_and_inter-default-value","text":"The default value is: 3","title":"wide_and_inter Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#wide_and_hbi","text":"hbi <-> wide xbar wide_and_hbi is optional Type: integer cannot be null defined in: Occamy System Schema","title":"wide_and_hbi"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#wide_and_hbi-type","text":"integer","title":"wide_and_hbi Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#wide_and_hbi-default-value","text":"The default value is: 3","title":"wide_and_hbi Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#narrow_and_hbi","text":"hbi <-> narrow xbar narrow_and_hbi is optional Type: integer cannot be null defined in: Occamy System Schema","title":"narrow_and_hbi"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#narrow_and_hbi-type","text":"integer","title":"narrow_and_hbi Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#narrow_and_hbi-default-value","text":"The default value is: 3","title":"narrow_and_hbi Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#pre_to_hbmx","text":"pre xbar -> hbm xbar pre_to_hbmx is optional Type: integer cannot be null defined in: Occamy System Schema","title":"pre_to_hbmx"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#pre_to_hbmx-type","text":"integer","title":"pre_to_hbmx Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#pre_to_hbmx-default-value","text":"The default value is: 3","title":"pre_to_hbmx Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#hbmx_to_hbm","text":"hbmx -> hbm hbmx_to_hbm is optional Type: integer cannot be null defined in: Occamy System Schema","title":"hbmx_to_hbm"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#hbmx_to_hbm-type","text":"integer","title":"hbmx_to_hbm Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#hbmx_to_hbm-default-value","text":"The default value is: 3","title":"hbmx_to_hbm Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow","text":"soc narrow -> periph regbus periph_axi_lite_narrow is optional Type: integer cannot be null defined in: Occamy System Schema","title":"periph_axi_lite_narrow"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow-type","text":"integer","title":"periph_axi_lite_narrow Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow-default-value","text":"The default value is: 3","title":"periph_axi_lite_narrow Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite","text":"soc narrow -> periph axilite periph_axi_lite is optional Type: integer cannot be null defined in: Occamy System Schema","title":"periph_axi_lite"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite-type","text":"integer","title":"periph_axi_lite Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite-default-value","text":"The default value is: 3","title":"periph_axi_lite Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_hbm_xbar_cfg","text":"axi lite narrow cuts before regbus translation for hbm_xbar_cfg periph_axi_lite_narrow_hbm_xbar_cfg is optional Type: integer cannot be null defined in: Occamy System Schema","title":"periph_axi_lite_narrow_hbm_xbar_cfg"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_hbm_xbar_cfg-type","text":"integer","title":"periph_axi_lite_narrow_hbm_xbar_cfg Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_hbm_xbar_cfg-default-value","text":"The default value is: 3","title":"periph_axi_lite_narrow_hbm_xbar_cfg Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_hbi_wide_cfg","text":"axi lite narrow cuts before regbus translation for hbi_wide_cfg periph_axi_lite_narrow_hbi_wide_cfg is optional Type: integer cannot be null defined in: Occamy System Schema","title":"periph_axi_lite_narrow_hbi_wide_cfg"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_hbi_wide_cfg-type","text":"integer","title":"periph_axi_lite_narrow_hbi_wide_cfg Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_hbi_wide_cfg-default-value","text":"The default value is: 3","title":"periph_axi_lite_narrow_hbi_wide_cfg Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_hbi_narrow_cfg","text":"axi lite narrow cuts before regbus translation for hbi_narrow_cfg periph_axi_lite_narrow_hbi_narrow_cfg is optional Type: integer cannot be null defined in: Occamy System Schema","title":"periph_axi_lite_narrow_hbi_narrow_cfg"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_hbi_narrow_cfg-type","text":"integer","title":"periph_axi_lite_narrow_hbi_narrow_cfg Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_hbi_narrow_cfg-default-value","text":"The default value is: 3","title":"periph_axi_lite_narrow_hbi_narrow_cfg Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_pcie_cfg","text":"axi lite narrow cuts before regbus translation for pcie_cfg periph_axi_lite_narrow_pcie_cfg is optional Type: integer cannot be null defined in: Occamy System Schema","title":"periph_axi_lite_narrow_pcie_cfg"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_pcie_cfg-type","text":"integer","title":"periph_axi_lite_narrow_pcie_cfg Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_pcie_cfg-default-value","text":"The default value is: 2","title":"periph_axi_lite_narrow_pcie_cfg Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_hbm_cfg","text":"axi lite narrow cuts before regbus translation for hbm_cfg periph_axi_lite_narrow_hbm_cfg is optional Type: integer cannot be null defined in: Occamy System Schema","title":"periph_axi_lite_narrow_hbm_cfg"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_hbm_cfg-type","text":"integer","title":"periph_axi_lite_narrow_hbm_cfg Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_hbm_cfg-default-value","text":"The default value is: 3","title":"periph_axi_lite_narrow_hbm_cfg Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_clint_cfg","text":"axi lite narrow cuts before regbus translation for clint_cfg periph_axi_lite_narrow_clint_cfg is optional Type: integer cannot be null defined in: Occamy System Schema","title":"periph_axi_lite_narrow_clint_cfg"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_clint_cfg-type","text":"integer","title":"periph_axi_lite_narrow_clint_cfg Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_clint_cfg-default-value","text":"The default value is: 1","title":"periph_axi_lite_narrow_clint_cfg Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_soc_ctrl_cfg","text":"axi lite narrow cuts before regbus translation for soc_ctrl_cfg periph_axi_lite_narrow_soc_ctrl_cfg is optional Type: integer cannot be null defined in: Occamy System Schema","title":"periph_axi_lite_narrow_soc_ctrl_cfg"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_soc_ctrl_cfg-type","text":"integer","title":"periph_axi_lite_narrow_soc_ctrl_cfg Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_soc_ctrl_cfg-default-value","text":"The default value is: 1","title":"periph_axi_lite_narrow_soc_ctrl_cfg Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_chip_ctrl_cfg","text":"axi lite narrow cuts before regbus translation for chip_ctrl_cfg periph_axi_lite_narrow_chip_ctrl_cfg is optional Type: integer cannot be null defined in: Occamy System Schema","title":"periph_axi_lite_narrow_chip_ctrl_cfg"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_chip_ctrl_cfg-type","text":"integer","title":"periph_axi_lite_narrow_chip_ctrl_cfg Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_chip_ctrl_cfg-default-value","text":"The default value is: 1","title":"periph_axi_lite_narrow_chip_ctrl_cfg Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_uart_cfg","text":"axi lite narrow cuts before regbus translation for uart_cfg periph_axi_lite_narrow_uart_cfg is optional Type: integer cannot be null defined in: Occamy System Schema","title":"periph_axi_lite_narrow_uart_cfg"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_uart_cfg-type","text":"integer","title":"periph_axi_lite_narrow_uart_cfg Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_uart_cfg-default-value","text":"The default value is: 2","title":"periph_axi_lite_narrow_uart_cfg Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_bootrom_cfg","text":"axi lite narrow cuts before regbus translation for bootrom_cfg periph_axi_lite_narrow_bootrom_cfg is optional Type: integer cannot be null defined in: Occamy System Schema","title":"periph_axi_lite_narrow_bootrom_cfg"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_bootrom_cfg-type","text":"integer","title":"periph_axi_lite_narrow_bootrom_cfg Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_bootrom_cfg-default-value","text":"The default value is: 3","title":"periph_axi_lite_narrow_bootrom_cfg Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_fll_system_cfg","text":"axi lite narrow cuts before regbus translation for fll_system_cfg periph_axi_lite_narrow_fll_system_cfg is optional Type: integer cannot be null defined in: Occamy System Schema","title":"periph_axi_lite_narrow_fll_system_cfg"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_fll_system_cfg-type","text":"integer","title":"periph_axi_lite_narrow_fll_system_cfg Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_fll_system_cfg-default-value","text":"The default value is: 3","title":"periph_axi_lite_narrow_fll_system_cfg Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_fll_periph_cfg","text":"axi lite narrow cuts before regbus translation for fll_periph_cfg periph_axi_lite_narrow_fll_periph_cfg is optional Type: integer cannot be null defined in: Occamy System Schema","title":"periph_axi_lite_narrow_fll_periph_cfg"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_fll_periph_cfg-type","text":"integer","title":"periph_axi_lite_narrow_fll_periph_cfg Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_fll_periph_cfg-default-value","text":"The default value is: 3","title":"periph_axi_lite_narrow_fll_periph_cfg Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_fll_hbm2e_cfg","text":"axi lite narrow cuts before regbus translation for fll_hbm2e_cfg periph_axi_lite_narrow_fll_hbm2e_cfg is optional Type: integer cannot be null defined in: Occamy System Schema","title":"periph_axi_lite_narrow_fll_hbm2e_cfg"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_fll_hbm2e_cfg-type","text":"integer","title":"periph_axi_lite_narrow_fll_hbm2e_cfg Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_fll_hbm2e_cfg-default-value","text":"The default value is: 3","title":"periph_axi_lite_narrow_fll_hbm2e_cfg Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_plic_cfg","text":"axi lite narrow cuts before regbus translation for plic_cfg periph_axi_lite_narrow_plic_cfg is optional Type: integer cannot be null defined in: Occamy System Schema","title":"periph_axi_lite_narrow_plic_cfg"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_plic_cfg-type","text":"integer","title":"periph_axi_lite_narrow_plic_cfg Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_plic_cfg-default-value","text":"The default value is: 1","title":"periph_axi_lite_narrow_plic_cfg Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_spim_cfg","text":"axi lite narrow cuts before regbus translation for spim_cfg periph_axi_lite_narrow_spim_cfg is optional Type: integer cannot be null defined in: Occamy System Schema","title":"periph_axi_lite_narrow_spim_cfg"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_spim_cfg-type","text":"integer","title":"periph_axi_lite_narrow_spim_cfg Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_spim_cfg-default-value","text":"The default value is: 32","title":"periph_axi_lite_narrow_spim_cfg Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_gpio_cfg","text":"axi lite narrow cuts before regbus translation for gpio_cfg periph_axi_lite_narrow_gpio_cfg is optional Type: integer cannot be null defined in: Occamy System Schema","title":"periph_axi_lite_narrow_gpio_cfg"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_gpio_cfg-type","text":"integer","title":"periph_axi_lite_narrow_gpio_cfg Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_gpio_cfg-default-value","text":"The default value is: 2","title":"periph_axi_lite_narrow_gpio_cfg Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_i2c_cfg","text":"axi lite narrow cuts before regbus translation for i2c_cfg periph_axi_lite_narrow_i2c_cfg is optional Type: integer cannot be null defined in: Occamy System Schema","title":"periph_axi_lite_narrow_i2c_cfg"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_i2c_cfg-type","text":"integer","title":"periph_axi_lite_narrow_i2c_cfg Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_i2c_cfg-default-value","text":"The default value is: 2","title":"periph_axi_lite_narrow_i2c_cfg Default Value"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_timer_cfg","text":"axi lite narrow cuts before regbus translation for timer_cfg periph_axi_lite_narrow_timer_cfg is optional Type: integer cannot be null defined in: Occamy System Schema","title":"periph_axi_lite_narrow_timer_cfg"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_timer_cfg-type","text":"integer","title":"periph_axi_lite_narrow_timer_cfg Type"},{"location":"schema-doc/occamy-properties-number-of-cuts-on-the-axi-bus/#periph_axi_lite_narrow_timer_cfg-default-value","text":"The default value is: 1","title":"periph_axi_lite_narrow_timer_cfg Default Value"},{"location":"schema-doc/occamy-properties-number-of-outstanding-transactions-on-the-axi-bus-properties-narrow_and_wide/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/txns/properties/narrow_and_wide narrow xbar -> wide xbar & wide xbar -> narrow xbar Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* narrow_and_wide Type integer narrow_and_wide Default Value The default value is: 4","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-outstanding-transactions-on-the-axi-bus-properties-narrow_and_wide/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/txns/properties/narrow_and_wide narrow xbar -> wide xbar & wide xbar -> narrow xbar Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-outstanding-transactions-on-the-axi-bus-properties-narrow_and_wide/#narrow_and_wide-type","text":"integer","title":"narrow_and_wide Type"},{"location":"schema-doc/occamy-properties-number-of-outstanding-transactions-on-the-axi-bus-properties-narrow_and_wide/#narrow_and_wide-default-value","text":"The default value is: 4","title":"narrow_and_wide Default Value"},{"location":"schema-doc/occamy-properties-number-of-outstanding-transactions-on-the-axi-bus-properties-rmq/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/txns/properties/rmq Remote Quadrant mux/demux Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* rmq Type integer rmq Default Value The default value is: 4","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-outstanding-transactions-on-the-axi-bus-properties-rmq/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/txns/properties/rmq Remote Quadrant mux/demux Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-outstanding-transactions-on-the-axi-bus-properties-rmq/#rmq-type","text":"integer","title":"rmq Type"},{"location":"schema-doc/occamy-properties-number-of-outstanding-transactions-on-the-axi-bus-properties-rmq/#rmq-default-value","text":"The default value is: 4","title":"rmq Default Value"},{"location":"schema-doc/occamy-properties-number-of-outstanding-transactions-on-the-axi-bus-properties-wide_and_inter/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/txns/properties/wide_and_inter inter xbar -> wide xbar & wide xbar -> inter xbar Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* wide_and_inter Type integer wide_and_inter Default Value The default value is: 4","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-outstanding-transactions-on-the-axi-bus-properties-wide_and_inter/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/txns/properties/wide_and_inter inter xbar -> wide xbar & wide xbar -> inter xbar Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-outstanding-transactions-on-the-axi-bus-properties-wide_and_inter/#wide_and_inter-type","text":"integer","title":"wide_and_inter Type"},{"location":"schema-doc/occamy-properties-number-of-outstanding-transactions-on-the-axi-bus-properties-wide_and_inter/#wide_and_inter-default-value","text":"The default value is: 4","title":"wide_and_inter Default Value"},{"location":"schema-doc/occamy-properties-number-of-outstanding-transactions-on-the-axi-bus-properties-wide_to_hbm/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/txns/properties/wide_to_hbm wide xbar -> hbm xbar Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* wide_to_hbm Type integer wide_to_hbm Default Value The default value is: 4","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-outstanding-transactions-on-the-axi-bus-properties-wide_to_hbm/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/txns/properties/wide_to_hbm wide xbar -> hbm xbar Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-number-of-outstanding-transactions-on-the-axi-bus-properties-wide_to_hbm/#wide_to_hbm-type","text":"integer","title":"wide_to_hbm Type"},{"location":"schema-doc/occamy-properties-number-of-outstanding-transactions-on-the-axi-bus-properties-wide_to_hbm/#wide_to_hbm-default-value","text":"The default value is: 4","title":"wide_to_hbm Default Value"},{"location":"schema-doc/occamy-properties-number-of-outstanding-transactions-on-the-axi-bus/","text":"Number of outstanding transactions on the AXI bus Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/txns Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none occamy.schema.json* txns Type object ( Number of outstanding transactions on the AXI bus ) Number of outstanding transactions on the AXI bus Properties Property Type Required Nullable Defined by wide_and_inter integer Optional cannot be null Occamy System Schema wide_to_hbm integer Optional cannot be null Occamy System Schema narrow_and_wide integer Optional cannot be null Occamy System Schema rmq integer Optional cannot be null Occamy System Schema wide_and_inter inter xbar -> wide xbar & wide xbar -> inter xbar wide_and_inter is optional Type: integer cannot be null defined in: Occamy System Schema wide_and_inter Type integer wide_and_inter Default Value The default value is: 4 wide_to_hbm wide xbar -> hbm xbar wide_to_hbm is optional Type: integer cannot be null defined in: Occamy System Schema wide_to_hbm Type integer wide_to_hbm Default Value The default value is: 4 narrow_and_wide narrow xbar -> wide xbar & wide xbar -> narrow xbar narrow_and_wide is optional Type: integer cannot be null defined in: Occamy System Schema narrow_and_wide Type integer narrow_and_wide Default Value The default value is: 4 rmq Remote Quadrant mux/demux rmq is optional Type: integer cannot be null defined in: Occamy System Schema rmq Type integer rmq Default Value The default value is: 4","title":"Number of outstanding transactions on the AXI bus Schema"},{"location":"schema-doc/occamy-properties-number-of-outstanding-transactions-on-the-axi-bus/#number-of-outstanding-transactions-on-the-axi-bus-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/txns Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none occamy.schema.json*","title":"Number of outstanding transactions on the AXI bus Schema"},{"location":"schema-doc/occamy-properties-number-of-outstanding-transactions-on-the-axi-bus/#txns-type","text":"object ( Number of outstanding transactions on the AXI bus )","title":"txns Type"},{"location":"schema-doc/occamy-properties-number-of-outstanding-transactions-on-the-axi-bus/#number-of-outstanding-transactions-on-the-axi-bus-properties","text":"Property Type Required Nullable Defined by wide_and_inter integer Optional cannot be null Occamy System Schema wide_to_hbm integer Optional cannot be null Occamy System Schema narrow_and_wide integer Optional cannot be null Occamy System Schema rmq integer Optional cannot be null Occamy System Schema","title":"Number of outstanding transactions on the AXI bus Properties"},{"location":"schema-doc/occamy-properties-number-of-outstanding-transactions-on-the-axi-bus/#wide_and_inter","text":"inter xbar -> wide xbar & wide xbar -> inter xbar wide_and_inter is optional Type: integer cannot be null defined in: Occamy System Schema","title":"wide_and_inter"},{"location":"schema-doc/occamy-properties-number-of-outstanding-transactions-on-the-axi-bus/#wide_and_inter-type","text":"integer","title":"wide_and_inter Type"},{"location":"schema-doc/occamy-properties-number-of-outstanding-transactions-on-the-axi-bus/#wide_and_inter-default-value","text":"The default value is: 4","title":"wide_and_inter Default Value"},{"location":"schema-doc/occamy-properties-number-of-outstanding-transactions-on-the-axi-bus/#wide_to_hbm","text":"wide xbar -> hbm xbar wide_to_hbm is optional Type: integer cannot be null defined in: Occamy System Schema","title":"wide_to_hbm"},{"location":"schema-doc/occamy-properties-number-of-outstanding-transactions-on-the-axi-bus/#wide_to_hbm-type","text":"integer","title":"wide_to_hbm Type"},{"location":"schema-doc/occamy-properties-number-of-outstanding-transactions-on-the-axi-bus/#wide_to_hbm-default-value","text":"The default value is: 4","title":"wide_to_hbm Default Value"},{"location":"schema-doc/occamy-properties-number-of-outstanding-transactions-on-the-axi-bus/#narrow_and_wide","text":"narrow xbar -> wide xbar & wide xbar -> narrow xbar narrow_and_wide is optional Type: integer cannot be null defined in: Occamy System Schema","title":"narrow_and_wide"},{"location":"schema-doc/occamy-properties-number-of-outstanding-transactions-on-the-axi-bus/#narrow_and_wide-type","text":"integer","title":"narrow_and_wide Type"},{"location":"schema-doc/occamy-properties-number-of-outstanding-transactions-on-the-axi-bus/#narrow_and_wide-default-value","text":"The default value is: 4","title":"narrow_and_wide Default Value"},{"location":"schema-doc/occamy-properties-number-of-outstanding-transactions-on-the-axi-bus/#rmq","text":"Remote Quadrant mux/demux rmq is optional Type: integer cannot be null defined in: Occamy System Schema","title":"rmq"},{"location":"schema-doc/occamy-properties-number-of-outstanding-transactions-on-the-axi-bus/#rmq-type","text":"integer","title":"rmq Type"},{"location":"schema-doc/occamy-properties-number-of-outstanding-transactions-on-the-axi-bus/#rmq-default-value","text":"The default value is: 4","title":"rmq Default Value"},{"location":"schema-doc/occamy-properties-number-of-s1-quadrants/","text":"Number of S1 Quadrants Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/nr_s1_quadrant Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* nr_s1_quadrant Type integer ( Number of S1 Quadrants ) nr_s1_quadrant Default Value The default value is: 8","title":"Number of S1 Quadrants Schema"},{"location":"schema-doc/occamy-properties-number-of-s1-quadrants/#number-of-s1-quadrants-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/nr_s1_quadrant Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Number of S1 Quadrants Schema"},{"location":"schema-doc/occamy-properties-number-of-s1-quadrants/#nr_s1_quadrant-type","text":"integer ( Number of S1 Quadrants )","title":"nr_s1_quadrant Type"},{"location":"schema-doc/occamy-properties-number-of-s1-quadrants/#nr_s1_quadrant-default-value","text":"The default value is: 8","title":"nr_s1_quadrant Default Value"},{"location":"schema-doc/occamy-properties-peripherals-schema/","text":"Peripherals Schema Schema http://pulp-platform.org/snitch/peripherals.schema.json#/properties/peripherals Description of an a peripheral sub-system. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none occamy.schema.json* peripherals Type object ( Peripherals Schema ) Peripherals Schema Properties Property Type Required Nullable Defined by rom object Optional cannot be null Peripherals Schema clint object Optional cannot be null Peripherals Schema axi_lite_peripherals array Optional cannot be null Peripherals Schema regbus_peripherals array Optional cannot be null Peripherals Schema rom Read-only memory from which all harts of the system start to boot. rom is optional Type: object ( Details ) cannot be null defined in: Peripherals Schema rom Type object ( Details ) rom Default Value The default value is: { \"address\" : 16777216 , \"length\" : 131072 } clint Core-local Interrupt Controller (CLINT) peripheral. clint is optional Type: object ( Details ) cannot be null defined in: Peripherals Schema clint Type object ( Details ) clint Default Value The default value is: { \"address\" : 67108864 , \"length\" : 1048576 } axi_lite_peripherals axi_lite_peripherals is optional Type: unknown[] cannot be null defined in: Peripherals Schema axi_lite_peripherals Type unknown[] axi_lite_peripherals Constraints unique items : all items in this array must be unique. Duplicates are not allowed. regbus_peripherals regbus_peripherals is optional Type: unknown[] cannot be null defined in: Peripherals Schema regbus_peripherals Type unknown[] regbus_peripherals Constraints unique items : all items in this array must be unique. Duplicates are not allowed.","title":"Peripherals Schema Schema"},{"location":"schema-doc/occamy-properties-peripherals-schema/#peripherals-schema-schema","text":"http://pulp-platform.org/snitch/peripherals.schema.json#/properties/peripherals Description of an a peripheral sub-system. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none occamy.schema.json*","title":"Peripherals Schema Schema"},{"location":"schema-doc/occamy-properties-peripherals-schema/#peripherals-type","text":"object ( Peripherals Schema )","title":"peripherals Type"},{"location":"schema-doc/occamy-properties-peripherals-schema/#peripherals-schema-properties","text":"Property Type Required Nullable Defined by rom object Optional cannot be null Peripherals Schema clint object Optional cannot be null Peripherals Schema axi_lite_peripherals array Optional cannot be null Peripherals Schema regbus_peripherals array Optional cannot be null Peripherals Schema","title":"Peripherals Schema Properties"},{"location":"schema-doc/occamy-properties-peripherals-schema/#rom","text":"Read-only memory from which all harts of the system start to boot. rom is optional Type: object ( Details ) cannot be null defined in: Peripherals Schema","title":"rom"},{"location":"schema-doc/occamy-properties-peripherals-schema/#rom-type","text":"object ( Details )","title":"rom Type"},{"location":"schema-doc/occamy-properties-peripherals-schema/#rom-default-value","text":"The default value is: { \"address\" : 16777216 , \"length\" : 131072 }","title":"rom Default Value"},{"location":"schema-doc/occamy-properties-peripherals-schema/#clint","text":"Core-local Interrupt Controller (CLINT) peripheral. clint is optional Type: object ( Details ) cannot be null defined in: Peripherals Schema","title":"clint"},{"location":"schema-doc/occamy-properties-peripherals-schema/#clint-type","text":"object ( Details )","title":"clint Type"},{"location":"schema-doc/occamy-properties-peripherals-schema/#clint-default-value","text":"The default value is: { \"address\" : 67108864 , \"length\" : 1048576 }","title":"clint Default Value"},{"location":"schema-doc/occamy-properties-peripherals-schema/#axi_lite_peripherals","text":"axi_lite_peripherals is optional Type: unknown[] cannot be null defined in: Peripherals Schema","title":"axi_lite_peripherals"},{"location":"schema-doc/occamy-properties-peripherals-schema/#axi_lite_peripherals-type","text":"unknown[]","title":"axi_lite_peripherals Type"},{"location":"schema-doc/occamy-properties-peripherals-schema/#axi_lite_peripherals-constraints","text":"unique items : all items in this array must be unique. Duplicates are not allowed.","title":"axi_lite_peripherals Constraints"},{"location":"schema-doc/occamy-properties-peripherals-schema/#regbus_peripherals","text":"regbus_peripherals is optional Type: unknown[] cannot be null defined in: Peripherals Schema","title":"regbus_peripherals"},{"location":"schema-doc/occamy-properties-peripherals-schema/#regbus_peripherals-type","text":"unknown[]","title":"regbus_peripherals Type"},{"location":"schema-doc/occamy-properties-peripherals-schema/#regbus_peripherals-constraints","text":"unique items : all items in this array must be unique. Duplicates are not allowed.","title":"regbus_peripherals Constraints"},{"location":"schema-doc/occamy-properties-pre_xbar_slv_id_width_no_rocache/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/pre_xbar_slv_id_width_no_rocache ID width of quadrant pre-crossbar slave ports assuming no read-only cache. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* pre_xbar_slv_id_width_no_rocache Type integer pre_xbar_slv_id_width_no_rocache Default Value The default value is: 3","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-pre_xbar_slv_id_width_no_rocache/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/pre_xbar_slv_id_width_no_rocache ID width of quadrant pre-crossbar slave ports assuming no read-only cache. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-pre_xbar_slv_id_width_no_rocache/#pre_xbar_slv_id_width_no_rocache-type","text":"integer","title":"pre_xbar_slv_id_width_no_rocache Type"},{"location":"schema-doc/occamy-properties-pre_xbar_slv_id_width_no_rocache/#pre_xbar_slv_id_width_no_rocache-default-value","text":"The default value is: 3","title":"pre_xbar_slv_id_width_no_rocache Default Value"},{"location":"schema-doc/occamy-properties-remote-quadrants-remote-quadrant-description-properties-nr_cluster_cores/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/remote_quadrants/items/properties/nr_cluster_cores Number of cores in a cluster Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* nr_cluster_cores Type integer nr_cluster_cores Default Value The default value is: 8","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-remote-quadrants-remote-quadrant-description-properties-nr_cluster_cores/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/remote_quadrants/items/properties/nr_cluster_cores Number of cores in a cluster Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-remote-quadrants-remote-quadrant-description-properties-nr_cluster_cores/#nr_cluster_cores-type","text":"integer","title":"nr_cluster_cores Type"},{"location":"schema-doc/occamy-properties-remote-quadrants-remote-quadrant-description-properties-nr_cluster_cores/#nr_cluster_cores-default-value","text":"The default value is: 8","title":"nr_cluster_cores Default Value"},{"location":"schema-doc/occamy-properties-remote-quadrants-remote-quadrant-description-properties-nr_clusters/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/remote_quadrants/items/properties/nr_clusters Number of clusters in an S1 quadrant. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* nr_clusters Type integer nr_clusters Default Value The default value is: 4","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-remote-quadrants-remote-quadrant-description-properties-nr_clusters/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/remote_quadrants/items/properties/nr_clusters Number of clusters in an S1 quadrant. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-remote-quadrants-remote-quadrant-description-properties-nr_clusters/#nr_clusters-type","text":"integer","title":"nr_clusters Type"},{"location":"schema-doc/occamy-properties-remote-quadrants-remote-quadrant-description-properties-nr_clusters/#nr_clusters-default-value","text":"The default value is: 4","title":"nr_clusters Default Value"},{"location":"schema-doc/occamy-properties-remote-quadrants-remote-quadrant-description/","text":"Remote Quadrant Description Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/remote_quadrants/items Description of a remote quadrant Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none occamy.schema.json* items Type object ( Remote Quadrant Description ) Remote Quadrant Description Properties Property Type Required Nullable Defined by nr_clusters integer Optional cannot be null Occamy System Schema nr_cluster_cores integer Optional cannot be null Occamy System Schema nr_clusters Number of clusters in an S1 quadrant. nr_clusters is optional Type: integer cannot be null defined in: Occamy System Schema nr_clusters Type integer nr_clusters Default Value The default value is: 4 nr_cluster_cores Number of cores in a cluster nr_cluster_cores is optional Type: integer cannot be null defined in: Occamy System Schema nr_cluster_cores Type integer nr_cluster_cores Default Value The default value is: 8","title":"Remote Quadrant Description Schema"},{"location":"schema-doc/occamy-properties-remote-quadrants-remote-quadrant-description/#remote-quadrant-description-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/remote_quadrants/items Description of a remote quadrant Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none occamy.schema.json*","title":"Remote Quadrant Description Schema"},{"location":"schema-doc/occamy-properties-remote-quadrants-remote-quadrant-description/#items-type","text":"object ( Remote Quadrant Description )","title":"items Type"},{"location":"schema-doc/occamy-properties-remote-quadrants-remote-quadrant-description/#remote-quadrant-description-properties","text":"Property Type Required Nullable Defined by nr_clusters integer Optional cannot be null Occamy System Schema nr_cluster_cores integer Optional cannot be null Occamy System Schema","title":"Remote Quadrant Description Properties"},{"location":"schema-doc/occamy-properties-remote-quadrants-remote-quadrant-description/#nr_clusters","text":"Number of clusters in an S1 quadrant. nr_clusters is optional Type: integer cannot be null defined in: Occamy System Schema","title":"nr_clusters"},{"location":"schema-doc/occamy-properties-remote-quadrants-remote-quadrant-description/#nr_clusters-type","text":"integer","title":"nr_clusters Type"},{"location":"schema-doc/occamy-properties-remote-quadrants-remote-quadrant-description/#nr_clusters-default-value","text":"The default value is: 4","title":"nr_clusters Default Value"},{"location":"schema-doc/occamy-properties-remote-quadrants-remote-quadrant-description/#nr_cluster_cores","text":"Number of cores in a cluster nr_cluster_cores is optional Type: integer cannot be null defined in: Occamy System Schema","title":"nr_cluster_cores"},{"location":"schema-doc/occamy-properties-remote-quadrants-remote-quadrant-description/#nr_cluster_cores-type","text":"integer","title":"nr_cluster_cores Type"},{"location":"schema-doc/occamy-properties-remote-quadrants-remote-quadrant-description/#nr_cluster_cores-default-value","text":"The default value is: 8","title":"nr_cluster_cores Default Value"},{"location":"schema-doc/occamy-properties-remote-quadrants/","text":"Remote Quadrants Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/remote_quadrants List of attached remote quadrants Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* remote_quadrants Type object[] ( Remote Quadrant Description ) remote_quadrants Constraints minimum number of items : the minimum number of items for this array is: 0","title":"Remote Quadrants Schema"},{"location":"schema-doc/occamy-properties-remote-quadrants/#remote-quadrants-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/remote_quadrants List of attached remote quadrants Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Remote Quadrants Schema"},{"location":"schema-doc/occamy-properties-remote-quadrants/#remote_quadrants-type","text":"object[] ( Remote Quadrant Description )","title":"remote_quadrants Type"},{"location":"schema-doc/occamy-properties-remote-quadrants/#remote_quadrants-constraints","text":"minimum number of items : the minimum number of items for this array is: 0","title":"remote_quadrants Constraints"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-cfg_base_addr/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/s1_quadrant/properties/cfg_base_addr Base address of the quadrant configuration region. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* cfg_base_addr Type integer cfg_base_addr Default Value The default value is: 184549376","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-cfg_base_addr/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/s1_quadrant/properties/cfg_base_addr Base address of the quadrant configuration region. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-cfg_base_addr/#cfg_base_addr-type","text":"integer","title":"cfg_base_addr Type"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-cfg_base_addr/#cfg_base_addr-default-value","text":"The default value is: 184549376","title":"cfg_base_addr Default Value"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-cfg_base_offset/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/s1_quadrant/properties/cfg_base_offset Allocated size and offset of each quadrant configuration. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* cfg_base_offset Type integer cfg_base_offset Default Value The default value is: 65536","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-cfg_base_offset/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/s1_quadrant/properties/cfg_base_offset Allocated size and offset of each quadrant configuration. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-cfg_base_offset/#cfg_base_offset-type","text":"integer","title":"cfg_base_offset Type"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-cfg_base_offset/#cfg_base_offset-default-value","text":"The default value is: 65536","title":"cfg_base_offset Default Value"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-narrow_xbar_slv_id_width/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/s1_quadrant/properties/narrow_xbar_slv_id_width ID width of narrow quadrant crossbar slave ports. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* narrow_xbar_slv_id_width Type integer narrow_xbar_slv_id_width Default Value The default value is: 4","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-narrow_xbar_slv_id_width/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/s1_quadrant/properties/narrow_xbar_slv_id_width ID width of narrow quadrant crossbar slave ports. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-narrow_xbar_slv_id_width/#narrow_xbar_slv_id_width-type","text":"integer","title":"narrow_xbar_slv_id_width Type"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-narrow_xbar_slv_id_width/#narrow_xbar_slv_id_width-default-value","text":"The default value is: 4","title":"narrow_xbar_slv_id_width Default Value"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-nr_clusters/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/s1_quadrant/properties/nr_clusters Number of clusters in an S1 quadrant. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* nr_clusters Type integer nr_clusters Default Value The default value is: 4","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-nr_clusters/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/s1_quadrant/properties/nr_clusters Number of clusters in an S1 quadrant. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-nr_clusters/#nr_clusters-type","text":"integer","title":"nr_clusters Type"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-nr_clusters/#nr_clusters-default-value","text":"The default value is: 4","title":"nr_clusters Default Value"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-ro_cache_cfg-properties-address_regions/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/s1_quadrant/properties/ro_cache_cfg/properties/address_regions Number of programmable address regions. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* address_regions Type integer address_regions Default Value The default value is: 1","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-ro_cache_cfg-properties-address_regions/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/s1_quadrant/properties/ro_cache_cfg/properties/address_regions Number of programmable address regions. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-ro_cache_cfg-properties-address_regions/#address_regions-type","text":"integer","title":"address_regions Type"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-ro_cache_cfg-properties-address_regions/#address_regions-default-value","text":"The default value is: 1","title":"address_regions Default Value"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-ro_cache_cfg-properties-count/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/s1_quadrant/properties/ro_cache_cfg/properties/count The number of cache lines per set. Power of two; >= 2. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* count Type integer","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-ro_cache_cfg-properties-count/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/s1_quadrant/properties/ro_cache_cfg/properties/count The number of cache lines per set. Power of two; >= 2. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-ro_cache_cfg-properties-count/#count-type","text":"integer","title":"count Type"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-ro_cache_cfg-properties-max_trans/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/s1_quadrant/properties/ro_cache_cfg/properties/max_trans Maximum Outstanding Transaction Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* max_trans Type integer max_trans Default Value The default value is: 4","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-ro_cache_cfg-properties-max_trans/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/s1_quadrant/properties/ro_cache_cfg/properties/max_trans Maximum Outstanding Transaction Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-ro_cache_cfg-properties-max_trans/#max_trans-type","text":"integer","title":"max_trans Type"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-ro_cache_cfg-properties-max_trans/#max_trans-default-value","text":"The default value is: 4","title":"max_trans Default Value"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-ro_cache_cfg-properties-sets/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/s1_quadrant/properties/ro_cache_cfg/properties/sets The set associativity of the cache. Power of two; >= 1. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* sets Type integer","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-ro_cache_cfg-properties-sets/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/s1_quadrant/properties/ro_cache_cfg/properties/sets The set associativity of the cache. Power of two; >= 1. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-ro_cache_cfg-properties-sets/#sets-type","text":"integer","title":"sets Type"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-ro_cache_cfg-properties-width/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/s1_quadrant/properties/ro_cache_cfg/properties/width Cache Line Width Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* width Type integer","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-ro_cache_cfg-properties-width/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/s1_quadrant/properties/ro_cache_cfg/properties/width Cache Line Width Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-ro_cache_cfg-properties-width/#width-type","text":"integer","title":"width Type"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-ro_cache_cfg/","text":"Untitled object in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/s1_quadrant/properties/ro_cache_cfg Constant cache configuration. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none occamy.schema.json* ro_cache_cfg Type object ( Details ) undefined Properties Property Type Required Nullable Defined by max_trans integer Optional cannot be null Occamy System Schema width integer Optional cannot be null Occamy System Schema count integer Optional cannot be null Occamy System Schema sets integer Optional cannot be null Occamy System Schema address_regions integer Optional cannot be null Occamy System Schema max_trans Maximum Outstanding Transaction max_trans is optional Type: integer cannot be null defined in: Occamy System Schema max_trans Type integer max_trans Default Value The default value is: 4 width Cache Line Width width is optional Type: integer cannot be null defined in: Occamy System Schema width Type integer count The number of cache lines per set. Power of two; >= 2. count is optional Type: integer cannot be null defined in: Occamy System Schema count Type integer sets The set associativity of the cache. Power of two; >= 1. sets is optional Type: integer cannot be null defined in: Occamy System Schema sets Type integer address_regions Number of programmable address regions. address_regions is optional Type: integer cannot be null defined in: Occamy System Schema address_regions Type integer address_regions Default Value The default value is: 1","title":"Untitled object in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-ro_cache_cfg/#untitled-object-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/s1_quadrant/properties/ro_cache_cfg Constant cache configuration. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none occamy.schema.json*","title":"Untitled object in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-ro_cache_cfg/#ro_cache_cfg-type","text":"object ( Details )","title":"ro_cache_cfg Type"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-ro_cache_cfg/#undefined-properties","text":"Property Type Required Nullable Defined by max_trans integer Optional cannot be null Occamy System Schema width integer Optional cannot be null Occamy System Schema count integer Optional cannot be null Occamy System Schema sets integer Optional cannot be null Occamy System Schema address_regions integer Optional cannot be null Occamy System Schema","title":"undefined Properties"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-ro_cache_cfg/#max_trans","text":"Maximum Outstanding Transaction max_trans is optional Type: integer cannot be null defined in: Occamy System Schema","title":"max_trans"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-ro_cache_cfg/#max_trans-type","text":"integer","title":"max_trans Type"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-ro_cache_cfg/#max_trans-default-value","text":"The default value is: 4","title":"max_trans Default Value"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-ro_cache_cfg/#width","text":"Cache Line Width width is optional Type: integer cannot be null defined in: Occamy System Schema","title":"width"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-ro_cache_cfg/#width-type","text":"integer","title":"width Type"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-ro_cache_cfg/#count","text":"The number of cache lines per set. Power of two; >= 2. count is optional Type: integer cannot be null defined in: Occamy System Schema","title":"count"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-ro_cache_cfg/#count-type","text":"integer","title":"count Type"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-ro_cache_cfg/#sets","text":"The set associativity of the cache. Power of two; >= 1. sets is optional Type: integer cannot be null defined in: Occamy System Schema","title":"sets"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-ro_cache_cfg/#sets-type","text":"integer","title":"sets Type"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-ro_cache_cfg/#address_regions","text":"Number of programmable address regions. address_regions is optional Type: integer cannot be null defined in: Occamy System Schema","title":"address_regions"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-ro_cache_cfg/#address_regions-type","text":"integer","title":"address_regions Type"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-ro_cache_cfg/#address_regions-default-value","text":"The default value is: 1","title":"address_regions Default Value"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-wide_xbar_slv_id_width/","text":"Untitled integer in Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/s1_quadrant/properties/wide_xbar_slv_id_width ID width of wide quadrant crossbar slave ports. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json* wide_xbar_slv_id_width Type integer wide_xbar_slv_id_width Default Value The default value is: 3","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-wide_xbar_slv_id_width/#untitled-integer-in-occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/s1_quadrant/properties/wide_xbar_slv_id_width ID width of wide quadrant crossbar slave ports. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none occamy.schema.json*","title":"Untitled integer in Occamy System Schema Schema"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-wide_xbar_slv_id_width/#wide_xbar_slv_id_width-type","text":"integer","title":"wide_xbar_slv_id_width Type"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties-properties-wide_xbar_slv_id_width/#wide_xbar_slv_id_width-default-value","text":"The default value is: 3","title":"wide_xbar_slv_id_width Default Value"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties/","text":"S1 Quadrant Properties Schema http://pulp-platform.org/snitch/occamy.schema.json#/properties/s1_quadrant Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none occamy.schema.json* s1_quadrant Type object ( S1 Quadrant Properties ) S1 Quadrant Properties Properties Property Type Required Nullable Defined by nr_clusters integer Optional cannot be null Occamy System Schema ro_cache_cfg object Optional cannot be null Occamy System Schema wide_xbar object Optional cannot be null Occamy System Schema wide_xbar_slv_id_width integer Optional cannot be null Occamy System Schema narrow_xbar object Optional cannot be null Occamy System Schema narrow_xbar_slv_id_width integer Optional cannot be null Occamy System Schema cfg_base_addr integer Optional cannot be null Occamy System Schema cfg_base_offset integer Optional cannot be null Occamy System Schema nr_clusters Number of clusters in an S1 quadrant. nr_clusters is optional Type: integer cannot be null defined in: Occamy System Schema nr_clusters Type integer nr_clusters Default Value The default value is: 4 ro_cache_cfg Constant cache configuration. ro_cache_cfg is optional Type: object ( Details ) cannot be null defined in: Occamy System Schema ro_cache_cfg Type object ( Details ) wide_xbar AXI Crossbar Properties wide_xbar is optional Type: object ( AXI Crossbar Schema ) cannot be null defined in: Occamy System Schema wide_xbar Type object ( AXI Crossbar Schema ) wide_xbar_slv_id_width ID width of wide quadrant crossbar slave ports. wide_xbar_slv_id_width is optional Type: integer cannot be null defined in: Occamy System Schema wide_xbar_slv_id_width Type integer wide_xbar_slv_id_width Default Value The default value is: 3 narrow_xbar AXI Crossbar Properties narrow_xbar is optional Type: object ( AXI Crossbar Schema ) cannot be null defined in: Occamy System Schema narrow_xbar Type object ( AXI Crossbar Schema ) narrow_xbar_slv_id_width ID width of narrow quadrant crossbar slave ports. narrow_xbar_slv_id_width is optional Type: integer cannot be null defined in: Occamy System Schema narrow_xbar_slv_id_width Type integer narrow_xbar_slv_id_width Default Value The default value is: 4 cfg_base_addr Base address of the quadrant configuration region. cfg_base_addr is optional Type: integer cannot be null defined in: Occamy System Schema cfg_base_addr Type integer cfg_base_addr Default Value The default value is: 184549376 cfg_base_offset Allocated size and offset of each quadrant configuration. cfg_base_offset is optional Type: integer cannot be null defined in: Occamy System Schema cfg_base_offset Type integer cfg_base_offset Default Value The default value is: 65536","title":"S1 Quadrant Properties Schema"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties/#s1-quadrant-properties-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json#/properties/s1_quadrant Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none occamy.schema.json*","title":"S1 Quadrant Properties Schema"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties/#s1_quadrant-type","text":"object ( S1 Quadrant Properties )","title":"s1_quadrant Type"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties/#s1-quadrant-properties-properties","text":"Property Type Required Nullable Defined by nr_clusters integer Optional cannot be null Occamy System Schema ro_cache_cfg object Optional cannot be null Occamy System Schema wide_xbar object Optional cannot be null Occamy System Schema wide_xbar_slv_id_width integer Optional cannot be null Occamy System Schema narrow_xbar object Optional cannot be null Occamy System Schema narrow_xbar_slv_id_width integer Optional cannot be null Occamy System Schema cfg_base_addr integer Optional cannot be null Occamy System Schema cfg_base_offset integer Optional cannot be null Occamy System Schema","title":"S1 Quadrant Properties Properties"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties/#nr_clusters","text":"Number of clusters in an S1 quadrant. nr_clusters is optional Type: integer cannot be null defined in: Occamy System Schema","title":"nr_clusters"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties/#nr_clusters-type","text":"integer","title":"nr_clusters Type"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties/#nr_clusters-default-value","text":"The default value is: 4","title":"nr_clusters Default Value"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties/#ro_cache_cfg","text":"Constant cache configuration. ro_cache_cfg is optional Type: object ( Details ) cannot be null defined in: Occamy System Schema","title":"ro_cache_cfg"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties/#ro_cache_cfg-type","text":"object ( Details )","title":"ro_cache_cfg Type"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties/#wide_xbar","text":"AXI Crossbar Properties wide_xbar is optional Type: object ( AXI Crossbar Schema ) cannot be null defined in: Occamy System Schema","title":"wide_xbar"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties/#wide_xbar-type","text":"object ( AXI Crossbar Schema )","title":"wide_xbar Type"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties/#wide_xbar_slv_id_width","text":"ID width of wide quadrant crossbar slave ports. wide_xbar_slv_id_width is optional Type: integer cannot be null defined in: Occamy System Schema","title":"wide_xbar_slv_id_width"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties/#wide_xbar_slv_id_width-type","text":"integer","title":"wide_xbar_slv_id_width Type"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties/#wide_xbar_slv_id_width-default-value","text":"The default value is: 3","title":"wide_xbar_slv_id_width Default Value"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties/#narrow_xbar","text":"AXI Crossbar Properties narrow_xbar is optional Type: object ( AXI Crossbar Schema ) cannot be null defined in: Occamy System Schema","title":"narrow_xbar"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties/#narrow_xbar-type","text":"object ( AXI Crossbar Schema )","title":"narrow_xbar Type"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties/#narrow_xbar_slv_id_width","text":"ID width of narrow quadrant crossbar slave ports. narrow_xbar_slv_id_width is optional Type: integer cannot be null defined in: Occamy System Schema","title":"narrow_xbar_slv_id_width"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties/#narrow_xbar_slv_id_width-type","text":"integer","title":"narrow_xbar_slv_id_width Type"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties/#narrow_xbar_slv_id_width-default-value","text":"The default value is: 4","title":"narrow_xbar_slv_id_width Default Value"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties/#cfg_base_addr","text":"Base address of the quadrant configuration region. cfg_base_addr is optional Type: integer cannot be null defined in: Occamy System Schema","title":"cfg_base_addr"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties/#cfg_base_addr-type","text":"integer","title":"cfg_base_addr Type"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties/#cfg_base_addr-default-value","text":"The default value is: 184549376","title":"cfg_base_addr Default Value"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties/#cfg_base_offset","text":"Allocated size and offset of each quadrant configuration. cfg_base_offset is optional Type: integer cannot be null defined in: Occamy System Schema","title":"cfg_base_offset"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties/#cfg_base_offset-type","text":"integer","title":"cfg_base_offset Type"},{"location":"schema-doc/occamy-properties-s1-quadrant-properties/#cfg_base_offset-default-value","text":"The default value is: 65536","title":"cfg_base_offset Default Value"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/","text":"Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/cluster Base description of a Snitch cluster and its internal structure and configuration. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none occamy.schema.json* cluster Type object ( Snitch Cluster Schema ) Snitch Cluster Schema Properties Property Type Required Nullable Defined by name string Optional cannot be null Snitch Cluster Schema boot_addr number Optional cannot be null Snitch Cluster Schema cluster_base_addr number Optional cannot be null Snitch Cluster Schema tcdm object Optional cannot be null Snitch Cluster Schema cluster_periph_size number Optional cannot be null Snitch Cluster Schema zero_mem_size number Optional cannot be null Snitch Cluster Schema addr_width number Required cannot be null Snitch Cluster Schema data_width number Optional cannot be null Snitch Cluster Schema dma_data_width number Optional cannot be null Snitch Cluster Schema narrow_trans number Optional cannot be null Snitch Cluster Schema wide_trans number Optional cannot be null Snitch Cluster Schema id_width_in number Optional cannot be null Snitch Cluster Schema dma_id_width_in number Optional cannot be null Snitch Cluster Schema user_width number Optional cannot be null Snitch Cluster Schema dma_user_width number Optional cannot be null Snitch Cluster Schema hart_base_id number Optional cannot be null Snitch Cluster Schema mode string Optional cannot be null Snitch Cluster Schema vm_support boolean Optional cannot be null Snitch Cluster Schema dma_axi_req_fifo_depth number Optional cannot be null Snitch Cluster Schema dma_req_fifo_depth number Optional cannot be null Snitch Cluster Schema enable_debug boolean Optional cannot be null Snitch Cluster Schema sram_cfg_expose boolean Optional cannot be null Snitch Cluster Schema sram_cfg_fields object Optional cannot be null Snitch Cluster Schema timing object Optional cannot be null Snitch Cluster Schema hives array Required cannot be null Snitch Cluster Schema name Optional name for the generated wrapper. name is optional Type: string cannot be null defined in: Snitch Cluster Schema name Type string name Default Value The default value is: \"snitch_cluster\" boot_addr Address from which all harts of the cluster start to boot. The default setting is 0x8000_0000 . boot_addr is optional Type: number cannot be null defined in: Snitch Cluster Schema boot_addr Type number boot_addr Default Value The default value is: 2147483648 cluster_base_addr Base address of this cluster. cluster_base_addr is optional Type: number cannot be null defined in: Snitch Cluster Schema cluster_base_addr Type number tcdm Configuration of the Tightly Coupled Data Memory of this cluster. tcdm is optional Type: object ( Details ) cannot be null defined in: Snitch Cluster Schema tcdm Type object ( Details ) tcdm Default Value The default value is: { \"size\" : 128 , \"banks\" : 32 } cluster_periph_size Address region size reserved for cluster peripherals in KiByte. cluster_periph_size is optional Type: number cannot be null defined in: Snitch Cluster Schema cluster_periph_size Type number cluster_periph_size Examples 128 64 zero_mem_size Address region size reserved for the Zero-Memory in KiByte. zero_mem_size is optional Type: number cannot be null defined in: Snitch Cluster Schema zero_mem_size Type number zero_mem_size Examples 128 64 addr_width Length of the address, should be greater than 30. If the address is larger than 34 the data bus needs to be 64 bits in size. addr_width is required Type: number cannot be null defined in: Snitch Cluster Schema addr_width Type number addr_width Default Value The default value is: 48 data_width Data bus size of the integer core (everything except the DMA), must be 32 or 64. A double precision FPU requires 64 bit data length. data_width is optional Type: number cannot be null defined in: Snitch Cluster Schema data_width Type number data_width Default Value The default value is: 64 dma_data_width Data bus size of DMA. Usually this is larger than the integer core as the DMA is used to efficiently transfer bulk of data. dma_data_width is optional Type: number cannot be null defined in: Snitch Cluster Schema dma_data_width Type number dma_data_width Default Value The default value is: 512 narrow_trans Outstanding transactions on the narrow AXI network narrow_trans is optional Type: number cannot be null defined in: Snitch Cluster Schema narrow_trans Type number narrow_trans Default Value The default value is: 4 wide_trans Outstanding transactions on the wide AXI network wide_trans is optional Type: number cannot be null defined in: Snitch Cluster Schema wide_trans Type number wide_trans Default Value The default value is: 4 id_width_in Id width of the narrower AXI plug into the cluster. id_width_in is optional Type: number cannot be null defined in: Snitch Cluster Schema id_width_in Type number id_width_in Default Value The default value is: 2 dma_id_width_in Id width of the wide AXI plug into the cluster. dma_id_width_in is optional Type: number cannot be null defined in: Snitch Cluster Schema dma_id_width_in Type number dma_id_width_in Default Value The default value is: 1 user_width User width of the narrower AXI plug into the cluster. user_width is optional Type: number cannot be null defined in: Snitch Cluster Schema user_width Type number user_width Default Value The default value is: 1 dma_user_width User width of the wide AXI plug into the cluster. dma_user_width is optional Type: number cannot be null defined in: Snitch Cluster Schema dma_user_width Type number dma_user_width Default Value The default value is: 1 hart_base_id Base hart id of the cluster. All cores get the respective cluster id plus their cluster position as the final hart_id . hart_base_id is optional Type: number cannot be null defined in: Snitch Cluster Schema hart_base_id Type number mode Supported mode by the processor, can be msu. Currently ignored. mode is optional Type: string cannot be null defined in: Snitch Cluster Schema mode Type string vm_support Whether to provide virtual memory support (Sv32). vm_support is optional Type: boolean cannot be null defined in: Snitch Cluster Schema vm_support Type boolean vm_support Default Value The default value is: true dma_axi_req_fifo_depth Number of AXI FIFO entries of the DMA engine. dma_axi_req_fifo_depth is optional Type: number cannot be null defined in: Snitch Cluster Schema dma_axi_req_fifo_depth Type number dma_axi_req_fifo_depth Default Value The default value is: 3 dma_req_fifo_depth Number of request entries the DMA can keep dma_req_fifo_depth is optional Type: number cannot be null defined in: Snitch Cluster Schema dma_req_fifo_depth Type number dma_req_fifo_depth Default Value The default value is: 3 enable_debug Whether to provide a debug request input and external debug features enable_debug is optional Type: boolean cannot be null defined in: Snitch Cluster Schema enable_debug Type boolean enable_debug Default Value The default value is: true sram_cfg_expose Whether to expose memory cut configuration inputs for implementation sram_cfg_expose is optional Type: boolean cannot be null defined in: Snitch Cluster Schema sram_cfg_expose Type boolean sram_cfg_fields The names and widths of memory cut configuration inputs needed for implementation sram_cfg_fields is optional Type: object ( Details ) cannot be null defined in: Snitch Cluster Schema sram_cfg_fields Type object ( Details ) sram_cfg_fields Constraints minimum number of properties : the minimum number of properties for this object is: 1 sram_cfg_fields Default Value The default value is: { \"reserved\" : 1 } timing timing is optional Type: object ( Timing and Latency Tuning Parameter ) cannot be null defined in: Snitch Cluster Schema timing Type object ( Timing and Latency Tuning Parameter ) hives Cores in a hive share an instruction cache and other shared infrastructure such as the PTW or the multiply/divide unit. hives is required Type: object[] ( Hive Description ) cannot be null defined in: Snitch Cluster Schema hives Type object[] ( Hive Description ) hives Constraints minimum number of items : the minimum number of items for this array is: 1","title":"Snitch Cluster Schema Schema"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/cluster Base description of a Snitch cluster and its internal structure and configuration. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none occamy.schema.json*","title":"Snitch Cluster Schema Schema"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#cluster-type","text":"object ( Snitch Cluster Schema )","title":"cluster Type"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#snitch-cluster-schema-properties","text":"Property Type Required Nullable Defined by name string Optional cannot be null Snitch Cluster Schema boot_addr number Optional cannot be null Snitch Cluster Schema cluster_base_addr number Optional cannot be null Snitch Cluster Schema tcdm object Optional cannot be null Snitch Cluster Schema cluster_periph_size number Optional cannot be null Snitch Cluster Schema zero_mem_size number Optional cannot be null Snitch Cluster Schema addr_width number Required cannot be null Snitch Cluster Schema data_width number Optional cannot be null Snitch Cluster Schema dma_data_width number Optional cannot be null Snitch Cluster Schema narrow_trans number Optional cannot be null Snitch Cluster Schema wide_trans number Optional cannot be null Snitch Cluster Schema id_width_in number Optional cannot be null Snitch Cluster Schema dma_id_width_in number Optional cannot be null Snitch Cluster Schema user_width number Optional cannot be null Snitch Cluster Schema dma_user_width number Optional cannot be null Snitch Cluster Schema hart_base_id number Optional cannot be null Snitch Cluster Schema mode string Optional cannot be null Snitch Cluster Schema vm_support boolean Optional cannot be null Snitch Cluster Schema dma_axi_req_fifo_depth number Optional cannot be null Snitch Cluster Schema dma_req_fifo_depth number Optional cannot be null Snitch Cluster Schema enable_debug boolean Optional cannot be null Snitch Cluster Schema sram_cfg_expose boolean Optional cannot be null Snitch Cluster Schema sram_cfg_fields object Optional cannot be null Snitch Cluster Schema timing object Optional cannot be null Snitch Cluster Schema hives array Required cannot be null Snitch Cluster Schema","title":"Snitch Cluster Schema Properties"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#name","text":"Optional name for the generated wrapper. name is optional Type: string cannot be null defined in: Snitch Cluster Schema","title":"name"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#name-type","text":"string","title":"name Type"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#name-default-value","text":"The default value is: \"snitch_cluster\"","title":"name Default Value"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#boot_addr","text":"Address from which all harts of the cluster start to boot. The default setting is 0x8000_0000 . boot_addr is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"boot_addr"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#boot_addr-type","text":"number","title":"boot_addr Type"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#boot_addr-default-value","text":"The default value is: 2147483648","title":"boot_addr Default Value"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#cluster_base_addr","text":"Base address of this cluster. cluster_base_addr is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"cluster_base_addr"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#cluster_base_addr-type","text":"number","title":"cluster_base_addr Type"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#tcdm","text":"Configuration of the Tightly Coupled Data Memory of this cluster. tcdm is optional Type: object ( Details ) cannot be null defined in: Snitch Cluster Schema","title":"tcdm"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#tcdm-type","text":"object ( Details )","title":"tcdm Type"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#tcdm-default-value","text":"The default value is: { \"size\" : 128 , \"banks\" : 32 }","title":"tcdm Default Value"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#cluster_periph_size","text":"Address region size reserved for cluster peripherals in KiByte. cluster_periph_size is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"cluster_periph_size"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#cluster_periph_size-type","text":"number","title":"cluster_periph_size Type"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#cluster_periph_size-examples","text":"128 64","title":"cluster_periph_size Examples"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#zero_mem_size","text":"Address region size reserved for the Zero-Memory in KiByte. zero_mem_size is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"zero_mem_size"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#zero_mem_size-type","text":"number","title":"zero_mem_size Type"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#zero_mem_size-examples","text":"128 64","title":"zero_mem_size Examples"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#addr_width","text":"Length of the address, should be greater than 30. If the address is larger than 34 the data bus needs to be 64 bits in size. addr_width is required Type: number cannot be null defined in: Snitch Cluster Schema","title":"addr_width"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#addr_width-type","text":"number","title":"addr_width Type"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#addr_width-default-value","text":"The default value is: 48","title":"addr_width Default Value"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#data_width","text":"Data bus size of the integer core (everything except the DMA), must be 32 or 64. A double precision FPU requires 64 bit data length. data_width is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"data_width"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#data_width-type","text":"number","title":"data_width Type"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#data_width-default-value","text":"The default value is: 64","title":"data_width Default Value"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#dma_data_width","text":"Data bus size of DMA. Usually this is larger than the integer core as the DMA is used to efficiently transfer bulk of data. dma_data_width is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"dma_data_width"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#dma_data_width-type","text":"number","title":"dma_data_width Type"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#dma_data_width-default-value","text":"The default value is: 512","title":"dma_data_width Default Value"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#narrow_trans","text":"Outstanding transactions on the narrow AXI network narrow_trans is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"narrow_trans"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#narrow_trans-type","text":"number","title":"narrow_trans Type"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#narrow_trans-default-value","text":"The default value is: 4","title":"narrow_trans Default Value"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#wide_trans","text":"Outstanding transactions on the wide AXI network wide_trans is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"wide_trans"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#wide_trans-type","text":"number","title":"wide_trans Type"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#wide_trans-default-value","text":"The default value is: 4","title":"wide_trans Default Value"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#id_width_in","text":"Id width of the narrower AXI plug into the cluster. id_width_in is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"id_width_in"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#id_width_in-type","text":"number","title":"id_width_in Type"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#id_width_in-default-value","text":"The default value is: 2","title":"id_width_in Default Value"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#dma_id_width_in","text":"Id width of the wide AXI plug into the cluster. dma_id_width_in is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"dma_id_width_in"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#dma_id_width_in-type","text":"number","title":"dma_id_width_in Type"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#dma_id_width_in-default-value","text":"The default value is: 1","title":"dma_id_width_in Default Value"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#user_width","text":"User width of the narrower AXI plug into the cluster. user_width is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"user_width"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#user_width-type","text":"number","title":"user_width Type"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#user_width-default-value","text":"The default value is: 1","title":"user_width Default Value"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#dma_user_width","text":"User width of the wide AXI plug into the cluster. dma_user_width is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"dma_user_width"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#dma_user_width-type","text":"number","title":"dma_user_width Type"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#dma_user_width-default-value","text":"The default value is: 1","title":"dma_user_width Default Value"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#hart_base_id","text":"Base hart id of the cluster. All cores get the respective cluster id plus their cluster position as the final hart_id . hart_base_id is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"hart_base_id"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#hart_base_id-type","text":"number","title":"hart_base_id Type"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#mode","text":"Supported mode by the processor, can be msu. Currently ignored. mode is optional Type: string cannot be null defined in: Snitch Cluster Schema","title":"mode"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#mode-type","text":"string","title":"mode Type"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#vm_support","text":"Whether to provide virtual memory support (Sv32). vm_support is optional Type: boolean cannot be null defined in: Snitch Cluster Schema","title":"vm_support"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#vm_support-type","text":"boolean","title":"vm_support Type"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#vm_support-default-value","text":"The default value is: true","title":"vm_support Default Value"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#dma_axi_req_fifo_depth","text":"Number of AXI FIFO entries of the DMA engine. dma_axi_req_fifo_depth is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"dma_axi_req_fifo_depth"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#dma_axi_req_fifo_depth-type","text":"number","title":"dma_axi_req_fifo_depth Type"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#dma_axi_req_fifo_depth-default-value","text":"The default value is: 3","title":"dma_axi_req_fifo_depth Default Value"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#dma_req_fifo_depth","text":"Number of request entries the DMA can keep dma_req_fifo_depth is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"dma_req_fifo_depth"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#dma_req_fifo_depth-type","text":"number","title":"dma_req_fifo_depth Type"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#dma_req_fifo_depth-default-value","text":"The default value is: 3","title":"dma_req_fifo_depth Default Value"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#enable_debug","text":"Whether to provide a debug request input and external debug features enable_debug is optional Type: boolean cannot be null defined in: Snitch Cluster Schema","title":"enable_debug"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#enable_debug-type","text":"boolean","title":"enable_debug Type"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#enable_debug-default-value","text":"The default value is: true","title":"enable_debug Default Value"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#sram_cfg_expose","text":"Whether to expose memory cut configuration inputs for implementation sram_cfg_expose is optional Type: boolean cannot be null defined in: Snitch Cluster Schema","title":"sram_cfg_expose"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#sram_cfg_expose-type","text":"boolean","title":"sram_cfg_expose Type"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#sram_cfg_fields","text":"The names and widths of memory cut configuration inputs needed for implementation sram_cfg_fields is optional Type: object ( Details ) cannot be null defined in: Snitch Cluster Schema","title":"sram_cfg_fields"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#sram_cfg_fields-type","text":"object ( Details )","title":"sram_cfg_fields Type"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#sram_cfg_fields-constraints","text":"minimum number of properties : the minimum number of properties for this object is: 1","title":"sram_cfg_fields Constraints"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#sram_cfg_fields-default-value","text":"The default value is: { \"reserved\" : 1 }","title":"sram_cfg_fields Default Value"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#timing","text":"timing is optional Type: object ( Timing and Latency Tuning Parameter ) cannot be null defined in: Snitch Cluster Schema","title":"timing"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#timing-type","text":"object ( Timing and Latency Tuning Parameter )","title":"timing Type"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#hives","text":"Cores in a hive share an instruction cache and other shared infrastructure such as the PTW or the multiply/divide unit. hives is required Type: object[] ( Hive Description ) cannot be null defined in: Snitch Cluster Schema","title":"hives"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#hives-type","text":"object[] ( Hive Description )","title":"hives Type"},{"location":"schema-doc/occamy-properties-snitch-cluster-schema/#hives-constraints","text":"minimum number of items : the minimum number of items for this array is: 1","title":"hives Constraints"},{"location":"schema-doc/occamy/","text":"Occamy System Schema Schema http://pulp-platform.org/snitch/occamy.schema.json Description of an Occamy-based system. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none occamy.schema.json Occamy System Schema Type object ( Occamy System Schema ) Occamy System Schema Properties Property Type Required Nullable Defined by cluster object Required cannot be null Occamy System Schema quadrant_pre_xbar object Optional cannot be null Occamy System Schema pre_xbar_slv_id_width_no_rocache integer Optional cannot be null Occamy System Schema wide_xbar object Optional cannot be null Occamy System Schema quadrant_inter_xbar object Optional cannot be null Occamy System Schema hbm_xbar object Optional cannot be null Occamy System Schema narrow_xbar object Optional cannot be null Occamy System Schema narrow_xbar_slv_id_width integer Optional cannot be null Occamy System Schema nr_s1_quadrant integer Optional cannot be null Occamy System Schema narrow_tlb_cfg object Optional cannot be null Occamy System Schema wide_tlb_cfg object Optional cannot be null Occamy System Schema cuts object Optional cannot be null Occamy System Schema txns object Optional cannot be null Occamy System Schema is_remote_quadrant boolean Optional cannot be null Occamy System Schema remote_quadrants array Optional cannot be null Occamy System Schema s1_quadrant object Optional cannot be null Occamy System Schema spm_narrow object Optional cannot be null Occamy System Schema spm_wide object Optional cannot be null Occamy System Schema wide_zero_mem object Optional cannot be null Occamy System Schema pcie object Optional cannot be null Occamy System Schema hbi object Optional cannot be null Occamy System Schema hbm object Optional cannot be null Occamy System Schema peripherals object Optional cannot be null Occamy System Schema cluster Base description of a Snitch cluster and its internal structure and configuration. cluster is required Type: object ( Snitch Cluster Schema ) cannot be null defined in: Occamy System Schema cluster Type object ( Snitch Cluster Schema ) quadrant_pre_xbar AXI Crossbar Properties quadrant_pre_xbar is optional Type: object ( AXI Crossbar Schema ) cannot be null defined in: Occamy System Schema quadrant_pre_xbar Type object ( AXI Crossbar Schema ) pre_xbar_slv_id_width_no_rocache ID width of quadrant pre-crossbar slave ports assuming no read-only cache. pre_xbar_slv_id_width_no_rocache is optional Type: integer cannot be null defined in: Occamy System Schema pre_xbar_slv_id_width_no_rocache Type integer pre_xbar_slv_id_width_no_rocache Default Value The default value is: 3 wide_xbar AXI Crossbar Properties wide_xbar is optional Type: object ( AXI Crossbar Schema ) cannot be null defined in: Occamy System Schema wide_xbar Type object ( AXI Crossbar Schema ) quadrant_inter_xbar AXI Crossbar Properties quadrant_inter_xbar is optional Type: object ( AXI Crossbar Schema ) cannot be null defined in: Occamy System Schema quadrant_inter_xbar Type object ( AXI Crossbar Schema ) hbm_xbar AXI Crossbar Properties hbm_xbar is optional Type: object ( AXI Crossbar Schema ) cannot be null defined in: Occamy System Schema hbm_xbar Type object ( AXI Crossbar Schema ) narrow_xbar AXI Crossbar Properties narrow_xbar is optional Type: object ( AXI Crossbar Schema ) cannot be null defined in: Occamy System Schema narrow_xbar Type object ( AXI Crossbar Schema ) narrow_xbar_slv_id_width ID width of narrow crossbar slave ports. narrow_xbar_slv_id_width is optional Type: integer cannot be null defined in: Occamy System Schema narrow_xbar_slv_id_width Type integer narrow_xbar_slv_id_width Default Value The default value is: 4 nr_s1_quadrant nr_s1_quadrant is optional Type: integer ( Number of S1 Quadrants ) cannot be null defined in: Occamy System Schema nr_s1_quadrant Type integer ( Number of S1 Quadrants ) nr_s1_quadrant Default Value The default value is: 8 narrow_tlb_cfg AXI TLB Properties narrow_tlb_cfg is optional Type: object ( AXI TLB Schema ) cannot be null defined in: Occamy System Schema narrow_tlb_cfg Type object ( AXI TLB Schema ) wide_tlb_cfg AXI TLB Properties wide_tlb_cfg is optional Type: object ( AXI TLB Schema ) cannot be null defined in: Occamy System Schema wide_tlb_cfg Type object ( AXI TLB Schema ) cuts cuts is optional Type: object ( Number of cuts on the AXI bus ) cannot be null defined in: Occamy System Schema cuts Type object ( Number of cuts on the AXI bus ) txns txns is optional Type: object ( Number of outstanding transactions on the AXI bus ) cannot be null defined in: Occamy System Schema txns Type object ( Number of outstanding transactions on the AXI bus ) is_remote_quadrant Set if this is a remote quadrant. Only quadrant ant remote interconnect is generated is_remote_quadrant is optional Type: boolean cannot be null defined in: Occamy System Schema is_remote_quadrant Type boolean remote_quadrants List of attached remote quadrants remote_quadrants is optional Type: object[] ( Remote Quadrant Description ) cannot be null defined in: Occamy System Schema remote_quadrants Type object[] ( Remote Quadrant Description ) remote_quadrants Constraints minimum number of items : the minimum number of items for this array is: 0 s1_quadrant s1_quadrant is optional Type: object ( S1 Quadrant Properties ) cannot be null defined in: Occamy System Schema s1_quadrant Type object ( S1 Quadrant Properties ) spm_narrow Description of a generic address range spm_narrow is optional Type: object ( Address Range Schema ) cannot be null defined in: Occamy System Schema spm_narrow Type object ( Address Range Schema ) spm_wide Description of a generic address range spm_wide is optional Type: object ( Address Range Schema ) cannot be null defined in: Occamy System Schema spm_wide Type object ( Address Range Schema ) wide_zero_mem Description of a generic address range wide_zero_mem is optional Type: object ( Address Range Schema ) cannot be null defined in: Occamy System Schema wide_zero_mem Type object ( Address Range Schema ) pcie pcie is optional Type: object ( Configuration of external PCIe port ) cannot be null defined in: Occamy System Schema pcie Type object ( Configuration of external PCIe port ) hbi Description of a generic address range hbi is optional Type: object ( Address Range Schema ) cannot be null defined in: Occamy System Schema hbi Type object ( Address Range Schema ) hbm hbm is optional Type: object ( Configuration of external HBM interface ) cannot be null defined in: Occamy System Schema hbm Type object ( Configuration of external HBM interface ) peripherals Description of an a peripheral sub-system. peripherals is optional Type: object ( Peripherals Schema ) cannot be null defined in: Occamy System Schema peripherals Type object ( Peripherals Schema )","title":"Schema"},{"location":"schema-doc/occamy/#occamy-system-schema-schema","text":"http://pulp-platform.org/snitch/occamy.schema.json Description of an Occamy-based system. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none occamy.schema.json","title":"Occamy System Schema Schema"},{"location":"schema-doc/occamy/#occamy-system-schema-type","text":"object ( Occamy System Schema )","title":"Occamy System Schema Type"},{"location":"schema-doc/occamy/#occamy-system-schema-properties","text":"Property Type Required Nullable Defined by cluster object Required cannot be null Occamy System Schema quadrant_pre_xbar object Optional cannot be null Occamy System Schema pre_xbar_slv_id_width_no_rocache integer Optional cannot be null Occamy System Schema wide_xbar object Optional cannot be null Occamy System Schema quadrant_inter_xbar object Optional cannot be null Occamy System Schema hbm_xbar object Optional cannot be null Occamy System Schema narrow_xbar object Optional cannot be null Occamy System Schema narrow_xbar_slv_id_width integer Optional cannot be null Occamy System Schema nr_s1_quadrant integer Optional cannot be null Occamy System Schema narrow_tlb_cfg object Optional cannot be null Occamy System Schema wide_tlb_cfg object Optional cannot be null Occamy System Schema cuts object Optional cannot be null Occamy System Schema txns object Optional cannot be null Occamy System Schema is_remote_quadrant boolean Optional cannot be null Occamy System Schema remote_quadrants array Optional cannot be null Occamy System Schema s1_quadrant object Optional cannot be null Occamy System Schema spm_narrow object Optional cannot be null Occamy System Schema spm_wide object Optional cannot be null Occamy System Schema wide_zero_mem object Optional cannot be null Occamy System Schema pcie object Optional cannot be null Occamy System Schema hbi object Optional cannot be null Occamy System Schema hbm object Optional cannot be null Occamy System Schema peripherals object Optional cannot be null Occamy System Schema","title":"Occamy System Schema Properties"},{"location":"schema-doc/occamy/#cluster","text":"Base description of a Snitch cluster and its internal structure and configuration. cluster is required Type: object ( Snitch Cluster Schema ) cannot be null defined in: Occamy System Schema","title":"cluster"},{"location":"schema-doc/occamy/#cluster-type","text":"object ( Snitch Cluster Schema )","title":"cluster Type"},{"location":"schema-doc/occamy/#quadrant_pre_xbar","text":"AXI Crossbar Properties quadrant_pre_xbar is optional Type: object ( AXI Crossbar Schema ) cannot be null defined in: Occamy System Schema","title":"quadrant_pre_xbar"},{"location":"schema-doc/occamy/#quadrant_pre_xbar-type","text":"object ( AXI Crossbar Schema )","title":"quadrant_pre_xbar Type"},{"location":"schema-doc/occamy/#pre_xbar_slv_id_width_no_rocache","text":"ID width of quadrant pre-crossbar slave ports assuming no read-only cache. pre_xbar_slv_id_width_no_rocache is optional Type: integer cannot be null defined in: Occamy System Schema","title":"pre_xbar_slv_id_width_no_rocache"},{"location":"schema-doc/occamy/#pre_xbar_slv_id_width_no_rocache-type","text":"integer","title":"pre_xbar_slv_id_width_no_rocache Type"},{"location":"schema-doc/occamy/#pre_xbar_slv_id_width_no_rocache-default-value","text":"The default value is: 3","title":"pre_xbar_slv_id_width_no_rocache Default Value"},{"location":"schema-doc/occamy/#wide_xbar","text":"AXI Crossbar Properties wide_xbar is optional Type: object ( AXI Crossbar Schema ) cannot be null defined in: Occamy System Schema","title":"wide_xbar"},{"location":"schema-doc/occamy/#wide_xbar-type","text":"object ( AXI Crossbar Schema )","title":"wide_xbar Type"},{"location":"schema-doc/occamy/#quadrant_inter_xbar","text":"AXI Crossbar Properties quadrant_inter_xbar is optional Type: object ( AXI Crossbar Schema ) cannot be null defined in: Occamy System Schema","title":"quadrant_inter_xbar"},{"location":"schema-doc/occamy/#quadrant_inter_xbar-type","text":"object ( AXI Crossbar Schema )","title":"quadrant_inter_xbar Type"},{"location":"schema-doc/occamy/#hbm_xbar","text":"AXI Crossbar Properties hbm_xbar is optional Type: object ( AXI Crossbar Schema ) cannot be null defined in: Occamy System Schema","title":"hbm_xbar"},{"location":"schema-doc/occamy/#hbm_xbar-type","text":"object ( AXI Crossbar Schema )","title":"hbm_xbar Type"},{"location":"schema-doc/occamy/#narrow_xbar","text":"AXI Crossbar Properties narrow_xbar is optional Type: object ( AXI Crossbar Schema ) cannot be null defined in: Occamy System Schema","title":"narrow_xbar"},{"location":"schema-doc/occamy/#narrow_xbar-type","text":"object ( AXI Crossbar Schema )","title":"narrow_xbar Type"},{"location":"schema-doc/occamy/#narrow_xbar_slv_id_width","text":"ID width of narrow crossbar slave ports. narrow_xbar_slv_id_width is optional Type: integer cannot be null defined in: Occamy System Schema","title":"narrow_xbar_slv_id_width"},{"location":"schema-doc/occamy/#narrow_xbar_slv_id_width-type","text":"integer","title":"narrow_xbar_slv_id_width Type"},{"location":"schema-doc/occamy/#narrow_xbar_slv_id_width-default-value","text":"The default value is: 4","title":"narrow_xbar_slv_id_width Default Value"},{"location":"schema-doc/occamy/#nr_s1_quadrant","text":"nr_s1_quadrant is optional Type: integer ( Number of S1 Quadrants ) cannot be null defined in: Occamy System Schema","title":"nr_s1_quadrant"},{"location":"schema-doc/occamy/#nr_s1_quadrant-type","text":"integer ( Number of S1 Quadrants )","title":"nr_s1_quadrant Type"},{"location":"schema-doc/occamy/#nr_s1_quadrant-default-value","text":"The default value is: 8","title":"nr_s1_quadrant Default Value"},{"location":"schema-doc/occamy/#narrow_tlb_cfg","text":"AXI TLB Properties narrow_tlb_cfg is optional Type: object ( AXI TLB Schema ) cannot be null defined in: Occamy System Schema","title":"narrow_tlb_cfg"},{"location":"schema-doc/occamy/#narrow_tlb_cfg-type","text":"object ( AXI TLB Schema )","title":"narrow_tlb_cfg Type"},{"location":"schema-doc/occamy/#wide_tlb_cfg","text":"AXI TLB Properties wide_tlb_cfg is optional Type: object ( AXI TLB Schema ) cannot be null defined in: Occamy System Schema","title":"wide_tlb_cfg"},{"location":"schema-doc/occamy/#wide_tlb_cfg-type","text":"object ( AXI TLB Schema )","title":"wide_tlb_cfg Type"},{"location":"schema-doc/occamy/#cuts","text":"cuts is optional Type: object ( Number of cuts on the AXI bus ) cannot be null defined in: Occamy System Schema","title":"cuts"},{"location":"schema-doc/occamy/#cuts-type","text":"object ( Number of cuts on the AXI bus )","title":"cuts Type"},{"location":"schema-doc/occamy/#txns","text":"txns is optional Type: object ( Number of outstanding transactions on the AXI bus ) cannot be null defined in: Occamy System Schema","title":"txns"},{"location":"schema-doc/occamy/#txns-type","text":"object ( Number of outstanding transactions on the AXI bus )","title":"txns Type"},{"location":"schema-doc/occamy/#is_remote_quadrant","text":"Set if this is a remote quadrant. Only quadrant ant remote interconnect is generated is_remote_quadrant is optional Type: boolean cannot be null defined in: Occamy System Schema","title":"is_remote_quadrant"},{"location":"schema-doc/occamy/#is_remote_quadrant-type","text":"boolean","title":"is_remote_quadrant Type"},{"location":"schema-doc/occamy/#remote_quadrants","text":"List of attached remote quadrants remote_quadrants is optional Type: object[] ( Remote Quadrant Description ) cannot be null defined in: Occamy System Schema","title":"remote_quadrants"},{"location":"schema-doc/occamy/#remote_quadrants-type","text":"object[] ( Remote Quadrant Description )","title":"remote_quadrants Type"},{"location":"schema-doc/occamy/#remote_quadrants-constraints","text":"minimum number of items : the minimum number of items for this array is: 0","title":"remote_quadrants Constraints"},{"location":"schema-doc/occamy/#s1_quadrant","text":"s1_quadrant is optional Type: object ( S1 Quadrant Properties ) cannot be null defined in: Occamy System Schema","title":"s1_quadrant"},{"location":"schema-doc/occamy/#s1_quadrant-type","text":"object ( S1 Quadrant Properties )","title":"s1_quadrant Type"},{"location":"schema-doc/occamy/#spm_narrow","text":"Description of a generic address range spm_narrow is optional Type: object ( Address Range Schema ) cannot be null defined in: Occamy System Schema","title":"spm_narrow"},{"location":"schema-doc/occamy/#spm_narrow-type","text":"object ( Address Range Schema )","title":"spm_narrow Type"},{"location":"schema-doc/occamy/#spm_wide","text":"Description of a generic address range spm_wide is optional Type: object ( Address Range Schema ) cannot be null defined in: Occamy System Schema","title":"spm_wide"},{"location":"schema-doc/occamy/#spm_wide-type","text":"object ( Address Range Schema )","title":"spm_wide Type"},{"location":"schema-doc/occamy/#wide_zero_mem","text":"Description of a generic address range wide_zero_mem is optional Type: object ( Address Range Schema ) cannot be null defined in: Occamy System Schema","title":"wide_zero_mem"},{"location":"schema-doc/occamy/#wide_zero_mem-type","text":"object ( Address Range Schema )","title":"wide_zero_mem Type"},{"location":"schema-doc/occamy/#pcie","text":"pcie is optional Type: object ( Configuration of external PCIe port ) cannot be null defined in: Occamy System Schema","title":"pcie"},{"location":"schema-doc/occamy/#pcie-type","text":"object ( Configuration of external PCIe port )","title":"pcie Type"},{"location":"schema-doc/occamy/#hbi","text":"Description of a generic address range hbi is optional Type: object ( Address Range Schema ) cannot be null defined in: Occamy System Schema","title":"hbi"},{"location":"schema-doc/occamy/#hbi-type","text":"object ( Address Range Schema )","title":"hbi Type"},{"location":"schema-doc/occamy/#hbm","text":"hbm is optional Type: object ( Configuration of external HBM interface ) cannot be null defined in: Occamy System Schema","title":"hbm"},{"location":"schema-doc/occamy/#hbm-type","text":"object ( Configuration of external HBM interface )","title":"hbm Type"},{"location":"schema-doc/occamy/#peripherals","text":"Description of an a peripheral sub-system. peripherals is optional Type: object ( Peripherals Schema ) cannot be null defined in: Occamy System Schema","title":"peripherals"},{"location":"schema-doc/occamy/#peripherals-type","text":"object ( Peripherals Schema )","title":"peripherals Type"},{"location":"schema-doc/peripherals-properties-axi_lite_peripherals-items-address/","text":"Untitled number in Peripherals Schema Schema http://pulp-platform.org/snitch/peripherals.schema.json#/properties/axi_lite_peripherals/items/address Start address of the peripheral address region. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none peripherals.schema.json* address Type number address Constraints minimum : the value of this number must greater than or equal to: 0","title":"Untitled number in Peripherals Schema Schema"},{"location":"schema-doc/peripherals-properties-axi_lite_peripherals-items-address/#untitled-number-in-peripherals-schema-schema","text":"http://pulp-platform.org/snitch/peripherals.schema.json#/properties/axi_lite_peripherals/items/address Start address of the peripheral address region. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none peripherals.schema.json*","title":"Untitled number in Peripherals Schema Schema"},{"location":"schema-doc/peripherals-properties-axi_lite_peripherals-items-address/#address-type","text":"number","title":"address Type"},{"location":"schema-doc/peripherals-properties-axi_lite_peripherals-items-address/#address-constraints","text":"minimum : the value of this number must greater than or equal to: 0","title":"address Constraints"},{"location":"schema-doc/peripherals-properties-axi_lite_peripherals-items-length/","text":"Untitled number in Peripherals Schema Schema http://pulp-platform.org/snitch/peripherals.schema.json#/properties/axi_lite_peripherals/items/length Total size of the peripheral address region in bytes. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none peripherals.schema.json* length Type number length Constraints minimum : the value of this number must greater than or equal to: 0","title":"Untitled number in Peripherals Schema Schema"},{"location":"schema-doc/peripherals-properties-axi_lite_peripherals-items-length/#untitled-number-in-peripherals-schema-schema","text":"http://pulp-platform.org/snitch/peripherals.schema.json#/properties/axi_lite_peripherals/items/length Total size of the peripheral address region in bytes. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none peripherals.schema.json*","title":"Untitled number in Peripherals Schema Schema"},{"location":"schema-doc/peripherals-properties-axi_lite_peripherals-items-length/#length-type","text":"number","title":"length Type"},{"location":"schema-doc/peripherals-properties-axi_lite_peripherals-items-length/#length-constraints","text":"minimum : the value of this number must greater than or equal to: 0","title":"length Constraints"},{"location":"schema-doc/peripherals-properties-axi_lite_peripherals-items-name/","text":"Untitled string in Peripherals Schema Schema http://pulp-platform.org/snitch/peripherals.schema.json#/properties/axi_lite_peripherals/items/name Name of the peripheral connected to the AXI-lite crossbar. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none peripherals.schema.json* name Type string","title":"Untitled string in Peripherals Schema Schema"},{"location":"schema-doc/peripherals-properties-axi_lite_peripherals-items-name/#untitled-string-in-peripherals-schema-schema","text":"http://pulp-platform.org/snitch/peripherals.schema.json#/properties/axi_lite_peripherals/items/name Name of the peripheral connected to the AXI-lite crossbar. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none peripherals.schema.json*","title":"Untitled string in Peripherals Schema Schema"},{"location":"schema-doc/peripherals-properties-axi_lite_peripherals-items-name/#name-type","text":"string","title":"name Type"},{"location":"schema-doc/peripherals-properties-axi_lite_peripherals-items/","text":"Untitled undefined type in Peripherals Schema Schema http://pulp-platform.org/snitch/peripherals.schema.json#/properties/axi_lite_peripherals/items Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none peripherals.schema.json* items Type unknown","title":"Untitled undefined type in Peripherals Schema Schema"},{"location":"schema-doc/peripherals-properties-axi_lite_peripherals-items/#untitled-undefined-type-in-peripherals-schema-schema","text":"http://pulp-platform.org/snitch/peripherals.schema.json#/properties/axi_lite_peripherals/items Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none peripherals.schema.json*","title":"Untitled undefined type in Peripherals Schema Schema"},{"location":"schema-doc/peripherals-properties-axi_lite_peripherals-items/#items-type","text":"unknown","title":"items Type"},{"location":"schema-doc/peripherals-properties-axi_lite_peripherals/","text":"Untitled array in Peripherals Schema Schema http://pulp-platform.org/snitch/peripherals.schema.json#/properties/axi_lite_peripherals Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none peripherals.schema.json* axi_lite_peripherals Type unknown[] axi_lite_peripherals Constraints unique items : all items in this array must be unique. Duplicates are not allowed.","title":"Untitled array in Peripherals Schema Schema"},{"location":"schema-doc/peripherals-properties-axi_lite_peripherals/#untitled-array-in-peripherals-schema-schema","text":"http://pulp-platform.org/snitch/peripherals.schema.json#/properties/axi_lite_peripherals Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none peripherals.schema.json*","title":"Untitled array in Peripherals Schema Schema"},{"location":"schema-doc/peripherals-properties-axi_lite_peripherals/#axi_lite_peripherals-type","text":"unknown[]","title":"axi_lite_peripherals Type"},{"location":"schema-doc/peripherals-properties-axi_lite_peripherals/#axi_lite_peripherals-constraints","text":"unique items : all items in this array must be unique. Duplicates are not allowed.","title":"axi_lite_peripherals Constraints"},{"location":"schema-doc/peripherals-properties-clint-address/","text":"Untitled number in Peripherals Schema Schema http://pulp-platform.org/snitch/peripherals.schema.json#/properties/clint/address Start address of CLINT address region. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none peripherals.schema.json* address Type number address Constraints minimum : the value of this number must greater than or equal to: 0","title":"Untitled number in Peripherals Schema Schema"},{"location":"schema-doc/peripherals-properties-clint-address/#untitled-number-in-peripherals-schema-schema","text":"http://pulp-platform.org/snitch/peripherals.schema.json#/properties/clint/address Start address of CLINT address region. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none peripherals.schema.json*","title":"Untitled number in Peripherals Schema Schema"},{"location":"schema-doc/peripherals-properties-clint-address/#address-type","text":"number","title":"address Type"},{"location":"schema-doc/peripherals-properties-clint-address/#address-constraints","text":"minimum : the value of this number must greater than or equal to: 0","title":"address Constraints"},{"location":"schema-doc/peripherals-properties-clint-default/","text":"Untitled undefined type in Peripherals Schema Schema http://pulp-platform.org/snitch/peripherals.schema.json#/properties/clint/default Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none peripherals.schema.json* default Type unknown","title":"Untitled undefined type in Peripherals Schema Schema"},{"location":"schema-doc/peripherals-properties-clint-default/#untitled-undefined-type-in-peripherals-schema-schema","text":"http://pulp-platform.org/snitch/peripherals.schema.json#/properties/clint/default Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none peripherals.schema.json*","title":"Untitled undefined type in Peripherals Schema Schema"},{"location":"schema-doc/peripherals-properties-clint-default/#default-type","text":"unknown","title":"default Type"},{"location":"schema-doc/peripherals-properties-clint-length/","text":"Untitled number in Peripherals Schema Schema http://pulp-platform.org/snitch/peripherals.schema.json#/properties/clint/length Total size of CLINT address region in bytes. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none peripherals.schema.json* length Type number length Constraints minimum : the value of this number must greater than or equal to: 0","title":"Untitled number in Peripherals Schema Schema"},{"location":"schema-doc/peripherals-properties-clint-length/#untitled-number-in-peripherals-schema-schema","text":"http://pulp-platform.org/snitch/peripherals.schema.json#/properties/clint/length Total size of CLINT address region in bytes. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none peripherals.schema.json*","title":"Untitled number in Peripherals Schema Schema"},{"location":"schema-doc/peripherals-properties-clint-length/#length-type","text":"number","title":"length Type"},{"location":"schema-doc/peripherals-properties-clint-length/#length-constraints","text":"minimum : the value of this number must greater than or equal to: 0","title":"length Constraints"},{"location":"schema-doc/peripherals-properties-clint/","text":"Untitled object in Peripherals Schema Schema http://pulp-platform.org/snitch/peripherals.schema.json#/properties/clint Core-local Interrupt Controller (CLINT) peripheral. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none peripherals.schema.json* clint Type object ( Details ) clint Default Value The default value is: { \"address\" : 67108864 , \"length\" : 1048576 }","title":"Untitled object in Peripherals Schema Schema"},{"location":"schema-doc/peripherals-properties-clint/#untitled-object-in-peripherals-schema-schema","text":"http://pulp-platform.org/snitch/peripherals.schema.json#/properties/clint Core-local Interrupt Controller (CLINT) peripheral. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none peripherals.schema.json*","title":"Untitled object in Peripherals Schema Schema"},{"location":"schema-doc/peripherals-properties-clint/#clint-type","text":"object ( Details )","title":"clint Type"},{"location":"schema-doc/peripherals-properties-clint/#clint-default-value","text":"The default value is: { \"address\" : 67108864 , \"length\" : 1048576 }","title":"clint Default Value"},{"location":"schema-doc/peripherals-properties-regbus_peripherals-items-address/","text":"Untitled number in Peripherals Schema Schema http://pulp-platform.org/snitch/peripherals.schema.json#/properties/regbus_peripherals/items/address Start address of the peripheral address region. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none peripherals.schema.json* address Type number address Constraints minimum : the value of this number must greater than or equal to: 0","title":"Untitled number in Peripherals Schema Schema"},{"location":"schema-doc/peripherals-properties-regbus_peripherals-items-address/#untitled-number-in-peripherals-schema-schema","text":"http://pulp-platform.org/snitch/peripherals.schema.json#/properties/regbus_peripherals/items/address Start address of the peripheral address region. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none peripherals.schema.json*","title":"Untitled number in Peripherals Schema Schema"},{"location":"schema-doc/peripherals-properties-regbus_peripherals-items-address/#address-type","text":"number","title":"address Type"},{"location":"schema-doc/peripherals-properties-regbus_peripherals-items-address/#address-constraints","text":"minimum : the value of this number must greater than or equal to: 0","title":"address Constraints"},{"location":"schema-doc/peripherals-properties-regbus_peripherals-items-length/","text":"Untitled number in Peripherals Schema Schema http://pulp-platform.org/snitch/peripherals.schema.json#/properties/regbus_peripherals/items/length Total size of the peripheral address region in bytes. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none peripherals.schema.json* length Type number length Constraints minimum : the value of this number must greater than or equal to: 0","title":"Untitled number in Peripherals Schema Schema"},{"location":"schema-doc/peripherals-properties-regbus_peripherals-items-length/#untitled-number-in-peripherals-schema-schema","text":"http://pulp-platform.org/snitch/peripherals.schema.json#/properties/regbus_peripherals/items/length Total size of the peripheral address region in bytes. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none peripherals.schema.json*","title":"Untitled number in Peripherals Schema Schema"},{"location":"schema-doc/peripherals-properties-regbus_peripherals-items-length/#length-type","text":"number","title":"length Type"},{"location":"schema-doc/peripherals-properties-regbus_peripherals-items-length/#length-constraints","text":"minimum : the value of this number must greater than or equal to: 0","title":"length Constraints"},{"location":"schema-doc/peripherals-properties-regbus_peripherals-items-name/","text":"Untitled string in Peripherals Schema Schema http://pulp-platform.org/snitch/peripherals.schema.json#/properties/regbus_peripherals/items/name Name of the peripheral connected to the Register Bus crossbar. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none peripherals.schema.json* name Type string","title":"Untitled string in Peripherals Schema Schema"},{"location":"schema-doc/peripherals-properties-regbus_peripherals-items-name/#untitled-string-in-peripherals-schema-schema","text":"http://pulp-platform.org/snitch/peripherals.schema.json#/properties/regbus_peripherals/items/name Name of the peripheral connected to the Register Bus crossbar. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none peripherals.schema.json*","title":"Untitled string in Peripherals Schema Schema"},{"location":"schema-doc/peripherals-properties-regbus_peripherals-items-name/#name-type","text":"string","title":"name Type"},{"location":"schema-doc/peripherals-properties-regbus_peripherals-items/","text":"Untitled undefined type in Peripherals Schema Schema http://pulp-platform.org/snitch/peripherals.schema.json#/properties/regbus_peripherals/items Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none peripherals.schema.json* items Type unknown","title":"Untitled undefined type in Peripherals Schema Schema"},{"location":"schema-doc/peripherals-properties-regbus_peripherals-items/#untitled-undefined-type-in-peripherals-schema-schema","text":"http://pulp-platform.org/snitch/peripherals.schema.json#/properties/regbus_peripherals/items Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none peripherals.schema.json*","title":"Untitled undefined type in Peripherals Schema Schema"},{"location":"schema-doc/peripherals-properties-regbus_peripherals-items/#items-type","text":"unknown","title":"items Type"},{"location":"schema-doc/peripherals-properties-regbus_peripherals/","text":"Untitled array in Peripherals Schema Schema http://pulp-platform.org/snitch/peripherals.schema.json#/properties/regbus_peripherals Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none peripherals.schema.json* regbus_peripherals Type unknown[] regbus_peripherals Constraints unique items : all items in this array must be unique. Duplicates are not allowed.","title":"Untitled array in Peripherals Schema Schema"},{"location":"schema-doc/peripherals-properties-regbus_peripherals/#untitled-array-in-peripherals-schema-schema","text":"http://pulp-platform.org/snitch/peripherals.schema.json#/properties/regbus_peripherals Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none peripherals.schema.json*","title":"Untitled array in Peripherals Schema Schema"},{"location":"schema-doc/peripherals-properties-regbus_peripherals/#regbus_peripherals-type","text":"unknown[]","title":"regbus_peripherals Type"},{"location":"schema-doc/peripherals-properties-regbus_peripherals/#regbus_peripherals-constraints","text":"unique items : all items in this array must be unique. Duplicates are not allowed.","title":"regbus_peripherals Constraints"},{"location":"schema-doc/peripherals-properties-rom-address/","text":"Untitled number in Peripherals Schema Schema http://pulp-platform.org/snitch/peripherals.schema.json#/properties/rom/address Start address of ROM. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none peripherals.schema.json* address Type number address Constraints minimum : the value of this number must greater than or equal to: 0","title":"Untitled number in Peripherals Schema Schema"},{"location":"schema-doc/peripherals-properties-rom-address/#untitled-number-in-peripherals-schema-schema","text":"http://pulp-platform.org/snitch/peripherals.schema.json#/properties/rom/address Start address of ROM. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none peripherals.schema.json*","title":"Untitled number in Peripherals Schema Schema"},{"location":"schema-doc/peripherals-properties-rom-address/#address-type","text":"number","title":"address Type"},{"location":"schema-doc/peripherals-properties-rom-address/#address-constraints","text":"minimum : the value of this number must greater than or equal to: 0","title":"address Constraints"},{"location":"schema-doc/peripherals-properties-rom-default/","text":"Untitled undefined type in Peripherals Schema Schema http://pulp-platform.org/snitch/peripherals.schema.json#/properties/rom/default Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none peripherals.schema.json* default Type unknown","title":"Untitled undefined type in Peripherals Schema Schema"},{"location":"schema-doc/peripherals-properties-rom-default/#untitled-undefined-type-in-peripherals-schema-schema","text":"http://pulp-platform.org/snitch/peripherals.schema.json#/properties/rom/default Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none peripherals.schema.json*","title":"Untitled undefined type in Peripherals Schema Schema"},{"location":"schema-doc/peripherals-properties-rom-default/#default-type","text":"unknown","title":"default Type"},{"location":"schema-doc/peripherals-properties-rom-length/","text":"Untitled number in Peripherals Schema Schema http://pulp-platform.org/snitch/peripherals.schema.json#/properties/rom/length Total size of ROM in bytes. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none peripherals.schema.json* length Type number length Constraints minimum : the value of this number must greater than or equal to: 0","title":"Untitled number in Peripherals Schema Schema"},{"location":"schema-doc/peripherals-properties-rom-length/#untitled-number-in-peripherals-schema-schema","text":"http://pulp-platform.org/snitch/peripherals.schema.json#/properties/rom/length Total size of ROM in bytes. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none peripherals.schema.json*","title":"Untitled number in Peripherals Schema Schema"},{"location":"schema-doc/peripherals-properties-rom-length/#length-type","text":"number","title":"length Type"},{"location":"schema-doc/peripherals-properties-rom-length/#length-constraints","text":"minimum : the value of this number must greater than or equal to: 0","title":"length Constraints"},{"location":"schema-doc/peripherals-properties-rom/","text":"Untitled object in Peripherals Schema Schema http://pulp-platform.org/snitch/peripherals.schema.json#/properties/rom Read-only memory from which all harts of the system start to boot. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none peripherals.schema.json* rom Type object ( Details ) rom Default Value The default value is: { \"address\" : 16777216 , \"length\" : 131072 }","title":"Untitled object in Peripherals Schema Schema"},{"location":"schema-doc/peripherals-properties-rom/#untitled-object-in-peripherals-schema-schema","text":"http://pulp-platform.org/snitch/peripherals.schema.json#/properties/rom Read-only memory from which all harts of the system start to boot. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none peripherals.schema.json*","title":"Untitled object in Peripherals Schema Schema"},{"location":"schema-doc/peripherals-properties-rom/#rom-type","text":"object ( Details )","title":"rom Type"},{"location":"schema-doc/peripherals-properties-rom/#rom-default-value","text":"The default value is: { \"address\" : 16777216 , \"length\" : 131072 }","title":"rom Default Value"},{"location":"schema-doc/peripherals/","text":"Peripherals Schema Schema http://pulp-platform.org/snitch/peripherals.schema.json Description of an a peripheral sub-system. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none peripherals.schema.json Peripherals Schema Type object ( Peripherals Schema ) Peripherals Schema Properties Property Type Required Nullable Defined by rom object Optional cannot be null Peripherals Schema clint object Optional cannot be null Peripherals Schema axi_lite_peripherals array Optional cannot be null Peripherals Schema regbus_peripherals array Optional cannot be null Peripherals Schema rom Read-only memory from which all harts of the system start to boot. rom is optional Type: object ( Details ) cannot be null defined in: Peripherals Schema rom Type object ( Details ) rom Default Value The default value is: { \"address\" : 16777216 , \"length\" : 131072 } clint Core-local Interrupt Controller (CLINT) peripheral. clint is optional Type: object ( Details ) cannot be null defined in: Peripherals Schema clint Type object ( Details ) clint Default Value The default value is: { \"address\" : 67108864 , \"length\" : 1048576 } axi_lite_peripherals axi_lite_peripherals is optional Type: unknown[] cannot be null defined in: Peripherals Schema axi_lite_peripherals Type unknown[] axi_lite_peripherals Constraints unique items : all items in this array must be unique. Duplicates are not allowed. regbus_peripherals regbus_peripherals is optional Type: unknown[] cannot be null defined in: Peripherals Schema regbus_peripherals Type unknown[] regbus_peripherals Constraints unique items : all items in this array must be unique. Duplicates are not allowed.","title":"Peripherals Schema Schema"},{"location":"schema-doc/peripherals/#peripherals-schema-schema","text":"http://pulp-platform.org/snitch/peripherals.schema.json Description of an a peripheral sub-system. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none peripherals.schema.json","title":"Peripherals Schema Schema"},{"location":"schema-doc/peripherals/#peripherals-schema-type","text":"object ( Peripherals Schema )","title":"Peripherals Schema Type"},{"location":"schema-doc/peripherals/#peripherals-schema-properties","text":"Property Type Required Nullable Defined by rom object Optional cannot be null Peripherals Schema clint object Optional cannot be null Peripherals Schema axi_lite_peripherals array Optional cannot be null Peripherals Schema regbus_peripherals array Optional cannot be null Peripherals Schema","title":"Peripherals Schema Properties"},{"location":"schema-doc/peripherals/#rom","text":"Read-only memory from which all harts of the system start to boot. rom is optional Type: object ( Details ) cannot be null defined in: Peripherals Schema","title":"rom"},{"location":"schema-doc/peripherals/#rom-type","text":"object ( Details )","title":"rom Type"},{"location":"schema-doc/peripherals/#rom-default-value","text":"The default value is: { \"address\" : 16777216 , \"length\" : 131072 }","title":"rom Default Value"},{"location":"schema-doc/peripherals/#clint","text":"Core-local Interrupt Controller (CLINT) peripheral. clint is optional Type: object ( Details ) cannot be null defined in: Peripherals Schema","title":"clint"},{"location":"schema-doc/peripherals/#clint-type","text":"object ( Details )","title":"clint Type"},{"location":"schema-doc/peripherals/#clint-default-value","text":"The default value is: { \"address\" : 67108864 , \"length\" : 1048576 }","title":"clint Default Value"},{"location":"schema-doc/peripherals/#axi_lite_peripherals","text":"axi_lite_peripherals is optional Type: unknown[] cannot be null defined in: Peripherals Schema","title":"axi_lite_peripherals"},{"location":"schema-doc/peripherals/#axi_lite_peripherals-type","text":"unknown[]","title":"axi_lite_peripherals Type"},{"location":"schema-doc/peripherals/#axi_lite_peripherals-constraints","text":"unique items : all items in this array must be unique. Duplicates are not allowed.","title":"axi_lite_peripherals Constraints"},{"location":"schema-doc/peripherals/#regbus_peripherals","text":"regbus_peripherals is optional Type: unknown[] cannot be null defined in: Peripherals Schema","title":"regbus_peripherals"},{"location":"schema-doc/peripherals/#regbus_peripherals-type","text":"unknown[]","title":"regbus_peripherals Type"},{"location":"schema-doc/peripherals/#regbus_peripherals-constraints","text":"unique items : all items in this array must be unique. Duplicates are not allowed.","title":"regbus_peripherals Constraints"},{"location":"schema-doc/snitch_cluster-properties-addr_width/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/addr_width Length of the address, should be greater than 30. If the address is larger than 34 the data bus needs to be 64 bits in size. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* addr_width Type number addr_width Default Value The default value is: 48","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-addr_width/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/addr_width Length of the address, should be greater than 30. If the address is larger than 34 the data bus needs to be 64 bits in size. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-addr_width/#addr_width-type","text":"number","title":"addr_width Type"},{"location":"schema-doc/snitch_cluster-properties-addr_width/#addr_width-default-value","text":"The default value is: 48","title":"addr_width Default Value"},{"location":"schema-doc/snitch_cluster-properties-boot_addr/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/boot_addr Address from which all harts of the cluster start to boot. The default setting is 0x8000_0000 . Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* boot_addr Type number boot_addr Default Value The default value is: 2147483648","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-boot_addr/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/boot_addr Address from which all harts of the cluster start to boot. The default setting is 0x8000_0000 . Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-boot_addr/#boot_addr-type","text":"number","title":"boot_addr Type"},{"location":"schema-doc/snitch_cluster-properties-boot_addr/#boot_addr-default-value","text":"The default value is: 2147483648","title":"boot_addr Default Value"},{"location":"schema-doc/snitch_cluster-properties-cluster_base_addr/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/cluster_base_addr Base address of this cluster. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* cluster_base_addr Type number","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-cluster_base_addr/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/cluster_base_addr Base address of this cluster. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-cluster_base_addr/#cluster_base_addr-type","text":"number","title":"cluster_base_addr Type"},{"location":"schema-doc/snitch_cluster-properties-cluster_periph_size/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/cluster_periph_size Address region size reserved for cluster peripherals in KiByte. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* cluster_periph_size Type number cluster_periph_size Examples 128 64","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-cluster_periph_size/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/cluster_periph_size Address region size reserved for cluster peripherals in KiByte. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-cluster_periph_size/#cluster_periph_size-type","text":"number","title":"cluster_periph_size Type"},{"location":"schema-doc/snitch_cluster-properties-cluster_periph_size/#cluster_periph_size-examples","text":"128 64","title":"cluster_periph_size Examples"},{"location":"schema-doc/snitch_cluster-properties-data_width/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/data_width Data bus size of the integer core (everything except the DMA), must be 32 or 64. A double precision FPU requires 64 bit data length. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* data_width Type number data_width Default Value The default value is: 64","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-data_width/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/data_width Data bus size of the integer core (everything except the DMA), must be 32 or 64. A double precision FPU requires 64 bit data length. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-data_width/#data_width-type","text":"number","title":"data_width Type"},{"location":"schema-doc/snitch_cluster-properties-data_width/#data_width-default-value","text":"The default value is: 64","title":"data_width Default Value"},{"location":"schema-doc/snitch_cluster-properties-dma_axi_req_fifo_depth/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/dma_axi_req_fifo_depth Number of AXI FIFO entries of the DMA engine. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* dma_axi_req_fifo_depth Type number dma_axi_req_fifo_depth Default Value The default value is: 3","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-dma_axi_req_fifo_depth/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/dma_axi_req_fifo_depth Number of AXI FIFO entries of the DMA engine. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-dma_axi_req_fifo_depth/#dma_axi_req_fifo_depth-type","text":"number","title":"dma_axi_req_fifo_depth Type"},{"location":"schema-doc/snitch_cluster-properties-dma_axi_req_fifo_depth/#dma_axi_req_fifo_depth-default-value","text":"The default value is: 3","title":"dma_axi_req_fifo_depth Default Value"},{"location":"schema-doc/snitch_cluster-properties-dma_data_width/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/dma_data_width Data bus size of DMA. Usually this is larger than the integer core as the DMA is used to efficiently transfer bulk of data. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* dma_data_width Type number dma_data_width Default Value The default value is: 512","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-dma_data_width/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/dma_data_width Data bus size of DMA. Usually this is larger than the integer core as the DMA is used to efficiently transfer bulk of data. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-dma_data_width/#dma_data_width-type","text":"number","title":"dma_data_width Type"},{"location":"schema-doc/snitch_cluster-properties-dma_data_width/#dma_data_width-default-value","text":"The default value is: 512","title":"dma_data_width Default Value"},{"location":"schema-doc/snitch_cluster-properties-dma_id_width_in/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/dma_id_width_in Id width of the wide AXI plug into the cluster. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* dma_id_width_in Type number dma_id_width_in Default Value The default value is: 1","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-dma_id_width_in/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/dma_id_width_in Id width of the wide AXI plug into the cluster. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-dma_id_width_in/#dma_id_width_in-type","text":"number","title":"dma_id_width_in Type"},{"location":"schema-doc/snitch_cluster-properties-dma_id_width_in/#dma_id_width_in-default-value","text":"The default value is: 1","title":"dma_id_width_in Default Value"},{"location":"schema-doc/snitch_cluster-properties-dma_req_fifo_depth/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/dma_req_fifo_depth Number of request entries the DMA can keep Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* dma_req_fifo_depth Type number dma_req_fifo_depth Default Value The default value is: 3","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-dma_req_fifo_depth/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/dma_req_fifo_depth Number of request entries the DMA can keep Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-dma_req_fifo_depth/#dma_req_fifo_depth-type","text":"number","title":"dma_req_fifo_depth Type"},{"location":"schema-doc/snitch_cluster-properties-dma_req_fifo_depth/#dma_req_fifo_depth-default-value","text":"The default value is: 3","title":"dma_req_fifo_depth Default Value"},{"location":"schema-doc/snitch_cluster-properties-dma_user_width/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/dma_user_width User width of the wide AXI plug into the cluster. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* dma_user_width Type number dma_user_width Default Value The default value is: 1","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-dma_user_width/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/dma_user_width User width of the wide AXI plug into the cluster. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-dma_user_width/#dma_user_width-type","text":"number","title":"dma_user_width Type"},{"location":"schema-doc/snitch_cluster-properties-dma_user_width/#dma_user_width-default-value","text":"The default value is: 1","title":"dma_user_width Default Value"},{"location":"schema-doc/snitch_cluster-properties-enable_debug/","text":"Untitled boolean in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/enable_debug Whether to provide a debug request input and external debug features Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* enable_debug Type boolean enable_debug Default Value The default value is: true","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-enable_debug/#untitled-boolean-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/enable_debug Whether to provide a debug request input and external debug features Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-enable_debug/#enable_debug-type","text":"boolean","title":"enable_debug Type"},{"location":"schema-doc/snitch_cluster-properties-enable_debug/#enable_debug-default-value","text":"The default value is: true","title":"enable_debug Default Value"},{"location":"schema-doc/snitch_cluster-properties-hart_base_id/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hart_base_id Base hart id of the cluster. All cores get the respective cluster id plus their cluster position as the final hart_id . Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* hart_base_id Type number","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hart_base_id/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hart_base_id Base hart id of the cluster. All cores get the respective cluster id plus their cluster position as the final hart_id . Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hart_base_id/#hart_base_id-type","text":"number","title":"hart_base_id Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-enable-xfrep-extension/","text":"Enable Xfrep Extension Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/xfrep Floating-point repetition buffer (Xfrep) custom extension. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* xfrep Type boolean ( Enable Xfrep Extension ) xfrep Default Value The default value is: true","title":"Enable Xfrep Extension Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-enable-xfrep-extension/#enable-xfrep-extension-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/xfrep Floating-point repetition buffer (Xfrep) custom extension. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Enable Xfrep Extension Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-enable-xfrep-extension/#xfrep-type","text":"boolean ( Enable Xfrep Extension )","title":"xfrep Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-enable-xfrep-extension/#xfrep-default-value","text":"The default value is: true","title":"xfrep Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-enable-xssr-extension/","text":"Enable Xssr Extension Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/xssr Stream Semantic Registers (Xssr) custom extension. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* xssr Type boolean ( Enable Xssr Extension ) xssr Default Value The default value is: true","title":"Enable Xssr Extension Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-enable-xssr-extension/#enable-xssr-extension-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/xssr Stream Semantic Registers (Xssr) custom extension. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Enable Xssr Extension Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-enable-xssr-extension/#xssr-type","text":"boolean ( Enable Xssr Extension )","title":"xssr Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-enable-xssr-extension/#xssr-default-value","text":"The default value is: true","title":"xssr Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-isa-string-containing-risc-v-standard-extensions/","text":"ISA String containing RISC-V standard extensions. Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/isa ISA string as defined by the RISC-V standard. Only contain the standardized ISA extensions. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* isa Type string ( ISA String containing RISC-V standard extensions. ) isa Default Value The default value is: \"rv32imafd\" isa Examples \"rv32imafd\"","title":"ISA String containing RISC-V standard extensions. Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-isa-string-containing-risc-v-standard-extensions/#isa-string-containing-risc-v-standard-extensions-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/isa ISA string as defined by the RISC-V standard. Only contain the standardized ISA extensions. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"ISA String containing RISC-V standard extensions. Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-isa-string-containing-risc-v-standard-extensions/#isa-type","text":"string ( ISA String containing RISC-V standard extensions. )","title":"isa Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-isa-string-containing-risc-v-standard-extensions/#isa-default-value","text":"The default value is: \"rv32imafd\"","title":"isa Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-isa-string-containing-risc-v-standard-extensions/#isa-examples","text":"\"rv32imafd\"","title":"isa Examples"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-num_dtlb_entries/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/num_dtlb_entries Number of DTLB entries. Determines the core's size. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* num_dtlb_entries Type number num_dtlb_entries Default Value The default value is: 2","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-num_dtlb_entries/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/num_dtlb_entries Number of DTLB entries. Determines the core's size. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-num_dtlb_entries/#num_dtlb_entries-type","text":"number","title":"num_dtlb_entries Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-num_dtlb_entries/#num_dtlb_entries-default-value","text":"The default value is: 2","title":"num_dtlb_entries Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-num_fp_outstanding_loads/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/num_fp_outstanding_loads Number of outstanding floating-point loads. Determines the buffer size in the FPU's load/store unit. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* num_fp_outstanding_loads Type number num_fp_outstanding_loads Default Value The default value is: 4","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-num_fp_outstanding_loads/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/num_fp_outstanding_loads Number of outstanding floating-point loads. Determines the buffer size in the FPU's load/store unit. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-num_fp_outstanding_loads/#num_fp_outstanding_loads-type","text":"number","title":"num_fp_outstanding_loads Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-num_fp_outstanding_loads/#num_fp_outstanding_loads-default-value","text":"The default value is: 4","title":"num_fp_outstanding_loads Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-num_fp_outstanding_mem/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/num_fp_outstanding_mem Number of outstanding memory operations. Determines the buffer size in the core's load/store unit. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* num_fp_outstanding_mem Type number num_fp_outstanding_mem Default Value The default value is: 1","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-num_fp_outstanding_mem/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/num_fp_outstanding_mem Number of outstanding memory operations. Determines the buffer size in the core's load/store unit. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-num_fp_outstanding_mem/#num_fp_outstanding_mem-type","text":"number","title":"num_fp_outstanding_mem Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-num_fp_outstanding_mem/#num_fp_outstanding_mem-default-value","text":"The default value is: 1","title":"num_fp_outstanding_mem Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-num_int_outstanding_loads/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/num_int_outstanding_loads Number of outstanding integer loads. Determines the buffer size in the core's load/store unit. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* num_int_outstanding_loads Type number num_int_outstanding_loads Default Value The default value is: 1","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-num_int_outstanding_loads/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/num_int_outstanding_loads Number of outstanding integer loads. Determines the buffer size in the core's load/store unit. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-num_int_outstanding_loads/#num_int_outstanding_loads-type","text":"number","title":"num_int_outstanding_loads Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-num_int_outstanding_loads/#num_int_outstanding_loads-default-value","text":"The default value is: 1","title":"num_int_outstanding_loads Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-num_int_outstanding_mem/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/num_int_outstanding_mem Number of outstanding memory operations. Determines the buffer size in the core's load/store unit. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* num_int_outstanding_mem Type number num_int_outstanding_mem Default Value The default value is: 1","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-num_int_outstanding_mem/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/num_int_outstanding_mem Number of outstanding memory operations. Determines the buffer size in the core's load/store unit. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-num_int_outstanding_mem/#num_int_outstanding_mem-type","text":"number","title":"num_int_outstanding_mem Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-num_int_outstanding_mem/#num_int_outstanding_mem-default-value","text":"The default value is: 1","title":"num_int_outstanding_mem Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-num_itlb_entries/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/num_itlb_entries Number of ITLB entries. Determines the core's size. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* num_itlb_entries Type number num_itlb_entries Default Value The default value is: 1","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-num_itlb_entries/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/num_itlb_entries Number of ITLB entries. Determines the core's size. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-num_itlb_entries/#num_itlb_entries-type","text":"number","title":"num_itlb_entries Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-num_itlb_entries/#num_itlb_entries-default-value","text":"The default value is: 1","title":"num_itlb_entries Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-num_sequencer_instructions/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/num_sequencer_instructions Amount of floating-point instruction the floating-point sequence buffer can hold. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* num_sequencer_instructions Type number num_sequencer_instructions Default Value The default value is: 16","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-num_sequencer_instructions/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/num_sequencer_instructions Amount of floating-point instruction the floating-point sequence buffer can hold. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-num_sequencer_instructions/#num_sequencer_instructions-type","text":"number","title":"num_sequencer_instructions Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-num_sequencer_instructions/#num_sequencer_instructions-default-value","text":"The default value is: 16","title":"num_sequencer_instructions Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssr-intersection-feature/","text":"SSR Intersection Feature Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssr_intersection Enable intersection between 3 SSRs for sparse-sparse processing. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* ssr_intersection Type boolean ( SSR Intersection Feature )","title":"SSR Intersection Feature Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssr-intersection-feature/#ssr-intersection-feature-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssr_intersection Enable intersection between 3 SSRs for sparse-sparse processing. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"SSR Intersection Feature Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssr-intersection-feature/#ssr_intersection-type","text":"boolean ( SSR Intersection Feature )","title":"ssr_intersection Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssr-intersection-triple-items/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssr_intersection_triple/items Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* items Type number","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssr-intersection-triple-items/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssr_intersection_triple/items Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssr-intersection-triple-items/#items-type","text":"number","title":"items Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssr-intersection-triple/","text":"SSR Intersection Triple Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssr_intersection_triple Indices of the SSRs forming an SSR intersection triple. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* ssr_intersection_triple Type number[] ssr_intersection_triple Constraints maximum number of items : the maximum number of items for this array is: 3 minimum number of items : the minimum number of items for this array is: 3 ssr_intersection_triple Default Value The default value is: [ 0 , 1 , 2 ]","title":"SSR Intersection Triple Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssr-intersection-triple/#ssr-intersection-triple-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssr_intersection_triple Indices of the SSRs forming an SSR intersection triple. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"SSR Intersection Triple Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssr-intersection-triple/#ssr_intersection_triple-type","text":"number[]","title":"ssr_intersection_triple Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssr-intersection-triple/#ssr_intersection_triple-constraints","text":"maximum number of items : the maximum number of items for this array is: 3 minimum number of items : the minimum number of items for this array is: 3","title":"ssr_intersection_triple Constraints"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssr-intersection-triple/#ssr_intersection_triple-default-value","text":"The default value is: [ 0 , 1 , 2 ]","title":"ssr_intersection_triple Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssr_mux_resp_depth/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssr_mux_resp_depth Depth of response buffer in the TCDM multiplexer arbitrating between core and SSR 0. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* ssr_mux_resp_depth Type number ssr_mux_resp_depth Default Value The default value is: 4","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssr_mux_resp_depth/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssr_mux_resp_depth Depth of response buffer in the TCDM multiplexer arbitrating between core and SSR 0. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssr_mux_resp_depth/#ssr_mux_resp_depth-type","text":"number","title":"ssr_mux_resp_depth Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssr_mux_resp_depth/#ssr_mux_resp_depth-default-value","text":"The default value is: 4","title":"ssr_mux_resp_depth Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-default-0/","text":"Untitled undefined type in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssrs/default/0 Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* 0 Type unknown","title":"Untitled undefined type in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-default-0/#untitled-undefined-type-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssrs/default/0 Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled undefined type in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-default-0/#0-type","text":"unknown","title":"0 Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-default-1/","text":"Untitled undefined type in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssrs/default/1 Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* 1 Type unknown","title":"Untitled undefined type in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-default-1/#untitled-undefined-type-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssrs/default/1 Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled undefined type in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-default-1/#1-type","text":"unknown","title":"1 Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-default-2/","text":"Untitled undefined type in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssrs/default/2 Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* 2 Type unknown","title":"Untitled undefined type in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-default-2/#untitled-undefined-type-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssrs/default/2 Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled undefined type in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-default-2/#2-type","text":"unknown","title":"2 Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-data_credits/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssrs/items/properties/data_credits Number of credits and buffer depth of the data word FIFO. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* data_credits Type number data_credits Constraints minimum : the value of this number must greater than or equal to: 1 data_credits Default Value The default value is: 4","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-data_credits/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssrs/items/properties/data_credits Number of credits and buffer depth of the data word FIFO. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-data_credits/#data_credits-type","text":"number","title":"data_credits Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-data_credits/#data_credits-constraints","text":"minimum : the value of this number must greater than or equal to: 1","title":"data_credits Constraints"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-data_credits/#data_credits-default-value","text":"The default value is: 4","title":"data_credits Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-index_credits/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssrs/items/properties/index_credits Number of credits and buffer depth of the index word FIFO. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* index_credits Type number index_credits Constraints minimum : the value of this number must greater than or equal to: 1 index_credits Default Value The default value is: 3","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-index_credits/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssrs/items/properties/index_credits Number of credits and buffer depth of the index word FIFO. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-index_credits/#index_credits-type","text":"number","title":"index_credits Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-index_credits/#index_credits-constraints","text":"minimum : the value of this number must greater than or equal to: 1","title":"index_credits Constraints"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-index_credits/#index_credits-default-value","text":"The default value is: 3","title":"index_credits Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-index_width/","text":"Untitled undefined type in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssrs/items/properties/index_width Internal bitwidth of indices in address generator; default covers full TCDM in a unit-stride 1D loop. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* index_width Type number index_width Constraints maximum : the value of this number must smaller than or equal to: 32 minimum : the value of this number must greater than or equal to: 1","title":"Untitled undefined type in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-index_width/#untitled-undefined-type-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssrs/items/properties/index_width Internal bitwidth of indices in address generator; default covers full TCDM in a unit-stride 1D loop. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled undefined type in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-index_width/#index_width-type","text":"number","title":"index_width Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-index_width/#index_width-constraints","text":"maximum : the value of this number must smaller than or equal to: 32 minimum : the value of this number must greater than or equal to: 1","title":"index_width Constraints"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-indir_out_spill/","text":"Untitled boolean in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssrs/items/properties/indir_out_spill Whether to cut timing paths with a spill register at the address generator output; added only if indirection extension enabled. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* indir_out_spill Type boolean indir_out_spill Default Value The default value is: true","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-indir_out_spill/#untitled-boolean-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssrs/items/properties/indir_out_spill Whether to cut timing paths with a spill register at the address generator output; added only if indirection extension enabled. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-indir_out_spill/#indir_out_spill-type","text":"boolean","title":"indir_out_spill Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-indir_out_spill/#indir_out_spill-default-value","text":"The default value is: true","title":"indir_out_spill Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-indirection/","text":"Untitled boolean in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssrs/items/properties/indirection Enable indirection extension. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* indirection Type boolean","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-indirection/#untitled-boolean-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssrs/items/properties/indirection Enable indirection extension. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-indirection/#indirection-type","text":"boolean","title":"indirection Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-isect_slave_credits/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssrs/items/properties/isect_slave_credits Number of elements by which intersected indices may outrun corresponding data; added only if this SSR is an intersection slave. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* isect_slave_credits Type number isect_slave_credits Constraints minimum : the value of this number must greater than or equal to: 2 isect_slave_credits Default Value The default value is: 8","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-isect_slave_credits/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssrs/items/properties/isect_slave_credits Number of elements by which intersected indices may outrun corresponding data; added only if this SSR is an intersection slave. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-isect_slave_credits/#isect_slave_credits-type","text":"number","title":"isect_slave_credits Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-isect_slave_credits/#isect_slave_credits-constraints","text":"minimum : the value of this number must greater than or equal to: 2","title":"isect_slave_credits Constraints"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-isect_slave_credits/#isect_slave_credits-default-value","text":"The default value is: 8","title":"isect_slave_credits Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-isect_slave_spill/","text":"Untitled boolean in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssrs/items/properties/isect_slave_spill Whether to cut timing paths with a spill register at the intersector index output; added only if this SSR is an intersection slave. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* isect_slave_spill Type boolean isect_slave_spill Default Value The default value is: true","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-isect_slave_spill/#untitled-boolean-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssrs/items/properties/isect_slave_spill Whether to cut timing paths with a spill register at the intersector index output; added only if this SSR is an intersection slave. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-isect_slave_spill/#isect_slave_spill-type","text":"boolean","title":"isect_slave_spill Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-isect_slave_spill/#isect_slave_spill-default-value","text":"The default value is: true","title":"isect_slave_spill Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-mux_resp_depth/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssrs/items/properties/mux_resp_depth Depth of response buffer in the TCDM multiplexer arbitrating between data and indices. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* mux_resp_depth Type number mux_resp_depth Constraints minimum : the value of this number must greater than or equal to: 1 mux_resp_depth Default Value The default value is: 3","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-mux_resp_depth/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssrs/items/properties/mux_resp_depth Depth of response buffer in the TCDM multiplexer arbitrating between data and indices. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-mux_resp_depth/#mux_resp_depth-type","text":"number","title":"mux_resp_depth Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-mux_resp_depth/#mux_resp_depth-constraints","text":"minimum : the value of this number must greater than or equal to: 1","title":"mux_resp_depth Constraints"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-mux_resp_depth/#mux_resp_depth-default-value","text":"The default value is: 3","title":"mux_resp_depth Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-num_loops/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssrs/items/properties/num_loops Number of nested hardware loops in address generator. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* num_loops Type number num_loops Constraints maximum : the value of this number must smaller than or equal to: 4 minimum : the value of this number must greater than or equal to: 1 num_loops Default Value The default value is: 4","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-num_loops/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssrs/items/properties/num_loops Number of nested hardware loops in address generator. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-num_loops/#num_loops-type","text":"number","title":"num_loops Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-num_loops/#num_loops-constraints","text":"maximum : the value of this number must smaller than or equal to: 4 minimum : the value of this number must greater than or equal to: 1","title":"num_loops Constraints"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-num_loops/#num_loops-default-value","text":"The default value is: 4","title":"num_loops Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-pointer_width/","text":"Untitled undefined type in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssrs/items/properties/pointer_width Internal bitwidth of pointers in address generator; default covers full TCDM Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* pointer_width Type number pointer_width Constraints maximum : the value of this number must smaller than or equal to: 32","title":"Untitled undefined type in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-pointer_width/#untitled-undefined-type-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssrs/items/properties/pointer_width Internal bitwidth of pointers in address generator; default covers full TCDM Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled undefined type in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-pointer_width/#pointer_width-type","text":"number","title":"pointer_width Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-pointer_width/#pointer_width-constraints","text":"maximum : the value of this number must smaller than or equal to: 32","title":"pointer_width Constraints"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-reg_idx/","text":"Untitled undefined type in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssrs/items/properties/reg_idx The floating-point register index this SSR is assigned to. If not assigned, the next available index counting from 0 is chosen. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* reg_idx Type number reg_idx Constraints maximum : the value of this number must smaller than or equal to: 31 minimum : the value of this number must greater than or equal to: 0","title":"Untitled undefined type in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-reg_idx/#untitled-undefined-type-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssrs/items/properties/reg_idx The floating-point register index this SSR is assigned to. If not assigned, the next available index counting from 0 is chosen. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled undefined type in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-reg_idx/#reg_idx-type","text":"number","title":"reg_idx Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-reg_idx/#reg_idx-constraints","text":"maximum : the value of this number must smaller than or equal to: 31 minimum : the value of this number must greater than or equal to: 0","title":"reg_idx Constraints"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-rpt_width/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssrs/items/properties/rpt_width Internal bitwidth of repetition counter for read streams. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* rpt_width Type number rpt_width Constraints maximum : the value of this number must smaller than or equal to: 32 minimum : the value of this number must greater than or equal to: 1 rpt_width Default Value The default value is: 4","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-rpt_width/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssrs/items/properties/rpt_width Internal bitwidth of repetition counter for read streams. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-rpt_width/#rpt_width-type","text":"number","title":"rpt_width Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-rpt_width/#rpt_width-constraints","text":"maximum : the value of this number must smaller than or equal to: 32 minimum : the value of this number must greater than or equal to: 1","title":"rpt_width Constraints"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-rpt_width/#rpt_width-default-value","text":"The default value is: 4","title":"rpt_width Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-shift_width/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssrs/items/properties/shift_width Internal bitwidth of additional left shift amount for indirect indices. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* shift_width Type number shift_width Constraints maximum : the value of this number must smaller than or equal to: 32 minimum : the value of this number must greater than or equal to: 1 shift_width Default Value The default value is: 3","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-shift_width/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssrs/items/properties/shift_width Internal bitwidth of additional left shift amount for indirect indices. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-shift_width/#shift_width-type","text":"number","title":"shift_width Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-shift_width/#shift_width-constraints","text":"maximum : the value of this number must smaller than or equal to: 32 minimum : the value of this number must greater than or equal to: 1","title":"shift_width Constraints"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description-properties-shift_width/#shift_width-default-value","text":"The default value is: 3","title":"shift_width Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/","text":"SSR Description Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssrs/items Description of a single Stream Semantic Register. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none snitch_cluster.schema.json* items Type object ( SSR Description ) SSR Description Properties Property Type Required Nullable Defined by reg_idx number Optional can be null Snitch Cluster Schema indirection boolean Optional cannot be null Snitch Cluster Schema indir_out_spill boolean Optional cannot be null Snitch Cluster Schema isect_slave_spill boolean Optional cannot be null Snitch Cluster Schema isect_slave_credits number Optional cannot be null Snitch Cluster Schema num_loops number Optional cannot be null Snitch Cluster Schema index_credits number Optional cannot be null Snitch Cluster Schema data_credits number Optional cannot be null Snitch Cluster Schema mux_resp_depth number Optional cannot be null Snitch Cluster Schema index_width number Optional can be null Snitch Cluster Schema pointer_width number Optional can be null Snitch Cluster Schema shift_width number Optional cannot be null Snitch Cluster Schema rpt_width number Optional cannot be null Snitch Cluster Schema reg_idx The floating-point register index this SSR is assigned to. If not assigned, the next available index counting from 0 is chosen. reg_idx is optional Type: number can be null defined in: Snitch Cluster Schema reg_idx Type number reg_idx Constraints maximum : the value of this number must smaller than or equal to: 31 minimum : the value of this number must greater than or equal to: 0 indirection Enable indirection extension. indirection is optional Type: boolean cannot be null defined in: Snitch Cluster Schema indirection Type boolean indir_out_spill Whether to cut timing paths with a spill register at the address generator output; added only if indirection extension enabled. indir_out_spill is optional Type: boolean cannot be null defined in: Snitch Cluster Schema indir_out_spill Type boolean indir_out_spill Default Value The default value is: true isect_slave_spill Whether to cut timing paths with a spill register at the intersector index output; added only if this SSR is an intersection slave. isect_slave_spill is optional Type: boolean cannot be null defined in: Snitch Cluster Schema isect_slave_spill Type boolean isect_slave_spill Default Value The default value is: true isect_slave_credits Number of elements by which intersected indices may outrun corresponding data; added only if this SSR is an intersection slave. isect_slave_credits is optional Type: number cannot be null defined in: Snitch Cluster Schema isect_slave_credits Type number isect_slave_credits Constraints minimum : the value of this number must greater than or equal to: 2 isect_slave_credits Default Value The default value is: 8 num_loops Number of nested hardware loops in address generator. num_loops is optional Type: number cannot be null defined in: Snitch Cluster Schema num_loops Type number num_loops Constraints maximum : the value of this number must smaller than or equal to: 4 minimum : the value of this number must greater than or equal to: 1 num_loops Default Value The default value is: 4 index_credits Number of credits and buffer depth of the index word FIFO. index_credits is optional Type: number cannot be null defined in: Snitch Cluster Schema index_credits Type number index_credits Constraints minimum : the value of this number must greater than or equal to: 1 index_credits Default Value The default value is: 3 data_credits Number of credits and buffer depth of the data word FIFO. data_credits is optional Type: number cannot be null defined in: Snitch Cluster Schema data_credits Type number data_credits Constraints minimum : the value of this number must greater than or equal to: 1 data_credits Default Value The default value is: 4 mux_resp_depth Depth of response buffer in the TCDM multiplexer arbitrating between data and indices. mux_resp_depth is optional Type: number cannot be null defined in: Snitch Cluster Schema mux_resp_depth Type number mux_resp_depth Constraints minimum : the value of this number must greater than or equal to: 1 mux_resp_depth Default Value The default value is: 3 index_width Internal bitwidth of indices in address generator; default covers full TCDM in a unit-stride 1D loop. index_width is optional Type: number can be null defined in: Snitch Cluster Schema index_width Type number index_width Constraints maximum : the value of this number must smaller than or equal to: 32 minimum : the value of this number must greater than or equal to: 1 pointer_width Internal bitwidth of pointers in address generator; default covers full TCDM pointer_width is optional Type: number can be null defined in: Snitch Cluster Schema pointer_width Type number pointer_width Constraints maximum : the value of this number must smaller than or equal to: 32 shift_width Internal bitwidth of additional left shift amount for indirect indices. shift_width is optional Type: number cannot be null defined in: Snitch Cluster Schema shift_width Type number shift_width Constraints maximum : the value of this number must smaller than or equal to: 32 minimum : the value of this number must greater than or equal to: 1 shift_width Default Value The default value is: 3 rpt_width Internal bitwidth of repetition counter for read streams. rpt_width is optional Type: number cannot be null defined in: Snitch Cluster Schema rpt_width Type number rpt_width Constraints maximum : the value of this number must smaller than or equal to: 32 minimum : the value of this number must greater than or equal to: 1 rpt_width Default Value The default value is: 4","title":"SSR Description Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#ssr-description-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssrs/items Description of a single Stream Semantic Register. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none snitch_cluster.schema.json*","title":"SSR Description Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#items-type","text":"object ( SSR Description )","title":"items Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#ssr-description-properties","text":"Property Type Required Nullable Defined by reg_idx number Optional can be null Snitch Cluster Schema indirection boolean Optional cannot be null Snitch Cluster Schema indir_out_spill boolean Optional cannot be null Snitch Cluster Schema isect_slave_spill boolean Optional cannot be null Snitch Cluster Schema isect_slave_credits number Optional cannot be null Snitch Cluster Schema num_loops number Optional cannot be null Snitch Cluster Schema index_credits number Optional cannot be null Snitch Cluster Schema data_credits number Optional cannot be null Snitch Cluster Schema mux_resp_depth number Optional cannot be null Snitch Cluster Schema index_width number Optional can be null Snitch Cluster Schema pointer_width number Optional can be null Snitch Cluster Schema shift_width number Optional cannot be null Snitch Cluster Schema rpt_width number Optional cannot be null Snitch Cluster Schema","title":"SSR Description Properties"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#reg_idx","text":"The floating-point register index this SSR is assigned to. If not assigned, the next available index counting from 0 is chosen. reg_idx is optional Type: number can be null defined in: Snitch Cluster Schema","title":"reg_idx"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#reg_idx-type","text":"number","title":"reg_idx Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#reg_idx-constraints","text":"maximum : the value of this number must smaller than or equal to: 31 minimum : the value of this number must greater than or equal to: 0","title":"reg_idx Constraints"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#indirection","text":"Enable indirection extension. indirection is optional Type: boolean cannot be null defined in: Snitch Cluster Schema","title":"indirection"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#indirection-type","text":"boolean","title":"indirection Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#indir_out_spill","text":"Whether to cut timing paths with a spill register at the address generator output; added only if indirection extension enabled. indir_out_spill is optional Type: boolean cannot be null defined in: Snitch Cluster Schema","title":"indir_out_spill"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#indir_out_spill-type","text":"boolean","title":"indir_out_spill Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#indir_out_spill-default-value","text":"The default value is: true","title":"indir_out_spill Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#isect_slave_spill","text":"Whether to cut timing paths with a spill register at the intersector index output; added only if this SSR is an intersection slave. isect_slave_spill is optional Type: boolean cannot be null defined in: Snitch Cluster Schema","title":"isect_slave_spill"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#isect_slave_spill-type","text":"boolean","title":"isect_slave_spill Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#isect_slave_spill-default-value","text":"The default value is: true","title":"isect_slave_spill Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#isect_slave_credits","text":"Number of elements by which intersected indices may outrun corresponding data; added only if this SSR is an intersection slave. isect_slave_credits is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"isect_slave_credits"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#isect_slave_credits-type","text":"number","title":"isect_slave_credits Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#isect_slave_credits-constraints","text":"minimum : the value of this number must greater than or equal to: 2","title":"isect_slave_credits Constraints"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#isect_slave_credits-default-value","text":"The default value is: 8","title":"isect_slave_credits Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#num_loops","text":"Number of nested hardware loops in address generator. num_loops is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"num_loops"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#num_loops-type","text":"number","title":"num_loops Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#num_loops-constraints","text":"maximum : the value of this number must smaller than or equal to: 4 minimum : the value of this number must greater than or equal to: 1","title":"num_loops Constraints"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#num_loops-default-value","text":"The default value is: 4","title":"num_loops Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#index_credits","text":"Number of credits and buffer depth of the index word FIFO. index_credits is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"index_credits"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#index_credits-type","text":"number","title":"index_credits Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#index_credits-constraints","text":"minimum : the value of this number must greater than or equal to: 1","title":"index_credits Constraints"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#index_credits-default-value","text":"The default value is: 3","title":"index_credits Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#data_credits","text":"Number of credits and buffer depth of the data word FIFO. data_credits is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"data_credits"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#data_credits-type","text":"number","title":"data_credits Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#data_credits-constraints","text":"minimum : the value of this number must greater than or equal to: 1","title":"data_credits Constraints"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#data_credits-default-value","text":"The default value is: 4","title":"data_credits Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#mux_resp_depth","text":"Depth of response buffer in the TCDM multiplexer arbitrating between data and indices. mux_resp_depth is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"mux_resp_depth"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#mux_resp_depth-type","text":"number","title":"mux_resp_depth Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#mux_resp_depth-constraints","text":"minimum : the value of this number must greater than or equal to: 1","title":"mux_resp_depth Constraints"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#mux_resp_depth-default-value","text":"The default value is: 3","title":"mux_resp_depth Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#index_width","text":"Internal bitwidth of indices in address generator; default covers full TCDM in a unit-stride 1D loop. index_width is optional Type: number can be null defined in: Snitch Cluster Schema","title":"index_width"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#index_width-type","text":"number","title":"index_width Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#index_width-constraints","text":"maximum : the value of this number must smaller than or equal to: 32 minimum : the value of this number must greater than or equal to: 1","title":"index_width Constraints"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#pointer_width","text":"Internal bitwidth of pointers in address generator; default covers full TCDM pointer_width is optional Type: number can be null defined in: Snitch Cluster Schema","title":"pointer_width"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#pointer_width-type","text":"number","title":"pointer_width Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#pointer_width-constraints","text":"maximum : the value of this number must smaller than or equal to: 32","title":"pointer_width Constraints"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#shift_width","text":"Internal bitwidth of additional left shift amount for indirect indices. shift_width is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"shift_width"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#shift_width-type","text":"number","title":"shift_width Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#shift_width-constraints","text":"maximum : the value of this number must smaller than or equal to: 32 minimum : the value of this number must greater than or equal to: 1","title":"shift_width Constraints"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#shift_width-default-value","text":"The default value is: 3","title":"shift_width Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#rpt_width","text":"Internal bitwidth of repetition counter for read streams. rpt_width is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"rpt_width"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#rpt_width-type","text":"number","title":"rpt_width Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#rpt_width-constraints","text":"maximum : the value of this number must smaller than or equal to: 32 minimum : the value of this number must greater than or equal to: 1","title":"rpt_width Constraints"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs-ssr-description/#rpt_width-default-value","text":"The default value is: 4","title":"rpt_width Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs/","text":"SSRs Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssrs List of all SSRs in the respective core. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* ssrs Type object[] ( SSR Description ) ssrs Constraints minimum number of items : the minimum number of items for this array is: 0 ssrs Default Value The default value is: [ {}, {}, {} ]","title":"SSRs Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs/#ssrs-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/ssrs List of all SSRs in the respective core. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"SSRs Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs/#ssrs-type","text":"object[] ( SSR Description )","title":"ssrs Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs/#ssrs-constraints","text":"minimum number of items : the minimum number of items for this array is: 0","title":"ssrs Constraints"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-ssrs/#ssrs-default-value","text":"The default value is: [ {}, {}, {} ]","title":"ssrs Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-xdiv_sqrt/","text":"Untitled boolean in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/Xdiv_sqrt Enable hardware support for floating-point division and square-root. The iterative floating-point unit is known to produce some rounding inaccuracies so it is disabled by default. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* Xdiv_sqrt Type boolean","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-xdiv_sqrt/#untitled-boolean-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/Xdiv_sqrt Enable hardware support for floating-point division and square-root. The iterative floating-point unit is known to produce some rounding inaccuracies so it is disabled by default. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-xdiv_sqrt/#xdiv_sqrt-type","text":"boolean","title":"Xdiv_sqrt Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-xdma-extension/","text":"Xdma Extension Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/xdma Direct memory access (Xdma) custom extension. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* xdma Type boolean ( Xdma Extension )","title":"Xdma Extension Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-xdma-extension/#xdma-extension-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/xdma Direct memory access (Xdma) custom extension. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Xdma Extension Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-xdma-extension/#xdma-type","text":"boolean ( Xdma Extension )","title":"xdma Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-xf16-16-bit-float-extension/","text":"Xf16 16-bit Float Extension Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/xf16 Enable Smallfloat Xf16 extension (IEEE 16-bit float). Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* xf16 Type boolean ( Xf16 16-bit Float Extension )","title":"Xf16 16-bit Float Extension Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-xf16-16-bit-float-extension/#xf16-16-bit-float-extension-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/xf16 Enable Smallfloat Xf16 extension (IEEE 16-bit float). Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Xf16 16-bit Float Extension Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-xf16-16-bit-float-extension/#xf16-type","text":"boolean ( Xf16 16-bit Float Extension )","title":"xf16 Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-xf16alt-16-bit-brain-float-extension/","text":"Xf16alt 16-bit Brain-Float Extension Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/xf16alt Enable Smallfloat Xf16alt extension, also known as brain-float. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* xf16alt Type boolean ( Xf16alt 16-bit Brain-Float Extension )","title":"Xf16alt 16-bit Brain-Float Extension Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-xf16alt-16-bit-brain-float-extension/#xf16alt-16-bit-brain-float-extension-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/xf16alt Enable Smallfloat Xf16alt extension, also known as brain-float. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Xf16alt 16-bit Brain-Float Extension Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-xf16alt-16-bit-brain-float-extension/#xf16alt-type","text":"boolean ( Xf16alt 16-bit Brain-Float Extension )","title":"xf16alt Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-xf8-8-bit-float-extension-1/","text":"Xf8 8-bit Float Extension Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/xf8alt Enable Smallfloat Xf8alt extension. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* xf8alt Type boolean ( Xf8 8-bit Float Extension )","title":"Xf8 8-bit Float Extension Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-xf8-8-bit-float-extension-1/#xf8-8-bit-float-extension-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/xf8alt Enable Smallfloat Xf8alt extension. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Xf8 8-bit Float Extension Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-xf8-8-bit-float-extension-1/#xf8alt-type","text":"boolean ( Xf8 8-bit Float Extension )","title":"xf8alt Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-xf8-8-bit-float-extension/","text":"Xf8 8-bit Float Extension Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/xf8 Enable Smallfloat Xf8 extension (IEEE 8-bit float). Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* xf8 Type boolean ( Xf8 8-bit Float Extension )","title":"Xf8 8-bit Float Extension Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-xf8-8-bit-float-extension/#xf8-8-bit-float-extension-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/xf8 Enable Smallfloat Xf8 extension (IEEE 8-bit float). Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Xf8 8-bit Float Extension Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-xf8-8-bit-float-extension/#xf8-type","text":"boolean ( Xf8 8-bit Float Extension )","title":"xf8 Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-xfdotp-extension/","text":"Xfdotp Extension Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/xfdotp Enable DOTP extensions. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* xfdotp Type boolean ( Xfdotp Extension )","title":"Xfdotp Extension Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-xfdotp-extension/#xfdotp-extension-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/xfdotp Enable DOTP extensions. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Xfdotp Extension Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-xfdotp-extension/#xfdotp-type","text":"boolean ( Xfdotp Extension )","title":"xfdotp Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-xfvec-extension/","text":"Xfvec Extension Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/xfvec Enable Smallfloat vector extension (SIMD). Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* xfvec Type boolean ( Xfvec Extension )","title":"Xfvec Extension Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-xfvec-extension/#xfvec-extension-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items/properties/xfvec Enable Smallfloat vector extension (SIMD). Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Xfvec Extension Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description-properties-xfvec-extension/#xfvec-type","text":"boolean ( Xfvec Extension )","title":"xfvec Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/","text":"Core Description Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items Description of a single core. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none snitch_cluster.schema.json* items Type object ( Core Description ) Core Description Properties Property Type Required Nullable Defined by isa string Optional cannot be null Snitch Cluster Schema Xdiv_sqrt boolean Optional cannot be null Snitch Cluster Schema xssr boolean Optional cannot be null Snitch Cluster Schema xfrep boolean Optional cannot be null Snitch Cluster Schema xdma boolean Optional cannot be null Snitch Cluster Schema xf8 boolean Optional cannot be null Snitch Cluster Schema xf8alt boolean Optional cannot be null Snitch Cluster Schema xf16 boolean Optional cannot be null Snitch Cluster Schema xf16alt boolean Optional cannot be null Snitch Cluster Schema xfdotp boolean Optional cannot be null Snitch Cluster Schema xfvec boolean Optional cannot be null Snitch Cluster Schema num_int_outstanding_loads number Optional cannot be null Snitch Cluster Schema num_int_outstanding_mem number Optional cannot be null Snitch Cluster Schema num_fp_outstanding_loads number Optional cannot be null Snitch Cluster Schema num_fp_outstanding_mem number Optional cannot be null Snitch Cluster Schema num_sequencer_instructions number Optional cannot be null Snitch Cluster Schema num_itlb_entries number Optional cannot be null Snitch Cluster Schema num_dtlb_entries number Optional cannot be null Snitch Cluster Schema ssr_intersection boolean Optional cannot be null Snitch Cluster Schema ssr_intersection_triple array Optional cannot be null Snitch Cluster Schema ssr_mux_resp_depth number Optional cannot be null Snitch Cluster Schema ssrs array Optional cannot be null Snitch Cluster Schema isa ISA string as defined by the RISC-V standard. Only contain the standardized ISA extensions. isa is optional Type: string ( ISA String containing RISC-V standard extensions. ) cannot be null defined in: Snitch Cluster Schema isa Type string ( ISA String containing RISC-V standard extensions. ) isa Default Value The default value is: \"rv32imafd\" isa Examples \"rv32imafd\" Xdiv_sqrt Enable hardware support for floating-point division and square-root. The iterative floating-point unit is known to produce some rounding inaccuracies so it is disabled by default. Xdiv_sqrt is optional Type: boolean cannot be null defined in: Snitch Cluster Schema Xdiv_sqrt Type boolean xssr Stream Semantic Registers (Xssr) custom extension. xssr is optional Type: boolean ( Enable Xssr Extension ) cannot be null defined in: Snitch Cluster Schema xssr Type boolean ( Enable Xssr Extension ) xssr Default Value The default value is: true xfrep Floating-point repetition buffer (Xfrep) custom extension. xfrep is optional Type: boolean ( Enable Xfrep Extension ) cannot be null defined in: Snitch Cluster Schema xfrep Type boolean ( Enable Xfrep Extension ) xfrep Default Value The default value is: true xdma Direct memory access (Xdma) custom extension. xdma is optional Type: boolean ( Xdma Extension ) cannot be null defined in: Snitch Cluster Schema xdma Type boolean ( Xdma Extension ) xf8 Enable Smallfloat Xf8 extension (IEEE 8-bit float). xf8 is optional Type: boolean ( Xf8 8-bit Float Extension ) cannot be null defined in: Snitch Cluster Schema xf8 Type boolean ( Xf8 8-bit Float Extension ) xf8alt Enable Smallfloat Xf8alt extension. xf8alt is optional Type: boolean ( Xf8 8-bit Float Extension ) cannot be null defined in: Snitch Cluster Schema xf8alt Type boolean ( Xf8 8-bit Float Extension ) xf16 Enable Smallfloat Xf16 extension (IEEE 16-bit float). xf16 is optional Type: boolean ( Xf16 16-bit Float Extension ) cannot be null defined in: Snitch Cluster Schema xf16 Type boolean ( Xf16 16-bit Float Extension ) xf16alt Enable Smallfloat Xf16alt extension, also known as brain-float. xf16alt is optional Type: boolean ( Xf16alt 16-bit Brain-Float Extension ) cannot be null defined in: Snitch Cluster Schema xf16alt Type boolean ( Xf16alt 16-bit Brain-Float Extension ) xfdotp Enable DOTP extensions. xfdotp is optional Type: boolean ( Xfdotp Extension ) cannot be null defined in: Snitch Cluster Schema xfdotp Type boolean ( Xfdotp Extension ) xfvec Enable Smallfloat vector extension (SIMD). xfvec is optional Type: boolean ( Xfvec Extension ) cannot be null defined in: Snitch Cluster Schema xfvec Type boolean ( Xfvec Extension ) num_int_outstanding_loads Number of outstanding integer loads. Determines the buffer size in the core's load/store unit. num_int_outstanding_loads is optional Type: number cannot be null defined in: Snitch Cluster Schema num_int_outstanding_loads Type number num_int_outstanding_loads Default Value The default value is: 1 num_int_outstanding_mem Number of outstanding memory operations. Determines the buffer size in the core's load/store unit. num_int_outstanding_mem is optional Type: number cannot be null defined in: Snitch Cluster Schema num_int_outstanding_mem Type number num_int_outstanding_mem Default Value The default value is: 1 num_fp_outstanding_loads Number of outstanding floating-point loads. Determines the buffer size in the FPU's load/store unit. num_fp_outstanding_loads is optional Type: number cannot be null defined in: Snitch Cluster Schema num_fp_outstanding_loads Type number num_fp_outstanding_loads Default Value The default value is: 4 num_fp_outstanding_mem Number of outstanding memory operations. Determines the buffer size in the core's load/store unit. num_fp_outstanding_mem is optional Type: number cannot be null defined in: Snitch Cluster Schema num_fp_outstanding_mem Type number num_fp_outstanding_mem Default Value The default value is: 1 num_sequencer_instructions Amount of floating-point instruction the floating-point sequence buffer can hold. num_sequencer_instructions is optional Type: number cannot be null defined in: Snitch Cluster Schema num_sequencer_instructions Type number num_sequencer_instructions Default Value The default value is: 16 num_itlb_entries Number of ITLB entries. Determines the core's size. num_itlb_entries is optional Type: number cannot be null defined in: Snitch Cluster Schema num_itlb_entries Type number num_itlb_entries Default Value The default value is: 1 num_dtlb_entries Number of DTLB entries. Determines the core's size. num_dtlb_entries is optional Type: number cannot be null defined in: Snitch Cluster Schema num_dtlb_entries Type number num_dtlb_entries Default Value The default value is: 2 ssr_intersection Enable intersection between 3 SSRs for sparse-sparse processing. ssr_intersection is optional Type: boolean ( SSR Intersection Feature ) cannot be null defined in: Snitch Cluster Schema ssr_intersection Type boolean ( SSR Intersection Feature ) ssr_intersection_triple Indices of the SSRs forming an SSR intersection triple. ssr_intersection_triple is optional Type: number[] cannot be null defined in: Snitch Cluster Schema ssr_intersection_triple Type number[] ssr_intersection_triple Constraints maximum number of items : the maximum number of items for this array is: 3 minimum number of items : the minimum number of items for this array is: 3 ssr_intersection_triple Default Value The default value is: [ 0 , 1 , 2 ] ssr_mux_resp_depth Depth of response buffer in the TCDM multiplexer arbitrating between core and SSR 0. ssr_mux_resp_depth is optional Type: number cannot be null defined in: Snitch Cluster Schema ssr_mux_resp_depth Type number ssr_mux_resp_depth Default Value The default value is: 4 ssrs List of all SSRs in the respective core. ssrs is optional Type: object[] ( SSR Description ) cannot be null defined in: Snitch Cluster Schema ssrs Type object[] ( SSR Description ) ssrs Constraints minimum number of items : the minimum number of items for this array is: 0 ssrs Default Value The default value is: [ {}, {}, {} ]","title":"Core Description Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#core-description-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores/items Description of a single core. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none snitch_cluster.schema.json*","title":"Core Description Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#items-type","text":"object ( Core Description )","title":"items Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#core-description-properties","text":"Property Type Required Nullable Defined by isa string Optional cannot be null Snitch Cluster Schema Xdiv_sqrt boolean Optional cannot be null Snitch Cluster Schema xssr boolean Optional cannot be null Snitch Cluster Schema xfrep boolean Optional cannot be null Snitch Cluster Schema xdma boolean Optional cannot be null Snitch Cluster Schema xf8 boolean Optional cannot be null Snitch Cluster Schema xf8alt boolean Optional cannot be null Snitch Cluster Schema xf16 boolean Optional cannot be null Snitch Cluster Schema xf16alt boolean Optional cannot be null Snitch Cluster Schema xfdotp boolean Optional cannot be null Snitch Cluster Schema xfvec boolean Optional cannot be null Snitch Cluster Schema num_int_outstanding_loads number Optional cannot be null Snitch Cluster Schema num_int_outstanding_mem number Optional cannot be null Snitch Cluster Schema num_fp_outstanding_loads number Optional cannot be null Snitch Cluster Schema num_fp_outstanding_mem number Optional cannot be null Snitch Cluster Schema num_sequencer_instructions number Optional cannot be null Snitch Cluster Schema num_itlb_entries number Optional cannot be null Snitch Cluster Schema num_dtlb_entries number Optional cannot be null Snitch Cluster Schema ssr_intersection boolean Optional cannot be null Snitch Cluster Schema ssr_intersection_triple array Optional cannot be null Snitch Cluster Schema ssr_mux_resp_depth number Optional cannot be null Snitch Cluster Schema ssrs array Optional cannot be null Snitch Cluster Schema","title":"Core Description Properties"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#isa","text":"ISA string as defined by the RISC-V standard. Only contain the standardized ISA extensions. isa is optional Type: string ( ISA String containing RISC-V standard extensions. ) cannot be null defined in: Snitch Cluster Schema","title":"isa"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#isa-type","text":"string ( ISA String containing RISC-V standard extensions. )","title":"isa Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#isa-default-value","text":"The default value is: \"rv32imafd\"","title":"isa Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#isa-examples","text":"\"rv32imafd\"","title":"isa Examples"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#xdiv_sqrt","text":"Enable hardware support for floating-point division and square-root. The iterative floating-point unit is known to produce some rounding inaccuracies so it is disabled by default. Xdiv_sqrt is optional Type: boolean cannot be null defined in: Snitch Cluster Schema","title":"Xdiv_sqrt"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#xdiv_sqrt-type","text":"boolean","title":"Xdiv_sqrt Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#xssr","text":"Stream Semantic Registers (Xssr) custom extension. xssr is optional Type: boolean ( Enable Xssr Extension ) cannot be null defined in: Snitch Cluster Schema","title":"xssr"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#xssr-type","text":"boolean ( Enable Xssr Extension )","title":"xssr Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#xssr-default-value","text":"The default value is: true","title":"xssr Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#xfrep","text":"Floating-point repetition buffer (Xfrep) custom extension. xfrep is optional Type: boolean ( Enable Xfrep Extension ) cannot be null defined in: Snitch Cluster Schema","title":"xfrep"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#xfrep-type","text":"boolean ( Enable Xfrep Extension )","title":"xfrep Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#xfrep-default-value","text":"The default value is: true","title":"xfrep Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#xdma","text":"Direct memory access (Xdma) custom extension. xdma is optional Type: boolean ( Xdma Extension ) cannot be null defined in: Snitch Cluster Schema","title":"xdma"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#xdma-type","text":"boolean ( Xdma Extension )","title":"xdma Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#xf8","text":"Enable Smallfloat Xf8 extension (IEEE 8-bit float). xf8 is optional Type: boolean ( Xf8 8-bit Float Extension ) cannot be null defined in: Snitch Cluster Schema","title":"xf8"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#xf8-type","text":"boolean ( Xf8 8-bit Float Extension )","title":"xf8 Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#xf8alt","text":"Enable Smallfloat Xf8alt extension. xf8alt is optional Type: boolean ( Xf8 8-bit Float Extension ) cannot be null defined in: Snitch Cluster Schema","title":"xf8alt"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#xf8alt-type","text":"boolean ( Xf8 8-bit Float Extension )","title":"xf8alt Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#xf16","text":"Enable Smallfloat Xf16 extension (IEEE 16-bit float). xf16 is optional Type: boolean ( Xf16 16-bit Float Extension ) cannot be null defined in: Snitch Cluster Schema","title":"xf16"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#xf16-type","text":"boolean ( Xf16 16-bit Float Extension )","title":"xf16 Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#xf16alt","text":"Enable Smallfloat Xf16alt extension, also known as brain-float. xf16alt is optional Type: boolean ( Xf16alt 16-bit Brain-Float Extension ) cannot be null defined in: Snitch Cluster Schema","title":"xf16alt"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#xf16alt-type","text":"boolean ( Xf16alt 16-bit Brain-Float Extension )","title":"xf16alt Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#xfdotp","text":"Enable DOTP extensions. xfdotp is optional Type: boolean ( Xfdotp Extension ) cannot be null defined in: Snitch Cluster Schema","title":"xfdotp"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#xfdotp-type","text":"boolean ( Xfdotp Extension )","title":"xfdotp Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#xfvec","text":"Enable Smallfloat vector extension (SIMD). xfvec is optional Type: boolean ( Xfvec Extension ) cannot be null defined in: Snitch Cluster Schema","title":"xfvec"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#xfvec-type","text":"boolean ( Xfvec Extension )","title":"xfvec Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#num_int_outstanding_loads","text":"Number of outstanding integer loads. Determines the buffer size in the core's load/store unit. num_int_outstanding_loads is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"num_int_outstanding_loads"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#num_int_outstanding_loads-type","text":"number","title":"num_int_outstanding_loads Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#num_int_outstanding_loads-default-value","text":"The default value is: 1","title":"num_int_outstanding_loads Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#num_int_outstanding_mem","text":"Number of outstanding memory operations. Determines the buffer size in the core's load/store unit. num_int_outstanding_mem is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"num_int_outstanding_mem"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#num_int_outstanding_mem-type","text":"number","title":"num_int_outstanding_mem Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#num_int_outstanding_mem-default-value","text":"The default value is: 1","title":"num_int_outstanding_mem Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#num_fp_outstanding_loads","text":"Number of outstanding floating-point loads. Determines the buffer size in the FPU's load/store unit. num_fp_outstanding_loads is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"num_fp_outstanding_loads"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#num_fp_outstanding_loads-type","text":"number","title":"num_fp_outstanding_loads Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#num_fp_outstanding_loads-default-value","text":"The default value is: 4","title":"num_fp_outstanding_loads Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#num_fp_outstanding_mem","text":"Number of outstanding memory operations. Determines the buffer size in the core's load/store unit. num_fp_outstanding_mem is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"num_fp_outstanding_mem"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#num_fp_outstanding_mem-type","text":"number","title":"num_fp_outstanding_mem Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#num_fp_outstanding_mem-default-value","text":"The default value is: 1","title":"num_fp_outstanding_mem Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#num_sequencer_instructions","text":"Amount of floating-point instruction the floating-point sequence buffer can hold. num_sequencer_instructions is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"num_sequencer_instructions"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#num_sequencer_instructions-type","text":"number","title":"num_sequencer_instructions Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#num_sequencer_instructions-default-value","text":"The default value is: 16","title":"num_sequencer_instructions Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#num_itlb_entries","text":"Number of ITLB entries. Determines the core's size. num_itlb_entries is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"num_itlb_entries"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#num_itlb_entries-type","text":"number","title":"num_itlb_entries Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#num_itlb_entries-default-value","text":"The default value is: 1","title":"num_itlb_entries Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#num_dtlb_entries","text":"Number of DTLB entries. Determines the core's size. num_dtlb_entries is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"num_dtlb_entries"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#num_dtlb_entries-type","text":"number","title":"num_dtlb_entries Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#num_dtlb_entries-default-value","text":"The default value is: 2","title":"num_dtlb_entries Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#ssr_intersection","text":"Enable intersection between 3 SSRs for sparse-sparse processing. ssr_intersection is optional Type: boolean ( SSR Intersection Feature ) cannot be null defined in: Snitch Cluster Schema","title":"ssr_intersection"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#ssr_intersection-type","text":"boolean ( SSR Intersection Feature )","title":"ssr_intersection Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#ssr_intersection_triple","text":"Indices of the SSRs forming an SSR intersection triple. ssr_intersection_triple is optional Type: number[] cannot be null defined in: Snitch Cluster Schema","title":"ssr_intersection_triple"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#ssr_intersection_triple-type","text":"number[]","title":"ssr_intersection_triple Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#ssr_intersection_triple-constraints","text":"maximum number of items : the maximum number of items for this array is: 3 minimum number of items : the minimum number of items for this array is: 3","title":"ssr_intersection_triple Constraints"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#ssr_intersection_triple-default-value","text":"The default value is: [ 0 , 1 , 2 ]","title":"ssr_intersection_triple Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#ssr_mux_resp_depth","text":"Depth of response buffer in the TCDM multiplexer arbitrating between core and SSR 0. ssr_mux_resp_depth is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"ssr_mux_resp_depth"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#ssr_mux_resp_depth-type","text":"number","title":"ssr_mux_resp_depth Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#ssr_mux_resp_depth-default-value","text":"The default value is: 4","title":"ssr_mux_resp_depth Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#ssrs","text":"List of all SSRs in the respective core. ssrs is optional Type: object[] ( SSR Description ) cannot be null defined in: Snitch Cluster Schema","title":"ssrs"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#ssrs-type","text":"object[] ( SSR Description )","title":"ssrs Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#ssrs-constraints","text":"minimum number of items : the minimum number of items for this array is: 0","title":"ssrs Constraints"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores-core-description/#ssrs-default-value","text":"The default value is: [ {}, {}, {} ]","title":"ssrs Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores/","text":"Cores Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores List of all cores in the respective hive. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* cores Type object[] ( Core Description ) cores Constraints minimum number of items : the minimum number of items for this array is: 1","title":"Cores Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores/#cores-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/cores List of all cores in the respective hive. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Cores Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores/#cores-type","text":"object[] ( Core Description )","title":"cores Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-cores/#cores-constraints","text":"minimum number of items : the minimum number of items for this array is: 1","title":"cores Constraints"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-hives-instruction-cache-configuration-default/","text":"Untitled undefined type in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/icache/default Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* default Type unknown","title":"Untitled undefined type in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-hives-instruction-cache-configuration-default/#untitled-undefined-type-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/icache/default Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled undefined type in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-hives-instruction-cache-configuration-default/#default-type","text":"unknown","title":"default Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-hives-instruction-cache-configuration-properties-cacheline/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/icache/properties/cacheline Cacheline/Word size in bits. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* cacheline Type number","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-hives-instruction-cache-configuration-properties-cacheline/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/icache/properties/cacheline Cacheline/Word size in bits. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-hives-instruction-cache-configuration-properties-cacheline/#cacheline-type","text":"number","title":"cacheline Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-hives-instruction-cache-configuration-properties-sets/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/icache/properties/sets Number of ways. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* sets Type number","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-hives-instruction-cache-configuration-properties-sets/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/icache/properties/sets Number of ways. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-hives-instruction-cache-configuration-properties-sets/#sets-type","text":"number","title":"sets Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-hives-instruction-cache-configuration-properties-size/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/icache/properties/size Total instruction cache size in KiByte. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* size Type number","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-hives-instruction-cache-configuration-properties-size/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/icache/properties/size Total instruction cache size in KiByte. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-hives-instruction-cache-configuration-properties-size/#size-type","text":"number","title":"size Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-hives-instruction-cache-configuration/","text":"Hive's instruction cache configuration. Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/icache Detailed configuration of the current Hive's instruction cache. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none snitch_cluster.schema.json* icache Type object ( Hive's instruction cache configuration. ) icache Default Value The default value is: { \"size\" : 8 , \"sets\" : 2 , \"cacheline\" : 128 } Hive's instruction cache configuration. Properties Property Type Required Nullable Defined by size number Optional cannot be null Snitch Cluster Schema sets number Optional cannot be null Snitch Cluster Schema cacheline number Optional cannot be null Snitch Cluster Schema size Total instruction cache size in KiByte. size is optional Type: number cannot be null defined in: Snitch Cluster Schema size Type number sets Number of ways. sets is optional Type: number cannot be null defined in: Snitch Cluster Schema sets Type number cacheline Cacheline/Word size in bits. cacheline is optional Type: number cannot be null defined in: Snitch Cluster Schema cacheline Type number","title":"Hive's instruction cache configuration. Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-hives-instruction-cache-configuration/#hives-instruction-cache-configuration-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items/properties/icache Detailed configuration of the current Hive's instruction cache. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none snitch_cluster.schema.json*","title":"Hive's instruction cache configuration. Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-hives-instruction-cache-configuration/#icache-type","text":"object ( Hive's instruction cache configuration. )","title":"icache Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-hives-instruction-cache-configuration/#icache-default-value","text":"The default value is: { \"size\" : 8 , \"sets\" : 2 , \"cacheline\" : 128 }","title":"icache Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-hives-instruction-cache-configuration/#hives-instruction-cache-configuration-properties","text":"Property Type Required Nullable Defined by size number Optional cannot be null Snitch Cluster Schema sets number Optional cannot be null Snitch Cluster Schema cacheline number Optional cannot be null Snitch Cluster Schema","title":"Hive's instruction cache configuration. Properties"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-hives-instruction-cache-configuration/#size","text":"Total instruction cache size in KiByte. size is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"size"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-hives-instruction-cache-configuration/#size-type","text":"number","title":"size Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-hives-instruction-cache-configuration/#sets","text":"Number of ways. sets is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"sets"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-hives-instruction-cache-configuration/#sets-type","text":"number","title":"sets Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-hives-instruction-cache-configuration/#cacheline","text":"Cacheline/Word size in bits. cacheline is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"cacheline"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description-properties-hives-instruction-cache-configuration/#cacheline-type","text":"number","title":"cacheline Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description/","text":"Hive Description Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items Configuration of a Hive Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none snitch_cluster.schema.json* items Type object ( Hive Description ) Hive Description Properties Property Type Required Nullable Defined by icache object Optional cannot be null Snitch Cluster Schema cores array Optional cannot be null Snitch Cluster Schema icache Detailed configuration of the current Hive's instruction cache. icache is optional Type: object ( Hive's instruction cache configuration. ) cannot be null defined in: Snitch Cluster Schema icache Type object ( Hive's instruction cache configuration. ) icache Default Value The default value is: { \"size\" : 8 , \"sets\" : 2 , \"cacheline\" : 128 } cores List of all cores in the respective hive. cores is optional Type: object[] ( Core Description ) cannot be null defined in: Snitch Cluster Schema cores Type object[] ( Core Description ) cores Constraints minimum number of items : the minimum number of items for this array is: 1","title":"Hive Description Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description/#hive-description-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives/items Configuration of a Hive Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none snitch_cluster.schema.json*","title":"Hive Description Schema"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description/#items-type","text":"object ( Hive Description )","title":"items Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description/#hive-description-properties","text":"Property Type Required Nullable Defined by icache object Optional cannot be null Snitch Cluster Schema cores array Optional cannot be null Snitch Cluster Schema","title":"Hive Description Properties"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description/#icache","text":"Detailed configuration of the current Hive's instruction cache. icache is optional Type: object ( Hive's instruction cache configuration. ) cannot be null defined in: Snitch Cluster Schema","title":"icache"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description/#icache-type","text":"object ( Hive's instruction cache configuration. )","title":"icache Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description/#icache-default-value","text":"The default value is: { \"size\" : 8 , \"sets\" : 2 , \"cacheline\" : 128 }","title":"icache Default Value"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description/#cores","text":"List of all cores in the respective hive. cores is optional Type: object[] ( Core Description ) cannot be null defined in: Snitch Cluster Schema","title":"cores"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description/#cores-type","text":"object[] ( Core Description )","title":"cores Type"},{"location":"schema-doc/snitch_cluster-properties-hives-hive-description/#cores-constraints","text":"minimum number of items : the minimum number of items for this array is: 1","title":"cores Constraints"},{"location":"schema-doc/snitch_cluster-properties-hives/","text":"Hives Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives Cores in a hive share an instruction cache and other shared infrastructure such as the PTW or the multiply/divide unit. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* hives Type object[] ( Hive Description ) hives Constraints minimum number of items : the minimum number of items for this array is: 1","title":"Hives Schema"},{"location":"schema-doc/snitch_cluster-properties-hives/#hives-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/hives Cores in a hive share an instruction cache and other shared infrastructure such as the PTW or the multiply/divide unit. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Hives Schema"},{"location":"schema-doc/snitch_cluster-properties-hives/#hives-type","text":"object[] ( Hive Description )","title":"hives Type"},{"location":"schema-doc/snitch_cluster-properties-hives/#hives-constraints","text":"minimum number of items : the minimum number of items for this array is: 1","title":"hives Constraints"},{"location":"schema-doc/snitch_cluster-properties-id_width_in/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/id_width_in Id width of the narrower AXI plug into the cluster. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* id_width_in Type number id_width_in Default Value The default value is: 2","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-id_width_in/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/id_width_in Id width of the narrower AXI plug into the cluster. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-id_width_in/#id_width_in-type","text":"number","title":"id_width_in Type"},{"location":"schema-doc/snitch_cluster-properties-id_width_in/#id_width_in-default-value","text":"The default value is: 2","title":"id_width_in Default Value"},{"location":"schema-doc/snitch_cluster-properties-mode/","text":"Untitled string in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/mode Supported mode by the processor, can be msu. Currently ignored. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* mode Type string","title":"Untitled string in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-mode/#untitled-string-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/mode Supported mode by the processor, can be msu. Currently ignored. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled string in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-mode/#mode-type","text":"string","title":"mode Type"},{"location":"schema-doc/snitch_cluster-properties-name/","text":"Untitled string in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/name Optional name for the generated wrapper. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* name Type string name Default Value The default value is: \"snitch_cluster\"","title":"Untitled string in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-name/#untitled-string-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/name Optional name for the generated wrapper. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled string in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-name/#name-type","text":"string","title":"name Type"},{"location":"schema-doc/snitch_cluster-properties-name/#name-default-value","text":"The default value is: \"snitch_cluster\"","title":"name Default Value"},{"location":"schema-doc/snitch_cluster-properties-narrow_trans/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/narrow_trans Outstanding transactions on the narrow AXI network Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* narrow_trans Type number narrow_trans Default Value The default value is: 4","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-narrow_trans/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/narrow_trans Outstanding transactions on the narrow AXI network Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-narrow_trans/#narrow_trans-type","text":"number","title":"narrow_trans Type"},{"location":"schema-doc/snitch_cluster-properties-narrow_trans/#narrow_trans-default-value","text":"The default value is: 4","title":"narrow_trans Default Value"},{"location":"schema-doc/snitch_cluster-properties-sram_cfg_expose/","text":"Untitled boolean in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/sram_cfg_expose Whether to expose memory cut configuration inputs for implementation Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* sram_cfg_expose Type boolean","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-sram_cfg_expose/#untitled-boolean-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/sram_cfg_expose Whether to expose memory cut configuration inputs for implementation Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-sram_cfg_expose/#sram_cfg_expose-type","text":"boolean","title":"sram_cfg_expose Type"},{"location":"schema-doc/snitch_cluster-properties-sram_cfg_fields-additionalproperties/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/sram_cfg_fields/additionalProperties Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* additionalProperties Type number additionalProperties Constraints minimum : the value of this number must greater than or equal to: 1","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-sram_cfg_fields-additionalproperties/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/sram_cfg_fields/additionalProperties Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-sram_cfg_fields-additionalproperties/#additionalproperties-type","text":"number","title":"additionalProperties Type"},{"location":"schema-doc/snitch_cluster-properties-sram_cfg_fields-additionalproperties/#additionalproperties-constraints","text":"minimum : the value of this number must greater than or equal to: 1","title":"additionalProperties Constraints"},{"location":"schema-doc/snitch_cluster-properties-sram_cfg_fields-default/","text":"Untitled undefined type in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/sram_cfg_fields/default Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* default Type unknown","title":"Untitled undefined type in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-sram_cfg_fields-default/#untitled-undefined-type-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/sram_cfg_fields/default Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled undefined type in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-sram_cfg_fields-default/#default-type","text":"unknown","title":"default Type"},{"location":"schema-doc/snitch_cluster-properties-sram_cfg_fields-propertynames/","text":"Untitled undefined type in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/sram_cfg_fields/propertyNames Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* propertyNames Type unknown propertyNames Constraints pattern : the string must match the following regular expression: ^[A-Za-z_][A-Za-z0-9_]*$ try pattern","title":"Untitled undefined type in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-sram_cfg_fields-propertynames/#untitled-undefined-type-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/sram_cfg_fields/propertyNames Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled undefined type in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-sram_cfg_fields-propertynames/#propertynames-type","text":"unknown","title":"propertyNames Type"},{"location":"schema-doc/snitch_cluster-properties-sram_cfg_fields-propertynames/#propertynames-constraints","text":"pattern : the string must match the following regular expression: ^[A-Za-z_][A-Za-z0-9_]*$ try pattern","title":"propertyNames Constraints"},{"location":"schema-doc/snitch_cluster-properties-sram_cfg_fields/","text":"Untitled object in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/sram_cfg_fields The names and widths of memory cut configuration inputs needed for implementation Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* sram_cfg_fields Type object ( Details ) sram_cfg_fields Constraints minimum number of properties : the minimum number of properties for this object is: 1 sram_cfg_fields Default Value The default value is: { \"reserved\" : 1 } undefined Properties Property Type Required Nullable Defined by Additional Properties number Optional cannot be null Snitch Cluster Schema Additional Properties Additional properties are allowed, as long as they follow this schema: is optional Type: number cannot be null defined in: Snitch Cluster Schema additionalProperties Type number additionalProperties Constraints minimum : the value of this number must greater than or equal to: 1","title":"Untitled object in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-sram_cfg_fields/#untitled-object-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/sram_cfg_fields The names and widths of memory cut configuration inputs needed for implementation Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled object in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-sram_cfg_fields/#sram_cfg_fields-type","text":"object ( Details )","title":"sram_cfg_fields Type"},{"location":"schema-doc/snitch_cluster-properties-sram_cfg_fields/#sram_cfg_fields-constraints","text":"minimum number of properties : the minimum number of properties for this object is: 1","title":"sram_cfg_fields Constraints"},{"location":"schema-doc/snitch_cluster-properties-sram_cfg_fields/#sram_cfg_fields-default-value","text":"The default value is: { \"reserved\" : 1 }","title":"sram_cfg_fields Default Value"},{"location":"schema-doc/snitch_cluster-properties-sram_cfg_fields/#undefined-properties","text":"Property Type Required Nullable Defined by Additional Properties number Optional cannot be null Snitch Cluster Schema","title":"undefined Properties"},{"location":"schema-doc/snitch_cluster-properties-sram_cfg_fields/#additional-properties","text":"Additional properties are allowed, as long as they follow this schema: is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"Additional Properties"},{"location":"schema-doc/snitch_cluster-properties-sram_cfg_fields/#additionalproperties-type","text":"number","title":"additionalProperties Type"},{"location":"schema-doc/snitch_cluster-properties-sram_cfg_fields/#additionalproperties-constraints","text":"minimum : the value of this number must greater than or equal to: 1","title":"additionalProperties Constraints"},{"location":"schema-doc/snitch_cluster-properties-tcdm-default/","text":"Untitled undefined type in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/tcdm/default Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* default Type unknown","title":"Untitled undefined type in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-tcdm-default/#untitled-undefined-type-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/tcdm/default Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled undefined type in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-tcdm-default/#default-type","text":"unknown","title":"default Type"},{"location":"schema-doc/snitch_cluster-properties-tcdm-properties-banks/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/tcdm/properties/banks Number of banks. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* banks Type number banks Examples 16 32","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-tcdm-properties-banks/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/tcdm/properties/banks Number of banks. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-tcdm-properties-banks/#banks-type","text":"number","title":"banks Type"},{"location":"schema-doc/snitch_cluster-properties-tcdm-properties-banks/#banks-examples","text":"16 32","title":"banks Examples"},{"location":"schema-doc/snitch_cluster-properties-tcdm-properties-size/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/tcdm/properties/size Size of TCDM in KiByte. Divided in n banks. The total size must be divisible by the number of banks. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* size Type number size Examples 128 64","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-tcdm-properties-size/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/tcdm/properties/size Size of TCDM in KiByte. Divided in n banks. The total size must be divisible by the number of banks. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-tcdm-properties-size/#size-type","text":"number","title":"size Type"},{"location":"schema-doc/snitch_cluster-properties-tcdm-properties-size/#size-examples","text":"128 64","title":"size Examples"},{"location":"schema-doc/snitch_cluster-properties-tcdm/","text":"Untitled object in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/tcdm Configuration of the Tightly Coupled Data Memory of this cluster. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none snitch_cluster.schema.json* tcdm Type object ( Details ) tcdm Default Value The default value is: { \"size\" : 128 , \"banks\" : 32 } undefined Properties Property Type Required Nullable Defined by size number Optional cannot be null Snitch Cluster Schema banks number Optional cannot be null Snitch Cluster Schema size Size of TCDM in KiByte. Divided in n banks. The total size must be divisible by the number of banks. size is optional Type: number cannot be null defined in: Snitch Cluster Schema size Type number size Examples 128 64 banks Number of banks. banks is optional Type: number cannot be null defined in: Snitch Cluster Schema banks Type number banks Examples 16 32","title":"Untitled object in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-tcdm/#untitled-object-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/tcdm Configuration of the Tightly Coupled Data Memory of this cluster. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled object in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-tcdm/#tcdm-type","text":"object ( Details )","title":"tcdm Type"},{"location":"schema-doc/snitch_cluster-properties-tcdm/#tcdm-default-value","text":"The default value is: { \"size\" : 128 , \"banks\" : 32 }","title":"tcdm Default Value"},{"location":"schema-doc/snitch_cluster-properties-tcdm/#undefined-properties","text":"Property Type Required Nullable Defined by size number Optional cannot be null Snitch Cluster Schema banks number Optional cannot be null Snitch Cluster Schema","title":"undefined Properties"},{"location":"schema-doc/snitch_cluster-properties-tcdm/#size","text":"Size of TCDM in KiByte. Divided in n banks. The total size must be divisible by the number of banks. size is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"size"},{"location":"schema-doc/snitch_cluster-properties-tcdm/#size-type","text":"number","title":"size Type"},{"location":"schema-doc/snitch_cluster-properties-tcdm/#size-examples","text":"128 64","title":"size Examples"},{"location":"schema-doc/snitch_cluster-properties-tcdm/#banks","text":"Number of banks. banks is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"banks"},{"location":"schema-doc/snitch_cluster-properties-tcdm/#banks-type","text":"number","title":"banks Type"},{"location":"schema-doc/snitch_cluster-properties-tcdm/#banks-examples","text":"16 32","title":"banks Examples"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-fpu_pipe_config/","text":"Untitled string in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/fpu_pipe_config Pipeline configuration (i.e., position of the registers) of the FPU. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* fpu_pipe_config Type string fpu_pipe_config Constraints enum : the value of this property must be equal to one of the following values: Value Explanation \"BEFORE\" \"AFTER\" \"INSIDE\" \"DISTRIBUTED\" fpu_pipe_config Default Value The default value is: \"BEFORE\"","title":"Untitled string in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-fpu_pipe_config/#untitled-string-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/fpu_pipe_config Pipeline configuration (i.e., position of the registers) of the FPU. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled string in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-fpu_pipe_config/#fpu_pipe_config-type","text":"string","title":"fpu_pipe_config Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-fpu_pipe_config/#fpu_pipe_config-constraints","text":"enum : the value of this property must be equal to one of the following values: Value Explanation \"BEFORE\" \"AFTER\" \"INSIDE\" \"DISTRIBUTED\"","title":"fpu_pipe_config Constraints"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-fpu_pipe_config/#fpu_pipe_config-default-value","text":"The default value is: \"BEFORE\"","title":"fpu_pipe_config Default Value"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-iso_crossings/","text":"Untitled boolean in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/iso_crossings Enable isochronous crossings, this clocks the integer core at half the speed of the rest of the system. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* iso_crossings Type boolean","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-iso_crossings/#untitled-boolean-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/iso_crossings Enable isochronous crossings, this clocks the integer core at half the speed of the rest of the system. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-iso_crossings/#iso_crossings-type","text":"boolean","title":"iso_crossings Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-lat_comp_fp16/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/lat_comp_fp16 Latency setting (number of pipeline stages) for FP16. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* lat_comp_fp16 Type number lat_comp_fp16 Default Value The default value is: 1","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-lat_comp_fp16/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/lat_comp_fp16 Latency setting (number of pipeline stages) for FP16. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-lat_comp_fp16/#lat_comp_fp16-type","text":"number","title":"lat_comp_fp16 Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-lat_comp_fp16/#lat_comp_fp16-default-value","text":"The default value is: 1","title":"lat_comp_fp16 Default Value"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-lat_comp_fp16_alt/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/lat_comp_fp16_alt Latency setting (number of pipeline stages) for FP16alt (brainfloat). Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* lat_comp_fp16_alt Type number lat_comp_fp16_alt Default Value The default value is: 2","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-lat_comp_fp16_alt/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/lat_comp_fp16_alt Latency setting (number of pipeline stages) for FP16alt (brainfloat). Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-lat_comp_fp16_alt/#lat_comp_fp16_alt-type","text":"number","title":"lat_comp_fp16_alt Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-lat_comp_fp16_alt/#lat_comp_fp16_alt-default-value","text":"The default value is: 2","title":"lat_comp_fp16_alt Default Value"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-lat_comp_fp32/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/lat_comp_fp32 Latency setting (number of pipeline stages) for FP32. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* lat_comp_fp32 Type number lat_comp_fp32 Default Value The default value is: 3","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-lat_comp_fp32/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/lat_comp_fp32 Latency setting (number of pipeline stages) for FP32. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-lat_comp_fp32/#lat_comp_fp32-type","text":"number","title":"lat_comp_fp32 Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-lat_comp_fp32/#lat_comp_fp32-default-value","text":"The default value is: 3","title":"lat_comp_fp32 Default Value"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-lat_comp_fp64/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/lat_comp_fp64 Latency setting (number of pipeline stages) for FP64. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* lat_comp_fp64 Type number lat_comp_fp64 Default Value The default value is: 3","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-lat_comp_fp64/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/lat_comp_fp64 Latency setting (number of pipeline stages) for FP64. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-lat_comp_fp64/#lat_comp_fp64-type","text":"number","title":"lat_comp_fp64 Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-lat_comp_fp64/#lat_comp_fp64-default-value","text":"The default value is: 3","title":"lat_comp_fp64 Default Value"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-lat_comp_fp8/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/lat_comp_fp8 Latency setting (number of pipeline stages) for FP8. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* lat_comp_fp8 Type number lat_comp_fp8 Default Value The default value is: 1","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-lat_comp_fp8/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/lat_comp_fp8 Latency setting (number of pipeline stages) for FP8. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-lat_comp_fp8/#lat_comp_fp8-type","text":"number","title":"lat_comp_fp8 Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-lat_comp_fp8/#lat_comp_fp8-default-value","text":"The default value is: 1","title":"lat_comp_fp8 Default Value"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-lat_comp_fp8alt/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/lat_comp_fp8alt Latency setting (number of pipeline stages) for FP8alt. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* lat_comp_fp8alt Type number lat_comp_fp8alt Default Value The default value is: 1","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-lat_comp_fp8alt/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/lat_comp_fp8alt Latency setting (number of pipeline stages) for FP8alt. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-lat_comp_fp8alt/#lat_comp_fp8alt-type","text":"number","title":"lat_comp_fp8alt Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-lat_comp_fp8alt/#lat_comp_fp8alt-default-value","text":"The default value is: 1","title":"lat_comp_fp8alt Default Value"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-lat_conv/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/lat_conv Latency setting (number of pipeline stages) for floating-point conversion instructions. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* lat_conv Type number lat_conv Default Value The default value is: 1","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-lat_conv/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/lat_conv Latency setting (number of pipeline stages) for floating-point conversion instructions. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-lat_conv/#lat_conv-type","text":"number","title":"lat_conv Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-lat_conv/#lat_conv-default-value","text":"The default value is: 1","title":"lat_conv Default Value"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-lat_noncomp/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/lat_noncomp Latency setting (number of pipeline stages) for floating-point non-computational instructions (except conversions), i.e., classify , etc. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* lat_noncomp Type number lat_noncomp Default Value The default value is: 1","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-lat_noncomp/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/lat_noncomp Latency setting (number of pipeline stages) for floating-point non-computational instructions (except conversions), i.e., classify , etc. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-lat_noncomp/#lat_noncomp-type","text":"number","title":"lat_noncomp Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-lat_noncomp/#lat_noncomp-default-value","text":"The default value is: 1","title":"lat_noncomp Default Value"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-lat_sdotp/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/lat_sdotp Latency setting (number of pipeline stages) for floating-point expanding dot product with accumulation. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* lat_sdotp Type number lat_sdotp Default Value The default value is: 2","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-lat_sdotp/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/lat_sdotp Latency setting (number of pipeline stages) for floating-point expanding dot product with accumulation. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-lat_sdotp/#lat_sdotp-type","text":"number","title":"lat_sdotp Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-lat_sdotp/#lat_sdotp-default-value","text":"The default value is: 2","title":"lat_sdotp Default Value"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-narrow_xbar_latency/","text":"Untitled string in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/narrow_xbar_latency Latency mode of the cluster crossbar. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* narrow_xbar_latency Type string narrow_xbar_latency Constraints enum : the value of this property must be equal to one of the following values: Value Explanation \"NO_LATENCY\" \"CUT_SLV_AX\" \"CUT_MST_AX\" \"CUT_ALL_AX\" \"CUT_SLV_PORTS\" \"CUT_MST_PORTS\" \"CUT_ALL_PORTS\" narrow_xbar_latency Default Value The default value is: \"CUT_ALL_PORTS\"","title":"Untitled string in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-narrow_xbar_latency/#untitled-string-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/narrow_xbar_latency Latency mode of the cluster crossbar. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled string in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-narrow_xbar_latency/#narrow_xbar_latency-type","text":"string","title":"narrow_xbar_latency Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-narrow_xbar_latency/#narrow_xbar_latency-constraints","text":"enum : the value of this property must be equal to one of the following values: Value Explanation \"NO_LATENCY\" \"CUT_SLV_AX\" \"CUT_MST_AX\" \"CUT_ALL_AX\" \"CUT_SLV_PORTS\" \"CUT_MST_PORTS\" \"CUT_ALL_PORTS\"","title":"narrow_xbar_latency Constraints"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-narrow_xbar_latency/#narrow_xbar_latency-default-value","text":"The default value is: \"CUT_ALL_PORTS\"","title":"narrow_xbar_latency Default Value"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-register_core_req/","text":"Untitled boolean in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/register_core_req Insert Pipeline registers into data memory request path. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* register_core_req Type boolean","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-register_core_req/#untitled-boolean-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/register_core_req Insert Pipeline registers into data memory request path. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-register_core_req/#register_core_req-type","text":"boolean","title":"register_core_req Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-register_core_rsp/","text":"Untitled boolean in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/register_core_rsp Insert Pipeline registers into data memory response path. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* register_core_rsp Type boolean","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-register_core_rsp/#untitled-boolean-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/register_core_rsp Insert Pipeline registers into data memory response path. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-register_core_rsp/#register_core_rsp-type","text":"boolean","title":"register_core_rsp Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-register_ext_narrow/","text":"Untitled boolean in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/register_ext_narrow Decouple narrow external AXI plug. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* register_ext_narrow Type boolean","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-register_ext_narrow/#untitled-boolean-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/register_ext_narrow Decouple narrow external AXI plug. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-register_ext_narrow/#register_ext_narrow-type","text":"boolean","title":"register_ext_narrow Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-register_ext_wide/","text":"Untitled boolean in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/register_ext_wide Decouple wide external AXI plug. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* register_ext_wide Type boolean","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-register_ext_wide/#untitled-boolean-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/register_ext_wide Decouple wide external AXI plug. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-register_ext_wide/#register_ext_wide-type","text":"boolean","title":"register_ext_wide Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-register_fpu_in/","text":"Untitled boolean in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/register_fpu_in Insert Pipeline registers immediately before FPU datapath Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* register_fpu_in Type boolean","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-register_fpu_in/#untitled-boolean-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/register_fpu_in Insert Pipeline registers immediately before FPU datapath Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-register_fpu_in/#register_fpu_in-type","text":"boolean","title":"register_fpu_in Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-register_fpu_out/","text":"Untitled boolean in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/register_fpu_out Insert Pipeline registers immediately after FPU datapath Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* register_fpu_out Type boolean","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-register_fpu_out/#untitled-boolean-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/register_fpu_out Insert Pipeline registers immediately after FPU datapath Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-register_fpu_out/#register_fpu_out-type","text":"boolean","title":"register_fpu_out Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-register_fpu_req/","text":"Untitled boolean in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/register_fpu_req Insert Pipeline register into the FPU request data path Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* register_fpu_req Type boolean","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-register_fpu_req/#untitled-boolean-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/register_fpu_req Insert Pipeline register into the FPU request data path Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-register_fpu_req/#register_fpu_req-type","text":"boolean","title":"register_fpu_req Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-register_offload_req/","text":"Untitled boolean in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/register_offload_req Insert Pipeline registers into off-loading path (request). Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* register_offload_req Type boolean","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-register_offload_req/#untitled-boolean-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/register_offload_req Insert Pipeline registers into off-loading path (request). Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-register_offload_req/#register_offload_req-type","text":"boolean","title":"register_offload_req Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-register_offload_rsp/","text":"Untitled boolean in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/register_offload_rsp Insert Pipeline registers into off-loading path (response). Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* register_offload_rsp Type boolean","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-register_offload_rsp/#untitled-boolean-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/register_offload_rsp Insert Pipeline registers into off-loading path (response). Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-register_offload_rsp/#register_offload_rsp-type","text":"boolean","title":"register_offload_rsp Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-register_sequencer/","text":"Untitled boolean in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/register_sequencer Insert Pipeline registers after sequencer. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* register_sequencer Type boolean","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-register_sequencer/#untitled-boolean-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/register_sequencer Insert Pipeline registers after sequencer. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-register_sequencer/#register_sequencer-type","text":"boolean","title":"register_sequencer Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-register_tcdm_cuts/","text":"Untitled boolean in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/register_tcdm_cuts Insert Pipeline registers after each memory cut. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* register_tcdm_cuts Type boolean","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-register_tcdm_cuts/#untitled-boolean-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/register_tcdm_cuts Insert Pipeline registers after each memory cut. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-register_tcdm_cuts/#register_tcdm_cuts-type","text":"boolean","title":"register_tcdm_cuts Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-wide_xbar_latency/","text":"Untitled string in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/wide_xbar_latency Latency mode of the DMA crossbar. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* wide_xbar_latency Type string wide_xbar_latency Constraints enum : the value of this property must be equal to one of the following values: Value Explanation \"NO_LATENCY\" \"CUT_SLV_AX\" \"CUT_MST_AX\" \"CUT_ALL_AX\" \"CUT_SLV_PORTS\" \"CUT_MST_PORTS\" \"CUT_ALL_PORTS\" wide_xbar_latency Default Value The default value is: \"CUT_ALL_PORTS\"","title":"Untitled string in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-wide_xbar_latency/#untitled-string-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing/properties/wide_xbar_latency Latency mode of the DMA crossbar. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled string in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-wide_xbar_latency/#wide_xbar_latency-type","text":"string","title":"wide_xbar_latency Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-wide_xbar_latency/#wide_xbar_latency-constraints","text":"enum : the value of this property must be equal to one of the following values: Value Explanation \"NO_LATENCY\" \"CUT_SLV_AX\" \"CUT_MST_AX\" \"CUT_ALL_AX\" \"CUT_SLV_PORTS\" \"CUT_MST_PORTS\" \"CUT_ALL_PORTS\"","title":"wide_xbar_latency Constraints"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter-properties-wide_xbar_latency/#wide_xbar_latency-default-value","text":"The default value is: \"CUT_ALL_PORTS\"","title":"wide_xbar_latency Default Value"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/","text":"Timing and Latency Tuning Parameter Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none snitch_cluster.schema.json* timing Type object ( Timing and Latency Tuning Parameter ) Timing and Latency Tuning Parameter Properties Property Type Required Nullable Defined by iso_crossings boolean Optional cannot be null Snitch Cluster Schema narrow_xbar_latency string Optional cannot be null Snitch Cluster Schema wide_xbar_latency string Optional cannot be null Snitch Cluster Schema register_offload_req boolean Optional cannot be null Snitch Cluster Schema register_offload_rsp boolean Optional cannot be null Snitch Cluster Schema register_core_req boolean Optional cannot be null Snitch Cluster Schema register_core_rsp boolean Optional cannot be null Snitch Cluster Schema register_fpu_req boolean Optional cannot be null Snitch Cluster Schema register_fpu_in boolean Optional cannot be null Snitch Cluster Schema register_fpu_out boolean Optional cannot be null Snitch Cluster Schema register_tcdm_cuts boolean Optional cannot be null Snitch Cluster Schema register_ext_wide boolean Optional cannot be null Snitch Cluster Schema register_ext_narrow boolean Optional cannot be null Snitch Cluster Schema register_sequencer boolean Optional cannot be null Snitch Cluster Schema lat_comp_fp32 number Optional cannot be null Snitch Cluster Schema lat_comp_fp64 number Optional cannot be null Snitch Cluster Schema lat_comp_fp16 number Optional cannot be null Snitch Cluster Schema lat_comp_fp16_alt number Optional cannot be null Snitch Cluster Schema lat_comp_fp8 number Optional cannot be null Snitch Cluster Schema lat_comp_fp8alt number Optional cannot be null Snitch Cluster Schema lat_noncomp number Optional cannot be null Snitch Cluster Schema lat_conv number Optional cannot be null Snitch Cluster Schema lat_sdotp number Optional cannot be null Snitch Cluster Schema fpu_pipe_config string Optional cannot be null Snitch Cluster Schema iso_crossings Enable isochronous crossings, this clocks the integer core at half the speed of the rest of the system. iso_crossings is optional Type: boolean cannot be null defined in: Snitch Cluster Schema iso_crossings Type boolean narrow_xbar_latency Latency mode of the cluster crossbar. narrow_xbar_latency is optional Type: string cannot be null defined in: Snitch Cluster Schema narrow_xbar_latency Type string narrow_xbar_latency Constraints enum : the value of this property must be equal to one of the following values: Value Explanation \"NO_LATENCY\" \"CUT_SLV_AX\" \"CUT_MST_AX\" \"CUT_ALL_AX\" \"CUT_SLV_PORTS\" \"CUT_MST_PORTS\" \"CUT_ALL_PORTS\" narrow_xbar_latency Default Value The default value is: \"CUT_ALL_PORTS\" wide_xbar_latency Latency mode of the DMA crossbar. wide_xbar_latency is optional Type: string cannot be null defined in: Snitch Cluster Schema wide_xbar_latency Type string wide_xbar_latency Constraints enum : the value of this property must be equal to one of the following values: Value Explanation \"NO_LATENCY\" \"CUT_SLV_AX\" \"CUT_MST_AX\" \"CUT_ALL_AX\" \"CUT_SLV_PORTS\" \"CUT_MST_PORTS\" \"CUT_ALL_PORTS\" wide_xbar_latency Default Value The default value is: \"CUT_ALL_PORTS\" register_offload_req Insert Pipeline registers into off-loading path (request). register_offload_req is optional Type: boolean cannot be null defined in: Snitch Cluster Schema register_offload_req Type boolean register_offload_rsp Insert Pipeline registers into off-loading path (response). register_offload_rsp is optional Type: boolean cannot be null defined in: Snitch Cluster Schema register_offload_rsp Type boolean register_core_req Insert Pipeline registers into data memory request path. register_core_req is optional Type: boolean cannot be null defined in: Snitch Cluster Schema register_core_req Type boolean register_core_rsp Insert Pipeline registers into data memory response path. register_core_rsp is optional Type: boolean cannot be null defined in: Snitch Cluster Schema register_core_rsp Type boolean register_fpu_req Insert Pipeline register into the FPU request data path register_fpu_req is optional Type: boolean cannot be null defined in: Snitch Cluster Schema register_fpu_req Type boolean register_fpu_in Insert Pipeline registers immediately before FPU datapath register_fpu_in is optional Type: boolean cannot be null defined in: Snitch Cluster Schema register_fpu_in Type boolean register_fpu_out Insert Pipeline registers immediately after FPU datapath register_fpu_out is optional Type: boolean cannot be null defined in: Snitch Cluster Schema register_fpu_out Type boolean register_tcdm_cuts Insert Pipeline registers after each memory cut. register_tcdm_cuts is optional Type: boolean cannot be null defined in: Snitch Cluster Schema register_tcdm_cuts Type boolean register_ext_wide Decouple wide external AXI plug. register_ext_wide is optional Type: boolean cannot be null defined in: Snitch Cluster Schema register_ext_wide Type boolean register_ext_narrow Decouple narrow external AXI plug. register_ext_narrow is optional Type: boolean cannot be null defined in: Snitch Cluster Schema register_ext_narrow Type boolean register_sequencer Insert Pipeline registers after sequencer. register_sequencer is optional Type: boolean cannot be null defined in: Snitch Cluster Schema register_sequencer Type boolean lat_comp_fp32 Latency setting (number of pipeline stages) for FP32. lat_comp_fp32 is optional Type: number cannot be null defined in: Snitch Cluster Schema lat_comp_fp32 Type number lat_comp_fp32 Default Value The default value is: 3 lat_comp_fp64 Latency setting (number of pipeline stages) for FP64. lat_comp_fp64 is optional Type: number cannot be null defined in: Snitch Cluster Schema lat_comp_fp64 Type number lat_comp_fp64 Default Value The default value is: 3 lat_comp_fp16 Latency setting (number of pipeline stages) for FP16. lat_comp_fp16 is optional Type: number cannot be null defined in: Snitch Cluster Schema lat_comp_fp16 Type number lat_comp_fp16 Default Value The default value is: 1 lat_comp_fp16_alt Latency setting (number of pipeline stages) for FP16alt (brainfloat). lat_comp_fp16_alt is optional Type: number cannot be null defined in: Snitch Cluster Schema lat_comp_fp16_alt Type number lat_comp_fp16_alt Default Value The default value is: 2 lat_comp_fp8 Latency setting (number of pipeline stages) for FP8. lat_comp_fp8 is optional Type: number cannot be null defined in: Snitch Cluster Schema lat_comp_fp8 Type number lat_comp_fp8 Default Value The default value is: 1 lat_comp_fp8alt Latency setting (number of pipeline stages) for FP8alt. lat_comp_fp8alt is optional Type: number cannot be null defined in: Snitch Cluster Schema lat_comp_fp8alt Type number lat_comp_fp8alt Default Value The default value is: 1 lat_noncomp Latency setting (number of pipeline stages) for floating-point non-computational instructions (except conversions), i.e., classify , etc. lat_noncomp is optional Type: number cannot be null defined in: Snitch Cluster Schema lat_noncomp Type number lat_noncomp Default Value The default value is: 1 lat_conv Latency setting (number of pipeline stages) for floating-point conversion instructions. lat_conv is optional Type: number cannot be null defined in: Snitch Cluster Schema lat_conv Type number lat_conv Default Value The default value is: 1 lat_sdotp Latency setting (number of pipeline stages) for floating-point expanding dot product with accumulation. lat_sdotp is optional Type: number cannot be null defined in: Snitch Cluster Schema lat_sdotp Type number lat_sdotp Default Value The default value is: 2 fpu_pipe_config Pipeline configuration (i.e., position of the registers) of the FPU. fpu_pipe_config is optional Type: string cannot be null defined in: Snitch Cluster Schema fpu_pipe_config Type string fpu_pipe_config Constraints enum : the value of this property must be equal to one of the following values: Value Explanation \"BEFORE\" \"AFTER\" \"INSIDE\" \"DISTRIBUTED\" fpu_pipe_config Default Value The default value is: \"BEFORE\"","title":"Timing and Latency Tuning Parameter Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#timing-and-latency-tuning-parameter-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/timing Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none snitch_cluster.schema.json*","title":"Timing and Latency Tuning Parameter Schema"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#timing-type","text":"object ( Timing and Latency Tuning Parameter )","title":"timing Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#timing-and-latency-tuning-parameter-properties","text":"Property Type Required Nullable Defined by iso_crossings boolean Optional cannot be null Snitch Cluster Schema narrow_xbar_latency string Optional cannot be null Snitch Cluster Schema wide_xbar_latency string Optional cannot be null Snitch Cluster Schema register_offload_req boolean Optional cannot be null Snitch Cluster Schema register_offload_rsp boolean Optional cannot be null Snitch Cluster Schema register_core_req boolean Optional cannot be null Snitch Cluster Schema register_core_rsp boolean Optional cannot be null Snitch Cluster Schema register_fpu_req boolean Optional cannot be null Snitch Cluster Schema register_fpu_in boolean Optional cannot be null Snitch Cluster Schema register_fpu_out boolean Optional cannot be null Snitch Cluster Schema register_tcdm_cuts boolean Optional cannot be null Snitch Cluster Schema register_ext_wide boolean Optional cannot be null Snitch Cluster Schema register_ext_narrow boolean Optional cannot be null Snitch Cluster Schema register_sequencer boolean Optional cannot be null Snitch Cluster Schema lat_comp_fp32 number Optional cannot be null Snitch Cluster Schema lat_comp_fp64 number Optional cannot be null Snitch Cluster Schema lat_comp_fp16 number Optional cannot be null Snitch Cluster Schema lat_comp_fp16_alt number Optional cannot be null Snitch Cluster Schema lat_comp_fp8 number Optional cannot be null Snitch Cluster Schema lat_comp_fp8alt number Optional cannot be null Snitch Cluster Schema lat_noncomp number Optional cannot be null Snitch Cluster Schema lat_conv number Optional cannot be null Snitch Cluster Schema lat_sdotp number Optional cannot be null Snitch Cluster Schema fpu_pipe_config string Optional cannot be null Snitch Cluster Schema","title":"Timing and Latency Tuning Parameter Properties"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#iso_crossings","text":"Enable isochronous crossings, this clocks the integer core at half the speed of the rest of the system. iso_crossings is optional Type: boolean cannot be null defined in: Snitch Cluster Schema","title":"iso_crossings"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#iso_crossings-type","text":"boolean","title":"iso_crossings Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#narrow_xbar_latency","text":"Latency mode of the cluster crossbar. narrow_xbar_latency is optional Type: string cannot be null defined in: Snitch Cluster Schema","title":"narrow_xbar_latency"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#narrow_xbar_latency-type","text":"string","title":"narrow_xbar_latency Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#narrow_xbar_latency-constraints","text":"enum : the value of this property must be equal to one of the following values: Value Explanation \"NO_LATENCY\" \"CUT_SLV_AX\" \"CUT_MST_AX\" \"CUT_ALL_AX\" \"CUT_SLV_PORTS\" \"CUT_MST_PORTS\" \"CUT_ALL_PORTS\"","title":"narrow_xbar_latency Constraints"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#narrow_xbar_latency-default-value","text":"The default value is: \"CUT_ALL_PORTS\"","title":"narrow_xbar_latency Default Value"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#wide_xbar_latency","text":"Latency mode of the DMA crossbar. wide_xbar_latency is optional Type: string cannot be null defined in: Snitch Cluster Schema","title":"wide_xbar_latency"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#wide_xbar_latency-type","text":"string","title":"wide_xbar_latency Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#wide_xbar_latency-constraints","text":"enum : the value of this property must be equal to one of the following values: Value Explanation \"NO_LATENCY\" \"CUT_SLV_AX\" \"CUT_MST_AX\" \"CUT_ALL_AX\" \"CUT_SLV_PORTS\" \"CUT_MST_PORTS\" \"CUT_ALL_PORTS\"","title":"wide_xbar_latency Constraints"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#wide_xbar_latency-default-value","text":"The default value is: \"CUT_ALL_PORTS\"","title":"wide_xbar_latency Default Value"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#register_offload_req","text":"Insert Pipeline registers into off-loading path (request). register_offload_req is optional Type: boolean cannot be null defined in: Snitch Cluster Schema","title":"register_offload_req"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#register_offload_req-type","text":"boolean","title":"register_offload_req Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#register_offload_rsp","text":"Insert Pipeline registers into off-loading path (response). register_offload_rsp is optional Type: boolean cannot be null defined in: Snitch Cluster Schema","title":"register_offload_rsp"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#register_offload_rsp-type","text":"boolean","title":"register_offload_rsp Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#register_core_req","text":"Insert Pipeline registers into data memory request path. register_core_req is optional Type: boolean cannot be null defined in: Snitch Cluster Schema","title":"register_core_req"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#register_core_req-type","text":"boolean","title":"register_core_req Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#register_core_rsp","text":"Insert Pipeline registers into data memory response path. register_core_rsp is optional Type: boolean cannot be null defined in: Snitch Cluster Schema","title":"register_core_rsp"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#register_core_rsp-type","text":"boolean","title":"register_core_rsp Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#register_fpu_req","text":"Insert Pipeline register into the FPU request data path register_fpu_req is optional Type: boolean cannot be null defined in: Snitch Cluster Schema","title":"register_fpu_req"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#register_fpu_req-type","text":"boolean","title":"register_fpu_req Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#register_fpu_in","text":"Insert Pipeline registers immediately before FPU datapath register_fpu_in is optional Type: boolean cannot be null defined in: Snitch Cluster Schema","title":"register_fpu_in"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#register_fpu_in-type","text":"boolean","title":"register_fpu_in Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#register_fpu_out","text":"Insert Pipeline registers immediately after FPU datapath register_fpu_out is optional Type: boolean cannot be null defined in: Snitch Cluster Schema","title":"register_fpu_out"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#register_fpu_out-type","text":"boolean","title":"register_fpu_out Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#register_tcdm_cuts","text":"Insert Pipeline registers after each memory cut. register_tcdm_cuts is optional Type: boolean cannot be null defined in: Snitch Cluster Schema","title":"register_tcdm_cuts"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#register_tcdm_cuts-type","text":"boolean","title":"register_tcdm_cuts Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#register_ext_wide","text":"Decouple wide external AXI plug. register_ext_wide is optional Type: boolean cannot be null defined in: Snitch Cluster Schema","title":"register_ext_wide"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#register_ext_wide-type","text":"boolean","title":"register_ext_wide Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#register_ext_narrow","text":"Decouple narrow external AXI plug. register_ext_narrow is optional Type: boolean cannot be null defined in: Snitch Cluster Schema","title":"register_ext_narrow"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#register_ext_narrow-type","text":"boolean","title":"register_ext_narrow Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#register_sequencer","text":"Insert Pipeline registers after sequencer. register_sequencer is optional Type: boolean cannot be null defined in: Snitch Cluster Schema","title":"register_sequencer"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#register_sequencer-type","text":"boolean","title":"register_sequencer Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#lat_comp_fp32","text":"Latency setting (number of pipeline stages) for FP32. lat_comp_fp32 is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"lat_comp_fp32"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#lat_comp_fp32-type","text":"number","title":"lat_comp_fp32 Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#lat_comp_fp32-default-value","text":"The default value is: 3","title":"lat_comp_fp32 Default Value"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#lat_comp_fp64","text":"Latency setting (number of pipeline stages) for FP64. lat_comp_fp64 is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"lat_comp_fp64"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#lat_comp_fp64-type","text":"number","title":"lat_comp_fp64 Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#lat_comp_fp64-default-value","text":"The default value is: 3","title":"lat_comp_fp64 Default Value"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#lat_comp_fp16","text":"Latency setting (number of pipeline stages) for FP16. lat_comp_fp16 is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"lat_comp_fp16"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#lat_comp_fp16-type","text":"number","title":"lat_comp_fp16 Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#lat_comp_fp16-default-value","text":"The default value is: 1","title":"lat_comp_fp16 Default Value"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#lat_comp_fp16_alt","text":"Latency setting (number of pipeline stages) for FP16alt (brainfloat). lat_comp_fp16_alt is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"lat_comp_fp16_alt"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#lat_comp_fp16_alt-type","text":"number","title":"lat_comp_fp16_alt Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#lat_comp_fp16_alt-default-value","text":"The default value is: 2","title":"lat_comp_fp16_alt Default Value"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#lat_comp_fp8","text":"Latency setting (number of pipeline stages) for FP8. lat_comp_fp8 is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"lat_comp_fp8"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#lat_comp_fp8-type","text":"number","title":"lat_comp_fp8 Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#lat_comp_fp8-default-value","text":"The default value is: 1","title":"lat_comp_fp8 Default Value"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#lat_comp_fp8alt","text":"Latency setting (number of pipeline stages) for FP8alt. lat_comp_fp8alt is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"lat_comp_fp8alt"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#lat_comp_fp8alt-type","text":"number","title":"lat_comp_fp8alt Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#lat_comp_fp8alt-default-value","text":"The default value is: 1","title":"lat_comp_fp8alt Default Value"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#lat_noncomp","text":"Latency setting (number of pipeline stages) for floating-point non-computational instructions (except conversions), i.e., classify , etc. lat_noncomp is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"lat_noncomp"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#lat_noncomp-type","text":"number","title":"lat_noncomp Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#lat_noncomp-default-value","text":"The default value is: 1","title":"lat_noncomp Default Value"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#lat_conv","text":"Latency setting (number of pipeline stages) for floating-point conversion instructions. lat_conv is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"lat_conv"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#lat_conv-type","text":"number","title":"lat_conv Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#lat_conv-default-value","text":"The default value is: 1","title":"lat_conv Default Value"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#lat_sdotp","text":"Latency setting (number of pipeline stages) for floating-point expanding dot product with accumulation. lat_sdotp is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"lat_sdotp"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#lat_sdotp-type","text":"number","title":"lat_sdotp Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#lat_sdotp-default-value","text":"The default value is: 2","title":"lat_sdotp Default Value"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#fpu_pipe_config","text":"Pipeline configuration (i.e., position of the registers) of the FPU. fpu_pipe_config is optional Type: string cannot be null defined in: Snitch Cluster Schema","title":"fpu_pipe_config"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#fpu_pipe_config-type","text":"string","title":"fpu_pipe_config Type"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#fpu_pipe_config-constraints","text":"enum : the value of this property must be equal to one of the following values: Value Explanation \"BEFORE\" \"AFTER\" \"INSIDE\" \"DISTRIBUTED\"","title":"fpu_pipe_config Constraints"},{"location":"schema-doc/snitch_cluster-properties-timing-and-latency-tuning-parameter/#fpu_pipe_config-default-value","text":"The default value is: \"BEFORE\"","title":"fpu_pipe_config Default Value"},{"location":"schema-doc/snitch_cluster-properties-user_width/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/user_width User width of the narrower AXI plug into the cluster. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* user_width Type number user_width Default Value The default value is: 1","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-user_width/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/user_width User width of the narrower AXI plug into the cluster. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-user_width/#user_width-type","text":"number","title":"user_width Type"},{"location":"schema-doc/snitch_cluster-properties-user_width/#user_width-default-value","text":"The default value is: 1","title":"user_width Default Value"},{"location":"schema-doc/snitch_cluster-properties-vm_support/","text":"Untitled boolean in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/vm_support Whether to provide virtual memory support (Sv32). Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* vm_support Type boolean vm_support Default Value The default value is: true","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-vm_support/#untitled-boolean-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/vm_support Whether to provide virtual memory support (Sv32). Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled boolean in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-vm_support/#vm_support-type","text":"boolean","title":"vm_support Type"},{"location":"schema-doc/snitch_cluster-properties-vm_support/#vm_support-default-value","text":"The default value is: true","title":"vm_support Default Value"},{"location":"schema-doc/snitch_cluster-properties-wide_trans/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/wide_trans Outstanding transactions on the wide AXI network Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* wide_trans Type number wide_trans Default Value The default value is: 4","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-wide_trans/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/wide_trans Outstanding transactions on the wide AXI network Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-wide_trans/#wide_trans-type","text":"number","title":"wide_trans Type"},{"location":"schema-doc/snitch_cluster-properties-wide_trans/#wide_trans-default-value","text":"The default value is: 4","title":"wide_trans Default Value"},{"location":"schema-doc/snitch_cluster-properties-zero_mem_size/","text":"Untitled number in Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/zero_mem_size Address region size reserved for the Zero-Memory in KiByte. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json* zero_mem_size Type number zero_mem_size Examples 128 64","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-zero_mem_size/#untitled-number-in-snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json#/properties/zero_mem_size Address region size reserved for the Zero-Memory in KiByte. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster.schema.json*","title":"Untitled number in Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster-properties-zero_mem_size/#zero_mem_size-type","text":"number","title":"zero_mem_size Type"},{"location":"schema-doc/snitch_cluster-properties-zero_mem_size/#zero_mem_size-examples","text":"128 64","title":"zero_mem_size Examples"},{"location":"schema-doc/snitch_cluster/","text":"Snitch Cluster Schema Schema http://pulp-platform.org/snitch/snitch_cluster.schema.json Base description of a Snitch cluster and its internal structure and configuration. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none snitch_cluster.schema.json Snitch Cluster Schema Type object ( Snitch Cluster Schema ) Snitch Cluster Schema Properties Property Type Required Nullable Defined by name string Optional cannot be null Snitch Cluster Schema boot_addr number Optional cannot be null Snitch Cluster Schema cluster_base_addr number Optional cannot be null Snitch Cluster Schema tcdm object Optional cannot be null Snitch Cluster Schema cluster_periph_size number Optional cannot be null Snitch Cluster Schema zero_mem_size number Optional cannot be null Snitch Cluster Schema addr_width number Required cannot be null Snitch Cluster Schema data_width number Optional cannot be null Snitch Cluster Schema dma_data_width number Optional cannot be null Snitch Cluster Schema narrow_trans number Optional cannot be null Snitch Cluster Schema wide_trans number Optional cannot be null Snitch Cluster Schema id_width_in number Optional cannot be null Snitch Cluster Schema dma_id_width_in number Optional cannot be null Snitch Cluster Schema user_width number Optional cannot be null Snitch Cluster Schema dma_user_width number Optional cannot be null Snitch Cluster Schema hart_base_id number Optional cannot be null Snitch Cluster Schema mode string Optional cannot be null Snitch Cluster Schema vm_support boolean Optional cannot be null Snitch Cluster Schema dma_axi_req_fifo_depth number Optional cannot be null Snitch Cluster Schema dma_req_fifo_depth number Optional cannot be null Snitch Cluster Schema enable_debug boolean Optional cannot be null Snitch Cluster Schema sram_cfg_expose boolean Optional cannot be null Snitch Cluster Schema sram_cfg_fields object Optional cannot be null Snitch Cluster Schema timing object Optional cannot be null Snitch Cluster Schema hives array Required cannot be null Snitch Cluster Schema name Optional name for the generated wrapper. name is optional Type: string cannot be null defined in: Snitch Cluster Schema name Type string name Default Value The default value is: \"snitch_cluster\" boot_addr Address from which all harts of the cluster start to boot. The default setting is 0x8000_0000 . boot_addr is optional Type: number cannot be null defined in: Snitch Cluster Schema boot_addr Type number boot_addr Default Value The default value is: 2147483648 cluster_base_addr Base address of this cluster. cluster_base_addr is optional Type: number cannot be null defined in: Snitch Cluster Schema cluster_base_addr Type number tcdm Configuration of the Tightly Coupled Data Memory of this cluster. tcdm is optional Type: object ( Details ) cannot be null defined in: Snitch Cluster Schema tcdm Type object ( Details ) tcdm Default Value The default value is: { \"size\" : 128 , \"banks\" : 32 } cluster_periph_size Address region size reserved for cluster peripherals in KiByte. cluster_periph_size is optional Type: number cannot be null defined in: Snitch Cluster Schema cluster_periph_size Type number cluster_periph_size Examples 128 64 zero_mem_size Address region size reserved for the Zero-Memory in KiByte. zero_mem_size is optional Type: number cannot be null defined in: Snitch Cluster Schema zero_mem_size Type number zero_mem_size Examples 128 64 addr_width Length of the address, should be greater than 30. If the address is larger than 34 the data bus needs to be 64 bits in size. addr_width is required Type: number cannot be null defined in: Snitch Cluster Schema addr_width Type number addr_width Default Value The default value is: 48 data_width Data bus size of the integer core (everything except the DMA), must be 32 or 64. A double precision FPU requires 64 bit data length. data_width is optional Type: number cannot be null defined in: Snitch Cluster Schema data_width Type number data_width Default Value The default value is: 64 dma_data_width Data bus size of DMA. Usually this is larger than the integer core as the DMA is used to efficiently transfer bulk of data. dma_data_width is optional Type: number cannot be null defined in: Snitch Cluster Schema dma_data_width Type number dma_data_width Default Value The default value is: 512 narrow_trans Outstanding transactions on the narrow AXI network narrow_trans is optional Type: number cannot be null defined in: Snitch Cluster Schema narrow_trans Type number narrow_trans Default Value The default value is: 4 wide_trans Outstanding transactions on the wide AXI network wide_trans is optional Type: number cannot be null defined in: Snitch Cluster Schema wide_trans Type number wide_trans Default Value The default value is: 4 id_width_in Id width of the narrower AXI plug into the cluster. id_width_in is optional Type: number cannot be null defined in: Snitch Cluster Schema id_width_in Type number id_width_in Default Value The default value is: 2 dma_id_width_in Id width of the wide AXI plug into the cluster. dma_id_width_in is optional Type: number cannot be null defined in: Snitch Cluster Schema dma_id_width_in Type number dma_id_width_in Default Value The default value is: 1 user_width User width of the narrower AXI plug into the cluster. user_width is optional Type: number cannot be null defined in: Snitch Cluster Schema user_width Type number user_width Default Value The default value is: 1 dma_user_width User width of the wide AXI plug into the cluster. dma_user_width is optional Type: number cannot be null defined in: Snitch Cluster Schema dma_user_width Type number dma_user_width Default Value The default value is: 1 hart_base_id Base hart id of the cluster. All cores get the respective cluster id plus their cluster position as the final hart_id . hart_base_id is optional Type: number cannot be null defined in: Snitch Cluster Schema hart_base_id Type number mode Supported mode by the processor, can be msu. Currently ignored. mode is optional Type: string cannot be null defined in: Snitch Cluster Schema mode Type string vm_support Whether to provide virtual memory support (Sv32). vm_support is optional Type: boolean cannot be null defined in: Snitch Cluster Schema vm_support Type boolean vm_support Default Value The default value is: true dma_axi_req_fifo_depth Number of AXI FIFO entries of the DMA engine. dma_axi_req_fifo_depth is optional Type: number cannot be null defined in: Snitch Cluster Schema dma_axi_req_fifo_depth Type number dma_axi_req_fifo_depth Default Value The default value is: 3 dma_req_fifo_depth Number of request entries the DMA can keep dma_req_fifo_depth is optional Type: number cannot be null defined in: Snitch Cluster Schema dma_req_fifo_depth Type number dma_req_fifo_depth Default Value The default value is: 3 enable_debug Whether to provide a debug request input and external debug features enable_debug is optional Type: boolean cannot be null defined in: Snitch Cluster Schema enable_debug Type boolean enable_debug Default Value The default value is: true sram_cfg_expose Whether to expose memory cut configuration inputs for implementation sram_cfg_expose is optional Type: boolean cannot be null defined in: Snitch Cluster Schema sram_cfg_expose Type boolean sram_cfg_fields The names and widths of memory cut configuration inputs needed for implementation sram_cfg_fields is optional Type: object ( Details ) cannot be null defined in: Snitch Cluster Schema sram_cfg_fields Type object ( Details ) sram_cfg_fields Constraints minimum number of properties : the minimum number of properties for this object is: 1 sram_cfg_fields Default Value The default value is: { \"reserved\" : 1 } timing timing is optional Type: object ( Timing and Latency Tuning Parameter ) cannot be null defined in: Snitch Cluster Schema timing Type object ( Timing and Latency Tuning Parameter ) hives Cores in a hive share an instruction cache and other shared infrastructure such as the PTW or the multiply/divide unit. hives is required Type: object[] ( Hive Description ) cannot be null defined in: Snitch Cluster Schema hives Type object[] ( Hive Description ) hives Constraints minimum number of items : the minimum number of items for this array is: 1","title":"Schema"},{"location":"schema-doc/snitch_cluster/#snitch-cluster-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster.schema.json Base description of a Snitch cluster and its internal structure and configuration. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none snitch_cluster.schema.json","title":"Snitch Cluster Schema Schema"},{"location":"schema-doc/snitch_cluster/#snitch-cluster-schema-type","text":"object ( Snitch Cluster Schema )","title":"Snitch Cluster Schema Type"},{"location":"schema-doc/snitch_cluster/#snitch-cluster-schema-properties","text":"Property Type Required Nullable Defined by name string Optional cannot be null Snitch Cluster Schema boot_addr number Optional cannot be null Snitch Cluster Schema cluster_base_addr number Optional cannot be null Snitch Cluster Schema tcdm object Optional cannot be null Snitch Cluster Schema cluster_periph_size number Optional cannot be null Snitch Cluster Schema zero_mem_size number Optional cannot be null Snitch Cluster Schema addr_width number Required cannot be null Snitch Cluster Schema data_width number Optional cannot be null Snitch Cluster Schema dma_data_width number Optional cannot be null Snitch Cluster Schema narrow_trans number Optional cannot be null Snitch Cluster Schema wide_trans number Optional cannot be null Snitch Cluster Schema id_width_in number Optional cannot be null Snitch Cluster Schema dma_id_width_in number Optional cannot be null Snitch Cluster Schema user_width number Optional cannot be null Snitch Cluster Schema dma_user_width number Optional cannot be null Snitch Cluster Schema hart_base_id number Optional cannot be null Snitch Cluster Schema mode string Optional cannot be null Snitch Cluster Schema vm_support boolean Optional cannot be null Snitch Cluster Schema dma_axi_req_fifo_depth number Optional cannot be null Snitch Cluster Schema dma_req_fifo_depth number Optional cannot be null Snitch Cluster Schema enable_debug boolean Optional cannot be null Snitch Cluster Schema sram_cfg_expose boolean Optional cannot be null Snitch Cluster Schema sram_cfg_fields object Optional cannot be null Snitch Cluster Schema timing object Optional cannot be null Snitch Cluster Schema hives array Required cannot be null Snitch Cluster Schema","title":"Snitch Cluster Schema Properties"},{"location":"schema-doc/snitch_cluster/#name","text":"Optional name for the generated wrapper. name is optional Type: string cannot be null defined in: Snitch Cluster Schema","title":"name"},{"location":"schema-doc/snitch_cluster/#name-type","text":"string","title":"name Type"},{"location":"schema-doc/snitch_cluster/#name-default-value","text":"The default value is: \"snitch_cluster\"","title":"name Default Value"},{"location":"schema-doc/snitch_cluster/#boot_addr","text":"Address from which all harts of the cluster start to boot. The default setting is 0x8000_0000 . boot_addr is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"boot_addr"},{"location":"schema-doc/snitch_cluster/#boot_addr-type","text":"number","title":"boot_addr Type"},{"location":"schema-doc/snitch_cluster/#boot_addr-default-value","text":"The default value is: 2147483648","title":"boot_addr Default Value"},{"location":"schema-doc/snitch_cluster/#cluster_base_addr","text":"Base address of this cluster. cluster_base_addr is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"cluster_base_addr"},{"location":"schema-doc/snitch_cluster/#cluster_base_addr-type","text":"number","title":"cluster_base_addr Type"},{"location":"schema-doc/snitch_cluster/#tcdm","text":"Configuration of the Tightly Coupled Data Memory of this cluster. tcdm is optional Type: object ( Details ) cannot be null defined in: Snitch Cluster Schema","title":"tcdm"},{"location":"schema-doc/snitch_cluster/#tcdm-type","text":"object ( Details )","title":"tcdm Type"},{"location":"schema-doc/snitch_cluster/#tcdm-default-value","text":"The default value is: { \"size\" : 128 , \"banks\" : 32 }","title":"tcdm Default Value"},{"location":"schema-doc/snitch_cluster/#cluster_periph_size","text":"Address region size reserved for cluster peripherals in KiByte. cluster_periph_size is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"cluster_periph_size"},{"location":"schema-doc/snitch_cluster/#cluster_periph_size-type","text":"number","title":"cluster_periph_size Type"},{"location":"schema-doc/snitch_cluster/#cluster_periph_size-examples","text":"128 64","title":"cluster_periph_size Examples"},{"location":"schema-doc/snitch_cluster/#zero_mem_size","text":"Address region size reserved for the Zero-Memory in KiByte. zero_mem_size is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"zero_mem_size"},{"location":"schema-doc/snitch_cluster/#zero_mem_size-type","text":"number","title":"zero_mem_size Type"},{"location":"schema-doc/snitch_cluster/#zero_mem_size-examples","text":"128 64","title":"zero_mem_size Examples"},{"location":"schema-doc/snitch_cluster/#addr_width","text":"Length of the address, should be greater than 30. If the address is larger than 34 the data bus needs to be 64 bits in size. addr_width is required Type: number cannot be null defined in: Snitch Cluster Schema","title":"addr_width"},{"location":"schema-doc/snitch_cluster/#addr_width-type","text":"number","title":"addr_width Type"},{"location":"schema-doc/snitch_cluster/#addr_width-default-value","text":"The default value is: 48","title":"addr_width Default Value"},{"location":"schema-doc/snitch_cluster/#data_width","text":"Data bus size of the integer core (everything except the DMA), must be 32 or 64. A double precision FPU requires 64 bit data length. data_width is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"data_width"},{"location":"schema-doc/snitch_cluster/#data_width-type","text":"number","title":"data_width Type"},{"location":"schema-doc/snitch_cluster/#data_width-default-value","text":"The default value is: 64","title":"data_width Default Value"},{"location":"schema-doc/snitch_cluster/#dma_data_width","text":"Data bus size of DMA. Usually this is larger than the integer core as the DMA is used to efficiently transfer bulk of data. dma_data_width is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"dma_data_width"},{"location":"schema-doc/snitch_cluster/#dma_data_width-type","text":"number","title":"dma_data_width Type"},{"location":"schema-doc/snitch_cluster/#dma_data_width-default-value","text":"The default value is: 512","title":"dma_data_width Default Value"},{"location":"schema-doc/snitch_cluster/#narrow_trans","text":"Outstanding transactions on the narrow AXI network narrow_trans is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"narrow_trans"},{"location":"schema-doc/snitch_cluster/#narrow_trans-type","text":"number","title":"narrow_trans Type"},{"location":"schema-doc/snitch_cluster/#narrow_trans-default-value","text":"The default value is: 4","title":"narrow_trans Default Value"},{"location":"schema-doc/snitch_cluster/#wide_trans","text":"Outstanding transactions on the wide AXI network wide_trans is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"wide_trans"},{"location":"schema-doc/snitch_cluster/#wide_trans-type","text":"number","title":"wide_trans Type"},{"location":"schema-doc/snitch_cluster/#wide_trans-default-value","text":"The default value is: 4","title":"wide_trans Default Value"},{"location":"schema-doc/snitch_cluster/#id_width_in","text":"Id width of the narrower AXI plug into the cluster. id_width_in is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"id_width_in"},{"location":"schema-doc/snitch_cluster/#id_width_in-type","text":"number","title":"id_width_in Type"},{"location":"schema-doc/snitch_cluster/#id_width_in-default-value","text":"The default value is: 2","title":"id_width_in Default Value"},{"location":"schema-doc/snitch_cluster/#dma_id_width_in","text":"Id width of the wide AXI plug into the cluster. dma_id_width_in is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"dma_id_width_in"},{"location":"schema-doc/snitch_cluster/#dma_id_width_in-type","text":"number","title":"dma_id_width_in Type"},{"location":"schema-doc/snitch_cluster/#dma_id_width_in-default-value","text":"The default value is: 1","title":"dma_id_width_in Default Value"},{"location":"schema-doc/snitch_cluster/#user_width","text":"User width of the narrower AXI plug into the cluster. user_width is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"user_width"},{"location":"schema-doc/snitch_cluster/#user_width-type","text":"number","title":"user_width Type"},{"location":"schema-doc/snitch_cluster/#user_width-default-value","text":"The default value is: 1","title":"user_width Default Value"},{"location":"schema-doc/snitch_cluster/#dma_user_width","text":"User width of the wide AXI plug into the cluster. dma_user_width is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"dma_user_width"},{"location":"schema-doc/snitch_cluster/#dma_user_width-type","text":"number","title":"dma_user_width Type"},{"location":"schema-doc/snitch_cluster/#dma_user_width-default-value","text":"The default value is: 1","title":"dma_user_width Default Value"},{"location":"schema-doc/snitch_cluster/#hart_base_id","text":"Base hart id of the cluster. All cores get the respective cluster id plus their cluster position as the final hart_id . hart_base_id is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"hart_base_id"},{"location":"schema-doc/snitch_cluster/#hart_base_id-type","text":"number","title":"hart_base_id Type"},{"location":"schema-doc/snitch_cluster/#mode","text":"Supported mode by the processor, can be msu. Currently ignored. mode is optional Type: string cannot be null defined in: Snitch Cluster Schema","title":"mode"},{"location":"schema-doc/snitch_cluster/#mode-type","text":"string","title":"mode Type"},{"location":"schema-doc/snitch_cluster/#vm_support","text":"Whether to provide virtual memory support (Sv32). vm_support is optional Type: boolean cannot be null defined in: Snitch Cluster Schema","title":"vm_support"},{"location":"schema-doc/snitch_cluster/#vm_support-type","text":"boolean","title":"vm_support Type"},{"location":"schema-doc/snitch_cluster/#vm_support-default-value","text":"The default value is: true","title":"vm_support Default Value"},{"location":"schema-doc/snitch_cluster/#dma_axi_req_fifo_depth","text":"Number of AXI FIFO entries of the DMA engine. dma_axi_req_fifo_depth is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"dma_axi_req_fifo_depth"},{"location":"schema-doc/snitch_cluster/#dma_axi_req_fifo_depth-type","text":"number","title":"dma_axi_req_fifo_depth Type"},{"location":"schema-doc/snitch_cluster/#dma_axi_req_fifo_depth-default-value","text":"The default value is: 3","title":"dma_axi_req_fifo_depth Default Value"},{"location":"schema-doc/snitch_cluster/#dma_req_fifo_depth","text":"Number of request entries the DMA can keep dma_req_fifo_depth is optional Type: number cannot be null defined in: Snitch Cluster Schema","title":"dma_req_fifo_depth"},{"location":"schema-doc/snitch_cluster/#dma_req_fifo_depth-type","text":"number","title":"dma_req_fifo_depth Type"},{"location":"schema-doc/snitch_cluster/#dma_req_fifo_depth-default-value","text":"The default value is: 3","title":"dma_req_fifo_depth Default Value"},{"location":"schema-doc/snitch_cluster/#enable_debug","text":"Whether to provide a debug request input and external debug features enable_debug is optional Type: boolean cannot be null defined in: Snitch Cluster Schema","title":"enable_debug"},{"location":"schema-doc/snitch_cluster/#enable_debug-type","text":"boolean","title":"enable_debug Type"},{"location":"schema-doc/snitch_cluster/#enable_debug-default-value","text":"The default value is: true","title":"enable_debug Default Value"},{"location":"schema-doc/snitch_cluster/#sram_cfg_expose","text":"Whether to expose memory cut configuration inputs for implementation sram_cfg_expose is optional Type: boolean cannot be null defined in: Snitch Cluster Schema","title":"sram_cfg_expose"},{"location":"schema-doc/snitch_cluster/#sram_cfg_expose-type","text":"boolean","title":"sram_cfg_expose Type"},{"location":"schema-doc/snitch_cluster/#sram_cfg_fields","text":"The names and widths of memory cut configuration inputs needed for implementation sram_cfg_fields is optional Type: object ( Details ) cannot be null defined in: Snitch Cluster Schema","title":"sram_cfg_fields"},{"location":"schema-doc/snitch_cluster/#sram_cfg_fields-type","text":"object ( Details )","title":"sram_cfg_fields Type"},{"location":"schema-doc/snitch_cluster/#sram_cfg_fields-constraints","text":"minimum number of properties : the minimum number of properties for this object is: 1","title":"sram_cfg_fields Constraints"},{"location":"schema-doc/snitch_cluster/#sram_cfg_fields-default-value","text":"The default value is: { \"reserved\" : 1 }","title":"sram_cfg_fields Default Value"},{"location":"schema-doc/snitch_cluster/#timing","text":"timing is optional Type: object ( Timing and Latency Tuning Parameter ) cannot be null defined in: Snitch Cluster Schema","title":"timing"},{"location":"schema-doc/snitch_cluster/#timing-type","text":"object ( Timing and Latency Tuning Parameter )","title":"timing Type"},{"location":"schema-doc/snitch_cluster/#hives","text":"Cores in a hive share an instruction cache and other shared infrastructure such as the PTW or the multiply/divide unit. hives is required Type: object[] ( Hive Description ) cannot be null defined in: Snitch Cluster Schema","title":"hives"},{"location":"schema-doc/snitch_cluster/#hives-type","text":"object[] ( Hive Description )","title":"hives Type"},{"location":"schema-doc/snitch_cluster/#hives-constraints","text":"minimum number of items : the minimum number of items for this array is: 1","title":"hives Constraints"},{"location":"schema-doc/snitch_cluster_tb-properties-dram-properties-address/","text":"Untitled number in Snitch Cluster TB Schema Schema http://pulp-platform.org/snitch/snitch_cluster_tb.schema.json#/properties/dram/properties/address Start address of DRAM. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster_tb.schema.json* address Type number address Constraints minimum : the value of this number must greater than or equal to: 0","title":"Untitled number in Snitch Cluster TB Schema Schema"},{"location":"schema-doc/snitch_cluster_tb-properties-dram-properties-address/#untitled-number-in-snitch-cluster-tb-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster_tb.schema.json#/properties/dram/properties/address Start address of DRAM. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster_tb.schema.json*","title":"Untitled number in Snitch Cluster TB Schema Schema"},{"location":"schema-doc/snitch_cluster_tb-properties-dram-properties-address/#address-type","text":"number","title":"address Type"},{"location":"schema-doc/snitch_cluster_tb-properties-dram-properties-address/#address-constraints","text":"minimum : the value of this number must greater than or equal to: 0","title":"address Constraints"},{"location":"schema-doc/snitch_cluster_tb-properties-dram-properties-length/","text":"Untitled number in Snitch Cluster TB Schema Schema http://pulp-platform.org/snitch/snitch_cluster_tb.schema.json#/properties/dram/properties/length Total size of DRAM in bytes. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster_tb.schema.json* length Type number length Constraints minimum : the value of this number must greater than or equal to: 0","title":"Untitled number in Snitch Cluster TB Schema Schema"},{"location":"schema-doc/snitch_cluster_tb-properties-dram-properties-length/#untitled-number-in-snitch-cluster-tb-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster_tb.schema.json#/properties/dram/properties/length Total size of DRAM in bytes. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status Unknown identifiability Forbidden Allowed none snitch_cluster_tb.schema.json*","title":"Untitled number in Snitch Cluster TB Schema Schema"},{"location":"schema-doc/snitch_cluster_tb-properties-dram-properties-length/#length-type","text":"number","title":"length Type"},{"location":"schema-doc/snitch_cluster_tb-properties-dram-properties-length/#length-constraints","text":"minimum : the value of this number must greater than or equal to: 0","title":"length Constraints"},{"location":"schema-doc/snitch_cluster_tb-properties-dram/","text":"DRAM Schema http://pulp-platform.org/snitch/snitch_cluster_tb.schema.json#/properties/dram Main, off-chip DRAM. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none snitch_cluster_tb.schema.json* dram Type object ( DRAM ) DRAM Properties Property Type Required Nullable Defined by address number Required cannot be null Snitch Cluster TB Schema length number Required cannot be null Snitch Cluster TB Schema address Start address of DRAM. address is required Type: number cannot be null defined in: Snitch Cluster TB Schema address Type number address Constraints minimum : the value of this number must greater than or equal to: 0 length Total size of DRAM in bytes. length is required Type: number cannot be null defined in: Snitch Cluster TB Schema length Type number length Constraints minimum : the value of this number must greater than or equal to: 0","title":"DRAM Schema"},{"location":"schema-doc/snitch_cluster_tb-properties-dram/#dram-schema","text":"http://pulp-platform.org/snitch/snitch_cluster_tb.schema.json#/properties/dram Main, off-chip DRAM. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none snitch_cluster_tb.schema.json*","title":"DRAM Schema"},{"location":"schema-doc/snitch_cluster_tb-properties-dram/#dram-type","text":"object ( DRAM )","title":"dram Type"},{"location":"schema-doc/snitch_cluster_tb-properties-dram/#dram-properties","text":"Property Type Required Nullable Defined by address number Required cannot be null Snitch Cluster TB Schema length number Required cannot be null Snitch Cluster TB Schema","title":"DRAM Properties"},{"location":"schema-doc/snitch_cluster_tb-properties-dram/#address","text":"Start address of DRAM. address is required Type: number cannot be null defined in: Snitch Cluster TB Schema","title":"address"},{"location":"schema-doc/snitch_cluster_tb-properties-dram/#address-type","text":"number","title":"address Type"},{"location":"schema-doc/snitch_cluster_tb-properties-dram/#address-constraints","text":"minimum : the value of this number must greater than or equal to: 0","title":"address Constraints"},{"location":"schema-doc/snitch_cluster_tb-properties-dram/#length","text":"Total size of DRAM in bytes. length is required Type: number cannot be null defined in: Snitch Cluster TB Schema","title":"length"},{"location":"schema-doc/snitch_cluster_tb-properties-dram/#length-type","text":"number","title":"length Type"},{"location":"schema-doc/snitch_cluster_tb-properties-dram/#length-constraints","text":"minimum : the value of this number must greater than or equal to: 0","title":"length Constraints"},{"location":"schema-doc/snitch_cluster_tb/","text":"Snitch Cluster TB Schema Schema http://pulp-platform.org/snitch/snitch_cluster_tb.schema.json Description for a very simple single-cluster testbench. That is the most minimal system available. Most of the hardware is emulated by the testbench. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none snitch_cluster_tb.schema.json Snitch Cluster TB Schema Type object ( Snitch Cluster TB Schema ) Snitch Cluster TB Schema Properties Property Type Required Nullable Defined by cluster object Required cannot be null Snitch Cluster TB Schema dram object Required cannot be null Snitch Cluster TB Schema cluster Base description of a Snitch cluster and its internal structure and configuration. cluster is required Type: object ( Snitch Cluster Schema ) cannot be null defined in: Snitch Cluster TB Schema cluster Type object ( Snitch Cluster Schema ) dram Main, off-chip DRAM. dram is required Type: object ( DRAM ) cannot be null defined in: Snitch Cluster TB Schema dram Type object ( DRAM )","title":"Snitch Cluster TB Schema Schema"},{"location":"schema-doc/snitch_cluster_tb/#snitch-cluster-tb-schema-schema","text":"http://pulp-platform.org/snitch/snitch_cluster_tb.schema.json Description for a very simple single-cluster testbench. That is the most minimal system available. Most of the hardware is emulated by the testbench. Abstract Extensible Status Identifiable Custom Properties Additional Properties Access Restrictions Defined In Can be instantiated No Unknown status No Forbidden Allowed none snitch_cluster_tb.schema.json","title":"Snitch Cluster TB Schema Schema"},{"location":"schema-doc/snitch_cluster_tb/#snitch-cluster-tb-schema-type","text":"object ( Snitch Cluster TB Schema )","title":"Snitch Cluster TB Schema Type"},{"location":"schema-doc/snitch_cluster_tb/#snitch-cluster-tb-schema-properties","text":"Property Type Required Nullable Defined by cluster object Required cannot be null Snitch Cluster TB Schema dram object Required cannot be null Snitch Cluster TB Schema","title":"Snitch Cluster TB Schema Properties"},{"location":"schema-doc/snitch_cluster_tb/#cluster","text":"Base description of a Snitch cluster and its internal structure and configuration. cluster is required Type: object ( Snitch Cluster Schema ) cannot be null defined in: Snitch Cluster TB Schema","title":"cluster"},{"location":"schema-doc/snitch_cluster_tb/#cluster-type","text":"object ( Snitch Cluster Schema )","title":"cluster Type"},{"location":"schema-doc/snitch_cluster_tb/#dram","text":"Main, off-chip DRAM. dram is required Type: object ( DRAM ) cannot be null defined in: Snitch Cluster TB Schema","title":"dram"},{"location":"schema-doc/snitch_cluster_tb/#dram-type","text":"object ( DRAM )","title":"dram Type"},{"location":"ug/directory_structure/","text":"Directory Structure The project is organized as a monolithic repository. Both hardware and software are co-located. The top-level ist structured as follows: docs : Documentation of the generator and software. Contains additional user guides. hw : All hardware components. sw : Hardware independent software, libraries, runtimes etc. util : Utility and helper scripts. Hardware ip : Blocks which are instantiated in the design e.g., they are not stand-alone. src : RTL sources test : Test-benches vendor : \"Third-party\" components which are updated using the vendor script. They are not (primarily) developed as part of this repository. system : Specific systems built around Snitch components. snitch-cluster : Single cluster with a minimal environment to run meaningful applications. occamy : Multi-cluster system with an environment to run applications. Software vendor : Software components which come with their own license requirements from third parties. Vendored Source Directories This repo is organized in a monolithic fashion, i.e., all resources are checked in, we do not use git submodules or other ways of obtaining (HW) source files. But not all IPs are developed with this repository. We rely on the vendor tool to copy data from other repositories into the tree. We keep separate patches if changes are necessary. Ideally, patches should be upstreamed to the originating repository once things stabilize. Creating Patches If you need to make changes to one of the IPs in the hw/vendor subdirectory you need to obtain a set of patches which should be applied. CI will check whether there are any changes without patches. Upon obtaining the sources the vendor tool can automatically apply the patches for you. To create patches you first need to commit the changes. Then, in the current directory create a set of patches (it will create a file for each commit) for the commit (range) you are interested: git format-patch --relative -o <path/to/patch/folder> HEAD^1 In the vendor file specify the path to the patches: patch_dir: \"<path/to/patch/folder>\" Updating Sources The vendor tool supports updating the sources. If you are in a clean directory with no changes (you can git stash to achieve this), the vendor tool can automatically commit the updates ( --commit ). For the common_cells for example: ./util/vendor.py hw/vendor/pulp_platform_common_cells.vendor.hjson --update --commit","title":"Directory Structure"},{"location":"ug/directory_structure/#directory-structure","text":"The project is organized as a monolithic repository. Both hardware and software are co-located. The top-level ist structured as follows: docs : Documentation of the generator and software. Contains additional user guides. hw : All hardware components. sw : Hardware independent software, libraries, runtimes etc. util : Utility and helper scripts.","title":"Directory Structure"},{"location":"ug/directory_structure/#hardware","text":"ip : Blocks which are instantiated in the design e.g., they are not stand-alone. src : RTL sources test : Test-benches vendor : \"Third-party\" components which are updated using the vendor script. They are not (primarily) developed as part of this repository. system : Specific systems built around Snitch components. snitch-cluster : Single cluster with a minimal environment to run meaningful applications. occamy : Multi-cluster system with an environment to run applications.","title":"Hardware"},{"location":"ug/directory_structure/#software","text":"vendor : Software components which come with their own license requirements from third parties.","title":"Software"},{"location":"ug/directory_structure/#vendored-source-directories","text":"This repo is organized in a monolithic fashion, i.e., all resources are checked in, we do not use git submodules or other ways of obtaining (HW) source files. But not all IPs are developed with this repository. We rely on the vendor tool to copy data from other repositories into the tree. We keep separate patches if changes are necessary. Ideally, patches should be upstreamed to the originating repository once things stabilize.","title":"Vendored Source Directories"},{"location":"ug/directory_structure/#creating-patches","text":"If you need to make changes to one of the IPs in the hw/vendor subdirectory you need to obtain a set of patches which should be applied. CI will check whether there are any changes without patches. Upon obtaining the sources the vendor tool can automatically apply the patches for you. To create patches you first need to commit the changes. Then, in the current directory create a set of patches (it will create a file for each commit) for the commit (range) you are interested: git format-patch --relative -o <path/to/patch/folder> HEAD^1 In the vendor file specify the path to the patches: patch_dir: \"<path/to/patch/folder>\"","title":"Creating Patches"},{"location":"ug/directory_structure/#updating-sources","text":"The vendor tool supports updating the sources. If you are in a clean directory with no changes (you can git stash to achieve this), the vendor tool can automatically commit the updates ( --commit ). For the common_cells for example: ./util/vendor.py hw/vendor/pulp_platform_common_cells.vendor.hjson --update --commit","title":"Updating Sources"},{"location":"ug/docker/","text":"Docker Container Docker container based on Ubuntu 18.04 LTS containing various hardware and software development tools for Snitch. Pre-built Container There is an experimental version of the container available. To download, run: $ docker pull ghcr.io/pulp-platform/snitch Using the Container To run container in interactive mode: $ docker run -it -v $REPO_TOP :/repo -w /repo ghcr.io/pulp-platform/snitch Local Build Instructions In case you do not want to use the pre-built container you can also build the container in local mode: $ cd $REPO_TOP $ sudo docker build -t ghcr.io/pulp-platform/snitch -f util/container/Dockerfile . Limitations Some operations require more memory than the default Docker VM might provide by default (2 GB on OS X for example). We recommend at least 16 GB of memory. The memory resources can be adjusted in the Docker daemon's settings. The swap space is limited to 4 GB in OS X default VM image. It doesn't seem as this is enough for using verilator , cc keeps crashing because it runs out of swap space (at least that is what dmesg tells us). Also 8 GB of swap space don't seem to be enough. dd if = /dev/zero of = /var/lib/swap bs = 1k count = 8388608 chmod go = /var/lib/swap && mkswap /var/lib/swap swapon -v /var/lib/swap","title":"Docker"},{"location":"ug/docker/#docker-container","text":"Docker container based on Ubuntu 18.04 LTS containing various hardware and software development tools for Snitch.","title":"Docker Container"},{"location":"ug/docker/#pre-built-container","text":"There is an experimental version of the container available. To download, run: $ docker pull ghcr.io/pulp-platform/snitch","title":"Pre-built Container"},{"location":"ug/docker/#using-the-container","text":"To run container in interactive mode: $ docker run -it -v $REPO_TOP :/repo -w /repo ghcr.io/pulp-platform/snitch","title":"Using the Container"},{"location":"ug/docker/#local-build-instructions","text":"In case you do not want to use the pre-built container you can also build the container in local mode: $ cd $REPO_TOP $ sudo docker build -t ghcr.io/pulp-platform/snitch -f util/container/Dockerfile .","title":"Local Build Instructions"},{"location":"ug/docker/#limitations","text":"Some operations require more memory than the default Docker VM might provide by default (2 GB on OS X for example). We recommend at least 16 GB of memory. The memory resources can be adjusted in the Docker daemon's settings. The swap space is limited to 4 GB in OS X default VM image. It doesn't seem as this is enough for using verilator , cc keeps crashing because it runs out of swap space (at least that is what dmesg tells us). Also 8 GB of swap space don't seem to be enough. dd if = /dev/zero of = /var/lib/swap bs = 1k count = 8388608 chmod go = /var/lib/swap && mkswap /var/lib/swap swapon -v /var/lib/swap","title":"Limitations"},{"location":"ug/documentation/","text":"Documentation Documentation of the generator and related infrastructure is hosted under docs . Static html documentation is build from the latest master branch by the CI. We use mkdocs together with the material theme . Before building the documentation, make sure you have the required dependencies installed: pip install -r docs/requirements.txt After everything ist installed, you can build and serve a local copy by executing (in the root directory): mkdocs serve This opens a local webserver listening on http://127.0.0.1:8000/ . Organization The docs folder is organized as follows: rm : Reference manuals, listings and detailed design decisions. ug : User guides, more tutorial style texts to get contributors and user up-to-speed. schema : Contains the JSON schema used for data validation and generation. schema-doc : Contains auto-generated documentation from the schema in the schema folder. The documentation is generated using adobe/jsonschema2md . Re-generate Documentation Unfortunately, there isn't a good Python tool that generates schema to markdown documents, hence, we rely on adobe/jsonschema2md which requires node and npm . To re-generate the documentation execute (in the repository root): jsonschema2md -d docs/schema/ -o docs/schema-doc -n","title":"Documentation"},{"location":"ug/documentation/#documentation","text":"Documentation of the generator and related infrastructure is hosted under docs . Static html documentation is build from the latest master branch by the CI. We use mkdocs together with the material theme . Before building the documentation, make sure you have the required dependencies installed: pip install -r docs/requirements.txt After everything ist installed, you can build and serve a local copy by executing (in the root directory): mkdocs serve This opens a local webserver listening on http://127.0.0.1:8000/ .","title":"Documentation"},{"location":"ug/documentation/#organization","text":"The docs folder is organized as follows: rm : Reference manuals, listings and detailed design decisions. ug : User guides, more tutorial style texts to get contributors and user up-to-speed. schema : Contains the JSON schema used for data validation and generation. schema-doc : Contains auto-generated documentation from the schema in the schema folder. The documentation is generated using adobe/jsonschema2md .","title":"Organization"},{"location":"ug/documentation/#re-generate-documentation","text":"Unfortunately, there isn't a good Python tool that generates schema to markdown documents, hence, we rely on adobe/jsonschema2md which requires node and npm . To re-generate the documentation execute (in the repository root): jsonschema2md -d docs/schema/ -o docs/schema-doc -n","title":"Re-generate Documentation"},{"location":"ug/getting_started/","text":"Getting Started Quick Start This will take you through the necessary steps to get a sample program running on a cluster of Snitch cores. Clone the repository. git clone https://github.com/pulp-platform/snitch.git Start the Docker container containing all necessary development tools. If you do not want (or can not) use Docker please see the prerequisites sections on how to obtain all required tools. docker run -it -v `pwd`/snitch:/repo -w /repo ghcr.io/pulp-platform/snitch To simulate a cluster of Snitch cores go to hw/system/snitch_cluster and build the Verilator model for the Snitch cluster. cd hw/system/snitch_cluster make bin/snitch_cluster.vlt Build the software. mkdir sw/build cd sw/build cmake .. make Run a sample application on the Verilator model. ./bin/snitch_cluster.vlt sw/build/benchmark/benchmark-matmul-all Generate the annotated traces and inspect the trace for core 0. make traces less trace_hart_00000000.txt Optionally you can inspect the dumped waveforms ( snitch_cluster.vcd ). spike-dasm is required to generate the traces. Using the source from this repository supports disassembly of Snitch-custom instructions: cd sw/vendor/riscv-isa-sim mkdir build; cd build ../configure; make spike-dasm Visualize the traces with the util/trace/tracevis.py script. ./util/trace/tracevis.py -o trace.json sw/build/benchmark/benchmark-matmul-all hw/system/snitch_cluster/logs/trace_hart_*.txt The generated JSON file can be visualized with Trace-Viewer , or by loading it into Chrome's about:tracing . You can check out an example trace here . Annotate the traces with the util/trace/annotate.py script. ./util/trace/annotate.py -o annotated.s sw/build/benchmark/benchmark-matmul-all hw/system/snitch_cluster/logs/trace_hart_00001.txt The generated annotated.s interleaves source code with retired instructions. Prerequisites We recommend using the Docker container. If that should not be possible (because of missing privileges for example) you can install the required tools and components yourself. We recommend a reasonable new Linux distribution, for example, Ubuntu 18.04: Install essential packages: sudo apt-get install build-essential python3 python3-pip python3-setuptools python3-wheel Install the Python requirements using: pip3 install --user -r python-requirements.txt We are using Bender for file list generation. The easiest way to obtain Bender is through its binary release channel: curl --proto '=https' --tlsv1.2 https://pulp-platform.github.io/bender/init -sSf | sh Finally, get a RISC-V toolchain. We recommend obtaining binary releases for your operating system from SiFive's SW site . Unpack the toolchain to a location of your choice (assuming $RISCV here). For example for Ubuntu you do: mkdir -p $RISCV && tar -x -f riscv64-unknown-elf-gcc-8.3.0-2020.04.0-x86_64-linux-ubuntu14.tar.gz --strip-components=1 -C $RISCV Add the $RISCV/bin folder to your path variable. export PATH=$RISCV/bin:$PATH The downloaded toolchain is a multi-lib toolchain, nevertheless our SW scripts currently expect binaries named riscv32-* . You can just alias riscv64-* to riscv32-* using: cd $RISCV/bin && for file in riscv64-*; do ln -s $file $(echo \"$file\" | sed 's/^riscv64/riscv32/g'); done An alternative way, if you have Rust installed, is cargo install bender . Tool Requirements bender >= 0.21 verilator >= 4.100 Software Development The banshee simulator is built using Rust. We recommend rustup if you haven't installed Rust already. C/C++ code is formatted using clang-format . Hardware Development We use verible for style linting. Either build it from source or, if available for your platform, use one of the pre-built images . We support simulation with Verilator, VCS and Modelsim.","title":"Getting Started"},{"location":"ug/getting_started/#getting-started","text":"","title":"Getting Started"},{"location":"ug/getting_started/#quick-start","text":"This will take you through the necessary steps to get a sample program running on a cluster of Snitch cores. Clone the repository. git clone https://github.com/pulp-platform/snitch.git Start the Docker container containing all necessary development tools. If you do not want (or can not) use Docker please see the prerequisites sections on how to obtain all required tools. docker run -it -v `pwd`/snitch:/repo -w /repo ghcr.io/pulp-platform/snitch To simulate a cluster of Snitch cores go to hw/system/snitch_cluster and build the Verilator model for the Snitch cluster. cd hw/system/snitch_cluster make bin/snitch_cluster.vlt Build the software. mkdir sw/build cd sw/build cmake .. make Run a sample application on the Verilator model. ./bin/snitch_cluster.vlt sw/build/benchmark/benchmark-matmul-all Generate the annotated traces and inspect the trace for core 0. make traces less trace_hart_00000000.txt Optionally you can inspect the dumped waveforms ( snitch_cluster.vcd ). spike-dasm is required to generate the traces. Using the source from this repository supports disassembly of Snitch-custom instructions: cd sw/vendor/riscv-isa-sim mkdir build; cd build ../configure; make spike-dasm Visualize the traces with the util/trace/tracevis.py script. ./util/trace/tracevis.py -o trace.json sw/build/benchmark/benchmark-matmul-all hw/system/snitch_cluster/logs/trace_hart_*.txt The generated JSON file can be visualized with Trace-Viewer , or by loading it into Chrome's about:tracing . You can check out an example trace here . Annotate the traces with the util/trace/annotate.py script. ./util/trace/annotate.py -o annotated.s sw/build/benchmark/benchmark-matmul-all hw/system/snitch_cluster/logs/trace_hart_00001.txt The generated annotated.s interleaves source code with retired instructions.","title":"Quick Start"},{"location":"ug/getting_started/#prerequisites","text":"We recommend using the Docker container. If that should not be possible (because of missing privileges for example) you can install the required tools and components yourself. We recommend a reasonable new Linux distribution, for example, Ubuntu 18.04: Install essential packages: sudo apt-get install build-essential python3 python3-pip python3-setuptools python3-wheel Install the Python requirements using: pip3 install --user -r python-requirements.txt We are using Bender for file list generation. The easiest way to obtain Bender is through its binary release channel: curl --proto '=https' --tlsv1.2 https://pulp-platform.github.io/bender/init -sSf | sh Finally, get a RISC-V toolchain. We recommend obtaining binary releases for your operating system from SiFive's SW site . Unpack the toolchain to a location of your choice (assuming $RISCV here). For example for Ubuntu you do: mkdir -p $RISCV && tar -x -f riscv64-unknown-elf-gcc-8.3.0-2020.04.0-x86_64-linux-ubuntu14.tar.gz --strip-components=1 -C $RISCV Add the $RISCV/bin folder to your path variable. export PATH=$RISCV/bin:$PATH The downloaded toolchain is a multi-lib toolchain, nevertheless our SW scripts currently expect binaries named riscv32-* . You can just alias riscv64-* to riscv32-* using: cd $RISCV/bin && for file in riscv64-*; do ln -s $file $(echo \"$file\" | sed 's/^riscv64/riscv32/g'); done An alternative way, if you have Rust installed, is cargo install bender .","title":"Prerequisites"},{"location":"ug/getting_started/#tool-requirements","text":"bender >= 0.21 verilator >= 4.100","title":"Tool Requirements"},{"location":"ug/getting_started/#software-development","text":"The banshee simulator is built using Rust. We recommend rustup if you haven't installed Rust already. C/C++ code is formatted using clang-format .","title":"Software Development"},{"location":"ug/getting_started/#hardware-development","text":"We use verible for style linting. Either build it from source or, if available for your platform, use one of the pre-built images . We support simulation with Verilator, VCS and Modelsim.","title":"Hardware Development"},{"location":"ug/occamy/","text":"Occamy System Adapting the FPGA Block Design for the VCU128 With occamy_vcu128.xpr open in the Vivado GUI, the block design can be accessed on the left ( Open Block Design ). Then, the block design can be viewed and modified. The tcl script for the block design can then by generated via File->Export->Export Block Design . There are some manual adjustments to this file. Usually I diff the exported with the original version of occamy_vcu128_bd.tcl .","title":"Guide"},{"location":"ug/occamy/#occamy-system","text":"","title":"Occamy System"},{"location":"ug/occamy/#adapting-the-fpga-block-design-for-the-vcu128","text":"With occamy_vcu128.xpr open in the Vivado GUI, the block design can be accessed on the left ( Open Block Design ). Then, the block design can be viewed and modified. The tcl script for the block design can then by generated via File->Export->Export Block Design . There are some manual adjustments to this file. Usually I diff the exported with the original version of occamy_vcu128_bd.tcl .","title":"Adapting the FPGA Block Design for the VCU128"},{"location":"ug/occamy_addrmap/","text":"Address Map This is the current address map of occamy. Note that the Quadrants address map has its own table below. Occamy Address Map Name Size Status Start End DEBUG 4.0 KB used 0x0000_0000 0x0000_0fff - 16.0 MB free 0x0000_1000 0x00ff_ffff BOOTROM 128.0 KB used 0x0100_0000 0x0101_ffff - 15.9 MB free 0x0102_0000 0x01ff_ffff SOC_CTRL 4.0 KB used 0x0200_0000 0x0200_0fff FLL_SYSTEM 1.0 KB used 0x0200_1000 0x0200_13ff FLL_PERIPH 1.0 KB used 0x0200_1400 0x0200_17ff FLL_HBM2E 1.0 KB used 0x0200_1800 0x0200_1bff - 1023.0 B free 0x0200_1c00 0x0200_1fff UART 4.0 KB used 0x0200_2000 0x0200_2fff GPIO 4.0 KB used 0x0200_3000 0x0200_3fff I2C 4.0 KB used 0x0200_4000 0x0200_4fff CHIP_CTRL 4.0 KB used 0x0200_5000 0x0200_5fff TIMER 4.0 KB used 0x0200_6000 0x0200_6fff HBM_XBAR_CFG 4.0 KB used 0x0200_7000 0x0200_7fff - 16.0 MB free 0x0200_8000 0x02ff_ffff SPIM 128.0 KB used 0x0300_0000 0x0301_ffff - 15.9 MB free 0x0302_0000 0x03ff_ffff CLINT 1.0 MB used 0x0400_0000 0x040f_ffff - 15.0 MB free 0x0410_0000 0x04ff_ffff PCIE_CFG 128.0 KB used 0x0500_0000 0x0501_ffff - 15.9 MB free 0x0502_0000 0x05ff_ffff HBI_WIDE_CFG 64.0 KB used 0x0600_0000 0x0600_ffff - 15.9 MB free 0x0601_0000 0x06ff_ffff HBI_NARROW_CFG 64.0 KB used 0x0700_0000 0x0700_ffff - 15.9 MB free 0x0701_0000 0x07ff_ffff HBM_CFG_TOP 4.0 MB used 0x0800_0000 0x083f_ffff - 12.0 MB free 0x0840_0000 0x08ff_ffff HBM_CFG_PHY 1.0 MB used 0x0900_0000 0x090f_ffff - 15.0 MB free 0x0910_0000 0x09ff_ffff HBM_CFG_SEQ 64.0 KB used 0x0a00_0000 0x0a00_ffff - 7.9 MB free 0x0a01_0000 0x0a7f_ffff HBM_CFG_CTRL 64.0 KB used 0x0a80_0000 0x0a80_ffff - 7.9 MB free 0x0a81_0000 0x0aff_ffff QUAD_0_CFG 64.0 KB used 0x0b00_0000 0x0b00_ffff QUAD_1_CFG 64.0 KB used 0x0b01_0000 0x0b01_ffff QUAD_2_CFG 64.0 KB used 0x0b02_0000 0x0b02_ffff QUAD_3_CFG 64.0 KB used 0x0b03_0000 0x0b03_ffff QUAD_4_CFG 64.0 KB used 0x0b04_0000 0x0b04_ffff QUAD_5_CFG 64.0 KB used 0x0b05_0000 0x0b05_ffff - 15.6 MB free 0x0b06_0000 0x0bff_ffff PLIC 64.0 MB used 0x0c00_0000 0x0fff_ffff QUADRANTS 6.0 MB used 0x1000_0000 0x105f_ffff - 10.0 MB free 0x1060_0000 0x10ff_ffff SYS_IDMA_CFG 64.0 KB used 0x1100_0000 0x1100_ffff - 239.9 MB free 0x1101_0000 0x1fff_ffff PCIE 640.0 MB used 0x2000_0000 0x47ff_ffff PCIE 640.0 MB used 0x4800_0000 0x6fff_ffff SPM_NARROW 512.0 KB used 0x7000_0000 0x7007_ffff - 15.5 MB free 0x7008_0000 0x70ff_ffff SPM_WIDE 2.0 MB used 0x7100_0000 0x711f_ffff - 238.0 MB free 0x7120_0000 0x7fff_ffff HBM_0 1.0 GB used 0x8000_0000 0xbfff_ffff HBM_1 1.0 GB used 0xc000_0000 0xffff_ffff WIDE_ZERO_MEM 8.0 GB used 0x1_0000_0000 0x2_ffff_ffff - 52.0 GB free 0x3_0000_0000 0xf_ffff_ffff HBM_0 1.0 GB used 0x10_0000_0000 0x10_3fff_ffff HBM_1 1.0 GB used 0x10_4000_0000 0x10_7fff_ffff HBM_2 1.0 GB used 0x10_8000_0000 0x10_bfff_ffff HBM_3 1.0 GB used 0x10_c000_0000 0x10_ffff_ffff HBM_4 1.0 GB used 0x11_0000_0000 0x11_3fff_ffff HBM_5 1.0 GB used 0x11_4000_0000 0x11_7fff_ffff HBM_6 1.0 GB used 0x11_8000_0000 0x11_bfff_ffff HBM_7 1.0 GB used 0x11_c000_0000 0x11_ffff_ffff - 952.0 GB free 0x12_0000_0000 0xff_ffff_ffff HBI 1.0 TB used 0x100_0000_0000 0x1ff_ffff_ffff Quadrants Address Map Quadrant Cluster Name Size Start End 0 0 CLUSTER_TCDM 128.0 KB 0x1000_0000 0x1001_ffff 0 0 CLUSTER_PERIPHERAL 64.0 KB 0x1002_0000 0x1002_ffff 0 0 CLUSTER_ZERO_MEM 64.0 KB 0x1003_0000 0x1003_ffff 0 1 CLUSTER_TCDM 128.0 KB 0x1004_0000 0x1005_ffff 0 1 CLUSTER_PERIPHERAL 64.0 KB 0x1006_0000 0x1006_ffff 0 1 CLUSTER_ZERO_MEM 64.0 KB 0x1007_0000 0x1007_ffff 0 2 CLUSTER_TCDM 128.0 KB 0x1008_0000 0x1009_ffff 0 2 CLUSTER_PERIPHERAL 64.0 KB 0x100a_0000 0x100a_ffff 0 2 CLUSTER_ZERO_MEM 64.0 KB 0x100b_0000 0x100b_ffff 0 3 CLUSTER_TCDM 128.0 KB 0x100c_0000 0x100d_ffff 0 3 CLUSTER_PERIPHERAL 64.0 KB 0x100e_0000 0x100e_ffff 0 3 CLUSTER_ZERO_MEM 64.0 KB 0x100f_0000 0x100f_ffff 1 0 CLUSTER_TCDM 128.0 KB 0x1010_0000 0x1011_ffff 1 0 CLUSTER_PERIPHERAL 64.0 KB 0x1012_0000 0x1012_ffff 1 0 CLUSTER_ZERO_MEM 64.0 KB 0x1013_0000 0x1013_ffff 1 1 CLUSTER_TCDM 128.0 KB 0x1014_0000 0x1015_ffff 1 1 CLUSTER_PERIPHERAL 64.0 KB 0x1016_0000 0x1016_ffff 1 1 CLUSTER_ZERO_MEM 64.0 KB 0x1017_0000 0x1017_ffff 1 2 CLUSTER_TCDM 128.0 KB 0x1018_0000 0x1019_ffff 1 2 CLUSTER_PERIPHERAL 64.0 KB 0x101a_0000 0x101a_ffff 1 2 CLUSTER_ZERO_MEM 64.0 KB 0x101b_0000 0x101b_ffff 1 3 CLUSTER_TCDM 128.0 KB 0x101c_0000 0x101d_ffff 1 3 CLUSTER_PERIPHERAL 64.0 KB 0x101e_0000 0x101e_ffff 1 3 CLUSTER_ZERO_MEM 64.0 KB 0x101f_0000 0x101f_ffff 2 0 CLUSTER_TCDM 128.0 KB 0x1020_0000 0x1021_ffff 2 0 CLUSTER_PERIPHERAL 64.0 KB 0x1022_0000 0x1022_ffff 2 0 CLUSTER_ZERO_MEM 64.0 KB 0x1023_0000 0x1023_ffff 2 1 CLUSTER_TCDM 128.0 KB 0x1024_0000 0x1025_ffff 2 1 CLUSTER_PERIPHERAL 64.0 KB 0x1026_0000 0x1026_ffff 2 1 CLUSTER_ZERO_MEM 64.0 KB 0x1027_0000 0x1027_ffff 2 2 CLUSTER_TCDM 128.0 KB 0x1028_0000 0x1029_ffff 2 2 CLUSTER_PERIPHERAL 64.0 KB 0x102a_0000 0x102a_ffff 2 2 CLUSTER_ZERO_MEM 64.0 KB 0x102b_0000 0x102b_ffff 2 3 CLUSTER_TCDM 128.0 KB 0x102c_0000 0x102d_ffff 2 3 CLUSTER_PERIPHERAL 64.0 KB 0x102e_0000 0x102e_ffff 2 3 CLUSTER_ZERO_MEM 64.0 KB 0x102f_0000 0x102f_ffff 3 0 CLUSTER_TCDM 128.0 KB 0x1030_0000 0x1031_ffff 3 0 CLUSTER_PERIPHERAL 64.0 KB 0x1032_0000 0x1032_ffff 3 0 CLUSTER_ZERO_MEM 64.0 KB 0x1033_0000 0x1033_ffff 3 1 CLUSTER_TCDM 128.0 KB 0x1034_0000 0x1035_ffff 3 1 CLUSTER_PERIPHERAL 64.0 KB 0x1036_0000 0x1036_ffff 3 1 CLUSTER_ZERO_MEM 64.0 KB 0x1037_0000 0x1037_ffff 3 2 CLUSTER_TCDM 128.0 KB 0x1038_0000 0x1039_ffff 3 2 CLUSTER_PERIPHERAL 64.0 KB 0x103a_0000 0x103a_ffff 3 2 CLUSTER_ZERO_MEM 64.0 KB 0x103b_0000 0x103b_ffff 3 3 CLUSTER_TCDM 128.0 KB 0x103c_0000 0x103d_ffff 3 3 CLUSTER_PERIPHERAL 64.0 KB 0x103e_0000 0x103e_ffff 3 3 CLUSTER_ZERO_MEM 64.0 KB 0x103f_0000 0x103f_ffff 4 0 CLUSTER_TCDM 128.0 KB 0x1040_0000 0x1041_ffff 4 0 CLUSTER_PERIPHERAL 64.0 KB 0x1042_0000 0x1042_ffff 4 0 CLUSTER_ZERO_MEM 64.0 KB 0x1043_0000 0x1043_ffff 4 1 CLUSTER_TCDM 128.0 KB 0x1044_0000 0x1045_ffff 4 1 CLUSTER_PERIPHERAL 64.0 KB 0x1046_0000 0x1046_ffff 4 1 CLUSTER_ZERO_MEM 64.0 KB 0x1047_0000 0x1047_ffff 4 2 CLUSTER_TCDM 128.0 KB 0x1048_0000 0x1049_ffff 4 2 CLUSTER_PERIPHERAL 64.0 KB 0x104a_0000 0x104a_ffff 4 2 CLUSTER_ZERO_MEM 64.0 KB 0x104b_0000 0x104b_ffff 4 3 CLUSTER_TCDM 128.0 KB 0x104c_0000 0x104d_ffff 4 3 CLUSTER_PERIPHERAL 64.0 KB 0x104e_0000 0x104e_ffff 4 3 CLUSTER_ZERO_MEM 64.0 KB 0x104f_0000 0x104f_ffff 5 0 CLUSTER_TCDM 128.0 KB 0x1050_0000 0x1051_ffff 5 0 CLUSTER_PERIPHERAL 64.0 KB 0x1052_0000 0x1052_ffff 5 0 CLUSTER_ZERO_MEM 64.0 KB 0x1053_0000 0x1053_ffff 5 1 CLUSTER_TCDM 128.0 KB 0x1054_0000 0x1055_ffff 5 1 CLUSTER_PERIPHERAL 64.0 KB 0x1056_0000 0x1056_ffff 5 1 CLUSTER_ZERO_MEM 64.0 KB 0x1057_0000 0x1057_ffff 5 2 CLUSTER_TCDM 128.0 KB 0x1058_0000 0x1059_ffff 5 2 CLUSTER_PERIPHERAL 64.0 KB 0x105a_0000 0x105a_ffff 5 2 CLUSTER_ZERO_MEM 64.0 KB 0x105b_0000 0x105b_ffff 5 3 CLUSTER_TCDM 128.0 KB 0x105c_0000 0x105d_ffff 5 3 CLUSTER_PERIPHERAL 64.0 KB 0x105e_0000 0x105e_ffff 5 3 CLUSTER_ZERO_MEM 64.0 KB 0x105f_0000 0x105f_ffff - - EMPTY 10.0 MB 0x1060_0000 0x10ff_ffff","title":"Memory Map"},{"location":"ug/occamy_addrmap/#address-map","text":"This is the current address map of occamy. Note that the Quadrants address map has its own table below.","title":"Address Map"},{"location":"ug/occamy_addrmap/#occamy-address-map","text":"Name Size Status Start End DEBUG 4.0 KB used 0x0000_0000 0x0000_0fff - 16.0 MB free 0x0000_1000 0x00ff_ffff BOOTROM 128.0 KB used 0x0100_0000 0x0101_ffff - 15.9 MB free 0x0102_0000 0x01ff_ffff SOC_CTRL 4.0 KB used 0x0200_0000 0x0200_0fff FLL_SYSTEM 1.0 KB used 0x0200_1000 0x0200_13ff FLL_PERIPH 1.0 KB used 0x0200_1400 0x0200_17ff FLL_HBM2E 1.0 KB used 0x0200_1800 0x0200_1bff - 1023.0 B free 0x0200_1c00 0x0200_1fff UART 4.0 KB used 0x0200_2000 0x0200_2fff GPIO 4.0 KB used 0x0200_3000 0x0200_3fff I2C 4.0 KB used 0x0200_4000 0x0200_4fff CHIP_CTRL 4.0 KB used 0x0200_5000 0x0200_5fff TIMER 4.0 KB used 0x0200_6000 0x0200_6fff HBM_XBAR_CFG 4.0 KB used 0x0200_7000 0x0200_7fff - 16.0 MB free 0x0200_8000 0x02ff_ffff SPIM 128.0 KB used 0x0300_0000 0x0301_ffff - 15.9 MB free 0x0302_0000 0x03ff_ffff CLINT 1.0 MB used 0x0400_0000 0x040f_ffff - 15.0 MB free 0x0410_0000 0x04ff_ffff PCIE_CFG 128.0 KB used 0x0500_0000 0x0501_ffff - 15.9 MB free 0x0502_0000 0x05ff_ffff HBI_WIDE_CFG 64.0 KB used 0x0600_0000 0x0600_ffff - 15.9 MB free 0x0601_0000 0x06ff_ffff HBI_NARROW_CFG 64.0 KB used 0x0700_0000 0x0700_ffff - 15.9 MB free 0x0701_0000 0x07ff_ffff HBM_CFG_TOP 4.0 MB used 0x0800_0000 0x083f_ffff - 12.0 MB free 0x0840_0000 0x08ff_ffff HBM_CFG_PHY 1.0 MB used 0x0900_0000 0x090f_ffff - 15.0 MB free 0x0910_0000 0x09ff_ffff HBM_CFG_SEQ 64.0 KB used 0x0a00_0000 0x0a00_ffff - 7.9 MB free 0x0a01_0000 0x0a7f_ffff HBM_CFG_CTRL 64.0 KB used 0x0a80_0000 0x0a80_ffff - 7.9 MB free 0x0a81_0000 0x0aff_ffff QUAD_0_CFG 64.0 KB used 0x0b00_0000 0x0b00_ffff QUAD_1_CFG 64.0 KB used 0x0b01_0000 0x0b01_ffff QUAD_2_CFG 64.0 KB used 0x0b02_0000 0x0b02_ffff QUAD_3_CFG 64.0 KB used 0x0b03_0000 0x0b03_ffff QUAD_4_CFG 64.0 KB used 0x0b04_0000 0x0b04_ffff QUAD_5_CFG 64.0 KB used 0x0b05_0000 0x0b05_ffff - 15.6 MB free 0x0b06_0000 0x0bff_ffff PLIC 64.0 MB used 0x0c00_0000 0x0fff_ffff QUADRANTS 6.0 MB used 0x1000_0000 0x105f_ffff - 10.0 MB free 0x1060_0000 0x10ff_ffff SYS_IDMA_CFG 64.0 KB used 0x1100_0000 0x1100_ffff - 239.9 MB free 0x1101_0000 0x1fff_ffff PCIE 640.0 MB used 0x2000_0000 0x47ff_ffff PCIE 640.0 MB used 0x4800_0000 0x6fff_ffff SPM_NARROW 512.0 KB used 0x7000_0000 0x7007_ffff - 15.5 MB free 0x7008_0000 0x70ff_ffff SPM_WIDE 2.0 MB used 0x7100_0000 0x711f_ffff - 238.0 MB free 0x7120_0000 0x7fff_ffff HBM_0 1.0 GB used 0x8000_0000 0xbfff_ffff HBM_1 1.0 GB used 0xc000_0000 0xffff_ffff WIDE_ZERO_MEM 8.0 GB used 0x1_0000_0000 0x2_ffff_ffff - 52.0 GB free 0x3_0000_0000 0xf_ffff_ffff HBM_0 1.0 GB used 0x10_0000_0000 0x10_3fff_ffff HBM_1 1.0 GB used 0x10_4000_0000 0x10_7fff_ffff HBM_2 1.0 GB used 0x10_8000_0000 0x10_bfff_ffff HBM_3 1.0 GB used 0x10_c000_0000 0x10_ffff_ffff HBM_4 1.0 GB used 0x11_0000_0000 0x11_3fff_ffff HBM_5 1.0 GB used 0x11_4000_0000 0x11_7fff_ffff HBM_6 1.0 GB used 0x11_8000_0000 0x11_bfff_ffff HBM_7 1.0 GB used 0x11_c000_0000 0x11_ffff_ffff - 952.0 GB free 0x12_0000_0000 0xff_ffff_ffff HBI 1.0 TB used 0x100_0000_0000 0x1ff_ffff_ffff","title":"Occamy Address Map"},{"location":"ug/occamy_addrmap/#quadrants-address-map","text":"Quadrant Cluster Name Size Start End 0 0 CLUSTER_TCDM 128.0 KB 0x1000_0000 0x1001_ffff 0 0 CLUSTER_PERIPHERAL 64.0 KB 0x1002_0000 0x1002_ffff 0 0 CLUSTER_ZERO_MEM 64.0 KB 0x1003_0000 0x1003_ffff 0 1 CLUSTER_TCDM 128.0 KB 0x1004_0000 0x1005_ffff 0 1 CLUSTER_PERIPHERAL 64.0 KB 0x1006_0000 0x1006_ffff 0 1 CLUSTER_ZERO_MEM 64.0 KB 0x1007_0000 0x1007_ffff 0 2 CLUSTER_TCDM 128.0 KB 0x1008_0000 0x1009_ffff 0 2 CLUSTER_PERIPHERAL 64.0 KB 0x100a_0000 0x100a_ffff 0 2 CLUSTER_ZERO_MEM 64.0 KB 0x100b_0000 0x100b_ffff 0 3 CLUSTER_TCDM 128.0 KB 0x100c_0000 0x100d_ffff 0 3 CLUSTER_PERIPHERAL 64.0 KB 0x100e_0000 0x100e_ffff 0 3 CLUSTER_ZERO_MEM 64.0 KB 0x100f_0000 0x100f_ffff 1 0 CLUSTER_TCDM 128.0 KB 0x1010_0000 0x1011_ffff 1 0 CLUSTER_PERIPHERAL 64.0 KB 0x1012_0000 0x1012_ffff 1 0 CLUSTER_ZERO_MEM 64.0 KB 0x1013_0000 0x1013_ffff 1 1 CLUSTER_TCDM 128.0 KB 0x1014_0000 0x1015_ffff 1 1 CLUSTER_PERIPHERAL 64.0 KB 0x1016_0000 0x1016_ffff 1 1 CLUSTER_ZERO_MEM 64.0 KB 0x1017_0000 0x1017_ffff 1 2 CLUSTER_TCDM 128.0 KB 0x1018_0000 0x1019_ffff 1 2 CLUSTER_PERIPHERAL 64.0 KB 0x101a_0000 0x101a_ffff 1 2 CLUSTER_ZERO_MEM 64.0 KB 0x101b_0000 0x101b_ffff 1 3 CLUSTER_TCDM 128.0 KB 0x101c_0000 0x101d_ffff 1 3 CLUSTER_PERIPHERAL 64.0 KB 0x101e_0000 0x101e_ffff 1 3 CLUSTER_ZERO_MEM 64.0 KB 0x101f_0000 0x101f_ffff 2 0 CLUSTER_TCDM 128.0 KB 0x1020_0000 0x1021_ffff 2 0 CLUSTER_PERIPHERAL 64.0 KB 0x1022_0000 0x1022_ffff 2 0 CLUSTER_ZERO_MEM 64.0 KB 0x1023_0000 0x1023_ffff 2 1 CLUSTER_TCDM 128.0 KB 0x1024_0000 0x1025_ffff 2 1 CLUSTER_PERIPHERAL 64.0 KB 0x1026_0000 0x1026_ffff 2 1 CLUSTER_ZERO_MEM 64.0 KB 0x1027_0000 0x1027_ffff 2 2 CLUSTER_TCDM 128.0 KB 0x1028_0000 0x1029_ffff 2 2 CLUSTER_PERIPHERAL 64.0 KB 0x102a_0000 0x102a_ffff 2 2 CLUSTER_ZERO_MEM 64.0 KB 0x102b_0000 0x102b_ffff 2 3 CLUSTER_TCDM 128.0 KB 0x102c_0000 0x102d_ffff 2 3 CLUSTER_PERIPHERAL 64.0 KB 0x102e_0000 0x102e_ffff 2 3 CLUSTER_ZERO_MEM 64.0 KB 0x102f_0000 0x102f_ffff 3 0 CLUSTER_TCDM 128.0 KB 0x1030_0000 0x1031_ffff 3 0 CLUSTER_PERIPHERAL 64.0 KB 0x1032_0000 0x1032_ffff 3 0 CLUSTER_ZERO_MEM 64.0 KB 0x1033_0000 0x1033_ffff 3 1 CLUSTER_TCDM 128.0 KB 0x1034_0000 0x1035_ffff 3 1 CLUSTER_PERIPHERAL 64.0 KB 0x1036_0000 0x1036_ffff 3 1 CLUSTER_ZERO_MEM 64.0 KB 0x1037_0000 0x1037_ffff 3 2 CLUSTER_TCDM 128.0 KB 0x1038_0000 0x1039_ffff 3 2 CLUSTER_PERIPHERAL 64.0 KB 0x103a_0000 0x103a_ffff 3 2 CLUSTER_ZERO_MEM 64.0 KB 0x103b_0000 0x103b_ffff 3 3 CLUSTER_TCDM 128.0 KB 0x103c_0000 0x103d_ffff 3 3 CLUSTER_PERIPHERAL 64.0 KB 0x103e_0000 0x103e_ffff 3 3 CLUSTER_ZERO_MEM 64.0 KB 0x103f_0000 0x103f_ffff 4 0 CLUSTER_TCDM 128.0 KB 0x1040_0000 0x1041_ffff 4 0 CLUSTER_PERIPHERAL 64.0 KB 0x1042_0000 0x1042_ffff 4 0 CLUSTER_ZERO_MEM 64.0 KB 0x1043_0000 0x1043_ffff 4 1 CLUSTER_TCDM 128.0 KB 0x1044_0000 0x1045_ffff 4 1 CLUSTER_PERIPHERAL 64.0 KB 0x1046_0000 0x1046_ffff 4 1 CLUSTER_ZERO_MEM 64.0 KB 0x1047_0000 0x1047_ffff 4 2 CLUSTER_TCDM 128.0 KB 0x1048_0000 0x1049_ffff 4 2 CLUSTER_PERIPHERAL 64.0 KB 0x104a_0000 0x104a_ffff 4 2 CLUSTER_ZERO_MEM 64.0 KB 0x104b_0000 0x104b_ffff 4 3 CLUSTER_TCDM 128.0 KB 0x104c_0000 0x104d_ffff 4 3 CLUSTER_PERIPHERAL 64.0 KB 0x104e_0000 0x104e_ffff 4 3 CLUSTER_ZERO_MEM 64.0 KB 0x104f_0000 0x104f_ffff 5 0 CLUSTER_TCDM 128.0 KB 0x1050_0000 0x1051_ffff 5 0 CLUSTER_PERIPHERAL 64.0 KB 0x1052_0000 0x1052_ffff 5 0 CLUSTER_ZERO_MEM 64.0 KB 0x1053_0000 0x1053_ffff 5 1 CLUSTER_TCDM 128.0 KB 0x1054_0000 0x1055_ffff 5 1 CLUSTER_PERIPHERAL 64.0 KB 0x1056_0000 0x1056_ffff 5 1 CLUSTER_ZERO_MEM 64.0 KB 0x1057_0000 0x1057_ffff 5 2 CLUSTER_TCDM 128.0 KB 0x1058_0000 0x1059_ffff 5 2 CLUSTER_PERIPHERAL 64.0 KB 0x105a_0000 0x105a_ffff 5 2 CLUSTER_ZERO_MEM 64.0 KB 0x105b_0000 0x105b_ffff 5 3 CLUSTER_TCDM 128.0 KB 0x105c_0000 0x105d_ffff 5 3 CLUSTER_PERIPHERAL 64.0 KB 0x105e_0000 0x105e_ffff 5 3 CLUSTER_ZERO_MEM 64.0 KB 0x105f_0000 0x105f_ffff - - EMPTY 10.0 MB 0x1060_0000 0x10ff_ffff","title":"Quadrants Address Map"},{"location":"ug/snitch_cluster/","text":"Snitch Cluster System The Snitch cluster system ( hw/system/snitch_cluster ) is a fundamental system around a Snitch core. The cluster can be configured using a config file. The configuration parameters are documented using JSON schema, and documentation is generated for the schema. The configuration options can be found here . The cluster testbench simulates an infinite memory. The RISC-V ELF file is preloaded using RISC-V's Front-end Server ( fesvr ). Getting Started In hw/system/snicht_cluster : Build the software: mkdir sw/build cd sw/build cmake .. make Compile the model for your simulator: Verilator make bin/snitch_cluster.vlt Questasim make bin/snitch_cluster.vsim VCS make bin/snitch_cluster.vcs Run a binary on the simulator: Verilator bin/snitch_cluster.vlt path/to/riscv/binary Questasim # Headless bin/snitch_cluster.vsim path/to/riscv/binary # GUI bin/snitch_cluster.vsim.gui path/to/riscv/binary VCS bin/snitch_cluster.vcs path/to/riscv/binary Build the traces: make traces Configure the Cluster To configure the cluster with a different configuration, either edit the configuration files in the cfg folder or create a new configuration file and pass it to the Makefile: make bin/snitch_cluster.vlt CFG=cfg/single-core.hjson The default config is in cfg/cluster.default.hjson . Alternatively, you can also set your CFG environment variable, the Makefile will pick it up and override the standard config. Using Verilator with LLVM LLVM+clang can be used to build the Verilator model. Optionally specify a path to the LLVM toolchain in CLANG_PATH and set VLT_USE_LLVM=ON . For the verilated model itself to be complied with LLVM, verilator must be built with LLVM ( CC=clang CXX=clang++ ./configure ). The VLT environment variable can then be used to point to the verilator binary. # Optional: Specify which llvm to use export CLANG_PATH = /path/to/llvm-12.0.1 # Optional: Point to a verilator binary compiled with LLVM export VLT = /path/to/verilator-llvm/bin/verilator make VLT_USE_LLVM = ON bin/snitch_cluster.vlt","title":"Guide"},{"location":"ug/snitch_cluster/#snitch-cluster-system","text":"The Snitch cluster system ( hw/system/snitch_cluster ) is a fundamental system around a Snitch core. The cluster can be configured using a config file. The configuration parameters are documented using JSON schema, and documentation is generated for the schema. The configuration options can be found here . The cluster testbench simulates an infinite memory. The RISC-V ELF file is preloaded using RISC-V's Front-end Server ( fesvr ).","title":"Snitch Cluster System"},{"location":"ug/snitch_cluster/#getting-started","text":"In hw/system/snicht_cluster : Build the software: mkdir sw/build cd sw/build cmake .. make Compile the model for your simulator: Verilator make bin/snitch_cluster.vlt Questasim make bin/snitch_cluster.vsim VCS make bin/snitch_cluster.vcs Run a binary on the simulator: Verilator bin/snitch_cluster.vlt path/to/riscv/binary Questasim # Headless bin/snitch_cluster.vsim path/to/riscv/binary # GUI bin/snitch_cluster.vsim.gui path/to/riscv/binary VCS bin/snitch_cluster.vcs path/to/riscv/binary Build the traces: make traces","title":"Getting Started"},{"location":"ug/snitch_cluster/#configure-the-cluster","text":"To configure the cluster with a different configuration, either edit the configuration files in the cfg folder or create a new configuration file and pass it to the Makefile: make bin/snitch_cluster.vlt CFG=cfg/single-core.hjson The default config is in cfg/cluster.default.hjson . Alternatively, you can also set your CFG environment variable, the Makefile will pick it up and override the standard config.","title":"Configure the Cluster"},{"location":"ug/snitch_cluster/#using-verilator-with-llvm","text":"LLVM+clang can be used to build the Verilator model. Optionally specify a path to the LLVM toolchain in CLANG_PATH and set VLT_USE_LLVM=ON . For the verilated model itself to be complied with LLVM, verilator must be built with LLVM ( CC=clang CXX=clang++ ./configure ). The VLT environment variable can then be used to point to the verilator binary. # Optional: Specify which llvm to use export CLANG_PATH = /path/to/llvm-12.0.1 # Optional: Point to a verilator binary compiled with LLVM export VLT = /path/to/verilator-llvm/bin/verilator make VLT_USE_LLVM = ON bin/snitch_cluster.vlt","title":"Using Verilator with LLVM"}]}