<stg><name>accelerate</name>


<trans_list>

<trans id="259" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:16 %init_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %init

]]></Node>
<StgValue><ssdm name="init_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:18 %br_ln9 = br i1 %init_read, void %_Z10initialisePiS_b.exit_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %init_vector_addr = getelementptr i32 %init_vector, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="init_vector_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="5">
<![CDATA[
:1 %init_vector_load = load i5 %init_vector_addr

]]></Node>
<StgValue><ssdm name="init_vector_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %init_vector_addr_1 = getelementptr i32 %init_vector, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="init_vector_addr_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="5">
<![CDATA[
:4 %init_vector_load_1 = load i5 %init_vector_addr_1

]]></Node>
<StgValue><ssdm name="init_vector_load_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:0 %mult_enables_addr = getelementptr i1 %mult_enables, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="mult_enables_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:1 %mult_enables_load = load i2 %mult_enables_addr

]]></Node>
<StgValue><ssdm name="mult_enables_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:2 %subrow_vals_addr = getelementptr i32 %subrow_vals, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="subrow_vals_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:3 %subrow_vals_load = load i2 %subrow_vals_addr

]]></Node>
<StgValue><ssdm name="subrow_vals_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:4 %subrow_col_indices_addr = getelementptr i32 %subrow_col_indices, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="subrow_col_indices_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:5 %subrow_col_indices_load = load i2 %subrow_col_indices_addr

]]></Node>
<StgValue><ssdm name="subrow_col_indices_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:11 %mult_enables_addr_1 = getelementptr i1 %mult_enables, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="mult_enables_addr_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:12 %mult_enables_load_1 = load i2 %mult_enables_addr_1

]]></Node>
<StgValue><ssdm name="mult_enables_load_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:13 %subrow_vals_addr_1 = getelementptr i32 %subrow_vals, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="subrow_vals_addr_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:14 %subrow_vals_load_1 = load i2 %subrow_vals_addr_1

]]></Node>
<StgValue><ssdm name="subrow_vals_load_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:15 %subrow_col_indices_addr_1 = getelementptr i32 %subrow_col_indices, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="subrow_col_indices_addr_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:16 %subrow_col_indices_load_1 = load i2 %subrow_col_indices_addr_1

]]></Node>
<StgValue><ssdm name="subrow_col_indices_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="5">
<![CDATA[
:1 %init_vector_load = load i5 %init_vector_addr

]]></Node>
<StgValue><ssdm name="init_vector_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %store_ln12 = store i32 %init_vector_load, i32 0

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="5">
<![CDATA[
:4 %init_vector_load_1 = load i5 %init_vector_addr_1

]]></Node>
<StgValue><ssdm name="init_vector_load_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %store_ln12 = store i32 %init_vector_load_1, i32 1

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %init_vector_addr_2 = getelementptr i32 %init_vector, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="init_vector_addr_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="5">
<![CDATA[
:7 %init_vector_load_2 = load i5 %init_vector_addr_2

]]></Node>
<StgValue><ssdm name="init_vector_load_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %init_vector_addr_3 = getelementptr i32 %init_vector, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="init_vector_addr_3"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="5">
<![CDATA[
:10 %init_vector_load_3 = load i5 %init_vector_addr_3

]]></Node>
<StgValue><ssdm name="init_vector_load_3"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:1 %mult_enables_load = load i2 %mult_enables_addr

]]></Node>
<StgValue><ssdm name="mult_enables_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:3 %subrow_vals_load = load i2 %subrow_vals_addr

]]></Node>
<StgValue><ssdm name="subrow_vals_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:5 %subrow_col_indices_load = load i2 %subrow_col_indices_addr

]]></Node>
<StgValue><ssdm name="subrow_col_indices_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:12 %mult_enables_load_1 = load i2 %mult_enables_addr_1

]]></Node>
<StgValue><ssdm name="mult_enables_load_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:14 %subrow_vals_load_1 = load i2 %subrow_vals_addr_1

]]></Node>
<StgValue><ssdm name="subrow_vals_load_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:16 %subrow_col_indices_load_1 = load i2 %subrow_col_indices_addr_1

]]></Node>
<StgValue><ssdm name="subrow_col_indices_load_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:22 %mult_enables_addr_2 = getelementptr i1 %mult_enables, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="mult_enables_addr_2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:23 %mult_enables_load_2 = load i2 %mult_enables_addr_2

]]></Node>
<StgValue><ssdm name="mult_enables_load_2"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:24 %subrow_vals_addr_2 = getelementptr i32 %subrow_vals, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="subrow_vals_addr_2"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:25 %subrow_vals_load_2 = load i2 %subrow_vals_addr_2

]]></Node>
<StgValue><ssdm name="subrow_vals_load_2"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:26 %subrow_col_indices_addr_2 = getelementptr i32 %subrow_col_indices, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="subrow_col_indices_addr_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:27 %subrow_col_indices_load_2 = load i2 %subrow_col_indices_addr_2

]]></Node>
<StgValue><ssdm name="subrow_col_indices_load_2"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:33 %mult_enables_addr_3 = getelementptr i1 %mult_enables, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="mult_enables_addr_3"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:34 %mult_enables_load_3 = load i2 %mult_enables_addr_3

]]></Node>
<StgValue><ssdm name="mult_enables_load_3"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:35 %subrow_vals_addr_3 = getelementptr i32 %subrow_vals, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="subrow_vals_addr_3"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:36 %subrow_vals_load_3 = load i2 %subrow_vals_addr_3

]]></Node>
<StgValue><ssdm name="subrow_vals_load_3"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:37 %subrow_col_indices_addr_3 = getelementptr i32 %subrow_col_indices, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="subrow_col_indices_addr_3"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:38 %subrow_col_indices_load_3 = load i2 %subrow_col_indices_addr_3

]]></Node>
<StgValue><ssdm name="subrow_col_indices_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="69" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="5">
<![CDATA[
:7 %init_vector_load_2 = load i5 %init_vector_addr_2

]]></Node>
<StgValue><ssdm name="init_vector_load_2"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %store_ln12 = store i32 %init_vector_load_2, i32 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="5">
<![CDATA[
:10 %init_vector_load_3 = load i5 %init_vector_addr_3

]]></Node>
<StgValue><ssdm name="init_vector_load_3"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %store_ln12 = store i32 %init_vector_load_3, i32 3

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %init_vector_addr_4 = getelementptr i32 %init_vector, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="init_vector_addr_4"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="5">
<![CDATA[
:13 %init_vector_load_4 = load i5 %init_vector_addr_4

]]></Node>
<StgValue><ssdm name="init_vector_load_4"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %init_vector_addr_5 = getelementptr i32 %init_vector, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="init_vector_addr_5"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="5">
<![CDATA[
:16 %init_vector_load_5 = load i5 %init_vector_addr_5

]]></Node>
<StgValue><ssdm name="init_vector_load_5"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:23 %mult_enables_load_2 = load i2 %mult_enables_addr_2

]]></Node>
<StgValue><ssdm name="mult_enables_load_2"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:25 %subrow_vals_load_2 = load i2 %subrow_vals_addr_2

]]></Node>
<StgValue><ssdm name="subrow_vals_load_2"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:27 %subrow_col_indices_load_2 = load i2 %subrow_col_indices_addr_2

]]></Node>
<StgValue><ssdm name="subrow_col_indices_load_2"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:34 %mult_enables_load_3 = load i2 %mult_enables_addr_3

]]></Node>
<StgValue><ssdm name="mult_enables_load_3"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:36 %subrow_vals_load_3 = load i2 %subrow_vals_addr_3

]]></Node>
<StgValue><ssdm name="subrow_vals_load_3"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:38 %subrow_col_indices_load_3 = load i2 %subrow_col_indices_addr_3

]]></Node>
<StgValue><ssdm name="subrow_col_indices_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="83" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="5">
<![CDATA[
:13 %init_vector_load_4 = load i5 %init_vector_addr_4

]]></Node>
<StgValue><ssdm name="init_vector_load_4"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %store_ln12 = store i32 %init_vector_load_4, i32 4

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="5">
<![CDATA[
:16 %init_vector_load_5 = load i5 %init_vector_addr_5

]]></Node>
<StgValue><ssdm name="init_vector_load_5"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %store_ln12 = store i32 %init_vector_load_5, i32 5

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %init_vector_addr_6 = getelementptr i32 %init_vector, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="init_vector_addr_6"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="5">
<![CDATA[
:19 %init_vector_load_6 = load i5 %init_vector_addr_6

]]></Node>
<StgValue><ssdm name="init_vector_load_6"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21 %init_vector_addr_7 = getelementptr i32 %init_vector, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="init_vector_addr_7"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="5">
<![CDATA[
:22 %init_vector_load_7 = load i5 %init_vector_addr_7

]]></Node>
<StgValue><ssdm name="init_vector_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="91" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="5">
<![CDATA[
:19 %init_vector_load_6 = load i5 %init_vector_addr_6

]]></Node>
<StgValue><ssdm name="init_vector_load_6"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20 %store_ln12 = store i32 %init_vector_load_6, i32 6

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="5">
<![CDATA[
:22 %init_vector_load_7 = load i5 %init_vector_addr_7

]]></Node>
<StgValue><ssdm name="init_vector_load_7"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23 %store_ln12 = store i32 %init_vector_load_7, i32 7

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24 %init_vector_addr_8 = getelementptr i32 %init_vector, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="init_vector_addr_8"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="5">
<![CDATA[
:25 %init_vector_load_8 = load i5 %init_vector_addr_8

]]></Node>
<StgValue><ssdm name="init_vector_load_8"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27 %init_vector_addr_9 = getelementptr i32 %init_vector, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="init_vector_addr_9"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="5">
<![CDATA[
:28 %init_vector_load_9 = load i5 %init_vector_addr_9

]]></Node>
<StgValue><ssdm name="init_vector_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="99" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="5">
<![CDATA[
:25 %init_vector_load_8 = load i5 %init_vector_addr_8

]]></Node>
<StgValue><ssdm name="init_vector_load_8"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26 %store_ln12 = store i32 %init_vector_load_8, i32 8

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="5">
<![CDATA[
:28 %init_vector_load_9 = load i5 %init_vector_addr_9

]]></Node>
<StgValue><ssdm name="init_vector_load_9"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29 %store_ln12 = store i32 %init_vector_load_9, i32 9

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30 %init_vector_addr_10 = getelementptr i32 %init_vector, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="init_vector_addr_10"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="5">
<![CDATA[
:31 %init_vector_load_10 = load i5 %init_vector_addr_10

]]></Node>
<StgValue><ssdm name="init_vector_load_10"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33 %init_vector_addr_11 = getelementptr i32 %init_vector, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="init_vector_addr_11"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="5">
<![CDATA[
:34 %init_vector_load_11 = load i5 %init_vector_addr_11

]]></Node>
<StgValue><ssdm name="init_vector_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="107" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="5">
<![CDATA[
:31 %init_vector_load_10 = load i5 %init_vector_addr_10

]]></Node>
<StgValue><ssdm name="init_vector_load_10"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32 %store_ln12 = store i32 %init_vector_load_10, i32 10

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="5">
<![CDATA[
:34 %init_vector_load_11 = load i5 %init_vector_addr_11

]]></Node>
<StgValue><ssdm name="init_vector_load_11"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35 %store_ln12 = store i32 %init_vector_load_11, i32 11

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36 %init_vector_addr_12 = getelementptr i32 %init_vector, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="init_vector_addr_12"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="5">
<![CDATA[
:37 %init_vector_load_12 = load i5 %init_vector_addr_12

]]></Node>
<StgValue><ssdm name="init_vector_load_12"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39 %init_vector_addr_13 = getelementptr i32 %init_vector, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="init_vector_addr_13"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="5">
<![CDATA[
:40 %init_vector_load_13 = load i5 %init_vector_addr_13

]]></Node>
<StgValue><ssdm name="init_vector_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="115" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="5">
<![CDATA[
:37 %init_vector_load_12 = load i5 %init_vector_addr_12

]]></Node>
<StgValue><ssdm name="init_vector_load_12"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38 %store_ln12 = store i32 %init_vector_load_12, i32 12

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="5">
<![CDATA[
:40 %init_vector_load_13 = load i5 %init_vector_addr_13

]]></Node>
<StgValue><ssdm name="init_vector_load_13"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41 %store_ln12 = store i32 %init_vector_load_13, i32 13

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42 %init_vector_addr_14 = getelementptr i32 %init_vector, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="init_vector_addr_14"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="5">
<![CDATA[
:43 %init_vector_load_14 = load i5 %init_vector_addr_14

]]></Node>
<StgValue><ssdm name="init_vector_load_14"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45 %init_vector_addr_15 = getelementptr i32 %init_vector, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="init_vector_addr_15"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="5">
<![CDATA[
:46 %init_vector_load_15 = load i5 %init_vector_addr_15

]]></Node>
<StgValue><ssdm name="init_vector_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="123" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="5">
<![CDATA[
:43 %init_vector_load_14 = load i5 %init_vector_addr_14

]]></Node>
<StgValue><ssdm name="init_vector_load_14"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44 %store_ln12 = store i32 %init_vector_load_14, i32 14

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="5">
<![CDATA[
:46 %init_vector_load_15 = load i5 %init_vector_addr_15

]]></Node>
<StgValue><ssdm name="init_vector_load_15"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47 %store_ln12 = store i32 %init_vector_load_15, i32 15

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48 %init_vector_addr_16 = getelementptr i32 %init_vector, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="init_vector_addr_16"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="5">
<![CDATA[
:49 %init_vector_load_16 = load i5 %init_vector_addr_16

]]></Node>
<StgValue><ssdm name="init_vector_load_16"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51 %init_vector_addr_17 = getelementptr i32 %init_vector, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="init_vector_addr_17"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="5">
<![CDATA[
:52 %init_vector_load_17 = load i5 %init_vector_addr_17

]]></Node>
<StgValue><ssdm name="init_vector_load_17"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="131" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="5">
<![CDATA[
:49 %init_vector_load_16 = load i5 %init_vector_addr_16

]]></Node>
<StgValue><ssdm name="init_vector_load_16"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %store_ln12 = store i32 %init_vector_load_16, i32 16

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="5">
<![CDATA[
:52 %init_vector_load_17 = load i5 %init_vector_addr_17

]]></Node>
<StgValue><ssdm name="init_vector_load_17"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53 %store_ln12 = store i32 %init_vector_load_17, i32 17

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54 %init_vector_addr_18 = getelementptr i32 %init_vector, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="init_vector_addr_18"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="5">
<![CDATA[
:55 %init_vector_load_18 = load i5 %init_vector_addr_18

]]></Node>
<StgValue><ssdm name="init_vector_load_18"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57 %init_vector_addr_19 = getelementptr i32 %init_vector, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="init_vector_addr_19"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="5">
<![CDATA[
:58 %init_vector_load_19 = load i5 %init_vector_addr_19

]]></Node>
<StgValue><ssdm name="init_vector_load_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="139" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="5">
<![CDATA[
:55 %init_vector_load_18 = load i5 %init_vector_addr_18

]]></Node>
<StgValue><ssdm name="init_vector_load_18"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %store_ln12 = store i32 %init_vector_load_18, i32 18

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="5">
<![CDATA[
:58 %init_vector_load_19 = load i5 %init_vector_addr_19

]]></Node>
<StgValue><ssdm name="init_vector_load_19"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:59 %store_ln12 = store i32 %init_vector_load_19, i32 19

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60 %init_vector_addr_20 = getelementptr i32 %init_vector, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="init_vector_addr_20"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="5">
<![CDATA[
:61 %init_vector_load_20 = load i5 %init_vector_addr_20

]]></Node>
<StgValue><ssdm name="init_vector_load_20"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63 %init_vector_addr_21 = getelementptr i32 %init_vector, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="init_vector_addr_21"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="5">
<![CDATA[
:64 %init_vector_load_21 = load i5 %init_vector_addr_21

]]></Node>
<StgValue><ssdm name="init_vector_load_21"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="147" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="5">
<![CDATA[
:61 %init_vector_load_20 = load i5 %init_vector_addr_20

]]></Node>
<StgValue><ssdm name="init_vector_load_20"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62 %store_ln12 = store i32 %init_vector_load_20, i32 20

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="5">
<![CDATA[
:64 %init_vector_load_21 = load i5 %init_vector_addr_21

]]></Node>
<StgValue><ssdm name="init_vector_load_21"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65 %store_ln12 = store i32 %init_vector_load_21, i32 21

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66 %init_vector_addr_22 = getelementptr i32 %init_vector, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="init_vector_addr_22"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="5">
<![CDATA[
:67 %init_vector_load_22 = load i5 %init_vector_addr_22

]]></Node>
<StgValue><ssdm name="init_vector_load_22"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="153" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="5">
<![CDATA[
:67 %init_vector_load_22 = load i5 %init_vector_addr_22

]]></Node>
<StgValue><ssdm name="init_vector_load_22"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68 %store_ln12 = store i32 %init_vector_load_22, i32 22

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
:69 %br_ln14 = br void %_Z10initialisePiS_b.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="156" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_vals, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_vals

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_col_indices, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_col_indices

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mult_enables, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
._crit_edge:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %mult_enables

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="166" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %label_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %label_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
._crit_edge:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %init

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %init, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:17 %label_r_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %label_r

]]></Node>
<StgValue><ssdm name="label_r_read"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:6 %zext_ln28 = zext i32 %subrow_col_indices_load

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:7 %storage_addr = getelementptr i32 %storage, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="storage_addr"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="5" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:8 %storage_load = load i5 %storage_addr

]]></Node>
<StgValue><ssdm name="storage_load"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:17 %zext_ln28_1 = zext i32 %subrow_col_indices_load_1

]]></Node>
<StgValue><ssdm name="zext_ln28_1"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:18 %storage_addr_1 = getelementptr i32 %storage, i64 0, i64 %zext_ln28_1

]]></Node>
<StgValue><ssdm name="storage_addr_1"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="5" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:19 %storage_load_1 = load i5 %storage_addr_1

]]></Node>
<StgValue><ssdm name="storage_load_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="179" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="5" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:8 %storage_load = load i5 %storage_addr

]]></Node>
<StgValue><ssdm name="storage_load"/></StgValue>
</operation>

<operation id="180" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="5" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:19 %storage_load_1 = load i5 %storage_addr_1

]]></Node>
<StgValue><ssdm name="storage_load_1"/></StgValue>
</operation>

<operation id="181" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:28 %zext_ln28_2 = zext i32 %subrow_col_indices_load_2

]]></Node>
<StgValue><ssdm name="zext_ln28_2"/></StgValue>
</operation>

<operation id="182" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:29 %storage_addr_2 = getelementptr i32 %storage, i64 0, i64 %zext_ln28_2

]]></Node>
<StgValue><ssdm name="storage_addr_2"/></StgValue>
</operation>

<operation id="183" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="5" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:30 %storage_load_2 = load i5 %storage_addr_2

]]></Node>
<StgValue><ssdm name="storage_load_2"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:39 %zext_ln28_3 = zext i32 %subrow_col_indices_load_3

]]></Node>
<StgValue><ssdm name="zext_ln28_3"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:40 %storage_addr_3 = getelementptr i32 %storage, i64 0, i64 %zext_ln28_3

]]></Node>
<StgValue><ssdm name="storage_addr_3"/></StgValue>
</operation>

<operation id="186" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="5" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:41 %storage_load_3 = load i5 %storage_addr_3

]]></Node>
<StgValue><ssdm name="storage_load_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="187" st_id="16" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:9 %mul_ln28 = mul i32 %storage_load, i32 %subrow_vals_load

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>

<operation id="188" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="5" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:30 %storage_load_2 = load i5 %storage_addr_2

]]></Node>
<StgValue><ssdm name="storage_load_2"/></StgValue>
</operation>

<operation id="189" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="5" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:41 %storage_load_3 = load i5 %storage_addr_3

]]></Node>
<StgValue><ssdm name="storage_load_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="190" st_id="17" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:9 %mul_ln28 = mul i32 %storage_load, i32 %subrow_vals_load

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:20 %mul_ln28_1 = mul i32 %storage_load_1, i32 %subrow_vals_load_1

]]></Node>
<StgValue><ssdm name="mul_ln28_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="192" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:10 %x = select i1 %mult_enables_load, i32 %mul_ln28, i32 0

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="193" st_id="18" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:20 %mul_ln28_1 = mul i32 %storage_load_1, i32 %subrow_vals_load_1

]]></Node>
<StgValue><ssdm name="mul_ln28_1"/></StgValue>
</operation>

<operation id="194" st_id="18" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:31 %mul_ln28_2 = mul i32 %storage_load_2, i32 %subrow_vals_load_2

]]></Node>
<StgValue><ssdm name="mul_ln28_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="195" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:21 %select_ln27_1 = select i1 %mult_enables_load_1, i32 %mul_ln28_1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln27_1"/></StgValue>
</operation>

<operation id="196" st_id="19" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:31 %mul_ln28_2 = mul i32 %storage_load_2, i32 %subrow_vals_load_2

]]></Node>
<StgValue><ssdm name="mul_ln28_2"/></StgValue>
</operation>

<operation id="197" st_id="19" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:42 %mul_ln28_3 = mul i32 %storage_load_3, i32 %subrow_vals_load_3

]]></Node>
<StgValue><ssdm name="mul_ln28_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="198" st_id="20" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:42 %mul_ln28_3 = mul i32 %storage_load_3, i32 %subrow_vals_load_3

]]></Node>
<StgValue><ssdm name="mul_ln28_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="199" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:32 %select_ln27_2 = select i1 %mult_enables_load_2, i32 %mul_ln28_2, i32 0

]]></Node>
<StgValue><ssdm name="select_ln27_2"/></StgValue>
</operation>

<operation id="200" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:43 %select_ln27_3 = select i1 %mult_enables_load_3, i32 %mul_ln28_3, i32 0

]]></Node>
<StgValue><ssdm name="select_ln27_3"/></StgValue>
</operation>

<operation id="201" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:44 %add_ln42 = add i32 %select_ln27_1, i32 %x

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="202" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:45 %add_ln42_1 = add i32 %select_ln27_2, i32 %select_ln27_3

]]></Node>
<StgValue><ssdm name="add_ln42_1"/></StgValue>
</operation>

<operation id="203" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:46 %x_1 = add i32 %add_ln42_1, i32 %add_ln42

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="204" st_id="22" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="1" op_10_bw="32" op_11_bw="1" op_12_bw="32" op_13_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:47 %call_ln68 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0

]]></Node>
<StgValue><ssdm name="call_ln68"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="205" st_id="23" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="1" op_10_bw="32" op_11_bw="1" op_12_bw="32" op_13_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:47 %call_ln68 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0

]]></Node>
<StgValue><ssdm name="call_ln68"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="206" st_id="24" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="1" op_10_bw="32" op_11_bw="1" op_12_bw="32" op_13_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:47 %call_ln68 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0

]]></Node>
<StgValue><ssdm name="call_ln68"/></StgValue>
</operation>

<operation id="207" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:48 %ret_ln69 = ret

]]></Node>
<StgValue><ssdm name="ret_ln69"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="282" name="out_r" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_r"/></StgValue>
</port>
<port id="283" name="subrow_vals" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="subrow_vals"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="284" name="subrow_col_indices" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="subrow_col_indices"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="285" name="mult_enables" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="mult_enables"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="286" name="label_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="label_r"/></StgValue>
</port>
<port id="287" name="init_vector" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="init_vector"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="288" name="init" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="init"/></StgValue>
</port>
<port id="289" name="storage" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="storage"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="290" name="reducer_circuit_adder_levels_num_items_0" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="reducer_circuit_adder_levels_num_items_0"/></StgValue>
</port>
<port id="291" name="reducer_circuit_adder_levels_buffer_value_0_0" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="reducer_circuit_adder_levels_buffer_value_0_0"/></StgValue>
</port>
<port id="292" name="reducer_circuit_adder_levels_buffer_label_0_0" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="reducer_circuit_adder_levels_buffer_label_0_0"/></StgValue>
</port>
<port id="293" name="reducer_circuit_adder_levels_num_items_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="reducer_circuit_adder_levels_num_items_1"/></StgValue>
</port>
<port id="294" name="reducer_circuit_adder_levels_buffer_value_1_0" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="reducer_circuit_adder_levels_buffer_value_1_0"/></StgValue>
</port>
<port id="295" name="reducer_circuit_adder_levels_valid_0" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="reducer_circuit_adder_levels_valid_0"/></StgValue>
</port>
<port id="296" name="reducer_circuit_adder_levels_buffer_value_0_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="reducer_circuit_adder_levels_buffer_value_0_1"/></StgValue>
</port>
<port id="297" name="reducer_circuit_adder_levels_valid_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="reducer_circuit_adder_levels_valid_1"/></StgValue>
</port>
<port id="298" name="reducer_circuit_adder_levels_buffer_value_1_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="reducer_circuit_adder_levels_buffer_value_1_1"/></StgValue>
</port>
<port id="299" name="reducer_circuit_adder_levels_buffer_label_1_0" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="reducer_circuit_adder_levels_buffer_label_1_0"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="301" from="_ssdm_op_Read.ap_auto.i1" to="init_read" fromId="300" toId="25">
</dataflow>
<dataflow id="302" from="init" to="init_read" fromId="288" toId="25">
</dataflow>
<dataflow id="303" from="init_read" to="br_ln9" fromId="25" toId="26">
</dataflow>
<dataflow id="304" from="init_vector" to="init_vector_addr" fromId="287" toId="27">
</dataflow>
<dataflow id="306" from="StgValue_305" to="init_vector_addr" fromId="305" toId="27">
</dataflow>
<dataflow id="307" from="StgValue_305" to="init_vector_addr" fromId="305" toId="27">
</dataflow>
<dataflow id="308" from="init_vector_addr" to="init_vector_load" fromId="27" toId="28">
</dataflow>
<dataflow id="309" from="init_vector" to="init_vector_addr_1" fromId="287" toId="29">
</dataflow>
<dataflow id="310" from="StgValue_305" to="init_vector_addr_1" fromId="305" toId="29">
</dataflow>
<dataflow id="312" from="StgValue_311" to="init_vector_addr_1" fromId="311" toId="29">
</dataflow>
<dataflow id="313" from="init_vector_addr_1" to="init_vector_load_1" fromId="29" toId="30">
</dataflow>
<dataflow id="314" from="mult_enables" to="mult_enables_addr" fromId="285" toId="31">
</dataflow>
<dataflow id="315" from="StgValue_305" to="mult_enables_addr" fromId="305" toId="31">
</dataflow>
<dataflow id="316" from="StgValue_305" to="mult_enables_addr" fromId="305" toId="31">
</dataflow>
<dataflow id="317" from="mult_enables_addr" to="mult_enables_load" fromId="31" toId="32">
</dataflow>
<dataflow id="318" from="subrow_vals" to="subrow_vals_addr" fromId="283" toId="33">
</dataflow>
<dataflow id="319" from="StgValue_305" to="subrow_vals_addr" fromId="305" toId="33">
</dataflow>
<dataflow id="320" from="StgValue_305" to="subrow_vals_addr" fromId="305" toId="33">
</dataflow>
<dataflow id="321" from="subrow_vals_addr" to="subrow_vals_load" fromId="33" toId="34">
</dataflow>
<dataflow id="322" from="subrow_col_indices" to="subrow_col_indices_addr" fromId="284" toId="35">
</dataflow>
<dataflow id="323" from="StgValue_305" to="subrow_col_indices_addr" fromId="305" toId="35">
</dataflow>
<dataflow id="324" from="StgValue_305" to="subrow_col_indices_addr" fromId="305" toId="35">
</dataflow>
<dataflow id="325" from="subrow_col_indices_addr" to="subrow_col_indices_load" fromId="35" toId="36">
</dataflow>
<dataflow id="326" from="mult_enables" to="mult_enables_addr_1" fromId="285" toId="37">
</dataflow>
<dataflow id="327" from="StgValue_305" to="mult_enables_addr_1" fromId="305" toId="37">
</dataflow>
<dataflow id="328" from="StgValue_311" to="mult_enables_addr_1" fromId="311" toId="37">
</dataflow>
<dataflow id="329" from="mult_enables_addr_1" to="mult_enables_load_1" fromId="37" toId="38">
</dataflow>
<dataflow id="330" from="subrow_vals" to="subrow_vals_addr_1" fromId="283" toId="39">
</dataflow>
<dataflow id="331" from="StgValue_305" to="subrow_vals_addr_1" fromId="305" toId="39">
</dataflow>
<dataflow id="332" from="StgValue_311" to="subrow_vals_addr_1" fromId="311" toId="39">
</dataflow>
<dataflow id="333" from="subrow_vals_addr_1" to="subrow_vals_load_1" fromId="39" toId="40">
</dataflow>
<dataflow id="334" from="subrow_col_indices" to="subrow_col_indices_addr_1" fromId="284" toId="41">
</dataflow>
<dataflow id="335" from="StgValue_305" to="subrow_col_indices_addr_1" fromId="305" toId="41">
</dataflow>
<dataflow id="336" from="StgValue_311" to="subrow_col_indices_addr_1" fromId="311" toId="41">
</dataflow>
<dataflow id="337" from="subrow_col_indices_addr_1" to="subrow_col_indices_load_1" fromId="41" toId="42">
</dataflow>
<dataflow id="338" from="init_vector_addr" to="init_vector_load" fromId="27" toId="43">
</dataflow>
<dataflow id="339" from="init_vector_load" to="store_ln12" fromId="43" toId="44">
</dataflow>
<dataflow id="341" from="StgValue_340" to="store_ln12" fromId="340" toId="44">
</dataflow>
<dataflow id="342" from="init_vector_addr_1" to="init_vector_load_1" fromId="29" toId="45">
</dataflow>
<dataflow id="343" from="init_vector_load_1" to="store_ln12" fromId="45" toId="46">
</dataflow>
<dataflow id="345" from="StgValue_344" to="store_ln12" fromId="344" toId="46">
</dataflow>
<dataflow id="346" from="init_vector" to="init_vector_addr_2" fromId="287" toId="47">
</dataflow>
<dataflow id="347" from="StgValue_305" to="init_vector_addr_2" fromId="305" toId="47">
</dataflow>
<dataflow id="349" from="StgValue_348" to="init_vector_addr_2" fromId="348" toId="47">
</dataflow>
<dataflow id="350" from="init_vector_addr_2" to="init_vector_load_2" fromId="47" toId="48">
</dataflow>
<dataflow id="351" from="init_vector" to="init_vector_addr_3" fromId="287" toId="49">
</dataflow>
<dataflow id="352" from="StgValue_305" to="init_vector_addr_3" fromId="305" toId="49">
</dataflow>
<dataflow id="354" from="StgValue_353" to="init_vector_addr_3" fromId="353" toId="49">
</dataflow>
<dataflow id="355" from="init_vector_addr_3" to="init_vector_load_3" fromId="49" toId="50">
</dataflow>
<dataflow id="356" from="mult_enables_addr" to="mult_enables_load" fromId="31" toId="51">
</dataflow>
<dataflow id="357" from="subrow_vals_addr" to="subrow_vals_load" fromId="33" toId="52">
</dataflow>
<dataflow id="358" from="subrow_col_indices_addr" to="subrow_col_indices_load" fromId="35" toId="53">
</dataflow>
<dataflow id="359" from="mult_enables_addr_1" to="mult_enables_load_1" fromId="37" toId="54">
</dataflow>
<dataflow id="360" from="subrow_vals_addr_1" to="subrow_vals_load_1" fromId="39" toId="55">
</dataflow>
<dataflow id="361" from="subrow_col_indices_addr_1" to="subrow_col_indices_load_1" fromId="41" toId="56">
</dataflow>
<dataflow id="362" from="mult_enables" to="mult_enables_addr_2" fromId="285" toId="57">
</dataflow>
<dataflow id="363" from="StgValue_305" to="mult_enables_addr_2" fromId="305" toId="57">
</dataflow>
<dataflow id="364" from="StgValue_348" to="mult_enables_addr_2" fromId="348" toId="57">
</dataflow>
<dataflow id="365" from="mult_enables_addr_2" to="mult_enables_load_2" fromId="57" toId="58">
</dataflow>
<dataflow id="366" from="subrow_vals" to="subrow_vals_addr_2" fromId="283" toId="59">
</dataflow>
<dataflow id="367" from="StgValue_305" to="subrow_vals_addr_2" fromId="305" toId="59">
</dataflow>
<dataflow id="368" from="StgValue_348" to="subrow_vals_addr_2" fromId="348" toId="59">
</dataflow>
<dataflow id="369" from="subrow_vals_addr_2" to="subrow_vals_load_2" fromId="59" toId="60">
</dataflow>
<dataflow id="370" from="subrow_col_indices" to="subrow_col_indices_addr_2" fromId="284" toId="61">
</dataflow>
<dataflow id="371" from="StgValue_305" to="subrow_col_indices_addr_2" fromId="305" toId="61">
</dataflow>
<dataflow id="372" from="StgValue_348" to="subrow_col_indices_addr_2" fromId="348" toId="61">
</dataflow>
<dataflow id="373" from="subrow_col_indices_addr_2" to="subrow_col_indices_load_2" fromId="61" toId="62">
</dataflow>
<dataflow id="374" from="mult_enables" to="mult_enables_addr_3" fromId="285" toId="63">
</dataflow>
<dataflow id="375" from="StgValue_305" to="mult_enables_addr_3" fromId="305" toId="63">
</dataflow>
<dataflow id="376" from="StgValue_353" to="mult_enables_addr_3" fromId="353" toId="63">
</dataflow>
<dataflow id="377" from="mult_enables_addr_3" to="mult_enables_load_3" fromId="63" toId="64">
</dataflow>
<dataflow id="378" from="subrow_vals" to="subrow_vals_addr_3" fromId="283" toId="65">
</dataflow>
<dataflow id="379" from="StgValue_305" to="subrow_vals_addr_3" fromId="305" toId="65">
</dataflow>
<dataflow id="380" from="StgValue_353" to="subrow_vals_addr_3" fromId="353" toId="65">
</dataflow>
<dataflow id="381" from="subrow_vals_addr_3" to="subrow_vals_load_3" fromId="65" toId="66">
</dataflow>
<dataflow id="382" from="subrow_col_indices" to="subrow_col_indices_addr_3" fromId="284" toId="67">
</dataflow>
<dataflow id="383" from="StgValue_305" to="subrow_col_indices_addr_3" fromId="305" toId="67">
</dataflow>
<dataflow id="384" from="StgValue_353" to="subrow_col_indices_addr_3" fromId="353" toId="67">
</dataflow>
<dataflow id="385" from="subrow_col_indices_addr_3" to="subrow_col_indices_load_3" fromId="67" toId="68">
</dataflow>
<dataflow id="386" from="init_vector_addr_2" to="init_vector_load_2" fromId="47" toId="69">
</dataflow>
<dataflow id="387" from="init_vector_load_2" to="store_ln12" fromId="69" toId="70">
</dataflow>
<dataflow id="389" from="StgValue_388" to="store_ln12" fromId="388" toId="70">
</dataflow>
<dataflow id="390" from="init_vector_addr_3" to="init_vector_load_3" fromId="49" toId="71">
</dataflow>
<dataflow id="391" from="init_vector_load_3" to="store_ln12" fromId="71" toId="72">
</dataflow>
<dataflow id="393" from="StgValue_392" to="store_ln12" fromId="392" toId="72">
</dataflow>
<dataflow id="394" from="init_vector" to="init_vector_addr_4" fromId="287" toId="73">
</dataflow>
<dataflow id="395" from="StgValue_305" to="init_vector_addr_4" fromId="305" toId="73">
</dataflow>
<dataflow id="397" from="StgValue_396" to="init_vector_addr_4" fromId="396" toId="73">
</dataflow>
<dataflow id="398" from="init_vector_addr_4" to="init_vector_load_4" fromId="73" toId="74">
</dataflow>
<dataflow id="399" from="init_vector" to="init_vector_addr_5" fromId="287" toId="75">
</dataflow>
<dataflow id="400" from="StgValue_305" to="init_vector_addr_5" fromId="305" toId="75">
</dataflow>
<dataflow id="402" from="StgValue_401" to="init_vector_addr_5" fromId="401" toId="75">
</dataflow>
<dataflow id="403" from="init_vector_addr_5" to="init_vector_load_5" fromId="75" toId="76">
</dataflow>
<dataflow id="404" from="mult_enables_addr_2" to="mult_enables_load_2" fromId="57" toId="77">
</dataflow>
<dataflow id="405" from="subrow_vals_addr_2" to="subrow_vals_load_2" fromId="59" toId="78">
</dataflow>
<dataflow id="406" from="subrow_col_indices_addr_2" to="subrow_col_indices_load_2" fromId="61" toId="79">
</dataflow>
<dataflow id="407" from="mult_enables_addr_3" to="mult_enables_load_3" fromId="63" toId="80">
</dataflow>
<dataflow id="408" from="subrow_vals_addr_3" to="subrow_vals_load_3" fromId="65" toId="81">
</dataflow>
<dataflow id="409" from="subrow_col_indices_addr_3" to="subrow_col_indices_load_3" fromId="67" toId="82">
</dataflow>
<dataflow id="410" from="init_vector_addr_4" to="init_vector_load_4" fromId="73" toId="83">
</dataflow>
<dataflow id="411" from="init_vector_load_4" to="store_ln12" fromId="83" toId="84">
</dataflow>
<dataflow id="413" from="StgValue_412" to="store_ln12" fromId="412" toId="84">
</dataflow>
<dataflow id="414" from="init_vector_addr_5" to="init_vector_load_5" fromId="75" toId="85">
</dataflow>
<dataflow id="415" from="init_vector_load_5" to="store_ln12" fromId="85" toId="86">
</dataflow>
<dataflow id="417" from="StgValue_416" to="store_ln12" fromId="416" toId="86">
</dataflow>
<dataflow id="418" from="init_vector" to="init_vector_addr_6" fromId="287" toId="87">
</dataflow>
<dataflow id="419" from="StgValue_305" to="init_vector_addr_6" fromId="305" toId="87">
</dataflow>
<dataflow id="421" from="StgValue_420" to="init_vector_addr_6" fromId="420" toId="87">
</dataflow>
<dataflow id="422" from="init_vector_addr_6" to="init_vector_load_6" fromId="87" toId="88">
</dataflow>
<dataflow id="423" from="init_vector" to="init_vector_addr_7" fromId="287" toId="89">
</dataflow>
<dataflow id="424" from="StgValue_305" to="init_vector_addr_7" fromId="305" toId="89">
</dataflow>
<dataflow id="426" from="StgValue_425" to="init_vector_addr_7" fromId="425" toId="89">
</dataflow>
<dataflow id="427" from="init_vector_addr_7" to="init_vector_load_7" fromId="89" toId="90">
</dataflow>
<dataflow id="428" from="init_vector_addr_6" to="init_vector_load_6" fromId="87" toId="91">
</dataflow>
<dataflow id="429" from="init_vector_load_6" to="store_ln12" fromId="91" toId="92">
</dataflow>
<dataflow id="431" from="StgValue_430" to="store_ln12" fromId="430" toId="92">
</dataflow>
<dataflow id="432" from="init_vector_addr_7" to="init_vector_load_7" fromId="89" toId="93">
</dataflow>
<dataflow id="433" from="init_vector_load_7" to="store_ln12" fromId="93" toId="94">
</dataflow>
<dataflow id="435" from="StgValue_434" to="store_ln12" fromId="434" toId="94">
</dataflow>
<dataflow id="436" from="init_vector" to="init_vector_addr_8" fromId="287" toId="95">
</dataflow>
<dataflow id="437" from="StgValue_305" to="init_vector_addr_8" fromId="305" toId="95">
</dataflow>
<dataflow id="439" from="StgValue_438" to="init_vector_addr_8" fromId="438" toId="95">
</dataflow>
<dataflow id="440" from="init_vector_addr_8" to="init_vector_load_8" fromId="95" toId="96">
</dataflow>
<dataflow id="441" from="init_vector" to="init_vector_addr_9" fromId="287" toId="97">
</dataflow>
<dataflow id="442" from="StgValue_305" to="init_vector_addr_9" fromId="305" toId="97">
</dataflow>
<dataflow id="444" from="StgValue_443" to="init_vector_addr_9" fromId="443" toId="97">
</dataflow>
<dataflow id="445" from="init_vector_addr_9" to="init_vector_load_9" fromId="97" toId="98">
</dataflow>
<dataflow id="446" from="init_vector_addr_8" to="init_vector_load_8" fromId="95" toId="99">
</dataflow>
<dataflow id="447" from="init_vector_load_8" to="store_ln12" fromId="99" toId="100">
</dataflow>
<dataflow id="449" from="StgValue_448" to="store_ln12" fromId="448" toId="100">
</dataflow>
<dataflow id="450" from="init_vector_addr_9" to="init_vector_load_9" fromId="97" toId="101">
</dataflow>
<dataflow id="451" from="init_vector_load_9" to="store_ln12" fromId="101" toId="102">
</dataflow>
<dataflow id="453" from="StgValue_452" to="store_ln12" fromId="452" toId="102">
</dataflow>
<dataflow id="454" from="init_vector" to="init_vector_addr_10" fromId="287" toId="103">
</dataflow>
<dataflow id="455" from="StgValue_305" to="init_vector_addr_10" fromId="305" toId="103">
</dataflow>
<dataflow id="457" from="StgValue_456" to="init_vector_addr_10" fromId="456" toId="103">
</dataflow>
<dataflow id="458" from="init_vector_addr_10" to="init_vector_load_10" fromId="103" toId="104">
</dataflow>
<dataflow id="459" from="init_vector" to="init_vector_addr_11" fromId="287" toId="105">
</dataflow>
<dataflow id="460" from="StgValue_305" to="init_vector_addr_11" fromId="305" toId="105">
</dataflow>
<dataflow id="462" from="StgValue_461" to="init_vector_addr_11" fromId="461" toId="105">
</dataflow>
<dataflow id="463" from="init_vector_addr_11" to="init_vector_load_11" fromId="105" toId="106">
</dataflow>
<dataflow id="464" from="init_vector_addr_10" to="init_vector_load_10" fromId="103" toId="107">
</dataflow>
<dataflow id="465" from="init_vector_load_10" to="store_ln12" fromId="107" toId="108">
</dataflow>
<dataflow id="467" from="StgValue_466" to="store_ln12" fromId="466" toId="108">
</dataflow>
<dataflow id="468" from="init_vector_addr_11" to="init_vector_load_11" fromId="105" toId="109">
</dataflow>
<dataflow id="469" from="init_vector_load_11" to="store_ln12" fromId="109" toId="110">
</dataflow>
<dataflow id="471" from="StgValue_470" to="store_ln12" fromId="470" toId="110">
</dataflow>
<dataflow id="472" from="init_vector" to="init_vector_addr_12" fromId="287" toId="111">
</dataflow>
<dataflow id="473" from="StgValue_305" to="init_vector_addr_12" fromId="305" toId="111">
</dataflow>
<dataflow id="475" from="StgValue_474" to="init_vector_addr_12" fromId="474" toId="111">
</dataflow>
<dataflow id="476" from="init_vector_addr_12" to="init_vector_load_12" fromId="111" toId="112">
</dataflow>
<dataflow id="477" from="init_vector" to="init_vector_addr_13" fromId="287" toId="113">
</dataflow>
<dataflow id="478" from="StgValue_305" to="init_vector_addr_13" fromId="305" toId="113">
</dataflow>
<dataflow id="480" from="StgValue_479" to="init_vector_addr_13" fromId="479" toId="113">
</dataflow>
<dataflow id="481" from="init_vector_addr_13" to="init_vector_load_13" fromId="113" toId="114">
</dataflow>
<dataflow id="482" from="init_vector_addr_12" to="init_vector_load_12" fromId="111" toId="115">
</dataflow>
<dataflow id="483" from="init_vector_load_12" to="store_ln12" fromId="115" toId="116">
</dataflow>
<dataflow id="485" from="StgValue_484" to="store_ln12" fromId="484" toId="116">
</dataflow>
<dataflow id="486" from="init_vector_addr_13" to="init_vector_load_13" fromId="113" toId="117">
</dataflow>
<dataflow id="487" from="init_vector_load_13" to="store_ln12" fromId="117" toId="118">
</dataflow>
<dataflow id="489" from="StgValue_488" to="store_ln12" fromId="488" toId="118">
</dataflow>
<dataflow id="490" from="init_vector" to="init_vector_addr_14" fromId="287" toId="119">
</dataflow>
<dataflow id="491" from="StgValue_305" to="init_vector_addr_14" fromId="305" toId="119">
</dataflow>
<dataflow id="493" from="StgValue_492" to="init_vector_addr_14" fromId="492" toId="119">
</dataflow>
<dataflow id="494" from="init_vector_addr_14" to="init_vector_load_14" fromId="119" toId="120">
</dataflow>
<dataflow id="495" from="init_vector" to="init_vector_addr_15" fromId="287" toId="121">
</dataflow>
<dataflow id="496" from="StgValue_305" to="init_vector_addr_15" fromId="305" toId="121">
</dataflow>
<dataflow id="498" from="StgValue_497" to="init_vector_addr_15" fromId="497" toId="121">
</dataflow>
<dataflow id="499" from="init_vector_addr_15" to="init_vector_load_15" fromId="121" toId="122">
</dataflow>
<dataflow id="500" from="init_vector_addr_14" to="init_vector_load_14" fromId="119" toId="123">
</dataflow>
<dataflow id="501" from="init_vector_load_14" to="store_ln12" fromId="123" toId="124">
</dataflow>
<dataflow id="503" from="StgValue_502" to="store_ln12" fromId="502" toId="124">
</dataflow>
<dataflow id="504" from="init_vector_addr_15" to="init_vector_load_15" fromId="121" toId="125">
</dataflow>
<dataflow id="505" from="init_vector_load_15" to="store_ln12" fromId="125" toId="126">
</dataflow>
<dataflow id="507" from="StgValue_506" to="store_ln12" fromId="506" toId="126">
</dataflow>
<dataflow id="508" from="init_vector" to="init_vector_addr_16" fromId="287" toId="127">
</dataflow>
<dataflow id="509" from="StgValue_305" to="init_vector_addr_16" fromId="305" toId="127">
</dataflow>
<dataflow id="511" from="StgValue_510" to="init_vector_addr_16" fromId="510" toId="127">
</dataflow>
<dataflow id="512" from="init_vector_addr_16" to="init_vector_load_16" fromId="127" toId="128">
</dataflow>
<dataflow id="513" from="init_vector" to="init_vector_addr_17" fromId="287" toId="129">
</dataflow>
<dataflow id="514" from="StgValue_305" to="init_vector_addr_17" fromId="305" toId="129">
</dataflow>
<dataflow id="516" from="StgValue_515" to="init_vector_addr_17" fromId="515" toId="129">
</dataflow>
<dataflow id="517" from="init_vector_addr_17" to="init_vector_load_17" fromId="129" toId="130">
</dataflow>
<dataflow id="518" from="init_vector_addr_16" to="init_vector_load_16" fromId="127" toId="131">
</dataflow>
<dataflow id="519" from="init_vector_load_16" to="store_ln12" fromId="131" toId="132">
</dataflow>
<dataflow id="521" from="StgValue_520" to="store_ln12" fromId="520" toId="132">
</dataflow>
<dataflow id="522" from="init_vector_addr_17" to="init_vector_load_17" fromId="129" toId="133">
</dataflow>
<dataflow id="523" from="init_vector_load_17" to="store_ln12" fromId="133" toId="134">
</dataflow>
<dataflow id="525" from="StgValue_524" to="store_ln12" fromId="524" toId="134">
</dataflow>
<dataflow id="526" from="init_vector" to="init_vector_addr_18" fromId="287" toId="135">
</dataflow>
<dataflow id="527" from="StgValue_305" to="init_vector_addr_18" fromId="305" toId="135">
</dataflow>
<dataflow id="529" from="StgValue_528" to="init_vector_addr_18" fromId="528" toId="135">
</dataflow>
<dataflow id="530" from="init_vector_addr_18" to="init_vector_load_18" fromId="135" toId="136">
</dataflow>
<dataflow id="531" from="init_vector" to="init_vector_addr_19" fromId="287" toId="137">
</dataflow>
<dataflow id="532" from="StgValue_305" to="init_vector_addr_19" fromId="305" toId="137">
</dataflow>
<dataflow id="534" from="StgValue_533" to="init_vector_addr_19" fromId="533" toId="137">
</dataflow>
<dataflow id="535" from="init_vector_addr_19" to="init_vector_load_19" fromId="137" toId="138">
</dataflow>
<dataflow id="536" from="init_vector_addr_18" to="init_vector_load_18" fromId="135" toId="139">
</dataflow>
<dataflow id="537" from="init_vector_load_18" to="store_ln12" fromId="139" toId="140">
</dataflow>
<dataflow id="539" from="StgValue_538" to="store_ln12" fromId="538" toId="140">
</dataflow>
<dataflow id="540" from="init_vector_addr_19" to="init_vector_load_19" fromId="137" toId="141">
</dataflow>
<dataflow id="541" from="init_vector_load_19" to="store_ln12" fromId="141" toId="142">
</dataflow>
<dataflow id="543" from="StgValue_542" to="store_ln12" fromId="542" toId="142">
</dataflow>
<dataflow id="544" from="init_vector" to="init_vector_addr_20" fromId="287" toId="143">
</dataflow>
<dataflow id="545" from="StgValue_305" to="init_vector_addr_20" fromId="305" toId="143">
</dataflow>
<dataflow id="547" from="StgValue_546" to="init_vector_addr_20" fromId="546" toId="143">
</dataflow>
<dataflow id="548" from="init_vector_addr_20" to="init_vector_load_20" fromId="143" toId="144">
</dataflow>
<dataflow id="549" from="init_vector" to="init_vector_addr_21" fromId="287" toId="145">
</dataflow>
<dataflow id="550" from="StgValue_305" to="init_vector_addr_21" fromId="305" toId="145">
</dataflow>
<dataflow id="552" from="StgValue_551" to="init_vector_addr_21" fromId="551" toId="145">
</dataflow>
<dataflow id="553" from="init_vector_addr_21" to="init_vector_load_21" fromId="145" toId="146">
</dataflow>
<dataflow id="554" from="init_vector_addr_20" to="init_vector_load_20" fromId="143" toId="147">
</dataflow>
<dataflow id="555" from="init_vector_load_20" to="store_ln12" fromId="147" toId="148">
</dataflow>
<dataflow id="557" from="StgValue_556" to="store_ln12" fromId="556" toId="148">
</dataflow>
<dataflow id="558" from="init_vector_addr_21" to="init_vector_load_21" fromId="145" toId="149">
</dataflow>
<dataflow id="559" from="init_vector_load_21" to="store_ln12" fromId="149" toId="150">
</dataflow>
<dataflow id="561" from="StgValue_560" to="store_ln12" fromId="560" toId="150">
</dataflow>
<dataflow id="562" from="init_vector" to="init_vector_addr_22" fromId="287" toId="151">
</dataflow>
<dataflow id="563" from="StgValue_305" to="init_vector_addr_22" fromId="305" toId="151">
</dataflow>
<dataflow id="565" from="StgValue_564" to="init_vector_addr_22" fromId="564" toId="151">
</dataflow>
<dataflow id="566" from="init_vector_addr_22" to="init_vector_load_22" fromId="151" toId="152">
</dataflow>
<dataflow id="567" from="init_vector_addr_22" to="init_vector_load_22" fromId="151" toId="153">
</dataflow>
<dataflow id="568" from="init_vector_load_22" to="store_ln12" fromId="153" toId="154">
</dataflow>
<dataflow id="570" from="StgValue_569" to="store_ln12" fromId="569" toId="154">
</dataflow>
<dataflow id="572" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="571" toId="156">
</dataflow>
<dataflow id="574" from="StgValue_573" to="specpipeline_ln0" fromId="573" toId="156">
</dataflow>
<dataflow id="576" from="StgValue_575" to="specpipeline_ln0" fromId="575" toId="156">
</dataflow>
<dataflow id="577" from="StgValue_575" to="specpipeline_ln0" fromId="575" toId="156">
</dataflow>
<dataflow id="578" from="StgValue_575" to="specpipeline_ln0" fromId="575" toId="156">
</dataflow>
<dataflow id="580" from="empty_0" to="specpipeline_ln0" fromId="579" toId="156">
</dataflow>
<dataflow id="582" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="581" toId="157">
</dataflow>
<dataflow id="584" from="empty_2" to="spectopmodule_ln0" fromId="583" toId="157">
</dataflow>
<dataflow id="586" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="585" toId="158">
</dataflow>
<dataflow id="587" from="out_r" to="specbitsmap_ln0" fromId="282" toId="158">
</dataflow>
<dataflow id="589" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="588" toId="159">
</dataflow>
<dataflow id="590" from="out_r" to="specinterface_ln0" fromId="282" toId="159">
</dataflow>
<dataflow id="592" from="empty" to="specinterface_ln0" fromId="591" toId="159">
</dataflow>
<dataflow id="593" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="159">
</dataflow>
<dataflow id="594" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="159">
</dataflow>
<dataflow id="595" from="empty_0" to="specinterface_ln0" fromId="579" toId="159">
</dataflow>
<dataflow id="596" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="159">
</dataflow>
<dataflow id="597" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="159">
</dataflow>
<dataflow id="598" from="empty_0" to="specinterface_ln0" fromId="579" toId="159">
</dataflow>
<dataflow id="599" from="empty_0" to="specinterface_ln0" fromId="579" toId="159">
</dataflow>
<dataflow id="600" from="empty_0" to="specinterface_ln0" fromId="579" toId="159">
</dataflow>
<dataflow id="601" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="159">
</dataflow>
<dataflow id="602" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="159">
</dataflow>
<dataflow id="603" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="159">
</dataflow>
<dataflow id="604" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="159">
</dataflow>
<dataflow id="605" from="empty_0" to="specinterface_ln0" fromId="579" toId="159">
</dataflow>
<dataflow id="606" from="empty_0" to="specinterface_ln0" fromId="579" toId="159">
</dataflow>
<dataflow id="607" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="588" toId="160">
</dataflow>
<dataflow id="608" from="subrow_vals" to="specinterface_ln0" fromId="283" toId="160">
</dataflow>
<dataflow id="610" from="empty_1" to="specinterface_ln0" fromId="609" toId="160">
</dataflow>
<dataflow id="611" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="160">
</dataflow>
<dataflow id="612" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="160">
</dataflow>
<dataflow id="613" from="empty_0" to="specinterface_ln0" fromId="579" toId="160">
</dataflow>
<dataflow id="614" from="StgValue_573" to="specinterface_ln0" fromId="573" toId="160">
</dataflow>
<dataflow id="615" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="160">
</dataflow>
<dataflow id="616" from="empty_0" to="specinterface_ln0" fromId="579" toId="160">
</dataflow>
<dataflow id="617" from="empty_0" to="specinterface_ln0" fromId="579" toId="160">
</dataflow>
<dataflow id="618" from="empty_0" to="specinterface_ln0" fromId="579" toId="160">
</dataflow>
<dataflow id="619" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="160">
</dataflow>
<dataflow id="620" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="160">
</dataflow>
<dataflow id="621" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="160">
</dataflow>
<dataflow id="622" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="160">
</dataflow>
<dataflow id="623" from="empty_0" to="specinterface_ln0" fromId="579" toId="160">
</dataflow>
<dataflow id="624" from="empty_0" to="specinterface_ln0" fromId="579" toId="160">
</dataflow>
<dataflow id="625" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="585" toId="161">
</dataflow>
<dataflow id="626" from="subrow_vals" to="specbitsmap_ln0" fromId="283" toId="161">
</dataflow>
<dataflow id="627" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="588" toId="162">
</dataflow>
<dataflow id="628" from="subrow_col_indices" to="specinterface_ln0" fromId="284" toId="162">
</dataflow>
<dataflow id="629" from="empty_1" to="specinterface_ln0" fromId="609" toId="162">
</dataflow>
<dataflow id="630" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="162">
</dataflow>
<dataflow id="631" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="162">
</dataflow>
<dataflow id="632" from="empty_0" to="specinterface_ln0" fromId="579" toId="162">
</dataflow>
<dataflow id="633" from="StgValue_573" to="specinterface_ln0" fromId="573" toId="162">
</dataflow>
<dataflow id="634" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="162">
</dataflow>
<dataflow id="635" from="empty_0" to="specinterface_ln0" fromId="579" toId="162">
</dataflow>
<dataflow id="636" from="empty_0" to="specinterface_ln0" fromId="579" toId="162">
</dataflow>
<dataflow id="637" from="empty_0" to="specinterface_ln0" fromId="579" toId="162">
</dataflow>
<dataflow id="638" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="162">
</dataflow>
<dataflow id="639" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="162">
</dataflow>
<dataflow id="640" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="162">
</dataflow>
<dataflow id="641" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="162">
</dataflow>
<dataflow id="642" from="empty_0" to="specinterface_ln0" fromId="579" toId="162">
</dataflow>
<dataflow id="643" from="empty_0" to="specinterface_ln0" fromId="579" toId="162">
</dataflow>
<dataflow id="644" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="585" toId="163">
</dataflow>
<dataflow id="645" from="subrow_col_indices" to="specbitsmap_ln0" fromId="284" toId="163">
</dataflow>
<dataflow id="646" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="588" toId="164">
</dataflow>
<dataflow id="647" from="mult_enables" to="specinterface_ln0" fromId="285" toId="164">
</dataflow>
<dataflow id="648" from="empty_1" to="specinterface_ln0" fromId="609" toId="164">
</dataflow>
<dataflow id="649" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="164">
</dataflow>
<dataflow id="650" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="164">
</dataflow>
<dataflow id="651" from="empty_0" to="specinterface_ln0" fromId="579" toId="164">
</dataflow>
<dataflow id="652" from="StgValue_573" to="specinterface_ln0" fromId="573" toId="164">
</dataflow>
<dataflow id="653" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="164">
</dataflow>
<dataflow id="654" from="empty_0" to="specinterface_ln0" fromId="579" toId="164">
</dataflow>
<dataflow id="655" from="empty_0" to="specinterface_ln0" fromId="579" toId="164">
</dataflow>
<dataflow id="656" from="empty_0" to="specinterface_ln0" fromId="579" toId="164">
</dataflow>
<dataflow id="657" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="164">
</dataflow>
<dataflow id="658" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="164">
</dataflow>
<dataflow id="659" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="164">
</dataflow>
<dataflow id="660" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="164">
</dataflow>
<dataflow id="661" from="empty_0" to="specinterface_ln0" fromId="579" toId="164">
</dataflow>
<dataflow id="662" from="empty_0" to="specinterface_ln0" fromId="579" toId="164">
</dataflow>
<dataflow id="663" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="585" toId="165">
</dataflow>
<dataflow id="664" from="mult_enables" to="specbitsmap_ln0" fromId="285" toId="165">
</dataflow>
<dataflow id="665" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="585" toId="166">
</dataflow>
<dataflow id="666" from="label_r" to="specbitsmap_ln0" fromId="286" toId="166">
</dataflow>
<dataflow id="667" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="588" toId="167">
</dataflow>
<dataflow id="668" from="label_r" to="specinterface_ln0" fromId="286" toId="167">
</dataflow>
<dataflow id="669" from="empty" to="specinterface_ln0" fromId="591" toId="167">
</dataflow>
<dataflow id="670" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="167">
</dataflow>
<dataflow id="671" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="167">
</dataflow>
<dataflow id="672" from="empty_0" to="specinterface_ln0" fromId="579" toId="167">
</dataflow>
<dataflow id="673" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="167">
</dataflow>
<dataflow id="674" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="167">
</dataflow>
<dataflow id="675" from="empty_0" to="specinterface_ln0" fromId="579" toId="167">
</dataflow>
<dataflow id="676" from="empty_0" to="specinterface_ln0" fromId="579" toId="167">
</dataflow>
<dataflow id="677" from="empty_0" to="specinterface_ln0" fromId="579" toId="167">
</dataflow>
<dataflow id="678" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="167">
</dataflow>
<dataflow id="679" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="167">
</dataflow>
<dataflow id="680" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="167">
</dataflow>
<dataflow id="681" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="167">
</dataflow>
<dataflow id="682" from="empty_0" to="specinterface_ln0" fromId="579" toId="167">
</dataflow>
<dataflow id="683" from="empty_0" to="specinterface_ln0" fromId="579" toId="167">
</dataflow>
<dataflow id="684" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="588" toId="168">
</dataflow>
<dataflow id="685" from="init_vector" to="specinterface_ln0" fromId="287" toId="168">
</dataflow>
<dataflow id="686" from="empty_1" to="specinterface_ln0" fromId="609" toId="168">
</dataflow>
<dataflow id="687" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="168">
</dataflow>
<dataflow id="688" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="168">
</dataflow>
<dataflow id="689" from="empty_0" to="specinterface_ln0" fromId="579" toId="168">
</dataflow>
<dataflow id="690" from="StgValue_573" to="specinterface_ln0" fromId="573" toId="168">
</dataflow>
<dataflow id="691" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="168">
</dataflow>
<dataflow id="692" from="empty_0" to="specinterface_ln0" fromId="579" toId="168">
</dataflow>
<dataflow id="693" from="empty_0" to="specinterface_ln0" fromId="579" toId="168">
</dataflow>
<dataflow id="694" from="empty_0" to="specinterface_ln0" fromId="579" toId="168">
</dataflow>
<dataflow id="695" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="168">
</dataflow>
<dataflow id="696" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="168">
</dataflow>
<dataflow id="697" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="168">
</dataflow>
<dataflow id="698" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="168">
</dataflow>
<dataflow id="699" from="empty_0" to="specinterface_ln0" fromId="579" toId="168">
</dataflow>
<dataflow id="700" from="empty_0" to="specinterface_ln0" fromId="579" toId="168">
</dataflow>
<dataflow id="701" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="585" toId="169">
</dataflow>
<dataflow id="702" from="init_vector" to="specbitsmap_ln0" fromId="287" toId="169">
</dataflow>
<dataflow id="703" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="585" toId="170">
</dataflow>
<dataflow id="704" from="init" to="specbitsmap_ln0" fromId="288" toId="170">
</dataflow>
<dataflow id="705" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="588" toId="171">
</dataflow>
<dataflow id="706" from="init" to="specinterface_ln0" fromId="288" toId="171">
</dataflow>
<dataflow id="707" from="empty" to="specinterface_ln0" fromId="591" toId="171">
</dataflow>
<dataflow id="708" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="171">
</dataflow>
<dataflow id="709" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="171">
</dataflow>
<dataflow id="710" from="empty_0" to="specinterface_ln0" fromId="579" toId="171">
</dataflow>
<dataflow id="711" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="171">
</dataflow>
<dataflow id="712" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="171">
</dataflow>
<dataflow id="713" from="empty_0" to="specinterface_ln0" fromId="579" toId="171">
</dataflow>
<dataflow id="714" from="empty_0" to="specinterface_ln0" fromId="579" toId="171">
</dataflow>
<dataflow id="715" from="empty_0" to="specinterface_ln0" fromId="579" toId="171">
</dataflow>
<dataflow id="716" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="171">
</dataflow>
<dataflow id="717" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="171">
</dataflow>
<dataflow id="718" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="171">
</dataflow>
<dataflow id="719" from="StgValue_575" to="specinterface_ln0" fromId="575" toId="171">
</dataflow>
<dataflow id="720" from="empty_0" to="specinterface_ln0" fromId="579" toId="171">
</dataflow>
<dataflow id="721" from="empty_0" to="specinterface_ln0" fromId="579" toId="171">
</dataflow>
<dataflow id="723" from="_ssdm_op_Read.ap_auto.i32" to="label_r_read" fromId="722" toId="172">
</dataflow>
<dataflow id="724" from="label_r" to="label_r_read" fromId="286" toId="172">
</dataflow>
<dataflow id="725" from="subrow_col_indices_load" to="zext_ln28" fromId="53" toId="173">
</dataflow>
<dataflow id="726" from="storage" to="storage_addr" fromId="289" toId="174">
</dataflow>
<dataflow id="727" from="StgValue_305" to="storage_addr" fromId="305" toId="174">
</dataflow>
<dataflow id="728" from="zext_ln28" to="storage_addr" fromId="173" toId="174">
</dataflow>
<dataflow id="729" from="storage_addr" to="storage_load" fromId="174" toId="175">
</dataflow>
<dataflow id="730" from="subrow_col_indices_load_1" to="zext_ln28_1" fromId="56" toId="176">
</dataflow>
<dataflow id="731" from="storage" to="storage_addr_1" fromId="289" toId="177">
</dataflow>
<dataflow id="732" from="StgValue_305" to="storage_addr_1" fromId="305" toId="177">
</dataflow>
<dataflow id="733" from="zext_ln28_1" to="storage_addr_1" fromId="176" toId="177">
</dataflow>
<dataflow id="734" from="storage_addr_1" to="storage_load_1" fromId="177" toId="178">
</dataflow>
<dataflow id="735" from="storage_addr" to="storage_load" fromId="174" toId="179">
</dataflow>
<dataflow id="736" from="storage_addr_1" to="storage_load_1" fromId="177" toId="180">
</dataflow>
<dataflow id="737" from="subrow_col_indices_load_2" to="zext_ln28_2" fromId="79" toId="181">
</dataflow>
<dataflow id="738" from="storage" to="storage_addr_2" fromId="289" toId="182">
</dataflow>
<dataflow id="739" from="StgValue_305" to="storage_addr_2" fromId="305" toId="182">
</dataflow>
<dataflow id="740" from="zext_ln28_2" to="storage_addr_2" fromId="181" toId="182">
</dataflow>
<dataflow id="741" from="storage_addr_2" to="storage_load_2" fromId="182" toId="183">
</dataflow>
<dataflow id="742" from="subrow_col_indices_load_3" to="zext_ln28_3" fromId="82" toId="184">
</dataflow>
<dataflow id="743" from="storage" to="storage_addr_3" fromId="289" toId="185">
</dataflow>
<dataflow id="744" from="StgValue_305" to="storage_addr_3" fromId="305" toId="185">
</dataflow>
<dataflow id="745" from="zext_ln28_3" to="storage_addr_3" fromId="184" toId="185">
</dataflow>
<dataflow id="746" from="storage_addr_3" to="storage_load_3" fromId="185" toId="186">
</dataflow>
<dataflow id="747" from="storage_load" to="mul_ln28" fromId="179" toId="187">
</dataflow>
<dataflow id="748" from="subrow_vals_load" to="mul_ln28" fromId="52" toId="187">
</dataflow>
<dataflow id="749" from="storage_addr_2" to="storage_load_2" fromId="182" toId="188">
</dataflow>
<dataflow id="750" from="storage_addr_3" to="storage_load_3" fromId="185" toId="189">
</dataflow>
<dataflow id="751" from="storage_load" to="mul_ln28" fromId="179" toId="190">
</dataflow>
<dataflow id="752" from="subrow_vals_load" to="mul_ln28" fromId="52" toId="190">
</dataflow>
<dataflow id="753" from="storage_load_1" to="mul_ln28_1" fromId="180" toId="191">
</dataflow>
<dataflow id="754" from="subrow_vals_load_1" to="mul_ln28_1" fromId="55" toId="191">
</dataflow>
<dataflow id="755" from="mult_enables_load" to="x" fromId="51" toId="192">
</dataflow>
<dataflow id="756" from="mul_ln28" to="x" fromId="190" toId="192">
</dataflow>
<dataflow id="757" from="StgValue_575" to="x" fromId="575" toId="192">
</dataflow>
<dataflow id="758" from="storage_load_1" to="mul_ln28_1" fromId="180" toId="193">
</dataflow>
<dataflow id="759" from="subrow_vals_load_1" to="mul_ln28_1" fromId="55" toId="193">
</dataflow>
<dataflow id="760" from="storage_load_2" to="mul_ln28_2" fromId="188" toId="194">
</dataflow>
<dataflow id="761" from="subrow_vals_load_2" to="mul_ln28_2" fromId="78" toId="194">
</dataflow>
<dataflow id="762" from="mult_enables_load_1" to="select_ln27_1" fromId="54" toId="195">
</dataflow>
<dataflow id="763" from="mul_ln28_1" to="select_ln27_1" fromId="193" toId="195">
</dataflow>
<dataflow id="764" from="StgValue_575" to="select_ln27_1" fromId="575" toId="195">
</dataflow>
<dataflow id="765" from="storage_load_2" to="mul_ln28_2" fromId="188" toId="196">
</dataflow>
<dataflow id="766" from="subrow_vals_load_2" to="mul_ln28_2" fromId="78" toId="196">
</dataflow>
<dataflow id="767" from="storage_load_3" to="mul_ln28_3" fromId="189" toId="197">
</dataflow>
<dataflow id="768" from="subrow_vals_load_3" to="mul_ln28_3" fromId="81" toId="197">
</dataflow>
<dataflow id="769" from="storage_load_3" to="mul_ln28_3" fromId="189" toId="198">
</dataflow>
<dataflow id="770" from="subrow_vals_load_3" to="mul_ln28_3" fromId="81" toId="198">
</dataflow>
<dataflow id="771" from="mult_enables_load_2" to="select_ln27_2" fromId="77" toId="199">
</dataflow>
<dataflow id="772" from="mul_ln28_2" to="select_ln27_2" fromId="196" toId="199">
</dataflow>
<dataflow id="773" from="StgValue_575" to="select_ln27_2" fromId="575" toId="199">
</dataflow>
<dataflow id="774" from="mult_enables_load_3" to="select_ln27_3" fromId="80" toId="200">
</dataflow>
<dataflow id="775" from="mul_ln28_3" to="select_ln27_3" fromId="198" toId="200">
</dataflow>
<dataflow id="776" from="StgValue_575" to="select_ln27_3" fromId="575" toId="200">
</dataflow>
<dataflow id="777" from="select_ln27_1" to="add_ln42" fromId="195" toId="201">
</dataflow>
<dataflow id="778" from="x" to="add_ln42" fromId="192" toId="201">
</dataflow>
<dataflow id="779" from="select_ln27_2" to="add_ln42_1" fromId="199" toId="202">
</dataflow>
<dataflow id="780" from="select_ln27_3" to="add_ln42_1" fromId="200" toId="202">
</dataflow>
<dataflow id="781" from="add_ln42_1" to="x_1" fromId="202" toId="203">
</dataflow>
<dataflow id="782" from="add_ln42" to="x_1" fromId="201" toId="203">
</dataflow>
<dataflow id="784" from="reduce" to="call_ln68" fromId="783" toId="204">
</dataflow>
<dataflow id="785" from="out_r" to="call_ln68" fromId="282" toId="204">
</dataflow>
<dataflow id="786" from="x_1" to="call_ln68" fromId="203" toId="204">
</dataflow>
<dataflow id="787" from="label_r_read" to="call_ln68" fromId="172" toId="204">
</dataflow>
<dataflow id="788" from="reducer_circuit_adder_levels_num_items_0" to="call_ln68" fromId="290" toId="204">
</dataflow>
<dataflow id="789" from="reducer_circuit_adder_levels_buffer_value_0_0" to="call_ln68" fromId="291" toId="204">
</dataflow>
<dataflow id="790" from="reducer_circuit_adder_levels_buffer_label_0_0" to="call_ln68" fromId="292" toId="204">
</dataflow>
<dataflow id="791" from="reducer_circuit_adder_levels_num_items_1" to="call_ln68" fromId="293" toId="204">
</dataflow>
<dataflow id="792" from="reducer_circuit_adder_levels_buffer_value_1_0" to="call_ln68" fromId="294" toId="204">
</dataflow>
<dataflow id="793" from="reducer_circuit_adder_levels_valid_0" to="call_ln68" fromId="295" toId="204">
</dataflow>
<dataflow id="794" from="reducer_circuit_adder_levels_buffer_value_0_1" to="call_ln68" fromId="296" toId="204">
</dataflow>
<dataflow id="795" from="reducer_circuit_adder_levels_valid_1" to="call_ln68" fromId="297" toId="204">
</dataflow>
<dataflow id="796" from="reducer_circuit_adder_levels_buffer_value_1_1" to="call_ln68" fromId="298" toId="204">
</dataflow>
<dataflow id="797" from="reducer_circuit_adder_levels_buffer_label_1_0" to="call_ln68" fromId="299" toId="204">
</dataflow>
<dataflow id="798" from="reduce" to="call_ln68" fromId="783" toId="205">
</dataflow>
<dataflow id="799" from="out_r" to="call_ln68" fromId="282" toId="205">
</dataflow>
<dataflow id="800" from="x_1" to="call_ln68" fromId="203" toId="205">
</dataflow>
<dataflow id="801" from="label_r_read" to="call_ln68" fromId="172" toId="205">
</dataflow>
<dataflow id="802" from="reducer_circuit_adder_levels_num_items_0" to="call_ln68" fromId="290" toId="205">
</dataflow>
<dataflow id="803" from="reducer_circuit_adder_levels_buffer_value_0_0" to="call_ln68" fromId="291" toId="205">
</dataflow>
<dataflow id="804" from="reducer_circuit_adder_levels_buffer_label_0_0" to="call_ln68" fromId="292" toId="205">
</dataflow>
<dataflow id="805" from="reducer_circuit_adder_levels_num_items_1" to="call_ln68" fromId="293" toId="205">
</dataflow>
<dataflow id="806" from="reducer_circuit_adder_levels_buffer_value_1_0" to="call_ln68" fromId="294" toId="205">
</dataflow>
<dataflow id="807" from="reducer_circuit_adder_levels_valid_0" to="call_ln68" fromId="295" toId="205">
</dataflow>
<dataflow id="808" from="reducer_circuit_adder_levels_buffer_value_0_1" to="call_ln68" fromId="296" toId="205">
</dataflow>
<dataflow id="809" from="reducer_circuit_adder_levels_valid_1" to="call_ln68" fromId="297" toId="205">
</dataflow>
<dataflow id="810" from="reducer_circuit_adder_levels_buffer_value_1_1" to="call_ln68" fromId="298" toId="205">
</dataflow>
<dataflow id="811" from="reducer_circuit_adder_levels_buffer_label_1_0" to="call_ln68" fromId="299" toId="205">
</dataflow>
<dataflow id="812" from="reduce" to="call_ln68" fromId="783" toId="206">
</dataflow>
<dataflow id="813" from="out_r" to="call_ln68" fromId="282" toId="206">
</dataflow>
<dataflow id="814" from="x_1" to="call_ln68" fromId="203" toId="206">
</dataflow>
<dataflow id="815" from="label_r_read" to="call_ln68" fromId="172" toId="206">
</dataflow>
<dataflow id="816" from="reducer_circuit_adder_levels_num_items_0" to="call_ln68" fromId="290" toId="206">
</dataflow>
<dataflow id="817" from="reducer_circuit_adder_levels_buffer_value_0_0" to="call_ln68" fromId="291" toId="206">
</dataflow>
<dataflow id="818" from="reducer_circuit_adder_levels_buffer_label_0_0" to="call_ln68" fromId="292" toId="206">
</dataflow>
<dataflow id="819" from="reducer_circuit_adder_levels_num_items_1" to="call_ln68" fromId="293" toId="206">
</dataflow>
<dataflow id="820" from="reducer_circuit_adder_levels_buffer_value_1_0" to="call_ln68" fromId="294" toId="206">
</dataflow>
<dataflow id="821" from="reducer_circuit_adder_levels_valid_0" to="call_ln68" fromId="295" toId="206">
</dataflow>
<dataflow id="822" from="reducer_circuit_adder_levels_buffer_value_0_1" to="call_ln68" fromId="296" toId="206">
</dataflow>
<dataflow id="823" from="reducer_circuit_adder_levels_valid_1" to="call_ln68" fromId="297" toId="206">
</dataflow>
<dataflow id="824" from="reducer_circuit_adder_levels_buffer_value_1_1" to="call_ln68" fromId="298" toId="206">
</dataflow>
<dataflow id="825" from="reducer_circuit_adder_levels_buffer_label_1_0" to="call_ln68" fromId="299" toId="206">
</dataflow>
<dataflow id="826" from="init_read" to="StgValue_1" fromId="25" toId="1">
</dataflow>
<dataflow id="827" from="init_read" to="StgValue_2" fromId="25" toId="2">
</dataflow>
<dataflow id="828" from="init_read" to="StgValue_3" fromId="25" toId="3">
</dataflow>
<dataflow id="829" from="init_read" to="StgValue_4" fromId="25" toId="4">
</dataflow>
<dataflow id="830" from="init_read" to="StgValue_5" fromId="25" toId="5">
</dataflow>
<dataflow id="831" from="init_read" to="StgValue_6" fromId="25" toId="6">
</dataflow>
<dataflow id="832" from="init_read" to="StgValue_7" fromId="25" toId="7">
</dataflow>
<dataflow id="833" from="init_read" to="StgValue_8" fromId="25" toId="8">
</dataflow>
<dataflow id="834" from="init_read" to="StgValue_9" fromId="25" toId="9">
</dataflow>
<dataflow id="835" from="init_read" to="StgValue_10" fromId="25" toId="10">
</dataflow>
<dataflow id="836" from="init_read" to="StgValue_11" fromId="25" toId="11">
</dataflow>
<dataflow id="837" from="init_read" to="StgValue_12" fromId="25" toId="12">
</dataflow>
<dataflow id="838" from="init_read" to="StgValue_13" fromId="25" toId="13">
</dataflow>
<dataflow id="839" from="mult_enables_load" to="StgValue_14" fromId="51" toId="14">
</dataflow>
<dataflow id="840" from="mult_enables_load_1" to="StgValue_14" fromId="54" toId="14">
</dataflow>
<dataflow id="841" from="mult_enables_load" to="StgValue_15" fromId="51" toId="15">
</dataflow>
<dataflow id="842" from="mult_enables_load_1" to="StgValue_15" fromId="54" toId="15">
</dataflow>
<dataflow id="843" from="mult_enables_load_2" to="StgValue_15" fromId="77" toId="15">
</dataflow>
<dataflow id="844" from="mult_enables_load_3" to="StgValue_15" fromId="80" toId="15">
</dataflow>
<dataflow id="845" from="mult_enables_load" to="StgValue_16" fromId="51" toId="16">
</dataflow>
<dataflow id="846" from="mult_enables_load_2" to="StgValue_16" fromId="77" toId="16">
</dataflow>
<dataflow id="847" from="mult_enables_load_3" to="StgValue_16" fromId="80" toId="16">
</dataflow>
<dataflow id="848" from="mult_enables_load" to="StgValue_17" fromId="51" toId="17">
</dataflow>
<dataflow id="849" from="mult_enables_load_1" to="StgValue_17" fromId="54" toId="17">
</dataflow>
<dataflow id="850" from="mult_enables_load_1" to="StgValue_18" fromId="54" toId="18">
</dataflow>
<dataflow id="851" from="mult_enables_load_2" to="StgValue_18" fromId="77" toId="18">
</dataflow>
<dataflow id="852" from="mult_enables_load_2" to="StgValue_19" fromId="77" toId="19">
</dataflow>
<dataflow id="853" from="mult_enables_load_3" to="StgValue_19" fromId="80" toId="19">
</dataflow>
<dataflow id="854" from="mult_enables_load_3" to="StgValue_20" fromId="80" toId="20">
</dataflow>
</dataflows>


</stg>
