<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1092" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1092{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_1092{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_1092{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_1092{left:69px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t5_1092{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#t6_1092{left:69px;bottom:1054px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t7_1092{left:69px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_1092{left:69px;bottom:1013px;letter-spacing:-0.13px;word-spacing:-0.78px;}
#t9_1092{left:69px;bottom:996px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#ta_1092{left:96px;bottom:973px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tb_1092{left:117px;bottom:959px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tc_1092{left:466px;bottom:959px;letter-spacing:-0.1px;}
#td_1092{left:96px;bottom:946px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#te_1092{left:153px;bottom:946px;}
#tf_1092{left:165px;bottom:946px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tg_1092{left:117px;bottom:932px;letter-spacing:-0.14px;}
#th_1092{left:145px;bottom:918px;letter-spacing:-0.11px;}
#ti_1092{left:145px;bottom:904px;letter-spacing:-0.12px;}
#tj_1092{left:200px;bottom:891px;letter-spacing:-0.13px;}
#tk_1092{left:291px;bottom:891px;}
#tl_1092{left:302px;bottom:891px;letter-spacing:-0.17px;}
#tm_1092{left:466px;bottom:891px;letter-spacing:-0.1px;}
#tn_1092{left:172px;bottom:877px;letter-spacing:-0.12px;}
#to_1092{left:466px;bottom:877px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tp_1092{left:172px;bottom:863px;letter-spacing:-0.11px;}
#tq_1092{left:200px;bottom:849px;letter-spacing:-0.12px;}
#tr_1092{left:466px;bottom:849px;letter-spacing:-0.11px;}
#ts_1092{left:200px;bottom:836px;letter-spacing:-0.1px;}
#tt_1092{left:200px;bottom:822px;letter-spacing:-0.12px;}
#tu_1092{left:467px;bottom:822px;letter-spacing:-0.11px;}
#tv_1092{left:200px;bottom:808px;letter-spacing:-0.12px;}
#tw_1092{left:466px;bottom:808px;letter-spacing:-0.11px;}
#tx_1092{left:200px;bottom:794px;letter-spacing:-0.12px;}
#ty_1092{left:227px;bottom:781px;letter-spacing:-0.16px;}
#tz_1092{left:255px;bottom:767px;letter-spacing:-0.11px;}
#t10_1092{left:255px;bottom:753px;letter-spacing:-0.12px;}
#t11_1092{left:227px;bottom:739px;letter-spacing:-0.12px;}
#t12_1092{left:200px;bottom:726px;letter-spacing:-0.11px;}
#t13_1092{left:200px;bottom:712px;letter-spacing:-0.12px;}
#t14_1092{left:467px;bottom:712px;letter-spacing:-0.1px;}
#t15_1092{left:200px;bottom:698px;letter-spacing:-0.12px;}
#t16_1092{left:227px;bottom:684px;letter-spacing:-0.12px;}
#t17_1092{left:200px;bottom:671px;letter-spacing:-0.11px;}
#t18_1092{left:145px;bottom:657px;letter-spacing:-0.07px;}
#t19_1092{left:117px;bottom:643px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#t1a_1092{left:466px;bottom:643px;letter-spacing:-0.11px;}
#t1b_1092{left:69px;bottom:623px;letter-spacing:-0.11px;}
#t1c_1092{left:69px;bottom:600px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1d_1092{left:69px;bottom:584px;letter-spacing:-0.15px;}
#t1e_1092{left:69px;bottom:557px;}
#t1f_1092{left:95px;bottom:561px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1g_1092{left:95px;bottom:544px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#t1h_1092{left:95px;bottom:527px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t1i_1092{left:69px;bottom:501px;}
#t1j_1092{left:95px;bottom:504px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1k_1092{left:95px;bottom:487px;letter-spacing:-0.3px;word-spacing:-0.31px;}
#t1l_1092{left:69px;bottom:463px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1m_1092{left:69px;bottom:446px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1n_1092{left:69px;bottom:378px;letter-spacing:0.16px;}
#t1o_1092{left:150px;bottom:378px;letter-spacing:0.2px;word-spacing:-0.01px;}
#t1p_1092{left:69px;bottom:353px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1q_1092{left:69px;bottom:336px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1r_1092{left:69px;bottom:312px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1s_1092{left:69px;bottom:295px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t1t_1092{left:69px;bottom:278px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1u_1092{left:69px;bottom:261px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1v_1092{left:69px;bottom:203px;letter-spacing:0.13px;}
#t1w_1092{left:151px;bottom:203px;letter-spacing:0.14px;word-spacing:0.01px;}
#t1x_1092{left:69px;bottom:179px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1y_1092{left:778px;bottom:179px;letter-spacing:-0.15px;}
#t1z_1092{left:69px;bottom:162px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t20_1092{left:267px;bottom:162px;}
#t21_1092{left:69px;bottom:137px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t22_1092{left:69px;bottom:121px;letter-spacing:-0.14px;word-spacing:-0.49px;}

.s1_1092{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1092{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1092{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_1092{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s5_1092{font-size:14px;font-family:Symbol_3ef;color:#000;}
.s6_1092{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_1092{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_1092{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s9_1092{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1092" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Symbol_3ef;
	src: url("fonts/Symbol_3ef.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1092Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1092" style="-webkit-user-select: none;"><object width="935" height="1210" data="1092/1092.svg" type="image/svg+xml" id="pdf1092" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1092" class="t s1_1092">30-4 </span><span id="t2_1092" class="t s1_1092">Vol. 3C </span>
<span id="t3_1092" class="t s2_1092">APIC VIRTUALIZATION AND VIRTUAL INTERRUPTS </span>
<span id="t4_1092" class="t s3_1092">Each operation that leads to IPI virtualization provides an 8-bit virtual vector V and a 32-bit virtual APIC ID T. IPI </span>
<span id="t5_1092" class="t s3_1092">virtualization uses those values to initiate the indicated virtual IPI using the PID-pointer table. (Recall that the PID- </span>
<span id="t6_1092" class="t s3_1092">pointer table address is a field in the VMCS, as is the last PID-pointer index.) </span>
<span id="t7_1092" class="t s3_1092">Specifically, the CPU uses the virtual APIC ID to select an entry from the PID-pointer table. It uses the address in </span>
<span id="t8_1092" class="t s3_1092">that entry to locate a posted-interrupt descriptor (PID) and then posts a virtual interrupt with vector V in that PID. </span>
<span id="t9_1092" class="t s3_1092">The following pseudocode details the behavior of self-IPI virtualization: </span>
<span id="ta_1092" class="t s4_1092">IF V &lt; 16 </span>
<span id="tb_1092" class="t s4_1092">THEN APIC-write VM exit; </span><span id="tc_1092" class="t s4_1092">// illegal vector </span>
<span id="td_1092" class="t s4_1092">ELSE IF T </span><span id="te_1092" class="t s5_1092">≤ </span><span id="tf_1092" class="t s4_1092">last PID-pointer index </span>
<span id="tg_1092" class="t s4_1092">THEN </span>
<span id="th_1092" class="t s4_1092">PID_ADDR := 8 bytes at (PID-pointer table address + (T « 3)); </span>
<span id="ti_1092" class="t s4_1092">IF PID_ADDR sets bits beyond the processor’s physical-address width OR </span>
<span id="tj_1092" class="t s4_1092">PID_ADDR[5:0] </span><span id="tk_1092" class="t s5_1092">≠ </span><span id="tl_1092" class="t s4_1092">000001b </span><span id="tm_1092" class="t s4_1092">// PID pointer not valid or reserved bits set </span>
<span id="tn_1092" class="t s4_1092">THEN APIC-write VM exit; </span><span id="to_1092" class="t s4_1092">// See Section 30.4.3.3 </span>
<span id="tp_1092" class="t s4_1092">ELSE </span>
<span id="tq_1092" class="t s4_1092">PIR := 32 bytes at PID_ADDR; </span><span id="tr_1092" class="t s4_1092">// under lock </span>
<span id="ts_1092" class="t s4_1092">PIR[V] := 1; </span>
<span id="tt_1092" class="t s4_1092">store PIR at PID_ADDR; </span><span id="tu_1092" class="t s4_1092">// release lock </span>
<span id="tv_1092" class="t s4_1092">NotifyInfo := 8 bytes at PID_ADDR + 32; </span><span id="tw_1092" class="t s4_1092">// under lock </span>
<span id="tx_1092" class="t s4_1092">IF NotifyInfo.ON = 0 AND NotifyInfo.SN = 0 </span>
<span id="ty_1092" class="t s4_1092">THEN </span>
<span id="tz_1092" class="t s4_1092">NotifyInfo.ON := 1; </span>
<span id="t10_1092" class="t s4_1092">SendNotify := 1; </span>
<span id="t11_1092" class="t s4_1092">ELSE SendNotify := 0; </span>
<span id="t12_1092" class="t s4_1092">FI; </span>
<span id="t13_1092" class="t s4_1092">store NotifyInfo at PID_ADDR + 32; </span><span id="t14_1092" class="t s4_1092">// release lock </span>
<span id="t15_1092" class="t s4_1092">IF SendNotify = 1 </span>
<span id="t16_1092" class="t s4_1092">THEN send an IPI specified by NotifyInfo.NDST and NotifyInfo.NV; </span>
<span id="t17_1092" class="t s4_1092">FI; </span>
<span id="t18_1092" class="t s4_1092">FI; </span>
<span id="t19_1092" class="t s4_1092">ELSE APIC-write VM exit; </span><span id="t1a_1092" class="t s4_1092">// virtual APIC ID beyond end of tables </span>
<span id="t1b_1092" class="t s4_1092">FI; </span>
<span id="t1c_1092" class="t s3_1092">The sending of the notification IPI is indicated by fields in the selected PID: NDST (PID[319:288]) and NV </span>
<span id="t1d_1092" class="t s3_1092">(PID[279:272]): </span>
<span id="t1e_1092" class="t s6_1092">• </span><span id="t1f_1092" class="t s3_1092">If the local APIC is in xAPIC mode, this is the IPI that would be generated by writing NDST[15:8] </span>
<span id="t1g_1092" class="t s3_1092">(PID[303:296]) to ICR_HI[31:24] (offset 310H from IA32_APIC_BASE) and then writing NV to ICR_LO (offset </span>
<span id="t1h_1092" class="t s3_1092">300H from IA32_APIC_BASE). </span>
<span id="t1i_1092" class="t s6_1092">• </span><span id="t1j_1092" class="t s3_1092">If the local APIC is in x2APIC mode, this is the IPI that would be generated by executing WRMSR with ECX = </span>
<span id="t1k_1092" class="t s3_1092">830H (ICR), EAX = NV, and EDX = NDST. </span>
<span id="t1l_1092" class="t s3_1092">If the pseudocode specifies an APIC-write VM exit, this VM exit occurs as if there had been a write access to page </span>
<span id="t1m_1092" class="t s3_1092">offset 300H on the APIC-access page (see Section 30.4.3.3). </span>
<span id="t1n_1092" class="t s7_1092">30.2 </span><span id="t1o_1092" class="t s7_1092">EVALUATION AND DELIVERY OF VIRTUAL INTERRUPTS </span>
<span id="t1p_1092" class="t s3_1092">If the “virtual-interrupt delivery” VM-execution control is 1, certain actions in VMX non-root operation or during </span>
<span id="t1q_1092" class="t s3_1092">VM entry cause the processor to evaluate and deliver virtual interrupts. </span>
<span id="t1r_1092" class="t s3_1092">Evaluation of virtual interrupts is triggered by certain actions change the state of the virtual-APIC page and is </span>
<span id="t1s_1092" class="t s3_1092">described in Section 30.2.1. This evaluation may result in recognition of a virtual interrupt. Once a virtual interrupt </span>
<span id="t1t_1092" class="t s3_1092">is recognized, the processor may deliver it within VMX non-root operation without a VM exit. Virtual-interrupt </span>
<span id="t1u_1092" class="t s3_1092">delivery is described in Section 30.2.2. </span>
<span id="t1v_1092" class="t s8_1092">30.2.1 </span><span id="t1w_1092" class="t s8_1092">Evaluation of Pending Virtual Interrupts </span>
<span id="t1x_1092" class="t s3_1092">If the “virtual-interrupt delivery” VM-execution control is 1, certain actions cause a logical processor to </span><span id="t1y_1092" class="t s9_1092">evaluate </span>
<span id="t1z_1092" class="t s9_1092">pending virtual interrupts</span><span id="t20_1092" class="t s3_1092">. </span>
<span id="t21_1092" class="t s3_1092">The following actions cause the evaluation of pending virtual interrupts: VM entry; TPR virtualization; EOI virtual- </span>
<span id="t22_1092" class="t s3_1092">ization; self-IPI virtualization; and posted-interrupt processing. See Section 27.3.2.5, Section 30.1.2, Section </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
