
---------- Begin Simulation Statistics ----------
final_tick                                 5195134000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  71989                       # Simulator instruction rate (inst/s)
host_mem_usage                                1207076                       # Number of bytes of host memory used
host_op_rate                                   129158                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   269.00                       # Real time elapsed on the host
host_tick_rate                               19312672                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    19365005                       # Number of instructions simulated
sim_ops                                      34743763                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005195                       # Number of seconds simulated
sim_ticks                                  5195134000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  10421049                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5848802                       # number of cc regfile writes
system.cpu.committedInsts                    19365005                       # Number of Instructions Simulated
system.cpu.committedOps                      34743763                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.536549                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.536549                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   2189609                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3623663                       # number of floating regfile writes
system.cpu.idleCycles                           94109                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                18519                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  3318384                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.389801                       # Inst execution rate
system.cpu.iew.exec_refs                     12151777                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    4096310                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  185708                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               8089829                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 46                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               411                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              4121889                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            35477649                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               8055467                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             46721                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              35220945                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1020                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                123033                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  18152                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                126142                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            523                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        13357                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           5162                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  33396695                       # num instructions consuming a value
system.cpu.iew.wb_count                      35187321                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.713522                       # average fanout of values written-back
system.cpu.iew.wb_producers                  23829270                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.386565                       # insts written-back per cycle
system.cpu.iew.wb_sent                       35201356                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 55688610                       # number of integer regfile reads
system.cpu.int_regfile_writes                24192221                       # number of integer regfile writes
system.cpu.ipc                               1.863764                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.863764                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            100561      0.29%      0.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              20334059     57.66%     57.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               518597      1.47%     59.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 54287      0.15%     59.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1522283      4.32%     63.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     63.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  476      0.00%     63.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21304      0.06%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                11188      0.03%     63.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               27935      0.08%     64.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                501      0.00%     64.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     64.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          508533      1.44%     65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     65.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              6014288     17.05%     82.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3065378      8.69%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         2052728      5.82%     97.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1035452      2.94%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               35267666                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 5197783                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            10386616                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      5174710                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5230728                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      906108                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.025692                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  554424     61.19%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     61.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1010      0.11%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     20      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     5      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   16      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 337945     37.30%     98.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  4717      0.52%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              3010      0.33%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             4961      0.55%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               30875430                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           71354507                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     30012611                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          30981318                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   35477601                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  35267666                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  48                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          733880                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3523                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             12                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       918111                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10296160                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.425322                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.934439                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1269339     12.33%     12.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              374079      3.63%     15.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1712626     16.63%     32.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1393539     13.53%     46.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2394416     23.26%     69.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1605456     15.59%     84.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1246140     12.10%     97.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              198586      1.93%     99.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              101979      0.99%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10296160                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.394298                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2570722                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           913950                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              8089829                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4121889                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                18267771                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.numCycles                         10390269                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             932                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                  1034                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          487                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7548                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         8383                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          125                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        18298                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            125                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           500                       # Clock period in ticks
system.cpu.branchPred.lookups                 3405301                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1657862                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             20041                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1384559                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1377468                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.487851                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  573879                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                989                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          538644                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             532240                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             6404                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          332                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          682524                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              36                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             16585                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     10198854                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.406634                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.205961                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2521827     24.73%     24.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1313405     12.88%     37.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1747095     17.13%     54.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          826878      8.11%     62.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          598645      5.87%     68.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           86081      0.84%     69.56% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           64199      0.63%     70.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           80437      0.79%     70.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2960287     29.03%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     10198854                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             19365005                       # Number of instructions committed
system.cpu.commit.opsCommitted               34743763                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    12049572                       # Number of memory references committed
system.cpu.commit.loads                       7970902                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    3279695                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    5165664                       # Number of committed floating point instructions.
system.cpu.commit.integer                    32565744                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                563409                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        97178      0.28%      0.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     19942484     57.40%     57.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       516166      1.49%     59.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        54072      0.16%     59.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1515774      4.36%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           64      0.00%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          372      0.00%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        20795      0.06%     63.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     63.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        10808      0.03%     63.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        27759      0.08%     63.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          225      0.00%     63.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     63.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt       508494      1.46%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      5932802     17.08%     82.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      3043588      8.76%     91.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      2038100      5.87%     97.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1035082      2.98%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     34743763                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2960287                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      7799816                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7799816                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7799816                       # number of overall hits
system.cpu.dcache.overall_hits::total         7799816                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        27414                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          27414                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        27414                       # number of overall misses
system.cpu.dcache.overall_misses::total         27414                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1191266500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1191266500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1191266500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1191266500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7827230                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7827230                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7827230                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7827230                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003502                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003502                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003502                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003502                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43454.676443                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43454.676443                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43454.676443                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43454.676443                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        16493                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               439                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.569476                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     5.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5825                       # number of writebacks
system.cpu.dcache.writebacks::total              5825                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18914                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18914                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18914                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18914                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         8500                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         8500                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         8500                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         8500                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    452311000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    452311000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    452311000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    452311000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001086                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001086                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001086                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001086                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 53213.058824                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53213.058824                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 53213.058824                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53213.058824                       # average overall mshr miss latency
system.cpu.dcache.replacements                   7475                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3724841                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3724841                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        23719                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         23719                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    924443500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    924443500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3748560                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3748560                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006327                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006327                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 38974.809225                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38974.809225                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        18866                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        18866                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4853                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4853                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    192731500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    192731500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001295                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001295                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39713.888317                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39713.888317                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4074975                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4074975                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3695                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3695                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    266823000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    266823000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4078670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4078670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000906                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000906                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72211.907984                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72211.907984                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           48                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3647                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3647                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    259579500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    259579500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000894                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000894                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71176.172196                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71176.172196                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5195134000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1015.178198                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7808316                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              8499                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            918.733498                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            168000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1015.178198                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991385                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991385                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          957                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          62626339                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         62626339                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5195134000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1262655                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               4105436                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3921864                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                988053                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  18152                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1373511                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  4653                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               35680951                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 33123                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     8065075                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     4096312                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           648                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           386                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5195134000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5195134000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5195134000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3157329                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       19993650                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3405301                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2483587                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       7107002                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   45578                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 1328                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          7700                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           11                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3101766                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  7004                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           10296160                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.486107                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.374315                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  3923008     38.10%     38.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   638491      6.20%     44.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   545176      5.29%     49.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   588351      5.71%     55.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   101608      0.99%     56.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   581492      5.65%     61.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   603663      5.86%     67.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  1051222     10.21%     78.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2263149     21.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             10296160                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.327739                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.924267                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3099874                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3099874                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3099874                       # number of overall hits
system.cpu.icache.overall_hits::total         3099874                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1891                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1891                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1891                       # number of overall misses
system.cpu.icache.overall_misses::total          1891                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    128242500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    128242500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    128242500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    128242500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3101765                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3101765                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3101765                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3101765                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000610                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000610                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000610                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000610                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 67817.292438                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67817.292438                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 67817.292438                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67817.292438                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          394                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    78.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          905                       # number of writebacks
system.cpu.icache.writebacks::total               905                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          473                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          473                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          473                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          473                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1418                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1418                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1418                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1418                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    100666000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    100666000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    100666000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    100666000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000457                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000457                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000457                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000457                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70991.537377                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70991.537377                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70991.537377                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70991.537377                       # average overall mshr miss latency
system.cpu.icache.replacements                    905                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3099874                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3099874                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1891                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1891                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    128242500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    128242500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3101765                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3101765                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000610                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000610                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 67817.292438                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67817.292438                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          473                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          473                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1418                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1418                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    100666000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    100666000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000457                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000457                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70991.537377                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70991.537377                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5195134000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.952578                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3101291                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1417                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2188.631616                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.952578                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          309                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          24815537                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         24815537                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5195134000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3103006                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1378                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5195134000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5195134000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5195134000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     4295091                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  118927                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  232                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 523                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  43219                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                11452                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    333                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   5195134000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  18152                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1759123                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  404551                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4228                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4409743                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               3700363                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               35588176                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  5929                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  57818                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                3624695                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            34123276                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    87679825                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 56327210                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2208994                       # Number of floating rename lookups
system.cpu.rename.committedMaps              33148068                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   975202                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      61                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  49                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5343575                       # count of insts added to the skid buffer
system.cpu.rob.reads                         42649384                       # The number of ROB reads
system.cpu.rob.writes                        70950075                       # The number of ROB writes
system.cpu.thread_0.numInsts                 19365005                       # Number of Instructions committed
system.cpu.thread_0.numOps                   34743763                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   75                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2775                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2850                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  75                       # number of overall hits
system.l2.overall_hits::.cpu.data                2775                       # number of overall hits
system.l2.overall_hits::total                    2850                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1338                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5724                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7062                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1338                       # number of overall misses
system.l2.overall_misses::.cpu.data              5724                       # number of overall misses
system.l2.overall_misses::total                  7062                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     97694000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    409905500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        507599500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     97694000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    409905500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       507599500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1413                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             8499                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9912                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1413                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            8499                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9912                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.946921                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.673491                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.712470                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.946921                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.673491                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.712470                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 73014.947683                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71611.722572                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71877.584254                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 73014.947683                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71611.722572                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71877.584254                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 189                       # number of writebacks
system.l2.writebacks::total                       189                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1338                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5724                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7062                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1338                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5724                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7062                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     84324000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    352665500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    436989500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     84324000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    352665500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    436989500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.946921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.673491                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.712470                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.946921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.673491                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.712470                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 63022.421525                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61611.722572                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61879.000283                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 63022.421525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61611.722572                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61879.000283                       # average overall mshr miss latency
system.l2.replacements                            611                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         5825                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5825                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         5825                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5825                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          901                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              901                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          901                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          901                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                88                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    88                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3559                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3559                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    252864000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     252864000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3647                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3647                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.975871                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.975871                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71049.171115                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71049.171115                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3559                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3559                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    217274000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    217274000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.975871                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.975871                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61049.171115                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61049.171115                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             75                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 75                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1338                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1338                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     97694000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     97694000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1413                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1413                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.946921                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.946921                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 73014.947683                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73014.947683                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1338                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1338                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     84324000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     84324000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.946921                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.946921                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 63022.421525                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63022.421525                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2687                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2687                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2165                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2165                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    157041500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    157041500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         4852                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4852                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.446208                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.446208                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 72536.489607                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 72536.489607                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2165                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2165                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    135391500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    135391500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.446208                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.446208                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 62536.489607                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 62536.489607                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5195134000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4088.511515                       # Cycle average of tags in use
system.l2.tags.total_refs                       18282                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7162                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.552639                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     71500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      13.536030                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       911.386201                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3163.589283                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.111253                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.386180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.499086                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6551                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1628                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4809                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.799683                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     80298                       # Number of tag accesses
system.l2.tags.data_accesses                    80298                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5195134000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1337.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5720.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001599573500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           10                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           10                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               15580                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                156                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7061                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        189                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7061                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      189                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       5.92                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7061                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  189                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           10                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     704.800000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    110.583254                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1822.098717                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255             7     70.00%     70.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2     20.00%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1     10.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            10                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           10                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.600000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.575466                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.966092                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                7     70.00%     70.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3     30.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            10                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  451904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                12096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     86.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    5195062000                       # Total gap between requests
system.mem_ctrls.avgGap                     716560.28                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        85568                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       366080                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        10624                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 16470797.480873448774                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 70465939.858336672187                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 2044990.562322357902                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1337                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         5724                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          189                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     36554250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    148289250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  29306942000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27340.50                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25906.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 155063185.19                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        85568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       366336                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        451904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        85568                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        85568                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        12096                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        12096                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1337                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         5724                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7061                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          189                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           189                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     16470797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     70515217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         86986014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     16470797                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     16470797                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      2328333                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         2328333                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      2328333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     16470797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     70515217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        89314347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7057                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 166                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          317                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          469                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          592                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          582                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          633                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          488                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          494                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          352                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          383                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          397                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          454                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          361                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          346                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          312                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          361                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           21                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           59                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           13                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           35                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            9                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           13                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                52524750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              35285000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          184843500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7442.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26192.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5877                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                130                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            83.28                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           78.31                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1212                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   380.092409                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   265.893114                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   311.746819                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          204     16.83%     16.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          375     30.94%     47.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          107      8.83%     56.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          196     16.17%     72.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           87      7.18%     79.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           31      2.56%     82.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           42      3.47%     85.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           20      1.65%     87.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          150     12.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1212                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                451648                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              10624                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               86.936737                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                2.044991                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.70                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               83.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5195134000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         5255040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         2785530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       29209740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy        835200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 409964880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    948065610                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1196560800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    2592676800                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   499.058696                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3101260000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    173420000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1920454000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         3427200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1814010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       21177240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy         31320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 409964880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    702647550                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1403228640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    2542290840                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   489.360013                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3641456750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    173420000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1380257250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5195134000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3502                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          189                       # Transaction distribution
system.membus.trans_dist::CleanEvict              298                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3559                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3559                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3502                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        14609                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        14609                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  14609                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       464000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       464000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  464000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7061                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7061    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7061                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5195134000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             4152000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           19160500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              6269                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         6014                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          905                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2072                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3647                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3647                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1418                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4852                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3735                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        24475                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 28210                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       148288                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       916736                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1065024                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             616                       # Total snoops (count)
system.tol2bus.snoopTraffic                     12416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            10529                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.013487                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.115351                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  10387     98.65%     98.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    142      1.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              10529                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5195134000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           15879000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2125999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          12749499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
