
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000355                       # Number of seconds simulated
sim_ticks                                   354519000                       # Number of ticks simulated
final_tick                               2261606354000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              260410879                       # Simulator instruction rate (inst/s)
host_op_rate                                260403336                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              783085688                       # Simulator tick rate (ticks/s)
host_mem_usage                                 767944                       # Number of bytes of host memory used
host_seconds                                     0.45                       # Real time elapsed on the host
sim_insts                                   117887003                       # Number of instructions simulated
sim_ops                                     117887003                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       122688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       222336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        35392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        89856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       110720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       627840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1208832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       122688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        35392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       110720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        268800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       612416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          612416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1917                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         3474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          553                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1730                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         9810                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9569                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9569                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    346068899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    627148333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     99831039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    253458912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    312310483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data   1770962910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3409780576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    346068899                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     99831039                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    312310483                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        758210420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1727456074                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1727456074                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1727456074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    346068899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    627148333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     99831039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    253458912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    312310483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data   1770962910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5137236650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       576                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     164     47.67%     47.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.29%     47.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    179     52.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 344                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      164     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     163     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  328                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               138925500     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.11%     92.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               12095000      8.00%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           151185000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.910615                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.953488                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.25%      3.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.54%      4.07% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  325     88.08%     92.14% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.27%     92.41% # number of callpals executed
system.cpu0.kern.callpal::rti                      18      4.88%     97.29% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.44%     99.73% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   369                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          61943000     75.50%     75.50% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            20102000     24.50%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5022                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.412807                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              64957                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5022                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.934488                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.589565                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   471.823242                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.048026                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.921530                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969556                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           130017                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          130017                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        30559                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          30559                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        25702                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         25702                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          516                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          516                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          594                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          594                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        56261                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           56261                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        56261                       # number of overall hits
system.cpu0.dcache.overall_hits::total          56261                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2867                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2867                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2135                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2135                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           96                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           17                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5002                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5002                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5002                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5002                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        33426                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        33426                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        27837                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        27837                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        61263                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        61263                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        61263                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        61263                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.085772                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085772                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.076696                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.076696                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.027823                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.027823                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.081648                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.081648                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.081648                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.081648                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3123                       # number of writebacks
system.cpu0.dcache.writebacks::total             3123                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2482                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.971959                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             338083                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2482                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           136.213940                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    26.615054                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   485.356905                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.051983                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.947963                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           334597                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          334597                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       163574                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         163574                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       163574                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          163574                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       163574                       # number of overall hits
system.cpu0.icache.overall_hits::total         163574                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2483                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2483                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2483                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2483                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2483                       # number of overall misses
system.cpu0.icache.overall_misses::total         2483                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       166057                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       166057                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       166057                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       166057                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       166057                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       166057                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.014953                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014953                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.014953                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014953                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.014953                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014953                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2482                       # number of writebacks
system.cpu0.icache.writebacks::total             2482                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       794                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      98     47.12%     47.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.44%     48.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    107     51.44%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 208                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       98     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.52%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      97     48.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  198                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               351568500     98.38%     98.38% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 361000      0.10%     98.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                5425000      1.52%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357354500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.906542                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.951923                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     20.57%     20.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.77%     22.70% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  137     48.58%     71.28% # number of callpals executed
system.cpu1.kern.callpal::rdps                      1      0.35%     71.63% # number of callpals executed
system.cpu1.kern.callpal::rti                      69     24.47%     96.10% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.19%     99.29% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.71%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   282                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701031                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          59104500      5.44%      5.44% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8186500      0.75%      6.20% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1018605000     93.80%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2118                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          457.273081                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              49028                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2118                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.148253                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    87.269671                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   370.003410                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.170449                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.722663                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.893111                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            78637                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           78637                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        22218                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          22218                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        12771                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         12771                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          436                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          436                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          456                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          456                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34989                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34989                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34989                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34989                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1572                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1572                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          678                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          678                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           41                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           20                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2250                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2250                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2250                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2250                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066078                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066078                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050413                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050413                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.060421                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060421                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.060421                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060421                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          890                       # number of writebacks
system.cpu1.dcache.writebacks::total              890                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1268                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.804008                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              99894                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1268                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            78.780757                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   192.374366                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   319.429642                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.375731                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.623886                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           273001                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          273001                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       134597                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         134597                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       134597                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          134597                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       134597                       # number of overall hits
system.cpu1.icache.overall_hits::total         134597                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1269                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1269                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1269                       # number of overall misses
system.cpu1.icache.overall_misses::total         1269                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       135866                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       135866                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       135866                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       135866                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009340                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009340                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1268                       # number of writebacks
system.cpu1.icache.writebacks::total             1268                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357091000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357255500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                1                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          273.195600                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   272.046227                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     1.149373                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.531340                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.002245                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.533585                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.517578                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           52                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          127                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          127                       # number of overall hits
system.cpu2.dcache.overall_hits::total            127                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            2                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::total            5                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dcache.writebacks::total                1                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1204                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     248     50.20%     50.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    245     49.60%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 494                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      246     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     245     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  492                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               551040000     98.32%     98.32% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.02%     98.34% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                9321000      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           560473000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.991935                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.995951                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.53%      0.53% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.33%      9.86% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  393     69.19%     79.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                      1      0.18%     79.23% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.18%     79.40% # number of callpals executed
system.cpu3.kern.callpal::rti                     100     17.61%     97.01% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.64%     99.65% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   568                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         509948000     87.10%     87.10% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75503500     12.90%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12731                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.815952                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             158363                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12731                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.439164                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   171.642866                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   318.173086                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.335240                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.621432                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956672                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          453                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           355442                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          355442                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        76036                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          76036                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        79956                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         79956                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1265                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1265                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       155992                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          155992                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       155992                       # number of overall hits
system.cpu3.dcache.overall_hits::total         155992                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5823                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5823                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6919                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6919                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          120                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          120                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           19                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12742                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12742                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12742                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12742                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.071135                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.071135                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.079643                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.079643                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.075515                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.075515                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.075515                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.075515                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8125                       # number of writebacks
system.cpu3.dcache.writebacks::total             8125                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4270                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.871189                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             253769                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4270                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            59.430679                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   205.386173                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   306.485015                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.401145                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.598604                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999748                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           906533                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          906533                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       446860                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         446860                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       446860                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          446860                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       446860                       # number of overall hits
system.cpu3.icache.overall_hits::total         446860                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4271                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4271                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4271                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4271                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4271                       # number of overall misses
system.cpu3.icache.overall_misses::total         4271                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       451131                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       451131                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       451131                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       451131                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009467                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009467                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4270                       # number of writebacks
system.cpu3.icache.writebacks::total             4270                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  10                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       80                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     20621                       # number of replacements
system.l2.tags.tagsinuse                  4006.025749                       # Cycle average of tags in use
system.l2.tags.total_refs                       18620                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     20621                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.902963                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1699.383477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst        56.764619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       144.887511                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         2.536667                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        15.324540                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        16.621166                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         3.510707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         6.883427                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   487.945869                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   276.401230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    47.285049                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    69.851836                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   427.901284                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   749.728369                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.414889                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.013859                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.035373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000619                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.003741                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.004058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000857                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.001681                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.119127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.067481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.011544                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.017054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.104468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.183039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978034                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4045                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          480                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2660                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          873                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987549                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    439849                       # Number of tag accesses
system.l2.tags.data_accesses                   439849                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12139                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12139                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5431                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5431                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus1.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          154                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           84                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          532                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   770                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          566                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          716                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         2541                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3823                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         1079                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data          661                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data         2379                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4119                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          566                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         1233                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          716                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          745                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         2541                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2911                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8712                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          566                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         1233                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          716                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          745                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         2541                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2911                       # number of overall hits
system.l2.overall_hits::total                    8712                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 20                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                6                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1903                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          553                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         6339                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8795                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         1917                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          553                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         1730                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4200                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         1571                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          851                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         3474                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5896                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         1917                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3474                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          553                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1404                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1730                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         9813                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18891                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1917                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3474                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          553                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1404                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1730                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         9813                       # number of overall misses
system.l2.overall_misses::total                 18891                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12139                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12139                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5431                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5431                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               25                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2057                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          637                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6871                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9565                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         2483                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         4271                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8023                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         2650                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         1512                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         5853                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10015                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         2483                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4707                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         1269                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2149                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         4271                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12724                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27603                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         2483                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4707                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         1269                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2149                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         4271                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12724                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27603                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.714286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.800000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.925134                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.868132                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.922573                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.919498                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.772050                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.435776                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.405057                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.523495                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.592830                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.562831                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.593542                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.588717                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.772050                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.738050                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.435776                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.653327                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.405057                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.771220                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.684382                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.772050                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.738050                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.435776                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.653327                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.405057                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.771220                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.684382                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9569                       # number of writebacks
system.l2.writebacks::total                      9569                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp              10096                       # Transaction distribution
system.membus.trans_dist::WriteReq                 10                       # Transaction distribution
system.membus.trans_dist::WriteResp                10                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9569                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7797                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              127                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             58                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              29                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8832                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8792                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10096                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        55396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        55416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  55416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           80                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1821248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1821328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1821328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             36489                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   36489    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               36489                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               33924                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses            8139                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              28430                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           4586                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               62354                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           12725                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              43649                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          43743                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  301676                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             165945                       # Number of instructions committed
system.switch_cpus0.committedOps               165945                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       160138                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               4115                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        17155                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              160138                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_int_register_reads       220842                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       112909                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                62618                       # number of memory refs
system.switch_cpus0.num_load_insts              34128                       # Number of load instructions
system.switch_cpus0.num_store_insts             28490                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      230983.784267                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      70692.215733                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.234332                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.765668                       # Percentage of idle cycles
system.switch_cpus0.Branches                    22553                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         2862      1.72%      1.72% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            95913     57.76%     59.48% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             157      0.09%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           35088     21.13%     80.73% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          28770     17.33%     98.05% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3236      1.95%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            166057                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               23721                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              13820                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               37541                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23252                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23377                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4522805630                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             135481                       # Number of instructions committed
system.switch_cpus1.committedOps               135481                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       130166                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               2695                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16016                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              130166                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_int_register_reads       172842                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        99144                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                38649                       # number of memory refs
system.switch_cpus1.num_load_insts              24605                       # Number of load instructions
system.switch_cpus1.num_store_insts             14044                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3655360143.180987                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      867445486.819013                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.191794                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.808206                       # Percentage of idle cycles
system.switch_cpus1.Branches                    19745                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2816      2.07%      2.07% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            86816     63.90%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              87      0.06%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           25655     18.88%     84.94% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          14054     10.34%     95.28% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6410      4.72%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            135866                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4522805516                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4520451741.969981                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2353774.030019                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000520                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999480                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               82681                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              88100                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              170781                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             161857                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162009                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4523212709                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             450648                       # Number of instructions committed
system.switch_cpus3.committedOps               450648                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       433704                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8515                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        46908                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              433704                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       624037                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       294555                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               171895                       # number of memory refs
system.switch_cpus3.num_load_insts              83521                       # Number of load instructions
system.switch_cpus3.num_store_insts             88374                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1644319785.021909                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2878892923.978091                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.636471                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.363529                       # Percentage of idle cycles
system.switch_cpus3.Branches                    58289                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9711      2.15%      2.15% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           256300     56.81%     58.97% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             512      0.11%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85781     19.01%     78.40% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          88441     19.60%     98.01% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8987      1.99%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            451131                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        56231                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        25979                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         6902                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           4877                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         3499                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1378                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18546                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                10                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               10                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12139                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5431                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5996                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             129                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            59                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            188                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9605                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9605                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8023                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10523                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        14691                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         3209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         6380                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        37695                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 80264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       275008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       522768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       124160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       201176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       461888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1340896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2926224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           20621                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            76862                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.307876                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.744394                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  62645     81.50%     81.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8208     10.68%     92.18% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2792      3.63%     95.81% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   2996      3.90%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    221      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              76862                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.121980                       # Number of seconds simulated
sim_ticks                                121980463500                       # Number of ticks simulated
final_tick                               2383943326500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1591278                       # Simulator instruction rate (inst/s)
host_op_rate                                  1591278                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              268016745                       # Simulator tick rate (ticks/s)
host_mem_usage                                 778184                       # Number of bytes of host memory used
host_seconds                                   455.12                       # Real time elapsed on the host
sim_insts                                   724226502                       # Number of instructions simulated
sim_ops                                     724226502                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       229888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data      2936000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       596352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data      5218240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      2782144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     11950144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       623680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data      9134080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           33470976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       229888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       596352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      2782144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       623680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4232064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     18447616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18447616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         3592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        45875                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         9318                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        81535                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        43471                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       186721                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         9745                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       142720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              522984                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        288244                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             288244                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      1884630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     24069428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      4888914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     42779309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     22808111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     97967688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      5112950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     74881499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            3673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             274396203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      1884630                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      4888914                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     22808111                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      5112950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         34694605                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       151234185                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            151234185                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       151234185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      1884630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     24069428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      4888914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     42779309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     22808111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     97967688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      5112950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     74881499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide           3673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            425630388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     140                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    803101                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                  265335     49.86%     49.86% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    181      0.03%     49.89% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    125      0.02%     49.92% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    119      0.02%     49.94% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                 266420     50.06%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              532180                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                   265335     49.97%     49.97% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     181      0.03%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     125      0.02%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     119      0.02%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                  265219     49.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total               530979                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            115168311500     94.26%     94.26% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               13456000      0.01%     94.27% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                6125000      0.01%     94.27% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               17708000      0.01%     94.29% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             6981806500      5.71%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        122187407000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.995492                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.997743                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::wripir                   15      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  109      0.01%      0.02% # number of callpals executed
system.cpu0.kern.callpal::swpipl               267397     33.57%     33.59% # number of callpals executed
system.cpu0.kern.callpal::rdps                    254      0.03%     33.62% # number of callpals executed
system.cpu0.kern.callpal::rti                  264360     33.19%     66.82% # number of callpals executed
system.cpu0.kern.callpal::callsys              263936     33.14%     99.96% # number of callpals executed
system.cpu0.kern.callpal::rdunique                351      0.04%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                796422                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel           264471                       # number of protection mode switches
system.cpu0.kern.mode_switch::user             264014                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel             264014                      
system.cpu0.kern.mode_good::user               264014                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.998272                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.999135                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       58778396500     48.64%     48.64% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         62056840500     51.36%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     109                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements           125276                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          488.369429                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           50259231                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           125276                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           401.188025                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   488.369429                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.953847                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.953847                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          459                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        101018980                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       101018980                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     35422117                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       35422117                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     14355905                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      14355905                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       266939                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       266939                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       266256                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       266256                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     49778022                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        49778022                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     49778022                       # number of overall hits
system.cpu0.dcache.overall_hits::total       49778022                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       103165                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       103165                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        28103                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        28103                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          688                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          688                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         1155                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1155                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       131268                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        131268                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       131268                       # number of overall misses
system.cpu0.dcache.overall_misses::total       131268                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     35525282                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     35525282                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     14384008                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     14384008                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       267627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       267627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       267411                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       267411                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     49909290                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     49909290                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     49909290                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     49909290                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.002904                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.002904                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.001954                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001954                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.002571                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.002571                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.004319                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.004319                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.002630                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.002630                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.002630                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.002630                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        28221                       # number of writebacks
system.cpu0.dcache.writebacks::total            28221                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            16003                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          171346478                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            16003                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         10707.147285                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          386                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        359494007                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       359494007                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    179722999                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      179722999                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    179722999                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       179722999                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    179722999                       # number of overall hits
system.cpu0.icache.overall_hits::total      179722999                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        16003                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16003                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        16003                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16003                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        16003                       # number of overall misses
system.cpu0.icache.overall_misses::total        16003                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    179739002                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    179739002                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    179739002                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    179739002                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    179739002                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    179739002                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000089                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000089                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000089                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000089                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000089                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000089                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        16003                       # number of writebacks
system.cpu0.icache.writebacks::total            16003                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     150                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     57898                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1058     32.86%     32.86% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    125      3.88%     36.74% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    123      3.82%     40.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   1914     59.44%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                3220                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1058     47.15%     47.15% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     125      5.57%     52.72% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     123      5.48%     58.20% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     938     41.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 2244                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            121797188000     99.85%     99.85% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                6125000      0.01%     99.85% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               18109500      0.01%     99.87% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              158882500      0.13%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        121980305000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.490073                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.696894                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   11      0.28%      0.28% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  129      3.32%      3.60% # number of callpals executed
system.cpu1.kern.callpal::tbi                       3      0.08%      3.68% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 2640     67.90%     71.58% # number of callpals executed
system.cpu1.kern.callpal::rdps                    255      6.56%     78.14% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.03%     78.16% # number of callpals executed
system.cpu1.kern.callpal::rti                     333      8.56%     86.73% # number of callpals executed
system.cpu1.kern.callpal::callsys                  71      1.83%     88.55% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.05%     88.61% # number of callpals executed
system.cpu1.kern.callpal::rdunique                443     11.39%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  3888                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              252                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                181                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                211                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                232                      
system.cpu1.kern.mode_good::user                  181                      
system.cpu1.kern.mode_good::idle                   51                      
system.cpu1.kern.mode_switch_good::kernel     0.920635                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.241706                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.720497                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         223103000      0.18%      0.18% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         90929332500     75.39%     75.58% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         29454528500     24.42%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     129                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements           770998                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          486.739107                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           34517919                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           770998                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            44.770439                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   486.739107                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.950662                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.950662                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          490                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          479                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         78188939                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        78188939                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     32379152                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32379152                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      5541180                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5541180                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2307                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2307                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         2047                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2047                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     37920332                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37920332                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     37920332                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37920332                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       710447                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       710447                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        68609                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        68609                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          637                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          637                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          873                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          873                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       779056                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        779056                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       779056                       # number of overall misses
system.cpu1.dcache.overall_misses::total       779056                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     33089599                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     33089599                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      5609789                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5609789                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         2920                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2920                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     38699388                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     38699388                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     38699388                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     38699388                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021470                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021470                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.012230                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.012230                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.216372                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.216372                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.298973                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.298973                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.020131                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.020131                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.020131                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.020131                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        85087                       # number of writebacks
system.cpu1.dcache.writebacks::total            85087                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements            80865                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999880                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          155400677                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            80865                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1921.729759                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.000504                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999376                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999999                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          307                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          190                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        364945087                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       364945087                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    182351243                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      182351243                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    182351243                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       182351243                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    182351243                       # number of overall hits
system.cpu1.icache.overall_hits::total      182351243                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        80867                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        80867                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        80867                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         80867                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        80867                       # number of overall misses
system.cpu1.icache.overall_misses::total        80867                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    182432110                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    182432110                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    182432110                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    182432110                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    182432110                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    182432110                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000443                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000443                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000443                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000443                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000443                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000443                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks        80865                       # number of writebacks
system.cpu1.icache.writebacks::total            80865                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     489                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     31859                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    5826     36.25%     36.25% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    121      0.75%     37.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    125      0.78%     37.78% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     36      0.22%     38.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   9965     62.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               16073                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     5811     48.90%     48.90% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     121      1.02%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     125      1.05%     50.97% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      36      0.30%     51.27% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    5791     48.73%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                11884                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            121178684000     99.17%     99.17% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                8651500      0.01%     99.18% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                6125000      0.01%     99.19% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                4540500      0.00%     99.19% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              989374500      0.81%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        122187375500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.997425                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.581134                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.739377                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      0.15%      0.15% # number of syscalls executed
system.cpu2.kern.syscall::3                       546     82.73%     82.88% # number of syscalls executed
system.cpu2.kern.syscall::4                         8      1.21%     84.09% # number of syscalls executed
system.cpu2.kern.syscall::6                        22      3.33%     87.42% # number of syscalls executed
system.cpu2.kern.syscall::17                       16      2.42%     89.85% # number of syscalls executed
system.cpu2.kern.syscall::45                       21      3.18%     93.03% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      0.15%     93.18% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.15%     93.33% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      0.15%     93.48% # number of syscalls executed
system.cpu2.kern.syscall::71                       20      3.03%     96.52% # number of syscalls executed
system.cpu2.kern.syscall::73                       15      2.27%     98.79% # number of syscalls executed
system.cpu2.kern.syscall::74                        5      0.76%     99.55% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      0.15%     99.70% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      0.15%     99.85% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      0.15%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   660                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  213      0.79%      0.79% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  374      1.39%      2.19% # number of callpals executed
system.cpu2.kern.callpal::tbi                       7      0.03%      2.21% # number of callpals executed
system.cpu2.kern.callpal::swpipl                14295     53.27%     55.49% # number of callpals executed
system.cpu2.kern.callpal::rdps                    879      3.28%     58.76% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     58.77% # number of callpals executed
system.cpu2.kern.callpal::rti                    1504      5.61%     64.37% # number of callpals executed
system.cpu2.kern.callpal::callsys                 735      2.74%     67.11% # number of callpals executed
system.cpu2.kern.callpal::imb                       3      0.01%     67.12% # number of callpals executed
system.cpu2.kern.callpal::rdunique               8821     32.87%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 26833                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             1877                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               1254                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               1253                      
system.cpu2.kern.mode_good::user                 1254                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.667555                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.800703                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      102997408000     83.76%     83.76% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         19968546000     16.24%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     374                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements           280522                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          438.193522                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           11541191                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           280522                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            41.141839                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.245149                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   437.948373                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000479                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.855368                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.855847                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          231                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          252                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         24686111                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        24686111                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8022940                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8022940                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3814781                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3814781                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        37210                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        37210                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        39518                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        39518                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     11837721                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        11837721                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     11837721                       # number of overall hits
system.cpu2.dcache.overall_hits::total       11837721                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       169923                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       169923                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       112388                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       112388                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         3257                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3257                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          752                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          752                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       282311                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        282311                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       282311                       # number of overall misses
system.cpu2.dcache.overall_misses::total       282311                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8192863                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8192863                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3927169                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3927169                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        40467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        40467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        40270                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        40270                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     12120032                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     12120032                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     12120032                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     12120032                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.020740                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.020740                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.028618                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.028618                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.080485                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.080485                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.018674                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.018674                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.023293                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.023293                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.023293                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.023293                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       154169                       # number of writebacks
system.cpu2.dcache.writebacks::total           154169                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           173158                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           46889697                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           173158                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           270.791399                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.471605                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.528395                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.000921                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999079                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          485                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         94239416                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        94239416                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     46859971                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       46859971                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     46859971                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        46859971                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     46859971                       # number of overall hits
system.cpu2.icache.overall_hits::total       46859971                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       173158                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       173158                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       173158                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        173158                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       173158                       # number of overall misses
system.cpu2.icache.overall_misses::total       173158                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     47033129                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     47033129                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     47033129                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     47033129                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     47033129                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     47033129                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.003682                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003682                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.003682                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003682                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.003682                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003682                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       173158                       # number of writebacks
system.cpu2.icache.writebacks::total           173158                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     136                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     62251                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    2103     36.45%     36.45% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    125      2.17%     38.62% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    154      2.67%     41.29% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   3387     58.71%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                5769                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     2101     47.11%     47.11% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     125      2.80%     49.91% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     154      3.45%     53.36% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    2080     46.64%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 4460                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            121859193000     99.73%     99.73% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                6125000      0.01%     99.74% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               18262500      0.01%     99.75% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              303450000      0.25%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        122187030500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.999049                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.614113                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.773098                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                        77     82.80%     82.80% # number of syscalls executed
system.cpu3.kern.syscall::6                         2      2.15%     84.95% # number of syscalls executed
system.cpu3.kern.syscall::45                        3      3.23%     88.17% # number of syscalls executed
system.cpu3.kern.syscall::71                        5      5.38%     93.55% # number of syscalls executed
system.cpu3.kern.syscall::73                        5      5.38%     98.92% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      1.08%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    93                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                  118      1.47%      1.47% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  174      2.16%      3.63% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.01%      3.64% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 4867     60.46%     64.10% # number of callpals executed
system.cpu3.kern.callpal::rdps                    299      3.71%     67.81% # number of callpals executed
system.cpu3.kern.callpal::rti                     689      8.56%     76.37% # number of callpals executed
system.cpu3.kern.callpal::callsys                 239      2.97%     79.34% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.01%     79.35% # number of callpals executed
system.cpu3.kern.callpal::rdunique               1662     20.65%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  8050                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              863                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                575                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                575                      
system.cpu3.kern.mode_good::user                  575                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.666280                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.799722                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       23570991000     19.50%     19.50% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user         97310939000     80.50%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     174                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements           848679                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          496.377646                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           41372993                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           848679                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            48.749872                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   496.377646                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.969488                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.969488                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          488                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         85427034                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        85427034                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     34773156                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       34773156                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6639742                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6639742                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         8125                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         8125                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         7861                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         7861                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     41412898                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        41412898                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     41412898                       # number of overall hits
system.cpu3.dcache.overall_hits::total       41412898                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       737690                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       737690                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       117363                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       117363                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         1252                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1252                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         1379                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1379                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       855053                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        855053                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       855053                       # number of overall misses
system.cpu3.dcache.overall_misses::total       855053                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     35510846                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     35510846                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6757105                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6757105                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         9377                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         9377                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         9240                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         9240                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     42267951                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     42267951                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     42267951                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     42267951                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.020774                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.020774                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.017369                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.017369                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.133518                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.133518                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.149242                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.149242                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.020229                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.020229                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.020229                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.020229                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       141719                       # number of writebacks
system.cpu3.dcache.writebacks::total           141719                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements           100789                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          190717329                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           100789                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1892.243489                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          465                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        393082151                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       393082151                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    196389892                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      196389892                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    196389892                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       196389892                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    196389892                       # number of overall hits
system.cpu3.icache.overall_hits::total      196389892                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       100789                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       100789                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       100789                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        100789                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       100789                       # number of overall misses
system.cpu3.icache.overall_misses::total       100789                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    196490681                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    196490681                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    196490681                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    196490681                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    196490681                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    196490681                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000513                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000513                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000513                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000513                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000513                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000513                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks       100789                       # number of writebacks
system.cpu3.icache.writebacks::total           100789                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 2538                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2538                       # Transaction distribution
system.iobus.trans_dist::WriteReq               75403                       # Transaction distribution
system.iobus.trans_dist::WriteResp              75403                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         3512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1430                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1810                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5808                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        12768                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143114                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143114                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  155882                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        14048                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          832                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1968                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          905                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3267                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        21020                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568616                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568616                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4589636                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                71557                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71557                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::0           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644013                       # Number of tag accesses
system.iocache.tags.data_accesses              644013                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          197                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              197                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          197                       # number of demand (read+write) misses
system.iocache.demand_misses::total               197                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          197                       # number of overall misses
system.iocache.overall_misses::total              197                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          197                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            197                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          197                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             197                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          197                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            197                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    557609                       # number of replacements
system.l2.tags.tagsinuse                  3983.256723                       # Cycle average of tags in use
system.l2.tags.total_refs                     2470749                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    557609                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.430970                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1616.594359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.025896                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.017190                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.036758                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.226339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.119476                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.025349                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.073781                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    31.388742                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   309.268025                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    79.375020                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   747.908429                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   115.192787                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   343.418681                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    45.760522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   693.825368                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.394676                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.007663                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.075505                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.019379                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.182595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.028123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.083842                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.011172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.169391                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972475                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4087                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          415                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          903                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2004                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          752                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997803                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  34171989                       # Number of tag accesses
system.l2.tags.data_accesses                 34171989                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       409196                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           409196                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       185103                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           185103                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           79                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           39                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           38                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           63                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  219                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data           22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           32                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data           38                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 98                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         7476                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        42196                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        21329                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        40471                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                111472                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst        12411                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst        71549                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst       129686                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst        91044                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             304690                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data        71200                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data       647337                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data        71809                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data       661288                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1451634                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst        12411                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        78676                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst        71549                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       689533                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       129686                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        93138                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst        91044                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       701759                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1867796                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst        12411                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        78676                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst        71549                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       689533                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       129686                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        93138                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst        91044                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       701759                       # number of overall hits
system.l2.overall_hits::total                 1867796                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data          734                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          449                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          262                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          572                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2017                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          258                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          135                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          123                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          150                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              666                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        16243                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        21621                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        89591                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        71318                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              198773                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         3592                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         9318                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst        43472                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         9745                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            66127                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data        29636                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data        59967                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data        97215                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data        71437                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          258255                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         3592                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        45879                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         9318                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        81588                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        43472                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       186806                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         9745                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       142755                       # number of demand (read+write) misses
system.l2.demand_misses::total                 523155                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         3592                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        45879                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         9318                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        81588                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        43472                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       186806                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         9745                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       142755                       # number of overall misses
system.l2.overall_misses::total                523155                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       409196                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       409196                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       185103                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       185103                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          813                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          488                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          300                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          635                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2236                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          280                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          141                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          155                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          188                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            764                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        23719                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data        63817                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       110920                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       111789                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            310245                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst        16003                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst        80867                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst       173158                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst       100789                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         370817                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data       100836                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data       707304                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       169024                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data       732725                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1709889                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        16003                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data       124555                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst        80867                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       771121                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       173158                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       279944                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       100789                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       844514                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2390951                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        16003                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data       124555                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst        80867                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       771121                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       173158                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       279944                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       100789                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       844514                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2390951                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.902829                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.920082                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.873333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.900787                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.902057                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.921429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.957447                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.793548                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.797872                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.871728                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.684810                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.338797                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.807708                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.637970                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.640697                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.224458                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.115226                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.251054                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.096687                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.178328                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.293903                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.084782                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.575155                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.097495                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.151036                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.224458                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.368343                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.115226                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.105804                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.251054                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.667298                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.096687                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.169038                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.218806                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.224458                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.368343                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.115226                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.105804                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.251054                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.667298                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.096687                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.169038                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.218806                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               216884                       # number of writebacks
system.l2.writebacks::total                    216884                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2341                       # Transaction distribution
system.membus.trans_dist::ReadResp             326920                       # Transaction distribution
system.membus.trans_dist::WriteReq               4043                       # Transaction distribution
system.membus.trans_dist::WriteResp              4043                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       288244                       # Transaction distribution
system.membus.trans_dist::CleanEvict           268459                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             6250                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4061                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            2860                       # Transaction distribution
system.membus.trans_dist::ReadExReq            208522                       # Transaction distribution
system.membus.trans_dist::ReadExResp           198596                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        324579                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       214491                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       214491                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        12768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1554379                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1567147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1781638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4579648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4579648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        21020                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     47351168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     47372188                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                51951836                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           1178039                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 1178039    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1178039                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            35792056                       # DTB read hits
system.switch_cpus0.dtb.read_misses              5634                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        21390194                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           14916178                       # DTB write hits
system.switch_cpus0.dtb.write_misses              550                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses        1894083                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            50708234                       # DTB hits
system.switch_cpus0.dtb.data_misses              6184                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        23284277                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          133952444                       # ITB hits
system.switch_cpus0.itb.fetch_misses               73                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      133952517                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               244374943                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          179732818                       # Number of instructions committed
system.switch_cpus0.committedOps            179732818                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    141643278                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses      50199602                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            1134927                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     13176363                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           141643278                       # number of integer instructions
system.switch_cpus0.num_fp_insts             50199602                       # number of float instructions
system.switch_cpus0.num_int_register_reads    233804215                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     98587225                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads     57975710                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes     47831457                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs             50716936                       # number of memory refs
system.switch_cpus0.num_load_insts           35799622                       # Number of load instructions
system.switch_cpus0.num_store_insts          14917314                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      64330981.487838                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      180043961.512162                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.736753                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.263247                       # Percentage of idle cycles
system.switch_cpus0.Branches                 17701342                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass       601382      0.33%      0.33% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         78608733     43.73%     44.07% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          589448      0.33%     44.40% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     44.40% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       22085548     12.29%     56.69% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp         759164      0.42%     57.11% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt       10021034      5.58%     62.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      10943528      6.09%     68.77% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv          31126      0.02%     68.79% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt          9888      0.01%     68.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     68.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     68.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     68.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     68.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     68.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     68.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     68.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     68.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     68.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     68.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     68.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     68.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     68.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     68.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     68.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     68.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     68.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     68.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     68.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     68.79% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        36071754     20.07%     88.86% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       14917605      8.30%     97.16% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess       5099792      2.84%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         179739002                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits            33085601                       # DTB read hits
system.switch_cpus1.dtb.read_misses             50935                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses        33011740                       # DTB read accesses
system.switch_cpus1.dtb.write_hits            5612668                       # DTB write hits
system.switch_cpus1.dtb.write_misses             2604                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses        5534027                       # DTB write accesses
system.switch_cpus1.dtb.data_hits            38698269                       # DTB hits
system.switch_cpus1.dtb.data_misses             53539                       # DTB misses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_accesses        38545767                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          181909625                       # ITB hits
system.switch_cpus1.itb.fetch_misses              214                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      181909839                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               243960312                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts          182378561                       # Number of instructions committed
system.switch_cpus1.committedOps            182378561                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses    126243697                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses      78848977                       # Number of float alu accesses
system.switch_cpus1.num_func_calls             358900                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     12900752                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts           126243697                       # number of integer instructions
system.switch_cpus1.num_fp_insts             78848977                       # number of float instructions
system.switch_cpus1.num_int_register_reads    237132295                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes     86106020                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads     98797139                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes     72993886                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs             38759405                       # number of memory refs
system.switch_cpus1.num_load_insts           33143478                       # Number of load instructions
system.switch_cpus1.num_store_insts           5615927                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      61528596.893942                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      182431715.106058                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.747793                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.252207                       # Percentage of idle cycles
system.switch_cpus1.Branches                 15948757                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass       636346      0.35%      0.35% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu         74475229     40.82%     41.17% # Class of executed instruction
system.switch_cpus1.op_class::IntMult         2230101      1.22%     42.39% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     42.39% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       34081040     18.68%     61.08% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp         800560      0.44%     61.52% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt       12154704      6.66%     68.18% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      18328256     10.05%     78.22% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv         308678      0.17%     78.39% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt         98056      0.05%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        33148249     18.17%     96.62% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        5616244      3.08%     99.70% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess        554647      0.30%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         182432110                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits             8222735                       # DTB read hits
system.switch_cpus2.dtb.read_misses              1963                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses         6965656                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            3969802                       # DTB write hits
system.switch_cpus2.dtb.write_misses             1206                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        3078679                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            12192537                       # DTB hits
system.switch_cpus2.dtb.data_misses              3169                       # DTB misses
system.switch_cpus2.dtb.data_acv                   22                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        10044335                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           40151395                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1561                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       40152956                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               244375315                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts           47029938                       # Number of instructions committed
system.switch_cpus2.committedOps             47029938                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses     43313357                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses       4179717                       # Number of float alu accesses
system.switch_cpus2.num_func_calls             687751                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts      3122317                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts            43313357                       # number of integer instructions
system.switch_cpus2.num_fp_insts              4179717                       # number of float instructions
system.switch_cpus2.num_int_register_reads     69026130                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     35042729                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads      5435017                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes      3524098                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             12209034                       # number of memory refs
system.switch_cpus2.num_load_insts            8236527                       # Number of load instructions
system.switch_cpus2.num_store_insts           3972507                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      197261203.098773                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      47114111.901227                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.192794                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.807206                       # Percentage of idle cycles
system.switch_cpus2.Branches                  4030146                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass       759211      1.61%      1.61% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         30528816     64.91%     66.52% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          433746      0.92%     67.45% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     67.45% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd        1647667      3.50%     70.95% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp         353677      0.75%     71.70% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt         258550      0.55%     72.25% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult        608637      1.29%     73.54% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv          16070      0.03%     73.58% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt         16000      0.03%     73.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     73.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     73.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     73.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     73.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     73.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     73.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     73.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     73.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     73.61% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         8304548     17.66%     91.27% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        3974658      8.45%     99.72% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        131549      0.28%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          47033129                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits            35511679                       # DTB read hits
system.switch_cpus3.dtb.read_misses             51148                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses        35264901                       # DTB read accesses
system.switch_cpus3.dtb.write_hits            6766656                       # DTB write hits
system.switch_cpus3.dtb.write_misses             2586                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses        6367175                       # DTB write accesses
system.switch_cpus3.dtb.data_hits            42278335                       # DTB hits
system.switch_cpus3.dtb.data_misses             53734                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses        41632076                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          194708286                       # ITB hits
system.switch_cpus3.itb.fetch_misses              254                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      194708540                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               244374197                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts          196436947                       # Number of instructions committed
system.switch_cpus3.committedOps            196436947                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses    137762638                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses      81368133                       # Number of float alu accesses
system.switch_cpus3.num_func_calls             408188                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts     13571787                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts           137762638                       # number of integer instructions
system.switch_cpus3.num_fp_insts             81368133                       # number of float instructions
system.switch_cpus3.num_int_register_reads    256471607                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes     95209369                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads    102335557                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes     75453156                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs             42341506                       # number of memory refs
system.switch_cpus3.num_load_insts           35571411                       # Number of load instructions
system.switch_cpus3.num_store_insts           6770095                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      47550542.435350                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      196823654.564650                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.805419                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.194581                       # Percentage of idle cycles
system.switch_cpus3.Branches                 16684703                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass      1166866      0.59%      0.59% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu         81870187     41.67%     42.26% # Class of executed instruction
system.switch_cpus3.op_class::IntMult         2234129      1.14%     43.40% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     43.40% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       35221032     17.93%     61.32% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp         920504      0.47%     61.79% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt       12694562      6.46%     68.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult      19047926      9.69%     77.95% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv         308707      0.16%     78.10% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt         98056      0.05%     78.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     78.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     78.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     78.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     78.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     78.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     78.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     78.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     78.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     78.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     78.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     78.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     78.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     78.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     78.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     78.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     78.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     78.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     78.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     78.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     78.15% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        35585664     18.11%     96.26% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite        6770881      3.45%     99.71% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess        572167      0.29%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         196490681                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      4824788                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2269855                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       787858                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         154320                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       116181                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        38139                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               2341                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2100217                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              4043                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             4043                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       409196                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       185103                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1174431                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6292                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4159                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          10451                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           320171                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          320171                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        370817                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1727059                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        35382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       360229                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       178103                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2081060                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       464650                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       838067                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       248602                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      2432401                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6638494                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1240256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     10153255                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6223104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     55267472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     18655488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     28089221                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      9460032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63722336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              192811164                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          700723                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          5531895                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.341688                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.654746                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4087706     73.89%     73.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1108884     20.05%     93.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 231510      4.19%     98.12% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  96902      1.75%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   6893      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5531895                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.184948                       # Number of seconds simulated
sim_ticks                                184947873000                       # Number of ticks simulated
final_tick                               2568891199500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2368147                       # Simulator instruction rate (inst/s)
host_op_rate                                  2368147                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              273556182                       # Simulator tick rate (ticks/s)
host_mem_usage                                 779208                       # Number of bytes of host memory used
host_seconds                                   676.09                       # Real time elapsed on the host
sim_insts                                  1601074072                       # Number of instructions simulated
sim_ops                                    1601074072                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst      1344768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     10164544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       901184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     10571904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      1248384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     21405440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       927872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data      9256768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           55820992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      1344768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       901184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      1248384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       927872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4422208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     18738432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18738432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        21012                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       158821                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst        14081                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       165186                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        19506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       334460                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst        14498                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       144637                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              872203                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        292788                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             292788                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      7271065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     54958967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      4872638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     57161533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      6749924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    115737692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      5016938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     50050686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide             692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             301820135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      7271065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      4872638                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      6749924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      5016938                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         23910564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       101317370                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            101317370                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       101317370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      7271065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     54958967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      4872638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     57161533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      6749924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    115737692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      5016938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     50050686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide            692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            403137505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     138                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    188658                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1310     28.10%     28.10% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     89      1.91%     30.01% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    189      4.05%     34.06% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     77      1.65%     35.71% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2997     64.29%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                4662                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1310     45.20%     45.20% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      89      3.07%     48.27% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     189      6.52%     54.80% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      77      2.66%     57.45% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1233     42.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 2898                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            184606414000     99.85%     99.85% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6675000      0.00%     99.85% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                9261000      0.01%     99.86% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               12958000      0.01%     99.86% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              251325000      0.14%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        184886633000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.411411                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.621622                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     1                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   21      0.37%      0.37% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  109      1.91%      2.28% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 3887     68.04%     70.31% # number of callpals executed
system.cpu0.kern.callpal::rdps                    379      6.63%     76.95% # number of callpals executed
system.cpu0.kern.callpal::rti                     420      7.35%     84.30% # number of callpals executed
system.cpu0.kern.callpal::callsys                  58      1.02%     85.31% # number of callpals executed
system.cpu0.kern.callpal::rdunique                839     14.69%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  5713                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              527                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                192                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                192                      
system.cpu0.kern.mode_good::user                  192                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.364326                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.534075                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       61172251000     32.84%     32.84% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        125087340500     67.16%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     109                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          2484418                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          499.918959                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           57819101                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2484418                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.272694                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   499.918959                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.976404                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.976404                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          115                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          313                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        127366457                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       127366457                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     43958634                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       43958634                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     15970041                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      15970041                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         3341                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3341                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         3121                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3121                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     59928675                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        59928675                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     59928675                       # number of overall hits
system.cpu0.dcache.overall_hits::total       59928675                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      2357241                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2357241                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       141683                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       141683                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          946                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          946                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         1060                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1060                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      2498924                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2498924                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      2498924                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2498924                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     46315875                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     46315875                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     16111724                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     16111724                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         4287                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4287                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         4181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     62427599                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     62427599                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     62427599                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     62427599                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.050895                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.050895                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.008794                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.008794                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.220667                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.220667                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.253528                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.253528                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.040029                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.040029                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.040029                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.040029                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       203462                       # number of writebacks
system.cpu0.dcache.writebacks::total           203462                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           263885                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          241652493                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           263885                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           915.749258                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          252                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          257                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        501972199                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       501972199                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    250590272                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      250590272                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    250590272                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       250590272                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    250590272                       # number of overall hits
system.cpu0.icache.overall_hits::total      250590272                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       263885                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       263885                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       263885                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        263885                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       263885                       # number of overall misses
system.cpu0.icache.overall_misses::total       263885                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    250854157                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    250854157                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    250854157                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    250854157                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    250854157                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    250854157                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001052                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001052                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001052                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001052                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001052                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001052                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks       263885                       # number of writebacks
system.cpu0.icache.writebacks::total           263885                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     136                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    190960                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1011     28.07%     28.07% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    189      5.25%     33.31% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     76      2.11%     35.42% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   2326     64.58%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                3602                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1011     45.73%     45.73% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     189      8.55%     54.27% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      76      3.44%     57.71% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     935     42.29%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 2211                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            184700517000     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                9261000      0.01%     99.90% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               12846000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              165469500      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        184888093500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.401978                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.613826                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     1                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   25      0.52%      0.52% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  107      2.24%      2.76% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 3018     63.16%     65.93% # number of callpals executed
system.cpu1.kern.callpal::rdps                    378      7.91%     73.84% # number of callpals executed
system.cpu1.kern.callpal::rti                     319      6.68%     80.51% # number of callpals executed
system.cpu1.kern.callpal::callsys                  54      1.13%     81.65% # number of callpals executed
system.cpu1.kern.callpal::rdunique                877     18.35%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  4778                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              214                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                183                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                212                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                214                      
system.cpu1.kern.mode_good::user                  183                      
system.cpu1.kern.mode_good::idle                   31                      
system.cpu1.kern.mode_switch_good::kernel            1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.146226                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.702791                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         160678500      0.09%      0.09% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        126152751500     67.73%     67.82% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         59947942500     32.18%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     107                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          2516154                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          499.465838                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           61438586                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2516154                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            24.417657                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   499.465838                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.975519                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.975519                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          146                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          302                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        128302899                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       128302899                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     44279561                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       44279561                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     16065037                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      16065037                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2255                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2255                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         2002                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2002                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     60344598                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        60344598                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     60344598                       # number of overall hits
system.cpu1.dcache.overall_hits::total       60344598                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      2377044                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2377044                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       157956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       157956                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          856                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          856                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         1079                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1079                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      2535000                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2535000                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      2535000                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2535000                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     46656605                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     46656605                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     16222993                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     16222993                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         3111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         3111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         3081                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         3081                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     62879598                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     62879598                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     62879598                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     62879598                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.050948                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.050948                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.009737                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.009737                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.275153                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.275153                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.350211                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.350211                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.040315                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.040315                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.040315                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.040315                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       216168                       # number of writebacks
system.cpu1.dcache.writebacks::total           216168                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements           253895                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          256711184                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           253895                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1011.091924                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          254                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        505769851                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       505769851                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    252504083                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      252504083                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    252504083                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       252504083                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    252504083                       # number of overall hits
system.cpu1.icache.overall_hits::total      252504083                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       253895                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       253895                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       253895                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        253895                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       253895                       # number of overall misses
system.cpu1.icache.overall_misses::total       253895                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    252757978                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    252757978                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    252757978                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    252757978                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    252757978                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    252757978                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.001004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.001004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.001004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001004                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks       253895                       # number of writebacks
system.cpu1.icache.writebacks::total           253895                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     159                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     25657                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    4198     41.98%     41.98% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      4      0.04%     42.02% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    189      1.89%     43.91% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     20      0.20%     44.11% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   5590     55.89%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               10001                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     4190     48.87%     48.87% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       4      0.05%     48.92% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     189      2.20%     51.12% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      20      0.23%     51.35% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    4171     48.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 8574                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            184505792000     99.79%     99.79% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                 286000      0.00%     99.79% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                9261000      0.01%     99.80% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                2221000      0.00%     99.80% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              369129000      0.20%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        184886689000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998094                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.746154                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.857314                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      0.17%      0.17% # number of syscalls executed
system.cpu2.kern.syscall::3                       308     52.47%     52.64% # number of syscalls executed
system.cpu2.kern.syscall::4                       228     38.84%     91.48% # number of syscalls executed
system.cpu2.kern.syscall::6                         9      1.53%     93.02% # number of syscalls executed
system.cpu2.kern.syscall::17                       12      2.04%     95.06% # number of syscalls executed
system.cpu2.kern.syscall::45                        9      1.53%     96.59% # number of syscalls executed
system.cpu2.kern.syscall::71                       10      1.70%     98.30% # number of syscalls executed
system.cpu2.kern.syscall::73                       10      1.70%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   587                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  145      0.87%      0.87% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   93      0.56%      1.43% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 8539     51.45%     52.88% # number of callpals executed
system.cpu2.kern.callpal::rdps                    901      5.43%     58.31% # number of callpals executed
system.cpu2.kern.callpal::rti                    1249      7.53%     65.84% # number of callpals executed
system.cpu2.kern.callpal::callsys                 630      3.80%     69.63% # number of callpals executed
system.cpu2.kern.callpal::rdunique               5040     30.37%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 16597                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             1342                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               1091                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               1091                      
system.cpu2.kern.mode_good::user                 1091                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.812966                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.896835                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      126464145000     68.40%     68.40% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         58422544000     31.60%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      93                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements           505951                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          455.201072                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           32069696                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           505951                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            63.384984                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   455.201072                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.889065                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.889065                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          391                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         65139038                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        65139038                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     24924256                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       24924256                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6831195                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6831195                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        24148                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        24148                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        25529                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        25529                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     31755451                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        31755451                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     31755451                       # number of overall hits
system.cpu2.dcache.overall_hits::total       31755451                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       276083                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       276083                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       231310                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       231310                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         2054                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         2054                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          486                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          486                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       507393                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        507393                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       507393                       # number of overall misses
system.cpu2.dcache.overall_misses::total       507393                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     25200339                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     25200339                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7062505                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7062505                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        26202                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        26202                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        26015                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        26015                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     32262844                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     32262844                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     32262844                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     32262844                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010956                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010956                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.032752                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.032752                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.078391                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.078391                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.018682                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.018682                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.015727                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.015727                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.015727                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.015727                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       263030                       # number of writebacks
system.cpu2.dcache.writebacks::total           263030                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            83807                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          121327492                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            83807                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1447.701171                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          411                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           62                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        244477223                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       244477223                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    122112901                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      122112901                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    122112901                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       122112901                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    122112901                       # number of overall hits
system.cpu2.icache.overall_hits::total      122112901                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        83807                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        83807                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        83807                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         83807                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        83807                       # number of overall misses
system.cpu2.icache.overall_misses::total        83807                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    122196708                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    122196708                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    122196708                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    122196708                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    122196708                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    122196708                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000686                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000686                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000686                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000686                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000686                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000686                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        83807                       # number of writebacks
system.cpu2.icache.writebacks::total            83807                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     126                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    192263                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    1179     28.51%     28.51% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    189      4.57%     33.08% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    116      2.80%     35.88% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   2652     64.12%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                4136                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     1179     44.69%     44.69% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     189      7.16%     51.86% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     116      4.40%     56.25% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    1154     43.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 2638                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            184654689500     99.87%     99.87% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                9261000      0.01%     99.88% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               13639500      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              208564500      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        184886154500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.435143                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.637814                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     1                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   53      0.97%      0.97% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  130      2.39%      3.37% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 3518     64.72%     68.08% # number of callpals executed
system.cpu3.kern.callpal::rdps                    379      6.97%     75.06% # number of callpals executed
system.cpu3.kern.callpal::rti                     358      6.59%     81.64% # number of callpals executed
system.cpu3.kern.callpal::callsys                  97      1.78%     83.43% # number of callpals executed
system.cpu3.kern.callpal::rdunique                901     16.57%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  5436                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              488                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                228                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                228                      
system.cpu3.kern.mode_good::user                  228                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.467213                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.636872                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       60741120000     32.61%     32.61% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        125515433500     67.39%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     130                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements          2492962                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          501.772160                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           59806816                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2492962                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            23.990264                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   501.772160                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.980024                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.980024                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          301                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        127714609                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       127714609                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     44079137                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       44079137                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     16011437                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      16011437                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         2595                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2595                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         2286                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2286                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     60090574                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        60090574                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     60090574                       # number of overall hits
system.cpu3.dcache.overall_hits::total       60090574                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      2359863                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2359863                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       147917                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       147917                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          955                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          955                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         1233                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1233                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      2507780                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2507780                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      2507780                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2507780                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     46439000                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     46439000                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     16159354                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     16159354                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         3550                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         3550                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         3519                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         3519                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     62598354                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     62598354                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     62598354                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     62598354                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.050816                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.050816                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.009154                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.009154                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.269014                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.269014                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.350384                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.350384                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.040061                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.040061                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.040061                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.040061                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       206636                       # number of writebacks
system.cpu3.dcache.writebacks::total           206636                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements           255406                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          239516917                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           255406                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           937.788920                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          277                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          233                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        503459416                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       503459416                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    251346599                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      251346599                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    251346599                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       251346599                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    251346599                       # number of overall hits
system.cpu3.icache.overall_hits::total      251346599                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       255406                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       255406                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       255406                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        255406                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       255406                       # number of overall misses
system.cpu3.icache.overall_misses::total       255406                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    251602005                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    251602005                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    251602005                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    251602005                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    251602005                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    251602005                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.001015                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001015                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.001015                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001015                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.001015                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001015                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks       255406                       # number of writebacks
system.cpu3.icache.writebacks::total           255406                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  14                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   122880                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         16                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  583                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 583                       # Transaction distribution
system.iobus.trans_dist::WriteReq                3592                       # Transaction distribution
system.iobus.trans_dist::WriteResp               3592                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2690                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          714                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          894                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4498                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3852                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3852                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    8350                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        10760                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          980                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          447                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          108                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        12327                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       122928                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       122928                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   135255                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 1926                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1926                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                17334                       # Number of tag accesses
system.iocache.tags.data_accesses               17334                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            6                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                6                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         1920                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1920                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            6                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 6                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            6                       # number of overall misses
system.iocache.overall_misses::total                6                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            6                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              6                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            6                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               6                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            6                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              6                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1920                       # number of writebacks
system.iocache.writebacks::total                 1920                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    926736                       # number of replacements
system.l2.tags.tagsinuse                  3982.239405                       # Cycle average of tags in use
system.l2.tags.total_refs                    13059716                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    926736                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.092164                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1017.716128                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    80.315730                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   901.917925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    47.926126                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   842.296401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    38.398539                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   363.531401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    38.010395                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   652.126760                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.248466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.019608                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.220195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.011701                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.205639                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.009375                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.088753                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.009280                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.159211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972226                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4059                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          736                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          417                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2883                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.990967                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 114258709                       # Number of tag accesses
system.l2.tags.data_accesses                114258709                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       889296                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           889296                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       268595                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           268595                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data          178                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          145                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           55                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  400                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data           29                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data           10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 68                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       105037                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       122507                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        54102                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data       116993                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                398639                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       242873                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst       239814                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst        64301                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst       240908                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             787896                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      2213618                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data      2223039                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       117119                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data      2224303                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6778079                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst       242873                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      2318655                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       239814                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      2345546                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        64301                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       171221                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst       240908                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data      2341296                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7964614                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       242873                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      2318655                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       239814                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      2345546                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        64301                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       171221                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst       240908                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data      2341296                       # number of overall hits
system.l2.overall_hits::total                 7964614                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         3720                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         2148                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          139                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         2394                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               8401                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          158                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           85                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           66                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          108                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              417                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        25874                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        23190                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       176467                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        20621                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              246152                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst        21012                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst        14081                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst        19506                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst        14498                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            69097                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data       133880                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data       142286                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       158205                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data       124653                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          559024                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst        21012                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       159754                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst        14081                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       165476                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        19506                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       334672                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst        14498                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       145274                       # number of demand (read+write) misses
system.l2.demand_misses::total                 874273                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst        21012                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       159754                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst        14081                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       165476                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        19506                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       334672                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst        14498                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       145274                       # number of overall misses
system.l2.overall_misses::total                874273                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       889296                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       889296                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       268595                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       268595                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         3898                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         2293                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          161                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         2449                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8801                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          187                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          100                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           80                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          118                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            485                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       130911                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       145697                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       230569                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       137614                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            644791                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst       263885                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst       253895                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        83807                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst       255406                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         856993                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      2347498                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      2365325                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       275324                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data      2348956                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7337103                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       263885                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      2478409                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       253895                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      2511022                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        83807                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       505893                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       255406                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      2486570                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8838887                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       263885                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      2478409                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       253895                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      2511022                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        83807                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       505893                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       255406                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      2486570                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8838887                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.954336                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.936764                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.863354                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.977542                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.954551                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.844920                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.850000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.825000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.915254                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.859794                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.197646                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.159166                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.765354                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.149847                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.381755                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.079626                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.055460                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.232749                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.056765                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.080627                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.057031                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.060155                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.574614                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.053067                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.076191                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.079626                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.064458                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.055460                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.065900                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.232749                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.661547                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.056765                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.058423                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.098912                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.079626                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.064458                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.055460                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.065900                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.232749                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.661547                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.056765                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.058423                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.098912                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               290868                       # number of writebacks
system.l2.writebacks::total                    290868                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 577                       # Transaction distribution
system.membus.trans_dist::ReadResp             628704                       # Transaction distribution
system.membus.trans_dist::WriteReq               1672                       # Transaction distribution
system.membus.trans_dist::WriteResp              1672                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       292788                       # Transaction distribution
system.membus.trans_dist::CleanEvict           524036                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            17205                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3790                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           10836                       # Transaction distribution
system.membus.trans_dist::ReadExReq            262622                       # Transaction distribution
system.membus.trans_dist::ReadExResp           244134                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        628127                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1920                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1920                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         5778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         5778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         4498                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2609727                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2614225                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2620003                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       123264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       123264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        12327                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     74439872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     74452199                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                74575463                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           1732761                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 1732761    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1732761                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            46298297                       # DTB read hits
system.switch_cpus0.dtb.read_misses            175032                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        46325500                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           16116358                       # DTB write hits
system.switch_cpus0.dtb.write_misses             7524                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       16033248                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            62414655                       # DTB hits
system.switch_cpus0.dtb.data_misses            182556                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        62358748                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          250246479                       # ITB hits
system.switch_cpus0.itb.fetch_misses               33                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      250246512                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               369773475                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          250671601                       # Number of instructions committed
system.switch_cpus0.committedOps            250671601                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    169479440                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses     111010125                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            1528923                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     18433198                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           169479440                       # number of integer instructions
system.switch_cpus0.num_fp_insts            111010125                       # number of float instructions
system.switch_cpus0.num_int_register_reads    335876441                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    113327325                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads    158453605                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes     96987769                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs             62620225                       # number of memory refs
system.switch_cpus0.num_load_insts           46495729                       # Number of load instructions
system.switch_cpus0.num_store_insts          16124496                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      119002343.138585                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      250771131.861415                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.678175                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.321825                       # Percentage of idle cycles
system.switch_cpus0.Branches                 22308734                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass      2508827      1.00%      1.00% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         93141234     37.13%     38.13% # Class of executed instruction
system.switch_cpus0.op_class::IntMult         6709822      2.67%     40.80% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     40.80% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       46203375     18.42%     59.22% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp         531110      0.21%     59.43% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        7688608      3.06%     62.50% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      28133577     11.22%     73.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv        1094155      0.44%     74.15% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt        364640      0.15%     74.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     74.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     74.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     74.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     74.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     74.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     74.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     74.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     74.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        46503158     18.54%     92.83% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       16124951      6.43%     99.26% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess       1850700      0.74%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         250854157                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits            46637070                       # DTB read hits
system.switch_cpus1.dtb.read_misses            176457                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses        46712278                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           16226087                       # DTB write hits
system.switch_cpus1.dtb.write_misses             9428                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       16178295                       # DTB write accesses
system.switch_cpus1.dtb.data_hits            62863157                       # DTB hits
system.switch_cpus1.dtb.data_misses            185885                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses        62890573                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          252360190                       # ITB hits
system.switch_cpus1.itb.fetch_misses               32                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      252360222                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               369776383                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts          252572093                       # Number of instructions committed
system.switch_cpus1.committedOps            252572093                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses    170728880                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses     111911346                       # Number of float alu accesses
system.switch_cpus1.num_func_calls            1530781                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     18569458                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts           170728880                       # number of integer instructions
system.switch_cpus1.num_fp_insts            111911346                       # number of float instructions
system.switch_cpus1.num_int_register_reads    338448667                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    114152193                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads    159722525                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes     97770045                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs             63072299                       # number of memory refs
system.switch_cpus1.num_load_insts           46836173                       # Number of load instructions
system.switch_cpus1.num_store_insts          16236126                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      117100072.356556                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      252676310.643444                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.683322                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.316678                       # Percentage of idle cycles
system.switch_cpus1.Branches                 22463339                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass      2537811      1.00%      1.00% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu         93809243     37.11%     38.12% # Class of executed instruction
system.switch_cpus1.op_class::IntMult         6768821      2.68%     40.80% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     40.80% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       46572843     18.43%     59.22% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp         544250      0.22%     59.44% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt        7749511      3.07%     62.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      28349467     11.22%     73.72% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv        1102639      0.44%     74.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt        367808      0.15%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        46840514     18.53%     92.83% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       16236211      6.42%     99.26% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess       1878860      0.74%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         252757978                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            25220052                       # DTB read hits
system.switch_cpus2.dtb.read_misses              6192                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        24459675                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            7089560                       # DTB write hits
system.switch_cpus2.dtb.write_misses             2111                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        6217010                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            32309612                       # DTB hits
system.switch_cpus2.dtb.data_misses              8303                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        30676685                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          117105018                       # ITB hits
system.switch_cpus2.itb.fetch_misses              544                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      117105562                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               369895905                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          122188405                       # Number of instructions committed
system.switch_cpus2.committedOps            122188405                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses     88463306                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses      52401071                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            1025852                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts      5716185                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts            88463306                       # number of integer instructions
system.switch_cpus2.num_fp_insts             52401071                       # number of float instructions
system.switch_cpus2.num_int_register_reads    164994210                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     57066102                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads     56383928                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes     48428733                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             32325079                       # number of memory refs
system.switch_cpus2.num_load_insts           25232775                       # Number of load instructions
system.switch_cpus2.num_store_insts           7092304                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      247698757.924136                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      122197147.075864                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.330356                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.669644                       # Percentage of idle cycles
system.switch_cpus2.Branches                  7112236                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass      1623229      1.33%      1.33% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         45531022     37.26%     38.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          227231      0.19%     38.77% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     38.77% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       21745991     17.80%     56.57% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp         467718      0.38%     56.95% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt       10486918      8.58%     65.54% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult       9562832      7.83%     73.36% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv          27280      0.02%     73.38% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt          8588      0.01%     73.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     73.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     73.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     73.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     73.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     73.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     73.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     73.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     73.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     73.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     73.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     73.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     73.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     73.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     73.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     73.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     73.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     73.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     73.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     73.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     73.39% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        25278273     20.69%     94.08% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        7093181      5.80%     99.88% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        144445      0.12%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         122196708                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits            46417221                       # DTB read hits
system.switch_cpus3.dtb.read_misses            177058                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses        46471926                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           16162855                       # DTB write hits
system.switch_cpus3.dtb.write_misses             9476                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       16099063                       # DTB write accesses
system.switch_cpus3.dtb.data_hits            62580076                       # DTB hits
system.switch_cpus3.dtb.data_misses            186534                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses        62570989                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          251092212                       # ITB hits
system.switch_cpus3.itb.fetch_misses               33                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      251092245                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               369772495                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts          251415471                       # Number of instructions committed
system.switch_cpus3.committedOps            251415471                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses    169988539                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses     111329435                       # Number of float alu accesses
system.switch_cpus3.num_func_calls            1530418                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts     18479654                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts           169988539                       # number of integer instructions
system.switch_cpus3.num_fp_insts            111329435                       # number of float instructions
system.switch_cpus3.num_int_register_reads    336894357                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    113667755                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads    158877404                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes     97259643                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs             62792642                       # number of memory refs
system.switch_cpus3.num_load_insts           46619608                       # Number of load instructions
system.switch_cpus3.num_store_insts          16173034                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      118254417.940235                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      251518077.059765                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.680197                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.319803                       # Percentage of idle cycles
system.switch_cpus3.Branches                 22362523                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass      2538684      1.01%      1.01% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu         93409258     37.13%     38.13% # Class of executed instruction
system.switch_cpus3.op_class::IntMult         6731828      2.68%     40.81% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     40.81% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       46323933     18.41%     59.22% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp         545947      0.22%     59.44% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt        7707066      3.06%     62.50% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult      28196335     11.21%     73.71% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv        1096747      0.44%     74.14% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt        366004      0.15%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        46624728     18.53%     92.82% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       16173289      6.43%     99.25% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess       1888186      0.75%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         251602005                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     17771237                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      7684483                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      4855087                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         280653                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       199261                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        81392                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                577                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           8232612                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1672                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1672                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       889296                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       268595                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4078950                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           15587                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3858                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          19445                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           663279                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          663279                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        856993                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7375042                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       600048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      6497399                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       547246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6501911                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       237383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1495535                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       597904                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      6593431                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              23070857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     21514432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    172662675                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     18774464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    175841488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      9828864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     49407612                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     21919872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    173468040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              643417447                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          930588                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         18704074                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.551766                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.751719                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11116444     59.43%     59.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5083463     27.18%     86.61% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2286298     12.22%     98.84% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 207266      1.11%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  10603      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18704074                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000786                       # Number of seconds simulated
sim_ticks                                   786183000                       # Number of ticks simulated
final_tick                               2569677382500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                             1066174221                       # Simulator instruction rate (inst/s)
host_op_rate                               1066163324                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              522948527                       # Simulator tick rate (ticks/s)
host_mem_usage                                 779208                       # Number of bytes of host memory used
host_seconds                                     1.50                       # Real time elapsed on the host
sim_insts                                  1602819639                       # Number of instructions simulated
sim_ops                                    1602819639                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       126336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       634688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data          832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       241792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       625472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        30464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        87616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1749760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       126336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       241792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        30464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        401152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       736256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          736256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1974                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         9917                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data           13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         3778                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         9773                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1369                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               27340                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         11504                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              11504                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    160695411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    807303134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      3256239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      1058278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst    307551804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    795580673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     38749248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    111444791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2225639578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    160695411                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      3256239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst    307551804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     38749248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        510252702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       936494429                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            936494429                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       936494429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    160695411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    807303134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      3256239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      1058278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst    307551804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    795580673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     38749248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    111444791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3162134007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1885                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     528     45.17%     45.17% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     92      7.87%     53.04% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.09%     53.12% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.09%     53.21% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    547     46.79%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1169                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      526     45.94%     45.94% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      92      8.03%     53.97% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.09%     54.06% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.09%     54.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     525     45.85%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1145                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               790179000     93.27%     93.27% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6900000      0.81%     94.08% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.01%     94.09% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 112000      0.01%     94.10% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               49981000      5.90%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           847221000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.996212                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.959781                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.979470                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    3      0.26%      0.26% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   53      4.58%      4.84% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.09%      4.93% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  882     76.23%     81.16% # number of callpals executed
system.cpu0.kern.callpal::rdps                      6      0.52%     81.68% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.09%     81.76% # number of callpals executed
system.cpu0.kern.callpal::rti                     193     16.68%     98.44% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      1.30%     99.74% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.26%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1157                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              245                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 96                      
system.cpu0.kern.mode_good::user                   97                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.391837                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.564327                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         774547500     91.12%     91.12% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            75501500      8.88%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            12581                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          455.464580                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2387574                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            13093                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           182.354999                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   455.464580                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.889579                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.889579                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          450                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           430745                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          430745                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        99491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          99491                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        93115                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         93115                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1760                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1760                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1805                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1805                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       192606                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          192606                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       192606                       # number of overall hits
system.cpu0.dcache.overall_hits::total         192606                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         5723                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         5723                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         6903                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         6903                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          173                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          173                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           29                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        12626                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         12626                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        12626                       # number of overall misses
system.cpu0.dcache.overall_misses::total        12626                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       105214                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       105214                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       100018                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       100018                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1834                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1834                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       205232                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       205232                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       205232                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       205232                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.054394                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.054394                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.069018                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.069018                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.089498                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.089498                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.015812                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.015812                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.061521                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.061521                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.061521                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.061521                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8003                       # number of writebacks
system.cpu0.dcache.writebacks::total             8003                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             4553                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999330                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           17938438                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             5065                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3541.646199                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999330                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          149                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          317                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1153683                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1153683                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       570009                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         570009                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       570009                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          570009                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       570009                       # number of overall hits
system.cpu0.icache.overall_hits::total         570009                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4555                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4555                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4555                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4555                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4555                       # number of overall misses
system.cpu0.icache.overall_misses::total         4555                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       574564                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       574564                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       574564                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       574564                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       574564                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       574564                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.007928                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.007928                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.007928                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.007928                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.007928                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.007928                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         4553                       # number of writebacks
system.cpu0.icache.writebacks::total             4553                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                        23                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                       6     28.57%     28.57% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      4.76%     33.33% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      4.76%     38.10% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                     13     61.90%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                  21                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                        6     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      7.69%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      7.69%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                       5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                   13                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               641871000     99.88%     99.88% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.03%     99.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                 567000      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           642651500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                   17     80.95%     80.95% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      9.52%     90.48% # number of callpals executed
system.cpu1.kern.callpal::rti                       2      9.52%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                    21                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  2                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements               18                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          421.848695                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             223938                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              410                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           546.190244                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   421.848695                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.823923                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.823923                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          392                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          101                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          288                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             1423                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            1423                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data          408                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total            408                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data          234                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           234                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data            8                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            8                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data            5                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data          642                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             642                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data          642                       # number of overall hits
system.cpu1.dcache.overall_hits::total            642                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data           27                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           27                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data            6                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            3                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            4                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data           33                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data           33                       # number of overall misses
system.cpu1.dcache.overall_misses::total           33                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data          435                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total          435                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data          240                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          240                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data          675                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total          675                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data          675                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total          675                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.062069                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.062069                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.025000                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.025000                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.272727                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.272727                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.444444                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.444444                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.048889                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.048889                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.048889                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.048889                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks            7                       # number of writebacks
system.cpu1.dcache.writebacks::total                7                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements               96                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22981745                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              608                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         37798.922697                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          269                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          241                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             4074                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            4074                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst         1893                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           1893                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst         1893                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            1893                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst         1893                       # number of overall hits
system.cpu1.icache.overall_hits::total           1893                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           96                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           96                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           96                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            96                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           96                       # number of overall misses
system.cpu1.icache.overall_misses::total           96                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst         1989                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         1989                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst         1989                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         1989                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst         1989                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         1989                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.048265                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.048265                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.048265                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.048265                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.048265                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.048265                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks           96                       # number of writebacks
system.cpu1.icache.writebacks::total               96                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      2237                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     710     47.91%     47.91% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      0.07%     47.98% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.07%     48.04% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    770     51.96%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                1482                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      710     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      0.07%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.07%     50.11% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     709     49.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 1421                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               525035500     81.56%     81.56% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  49000      0.01%     81.57% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.03%     81.59% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              118504500     18.41%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           643753500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.920779                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.958839                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      9.09%      9.09% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      9.09%     18.18% # number of syscalls executed
system.cpu2.kern.syscall::4                         4     36.36%     54.55% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      9.09%     63.64% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      9.09%     72.73% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      9.09%     81.82% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      9.09%     90.91% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      9.09%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    11                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.06%      0.06% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   20      1.28%      1.34% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.13%      1.47% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 1441     92.14%     93.61% # number of callpals executed
system.cpu2.kern.callpal::rdps                      2      0.13%     93.73% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.06%     93.80% # number of callpals executed
system.cpu2.kern.callpal::rti                      39      2.49%     96.29% # number of callpals executed
system.cpu2.kern.callpal::callsys                  20      1.28%     97.57% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.32%     97.89% # number of callpals executed
system.cpu2.kern.callpal::rdunique                 33      2.11%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  1564                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel               60                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 38                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 39                      
system.cpu2.kern.mode_good::user                   38                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.650000                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.785714                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel         271816500     47.14%     47.14% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           304765000     52.86%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      20                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            12235                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          507.671776                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             422121                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            12732                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            33.154336                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   507.671776                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.991546                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.991546                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          497                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           647450                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          647450                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       180798                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         180798                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       111579                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        111579                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         6291                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         6291                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         6525                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         6525                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       292377                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          292377                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       292377                       # number of overall hits
system.cpu2.dcache.overall_hits::total         292377                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9309                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9309                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2767                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2767                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          271                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          271                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           34                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           34                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        12076                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         12076                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        12076                       # number of overall misses
system.cpu2.dcache.overall_misses::total        12076                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       190107                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       190107                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       114346                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       114346                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         6562                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         6562                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         6559                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         6559                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       304453                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       304453                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       304453                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       304453                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.048967                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.048967                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.024198                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.024198                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.041298                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.041298                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.005184                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.005184                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.039665                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.039665                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.039665                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.039665                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7173                       # number of writebacks
system.cpu2.dcache.writebacks::total             7173                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             5715                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.939471                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1833253                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             6227                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           294.403886                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.939471                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999882                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999882                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          2072030                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         2072030                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1027435                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1027435                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1027435                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1027435                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1027435                       # number of overall hits
system.cpu2.icache.overall_hits::total        1027435                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         5720                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5720                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         5720                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5720                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         5720                       # number of overall misses
system.cpu2.icache.overall_misses::total         5720                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1033155                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1033155                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1033155                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1033155                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1033155                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1033155                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.005536                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005536                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.005536                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005536                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.005536                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005536                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks         5715                       # number of writebacks
system.cpu2.icache.writebacks::total             5715                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       810                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     100     45.25%     45.25% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.45%     45.70% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      1.36%     47.06% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    117     52.94%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 221                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      100     49.26%     49.26% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.49%     49.75% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      1.48%     51.23% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      99     48.77%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  203                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               638367500     99.02%     99.02% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  49000      0.01%     99.03% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.05%     99.08% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                5909500      0.92%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           644677500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.846154                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.918552                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.34%      0.34% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58     19.59%     19.93% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      1.69%     21.62% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  148     50.00%     71.62% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      1.01%     72.64% # number of callpals executed
system.cpu3.kern.callpal::rti                      70     23.65%     96.28% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      3.04%     99.32% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.68%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   296                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              128                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.523438                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.687179                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         614962000     98.69%     98.69% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             8194500      1.31%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             2101                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          462.652664                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             390990                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2563                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           152.551697                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   462.652664                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.903618                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.903618                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          459                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            79463                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           79463                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        22538                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          22538                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        12923                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         12923                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          441                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          441                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          462                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          462                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        35461                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           35461                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        35461                       # number of overall hits
system.cpu3.dcache.overall_hits::total          35461                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1532                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1532                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          675                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          675                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           39                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           18                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2207                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2207                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2207                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2207                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        24070                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        24070                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        13598                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        13598                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          480                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          480                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        37668                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        37668                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        37668                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        37668                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.063648                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.063648                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.049640                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.049640                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.081250                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.081250                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.037500                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.037500                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.058591                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.058591                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.058591                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.058591                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          955                       # number of writebacks
system.cpu3.dcache.writebacks::total              955                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1355                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           17688100                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1867                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          9474.076058                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          484                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           275563                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          275563                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       135749                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         135749                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       135749                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          135749                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       135749                       # number of overall hits
system.cpu3.icache.overall_hits::total         135749                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1355                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1355                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1355                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1355                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1355                       # number of overall misses
system.cpu3.icache.overall_misses::total         1355                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       137104                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       137104                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       137104                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       137104                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       137104                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       137104                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009883                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009883                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009883                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009883                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009883                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009883                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1355                       # number of writebacks
system.cpu3.icache.writebacks::total             1355                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  552                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 552                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 388                       # Transaction distribution
system.iobus.trans_dist::WriteResp                388                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          212                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1880                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1880                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          466                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2326                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2326                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     31342                       # number of replacements
system.l2.tags.tagsinuse                  4038.318014                       # Cycle average of tags in use
system.l2.tags.total_refs                       48817                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35283                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.383584                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      927.982752                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   175.781948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   325.553377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     5.181906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data     2.769627                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   554.951032                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1892.039840                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    64.240295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    89.817236                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.226558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.042916                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.079481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.001265                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.000676                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.135486                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.461924                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.015684                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.021928                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985917                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3941                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          972                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1455                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1511                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.962158                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    620509                       # Number of tag accesses
system.l2.tags.data_accesses                   620509                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        16138                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            16138                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         8546                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             8546                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          404                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          336                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           77                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   817                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         2580                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst           56                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst         1942                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst          879                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5457                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         2322                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data           10                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data         2039                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          694                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5065                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         2580                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         2726                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst           56                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data           10                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst         1942                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2375                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          879                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          771                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11339                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         2580                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         2726                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst           56                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data           10                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst         1942                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2375                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          879                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          771                       # number of overall hits
system.l2.overall_hits::total                   11339                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 59                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               15                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         6437                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         2364                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          557                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9361                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         1974                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst           40                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         3778                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          476                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6268                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         3480                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data           10                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         7409                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          812                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11711                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         1974                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         9917                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         3778                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         9773                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          476                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1369                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27340                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1974                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         9917                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         3778                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         9773                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          476                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1369                       # number of overall misses
system.l2.overall_misses::total                 27340                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        16138                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        16138                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         8546                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         8546                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               67                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         6841                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         2700                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          634                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10178                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         4554                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst           96                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst         5720                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         1355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          11725                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         5802                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data           20                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data         9448                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         1506                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         16776                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         4554                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        12643                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           96                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst         5720                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        12148                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1355                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         2140                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                38679                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         4554                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        12643                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           96                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst         5720                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        12148                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1355                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         2140                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               38679                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.764706                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.896552                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.944444                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.880597                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.789474                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.940944                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.875556                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.878549                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.919729                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.433465                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.416667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.660490                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.351292                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.534584                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.599793                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.784187                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.539177                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.698081                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.433465                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.784387                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.416667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.565217                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.660490                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.804495                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.351292                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.639720                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.706844                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.433465                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.784387                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.416667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.565217                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.660490                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.804495                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.351292                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.639720                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.706844                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11504                       # number of writebacks
system.l2.writebacks::total                     11504                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 552                       # Transaction distribution
system.membus.trans_dist::ReadResp              18531                       # Transaction distribution
system.membus.trans_dist::WriteReq                388                       # Transaction distribution
system.membus.trans_dist::WriteResp               388                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        11504                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13453                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              131                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             81                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              74                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9395                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9361                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         17979                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        79957                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        81837                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  81837                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2326                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2486016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2488342                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2488342                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             53498                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   53498    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               53498                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              107047                       # DTB read hits
system.switch_cpus0.dtb.read_misses               371                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             102257                       # DTB write hits
system.switch_cpus0.dtb.write_misses              106                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              209304                       # DTB hits
system.switch_cpus0.dtb.data_misses               477                       # DTB misses
system.switch_cpus0.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             175406                       # ITB hits
system.switch_cpus0.itb.fetch_misses              152                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         175558                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1694779                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             574082                       # Number of instructions committed
system.switch_cpus0.committedOps               574082                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       552121                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              20031                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        55078                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              552121                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus0.num_int_register_reads       774089                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       386116                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               210602                       # number of memory refs
system.switch_cpus0.num_load_insts             108070                       # Number of load instructions
system.switch_cpus0.num_store_insts            102532                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      1075325.173080                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      619453.826920                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.365507                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.634493                       # Percentage of idle cycles
system.switch_cpus0.Branches                    79612                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        10332      1.80%      1.80% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           334708     58.25%     60.05% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             602      0.10%     60.16% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     60.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           1172      0.20%     60.36% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     60.36% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     60.36% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     60.36% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            227      0.04%     60.40% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     60.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     60.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     60.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     60.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     60.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     60.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     60.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     60.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     60.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     60.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     60.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     60.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     60.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     60.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     60.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     60.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     60.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     60.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     60.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     60.40% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     60.40% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          112404     19.56%     79.96% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         102601     17.86%     97.82% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         12518      2.18%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            574564                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                 446                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                252                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                 698                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                319                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses            319                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 1285245                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts               1989                       # Number of instructions committed
system.switch_cpus1.committedOps                 1989                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses         1892                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                 80                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts          160                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                1892                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads         2530                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes         1469                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                  700                       # number of memory refs
system.switch_cpus1.num_load_insts                446                       # Number of load instructions
system.switch_cpus1.num_store_insts               254                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1283620.835008                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles       1624.164992                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.001264                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.998736                       # Percentage of idle cycles
system.switch_cpus1.Branches                      283                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass            9      0.45%      0.45% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu             1153     57.97%     58.42% # Class of executed instruction
system.switch_cpus1.op_class::IntMult               5      0.25%     58.67% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     58.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     58.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     58.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     58.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     58.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     58.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     58.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     58.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     58.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     58.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     58.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     58.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     58.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     58.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     58.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus1.op_class::MemRead             466     23.43%     82.10% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite            254     12.77%     94.87% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess           102      5.13%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total              1989                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              196434                       # DTB read hits
system.switch_cpus2.dtb.read_misses               337                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses          101731                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             120887                       # DTB write hits
system.switch_cpus2.dtb.write_misses               28                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          64775                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              317321                       # DTB hits
system.switch_cpus2.dtb.data_misses               365                       # DTB misses
system.switch_cpus2.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus2.dtb.data_accesses          166506                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             502124                       # ITB hits
system.switch_cpus2.itb.fetch_misses              294                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         502418                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 1165066                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts            1032778                       # Number of instructions committed
system.switch_cpus2.committedOps              1032778                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses       995821                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses           820                       # Number of float alu accesses
system.switch_cpus2.num_func_calls              28003                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts       142763                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts              995821                       # number of integer instructions
system.switch_cpus2.num_fp_insts                  820                       # number of float instructions
system.switch_cpus2.num_int_register_reads      1337218                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       725314                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads          481                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes          423                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               317996                       # number of memory refs
system.switch_cpus2.num_load_insts             197006                       # Number of load instructions
system.switch_cpus2.num_store_insts            120990                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      399318.631998                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      765747.368002                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.657257                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.342743                       # Percentage of idle cycles
system.switch_cpus2.Branches                   178170                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass        19321      1.87%      1.87% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu           674012     65.24%     67.11% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            1538      0.15%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd            133      0.01%     67.27% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              1      0.00%     67.27% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt             14      0.00%     67.27% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     67.27% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv             19      0.00%     67.27% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     67.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     67.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     67.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     67.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     67.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     67.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     67.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     67.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     67.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     67.27% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          205095     19.85%     87.12% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         121278     11.74%     98.86% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         11743      1.14%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           1033155                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               24004                       # DTB read hits
system.switch_cpus3.dtb.read_misses               327                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            1826                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              13974                       # DTB write hits
system.switch_cpus3.dtb.write_misses               38                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               37978                       # DTB hits
system.switch_cpus3.dtb.data_misses               365                       # DTB misses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            2701                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              23454                       # ITB hits
system.switch_cpus3.itb.fetch_misses              125                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          23579                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 1289298                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             136718                       # Number of instructions committed
system.switch_cpus3.committedOps               136718                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       131348                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               2755                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        16107                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              131348                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  297                       # number of float instructions
system.switch_cpus3.num_int_register_reads       174383                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       100066                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                39088                       # number of memory refs
system.switch_cpus3.num_load_insts              24889                       # Number of load instructions
system.switch_cpus3.num_store_insts             14199                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1176776.356106                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      112521.643894                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.087274                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.912726                       # Percentage of idle cycles
system.switch_cpus3.Branches                    19918                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         2825      2.06%      2.06% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            87524     63.84%     65.90% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              90      0.07%     65.96% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     65.96% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             25      0.02%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     65.98% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           25947     18.93%     84.91% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          14209     10.36%     95.27% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          6481      4.73%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            137104                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        77893                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        35847                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         7444                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           9298                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         7884                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1414                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                552                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             29355                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               388                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              388                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        16138                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         8546                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8929                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             139                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            85                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            224                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10212                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10212                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         11726                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        17077                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        12183                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        39311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          226                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side           97                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16281                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        36257                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         6308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                113971                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       488192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1330251                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         8320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         2576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       675904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1246427                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       124992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       202400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4079062                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           31342                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           110175                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.268845                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.688742                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  91181     82.76%     82.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12641     11.47%     94.23% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2484      2.25%     96.49% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   3465      3.14%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    404      0.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             110175                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
