// Seed: 2278785484
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output logic id_3
);
  assign id_3 = 1'h0;
  integer id_4;
  logic id_5, id_6, id_7;
  assign id_7 = 1 == 1;
endmodule
