# CPU-layout
This is a project which includes different CPU cores in verilog.
## 目录结构
* Single CPU---单周期MIPS指令集CPU内核
* Multicycle CPU---多周期MIPS指令集CPU内核
* MIPS CPU---流水线实现的MIPS指令集CPU内核（5级流水）
* RISCV CPU---RISCV指令集CPU内核（3级流水）
