design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect,adc_clkgen_with_edgedetect,RUN_2022.09.10_23.55.28,flow completed,0h0m29s0ms,0h0m14s0ms,-1.0,0.0075,-1,61.4,500.73,-1,0,0,0,0,0,0,0,0,-1,-1,-1,2015,413,0.0,0.0,-1,0.0,-1,0.0,0.0,-1,0.0,-1,698026.0,0.0,6.76,13.63,0.0,0.0,-1,32,194,30,192,0,0,0,89,0,0,0,0,1,0,0,0,5,2,2,38,63,0,101,4736.2304,5.27e-07,4.09e-07,1.85e-08,6.21e-07,5.18e-07,7.88e-10,6.79e-07,6.09e-07,8.03e-10,-1,11.0,90.9090909090909,10.0,AREA 0,5,100,1,35,35,0.70,0.3,sky130_fd_sc_hd,4,0
