
*** Running vivado
    with args -log alchitry_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source alchitry_top.tcl


****** Vivado v2024.2.2 (64-bit)
  **** SW Build 6060944 on Thu Mar 06 19:10:09 MST 2025
  **** IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
  **** SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
  **** Start of session at: Mon Apr 14 21:39:30 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source alchitry_top.tcl -notrace
Command: synth_design -top alchitry_top -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15167
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2044.031 ; gain = 393.852 ; free physical = 2754 ; free virtual = 17403
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alchitry_top' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/motor/build/vivado/motor.srcs/sources_1/imports/source/alchitry_top.sv:7]
INFO: [Synth 8-6157] synthesizing module 'edge_detector' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/motor/build/vivado/motor.srcs/sources_1/imports/source/edge_detector.sv:7]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/motor/build/vivado/motor.srcs/sources_1/imports/source/edge_detector.sv:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/motor/build/vivado/motor.srcs/sources_1/imports/source/button_conditioner.sv:7]
	Parameter CLK_FREQ bound to: 24'b100110001001011010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/motor/build/vivado/motor.srcs/sources_1/imports/source/pipeline.sv:7]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/motor/build/vivado/motor.srcs/sources_1/imports/source/pipeline.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/motor/build/vivado/motor.srcs/sources_1/imports/source/button_conditioner.sv:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/motor/build/vivado/motor.srcs/sources_1/imports/source/reset_conditioner.sv:7]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/motor/build/vivado/motor.srcs/sources_1/imports/source/reset_conditioner.sv:7]
INFO: [Synth 8-6157] synthesizing module 'motor' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/motor/build/vivado/motor.srcs/sources_1/imports/source/motor.sv:7]
INFO: [Synth 8-6157] synthesizing module 'pwm' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/motor/build/vivado/motor.srcs/sources_1/imports/source/pwm.sv:7]
	Parameter WIDTH bound to: 4'b1010 
	Parameter TOP bound to: 8'b11111010 
	Parameter DIV bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/motor/build/vivado/motor.srcs/sources_1/imports/source/counter.sv:7]
	Parameter SIZE bound to: 4'b1010 
	Parameter DIV bound to: 2'b11 
	Parameter TOP bound to: 8'b11111010 
	Parameter UP bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/motor/build/vivado/motor.srcs/sources_1/imports/source/counter.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'pwm' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/motor/build/vivado/motor.srcs/sources_1/imports/source/pwm.sv:7]
INFO: [Synth 8-226] default block is never used [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/motor/build/vivado/motor.srcs/sources_1/imports/source/motor.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'motor' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/motor/build/vivado/motor.srcs/sources_1/imports/source/motor.sv:7]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/motor/build/vivado/motor.srcs/sources_1/imports/source/uart_rx.sv:7]
	Parameter CLK_FREQ bound to: 24'b100110001001011010000000 
	Parameter BAUD bound to: 17'b11000011010100000 
INFO: [Synth 8-226] default block is never used [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/motor/build/vivado/motor.srcs/sources_1/imports/source/uart_rx.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/motor/build/vivado/motor.srcs/sources_1/imports/source/uart_rx.sv:7]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/motor/build/vivado/motor.srcs/sources_1/imports/source/uart_tx.sv:7]
	Parameter CLK_FREQ bound to: 24'b100110001001011010000000 
	Parameter BAUD bound to: 17'b11000011010100000 
INFO: [Synth 8-226] default block is never used [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/motor/build/vivado/motor.srcs/sources_1/imports/source/uart_tx.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/motor/build/vivado/motor.srcs/sources_1/imports/source/uart_tx.sv:7]
INFO: [Synth 8-6157] synthesizing module 'debugger' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/motor/build/vivado/motor.srcs/sources_1/imports/source/debugger.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'debugger' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/motor/build/vivado/motor.srcs/sources_1/imports/source/debugger.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'alchitry_top' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/motor/build/vivado/motor.srcs/sources_1/imports/source/alchitry_top.sv:7]
WARNING: [Synth 8-3917] design alchitry_top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[7] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[6] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[5] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[4] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[3] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[2] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[0] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_select[3] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_select[2] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_select[1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_select[0] driven by constant 0
WARNING: [Synth 8-7129] Port motor_speed[31] in module debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port motor_speed[30] in module debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port motor_speed[29] in module debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port motor_speed[28] in module debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port motor_speed[27] in module debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port motor_speed[26] in module debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port motor_speed[25] in module debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port motor_speed[24] in module debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port motor_speed[23] in module debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port motor_speed[22] in module debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port motor_speed[21] in module debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port motor_speed[20] in module debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port motor_speed[19] in module debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port motor_speed[18] in module debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port motor_speed[17] in module debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port motor_speed[16] in module debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port motor_speed[15] in module debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port motor_speed[14] in module debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port motor_speed[13] in module debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port motor_speed[12] in module debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port motor_speed[11] in module debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port motor_speed[10] in module debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port motor_speed[9] in module debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port motor_speed[8] in module debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port motor_speed[7] in module debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port motor_speed[6] in module debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port motor_speed[5] in module debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port motor_speed[4] in module debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port motor_speed[3] in module debugger is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2116.000 ; gain = 465.820 ; free physical = 2662 ; free virtual = 17311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2130.844 ; gain = 480.664 ; free physical = 2662 ; free virtual = 17311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2130.844 ; gain = 480.664 ; free physical = 2662 ; free virtual = 17311
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2130.844 ; gain = 0.000 ; free physical = 2662 ; free virtual = 17311
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/motor/build/constraint/alchitry.xdc]
Finished Parsing XDC File [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/motor/build/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/motor/build/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alchitry_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alchitry_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/motor/build/constraint/au_props.xdc]
Finished Parsing XDC File [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/motor/build/constraint/au_props.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2278.594 ; gain = 0.000 ; free physical = 2647 ; free virtual = 17296
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2278.594 ; gain = 0.000 ; free physical = 2647 ; free virtual = 17296
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2278.594 ; gain = 628.414 ; free physical = 2671 ; free virtual = 17323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2286.598 ; gain = 636.418 ; free physical = 2671 ; free virtual = 17323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2286.598 ; gain = 636.418 ; free physical = 2671 ; free virtual = 17323
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'D_state_q_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'D_state_q_reg' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'D_state_q_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'D_state_q_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2286.598 ; gain = 636.418 ; free physical = 2669 ; free virtual = 17322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   8 Input    8 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design alchitry_top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[7] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[6] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[5] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[4] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[3] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[2] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[0] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_select[3] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_select[2] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_select[1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_select[0] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (rx/FSM_sequential_D_state_q_reg[1]) is unused and will be removed from module alchitry_top.
WARNING: [Synth 8-3332] Sequential element (rx/FSM_sequential_D_state_q_reg[0]) is unused and will be removed from module alchitry_top.
WARNING: [Synth 8-3332] Sequential element (tx/FSM_sequential_D_state_q_reg[1]) is unused and will be removed from module alchitry_top.
WARNING: [Synth 8-3332] Sequential element (tx/FSM_sequential_D_state_q_reg[0]) is unused and will be removed from module alchitry_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2286.598 ; gain = 636.418 ; free physical = 2652 ; free virtual = 17309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2309.598 ; gain = 659.418 ; free physical = 2551 ; free virtual = 17208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2328.629 ; gain = 678.449 ; free physical = 2536 ; free virtual = 17193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2339.652 ; gain = 689.473 ; free physical = 2528 ; free virtual = 17185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2482.465 ; gain = 832.285 ; free physical = 2418 ; free virtual = 17076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2482.465 ; gain = 832.285 ; free physical = 2418 ; free virtual = 17076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2482.465 ; gain = 832.285 ; free physical = 2418 ; free virtual = 17076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2482.465 ; gain = 832.285 ; free physical = 2418 ; free virtual = 17076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2482.465 ; gain = 832.285 ; free physical = 2418 ; free virtual = 17076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2482.465 ; gain = 832.285 ; free physical = 2418 ; free virtual = 17076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     6|
|4     |LUT2   |     2|
|5     |LUT3   |     8|
|6     |LUT4   |     9|
|7     |LUT5   |     1|
|8     |LUT6   |     5|
|9     |FDRE   |    44|
|10    |FDSE   |     4|
|11    |IBUF   |     4|
|12    |OBUF   |    23|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2482.465 ; gain = 832.285 ; free physical = 2418 ; free virtual = 17076
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2482.465 ; gain = 684.535 ; free physical = 2414 ; free virtual = 17072
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2482.473 ; gain = 832.285 ; free physical = 2414 ; free virtual = 17072
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2482.473 ; gain = 0.000 ; free physical = 2414 ; free virtual = 17072
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.492 ; gain = 0.000 ; free physical = 2581 ; free virtual = 17239
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 9a68f634
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 74 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2538.492 ; gain = 888.324 ; free physical = 2581 ; free virtual = 17239
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1486.006; main = 1486.006; forked = 269.503
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3851.625; main = 2538.496; forked = 1565.023
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2562.504 ; gain = 0.000 ; free physical = 2581 ; free virtual = 17239
INFO: [Common 17-1381] The checkpoint '/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/motor/build/vivado/motor.runs/synth_1/alchitry_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file alchitry_top_utilization_synth.rpt -pb alchitry_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 14 21:39:52 2025...
