---
layout: home
author_profile: true
---

<div class="home-publications">
  
  <section class="publications">
    <h2>ðŸ“š Publications</h2>
    
    <div class="publication-year">
      <h3>2025</h3>
      <div class="publication-list">
        <p>Andrew Fan, <strong>Y. Wu</strong>, Tanvir Arafin. 
          "GPU Acceleration of the Sum-Check Protocol Over Binary Tower Fields for Verifiable Computing", 
          <em>DATE'25</em>, Verona, Italy.</p>

        <p><strong>Y. Wu</strong>, Qian Wang, Tanvir Arafin. 
          "SHAFI: Securing Hash-Based Post-Quantum Cryptography from Hardware Fault Injection Attacks", 
          <em>AsianHOST'25</em>, Nanjing, China.</p>

        <p><strong>Y. Wu</strong>, Tanvir Arafin. 
          "Energy-Efficient Acceleration of Hash-Based Post-Quantum Cryptographic Schemes on Embedded Spatial Architectures", 
          <em>PACT'25</em>, Irvine, California, USA. <strong>(27.8% acceptance rate)</strong></p>

        <p><strong>Y. Wu</strong>, Tanvir Arafin. 
          "Accelerating Torus Fully Homomorphic Encryption on Energy-Efficient Heterogeneous Architecture", 
          <em>ICCD'25</em>, Dallas, USA. <strong>(25.5% acceptance rate)</strong></p>

        <p><strong>Y. Wu</strong> and M. T. Arafin, 
          "ArKANe: Accelerating Kolmogorov-Arnold Networks on Reconfigurable Spatial Architectures", 
          <em>IEEE Embedded Systems Letters</em>, 2025. <strong>(Impact Factor 1.7)</strong></p>
      </div>
    </div>

    <div class="publication-year">
      <h3>2024</h3>
      <div class="publication-list">
        <p><strong>Y. Wu</strong> and M. T. Arafin, 
          "Ising Model Processors on a Spatial Computing Architecture", 
          <em>IEEE 67th International Midwest Symposium on Circuits and Systems (MWSCAS)</em>, 
          Springfield, MA, USA, 2024, pp. 1383-1387.</p>
      </div>
    </div>

    <div class="publication-year">
      <h3>2022</h3>
      <div class="publication-list">
        <p><strong>Y. Cao, Y. Wu</strong>, L. Qin, S. Chen, and C. H. Chang, 
          "Areas, Time and Energy Efficient Multicore Hardware Accelerator for Extended Merkle Signature Scheme", 
          <em>IEEE TCAS-I</em>, Early Access, 2022.</p>
      </div>
    </div>

    <div class="publication-year">
      <h3>2021</h3>
      <div class="publication-list">
        <p><strong>Y. Cao, Y. Wu</strong>, X. Lu, S. Chen, J. Ye, and C. H. Chang, 
          "An Efficient Full Hardware Implementation of Extended Merkle Signature Scheme", 
          <em>IEEE TCAS-I</em>, vol.69, no.2, pp. 682â€“693, Feb. 2021. 
          <strong>(Impact Factor 1.18)</strong></p>
      </div>
    </div>

    <div class="publication-year">
      <h3>2020</h3>
      <div class="publication-list">
        <p><strong>W. Zheng, Y. Wu</strong>, et al. 
          "Accelerating hybrid and compact neural networks targeting perception and control domains with coarse-grained dataflow reconfiguration", 
          <em>J. Semiconductor</em>, vol.41, no.2, 2020. 
          <strong>(Impact Factor 0.23)</strong></p>
      </div>
    </div>
  </section>

  <section class="research-interests">
    <h2>ðŸŽ¯ Research Interests</h2>
    <ul>
      <li>Hardware Acceleration</li>
      <li>Spatial Computing Architecture</li>
      <li>Post-Quantum Cryptography</li>
      <li>Side-Channel Attack</li>
      <li>Fully Homomorphic Encryption</li>
      <li>Ising Model</li>
    </ul>
  </section>

  <section class="technical-skills">
    <h2>ðŸ’» Technical Skills</h2>
    <ul>
      <li><strong>Programming:</strong> Verilog, C, Python</li>
      <li><strong>Hardware Platforms:</strong> ZYNQ, VCK190, Artix-7</li>
      <li><strong>Expertise:</strong> Hardware accelerators for cryptographic algorithms</li>
    </ul>
  </section>

</div>

<style>
body, .home-publications {
  font-family: "Times New Roman", Times, serif;
  line-height: 1.6;
  color: #222;
}

.home-publications {
  margin: 2rem 0;
}

/* Section headers */
.publications h2, .research-interests h2, .technical-skills h2 {
  margin-top: 2rem;
  color: #2c3e50;
  font-weight: bold;
  border-bottom: 1px solid #ccc;
  padding-bottom: 0.3rem;
}

/* Year titles */
.publication-year h3 {
  margin-top: 1.5rem;
  color: #2c3e50;
  font-style: italic;
}

/* Publications as plain text */
.publication-list p {
  margin-bottom: 0.8rem;
}

/* Research interests: inline list */
.research-interests ul, .technical-skills ul {
  list-style: none;
  padding: 0;
}

.research-interests li, .technical-skills li {
  margin: 0.3rem 0;
}
</style>
