/* Register definitions for pic12f1822.
 * This file was automatically generated by:
 *   inc2h.pl V4850
 *   Copyright (c) 2002, Kevin L. Pauba, All Rights Reserved
 */
#include <pic12f1822.h>

__sfr  __at (INDF0_ADDR)                   INDF0;
__sfr  __at (INDF1_ADDR)                   INDF1;
__sfr  __at (PCL_ADDR)                     PCL;
__sfr  __at (STATUS_ADDR)                  STATUS;
__sfr  __at (FSR0_ADDR)                    FSR0;
__sfr  __at (FSR0L_ADDR)                   FSR0L;
__sfr  __at (FSR0H_ADDR)                   FSR0H;
__sfr  __at (FSR1_ADDR)                    FSR1;
__sfr  __at (FSR1L_ADDR)                   FSR1L;
__sfr  __at (FSR1H_ADDR)                   FSR1H;
__sfr  __at (BSR_ADDR)                     BSR;
__sfr  __at (WREG_ADDR)                    WREG;
__sfr  __at (PCLATH_ADDR)                  PCLATH;
__sfr  __at (INTCON_ADDR)                  INTCON;
__sfr  __at (PORTA_ADDR)                   PORTA;
__sfr  __at (PIR1_ADDR)                    PIR1;
__sfr  __at (PIR2_ADDR)                    PIR2;
__sfr  __at (TMR0_ADDR)                    TMR0;
__sfr  __at (TMR1_ADDR)                    TMR1;
__sfr  __at (TMR1L_ADDR)                   TMR1L;
__sfr  __at (TMR1H_ADDR)                   TMR1H;
__sfr  __at (T1CON_ADDR)                   T1CON;
__sfr  __at (T1GCON_ADDR)                  T1GCON;
__sfr  __at (TMR2_ADDR)                    TMR2;
__sfr  __at (PR2_ADDR)                     PR2;
__sfr  __at (T2CON_ADDR)                   T2CON;
__sfr  __at (CPSCON0_ADDR)                 CPSCON0;
__sfr  __at (CPSCON1_ADDR)                 CPSCON1;
__sfr  __at (TRISA_ADDR)                   TRISA;
__sfr  __at (PIE1_ADDR)                    PIE1;
__sfr  __at (PIE2_ADDR)                    PIE2;
__sfr  __at (OPTION_REG_ADDR)              OPTION_REG;
__sfr  __at (PCON_ADDR)                    PCON;
__sfr  __at (WDTCON_ADDR)                  WDTCON;
__sfr  __at (OSCTUNE_ADDR)                 OSCTUNE;
__sfr  __at (OSCCON_ADDR)                  OSCCON;
__sfr  __at (OSCSTAT_ADDR)                 OSCSTAT;
__sfr  __at (ADRES_ADDR)                   ADRES;
__sfr  __at (ADRESL_ADDR)                  ADRESL;
__sfr  __at (ADRESH_ADDR)                  ADRESH;
__sfr  __at (ADCON0_ADDR)                  ADCON0;
__sfr  __at (ADCON1_ADDR)                  ADCON1;
__sfr  __at (LATA_ADDR)                    LATA;
__sfr  __at (CM1CON0_ADDR)                 CM1CON0;
__sfr  __at (CM1CON1_ADDR)                 CM1CON1;
__sfr  __at (CMOUT_ADDR)                   CMOUT;
__sfr  __at (BORCON_ADDR)                  BORCON;
__sfr  __at (FVRCON_ADDR)                  FVRCON;
__sfr  __at (DACCON0_ADDR)                 DACCON0;
__sfr  __at (DACCON1_ADDR)                 DACCON1;
__sfr  __at (SRCON0_ADDR)                  SRCON0;
__sfr  __at (SRCON1_ADDR)                  SRCON1;
__sfr  __at (APFCON_ADDR)                  APFCON;
__sfr  __at (APFCON0_ADDR)                 APFCON0;
__sfr  __at (ANSELA_ADDR)                  ANSELA;
__sfr  __at (EEADR_ADDR)                   EEADR;
__sfr  __at (EEADRL_ADDR)                  EEADRL;
__sfr  __at (EEADRH_ADDR)                  EEADRH;
__sfr  __at (EEDAT_ADDR)                   EEDAT;
__sfr  __at (EEDATL_ADDR)                  EEDATL;
__sfr  __at (EEDATH_ADDR)                  EEDATH;
__sfr  __at (EECON1_ADDR)                  EECON1;
__sfr  __at (EECON2_ADDR)                  EECON2;
__sfr  __at (RCREG_ADDR)                   RCREG;
__sfr  __at (TXREG_ADDR)                   TXREG;
__sfr  __at (SPBRG_ADDR)                   SPBRG;
__sfr  __at (SPBRGL_ADDR)                  SPBRGL;
__sfr  __at (SPBRGH_ADDR)                  SPBRGH;
__sfr  __at (RCSTA_ADDR)                   RCSTA;
__sfr  __at (TXSTA_ADDR)                   TXSTA;
__sfr  __at (BAUDCON_ADDR)                 BAUDCON;
__sfr  __at (WPUA_ADDR)                    WPUA;
__sfr  __at (SSP1BUF_ADDR)                 SSP1BUF;
__sfr  __at (SSPBUF_ADDR)                  SSPBUF;
__sfr  __at (SSP1ADD_ADDR)                 SSP1ADD;
__sfr  __at (SSPADD_ADDR)                  SSPADD;
__sfr  __at (SSP1MSK_ADDR)                 SSP1MSK;
__sfr  __at (SSPMSK_ADDR)                  SSPMSK;
__sfr  __at (SSP1STAT_ADDR)                SSP1STAT;
__sfr  __at (SSPSTAT_ADDR)                 SSPSTAT;
__sfr  __at (SSP1CON1_ADDR)                SSP1CON1;
__sfr  __at (SSPCON_ADDR)                  SSPCON;
__sfr  __at (SSPCON1_ADDR)                 SSPCON1;
__sfr  __at (SSP1CON2_ADDR)                SSP1CON2;
__sfr  __at (SSPCON2_ADDR)                 SSPCON2;
__sfr  __at (SSP1CON3_ADDR)                SSP1CON3;
__sfr  __at (SSPCON3_ADDR)                 SSPCON3;
__sfr  __at (CCPR1L_ADDR)                  CCPR1L;
__sfr  __at (CCPR1H_ADDR)                  CCPR1H;
__sfr  __at (CCP1CON_ADDR)                 CCP1CON;
__sfr  __at (PWM1CON_ADDR)                 PWM1CON;
__sfr  __at (CCP1AS_ADDR)                  CCP1AS;
__sfr  __at (ECCP1AS_ADDR)                 ECCP1AS;
__sfr  __at (PSTR1CON_ADDR)                PSTR1CON;
__sfr  __at (IOCAP_ADDR)                   IOCAP;
__sfr  __at (IOCAN_ADDR)                   IOCAN;
__sfr  __at (IOCAF_ADDR)                   IOCAF;
__sfr  __at (CLKRCON_ADDR)                 CLKRCON;
__sfr  __at (MDCON_ADDR)                   MDCON;
__sfr  __at (MDSRC_ADDR)                   MDSRC;
__sfr  __at (MDCARL_ADDR)                  MDCARL;
__sfr  __at (MDCARH_ADDR)                  MDCARH;
__sfr  __at (STATUS_SHAD_ADDR)             STATUS_SHAD;
__sfr  __at (WREG_SHAD_ADDR)               WREG_SHAD;
__sfr  __at (BSR_SHAD_ADDR)                BSR_SHAD;
__sfr  __at (PCLATH_SHAD_ADDR)             PCLATH_SHAD;
__sfr  __at (FSR0L_SHAD_ADDR)              FSR0L_SHAD;
__sfr  __at (FSR0H_SHAD_ADDR)              FSR0H_SHAD;
__sfr  __at (FSR1L_SHAD_ADDR)              FSR1L_SHAD;
__sfr  __at (FSR1H_SHAD_ADDR)              FSR1H_SHAD;
__sfr  __at (STKPTR_ADDR)                  STKPTR;
__sfr  __at (TOSL_ADDR)                    TOSL;
__sfr  __at (TOSH_ADDR)                    TOSH;

// 
// bitfield definitions
// 
volatile __ADCON0_bits_t __at(ADCON0_ADDR) ADCON0_bits;
volatile __ADCON1_bits_t __at(ADCON1_ADDR) ADCON1_bits;
volatile __ANSELA_bits_t __at(ANSELA_ADDR) ANSELA_bits;
volatile __APFCON_bits_t __at(APFCON_ADDR) APFCON_bits;
volatile __APFCON0_bits_t __at(APFCON0_ADDR) APFCON0_bits;
volatile __BAUDCON_bits_t __at(BAUDCON_ADDR) BAUDCON_bits;
volatile __BORCON_bits_t __at(BORCON_ADDR) BORCON_bits;
volatile __BSR_bits_t __at(BSR_ADDR) BSR_bits;
volatile __CCP1AS_bits_t __at(CCP1AS_ADDR) CCP1AS_bits;
volatile __CCP1CON_bits_t __at(CCP1CON_ADDR) CCP1CON_bits;
volatile __CLKRCON_bits_t __at(CLKRCON_ADDR) CLKRCON_bits;
volatile __CM1CON0_bits_t __at(CM1CON0_ADDR) CM1CON0_bits;
volatile __CM1CON1_bits_t __at(CM1CON1_ADDR) CM1CON1_bits;
volatile __CMOUT_bits_t __at(CMOUT_ADDR) CMOUT_bits;
volatile __CPSCON0_bits_t __at(CPSCON0_ADDR) CPSCON0_bits;
volatile __CPSCON1_bits_t __at(CPSCON1_ADDR) CPSCON1_bits;
volatile __DACCON0_bits_t __at(DACCON0_ADDR) DACCON0_bits;
volatile __DACCON1_bits_t __at(DACCON1_ADDR) DACCON1_bits;
volatile __ECCP1AS_bits_t __at(ECCP1AS_ADDR) ECCP1AS_bits;
volatile __EECON1_bits_t __at(EECON1_ADDR) EECON1_bits;
volatile __FVRCON_bits_t __at(FVRCON_ADDR) FVRCON_bits;
volatile __INTCON_bits_t __at(INTCON_ADDR) INTCON_bits;
volatile __IOCAF_bits_t __at(IOCAF_ADDR) IOCAF_bits;
volatile __IOCAN_bits_t __at(IOCAN_ADDR) IOCAN_bits;
volatile __IOCAP_bits_t __at(IOCAP_ADDR) IOCAP_bits;
volatile __LATA_bits_t __at(LATA_ADDR) LATA_bits;
volatile __MDCARH_bits_t __at(MDCARH_ADDR) MDCARH_bits;
volatile __MDCARL_bits_t __at(MDCARL_ADDR) MDCARL_bits;
volatile __MDCON_bits_t __at(MDCON_ADDR) MDCON_bits;
volatile __MDSRC_bits_t __at(MDSRC_ADDR) MDSRC_bits;
volatile __OPTION_REG_bits_t __at(OPTION_REG_ADDR) OPTION_REG_bits;
volatile __OSCCON_bits_t __at(OSCCON_ADDR) OSCCON_bits;
volatile __OSCSTAT_bits_t __at(OSCSTAT_ADDR) OSCSTAT_bits;
volatile __OSCTUNE_bits_t __at(OSCTUNE_ADDR) OSCTUNE_bits;
volatile __PCON_bits_t __at(PCON_ADDR) PCON_bits;
volatile __PIE1_bits_t __at(PIE1_ADDR) PIE1_bits;
volatile __PIE2_bits_t __at(PIE2_ADDR) PIE2_bits;
volatile __PIR1_bits_t __at(PIR1_ADDR) PIR1_bits;
volatile __PIR2_bits_t __at(PIR2_ADDR) PIR2_bits;
volatile __PORTA_bits_t __at(PORTA_ADDR) PORTA_bits;
volatile __PSTR1CON_bits_t __at(PSTR1CON_ADDR) PSTR1CON_bits;
volatile __PWM1CON_bits_t __at(PWM1CON_ADDR) PWM1CON_bits;
volatile __RCSTA_bits_t __at(RCSTA_ADDR) RCSTA_bits;
volatile __SRCON0_bits_t __at(SRCON0_ADDR) SRCON0_bits;
volatile __SRCON1_bits_t __at(SRCON1_ADDR) SRCON1_bits;
volatile __SSP1CON1_bits_t __at(SSP1CON1_ADDR) SSP1CON1_bits;
volatile __SSP1CON2_bits_t __at(SSP1CON2_ADDR) SSP1CON2_bits;
volatile __SSP1CON3_bits_t __at(SSP1CON3_ADDR) SSP1CON3_bits;
volatile __SSP1STAT_bits_t __at(SSP1STAT_ADDR) SSP1STAT_bits;
volatile __SSPCON_bits_t __at(SSPCON_ADDR) SSPCON_bits;
volatile __SSPCON1_bits_t __at(SSPCON1_ADDR) SSPCON1_bits;
volatile __SSPCON2_bits_t __at(SSPCON2_ADDR) SSPCON2_bits;
volatile __SSPCON3_bits_t __at(SSPCON3_ADDR) SSPCON3_bits;
volatile __SSPSTAT_bits_t __at(SSPSTAT_ADDR) SSPSTAT_bits;
volatile __STATUS_bits_t __at(STATUS_ADDR) STATUS_bits;
volatile __STATUS_SHAD_bits_t __at(STATUS_SHAD_ADDR) STATUS_SHAD_bits;
volatile __T1CON_bits_t __at(T1CON_ADDR) T1CON_bits;
volatile __T1GCON_bits_t __at(T1GCON_ADDR) T1GCON_bits;
volatile __T2CON_bits_t __at(T2CON_ADDR) T2CON_bits;
volatile __TRISA_bits_t __at(TRISA_ADDR) TRISA_bits;
volatile __TXSTA_bits_t __at(TXSTA_ADDR) TXSTA_bits;
volatile __WDTCON_bits_t __at(WDTCON_ADDR) WDTCON_bits;
volatile __WPUA_bits_t __at(WPUA_ADDR) WPUA_bits;

