// Seed: 2484931215
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  assign module_1.id_1 = 0;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_5;
  logic id_6;
endmodule
module module_1 #(
    parameter id_1  = 32'd11,
    parameter id_10 = 32'd99,
    parameter id_12 = 32'd84,
    parameter id_4  = 32'd11,
    parameter id_9  = 32'd14
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    _id_10,
    id_11,
    _id_12,
    id_13,
    id_14
);
  input wire id_14;
  module_0 modCall_1 (
      id_2,
      id_13,
      id_13,
      id_11
  );
  inout wire id_13;
  input wire _id_12;
  output wire id_11;
  input wire _id_10;
  inout wire _id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire _id_4;
  inout wire id_3;
  output wire id_2;
  output wire _id_1;
  logic [1 'b0 : id_12] id_15;
  ;
  uwire [id_9  >  id_10  +  id_4 : id_10] id_16 = -1;
  wire id_17;
  logic [1 : id_1] id_18;
  localparam id_19 = 1'b0;
  wire id_20 = id_20;
endmodule
