<stg><name>memRead</name>


<trans_list>

<trans id="83" from="1" to="2">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="2" to="3">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1">
<![CDATA[
entry:6  %memRdState_load = load i1* @memRdState, align 1

]]></Node>
<StgValue><ssdm name="memRdState_load"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:7  br i1 %memRdState_load, label %5, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i64P(i64* @cc2memReadMd_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %1, label %._crit_edge1.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="130" op_2_bw="32">
<![CDATA[
:0  %tmp_29 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i130P(i130* @cc2memRead_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp27 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @cc2memReadMd_V)

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="64">
<![CDATA[
:1  %tmp_operation_V = trunc i64 %tmp27 to i8

]]></Node>
<StgValue><ssdm name="tmp_operation_V"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_keyLength_V = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp27, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_keyLength_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="130" op_0_bw="130" op_1_bw="130">
<![CDATA[
:3  %tmp_1 = call i130 @_ssdm_op_Read.ap_fifo.volatile.i130P(i130* @cc2memRead_V)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="128" op_0_bw="130">
<![CDATA[
:4  %p_Val2_s = trunc i130 %tmp_1 to i128

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="130" op_2_bw="32">
<![CDATA[
:5  %tmp_EOP_V_4 = call i1 @_ssdm_op_BitSelect.i1.i130.i32(i130 %tmp_1, i32 129)

]]></Node>
<StgValue><ssdm name="tmp_EOP_V_4"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %tmp_i = icmp eq i8 %tmp_operation_V, 8

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_i, label %._crit_edge3.i_ifconv, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_30 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp27, i32 44, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
:3  %r_V = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_30, i4 0)

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %tmp_128_i = icmp ugt i8 %tmp_keyLength_V, %r_V

]]></Node>
<StgValue><ssdm name="tmp_128_i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge3.i_ifconv:0  %tmp_129_i = icmp ult i8 %tmp_keyLength_V, 17

]]></Node>
<StgValue><ssdm name="tmp_129_i"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge3.i_ifconv:1  %tmp_31 = call i5 @_ssdm_op_PartSelect.i5.i64.i32.i32(i64 %tmp27, i32 40, i32 44)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
._crit_edge3.i_ifconv:2  %tmp_131_i = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_31, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_131_i"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge3.i_ifconv:3  %tmp_336 = sub i8 -128, %tmp_131_i

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="128" op_0_bw="8">
<![CDATA[
._crit_edge3.i_ifconv:4  %tmp_337 = zext i8 %tmp_336 to i128

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
._crit_edge3.i_ifconv:5  %tmp_338 = lshr i128 -1, %tmp_337

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
._crit_edge3.i_ifconv:6  %p_Result_s = and i128 %p_Val2_s, %tmp_338

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge3.i_ifconv:7  %tmp_340 = sub i8 -128, %tmp_131_i

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="128" op_0_bw="8">
<![CDATA[
._crit_edge3.i_ifconv:8  %tmp_341 = zext i8 %tmp_340 to i128

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
._crit_edge3.i_ifconv:9  %tmp_342 = lshr i128 -1, %tmp_341

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
._crit_edge3.i_ifconv:10  %p_Result_23 = and i128 %p_Result_s, %tmp_342

]]></Node>
<StgValue><ssdm name="p_Result_23"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge3.i_ifconv:11  %tmp_data_V = select i1 %tmp_129_i, i128 %p_Result_23, i128 %p_Val2_s

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="2" op_1_bw="130" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge3.i_ifconv:12  %tmp_43_i = call i2 @_ssdm_op_PartSelect.i2.i130.i32.i32(i130 %tmp_1, i32 128, i32 129)

]]></Node>
<StgValue><ssdm name="tmp_43_i"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3.i_ifconv:16  br i1 %tmp_EOP_V_4, label %._crit_edge5.i, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
<literal name="tmp_EOP_V_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 true, i1* @memRdState, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="memRdState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="130" op_0_bw="130" op_1_bw="130">
<![CDATA[
:0  %tmp_5 = call i130 @_ssdm_op_Read.ap_fifo.volatile.i130P(i130* @cc2memRead_V)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="memRdState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="130" op_2_bw="32">
<![CDATA[
:1  %tmp_EOP_V = call i1 @_ssdm_op_BitSelect.i1.i130.i32(i130 %tmp_5, i32 129)

]]></Node>
<StgValue><ssdm name="tmp_EOP_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="memRdState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_EOP_V, label %6, label %._crit_edge6.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="memRdState_load" val="1"/>
<literal name="tmp_EOP_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 false, i1* @memRdState, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_29, label %2, label %._crit_edge1.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_i = call i7 @_ssdm_op_PartSelect.i7.i64.i32.i32(i64 %tmp27, i32 8, i32 14)

]]></Node>
<StgValue><ssdm name="p_Result_i"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="4">
<![CDATA[
:2  %memData_count_V_cast = zext i4 %tmp_30 to i5

]]></Node>
<StgValue><ssdm name="memData_count_V_cast"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
:5  %p_0184_1_0_v_cast_i_c = select i1 %tmp_128_i, i5 2, i5 1

]]></Node>
<StgValue><ssdm name="p_0184_1_0_v_cast_i_c"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %memData_count_V = add i5 %p_0184_1_0_v_cast_i_c, %memData_count_V_cast

]]></Node>
<StgValue><ssdm name="memData_count_V"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="37" op_0_bw="37" op_1_bw="5" op_2_bw="22" op_3_bw="7" op_4_bw="3">
<![CDATA[
:7  %tmp_s = call i37 @_ssdm_op_BitConcatenate.i37.i5.i22.i7.i3(i5 %memData_count_V, i22 0, i7 %p_Result_i, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="40" op_0_bw="37">
<![CDATA[
:8  %tmp_2 = zext i37 %tmp_s to i40

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40">
<![CDATA[
:9  call void @_ssdm_op_Write.axis.volatile.i40P(i40* %memRdCtrl_V, i40 %tmp_2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="130" op_0_bw="130" op_1_bw="2" op_2_bw="128">
<![CDATA[
._crit_edge3.i_ifconv:13  %tmp_3 = call i130 @_ssdm_op_BitConcatenate.i130.i2.i128(i2 %tmp_43_i, i128 %tmp_data_V)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="130" op_2_bw="130">
<![CDATA[
._crit_edge3.i_ifconv:14  call void @_ssdm_op_Write.ap_fifo.volatile.i130P(i130* @memRd2comp_V, i130 %tmp_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge3.i_ifconv:15  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @memRd2compMd_V, i64 %tmp27)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="memRdState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="130" op_2_bw="130">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_fifo.volatile.i130P(i130* @memRd2comp_V, i130 %tmp_5)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="130" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i130* @cc2memRead_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1231, i32 0, i32 0, [1 x i8]* @p_str1232, [1 x i8]* @p_str1233, [1 x i8]* @p_str1234, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1235, [1 x i8]* @p_str1236)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i64* @cc2memReadMd_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1224, i32 0, i32 0, [1 x i8]* @p_str1225, [1 x i8]* @p_str1226, [1 x i8]* @p_str1227, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1228, [1 x i8]* @p_str1229)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="130" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i130* @memRd2comp_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1049, i32 0, i32 0, [1 x i8]* @p_str1050, [1 x i8]* @p_str1051, [1 x i8]* @p_str1052, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1053, [1 x i8]* @p_str1054)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecInterface(i64* @memRd2compMd_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1042, i32 0, i32 0, [1 x i8]* @p_str1043, [1 x i8]* @p_str1044, [1 x i8]* @p_str1045, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1046, [1 x i8]* @p_str1047)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecInterface(i40* %memRdCtrl_V, [5 x i8]* @p_str324, i32 1, i32 1, [5 x i8]* @p_str425, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122, [1 x i8]* @p_str122, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:5  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str43) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40">
<![CDATA[
:9  call void @_ssdm_op_Write.axis.volatile.i40P(i40* %memRdCtrl_V, i40 %tmp_2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge3.i_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
<literal name="tmp_EOP_V_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge5.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge5.i:0  br label %._crit_edge1.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="memRdState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1.i:0  br label %memRead.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="memRdState_load" val="1"/>
<literal name="tmp_EOP_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge6.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="memRdState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6.i:0  br label %memRead.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0">
<![CDATA[
memRead.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
