 SPI       | Name                               | R/W   | ACACIA    | ACACIA    | SPI     | HELP
 Address   |                                    |       | Address   | Mask      | Mask    |
-----------+------------------------------------+-------+-----------+-----------+---------+-----------------------------------------------------------------------------------------
 0x0000    | BEAMTABLE[0000][0]                 | rw    | 0x0020    | [12:0]    | [12:0]  | Beam Set 0 Phase and amplitude for CH 0
 0x0001    | BEAMTABLE[0000][1]                 | rw    | 0x0020    | [28:16]   | [12:0]  | Beam Set 0 Phase and amplitude for CH 1
 0x0002    | BEAMTABLE[0000][2]                 | rw    | 0x0020    | [44:32]   | [12:0]  | Beam Set 0 Phase and amplitude for CH 2
 0x0003    | BEAMTABLE[0000][3]                 | rw    | 0x0020    | [60:48]   | [12:0]  | Beam Set 0 Phase and amplitude for CH 3
 0x0004    | BEAMTABLE[0001][0]                 | rw    | 0x0021    | [12:0]    | [12:0]  | Beam Set 1 Phase and amplitude for CH 0
 0x0005    | BEAMTABLE[0001][1]                 | rw    | 0x0021    | [28:16]   | [12:0]  | Beam Set 1 Phase and amplitude for CH 1
 0x0006    | BEAMTABLE[0001][2]                 | rw    | 0x0021    | [44:32]   | [12:0]  | Beam Set 1 Phase and amplitude for CH 2
 0x0007    | BEAMTABLE[0001][3]                 | rw    | 0x0021    | [60:48]   | [12:0]  | Beam Set 1 Phase and amplitude for CH 3
           | ... (8180 Registers Omitted) ...   |       |           |           |         |
 0x1FFC    | BEAMTABLE[2047][0]                 | rw    | 0x081F    | [12:0]    | [12:0]  | Beam Set 2047 Phase and amplitude for CH 0
 0x1FFD    | BEAMTABLE[2047][1]                 | rw    | 0x081F    | [28:16]   | [12:0]  | Beam Set 2047 Phase and amplitude for CH 1
 0x1FFE    | BEAMTABLE[2047][2]                 | rw    | 0x081F    | [44:32]   | [12:0]  | Beam Set 2047 Phase and amplitude for CH 2
 0x1FFF    | BEAMTABLE[2047][3]                 | rw    | 0x081F    | [60:48]   | [12:0]  | Beam Set 2047 Phase and amplitude for CH 3
 0x2000    | QTRSM_DBG_T/R override Q1          | r     | N/A       | N/A       | [16:0]  | Readback of TR state machine control registers local to Quad block
 0x2001    | QTRSM_DBG_T/R override Q2          | r     | N/A       | N/A       | [16:0]  |
 0x2002    | QTRSM_DBG_T/R override Q3          | r     | N/A       | N/A       | [16:0]  |
 0x2003    | QTRSM_DBG_T/R override Q4          | r     | N/A       | N/A       | [16:0]  |
 0x2004    | QTRSM_DBG_RX2TX counter Q1         | r     | N/A       | N/A       | [16:0]  |
 0x2005    | QTRSM_DBG_RX2TX counter Q2         | r     | N/A       | N/A       | [16:0]  |
 0x2006    | QTRSM_DBG_RX2TX counter Q3         | r     | N/A       | N/A       | [16:0]  |
 0x2007    | QTRSM_DBG_RX2TX counter Q4         | r     | N/A       | N/A       | [16:0]  |
 0x2008    | QTRSM_DBG_TX2RX counter Q1         | r     | N/A       | N/A       | [16:0]  |
 0x2009    | QTRSM_DBG_TX2RX counter Q2         | r     | N/A       | N/A       | [16:0]  |
 0x200A    | QTRSM_DBG_TX2RX counter Q3         | r     | N/A       | N/A       | [16:0]  |
 0x200B    | QTRSM_DBG_TX2RX counter Q4         | r     | N/A       | N/A       | [16:0]  |
 0x200C    | QTRSM_DBG_power down Q1            | r     | N/A       | N/A       | [16:0]  |
 0x200D    | QTRSM_DBG_power down Q2            | r     | N/A       | N/A       | [16:0]  |
 0x200E    | QTRSM_DBG_power down Q3            | r     | N/A       | N/A       | [16:0]  |
 0x200F    | QTRSM_DBG_power down Q4            | r     | N/A       | N/A       | [16:0]  |
 0x2010    | QTRSM_DBG_TR state Q1              | r     | N/A       | N/A       | [16:0]  |
 0x2011    | QTRSM_DBG_TR state Q2              | r     | N/A       | N/A       | [16:0]  |
 0x2012    | QTRSM_DBG_TR state Q3              | r     | N/A       | N/A       | [16:0]  |
 0x2013    | QTRSM_DBG_TR state Q4              | r     | N/A       | N/A       | [16:0]  |
 0x2014    | QBI_DBG_HTX index Q1               | r     | N/A       | N/A       | [16:0]  | Readback of beam table index pointers local to each Quad
 0x2015    | QBI_DBG_HTX index Q2               | r     | N/A       | N/A       | [16:0]  |
 0x2016    | QBI_DBG_HTX index Q3               | r     | N/A       | N/A       | [16:0]  |
 0x2017    | QBI_DBG_HTX index Q4               | r     | N/A       | N/A       | [16:0]  |
 0x2018    | QBI_DBG_VTX index Q1               | r     | N/A       | N/A       | [16:0]  |
 0x2019    | QBI_DBG_VTX index Q2               | r     | N/A       | N/A       | [16:0]  |
 0x201A    | QBI_DBG_VTX index Q3               | r     | N/A       | N/A       | [16:0]  |
 0x201B    | QBI_DBG_VTX index Q4               | r     | N/A       | N/A       | [16:0]  |
 0x201C    | QBI_DBG_HRX index Q1               | r     | N/A       | N/A       | [16:0]  |
 0x201D    | QBI_DBG_HRX index Q2               | r     | N/A       | N/A       | [16:0]  |
 0x201E    | QBI_DBG_HRX index Q3               | r     | N/A       | N/A       | [16:0]  |
 0x201F    | QBI_DBG_HRX index Q4               | r     | N/A       | N/A       | [16:0]  |
 0x2020    | QBI_DBG_VRX index Q1               | r     | N/A       | N/A       | [16:0]  |
 0x2021    | QBI_DBG_VRX index Q2               | r     | N/A       | N/A       | [16:0]  |
 0x2022    | QBI_DBG_VRX index Q3               | r     | N/A       | N/A       | [16:0]  |
 0x2023    | QBI_DBG_VRX index Q4               | r     | N/A       | N/A       | [16:0]  |
 0x2024    | TRSW_RX2TX CNTR1                   | rw    | 0x0822    | [5:0]     | [5:0]   | CNTR1[0:4] – RX power down to RX switch off
 0x2024    | TRSW_TR ovderride                  | rw    | 0x0820    | [12:0]    | [12:0]  | 0: H-pol override enable
           |                                    |       |           |           |         | 1: H-pol RX power state
           |                                    |       |           |           |         | 2: H-pol RX switch state
           |                                    |       |           |           |         | 3: H-pol TX power state
           |                                    |       |           |           |         | 4: H-pol TX switch state
           |                                    |       |           |           |         | 5-7: don’t care
           |                                    |       |           |           |         | 8: V-pol override enable
           |                                    |       |           |           |         | 9: V-pol RX power state
           |                                    |       |           |           |         | 10: V-pol RX switch state
           |                                    |       |           |           |         | 11: V-pol TX power state
           |                                    |       |           |           |         | 12: V-pol TX switch state
           |                                    |       |           |           |         | 13-15: don’t care
 0x2025    | TRSW_RX2TX Counters                | rw    | 0x0821    | [15:0]    | [15:0]  | Counters for TR state machine RX to TX transitions
           |                                    |       |           |           |         | CNTR1[0:4] – RX power down to RX switch off
           |                                    |       |           |           |         | CNTR2[5:9] – RX switch off to TX switch on
           |                                    |       |           |           |         | CNTR3[10:14] – TX switch on to TX power on
 0x2025    | TRSW_RX2TX_CNTR2                   | rw    | 0x0822    | [10:5]    | [10:5]  | CNTR2[5:9] – RX switch off to TX switch on
 0x2026    | TRSW_RX2TX_CNTR3                   | rw    | 0x0822    | [15:10]   | [15:10] | CNTR6[10:14] – RX switch on to RX power on
 0x2027    | TRSW_Enable Quad 1                 | rw    | 0x0823    | [16:0]    | [16:0]  | Amplifier and Switch Enables
           |                                    |       |           |           |         | 0,1: H-pol RX Amp enables
           |                                    |       |           |           |         | 2,3: H-pol TX Amp enables
           |                                    |       |           |           |         | 4: H-pol RX switch enable
           |                                    |       |           |           |         | 5,6: H-pol TX switch enables
           |                                    |       |           |           |         | 7: don’t care
           |                                    |       |           |           |         | 8,9: V-pol RX Amp enables
           |                                    |       |           |           |         | 10,11: V-pol TX Amp enables
           |                                    |       |           |           |         | 12: V-pol RX switch enable
           |                                    |       |           |           |         | 13,14: V-pol TX switch enables
           |                                    |       |           |           |         | 15: don’t care
 0x2028    | TRSW_Enable Quad 2                 | rw    | 0x0823    | [32:16]   | [16:0]  |
 0x2029    | TRSW_Enable Quad 3                 | rw    | 0x0823    | [48:32]   | [16:0]  |
 0x202A    | TRSW_Enable Quad 4                 | rw    | 0x0823    | [64:48]   | [16:0]  |
 0x202B    | TRSW_Enable Common                 | rw    | 0x0824    | [16:0]    | [16:0]  | Amplifier and Switch Enables
           |                                    |       |           |           |         | 0: H-pol Common RX Amp enable
           |                                    |       |           |           |         | 1: H-pol Common TX Amp enable
           |                                    |       |           |           |         | 2,3: H-pol Common RX switch enables
           |                                    |       |           |           |         | 4,5: H-pol Common TX switch enables
           |                                    |       |           |           |         | 6,7: don’t care
           |                                    |       |           |           |         | 8: V-pol Common RX Amp enable
           |                                    |       |           |           |         | 9: V-pol Common TX Amp enable
           |                                    |       |           |           |         | 10,11: V-pol Common RX switch enables
           |                                    |       |           |           |         | 12,13: V-pol Common TX switch enables
           |                                    |       |           |           |         | 14: txResOn_1
           |                                    |       |           |           |         | 15: txResOn_2
 0x202C    | TRSW_TR State                      | r     | 0x0825    | [16:0]    | [16:0]  | Readback of current T/R state machine
 0x202D    | H pol Common Gain TX               | rw    | 0x0826    | [12:0]    | [12:0]  | 12-bit variable gain setting for TX path
           |                                    |       |           |           |         | [0:11] – H-pol
 0x202E    | V pol Common Gain RX               | rw    | 0x0826    | [28:16]   | [12:0]  | 12-bit variable gain setting for TX path
           |                                    |       |           |           |         | [0:11] – V-pol
 0x202F    | Temp Cal                           | rw    | 0x0828    | [16:0]    | [16:0]  | Slope and offset calibration for Temp Sensor
           |                                    |       |           |           |         | [1:3] temp sensor offset cal
           |                                    |       |           |           |         | [4:7] temp sensor slope cal
           |                                    |       |           |           |         | [8] temp sensor core enable
           |                                    |       |           |           |         | [9] temp sensor band gap enable
           |                                    |       |           |           |         | [10:12] rxTrimRes_1
           |                                    |       |           |           |         | [13:15] rxTrimRes_2
 0x2030    | PD control CH0                     | rw    | 0x0829    | [9:0]     | [9:0]   | 0: PD CH0 H-pol core enable
           |                                    |       |           |           |         | 1: PD CH0 H-pol bandgap enable
           |                                    |       |           |           |         | 2: PD CH0 V-pol core enable
           |                                    |       |           |           |         | 3: PD CH0 V-pol bandgap enable
           |                                    |       |           |           |         | [4:5] PD CH0 H-pol gain
           |                                    |       |           |           |         | [6:7] PD CH0 V-pol gain
 0x2031    | PD control CH1                     | rw    | 0x0829    | [25:16]   | [9:0]   |
 0x2032    | PD control CH2                     | rw    | 0x0829    | [41:32]   | [9:0]   |
 0x2033    | PD control CH3                     | rw    | 0x0829    | [57:48]   | [9:0]   |
 0x2034    | Status Bits                        | r     | 0x082A    | [5:0]     | [5:0]   | 0: soft_reset in progress
           |                                    |       |           |           |         | [1:4] reserved
 0x2035    | ADC_DIV                            | rw    | 0x082B    | [4:0]     | [4:0]   | 4 – bit clock divider selection, 2^N
           |                                    |       |           |           |         | 0000 = 1
           |                                    |       |           |           |         | 0001 = 2 (recommended value)
           |                                    |       |           |           |         | 0010 = 4
           |                                    |       |           |           |         | 0011 = 8
           |                                    |       |           |           |         | 0100 = 16
           |                                    |       |           |           |         | 0101 = 32
           |                                    |       |           |           |         | 0110 = 64
           |                                    |       |           |           |         | 0111 = 128
           |                                    |       |           |           |         | 1000 = 256
 0x2036    | ADC_MASK                           | rw    | 0x082C    | [9:0]     | [9:0]   | [0:8] 8 bit mask for ADCs to start
           |                                    |       |           |           |         | [9] ADC reset polarity 0 = active low, 1 = active high
 0x2037    | Temp_ADC                           | rw    | 0x082D    | [9:0]     | [9:0]   | 8-bit value from ADC 8 (temp sensor)
 0x2038    | PD_ADC_H0                          | rw    | 0x082E    | [9:0]     | [9:0]   | 8-bit value from ADC 0 (PD CH0 H-pol)
 0x2039    | PD_ADC_H1                          | rw    | 0x082E    | [25:16]   | [9:0]   |
 0x203A    | PD_ADC_H2                          | rw    | 0x082E    | [41:32]   | [9:0]   |
 0x203B    | PD_ADC_H3                          | rw    | 0x082E    | [57:48]   | [9:0]   |
 0x203C    | PD_ADC_V0                          | rw    | 0x082E    | [73:64]   | [9:0]   |
 0x203D    | PD_ADC_V1                          | rw    | 0x082E    | [89:80]   | [9:0]   |
 0x203E    | PD_ADC_V2                          | rw    | 0x082E    | [105:96]  | [9:0]   |
 0x203F    | PD_ADC_V3                          | rw    | 0x082E    | [121:112] | [9:0]   |
 0x2040    | ADC_Debug                          | rw    | N/A       | N/A       | [16:0]  | Reserved
 0x2048    | Bias RX H0 LNA2, Rx H0 Rxamp       | rw    | 0x0831    | [14:0]    | [14:0]  |
 0x2049    | Bias RX H1 LNA2, RX H1 Rxamp       | rw    | 0x0831    | [30:16]   | [14:0]  |
 0x204A    | Bias RX H2 LNA2, Rx H2 Rxamp       | rw    | 0x0831    | [46:32]   | [14:0]  |
 0x204B    | Bias RX H3 LNA2, RX H3 Rxamp       | rw    | 0x0831    | [62:48]   | [14:0]  |
 0x204C    | Bias Rx V0 Rxamp, RX H0 LNA1       | rw    | 0x0831    | [78:64]   | [14:0]  |
 0x204D    | Bias RX V1 Rxamp, RX H1 LNA1       | rw    | 0x0831    | [94:80]   | [14:0]  |
 0x204E    | Bias Rx V2 Rxamp, RX H2 LNA1       | rw    | 0x0831    | [110:96]  | [14:0]  |
 0x204F    | Bias RX V3 Rxamp, RX H3 LNA1       | rw    | 0x0831    | [126:112] | [14:0]  |
 0x2050    | Bias RX V0 LNA1, RX V0 LNA2        | rw    | 0x0832    | [14:0]    | [14:0]  |
 0x2051    | Bias RX V1 LNA1, RX V1 LNA2        | rw    | 0x0832    | [30:16]   | [14:0]  |
 0x2052    | Bias RX V2 LNA1, RX V2 LNA2        | rw    | 0x0832    | [46:32]   | [14:0]  |
 0x2053    | Bias RX V3 LNA1, RX V3 LNA2        | rw    | 0x0832    | [62:48]   | [14:0]  |
 0x2054    | Bias TX H0 PA Main, TX H0 Txamp    | rw    | 0x0832    | [78:64]   | [14:0]  |
 0x2055    | Bias TX H1 PA Main, TX H1 Txamp    | rw    | 0x0832    | [94:80]   | [14:0]  |
 0x2056    | Bias TX H2 PA Main, TX H2 Txamp    | rw    | 0x0832    | [110:96]  | [14:0]  |
 0x2057    | Bias TX H3 PA Main, TX H3 Txamp    | rw    | 0x0832    | [126:112] | [14:0]  |
 0x2058    | Bias TX V0 Txamp, TX H0 PA Drv     | rw    | 0x0833    | [14:0]    | [14:0]  |
 0x2059    | Bias TX V1 Txamp, TX H1 PA Drv     | rw    | 0x0833    | [30:16]   | [14:0]  |
 0x205A    | Bias TX V2 Txamp, TX H2 PA Drv     | rw    | 0x0833    | [46:32]   | [14:0]  |
 0x205B    | Bias TX V3 Txamp, TX H3 PA Drv     | rw    | 0x0833    | [62:48]   | [14:0]  |
 0x205C    | Bias TX V0 PA Drv, TX V0 PA Main   | rw    | 0x0833    | [78:64]   | [14:0]  |
 0x205D    | Bias TX V1 PA Drv, TX V1 PA Main   | rw    | 0x0833    | [94:80]   | [14:0]  |
 0x205E    | Bias TX V2 PA Drv, TX V2 PA Main   | rw    | 0x0833    | [110:96]  | [14:0]  |
 0x205F    | Bias TX V3 PA Drv, TX V3 PA Main   | rw    | 0x0833    | [126:112] | [14:0]  |
 0x2060    | Beam Calibration RX H Q1           | rw    | 0x041A    | [11:0]    | [11:0]  | Quad1 Beam Calibration
           |                                    |       |           |           |         | [8:10]: Hatten_call_RX
           |                                    |       |           |           |         | [0:5]: Hphase_offset_RX
 0x2061    | Beam Calibration RX V Q1           | rw    | 0x041A    | [27:16]   | [11:0]  |
 0x2062    | Beam Calibration TX H Q1           | rw    | 0x041A    | [43:32]   | [11:0]  |
 0x2063    | Beam Calibration TX V Q1           | rw    | 0x041A    | [59:48]   | [11:0]  |
 0x2064    | Beam Calibration RX H Q2           | rw    | 0x041A    | [75:64]   | [11:0]  |
 0x2065    | Beam Calibration RX V Q2           | rw    | 0x041A    | [91:80]   | [11:0]  |
 0x2066    | Beam Calibration TX H Q2           | rw    | 0x041A    | [107:96]  | [11:0]  |
 0x2067    | Beam Calibration TX V Q2           | rw    | 0x041A    | [123:112] | [11:0]  |
 0x2068    | Beam Calibration RX H Q3           | rw    | 0x041B    | [11:0]    | [11:0]  |
 0x2069    | Beam Calibration RX V Q3           | rw    | 0x041B    | [27:16]   | [11:0]  |
 0x206A    | Beam Calibration TX H Q3           | rw    | 0x041B    | [43:32]   | [11:0]  |
 0x206B    | Beam Calibration TX V Q3           | rw    | 0x041B    | [59:48]   | [11:0]  |
 0x206C    | Beam Calibration RX H Q4           | rw    | 0x041B    | [75:64]   | [11:0]  |
 0x206D    | Beam Calibration RX V Q4           | rw    | 0x041B    | [91:80]   | [11:0]  |
 0x206E    | Beam Calibration TX H Q4           | rw    | 0x041B    | [107:96]  | [11:0]  |
 0x206F    | Beam Calibration TX V Q4           | rw    | 0x041B    | [123:112] | [11:0]  |
 0x2070    | Cap Tuning Q1                      | rw    | 0x0836    | [12:0]    | [12:0]  | 12 bits of tuning for each Quad
 0x2071    | Cap Tuning Q2                      | rw    | 0x0836    | [28:16]   | [12:0]  |
 0x2072    | Cap Tuning Q3                      | rw    | 0x0836    | [44:32]   | [12:0]  |
 0x2073    | Cap Tuning Q4                      | rw    | 0x0836    | [60:48]   | [12:0]  |
 0x2074    | Phase LUT H0_Phase_1, H0_Phase_0   | rw    | 0x0210    | [16:0]    | [16:0]  | Phase calibration look up table
 0x2075    | Phase LUT H1_Phase_1, H1_Phase_0   | rw    | 0x0210    | [32:16]   | [16:0]  |
 0x2076    | Phase LUT H2_Phase_1, H2_Phase_0   | rw    | 0x0210    | [48:32]   | [16:0]  |
 0x2077    | Phase LUT H3_Phase_1, H3_Phase_0   | rw    | 0x0210    | [64:48]   | [16:0]  |
           | ... (122 Registers Omitted) ...    |       |           |           |         |
 0x20F2    | Phase LUT H2_Phase_63, H2_Phase_62 | rw    | 0x022F    | [48:32]   | [16:0]  |
 0x20F3    | Phase LUT H3_Phase_63, H3_Phase_62 | rw    | 0x022F    | [64:48]   | [16:0]  |
 0x20F4    | Phase LUT V0_Phase_1, V0_Phase_0   | rw    | 0x0230    | [16:0]    | [16:0]  |
 0x20F5    | Phase LUT V1_Phase_1, V1_Phase_0   | rw    | 0x0230    | [32:16]   | [16:0]  |
           | ... (122 Registers Omitted) ...    |       |           |           |         |
 0x2170    | Phase LUT V0_Phase_63, V0_Phase_62 | rw    | 0x024F    | [16:0]    | [16:0]  |
 0x2171    | Phase LUT V1_Phase_63, V1_Phase_62 | rw    | 0x024F    | [32:16]   | [16:0]  |
 0x2172    | Phase LUT V2_Phase_63, V2_Phase_62 | rw    | 0x024F    | [48:32]   | [16:0]  |
 0x2173    | Phase LUT V3_Phase_63, V3_Phase_62 | rw    | 0x024F    | [64:48]   | [16:0]  |
 0x2174    | Efuse Quad Debug 0                 | r     | N/A       | N/A       | [16:0]  | Efuse Quad Debug
           | ... (30 Registers Omitted) ...     |       |           |           |         |
 0x2193    | Efuse Quad Debug 31                | r     | N/A       | N/A       | [16:0]  |
 0x2194    | Bias Common Output V, H            | rw    | 0x0860    | [14:0]    | [14:0]  | 2-stack
 0x2194    | Output Amp Bias                    | rw    | 0x0860    | [14:0]    | [14:0]  | H-pol 2-stack bias bits[0:5],
           |                                    |       |           |           |         | V-pol 2-stack bias bits[8:13]
 0x2195    | Bias Common Input  V, H            | rw    | 0x0861    | [14:0]    | [14:0]  | 4-stack
 0x2195    | Input Amp Bias                     | rw    | 0x0861    | [14:0]    | [14:0]  | H-pol 2-stack bias bits[0:5],
           |                                    |       |           |           |         | V-pol 2-stack bias bits[8:13]
 0x2196    | Common RX Gain                     | rw    | 0x0827    | [14:0]    | [14:0]  | 6-bit variable gain setting for RX path
           |                                    |       |           |           |         | [0:5] – H-pol
           |                                    |       |           |           |         | [8:13] – V-pol
 0x2197    | Scratch.L                          | rw    | N/A       | N/A       | [16:0]  | SPI Scratch Pad [ 0:15]
 0x2198    | Scratch.H                          | rw    | N/A       | N/A       | [16:0]  | SPI Scratch Pad [16:31]
 0x2199    | CHIP_ID                            | r     | N/A       | N/A       | [8:0]   | Current CHIP setting either from external pins, enumeration, or written by unique ID
 0x219A    | UID.L                              | r     | N/A       | N/A       | [16:0]  | 32-bit Unique ID for each chip
 0x219B    | UID.H                              | r     | N/A       | N/A       | [16:0]  | 32-bit Unique ID for each chip
 0x219C    | Efuse raw data 0                   | r     | N/A       | N/A       | [16:0]  | Efuse_data[0:15]
           | ... (30 Registers Omitted) ...     |       |           |           |         |
 0x21BB    | Efuse raw data 31                  | r     | N/A       | N/A       | [16:0]  |
 0x21BC    | Efuse_prog_cnt                     | r     | N/A       | N/A       | [11:0]  | Efuse programming timer, number of SPI_CLK cycles for programming, nominal value = 1000
 0x21BC    | Efuse_row                          | r     | N/A       | N/A       | [4:0]   | Efuse row pointer
 0x21BE    | Efuse_f_val                        | r     | N/A       | N/A       | [6:0]   | Resistance value for efuse sense, nominal values 00010
 0x21BF    | Efuse_status                       | r     | N/A       | N/A       | [8:0]   | 0: efuse data valid,
           |                                    |       |           |           |         | 1: efuse_sense_busy,
           |                                    |       |           |           |         | 2: efuse_prog_busy,
           |                                    |       |           |           |         | 3: efuse_gatec,
           |                                    |       |           |           |         | 4: efuse_mimicn,
           |                                    |       |           |           |         | 5:7: efuse_time
 0x21C0    | Efuse_prog_data.L                  | r     | N/A       | N/A       | [16:0]  | 32 bits of column data to be programmed into row
 0x21C1    | Efuse_prog_data.H                  | r     | N/A       | N/A       | [16:0]  | 32 bits of column data to be programmed into row
 0x21C2    | Efuse_sense.L                      | r     | N/A       | N/A       | [16:0]  | 32 bits of data from most recent Efuse sense operation
 0x21C3    | Efuse_sense.H                      | r     | N/A       | N/A       | [16:0]  | 32 bits of data from most recent Efuse sense operation
 N/A       | ACACIA_ADC Capture                 | w     | 0x082F    | [0:0]     | N/A     | Causes an ADC Capture to be initiated when ADC_CONFIG is 0x01
 N/A       | ACACIA_ADC_CONFIG                  | rw    | 0x0002    | [128:0]   | N/A     |
 N/A       | ACACIA_ANTENNA_PORT_EN             | rw    | 0x000D    | [128:0]   | N/A     |
 N/A       | ACACIA_CHIP_ID                     | r     | 0x0001    | [128:0]   | N/A     |
 N/A       | ACACIA_MODE                        | rw    | 0x0003    | [128:0]   | N/A     |
 N/A       | ACACIA_Scratch                     | rw    | 0x000D    | [128:0]   | N/A     | Scratch register
 N/A       | ACACIA_Soft Reset                  | w     | 0x0830    | [0:0]     | N/A     | Causes a soft reset from efuse to be initiated
 N/A       | ACACIA_TDD_BSW_TIMER0              | rw    | 0x0005    | [128:0]   | N/A     |
           | ... (6 Registers Omitted) ...      |       |           |           |         |
 N/A       | ACACIA_TDD_BSW_TIMER7              | rw    | 0x000C    | [128:0]   | N/A     |
 N/A       | ACACIA_TX_CLK_CFG                  | rw    | 0x0004    | [128:0]   | N/A     |
 N/A       | BEAM_Vector_Normal_Mode            | rw    | 0x0000    | [126:0]   | N/A     |