#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Feb 27 10:52:24 2018
# Process ID: 7200
# Current directory: C:/Users/20002890/Documents/GitHub/Embedded Operating System/Zynq/MiniZED_WS2812
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20704 C:\Users\20002890\Documents\GitHub\Embedded Operating System\Zynq\MiniZED_WS2812\WS2812.xpr
# Log file: C:/Users/20002890/Documents/GitHub/Embedded Operating System/Zynq/MiniZED_WS2812/vivado.log
# Journal file: C:/Users/20002890/Documents/GitHub/Embedded Operating System/Zynq/MiniZED_WS2812\vivado.jou
#-----------------------------------------------------------
start_gui
open_project -read_only {C:/Users/20002890/Documents/GitHub/Embedded Operating System/Zynq/MiniZED_WS2812/WS2812.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/20002890/WS2812' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [BD 41-1663] The design 'design_1.bd' cannot be modified due to following reason(s):
* Project is read-only. Please run 'save_project_as' before making any change to the bd-design. 

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_processing_system7_0_0

WARNING: [Project 1-229] Project 'WS2812.xpr' is read-only and therefore could not be upgraded for this version of Vivado.  Use 'File | Save Project As...' if you wish to save an upgraded copy.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 738.355 ; gain = 64.207
open_bd_design {C:/Users/20002890/Documents/GitHub/Embedded Operating System/Zynq/MiniZED_WS2812/WS2812.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- PXL.LOCAL:module_ref:WS2812:1.0 - WS2812_0
Successfully read diagram <design_1> from BD file <C:/Users/20002890/Documents/GitHub/Embedded Operating System/Zynq/MiniZED_WS2812/WS2812.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 811.750 ; gain = 44.828
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 27 10:54:54 2018...
