Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Nov  1 16:05:42 2019
| Host         : EE10854 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_methodology -file nvv_nmr_methodology_drc_routed.rpt -pb nvv_nmr_methodology_drc_routed.pb -rpx nvv_nmr_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a200tsbg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 407
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-2  | Critical Warning | Invalid primary clock source pin                   | 4          |
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 4          |
| LUTAR-1   | Warning          | LUT drives async reset alert                       | 9          |
| SYNTH-6   | Warning          | Timing of a block RAM might be sub-optimal         | 152        |
| SYNTH-15  | Warning          | Byte wide write enable not inferred                | 24         |
| SYNTH-16  | Warning          | Address collision                                  | 30         |
| TIMING-9  | Warning          | Unknown CDC Logic                                  | 1          |
| TIMING-13 | Warning          | Timing paths ignored due to path segmentation      | 12         |
| TIMING-16 | Warning          | Large setup violation                              | 97         |
| TIMING-18 | Warning          | Missing input or output delay                      | 45         |
| TIMING-42 | Warning          | Path segmentation detected in the clock tree       | 12         |
| XDCC-5    | Warning          | User Non-Timing constraint/property overwritten    | 1          |
| REQP-1959 | Advisory         | connects_SERDES_RST_driver_not_FF                  | 16         |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-2#1 Critical Warning
Invalid primary clock source pin  
A primary clock eth_rx_clk is created on an inappropriate pin BUFG_5/O. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-2#2 Critical Warning
Invalid primary clock source pin  
A primary clock eth_tx_clk is created on an inappropriate pin BUFG_6/O. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-2#3 Critical Warning
Invalid primary clock source pin  
A primary clock pix5x_clk is created on an inappropriate pin BUFG_9/O. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-2#4 Critical Warning
Invalid primary clock source pin  
A primary clock pix_clk is created on an inappropriate pin BUFG_8/O. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock eth_rx_clk is defined downstream of clock eth_clocks_rx and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#2 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock eth_tx_clk is defined downstream of clock main_ethphy_pll_clk_tx and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#3 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock pix5x_clk is defined downstream of clock s7hdmioutclocking_mmcm_clk1 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#4 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock pix_clk is defined downstream of clock s7hdmioutclocking_mmcm_clk0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell FDPE_10_i_1_TMR_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) FDPE_10_TMR_0/PRE, FDPE_11_TMR_0/PRE, FDPE_12_TMR_0/PRE, FDPE_13_TMR_0/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell FDPE_10_i_1_TMR_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FDPE_10_TMR_1/PRE, FDPE_11_TMR_1/PRE, FDPE_12_TMR_1/PRE, FDPE_13_TMR_1/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell FDPE_10_i_1_TMR_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FDPE_10_TMR_2/PRE, FDPE_11_TMR_2/PRE, FDPE_12_TMR_2/PRE, FDPE_13_TMR_2/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell FDPE_i_1_TMR_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) FDPE_1_TMR_0/PRE, FDPE_6_TMR_0/PRE, FDPE_7_TMR_0/PRE, FDPE_TMR_0/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell FDPE_i_1_TMR_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FDPE_1_TMR_1/PRE, FDPE_6_TMR_1/PRE, FDPE_7_TMR_1/PRE, FDPE_TMR_1/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell FDPE_i_1_TMR_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FDPE_1_TMR_2/PRE, FDPE_6_TMR_2/PRE, FDPE_7_TMR_2/PRE, FDPE_TMR_2/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell main_soclinux_ic_reset_TMR_VOTER_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) IDELAYCTRL/RST, IDELAYCTRL_REPLICATED_0/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell s7hdmioutclocking_mmcm_reset_storage_TMR_VOTER_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) MMCME2_ADV/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell sys_rst_TMR_VOTER_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) ISERDESE2/RST, ISERDESE2_1/RST, ISERDESE2_10/RST, ISERDESE2_11/RST, ISERDESE2_12/RST, ISERDESE2_13/RST, ISERDESE2_14/RST, ISERDESE2_15/RST, ISERDESE2_2/RST, ISERDESE2_3/RST, ISERDESE2_4/RST, ISERDESE2_5/RST, ISERDESE2_6/RST, ISERDESE2_7/RST, ISERDESE2_8/RST (the first 15 of 16 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#3 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#4 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#5 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#6 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#7 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance VexRiscv/RegFilePlugin_regFile_reg_1_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#8 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance VexRiscv/RegFilePlugin_regFile_reg_1_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#9 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance VexRiscv/RegFilePlugin_regFile_reg_1_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#10 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance VexRiscv/RegFilePlugin_regFile_reg_2_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#11 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance VexRiscv/RegFilePlugin_regFile_reg_2_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#12 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance VexRiscv/RegFilePlugin_regFile_reg_2_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#13 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance VexRiscv/dataCache_1_/ways_0_tags_reg_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#14 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance VexRiscv/dataCache_1_/ways_0_tags_reg_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#15 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance VexRiscv/dataCache_1_/ways_0_tags_reg_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#16 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain0_reg_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#17 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain0_reg_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#18 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain0_reg_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#19 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain10_reg_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#20 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain10_reg_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#21 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain10_reg_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#22 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain11_reg_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#23 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain11_reg_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#24 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain11_reg_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#25 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain12_reg_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#26 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain12_reg_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#27 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain12_reg_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#28 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain13_reg_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#29 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain13_reg_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#30 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain13_reg_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#31 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain14_reg_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#32 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain14_reg_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#33 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain14_reg_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#34 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain15_reg_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#35 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain15_reg_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#36 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain15_reg_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#37 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain1_reg_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#38 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain1_reg_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#39 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain1_reg_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#40 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain2_reg_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#41 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain2_reg_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#42 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain2_reg_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#43 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain3_reg_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#44 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain3_reg_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#45 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain3_reg_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#46 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain4_reg_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#47 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain4_reg_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#48 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain4_reg_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#49 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain5_reg_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#50 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain5_reg_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#51 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain5_reg_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#52 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain6_reg_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#53 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain6_reg_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#54 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain6_reg_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#55 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain7_reg_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#56 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain7_reg_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#57 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain7_reg_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#58 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain8_reg_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#59 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain8_reg_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#60 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain8_reg_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#61 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain9_reg_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#62 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain9_reg_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#63 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain9_reg_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#64 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_1_reg_0_0_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#65 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_1_reg_0_0_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#66 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_1_reg_0_1_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#67 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_1_reg_0_1_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#68 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_1_reg_1_0_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#69 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_1_reg_1_0_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#70 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_1_reg_1_0_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#71 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_1_reg_1_1_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#72 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_1_reg_1_1_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#73 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_1_reg_1_1_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#74 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_1_reg_2_0_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#75 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_1_reg_2_0_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#76 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_1_reg_2_0_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#77 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_1_reg_2_1_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#78 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_1_reg_2_1_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#79 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_1_reg_2_1_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#80 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_1_reg_3_0_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#81 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_1_reg_3_0_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#82 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_1_reg_3_0_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#83 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_1_reg_3_1_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#84 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_1_reg_3_1_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#85 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_1_reg_3_1_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#86 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_2_reg_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#87 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_2_reg_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#88 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_2_reg_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#89 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_3_reg_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#90 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_3_reg_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#91 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_3_reg_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#92 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_4_reg_0_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#93 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_4_reg_0_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#94 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_4_reg_0_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#95 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_4_reg_1_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#96 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_4_reg_1_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#97 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_4_reg_1_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#98 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_4_reg_2_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#99 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_4_reg_2_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#100 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_4_reg_2_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#101 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_4_reg_3_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#102 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_4_reg_3_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#103 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_4_reg_3_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#104 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_grain0_1_reg_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#105 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_grain0_1_reg_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#106 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_grain0_1_reg_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#107 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_grain0_reg_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#108 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_grain0_reg_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#109 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_grain0_reg_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#110 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_grain1_1_reg_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#111 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_grain1_1_reg_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#112 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_grain1_1_reg_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#113 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_grain1_reg_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#114 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_grain1_reg_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#115 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_grain1_reg_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#116 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_grain2_1_reg_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#117 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_grain2_1_reg_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#118 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_grain2_1_reg_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#119 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_grain2_reg_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#120 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_grain2_reg_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#121 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_grain2_reg_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#122 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_grain3_1_reg_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#123 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_grain3_1_reg_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#124 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_grain3_1_reg_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#125 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_grain3_reg_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#126 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_grain3_reg_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#127 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_grain3_reg_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#128 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance memdat_reg_0_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#129 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance memdat_reg_0_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#130 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance memdat_reg_0_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#131 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance memdat_reg_1_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#132 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance memdat_reg_2_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#133 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance memdat_reg_2_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#134 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance memdat_reg_2_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#135 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance memdat_reg_3_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#136 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance memdat_reg_4_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#137 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance memdat_reg_4_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#138 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance memdat_reg_4_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#139 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance memdat_reg_5_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#140 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance memdat_reg_5_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#141 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance memdat_reg_6_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#142 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance memdat_reg_6_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#143 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance memdat_reg_7_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#144 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance memdat_reg_7_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#145 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance memdat_reg_7_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#146 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance storage_11_reg_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#147 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance storage_11_reg_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#148 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance storage_11_reg_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#149 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance storage_16_reg_1_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#150 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance tag_mem_reg_TMR_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#151 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance tag_mem_reg_TMR_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#152 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance tag_mem_reg_TMR_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-15#1 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM mem_1_reg_0_0_TMR_0 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#2 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM mem_1_reg_0_0_TMR_1 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#3 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM mem_1_reg_0_0_TMR_2 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#4 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM mem_1_reg_0_1_TMR_0 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#5 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM mem_1_reg_0_1_TMR_1 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#6 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM mem_1_reg_0_1_TMR_2 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#7 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM mem_1_reg_1_0_TMR_0 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#8 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM mem_1_reg_1_0_TMR_1 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#9 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM mem_1_reg_1_0_TMR_2 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#10 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM mem_1_reg_1_1_TMR_0 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#11 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM mem_1_reg_1_1_TMR_1 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#12 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM mem_1_reg_1_1_TMR_2 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#13 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM mem_1_reg_2_0_TMR_0 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#14 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM mem_1_reg_2_0_TMR_1 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#15 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM mem_1_reg_2_0_TMR_2 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#16 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM mem_1_reg_2_1_TMR_0 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#17 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM mem_1_reg_2_1_TMR_1 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#18 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM mem_1_reg_2_1_TMR_2 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#19 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM mem_1_reg_3_0_TMR_0 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#20 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM mem_1_reg_3_0_TMR_1 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#21 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM mem_1_reg_3_0_TMR_2 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#22 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM mem_1_reg_3_1_TMR_0 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#23 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM mem_1_reg_3_1_TMR_1 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#24 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM mem_1_reg_3_1_TMR_2 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-16#1 Warning
Address collision  
Block RAM mem_grain0_1_reg_TMR_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#2 Warning
Address collision  
Block RAM mem_grain0_1_reg_TMR_1 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#3 Warning
Address collision  
Block RAM mem_grain0_1_reg_TMR_2 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#4 Warning
Address collision  
Block RAM mem_grain0_reg_TMR_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#5 Warning
Address collision  
Block RAM mem_grain0_reg_TMR_1 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#6 Warning
Address collision  
Block RAM mem_grain0_reg_TMR_2 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#7 Warning
Address collision  
Block RAM mem_grain1_1_reg_TMR_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#8 Warning
Address collision  
Block RAM mem_grain1_1_reg_TMR_1 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#9 Warning
Address collision  
Block RAM mem_grain1_1_reg_TMR_2 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#10 Warning
Address collision  
Block RAM mem_grain1_reg_TMR_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#11 Warning
Address collision  
Block RAM mem_grain1_reg_TMR_1 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#12 Warning
Address collision  
Block RAM mem_grain1_reg_TMR_2 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#13 Warning
Address collision  
Block RAM mem_grain2_1_reg_TMR_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#14 Warning
Address collision  
Block RAM mem_grain2_1_reg_TMR_1 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#15 Warning
Address collision  
Block RAM mem_grain2_1_reg_TMR_2 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#16 Warning
Address collision  
Block RAM mem_grain2_reg_TMR_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#17 Warning
Address collision  
Block RAM mem_grain2_reg_TMR_1 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#18 Warning
Address collision  
Block RAM mem_grain2_reg_TMR_2 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#19 Warning
Address collision  
Block RAM mem_grain3_1_reg_TMR_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#20 Warning
Address collision  
Block RAM mem_grain3_1_reg_TMR_1 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#21 Warning
Address collision  
Block RAM mem_grain3_1_reg_TMR_2 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#22 Warning
Address collision  
Block RAM mem_grain3_reg_TMR_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#23 Warning
Address collision  
Block RAM mem_grain3_reg_TMR_1 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#24 Warning
Address collision  
Block RAM mem_grain3_reg_TMR_2 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#25 Warning
Address collision  
Block RAM storage_11_reg_TMR_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#26 Warning
Address collision  
Block RAM storage_11_reg_TMR_1 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#27 Warning
Address collision  
Block RAM storage_11_reg_TMR_2 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#28 Warning
Address collision  
Block RAM storage_12_reg_TMR_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#29 Warning
Address collision  
Block RAM storage_12_reg_TMR_1 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#30 Warning
Address collision  
Block RAM storage_12_reg_TMR_2 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-13#1 Warning
Timing paths ignored due to path segmentation  
Some timing paths are not reported due to path segmentation on pin(s) FDPE_10_TMR_0/Q. To prevent path segmentation, all the Min and Max delay constraints should be defined with a list of valid startpoints and endpoints
Related violations: <none>

TIMING-13#2 Warning
Timing paths ignored due to path segmentation  
Some timing paths are not reported due to path segmentation on pin(s) FDPE_10_TMR_1/Q. To prevent path segmentation, all the Min and Max delay constraints should be defined with a list of valid startpoints and endpoints
Related violations: <none>

TIMING-13#3 Warning
Timing paths ignored due to path segmentation  
Some timing paths are not reported due to path segmentation on pin(s) FDPE_10_TMR_2/Q. To prevent path segmentation, all the Min and Max delay constraints should be defined with a list of valid startpoints and endpoints
Related violations: <none>

TIMING-13#4 Warning
Timing paths ignored due to path segmentation  
Some timing paths are not reported due to path segmentation on pin(s) FDPE_12_TMR_0/Q. To prevent path segmentation, all the Min and Max delay constraints should be defined with a list of valid startpoints and endpoints
Related violations: <none>

TIMING-13#5 Warning
Timing paths ignored due to path segmentation  
Some timing paths are not reported due to path segmentation on pin(s) FDPE_12_TMR_1/Q. To prevent path segmentation, all the Min and Max delay constraints should be defined with a list of valid startpoints and endpoints
Related violations: <none>

TIMING-13#6 Warning
Timing paths ignored due to path segmentation  
Some timing paths are not reported due to path segmentation on pin(s) FDPE_12_TMR_2/Q. To prevent path segmentation, all the Min and Max delay constraints should be defined with a list of valid startpoints and endpoints
Related violations: <none>

TIMING-13#7 Warning
Timing paths ignored due to path segmentation  
Some timing paths are not reported due to path segmentation on pin(s) FDPE_6_TMR_0/Q. To prevent path segmentation, all the Min and Max delay constraints should be defined with a list of valid startpoints and endpoints
Related violations: <none>

TIMING-13#8 Warning
Timing paths ignored due to path segmentation  
Some timing paths are not reported due to path segmentation on pin(s) FDPE_6_TMR_1/Q. To prevent path segmentation, all the Min and Max delay constraints should be defined with a list of valid startpoints and endpoints
Related violations: <none>

TIMING-13#9 Warning
Timing paths ignored due to path segmentation  
Some timing paths are not reported due to path segmentation on pin(s) FDPE_6_TMR_2/Q. To prevent path segmentation, all the Min and Max delay constraints should be defined with a list of valid startpoints and endpoints
Related violations: <none>

TIMING-13#10 Warning
Timing paths ignored due to path segmentation  
Some timing paths are not reported due to path segmentation on pin(s) FDPE_TMR_0/Q. To prevent path segmentation, all the Min and Max delay constraints should be defined with a list of valid startpoints and endpoints
Related violations: <none>

TIMING-13#11 Warning
Timing paths ignored due to path segmentation  
Some timing paths are not reported due to path segmentation on pin(s) FDPE_TMR_1/Q. To prevent path segmentation, all the Min and Max delay constraints should be defined with a list of valid startpoints and endpoints
Related violations: <none>

TIMING-13#12 Warning
Timing paths ignored due to path segmentation  
Some timing paths are not reported due to path segmentation on pin(s) FDPE_TMR_2/Q. To prevent path segmentation, all the Min and Max delay constraints should be defined with a list of valid startpoints and endpoints
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.000 ns between builder_soclinux_grant_reg_TMR_1/C (clocked by main_soclinux_clkout0) and IDELAYE2_12/LD (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.002 ns between builder_soclinux_grant_reg_TMR_1/C (clocked by main_soclinux_clkout0) and IDELAYE2_13/LD (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.017 ns between FDPE_1_TMR_1/C (clocked by main_soclinux_clkout0) and builder_soclinux_csrbank5_core_initiator_base_backstore_reg[16]_TMR_1/R (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.017 ns between FDPE_1_TMR_1/C (clocked by main_soclinux_clkout0) and builder_soclinux_csrbank5_core_initiator_base_backstore_reg[19]_TMR_1/R (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.017 ns between FDPE_1_TMR_1/C (clocked by main_soclinux_clkout0) and builder_soclinux_csrbank5_core_initiator_base_backstore_reg[20]_TMR_1/R (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.017 ns between builder_soclinux_grant_reg_TMR_1/C (clocked by main_soclinux_clkout0) and IDELAYE2_13/CE (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.026 ns between builder_soclinux_grant_reg_TMR_1/C (clocked by main_soclinux_clkout0) and IDELAYE2_15/LD (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.033 ns between builder_soclinux_grant_reg_TMR_1/C (clocked by main_soclinux_clkout0) and IDELAYE2_11/CE (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.033 ns between builder_soclinux_grant_reg_TMR_1/C (clocked by main_soclinux_clkout0) and IDELAYE2_6/CE (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between builder_soclinux_grant_reg_TMR_1/C (clocked by main_soclinux_clkout0) and IDELAYE2_10/CE (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between builder_soclinux_grant_reg_TMR_1/C (clocked by main_soclinux_clkout0) and IDELAYE2_3/CE (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]_TMR_2/C (clocked by main_soclinux_clkout0) and main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]_TMR_1/CE (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]_TMR_2/C (clocked by main_soclinux_clkout0) and main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[2]_TMR_1/CE (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.038 ns between VexRiscv/decode_to_execute_INSTRUCTION_reg[22]_TMR_1/C (clocked by main_soclinux_clkout0) and VexRiscv/CsrPlugin_sepc_reg[15]_TMR_2/D (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.038 ns between VexRiscv/decode_to_execute_INSTRUCTION_reg[23]_TMR_0/C (clocked by main_soclinux_clkout0) and VexRiscv/CsrPlugin_sepc_reg[19]_TMR_1/D (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.038 ns between VexRiscv/decode_to_execute_INSTRUCTION_reg[23]_TMR_0/C (clocked by main_soclinux_clkout0) and VexRiscv/MmuPlugin_status_mxr_reg_TMR_1/D (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.039 ns between VexRiscv/_zz_112__reg[30]_TMR_1/C (clocked by main_soclinux_clkout0) and VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg_TMR_0/D (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.049 ns between FDPE_1_TMR_1/C (clocked by main_soclinux_clkout0) and initiator_csrstorage9_storage_reg[0]_TMR_1/R (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.049 ns between FDPE_1_TMR_1/C (clocked by main_soclinux_clkout0) and initiator_csrstorage9_storage_reg[24]_TMR_1/R (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.049 ns between FDPE_1_TMR_1/C (clocked by main_soclinux_clkout0) and initiator_csrstorage9_storage_reg[26]_TMR_1/R (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.051 ns between VexRiscv/decode_to_execute_INSTRUCTION_reg[22]_TMR_1/C (clocked by main_soclinux_clkout0) and VexRiscv/CsrPlugin_sepc_reg[8]_TMR_2/D (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.060 ns between builder_soclinux_grant_reg_TMR_1/C (clocked by main_soclinux_clkout0) and OSERDESE2_20/D1 (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.061 ns between VexRiscv/decode_to_execute_INSTRUCTION_reg[23]_TMR_0/C (clocked by main_soclinux_clkout0) and VexRiscv/CsrPlugin_sscratch_reg[25]_TMR_1/D (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.062 ns between main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]_TMR_2/C (clocked by main_soclinux_clkout0) and main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[0]_TMR_1/CE (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.062 ns between main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]_TMR_2/C (clocked by main_soclinux_clkout0) and main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[1]_TMR_1/CE (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.062 ns between main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]_TMR_2/C (clocked by main_soclinux_clkout0) and main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[2]_TMR_1/CE (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.062 ns between main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]_TMR_2/C (clocked by main_soclinux_clkout0) and main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3]_TMR_1/CE (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.066 ns between builder_soclinux_grant_reg_TMR_1/C (clocked by main_soclinux_clkout0) and IDELAYE2_4/CE (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.072 ns between FDPE_1_TMR_1/C (clocked by main_soclinux_clkout0) and builder_fullmemorywe_state_reg[0]_TMR_1/R (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.094 ns between builder_soclinux_grant_reg_TMR_1/C (clocked by main_soclinux_clkout0) and IDELAYE2_12/CE (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.115 ns between builder_soclinux_grant_reg_TMR_1/C (clocked by main_soclinux_clkout0) and OSERDESE2_21/D6 (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.133 ns between main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[7]_TMR_1/C (clocked by main_soclinux_clkout0) and main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]_TMR_0/CE (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.133 ns between main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[7]_TMR_1/C (clocked by main_soclinux_clkout0) and main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]_TMR_0/CE (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.150 ns between VexRiscv/decode_to_execute_INSTRUCTION_reg[22]_TMR_1/C (clocked by main_soclinux_clkout0) and VexRiscv/CsrPlugin_sepc_reg[14]_TMR_2/D (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.158 ns between builder_soclinux_grant_reg_TMR_1/C (clocked by main_soclinux_clkout0) and IDELAYE2_15/CE (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.161 ns between builder_soclinux_grant_reg_TMR_1/C (clocked by main_soclinux_clkout0) and IDELAYE2_9/CE (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.166 ns between FDPE_1_TMR_2/C (clocked by main_soclinux_clkout0) and main_ethmac_tx_cdc_graycounter0_q_binary_reg[6]_TMR_2/R (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.166 ns between FDPE_1_TMR_2/C (clocked by main_soclinux_clkout0) and main_ethmac_tx_cdc_graycounter0_q_reg[5]_TMR_2/R (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.166 ns between FDPE_1_TMR_2/C (clocked by main_soclinux_clkout0) and main_ethmac_tx_cdc_graycounter0_q_reg[6]_TMR_2/R (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.171 ns between FDPE_1_TMR_1/C (clocked by main_soclinux_clkout0) and main_soclinux_uart_phy_storage_reg[10]_TMR_1/S (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.171 ns between FDPE_1_TMR_1/C (clocked by main_soclinux_clkout0) and main_soclinux_uart_phy_storage_reg[15]_TMR_1/R (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.174 ns between FDPE_1_TMR_2/C (clocked by main_soclinux_clkout0) and main_ethmac_tx_cdc_graycounter0_q_binary_reg[3]_TMR_2/R (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.174 ns between FDPE_1_TMR_2/C (clocked by main_soclinux_clkout0) and main_ethmac_tx_cdc_graycounter0_q_reg[1]_TMR_2/R (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.181 ns between FDPE_1_TMR_1/C (clocked by main_soclinux_clkout0) and main_ethmac_tx_cdc_graycounter0_q_binary_reg[2]_TMR_1/R (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.181 ns between FDPE_1_TMR_1/C (clocked by main_soclinux_clkout0) and main_ethmac_tx_cdc_graycounter0_q_binary_reg[3]_TMR_1/R (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.181 ns between FDPE_1_TMR_1/C (clocked by main_soclinux_clkout0) and main_ethmac_tx_cdc_graycounter0_q_reg[0]_TMR_1/R (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.181 ns between FDPE_1_TMR_1/C (clocked by main_soclinux_clkout0) and main_ethmac_tx_cdc_graycounter0_q_reg[1]_TMR_1/R (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.181 ns between FDPE_1_TMR_1/C (clocked by main_soclinux_clkout0) and main_ethmac_tx_cdc_graycounter0_q_reg[3]_TMR_1/R (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between builder_soclinux_grant_reg_TMR_1/C (clocked by main_soclinux_clkout0) and OSERDESE2_19/D2 (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.211 ns between FDPE_1_TMR_1/C (clocked by main_soclinux_clkout0) and builder_fullmemorywe_state_reg[1]_TMR_1/R (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.211 ns between FDPE_1_TMR_1/C (clocked by main_soclinux_clkout0) and builder_fullmemorywe_state_reg[2]_TMR_1/R (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.212 ns between builder_soclinux_grant_reg_TMR_1/C (clocked by main_soclinux_clkout0) and OSERDESE2_20/D2 (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.215 ns between FDPE_1_TMR_1/C (clocked by main_soclinux_clkout0) and main_soclinux_uart_phy_storage_reg[5]_TMR_1/S (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.215 ns between builder_soclinux_grant_reg_TMR_1/C (clocked by main_soclinux_clkout0) and OSERDESE2_19/D1 (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.216 ns between FDPE_1_TMR_2/C (clocked by main_soclinux_clkout0) and main_ethmac_tx_cdc_graycounter0_q_binary_reg[2]_TMR_2/R (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.216 ns between FDPE_1_TMR_2/C (clocked by main_soclinux_clkout0) and main_ethmac_tx_cdc_graycounter0_q_reg[0]_TMR_2/R (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.239 ns between builder_soclinux_grant_reg_TMR_1/C (clocked by main_soclinux_clkout0) and OSERDESE2_21/D5 (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.240 ns between VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_TMR_1/C (clocked by main_soclinux_clkout0) and VexRiscv/dataCache_1_/stageB_waysHits_reg[0]_TMR_1/D (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.243 ns between builder_soclinux_grant_reg_TMR_1/C (clocked by main_soclinux_clkout0) and OSERDESE2_19/D5 (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.249 ns between VexRiscv/dataCache_1_/stageB_waysHits_reg[0]_TMR_2/C (clocked by main_soclinux_clkout0) and VexRiscv/RegFilePlugin_regFile_reg_2_TMR_1/ADDRARDADDR[8] (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.272 ns between builder_soclinux_grant_reg_TMR_1/C (clocked by main_soclinux_clkout0) and OSERDESE2_21/D1 (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.272 ns between main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[7]_TMR_1/C (clocked by main_soclinux_clkout0) and main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]_TMR_0/CE (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.272 ns between main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[7]_TMR_1/C (clocked by main_soclinux_clkout0) and main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[2]_TMR_0/CE (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.283 ns between builder_soclinux_grant_reg_TMR_1/C (clocked by main_soclinux_clkout0) and OSERDESE2_21/D7 (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.309 ns between FDPE_1_TMR_1/C (clocked by main_soclinux_clkout0) and main_ethmac_tx_cdc_graycounter0_q_binary_reg[0]_TMR_1/R (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.309 ns between FDPE_1_TMR_1/C (clocked by main_soclinux_clkout0) and main_ethmac_tx_cdc_graycounter0_q_binary_reg[1]_TMR_1/R (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.321 ns between VexRiscv/_zz_126__reg[25]_TMR_0/C (clocked by main_soclinux_clkout0) and OSERDESE2_20/D7 (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.321 ns between VexRiscv/_zz_126__reg[25]_TMR_0/C (clocked by main_soclinux_clkout0) and OSERDESE2_20/D8 (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.338 ns between builder_soclinux_grant_reg_TMR_1/C (clocked by main_soclinux_clkout0) and OSERDESE2_21/D8 (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -1.342 ns between VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[13]_TMR_0/C (clocked by main_soclinux_clkout0) and VexRiscv/dataCache_1_/stageB_waysHits_reg[0]_TMR_0/D (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -1.342 ns between main_soclinux_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[10]_TMR_1/C (clocked by main_soclinux_clkout0) and main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]_TMR_2/CE (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -1.342 ns between main_soclinux_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[10]_TMR_1/C (clocked by main_soclinux_clkout0) and main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]_TMR_2/CE (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -1.342 ns between main_soclinux_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[10]_TMR_1/C (clocked by main_soclinux_clkout0) and main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[2]_TMR_2/CE (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -1.342 ns between main_soclinux_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[10]_TMR_1/C (clocked by main_soclinux_clkout0) and main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]_TMR_2/CE (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -1.350 ns between VexRiscv/dataCache_1_/stageB_waysHits_reg[0]_TMR_2/C (clocked by main_soclinux_clkout0) and VexRiscv/RegFilePlugin_regFile_reg_2_TMR_1/ADDRARDADDR[6] (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -1.356 ns between VexRiscv/dataCache_1_/stageB_waysHits_reg[0]_TMR_2/C (clocked by main_soclinux_clkout0) and VexRiscv/RegFilePlugin_regFile_reg_1_TMR_1/ADDRARDADDR[7] (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -1.362 ns between builder_soclinux_grant_reg_TMR_1/C (clocked by main_soclinux_clkout0) and OSERDESE2_19/D4 (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -1.376 ns between builder_soclinux_grant_reg_TMR_1/C (clocked by main_soclinux_clkout0) and OSERDESE2_19/D3 (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -1.382 ns between VexRiscv/dataCache_1_/stageB_waysHits_reg[0]_TMR_2/C (clocked by main_soclinux_clkout0) and VexRiscv/RegFilePlugin_regFile_reg_2_TMR_1/ADDRARDADDR[7] (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -1.384 ns between builder_soclinux_grant_reg_TMR_1/C (clocked by main_soclinux_clkout0) and OSERDESE2_19/D6 (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -1.385 ns between VexRiscv/dataCache_1_/stageB_waysHits_reg[0]_TMR_2/C (clocked by main_soclinux_clkout0) and VexRiscv/RegFilePlugin_regFile_reg_1_TMR_1/ADDRARDADDR[6] (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -1.387 ns between VexRiscv/dataCache_1_/stageB_waysHits_reg[0]_TMR_2/C (clocked by main_soclinux_clkout0) and VexRiscv/RegFilePlugin_regFile_reg_1_TMR_1/ADDRARDADDR[5] (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -1.387 ns between VexRiscv/dataCache_1_/stageB_waysHits_reg[0]_TMR_2/C (clocked by main_soclinux_clkout0) and VexRiscv/RegFilePlugin_regFile_reg_1_TMR_1/ADDRARDADDR[8] (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -1.391 ns between VexRiscv/dataCache_1_/stageB_waysHits_reg[0]_TMR_2/C (clocked by main_soclinux_clkout0) and VexRiscv/RegFilePlugin_regFile_reg_2_TMR_1/ADDRARDADDR[5] (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -1.424 ns between builder_soclinux_grant_reg_TMR_1/C (clocked by main_soclinux_clkout0) and OSERDESE2_21/D2 (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -1.454 ns between builder_soclinux_grant_reg_TMR_1/C (clocked by main_soclinux_clkout0) and OSERDESE2_21/D3 (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -1.484 ns between builder_soclinux_grant_reg_TMR_1/C (clocked by main_soclinux_clkout0) and OSERDESE2_21/D4 (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -1.501 ns between VexRiscv/dataCache_1_/stageB_waysHits_reg[0]_TMR_2/C (clocked by main_soclinux_clkout0) and VexRiscv/RegFilePlugin_regFile_reg_1_TMR_1/ADDRARDADDR[9] (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -1.515 ns between VexRiscv/dataCache_1_/stageB_waysHits_reg[0]_TMR_2/C (clocked by main_soclinux_clkout0) and VexRiscv/RegFilePlugin_regFile_reg_2_TMR_1/ADDRARDADDR[9] (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -1.540 ns between builder_soclinux_grant_reg_TMR_1/C (clocked by main_soclinux_clkout0) and OSERDESE2_20/D5 (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -1.605 ns between builder_soclinux_grant_reg_TMR_1/C (clocked by main_soclinux_clkout0) and OSERDESE2_20/D6 (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -1.611 ns between builder_soclinux_grant_reg_TMR_1/C (clocked by main_soclinux_clkout0) and OSERDESE2_20/D3 (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between builder_soclinux_grant_reg_TMR_1/C (clocked by main_soclinux_clkout0) and MMCME2_ADV/DWE (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -1.666 ns between builder_soclinux_grant_reg_TMR_1/C (clocked by main_soclinux_clkout0) and OSERDESE2_20/D4 (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -1.745 ns between builder_soclinux_grant_reg_TMR_1/C (clocked by main_soclinux_clkout0) and OSERDESE2_19/D8 (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -1.896 ns between builder_soclinux_grant_reg_TMR_1/C (clocked by main_soclinux_clkout0) and OSERDESE2_19/D7 (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -1.908 ns between builder_soclinux_grant_reg_TMR_1/C (clocked by main_soclinux_clkout0) and MMCME2_ADV/DEN (clocked by main_soclinux_clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on cpu_reset relative to clock(s) clk100
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[0] relative to clock(s) clk100
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[10] relative to clock(s) clk100
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[11] relative to clock(s) clk100
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[12] relative to clock(s) clk100
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[13] relative to clock(s) clk100
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[14] relative to clock(s) clk100
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[15] relative to clock(s) clk100
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[1] relative to clock(s) clk100
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[2] relative to clock(s) clk100
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[3] relative to clock(s) clk100
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[4] relative to clock(s) clk100
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[5] relative to clock(s) clk100
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[6] relative to clock(s) clk100
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[7] relative to clock(s) clk100
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[8] relative to clock(s) clk100
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[9] relative to clock(s) clk100
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on eth_mdio relative to clock(s) clk100
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on eth_rx_ctl relative to clock(s) eth_rx_clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on eth_rx_data[0] relative to clock(s) eth_rx_clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on eth_rx_data[1] relative to clock(s) eth_rx_clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on eth_rx_data[2] relative to clock(s) eth_rx_clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on eth_rx_data[3] relative to clock(s) eth_rx_clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on serial_rx relative to clock(s) clk100
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on ddram_dqs_n[0] relative to clock(s) clk100
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on ddram_dqs_n[1] relative to clock(s) clk100
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on ddram_dqs_p[0] relative to clock(s) clk100
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on ddram_dqs_p[1] relative to clock(s) clk100
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on eth_clocks_tx relative to clock(s) eth_rx_clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on eth_mdc relative to clock(s) clk100
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on eth_rst_n relative to clock(s) clk100
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on eth_tx_ctl relative to clock(s) eth_tx_clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on eth_tx_data[0] relative to clock(s) eth_tx_clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on eth_tx_data[1] relative to clock(s) eth_tx_clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on eth_tx_data[2] relative to clock(s) eth_tx_clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on eth_tx_data[3] relative to clock(s) eth_tx_clk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on hdmi_out_clk_n relative to clock(s) pix5x_clk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on hdmi_out_clk_p relative to clock(s) pix5x_clk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on hdmi_out_data0_n relative to clock(s) pix5x_clk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on hdmi_out_data0_p relative to clock(s) pix5x_clk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on hdmi_out_data1_n relative to clock(s) pix5x_clk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on hdmi_out_data1_p relative to clock(s) pix5x_clk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on hdmi_out_data2_n relative to clock(s) pix5x_clk
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on hdmi_out_data2_p relative to clock(s) pix5x_clk
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on serial_tx relative to clock(s) clk100
Related violations: <none>

TIMING-42#1 Warning
Path segmentation detected in the clock tree  
The max delay constraint position 14 is blocking the propagation of clock eth_rx_clk on pin FDPE_12_TMR_0/Q
Related violations: <none>

TIMING-42#2 Warning
Path segmentation detected in the clock tree  
The max delay constraint position 14 is blocking the propagation of clock eth_rx_clk on pin FDPE_12_TMR_1/Q
Related violations: <none>

TIMING-42#3 Warning
Path segmentation detected in the clock tree  
The max delay constraint position 14 is blocking the propagation of clock eth_rx_clk on pin FDPE_12_TMR_2/Q
Related violations: <none>

TIMING-42#4 Warning
Path segmentation detected in the clock tree  
The max delay constraint position 14 is blocking the propagation of clock eth_tx_clk on pin FDPE_10_TMR_0/Q
Related violations: <none>

TIMING-42#5 Warning
Path segmentation detected in the clock tree  
The max delay constraint position 14 is blocking the propagation of clock eth_tx_clk on pin FDPE_10_TMR_1/Q
Related violations: <none>

TIMING-42#6 Warning
Path segmentation detected in the clock tree  
The max delay constraint position 14 is blocking the propagation of clock eth_tx_clk on pin FDPE_10_TMR_2/Q
Related violations: <none>

TIMING-42#7 Warning
Path segmentation detected in the clock tree  
The max delay constraint position 14 is blocking the propagation of clock main_soclinux_clkout0 on pin FDPE_TMR_0/Q
Related violations: <none>

TIMING-42#8 Warning
Path segmentation detected in the clock tree  
The max delay constraint position 14 is blocking the propagation of clock main_soclinux_clkout0 on pin FDPE_TMR_1/Q
Related violations: <none>

TIMING-42#9 Warning
Path segmentation detected in the clock tree  
The max delay constraint position 14 is blocking the propagation of clock main_soclinux_clkout0 on pin FDPE_TMR_2/Q
Related violations: <none>

TIMING-42#10 Warning
Path segmentation detected in the clock tree  
The max delay constraint position 14 is blocking the propagation of clock main_soclinux_clkout3 on pin FDPE_6_TMR_0/Q
Related violations: <none>

TIMING-42#11 Warning
Path segmentation detected in the clock tree  
The max delay constraint position 14 is blocking the propagation of clock main_soclinux_clkout3 on pin FDPE_6_TMR_1/Q
Related violations: <none>

TIMING-42#12 Warning
Path segmentation detected in the clock tree  
The max delay constraint position 14 is blocking the propagation of clock main_soclinux_clkout3 on pin FDPE_6_TMR_2/Q
Related violations: <none>

XDCC-5#1 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on eth_rst_n overrides a previous user property.
New Source: /home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys_video_tmr/gateware/top/top.srcs/constrs_1/imports/gateware/top.xdc (Line: 230)
Previous Source: /home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys_video_tmr/gateware/top/top.srcs/constrs_1/imports/gateware/top.xdc (Line: 229)
Related violations: <none>

REQP-1959#1 Advisory
connects_SERDES_RST_driver_not_FF  
ISERDESE2: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#2 Advisory
connects_SERDES_RST_driver_not_FF  
ISERDESE2_10: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#3 Advisory
connects_SERDES_RST_driver_not_FF  
ISERDESE2_11: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#4 Advisory
connects_SERDES_RST_driver_not_FF  
ISERDESE2_12: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#5 Advisory
connects_SERDES_RST_driver_not_FF  
ISERDESE2_13: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#6 Advisory
connects_SERDES_RST_driver_not_FF  
ISERDESE2_14: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#7 Advisory
connects_SERDES_RST_driver_not_FF  
ISERDESE2_15: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#8 Advisory
connects_SERDES_RST_driver_not_FF  
ISERDESE2_1: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#9 Advisory
connects_SERDES_RST_driver_not_FF  
ISERDESE2_2: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#10 Advisory
connects_SERDES_RST_driver_not_FF  
ISERDESE2_3: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#11 Advisory
connects_SERDES_RST_driver_not_FF  
ISERDESE2_4: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#12 Advisory
connects_SERDES_RST_driver_not_FF  
ISERDESE2_5: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#13 Advisory
connects_SERDES_RST_driver_not_FF  
ISERDESE2_6: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#14 Advisory
connects_SERDES_RST_driver_not_FF  
ISERDESE2_7: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#15 Advisory
connects_SERDES_RST_driver_not_FF  
ISERDESE2_8: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#16 Advisory
connects_SERDES_RST_driver_not_FF  
ISERDESE2_9: The RST pin should only be driven by a Flip-flop.
Related violations: <none>


