// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module design_0_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_585_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        imgG_dout,
        imgG_empty_n,
        imgG_read,
        imgRB_din,
        imgRB_full_n,
        imgRB_write,
        pixBuf_val_V_2_11_03247_i,
        pixBuf_val_V_2_10_03246_i,
        pixBuf_val_V_2_9_03245_i,
        pixBuf_val_V_2_8_03244_i,
        pixBuf_val_V_2_7_03243_i,
        pixBuf_val_V_2_6_03242_i,
        pixBuf_val_V_2_5_03241_i,
        pixBuf_val_V_2_4_03240_i,
        pixBuf_val_V_2_3_03239_i,
        pixBuf_val_V_2_2_03238_i,
        pixBuf_val_V_2_1_03237_i,
        pixBuf_val_V_2_0_03236_i,
        pixBuf_val_V_1_11_03235_i,
        pixBuf_val_V_1_10_03234_i,
        pixBuf_val_V_1_9_03233_i,
        pixBuf_val_V_1_8_03232_i,
        pixBuf_val_V_1_7_03231_i,
        pixBuf_val_V_1_6_03230_i,
        pixBuf_val_V_1_5_03229_i,
        pixBuf_val_V_1_4_03228_i,
        pixBuf_val_V_1_3_03227_i,
        pixBuf_val_V_1_2_03226_i,
        pixBuf_val_V_1_1_03225_i,
        pixBuf_val_V_1_0_03224_i,
        pixBuf_val_V_0_11_0_i,
        pixBuf_val_V_0_10_0_i,
        pixBuf_val_V_0_9_0_i,
        pixBuf_val_V_0_8_0_i,
        pixBuf_val_V_0_7_0_i,
        pixBuf_val_V_0_6_0_i,
        pixBuf_val_V_0_5_0_i,
        pixBuf_val_V_0_4_0_i,
        pixBuf_val_V_0_3_0_i,
        pixBuf_val_V_0_2_0_i,
        pixBuf_val_V_0_1_0_i,
        pixBuf_val_V_0_0_0_i,
        pixWindow_val_val_V_2_8_2_0_i,
        pixWindow_val_val_V_2_8_1_0_i,
        pixWindow_val_val_V_2_8_0_0_i,
        pixWindow_val_val_V_2_7_2_0_i,
        pixWindow_val_val_V_2_7_1_0_i,
        pixWindow_val_val_V_2_7_0_0_i,
        pixWindow_val_val_V_2_6_2_0_i,
        pixWindow_val_val_V_2_6_1_0_i,
        pixWindow_val_val_V_2_6_0_0_i,
        pixWindow_val_val_V_2_5_2_0_i,
        pixWindow_val_val_V_2_5_1_0_i,
        pixWindow_val_val_V_2_5_0_0_i,
        pixWindow_val_val_V_2_4_2_0_i,
        pixWindow_val_val_V_2_4_1_0_i,
        pixWindow_val_val_V_2_4_0_0_i,
        pixWindow_val_val_V_1_8_2_0_i,
        pixWindow_val_val_V_1_8_1_0_i,
        pixWindow_val_val_V_1_8_0_0_i,
        pixWindow_val_val_V_1_7_2_0_i,
        pixWindow_val_val_V_1_7_1_0_i,
        pixWindow_val_val_V_1_7_0_0_i,
        pixWindow_val_val_V_1_6_2_0_i,
        pixWindow_val_val_V_1_6_1_0_i,
        pixWindow_val_val_V_1_6_0_0_i,
        pixWindow_val_val_V_1_5_2_0_i,
        pixWindow_val_val_V_1_5_1_0_i,
        pixWindow_val_val_V_1_5_0_0_i,
        pixWindow_val_val_V_0_8_2_0_i,
        pixWindow_val_val_V_0_8_1_0_i,
        pixWindow_val_val_V_0_8_0_0_i,
        pixWindow_val_val_V_0_7_2_0_i,
        pixWindow_val_val_V_0_7_1_0_i,
        pixWindow_val_val_V_0_7_0_0_i,
        pixWindow_val_val_V_0_6_2_0_i,
        pixWindow_val_val_V_0_6_1_0_i,
        pixWindow_val_val_V_0_6_0_0_i,
        pixWindow_val_val_V_0_5_2_0_i,
        pixWindow_val_val_V_0_5_1_0_i,
        pixWindow_val_val_V_0_5_0_0_i,
        pixWindow_val_val_V_0_4_2_0_i,
        pixWindow_val_val_V_0_4_1_0_i,
        pixWindow_val_val_V_0_4_0_0_i,
        add_ln582_1_i,
        out_y_i,
        icmp_ln724_1_i,
        icmp_ln724_i,
        width_cast,
        lineBuffer_val_V_0_i_address0,
        lineBuffer_val_V_0_i_ce0,
        lineBuffer_val_V_0_i_we0,
        lineBuffer_val_V_0_i_d0,
        lineBuffer_val_V_0_i_address1,
        lineBuffer_val_V_0_i_ce1,
        lineBuffer_val_V_0_i_q1,
        lineBuffer_val_V_1_i_address0,
        lineBuffer_val_V_1_i_ce0,
        lineBuffer_val_V_1_i_we0,
        lineBuffer_val_V_1_i_d0,
        lineBuffer_val_V_1_i_address1,
        lineBuffer_val_V_1_i_ce1,
        lineBuffer_val_V_1_i_q1,
        cmp37_i,
        cmp140_i,
        idxprom369_t_i,
        red_i,
        idxprom238_t_i,
        pixBuf_val_V_2_11_1_i_out,
        pixBuf_val_V_2_11_1_i_out_ap_vld,
        pixBuf_val_V_2_10_1_i_out,
        pixBuf_val_V_2_10_1_i_out_ap_vld,
        pixBuf_val_V_2_9_1_i_out,
        pixBuf_val_V_2_9_1_i_out_ap_vld,
        pixBuf_val_V_2_8_1_i_out,
        pixBuf_val_V_2_8_1_i_out_ap_vld,
        pixBuf_val_V_2_7_1_i_out,
        pixBuf_val_V_2_7_1_i_out_ap_vld,
        pixBuf_val_V_2_6_1_i_out,
        pixBuf_val_V_2_6_1_i_out_ap_vld,
        pixBuf_val_V_2_5_1_i_out,
        pixBuf_val_V_2_5_1_i_out_ap_vld,
        pixBuf_val_V_2_4_1_i_out,
        pixBuf_val_V_2_4_1_i_out_ap_vld,
        pixBuf_val_V_2_3_1_i_out,
        pixBuf_val_V_2_3_1_i_out_ap_vld,
        pixBuf_val_V_2_2_1_i_out,
        pixBuf_val_V_2_2_1_i_out_ap_vld,
        pixBuf_val_V_2_1_1_i_out,
        pixBuf_val_V_2_1_1_i_out_ap_vld,
        pixBuf_val_V_2_0_1_i_out,
        pixBuf_val_V_2_0_1_i_out_ap_vld,
        pixBuf_val_V_1_11_1_i_out,
        pixBuf_val_V_1_11_1_i_out_ap_vld,
        pixBuf_val_V_1_10_1_i_out,
        pixBuf_val_V_1_10_1_i_out_ap_vld,
        pixBuf_val_V_1_9_1_i_out,
        pixBuf_val_V_1_9_1_i_out_ap_vld,
        pixBuf_val_V_1_8_1_i_out,
        pixBuf_val_V_1_8_1_i_out_ap_vld,
        pixBuf_val_V_1_7_1_i_out,
        pixBuf_val_V_1_7_1_i_out_ap_vld,
        pixBuf_val_V_1_6_1_i_out,
        pixBuf_val_V_1_6_1_i_out_ap_vld,
        pixBuf_val_V_1_5_1_i_out,
        pixBuf_val_V_1_5_1_i_out_ap_vld,
        pixBuf_val_V_1_4_1_i_out,
        pixBuf_val_V_1_4_1_i_out_ap_vld,
        pixBuf_val_V_1_3_1_i_out,
        pixBuf_val_V_1_3_1_i_out_ap_vld,
        pixBuf_val_V_1_2_1_i_out,
        pixBuf_val_V_1_2_1_i_out_ap_vld,
        pixBuf_val_V_1_1_1_i_out,
        pixBuf_val_V_1_1_1_i_out_ap_vld,
        pixBuf_val_V_1_0_1_i_out,
        pixBuf_val_V_1_0_1_i_out_ap_vld,
        pixBuf_val_V_0_11_1_i_out,
        pixBuf_val_V_0_11_1_i_out_ap_vld,
        pixBuf_val_V_0_10_1_i_out,
        pixBuf_val_V_0_10_1_i_out_ap_vld,
        pixBuf_val_V_0_9_1_i_out,
        pixBuf_val_V_0_9_1_i_out_ap_vld,
        pixBuf_val_V_0_8_1_i_out,
        pixBuf_val_V_0_8_1_i_out_ap_vld,
        pixBuf_val_V_0_7_1_i_out,
        pixBuf_val_V_0_7_1_i_out_ap_vld,
        pixBuf_val_V_0_6_1_i_out,
        pixBuf_val_V_0_6_1_i_out_ap_vld,
        pixBuf_val_V_0_5_1_i_out,
        pixBuf_val_V_0_5_1_i_out_ap_vld,
        pixBuf_val_V_0_4_1_i_out,
        pixBuf_val_V_0_4_1_i_out_ap_vld,
        pixBuf_val_V_0_3_1_i_out,
        pixBuf_val_V_0_3_1_i_out_ap_vld,
        pixBuf_val_V_0_2_1_i_out,
        pixBuf_val_V_0_2_1_i_out_ap_vld,
        pixBuf_val_V_0_1_1_i_out,
        pixBuf_val_V_0_1_1_i_out_ap_vld,
        pixBuf_val_V_0_0_1_i_out,
        pixBuf_val_V_0_0_1_i_out_ap_vld,
        pixWindow_val_val_V_2_4_2_1_i_out,
        pixWindow_val_val_V_2_4_2_1_i_out_ap_vld,
        pixWindow_val_val_V_2_4_1_1_i_out,
        pixWindow_val_val_V_2_4_1_1_i_out_ap_vld,
        pixWindow_val_val_V_2_4_0_1_i_out,
        pixWindow_val_val_V_2_4_0_1_i_out_ap_vld,
        pixWindow_val_val_V_2_3_2_i_out,
        pixWindow_val_val_V_2_3_2_i_out_ap_vld,
        pixWindow_val_val_V_2_3_1_i_out,
        pixWindow_val_val_V_2_3_1_i_out_ap_vld,
        pixWindow_val_val_V_2_3_0_i_out,
        pixWindow_val_val_V_2_3_0_i_out_ap_vld,
        pixWindow_val_val_V_2_2_2_i_out,
        pixWindow_val_val_V_2_2_2_i_out_ap_vld,
        pixWindow_val_val_V_2_2_1_i_out,
        pixWindow_val_val_V_2_2_1_i_out_ap_vld,
        pixWindow_val_val_V_2_2_0_i_out,
        pixWindow_val_val_V_2_2_0_i_out_ap_vld,
        pixWindow_val_val_V_2_1_2_i_out,
        pixWindow_val_val_V_2_1_2_i_out_ap_vld,
        pixWindow_val_val_V_2_1_1_i_out,
        pixWindow_val_val_V_2_1_1_i_out_ap_vld,
        pixWindow_val_val_V_2_1_0_i_out,
        pixWindow_val_val_V_2_1_0_i_out_ap_vld,
        pixWindow_val_val_V_2_0_2_i_out,
        pixWindow_val_val_V_2_0_2_i_out_ap_vld,
        pixWindow_val_val_V_2_0_1_i_out,
        pixWindow_val_val_V_2_0_1_i_out_ap_vld,
        pixWindow_val_val_V_2_0_0_i_out,
        pixWindow_val_val_V_2_0_0_i_out_ap_vld,
        pixWindow_val_val_V_1_4_2_1_i_out,
        pixWindow_val_val_V_1_4_2_1_i_out_ap_vld,
        pixWindow_val_val_V_1_4_1_1_i_out,
        pixWindow_val_val_V_1_4_1_1_i_out_ap_vld,
        pixWindow_val_val_V_1_4_0_1_i_out,
        pixWindow_val_val_V_1_4_0_1_i_out_ap_vld,
        pixWindow_val_val_V_1_3_2_i_out,
        pixWindow_val_val_V_1_3_2_i_out_ap_vld,
        pixWindow_val_val_V_1_3_1_i_out,
        pixWindow_val_val_V_1_3_1_i_out_ap_vld,
        pixWindow_val_val_V_1_3_0_i_out,
        pixWindow_val_val_V_1_3_0_i_out_ap_vld,
        pixWindow_val_val_V_1_2_2_i_out,
        pixWindow_val_val_V_1_2_2_i_out_ap_vld,
        pixWindow_val_val_V_1_2_1_i_out,
        pixWindow_val_val_V_1_2_1_i_out_ap_vld,
        pixWindow_val_val_V_1_2_0_i_out,
        pixWindow_val_val_V_1_2_0_i_out_ap_vld,
        pixWindow_val_val_V_1_1_2_i_out,
        pixWindow_val_val_V_1_1_2_i_out_ap_vld,
        pixWindow_val_val_V_1_1_1_i_out,
        pixWindow_val_val_V_1_1_1_i_out_ap_vld,
        pixWindow_val_val_V_1_1_0_i_out,
        pixWindow_val_val_V_1_1_0_i_out_ap_vld,
        pixWindow_val_val_V_0_4_2_1_i_out,
        pixWindow_val_val_V_0_4_2_1_i_out_ap_vld,
        pixWindow_val_val_V_0_4_1_1_i_out,
        pixWindow_val_val_V_0_4_1_1_i_out_ap_vld,
        pixWindow_val_val_V_0_4_0_1_i_out,
        pixWindow_val_val_V_0_4_0_1_i_out_ap_vld,
        pixWindow_val_val_V_0_3_2_i_out,
        pixWindow_val_val_V_0_3_2_i_out_ap_vld,
        pixWindow_val_val_V_0_3_1_i_out,
        pixWindow_val_val_V_0_3_1_i_out_ap_vld,
        pixWindow_val_val_V_0_3_0_i_out,
        pixWindow_val_val_V_0_3_0_i_out_ap_vld,
        pixWindow_val_val_V_0_2_2_i_out,
        pixWindow_val_val_V_0_2_2_i_out_ap_vld,
        pixWindow_val_val_V_0_2_1_i_out,
        pixWindow_val_val_V_0_2_1_i_out_ap_vld,
        pixWindow_val_val_V_0_2_0_i_out,
        pixWindow_val_val_V_0_2_0_i_out_ap_vld,
        pixWindow_val_val_V_0_1_2_i_out,
        pixWindow_val_val_V_0_1_2_i_out_ap_vld,
        pixWindow_val_val_V_0_1_1_i_out,
        pixWindow_val_val_V_0_1_1_i_out_ap_vld,
        pixWindow_val_val_V_0_1_0_i_out,
        pixWindow_val_val_V_0_1_0_i_out_ap_vld,
        pixWindow_val_val_V_0_0_2_i_out,
        pixWindow_val_val_V_0_0_2_i_out_ap_vld,
        pixWindow_val_val_V_0_0_1_i_out,
        pixWindow_val_val_V_0_0_1_i_out_ap_vld,
        pixWindow_val_val_V_0_0_0_i_out,
        pixWindow_val_val_V_0_0_0_i_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [95:0] imgG_dout;
input   imgG_empty_n;
output   imgG_read;
output  [95:0] imgRB_din;
input   imgRB_full_n;
output   imgRB_write;
input  [7:0] pixBuf_val_V_2_11_03247_i;
input  [7:0] pixBuf_val_V_2_10_03246_i;
input  [7:0] pixBuf_val_V_2_9_03245_i;
input  [7:0] pixBuf_val_V_2_8_03244_i;
input  [7:0] pixBuf_val_V_2_7_03243_i;
input  [7:0] pixBuf_val_V_2_6_03242_i;
input  [7:0] pixBuf_val_V_2_5_03241_i;
input  [7:0] pixBuf_val_V_2_4_03240_i;
input  [7:0] pixBuf_val_V_2_3_03239_i;
input  [7:0] pixBuf_val_V_2_2_03238_i;
input  [7:0] pixBuf_val_V_2_1_03237_i;
input  [7:0] pixBuf_val_V_2_0_03236_i;
input  [7:0] pixBuf_val_V_1_11_03235_i;
input  [7:0] pixBuf_val_V_1_10_03234_i;
input  [7:0] pixBuf_val_V_1_9_03233_i;
input  [7:0] pixBuf_val_V_1_8_03232_i;
input  [7:0] pixBuf_val_V_1_7_03231_i;
input  [7:0] pixBuf_val_V_1_6_03230_i;
input  [7:0] pixBuf_val_V_1_5_03229_i;
input  [7:0] pixBuf_val_V_1_4_03228_i;
input  [7:0] pixBuf_val_V_1_3_03227_i;
input  [7:0] pixBuf_val_V_1_2_03226_i;
input  [7:0] pixBuf_val_V_1_1_03225_i;
input  [7:0] pixBuf_val_V_1_0_03224_i;
input  [7:0] pixBuf_val_V_0_11_0_i;
input  [7:0] pixBuf_val_V_0_10_0_i;
input  [7:0] pixBuf_val_V_0_9_0_i;
input  [7:0] pixBuf_val_V_0_8_0_i;
input  [7:0] pixBuf_val_V_0_7_0_i;
input  [7:0] pixBuf_val_V_0_6_0_i;
input  [7:0] pixBuf_val_V_0_5_0_i;
input  [7:0] pixBuf_val_V_0_4_0_i;
input  [7:0] pixBuf_val_V_0_3_0_i;
input  [7:0] pixBuf_val_V_0_2_0_i;
input  [7:0] pixBuf_val_V_0_1_0_i;
input  [7:0] pixBuf_val_V_0_0_0_i;
input  [7:0] pixWindow_val_val_V_2_8_2_0_i;
input  [7:0] pixWindow_val_val_V_2_8_1_0_i;
input  [7:0] pixWindow_val_val_V_2_8_0_0_i;
input  [7:0] pixWindow_val_val_V_2_7_2_0_i;
input  [7:0] pixWindow_val_val_V_2_7_1_0_i;
input  [7:0] pixWindow_val_val_V_2_7_0_0_i;
input  [7:0] pixWindow_val_val_V_2_6_2_0_i;
input  [7:0] pixWindow_val_val_V_2_6_1_0_i;
input  [7:0] pixWindow_val_val_V_2_6_0_0_i;
input  [7:0] pixWindow_val_val_V_2_5_2_0_i;
input  [7:0] pixWindow_val_val_V_2_5_1_0_i;
input  [7:0] pixWindow_val_val_V_2_5_0_0_i;
input  [7:0] pixWindow_val_val_V_2_4_2_0_i;
input  [7:0] pixWindow_val_val_V_2_4_1_0_i;
input  [7:0] pixWindow_val_val_V_2_4_0_0_i;
input  [7:0] pixWindow_val_val_V_1_8_2_0_i;
input  [7:0] pixWindow_val_val_V_1_8_1_0_i;
input  [7:0] pixWindow_val_val_V_1_8_0_0_i;
input  [7:0] pixWindow_val_val_V_1_7_2_0_i;
input  [7:0] pixWindow_val_val_V_1_7_1_0_i;
input  [7:0] pixWindow_val_val_V_1_7_0_0_i;
input  [7:0] pixWindow_val_val_V_1_6_2_0_i;
input  [7:0] pixWindow_val_val_V_1_6_1_0_i;
input  [7:0] pixWindow_val_val_V_1_6_0_0_i;
input  [7:0] pixWindow_val_val_V_1_5_2_0_i;
input  [7:0] pixWindow_val_val_V_1_5_1_0_i;
input  [7:0] pixWindow_val_val_V_1_5_0_0_i;
input  [7:0] pixWindow_val_val_V_0_8_2_0_i;
input  [7:0] pixWindow_val_val_V_0_8_1_0_i;
input  [7:0] pixWindow_val_val_V_0_8_0_0_i;
input  [7:0] pixWindow_val_val_V_0_7_2_0_i;
input  [7:0] pixWindow_val_val_V_0_7_1_0_i;
input  [7:0] pixWindow_val_val_V_0_7_0_0_i;
input  [7:0] pixWindow_val_val_V_0_6_2_0_i;
input  [7:0] pixWindow_val_val_V_0_6_1_0_i;
input  [7:0] pixWindow_val_val_V_0_6_0_0_i;
input  [7:0] pixWindow_val_val_V_0_5_2_0_i;
input  [7:0] pixWindow_val_val_V_0_5_1_0_i;
input  [7:0] pixWindow_val_val_V_0_5_0_0_i;
input  [7:0] pixWindow_val_val_V_0_4_2_0_i;
input  [7:0] pixWindow_val_val_V_0_4_1_0_i;
input  [7:0] pixWindow_val_val_V_0_4_0_0_i;
input  [9:0] add_ln582_1_i;
input  [12:0] out_y_i;
input  [0:0] icmp_ln724_1_i;
input  [0:0] icmp_ln724_i;
input  [11:0] width_cast;
output  [9:0] lineBuffer_val_V_0_i_address0;
output   lineBuffer_val_V_0_i_ce0;
output   lineBuffer_val_V_0_i_we0;
output  [95:0] lineBuffer_val_V_0_i_d0;
output  [9:0] lineBuffer_val_V_0_i_address1;
output   lineBuffer_val_V_0_i_ce1;
input  [95:0] lineBuffer_val_V_0_i_q1;
output  [9:0] lineBuffer_val_V_1_i_address0;
output   lineBuffer_val_V_1_i_ce0;
output   lineBuffer_val_V_1_i_we0;
output  [95:0] lineBuffer_val_V_1_i_d0;
output  [9:0] lineBuffer_val_V_1_i_address1;
output   lineBuffer_val_V_1_i_ce1;
input  [95:0] lineBuffer_val_V_1_i_q1;
input  [0:0] cmp37_i;
input  [0:0] cmp140_i;
input  [1:0] idxprom369_t_i;
input   red_i;
input  [1:0] idxprom238_t_i;
output  [7:0] pixBuf_val_V_2_11_1_i_out;
output   pixBuf_val_V_2_11_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_2_10_1_i_out;
output   pixBuf_val_V_2_10_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_2_9_1_i_out;
output   pixBuf_val_V_2_9_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_2_8_1_i_out;
output   pixBuf_val_V_2_8_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_2_7_1_i_out;
output   pixBuf_val_V_2_7_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_2_6_1_i_out;
output   pixBuf_val_V_2_6_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_2_5_1_i_out;
output   pixBuf_val_V_2_5_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_2_4_1_i_out;
output   pixBuf_val_V_2_4_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_2_3_1_i_out;
output   pixBuf_val_V_2_3_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_2_2_1_i_out;
output   pixBuf_val_V_2_2_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_2_1_1_i_out;
output   pixBuf_val_V_2_1_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_2_0_1_i_out;
output   pixBuf_val_V_2_0_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_1_11_1_i_out;
output   pixBuf_val_V_1_11_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_1_10_1_i_out;
output   pixBuf_val_V_1_10_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_1_9_1_i_out;
output   pixBuf_val_V_1_9_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_1_8_1_i_out;
output   pixBuf_val_V_1_8_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_1_7_1_i_out;
output   pixBuf_val_V_1_7_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_1_6_1_i_out;
output   pixBuf_val_V_1_6_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_1_5_1_i_out;
output   pixBuf_val_V_1_5_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_1_4_1_i_out;
output   pixBuf_val_V_1_4_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_1_3_1_i_out;
output   pixBuf_val_V_1_3_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_1_2_1_i_out;
output   pixBuf_val_V_1_2_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_1_1_1_i_out;
output   pixBuf_val_V_1_1_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_1_0_1_i_out;
output   pixBuf_val_V_1_0_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_0_11_1_i_out;
output   pixBuf_val_V_0_11_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_0_10_1_i_out;
output   pixBuf_val_V_0_10_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_0_9_1_i_out;
output   pixBuf_val_V_0_9_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_0_8_1_i_out;
output   pixBuf_val_V_0_8_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_0_7_1_i_out;
output   pixBuf_val_V_0_7_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_0_6_1_i_out;
output   pixBuf_val_V_0_6_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_0_5_1_i_out;
output   pixBuf_val_V_0_5_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_0_4_1_i_out;
output   pixBuf_val_V_0_4_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_0_3_1_i_out;
output   pixBuf_val_V_0_3_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_0_2_1_i_out;
output   pixBuf_val_V_0_2_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_0_1_1_i_out;
output   pixBuf_val_V_0_1_1_i_out_ap_vld;
output  [7:0] pixBuf_val_V_0_0_1_i_out;
output   pixBuf_val_V_0_0_1_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_2_4_2_1_i_out;
output   pixWindow_val_val_V_2_4_2_1_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_2_4_1_1_i_out;
output   pixWindow_val_val_V_2_4_1_1_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_2_4_0_1_i_out;
output   pixWindow_val_val_V_2_4_0_1_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_2_3_2_i_out;
output   pixWindow_val_val_V_2_3_2_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_2_3_1_i_out;
output   pixWindow_val_val_V_2_3_1_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_2_3_0_i_out;
output   pixWindow_val_val_V_2_3_0_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_2_2_2_i_out;
output   pixWindow_val_val_V_2_2_2_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_2_2_1_i_out;
output   pixWindow_val_val_V_2_2_1_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_2_2_0_i_out;
output   pixWindow_val_val_V_2_2_0_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_2_1_2_i_out;
output   pixWindow_val_val_V_2_1_2_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_2_1_1_i_out;
output   pixWindow_val_val_V_2_1_1_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_2_1_0_i_out;
output   pixWindow_val_val_V_2_1_0_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_2_0_2_i_out;
output   pixWindow_val_val_V_2_0_2_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_2_0_1_i_out;
output   pixWindow_val_val_V_2_0_1_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_2_0_0_i_out;
output   pixWindow_val_val_V_2_0_0_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_1_4_2_1_i_out;
output   pixWindow_val_val_V_1_4_2_1_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_1_4_1_1_i_out;
output   pixWindow_val_val_V_1_4_1_1_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_1_4_0_1_i_out;
output   pixWindow_val_val_V_1_4_0_1_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_1_3_2_i_out;
output   pixWindow_val_val_V_1_3_2_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_1_3_1_i_out;
output   pixWindow_val_val_V_1_3_1_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_1_3_0_i_out;
output   pixWindow_val_val_V_1_3_0_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_1_2_2_i_out;
output   pixWindow_val_val_V_1_2_2_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_1_2_1_i_out;
output   pixWindow_val_val_V_1_2_1_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_1_2_0_i_out;
output   pixWindow_val_val_V_1_2_0_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_1_1_2_i_out;
output   pixWindow_val_val_V_1_1_2_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_1_1_1_i_out;
output   pixWindow_val_val_V_1_1_1_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_1_1_0_i_out;
output   pixWindow_val_val_V_1_1_0_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_0_4_2_1_i_out;
output   pixWindow_val_val_V_0_4_2_1_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_0_4_1_1_i_out;
output   pixWindow_val_val_V_0_4_1_1_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_0_4_0_1_i_out;
output   pixWindow_val_val_V_0_4_0_1_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_0_3_2_i_out;
output   pixWindow_val_val_V_0_3_2_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_0_3_1_i_out;
output   pixWindow_val_val_V_0_3_1_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_0_3_0_i_out;
output   pixWindow_val_val_V_0_3_0_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_0_2_2_i_out;
output   pixWindow_val_val_V_0_2_2_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_0_2_1_i_out;
output   pixWindow_val_val_V_0_2_1_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_0_2_0_i_out;
output   pixWindow_val_val_V_0_2_0_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_0_1_2_i_out;
output   pixWindow_val_val_V_0_1_2_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_0_1_1_i_out;
output   pixWindow_val_val_V_0_1_1_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_0_1_0_i_out;
output   pixWindow_val_val_V_0_1_0_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_0_0_2_i_out;
output   pixWindow_val_val_V_0_0_2_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_0_0_1_i_out;
output   pixWindow_val_val_V_0_0_1_i_out_ap_vld;
output  [7:0] pixWindow_val_val_V_0_0_0_i_out;
output   pixWindow_val_val_V_0_0_0_i_out_ap_vld;

reg ap_idle;
reg imgG_read;
reg imgRB_write;
reg lineBuffer_val_V_0_i_ce0;
reg lineBuffer_val_V_0_i_we0;
reg lineBuffer_val_V_0_i_ce1;
reg lineBuffer_val_V_1_i_ce0;
reg lineBuffer_val_V_1_i_we0;
reg lineBuffer_val_V_1_i_ce1;
reg pixBuf_val_V_2_11_1_i_out_ap_vld;
reg pixBuf_val_V_2_10_1_i_out_ap_vld;
reg pixBuf_val_V_2_9_1_i_out_ap_vld;
reg pixBuf_val_V_2_8_1_i_out_ap_vld;
reg pixBuf_val_V_2_7_1_i_out_ap_vld;
reg pixBuf_val_V_2_6_1_i_out_ap_vld;
reg pixBuf_val_V_2_5_1_i_out_ap_vld;
reg pixBuf_val_V_2_4_1_i_out_ap_vld;
reg pixBuf_val_V_2_3_1_i_out_ap_vld;
reg pixBuf_val_V_2_2_1_i_out_ap_vld;
reg pixBuf_val_V_2_1_1_i_out_ap_vld;
reg pixBuf_val_V_2_0_1_i_out_ap_vld;
reg pixBuf_val_V_1_11_1_i_out_ap_vld;
reg pixBuf_val_V_1_10_1_i_out_ap_vld;
reg pixBuf_val_V_1_9_1_i_out_ap_vld;
reg pixBuf_val_V_1_8_1_i_out_ap_vld;
reg pixBuf_val_V_1_7_1_i_out_ap_vld;
reg pixBuf_val_V_1_6_1_i_out_ap_vld;
reg pixBuf_val_V_1_5_1_i_out_ap_vld;
reg pixBuf_val_V_1_4_1_i_out_ap_vld;
reg pixBuf_val_V_1_3_1_i_out_ap_vld;
reg pixBuf_val_V_1_2_1_i_out_ap_vld;
reg pixBuf_val_V_1_1_1_i_out_ap_vld;
reg pixBuf_val_V_1_0_1_i_out_ap_vld;
reg pixBuf_val_V_0_11_1_i_out_ap_vld;
reg pixBuf_val_V_0_10_1_i_out_ap_vld;
reg pixBuf_val_V_0_9_1_i_out_ap_vld;
reg pixBuf_val_V_0_8_1_i_out_ap_vld;
reg pixBuf_val_V_0_7_1_i_out_ap_vld;
reg pixBuf_val_V_0_6_1_i_out_ap_vld;
reg pixBuf_val_V_0_5_1_i_out_ap_vld;
reg pixBuf_val_V_0_4_1_i_out_ap_vld;
reg pixBuf_val_V_0_3_1_i_out_ap_vld;
reg pixBuf_val_V_0_2_1_i_out_ap_vld;
reg pixBuf_val_V_0_1_1_i_out_ap_vld;
reg pixBuf_val_V_0_0_1_i_out_ap_vld;
reg pixWindow_val_val_V_2_4_2_1_i_out_ap_vld;
reg pixWindow_val_val_V_2_4_1_1_i_out_ap_vld;
reg pixWindow_val_val_V_2_4_0_1_i_out_ap_vld;
reg pixWindow_val_val_V_2_3_2_i_out_ap_vld;
reg pixWindow_val_val_V_2_3_1_i_out_ap_vld;
reg pixWindow_val_val_V_2_3_0_i_out_ap_vld;
reg pixWindow_val_val_V_2_2_2_i_out_ap_vld;
reg pixWindow_val_val_V_2_2_1_i_out_ap_vld;
reg pixWindow_val_val_V_2_2_0_i_out_ap_vld;
reg pixWindow_val_val_V_2_1_2_i_out_ap_vld;
reg pixWindow_val_val_V_2_1_1_i_out_ap_vld;
reg pixWindow_val_val_V_2_1_0_i_out_ap_vld;
reg pixWindow_val_val_V_2_0_2_i_out_ap_vld;
reg pixWindow_val_val_V_2_0_1_i_out_ap_vld;
reg pixWindow_val_val_V_2_0_0_i_out_ap_vld;
reg pixWindow_val_val_V_1_4_2_1_i_out_ap_vld;
reg pixWindow_val_val_V_1_4_1_1_i_out_ap_vld;
reg pixWindow_val_val_V_1_4_0_1_i_out_ap_vld;
reg pixWindow_val_val_V_1_3_2_i_out_ap_vld;
reg pixWindow_val_val_V_1_3_1_i_out_ap_vld;
reg pixWindow_val_val_V_1_3_0_i_out_ap_vld;
reg pixWindow_val_val_V_1_2_2_i_out_ap_vld;
reg pixWindow_val_val_V_1_2_1_i_out_ap_vld;
reg pixWindow_val_val_V_1_2_0_i_out_ap_vld;
reg pixWindow_val_val_V_1_1_2_i_out_ap_vld;
reg pixWindow_val_val_V_1_1_1_i_out_ap_vld;
reg pixWindow_val_val_V_1_1_0_i_out_ap_vld;
reg pixWindow_val_val_V_0_4_2_1_i_out_ap_vld;
reg pixWindow_val_val_V_0_4_1_1_i_out_ap_vld;
reg pixWindow_val_val_V_0_4_0_1_i_out_ap_vld;
reg pixWindow_val_val_V_0_3_2_i_out_ap_vld;
reg pixWindow_val_val_V_0_3_1_i_out_ap_vld;
reg pixWindow_val_val_V_0_3_0_i_out_ap_vld;
reg pixWindow_val_val_V_0_2_2_i_out_ap_vld;
reg pixWindow_val_val_V_0_2_1_i_out_ap_vld;
reg pixWindow_val_val_V_0_2_0_i_out_ap_vld;
reg pixWindow_val_val_V_0_1_2_i_out_ap_vld;
reg pixWindow_val_val_V_0_1_1_i_out_ap_vld;
reg pixWindow_val_val_V_0_1_0_i_out_ap_vld;
reg pixWindow_val_val_V_0_0_2_i_out_ap_vld;
reg pixWindow_val_val_V_0_0_1_i_out_ap_vld;
reg pixWindow_val_val_V_0_0_0_i_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln585_reg_8605;
reg   [0:0] icmp_ln595_reg_8614;
wire   [0:0] cmp37_i_read_reg_8593;
reg    ap_predicate_op349_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
reg   [0:0] tmp_38_reg_8675;
reg   [0:0] tmp_38_reg_8675_pp0_iter4_reg;
reg    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln585_fu_3516_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    imgG_blk_n;
wire    ap_block_pp0_stage0;
reg    imgRB_blk_n;
reg   [7:0] downright_val_V_1_4_reg_2092;
reg   [7:0] downright_val_V_1_3_reg_2102;
reg   [7:0] downleft_val_V_1_1_reg_2112;
reg   [7:0] downleft_val_V_1_reg_2122;
reg   [7:0] center_val_V_1_3_reg_2213;
reg   [7:0] center_val_V_1_3_reg_2213_pp0_iter3_reg;
reg    ap_block_pp0_stage0_11001;
reg   [7:0] center_val_V_1_3_reg_2213_pp0_iter4_reg;
reg   [7:0] center_val_V_1_2_reg_2223;
reg   [7:0] center_val_V_1_2_reg_2223_pp0_iter3_reg;
reg   [7:0] center_val_V_1_2_reg_2223_pp0_iter4_reg;
reg   [7:0] center_val_V_1_1_reg_2233;
reg   [7:0] center_val_V_1_1_reg_2233_pp0_iter3_reg;
reg   [7:0] center_val_V_1_1_reg_2233_pp0_iter4_reg;
reg   [7:0] center_val_V_1_reg_2243;
reg   [7:0] center_val_V_1_reg_2243_pp0_iter3_reg;
reg   [7:0] center_val_V_1_reg_2243_pp0_iter4_reg;
reg   [7:0] upright_val_V_1_4_reg_2361;
reg   [7:0] upright_val_V_1_3_reg_2371;
reg   [7:0] upleft_val_V_1_1_reg_2381;
reg   [7:0] upleft_val_V_1_reg_2391;
reg   [7:0] center_val_V_2_3_reg_2473;
reg   [7:0] center_val_V_0_3_reg_2483;
reg   [7:0] center_val_V_2_2_reg_2493;
reg   [7:0] center_val_V_0_2_reg_2503;
reg   [7:0] center_val_V_2_1_reg_2513;
reg   [7:0] center_val_V_0_1_reg_2523;
reg   [7:0] center_val_V_2_reg_2533;
reg   [7:0] center_val_V_0_reg_2543;
wire   [0:0] icmp_ln724_i_read_reg_8597;
wire   [0:0] icmp_ln724_1_i_read_reg_8601;
reg   [0:0] icmp_ln585_reg_8605_pp0_iter1_reg;
reg   [0:0] icmp_ln585_reg_8605_pp0_iter2_reg;
reg   [0:0] icmp_ln585_reg_8605_pp0_iter3_reg;
reg   [0:0] icmp_ln585_reg_8605_pp0_iter4_reg;
wire   [63:0] zext_ln563_fu_3531_p1;
reg   [63:0] zext_ln563_reg_8609;
reg   [63:0] zext_ln563_reg_8609_pp0_iter1_reg;
wire   [0:0] icmp_ln595_fu_3547_p2;
reg   [0:0] icmp_ln595_reg_8614_pp0_iter1_reg;
reg   [9:0] lineBuffer_val_V_0_i_addr_reg_8618;
wire   [0:0] cmp110_i_fu_3556_p2;
reg   [0:0] cmp110_i_reg_8629;
reg   [0:0] cmp110_i_reg_8629_pp0_iter1_reg;
reg   [0:0] tmp_38_reg_8675_pp0_iter1_reg;
reg   [0:0] tmp_38_reg_8675_pp0_iter2_reg;
reg   [0:0] tmp_38_reg_8675_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_0_0_0_2_reg_8679;
reg   [7:0] pixWindow_val_val_V_0_0_0_2_reg_8679_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_0_0_1_2_reg_8685;
reg   [7:0] pixWindow_val_val_V_0_0_1_2_reg_8685_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_0_0_2_2_reg_8690;
reg   [7:0] pixWindow_val_val_V_0_0_2_2_reg_8690_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_0_1_0_2_reg_8696;
reg   [7:0] pixWindow_val_val_V_0_1_0_2_reg_8696_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_0_1_1_2_reg_8702;
reg   [7:0] pixWindow_val_val_V_0_1_1_2_reg_8702_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_0_1_2_2_reg_8707;
reg   [7:0] pixWindow_val_val_V_0_1_2_2_reg_8707_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_0_2_0_2_reg_8713;
reg   [7:0] pixWindow_val_val_V_0_2_0_2_reg_8713_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_0_2_1_2_reg_8719;
reg   [7:0] pixWindow_val_val_V_0_2_1_2_reg_8719_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_0_2_2_2_reg_8724;
reg   [7:0] pixWindow_val_val_V_0_2_2_2_reg_8724_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_0_3_0_2_reg_8730;
reg   [7:0] pixWindow_val_val_V_0_3_0_2_reg_8730_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_0_3_1_2_reg_8736;
reg   [7:0] pixWindow_val_val_V_0_3_1_2_reg_8736_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_0_3_2_2_reg_8741;
reg   [7:0] pixWindow_val_val_V_0_3_2_2_reg_8741_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_0_4_0_2_reg_8747;
reg   [7:0] pixWindow_val_val_V_0_4_0_2_reg_8747_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_0_4_1_2_reg_8752;
reg   [7:0] pixWindow_val_val_V_0_4_1_2_reg_8752_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_0_4_2_2_reg_8757;
reg   [7:0] pixWindow_val_val_V_0_4_2_2_reg_8757_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_1_1_0_2_reg_8762;
reg   [7:0] pixWindow_val_val_V_1_1_0_2_reg_8762_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_1_1_1_2_reg_8768;
reg   [7:0] pixWindow_val_val_V_1_1_1_2_reg_8768_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_1_1_2_2_reg_8773;
reg   [7:0] pixWindow_val_val_V_1_1_2_2_reg_8773_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_1_2_0_2_reg_8779;
reg   [7:0] pixWindow_val_val_V_1_2_0_2_reg_8779_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_1_2_1_2_reg_8785;
reg   [7:0] pixWindow_val_val_V_1_2_1_2_reg_8785_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_1_2_2_2_reg_8790;
reg   [7:0] pixWindow_val_val_V_1_2_2_2_reg_8790_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_1_3_0_2_reg_8796;
reg   [7:0] pixWindow_val_val_V_1_3_0_2_reg_8796_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_1_3_1_2_reg_8802;
reg   [7:0] pixWindow_val_val_V_1_3_1_2_reg_8802_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_1_3_2_2_reg_8807;
reg   [7:0] pixWindow_val_val_V_1_3_2_2_reg_8807_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_1_4_0_2_reg_8813;
reg   [7:0] pixWindow_val_val_V_1_4_0_2_reg_8813_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_1_4_1_2_reg_8819;
reg   [7:0] pixWindow_val_val_V_1_4_1_2_reg_8819_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_1_4_2_2_reg_8824;
reg   [7:0] pixWindow_val_val_V_1_4_2_2_reg_8824_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_2_0_0_2_reg_8830;
reg   [7:0] pixWindow_val_val_V_2_0_0_2_reg_8830_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_2_0_1_2_reg_8836;
reg   [7:0] pixWindow_val_val_V_2_0_1_2_reg_8836_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_2_0_2_2_reg_8841;
reg   [7:0] pixWindow_val_val_V_2_0_2_2_reg_8841_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_2_1_0_2_reg_8847;
reg   [7:0] pixWindow_val_val_V_2_1_0_2_reg_8847_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_2_1_1_2_reg_8853;
reg   [7:0] pixWindow_val_val_V_2_1_1_2_reg_8853_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_2_1_2_2_reg_8858;
reg   [7:0] pixWindow_val_val_V_2_1_2_2_reg_8858_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_2_2_0_2_reg_8864;
reg   [7:0] pixWindow_val_val_V_2_2_0_2_reg_8864_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_2_2_1_2_reg_8870;
reg   [7:0] pixWindow_val_val_V_2_2_1_2_reg_8870_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_2_2_2_2_reg_8875;
reg   [7:0] pixWindow_val_val_V_2_2_2_2_reg_8875_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_2_3_0_2_reg_8881;
reg   [7:0] pixWindow_val_val_V_2_3_0_2_reg_8881_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_2_3_1_2_reg_8887;
reg   [7:0] pixWindow_val_val_V_2_3_1_2_reg_8887_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_2_3_2_2_reg_8892;
reg   [7:0] pixWindow_val_val_V_2_3_2_2_reg_8892_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_2_4_0_2_reg_8898;
reg   [7:0] pixWindow_val_val_V_2_4_0_2_reg_8898_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_2_4_1_2_reg_8903;
reg   [7:0] pixWindow_val_val_V_2_4_1_2_reg_8903_pp0_iter3_reg;
reg   [7:0] pixWindow_val_val_V_2_4_2_2_reg_8908;
reg   [7:0] pixWindow_val_val_V_2_4_2_2_reg_8908_pp0_iter3_reg;
wire   [7:0] select_ln662_3_fu_4507_p3;
wire   [7:0] select_ln662_5_fu_4522_p3;
wire   [7:0] select_ln662_6_fu_4529_p3;
wire   [7:0] select_ln662_8_fu_4544_p3;
wire   [7:0] select_ln662_9_fu_4551_p3;
wire   [7:0] select_ln662_11_fu_4566_p3;
wire   [7:0] select_ln662_12_fu_4573_p3;
wire   [7:0] select_ln662_14_fu_4588_p3;
wire   [7:0] select_ln662_15_fu_4595_p3;
wire   [7:0] select_ln662_17_fu_4610_p3;
wire   [7:0] select_ln662_18_fu_4617_p3;
wire   [7:0] select_ln662_20_fu_4632_p3;
wire   [7:0] select_ln662_21_fu_4639_p3;
wire   [7:0] select_ln662_23_fu_4654_p3;
wire   [7:0] select_ln662_24_fu_4661_p3;
wire   [7:0] select_ln662_26_fu_4676_p3;
wire   [7:0] select_ln662_30_fu_4707_p3;
wire   [7:0] select_ln662_32_fu_4722_p3;
wire   [7:0] select_ln662_33_fu_4729_p3;
wire   [7:0] select_ln662_35_fu_4744_p3;
wire   [7:0] select_ln662_36_fu_4751_p3;
wire   [7:0] select_ln662_38_fu_4766_p3;
wire   [7:0] select_ln662_39_fu_4773_p3;
wire   [7:0] select_ln662_41_fu_4788_p3;
wire   [8:0] zext_ln1526_1_fu_4912_p1;
reg   [8:0] zext_ln1526_1_reg_9033;
wire   [8:0] zext_ln1526_2_fu_4948_p1;
reg   [8:0] zext_ln1526_2_reg_9038;
wire   [8:0] zext_ln1526_3_fu_4984_p1;
reg   [8:0] zext_ln1526_3_reg_9043;
wire   [8:0] zext_ln1526_4_fu_5020_p1;
reg   [8:0] zext_ln1526_4_reg_9048;
wire   [0:0] icmp_ln1057_fu_5056_p2;
reg   [0:0] icmp_ln1057_reg_9053;
wire   [0:0] icmp_ln1057_2_fu_5062_p2;
reg   [0:0] icmp_ln1057_2_reg_9059;
wire   [0:0] icmp_ln1057_3_fu_5068_p2;
reg   [0:0] icmp_ln1057_3_reg_9064;
wire   [0:0] icmp_ln1057_4_fu_5074_p2;
reg   [0:0] icmp_ln1057_4_reg_9069;
wire   [0:0] icmp_ln1057_5_fu_5080_p2;
reg   [0:0] icmp_ln1057_5_reg_9074;
wire   [0:0] icmp_ln1057_6_fu_5086_p2;
reg   [0:0] icmp_ln1057_6_reg_9079;
wire   [8:0] zext_ln1526_11_fu_5096_p1;
reg   [8:0] zext_ln1526_11_reg_9084;
wire   [8:0] zext_ln1526_12_fu_5132_p1;
reg   [8:0] zext_ln1526_12_reg_9089;
wire   [8:0] zext_ln1526_13_fu_5168_p1;
reg   [8:0] zext_ln1526_13_reg_9094;
wire   [8:0] zext_ln1526_14_fu_5204_p1;
reg   [8:0] zext_ln1526_14_reg_9099;
wire   [0:0] icmp_ln1057_7_fu_5240_p2;
reg   [0:0] icmp_ln1057_7_reg_9104;
wire   [0:0] icmp_ln1057_8_fu_5246_p2;
reg   [0:0] icmp_ln1057_8_reg_9110;
wire   [0:0] icmp_ln1057_9_fu_5252_p2;
reg   [0:0] icmp_ln1057_9_reg_9115;
wire   [0:0] icmp_ln1057_10_fu_5258_p2;
reg   [0:0] icmp_ln1057_10_reg_9120;
wire   [0:0] icmp_ln1057_11_fu_5264_p2;
reg   [0:0] icmp_ln1057_11_reg_9125;
wire   [0:0] icmp_ln1057_12_fu_5270_p2;
reg   [0:0] icmp_ln1057_12_reg_9130;
wire   [8:0] zext_ln1526_21_fu_5280_p1;
reg   [8:0] zext_ln1526_21_reg_9135;
wire   [8:0] zext_ln1526_22_fu_5316_p1;
reg   [8:0] zext_ln1526_22_reg_9140;
wire   [0:0] icmp_ln1057_13_fu_5424_p2;
reg   [0:0] icmp_ln1057_13_reg_9145;
wire   [0:0] icmp_ln1057_14_fu_5430_p2;
reg   [0:0] icmp_ln1057_14_reg_9151;
wire   [0:0] icmp_ln1057_15_fu_5436_p2;
reg   [0:0] icmp_ln1057_15_reg_9156;
wire   [0:0] icmp_ln1057_16_fu_5442_p2;
reg   [0:0] icmp_ln1057_16_reg_9161;
wire   [0:0] icmp_ln1057_17_fu_5448_p2;
reg   [0:0] icmp_ln1057_17_reg_9166;
wire   [0:0] icmp_ln1057_18_fu_5454_p2;
reg   [0:0] icmp_ln1057_18_reg_9171;
wire   [8:0] sub_ln1526_22_fu_5475_p2;
reg   [8:0] sub_ln1526_22_reg_9176;
wire   [8:0] sub_ln1526_23_fu_5496_p2;
reg   [8:0] sub_ln1526_23_reg_9181;
wire   [8:0] zext_ln1526_31_fu_5506_p1;
reg   [8:0] zext_ln1526_31_reg_9186;
wire   [8:0] zext_ln1526_32_fu_5542_p1;
reg   [8:0] zext_ln1526_32_reg_9191;
wire   [0:0] icmp_ln1057_19_fu_5650_p2;
reg   [0:0] icmp_ln1057_19_reg_9196;
wire   [0:0] icmp_ln1057_20_fu_5656_p2;
reg   [0:0] icmp_ln1057_20_reg_9202;
wire   [0:0] icmp_ln1057_21_fu_5662_p2;
reg   [0:0] icmp_ln1057_21_reg_9207;
wire   [0:0] icmp_ln1057_22_fu_5668_p2;
reg   [0:0] icmp_ln1057_22_reg_9212;
wire   [0:0] icmp_ln1057_23_fu_5674_p2;
reg   [0:0] icmp_ln1057_23_reg_9217;
wire   [0:0] icmp_ln1057_24_fu_5680_p2;
reg   [0:0] icmp_ln1057_24_reg_9222;
wire   [8:0] sub_ln1526_30_fu_5701_p2;
reg   [8:0] sub_ln1526_30_reg_9227;
wire   [8:0] sub_ln1526_31_fu_5722_p2;
reg   [8:0] sub_ln1526_31_reg_9232;
wire   [5:0] select_ln752_fu_6024_p3;
wire   [9:0] add_ln1525_fu_6107_p2;
reg   [9:0] add_ln1525_reg_9241;
wire   [9:0] add_ln1543_fu_6189_p2;
reg   [9:0] add_ln1543_reg_9246;
wire   [5:0] select_ln752_1_fu_6281_p3;
wire   [9:0] add_ln1525_24_fu_6364_p2;
reg   [9:0] add_ln1525_24_reg_9255;
wire   [9:0] add_ln1543_2_fu_6446_p2;
reg   [9:0] add_ln1543_2_reg_9260;
wire   [5:0] select_ln752_2_fu_6538_p3;
wire   [9:0] add_ln1525_25_fu_6621_p2;
reg   [9:0] add_ln1525_25_reg_9269;
wire   [9:0] add_ln1543_4_fu_6661_p2;
reg   [9:0] add_ln1543_4_reg_9274;
wire   [5:0] select_ln752_3_fu_6753_p3;
wire   [9:0] add_ln1525_26_fu_6836_p2;
reg   [9:0] add_ln1525_26_reg_9283;
wire   [9:0] add_ln1543_6_fu_6876_p2;
reg   [9:0] add_ln1543_6_reg_9288;
wire   [9:0] zext_ln717_fu_6882_p1;
wire   [9:0] zext_ln724_fu_6886_p1;
wire   [7:0] tmp_2_i_fu_6890_p5;
reg   [7:0] tmp_2_i_reg_9303;
wire   [9:0] sub_ln70_fu_6965_p2;
reg   [9:0] sub_ln70_reg_9308;
wire   [9:0] zext_ln717_1_fu_6971_p1;
wire   [9:0] zext_ln724_1_fu_6975_p1;
wire   [7:0] tmp_i_181_fu_6979_p5;
reg   [7:0] tmp_i_181_reg_9324;
wire   [9:0] sub_ln70_1_fu_7054_p2;
reg   [9:0] sub_ln70_1_reg_9329;
wire   [9:0] zext_ln717_2_fu_7060_p1;
wire   [9:0] zext_ln724_2_fu_7064_p1;
wire   [7:0] tmp_1_i_fu_7068_p5;
reg   [7:0] tmp_1_i_reg_9345;
wire   [9:0] sub_ln70_2_fu_7143_p2;
reg   [9:0] sub_ln70_2_reg_9350;
wire   [9:0] zext_ln717_3_fu_7149_p1;
wire   [9:0] zext_ln724_3_fu_7153_p1;
wire   [7:0] tmp_14_i_fu_7157_p5;
reg   [7:0] tmp_14_i_reg_9366;
wire   [9:0] sub_ln70_3_fu_7232_p2;
reg   [9:0] sub_ln70_3_reg_9371;
reg    ap_condition_exit_pp0_iter2_stage0;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_2_7_2_2_i_phi_fu_1987_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_7_2_2_i_reg_1984;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_2_7_1_2_i_phi_fu_1996_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_7_1_2_i_reg_1993;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_2_7_0_2_i_phi_fu_2005_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_7_0_2_i_reg_2002;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_2_6_2_2_i_phi_fu_2014_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_6_2_2_i_reg_2011;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_2_6_1_2_i_phi_fu_2023_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_6_1_2_i_reg_2020;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_2_6_0_2_i_phi_fu_2032_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_6_0_2_i_reg_2029;
reg   [7:0] ap_phi_mux_downright_val_V_2_2_phi_fu_2041_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_downright_val_V_2_2_reg_2038;
reg   [7:0] ap_phi_mux_downright_val_V_1_2_phi_fu_2050_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_downright_val_V_1_2_reg_2047;
reg   [7:0] ap_phi_mux_downright_val_V_0_2_phi_fu_2059_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_downright_val_V_0_2_reg_2056;
reg   [7:0] ap_phi_mux_downright_val_V_2_phi_fu_2068_p4;
wire   [7:0] select_ln662_27_fu_4683_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_downright_val_V_2_reg_2065;
reg   [7:0] ap_phi_mux_downright_val_V_1_phi_fu_2077_p4;
wire   [7:0] select_ln662_28_fu_4691_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_downright_val_V_1_reg_2074;
reg   [7:0] ap_phi_mux_downright_val_V_0_phi_fu_2086_p4;
wire   [7:0] select_ln662_29_fu_4699_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_downright_val_V_0_reg_2083;
reg   [7:0] ap_phi_mux_downright_val_V_1_4_phi_fu_2095_p4;
wire   [7:0] select_ln662_31_fu_4714_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_downright_val_V_1_4_reg_2092;
reg   [7:0] ap_phi_mux_downright_val_V_1_3_phi_fu_2105_p4;
wire   [7:0] select_ln662_34_fu_4736_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_downright_val_V_1_3_reg_2102;
reg   [7:0] ap_phi_mux_downleft_val_V_1_1_phi_fu_2115_p4;
wire   [7:0] select_ln662_37_fu_4758_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_downleft_val_V_1_1_reg_2112;
reg   [7:0] ap_phi_mux_downleft_val_V_1_phi_fu_2125_p4;
wire   [7:0] select_ln662_40_fu_4780_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_downleft_val_V_1_reg_2122;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_1_7_2_2_i_phi_fu_2135_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_7_2_2_i_reg_2132;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_1_7_1_2_i_phi_fu_2144_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_7_1_2_i_reg_2141;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_1_7_0_2_i_phi_fu_2153_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_7_0_2_i_reg_2150;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_1_6_2_2_i_phi_fu_2162_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_6_2_2_i_reg_2159;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_1_6_1_2_i_phi_fu_2171_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_6_1_2_i_reg_2168;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_1_6_0_2_i_phi_fu_2180_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_6_0_2_i_reg_2177;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_1_5_2_2_i_phi_fu_2189_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_5_2_2_i_reg_2186;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_1_5_1_2_i_phi_fu_2198_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_5_1_2_i_reg_2195;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_1_5_0_2_i_phi_fu_2207_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_5_0_2_i_reg_2204;
reg   [7:0] ap_phi_mux_center_val_V_1_3_phi_fu_2216_p4;
wire   [7:0] select_ln662_16_fu_4602_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_center_val_V_1_3_reg_2213;
reg   [7:0] ap_phi_mux_center_val_V_1_2_phi_fu_2226_p4;
wire   [7:0] select_ln662_19_fu_4624_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_center_val_V_1_2_reg_2223;
reg   [7:0] ap_phi_mux_center_val_V_1_1_phi_fu_2236_p4;
wire   [7:0] select_ln662_22_fu_4646_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_center_val_V_1_1_reg_2233;
reg   [7:0] ap_phi_mux_center_val_V_1_phi_fu_2246_p4;
wire   [7:0] select_ln662_25_fu_4668_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_center_val_V_1_reg_2243;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_0_7_2_2_i_phi_fu_2256_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_7_2_2_i_reg_2253;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_0_7_1_2_i_phi_fu_2265_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_7_1_2_i_reg_2262;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_0_7_0_2_i_phi_fu_2274_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_7_0_2_i_reg_2271;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_0_6_2_2_i_phi_fu_2283_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_6_2_2_i_reg_2280;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_0_6_1_2_i_phi_fu_2292_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_6_1_2_i_reg_2289;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_0_6_0_2_i_phi_fu_2301_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_6_0_2_i_reg_2298;
reg   [7:0] ap_phi_mux_upright_val_V_2_2_phi_fu_2310_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_upright_val_V_2_2_reg_2307;
reg   [7:0] ap_phi_mux_upright_val_V_1_2_phi_fu_2319_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_upright_val_V_1_2_reg_2316;
reg   [7:0] ap_phi_mux_upright_val_V_0_2_phi_fu_2328_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_upright_val_V_0_2_reg_2325;
reg   [7:0] ap_phi_mux_upright_val_V_2_phi_fu_2337_p4;
wire   [7:0] select_ln662_fu_4483_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_upright_val_V_2_reg_2334;
reg   [7:0] ap_phi_mux_upright_val_V_1_phi_fu_2346_p4;
wire   [7:0] select_ln662_1_fu_4491_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_upright_val_V_1_reg_2343;
reg   [7:0] ap_phi_mux_upright_val_V_0_phi_fu_2355_p4;
wire   [7:0] select_ln662_2_fu_4499_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_upright_val_V_0_reg_2352;
reg   [7:0] ap_phi_mux_upright_val_V_1_4_phi_fu_2364_p4;
wire   [7:0] select_ln662_4_fu_4514_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_upright_val_V_1_4_reg_2361;
reg   [7:0] ap_phi_mux_upright_val_V_1_3_phi_fu_2374_p4;
wire   [7:0] select_ln662_7_fu_4536_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_upright_val_V_1_3_reg_2371;
reg   [7:0] ap_phi_mux_upleft_val_V_1_1_phi_fu_2384_p4;
wire   [7:0] select_ln662_10_fu_4558_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_upleft_val_V_1_1_reg_2381;
reg   [7:0] ap_phi_mux_upleft_val_V_1_phi_fu_2394_p4;
wire   [7:0] select_ln662_13_fu_4580_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_upleft_val_V_1_reg_2391;
wire   [7:0] ap_phi_reg_pp0_iter0_downright_val_V_2_4_reg_2401;
reg   [7:0] ap_phi_reg_pp0_iter1_downright_val_V_2_4_reg_2401;
reg   [7:0] ap_phi_reg_pp0_iter2_downright_val_V_2_4_reg_2401;
reg   [7:0] ap_phi_reg_pp0_iter3_downright_val_V_2_4_reg_2401;
wire   [7:0] ap_phi_reg_pp0_iter0_downright_val_V_0_4_reg_2410;
reg   [7:0] ap_phi_reg_pp0_iter1_downright_val_V_0_4_reg_2410;
reg   [7:0] ap_phi_reg_pp0_iter2_downright_val_V_0_4_reg_2410;
reg   [7:0] ap_phi_reg_pp0_iter3_downright_val_V_0_4_reg_2410;
wire   [7:0] ap_phi_reg_pp0_iter0_downright_val_V_2_3_reg_2419;
reg   [7:0] ap_phi_reg_pp0_iter1_downright_val_V_2_3_reg_2419;
reg   [7:0] ap_phi_reg_pp0_iter2_downright_val_V_2_3_reg_2419;
reg   [7:0] ap_phi_reg_pp0_iter3_downright_val_V_2_3_reg_2419;
wire   [7:0] ap_phi_reg_pp0_iter0_downright_val_V_0_3_reg_2428;
reg   [7:0] ap_phi_reg_pp0_iter1_downright_val_V_0_3_reg_2428;
reg   [7:0] ap_phi_reg_pp0_iter2_downright_val_V_0_3_reg_2428;
reg   [7:0] ap_phi_reg_pp0_iter3_downright_val_V_0_3_reg_2428;
wire   [7:0] ap_phi_reg_pp0_iter0_downleft_val_V_2_1_reg_2437;
reg   [7:0] ap_phi_reg_pp0_iter1_downleft_val_V_2_1_reg_2437;
reg   [7:0] ap_phi_reg_pp0_iter2_downleft_val_V_2_1_reg_2437;
reg   [7:0] ap_phi_reg_pp0_iter3_downleft_val_V_2_1_reg_2437;
wire   [7:0] ap_phi_reg_pp0_iter0_downleft_val_V_0_1_reg_2446;
reg   [7:0] ap_phi_reg_pp0_iter1_downleft_val_V_0_1_reg_2446;
reg   [7:0] ap_phi_reg_pp0_iter2_downleft_val_V_0_1_reg_2446;
reg   [7:0] ap_phi_reg_pp0_iter3_downleft_val_V_0_1_reg_2446;
wire   [7:0] ap_phi_reg_pp0_iter0_downleft_val_V_2_reg_2455;
reg   [7:0] ap_phi_reg_pp0_iter1_downleft_val_V_2_reg_2455;
reg   [7:0] ap_phi_reg_pp0_iter2_downleft_val_V_2_reg_2455;
reg   [7:0] ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_2455;
wire   [7:0] ap_phi_reg_pp0_iter0_downleft_val_V_0_reg_2464;
reg   [7:0] ap_phi_reg_pp0_iter1_downleft_val_V_0_reg_2464;
reg   [7:0] ap_phi_reg_pp0_iter2_downleft_val_V_0_reg_2464;
reg   [7:0] ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_2464;
wire   [7:0] ap_phi_reg_pp0_iter0_center_val_V_2_3_reg_2473;
reg   [7:0] ap_phi_reg_pp0_iter1_center_val_V_2_3_reg_2473;
reg   [7:0] ap_phi_reg_pp0_iter2_center_val_V_2_3_reg_2473;
reg   [7:0] ap_phi_reg_pp0_iter3_center_val_V_2_3_reg_2473;
wire   [7:0] ap_phi_reg_pp0_iter0_center_val_V_0_3_reg_2483;
reg   [7:0] ap_phi_reg_pp0_iter1_center_val_V_0_3_reg_2483;
reg   [7:0] ap_phi_reg_pp0_iter2_center_val_V_0_3_reg_2483;
reg   [7:0] ap_phi_reg_pp0_iter3_center_val_V_0_3_reg_2483;
wire   [7:0] ap_phi_reg_pp0_iter0_center_val_V_2_2_reg_2493;
reg   [7:0] ap_phi_reg_pp0_iter1_center_val_V_2_2_reg_2493;
reg   [7:0] ap_phi_reg_pp0_iter2_center_val_V_2_2_reg_2493;
reg   [7:0] ap_phi_reg_pp0_iter3_center_val_V_2_2_reg_2493;
wire   [7:0] ap_phi_reg_pp0_iter0_center_val_V_0_2_reg_2503;
reg   [7:0] ap_phi_reg_pp0_iter1_center_val_V_0_2_reg_2503;
reg   [7:0] ap_phi_reg_pp0_iter2_center_val_V_0_2_reg_2503;
reg   [7:0] ap_phi_reg_pp0_iter3_center_val_V_0_2_reg_2503;
wire   [7:0] ap_phi_reg_pp0_iter0_center_val_V_2_1_reg_2513;
reg   [7:0] ap_phi_reg_pp0_iter1_center_val_V_2_1_reg_2513;
reg   [7:0] ap_phi_reg_pp0_iter2_center_val_V_2_1_reg_2513;
reg   [7:0] ap_phi_reg_pp0_iter3_center_val_V_2_1_reg_2513;
wire   [7:0] ap_phi_reg_pp0_iter0_center_val_V_0_1_reg_2523;
reg   [7:0] ap_phi_reg_pp0_iter1_center_val_V_0_1_reg_2523;
reg   [7:0] ap_phi_reg_pp0_iter2_center_val_V_0_1_reg_2523;
reg   [7:0] ap_phi_reg_pp0_iter3_center_val_V_0_1_reg_2523;
wire   [7:0] ap_phi_reg_pp0_iter0_center_val_V_2_reg_2533;
reg   [7:0] ap_phi_reg_pp0_iter1_center_val_V_2_reg_2533;
reg   [7:0] ap_phi_reg_pp0_iter2_center_val_V_2_reg_2533;
reg   [7:0] ap_phi_reg_pp0_iter3_center_val_V_2_reg_2533;
wire   [7:0] ap_phi_reg_pp0_iter0_center_val_V_0_reg_2543;
reg   [7:0] ap_phi_reg_pp0_iter1_center_val_V_0_reg_2543;
reg   [7:0] ap_phi_reg_pp0_iter2_center_val_V_0_reg_2543;
reg   [7:0] ap_phi_reg_pp0_iter3_center_val_V_0_reg_2543;
wire   [7:0] ap_phi_reg_pp0_iter0_upright_val_V_2_4_reg_2553;
reg   [7:0] ap_phi_reg_pp0_iter1_upright_val_V_2_4_reg_2553;
reg   [7:0] ap_phi_reg_pp0_iter2_upright_val_V_2_4_reg_2553;
reg   [7:0] ap_phi_reg_pp0_iter3_upright_val_V_2_4_reg_2553;
wire   [7:0] ap_phi_reg_pp0_iter0_upright_val_V_0_4_reg_2562;
reg   [7:0] ap_phi_reg_pp0_iter1_upright_val_V_0_4_reg_2562;
reg   [7:0] ap_phi_reg_pp0_iter2_upright_val_V_0_4_reg_2562;
reg   [7:0] ap_phi_reg_pp0_iter3_upright_val_V_0_4_reg_2562;
wire   [7:0] ap_phi_reg_pp0_iter0_upright_val_V_2_3_reg_2571;
reg   [7:0] ap_phi_reg_pp0_iter1_upright_val_V_2_3_reg_2571;
reg   [7:0] ap_phi_reg_pp0_iter2_upright_val_V_2_3_reg_2571;
reg   [7:0] ap_phi_reg_pp0_iter3_upright_val_V_2_3_reg_2571;
wire   [7:0] ap_phi_reg_pp0_iter0_upright_val_V_0_3_reg_2580;
reg   [7:0] ap_phi_reg_pp0_iter1_upright_val_V_0_3_reg_2580;
reg   [7:0] ap_phi_reg_pp0_iter2_upright_val_V_0_3_reg_2580;
reg   [7:0] ap_phi_reg_pp0_iter3_upright_val_V_0_3_reg_2580;
wire   [7:0] ap_phi_reg_pp0_iter0_upleft_val_V_2_1_reg_2589;
reg   [7:0] ap_phi_reg_pp0_iter1_upleft_val_V_2_1_reg_2589;
reg   [7:0] ap_phi_reg_pp0_iter2_upleft_val_V_2_1_reg_2589;
reg   [7:0] ap_phi_reg_pp0_iter3_upleft_val_V_2_1_reg_2589;
wire   [7:0] ap_phi_reg_pp0_iter0_upleft_val_V_0_1_reg_2598;
reg   [7:0] ap_phi_reg_pp0_iter1_upleft_val_V_0_1_reg_2598;
reg   [7:0] ap_phi_reg_pp0_iter2_upleft_val_V_0_1_reg_2598;
reg   [7:0] ap_phi_reg_pp0_iter3_upleft_val_V_0_1_reg_2598;
wire   [7:0] ap_phi_reg_pp0_iter0_upleft_val_V_2_reg_2607;
reg   [7:0] ap_phi_reg_pp0_iter1_upleft_val_V_2_reg_2607;
reg   [7:0] ap_phi_reg_pp0_iter2_upleft_val_V_2_reg_2607;
reg   [7:0] ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_2607;
wire   [7:0] ap_phi_reg_pp0_iter0_upleft_val_V_0_reg_2616;
reg   [7:0] ap_phi_reg_pp0_iter1_upleft_val_V_0_reg_2616;
reg   [7:0] ap_phi_reg_pp0_iter2_upleft_val_V_0_reg_2616;
reg   [7:0] ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_2616;
reg   [0:0] ap_phi_mux_en_rgd_V_3_0_i_phi_fu_2628_p14;
wire   [0:0] ap_phi_reg_pp0_iter3_en_rgd_V_3_0_i_reg_2625;
reg   [0:0] ap_phi_mux_en_rgd_V_2_0_i_phi_fu_2654_p14;
wire   [0:0] ap_phi_reg_pp0_iter3_en_rgd_V_2_0_i_reg_2651;
reg   [0:0] ap_phi_mux_en_rgd_V_1_0_i_phi_fu_2680_p14;
wire   [0:0] ap_phi_reg_pp0_iter3_en_rgd_V_1_0_i_reg_2677;
reg   [0:0] ap_phi_mux_en_rgd_V_0_i_phi_fu_2706_p14;
wire   [0:0] ap_phi_reg_pp0_iter3_en_rgd_V_0_i_reg_2703;
reg   [0:0] ap_phi_mux_en_rgd_V_3_1_i_phi_fu_2732_p14;
wire   [0:0] ap_phi_reg_pp0_iter3_en_rgd_V_3_1_i_reg_2729;
reg   [0:0] ap_phi_mux_en_rgd_V_2_1_i_phi_fu_2758_p14;
wire   [0:0] ap_phi_reg_pp0_iter3_en_rgd_V_2_1_i_reg_2755;
reg   [0:0] ap_phi_mux_en_rgd_V_1_1_i_phi_fu_2784_p14;
wire   [0:0] ap_phi_reg_pp0_iter3_en_rgd_V_1_1_i_reg_2781;
reg   [0:0] ap_phi_mux_en_rgd_V_152_i_phi_fu_2810_p14;
wire   [0:0] ap_phi_reg_pp0_iter3_en_rgd_V_152_i_reg_2807;
reg   [0:0] ap_phi_mux_en_rgd_V_3_2_i_phi_fu_2836_p14;
wire   [0:0] ap_phi_reg_pp0_iter3_en_rgd_V_3_2_i_reg_2833;
reg   [0:0] ap_phi_mux_en_rgd_V_2_2_i_phi_fu_2862_p14;
wire   [0:0] ap_phi_reg_pp0_iter3_en_rgd_V_2_2_i_reg_2859;
reg   [0:0] ap_phi_mux_en_rgd_V_1_2_i_phi_fu_2888_p14;
wire   [0:0] ap_phi_reg_pp0_iter3_en_rgd_V_1_2_i_reg_2885;
reg   [0:0] ap_phi_mux_en_rgd_V_263_i_phi_fu_2914_p14;
wire   [0:0] ap_phi_reg_pp0_iter3_en_rgd_V_263_i_reg_2911;
reg   [0:0] ap_phi_mux_en_rgd_V_3_3_i_phi_fu_2940_p14;
wire   [0:0] ap_phi_reg_pp0_iter3_en_rgd_V_3_3_i_reg_2937;
reg   [0:0] ap_phi_mux_en_rgd_V_2_3_i_phi_fu_2966_p14;
wire   [0:0] ap_phi_reg_pp0_iter3_en_rgd_V_2_3_i_reg_2963;
reg   [0:0] ap_phi_mux_en_rgd_V_1_3_i_phi_fu_2992_p14;
wire   [0:0] ap_phi_reg_pp0_iter3_en_rgd_V_1_3_i_reg_2989;
reg   [0:0] ap_phi_mux_en_rgd_V_373_i_phi_fu_3018_p14;
wire   [0:0] ap_phi_reg_pp0_iter3_en_rgd_V_373_i_reg_3015;
reg   [9:0] ap_phi_mux_r_4_0_i_phi_fu_3044_p4;
wire   [9:0] select_ln573_fu_7241_p3;
reg   [9:0] ap_phi_reg_pp0_iter5_r_4_0_i_reg_3041;
wire   [9:0] ap_phi_reg_pp0_iter0_r_4_0_i_reg_3041;
reg   [9:0] ap_phi_reg_pp0_iter1_r_4_0_i_reg_3041;
reg   [9:0] ap_phi_reg_pp0_iter2_r_4_0_i_reg_3041;
reg   [9:0] ap_phi_reg_pp0_iter3_r_4_0_i_reg_3041;
reg   [9:0] ap_phi_reg_pp0_iter4_r_4_0_i_reg_3041;
reg   [9:0] ap_phi_mux_b_2_0_i_phi_fu_3053_p4;
wire   [9:0] select_ln573_1_fu_7248_p3;
reg   [9:0] ap_phi_reg_pp0_iter5_b_2_0_i_reg_3050;
wire   [9:0] ap_phi_reg_pp0_iter0_b_2_0_i_reg_3050;
reg   [9:0] ap_phi_reg_pp0_iter1_b_2_0_i_reg_3050;
reg   [9:0] ap_phi_reg_pp0_iter2_b_2_0_i_reg_3050;
reg   [9:0] ap_phi_reg_pp0_iter3_b_2_0_i_reg_3050;
reg   [9:0] ap_phi_reg_pp0_iter4_b_2_0_i_reg_3050;
reg   [9:0] ap_phi_mux_r_4_1_i_phi_fu_3062_p4;
wire   [9:0] select_ln573_2_fu_7370_p3;
reg   [9:0] ap_phi_reg_pp0_iter5_r_4_1_i_reg_3059;
wire   [9:0] ap_phi_reg_pp0_iter0_r_4_1_i_reg_3059;
reg   [9:0] ap_phi_reg_pp0_iter1_r_4_1_i_reg_3059;
reg   [9:0] ap_phi_reg_pp0_iter2_r_4_1_i_reg_3059;
reg   [9:0] ap_phi_reg_pp0_iter3_r_4_1_i_reg_3059;
reg   [9:0] ap_phi_reg_pp0_iter4_r_4_1_i_reg_3059;
reg   [9:0] ap_phi_mux_b_2_1_i_phi_fu_3071_p4;
wire   [9:0] select_ln573_3_fu_7377_p3;
reg   [9:0] ap_phi_reg_pp0_iter5_b_2_1_i_reg_3068;
wire   [9:0] ap_phi_reg_pp0_iter0_b_2_1_i_reg_3068;
reg   [9:0] ap_phi_reg_pp0_iter1_b_2_1_i_reg_3068;
reg   [9:0] ap_phi_reg_pp0_iter2_b_2_1_i_reg_3068;
reg   [9:0] ap_phi_reg_pp0_iter3_b_2_1_i_reg_3068;
reg   [9:0] ap_phi_reg_pp0_iter4_b_2_1_i_reg_3068;
reg   [9:0] ap_phi_mux_r_4_2_i_phi_fu_3080_p4;
wire   [9:0] select_ln573_4_fu_7499_p3;
reg   [9:0] ap_phi_reg_pp0_iter5_r_4_2_i_reg_3077;
wire   [9:0] ap_phi_reg_pp0_iter0_r_4_2_i_reg_3077;
reg   [9:0] ap_phi_reg_pp0_iter1_r_4_2_i_reg_3077;
reg   [9:0] ap_phi_reg_pp0_iter2_r_4_2_i_reg_3077;
reg   [9:0] ap_phi_reg_pp0_iter3_r_4_2_i_reg_3077;
reg   [9:0] ap_phi_reg_pp0_iter4_r_4_2_i_reg_3077;
reg   [9:0] ap_phi_mux_b_2_2_i_phi_fu_3089_p4;
wire   [9:0] select_ln573_5_fu_7506_p3;
reg   [9:0] ap_phi_reg_pp0_iter5_b_2_2_i_reg_3086;
wire   [9:0] ap_phi_reg_pp0_iter0_b_2_2_i_reg_3086;
reg   [9:0] ap_phi_reg_pp0_iter1_b_2_2_i_reg_3086;
reg   [9:0] ap_phi_reg_pp0_iter2_b_2_2_i_reg_3086;
reg   [9:0] ap_phi_reg_pp0_iter3_b_2_2_i_reg_3086;
reg   [9:0] ap_phi_reg_pp0_iter4_b_2_2_i_reg_3086;
reg   [9:0] ap_phi_mux_r_4_3_i_phi_fu_3098_p4;
wire   [9:0] select_ln573_6_fu_7628_p3;
reg   [9:0] ap_phi_reg_pp0_iter5_r_4_3_i_reg_3095;
wire   [9:0] ap_phi_reg_pp0_iter0_r_4_3_i_reg_3095;
reg   [9:0] ap_phi_reg_pp0_iter1_r_4_3_i_reg_3095;
reg   [9:0] ap_phi_reg_pp0_iter2_r_4_3_i_reg_3095;
reg   [9:0] ap_phi_reg_pp0_iter3_r_4_3_i_reg_3095;
reg   [9:0] ap_phi_reg_pp0_iter4_r_4_3_i_reg_3095;
reg   [9:0] ap_phi_mux_b_2_3_i_phi_fu_3107_p4;
wire   [9:0] select_ln573_7_fu_7635_p3;
reg   [9:0] ap_phi_reg_pp0_iter5_b_2_3_i_reg_3104;
wire   [9:0] ap_phi_reg_pp0_iter0_b_2_3_i_reg_3104;
reg   [9:0] ap_phi_reg_pp0_iter1_b_2_3_i_reg_3104;
reg   [9:0] ap_phi_reg_pp0_iter2_b_2_3_i_reg_3104;
reg   [9:0] ap_phi_reg_pp0_iter3_b_2_3_i_reg_3104;
reg   [9:0] ap_phi_reg_pp0_iter4_b_2_3_i_reg_3104;
reg   [11:0] x_fu_534;
wire    ap_loop_init;
reg   [11:0] ap_sig_allocacmp_x_load;
reg   [11:0] ap_sig_allocacmp_x_load_1;
reg   [11:0] ap_sig_allocacmp_x_load_2;
wire   [11:0] x_4_fu_3579_p2;
reg   [9:0] z_fu_538;
reg   [9:0] ap_sig_allocacmp_z_1;
wire   [9:0] add_ln590_fu_3522_p2;
reg   [7:0] pixWindow_val_val_V_0_0_0_fu_542;
reg   [7:0] pixWindow_val_val_V_0_0_1_fu_546;
reg   [7:0] pixWindow_val_val_V_0_0_2_fu_550;
reg   [7:0] pixWindow_val_val_V_0_1_0_fu_554;
reg   [7:0] pixWindow_val_val_V_0_1_1_fu_558;
reg   [7:0] pixWindow_val_val_V_0_1_2_fu_562;
reg   [7:0] pixWindow_val_val_V_0_2_0_fu_566;
reg   [7:0] pixWindow_val_val_V_0_2_1_fu_570;
reg   [7:0] pixWindow_val_val_V_0_2_2_fu_574;
reg   [7:0] pixWindow_val_val_V_0_3_0_fu_578;
reg   [7:0] pixWindow_val_val_V_0_3_1_fu_582;
reg   [7:0] pixWindow_val_val_V_0_3_2_fu_586;
reg   [7:0] pixWindow_val_val_V_0_4_0_fu_590;
reg   [7:0] pixWindow_val_val_V_0_4_1_fu_594;
reg   [7:0] pixWindow_val_val_V_0_4_2_fu_598;
reg   [7:0] pixWindow_val_val_V_1_1_0_fu_602;
reg   [7:0] pixWindow_val_val_V_1_1_1_fu_606;
reg   [7:0] pixWindow_val_val_V_1_1_2_fu_610;
reg   [7:0] pixWindow_val_val_V_1_2_0_fu_614;
reg   [7:0] pixWindow_val_val_V_1_2_1_fu_618;
reg   [7:0] pixWindow_val_val_V_1_2_2_fu_622;
reg   [7:0] pixWindow_val_val_V_1_3_0_fu_626;
reg   [7:0] pixWindow_val_val_V_1_3_1_fu_630;
reg   [7:0] pixWindow_val_val_V_1_3_2_fu_634;
reg   [7:0] pixWindow_val_val_V_1_4_0_fu_638;
reg   [7:0] pixWindow_val_val_V_1_4_1_fu_642;
reg   [7:0] pixWindow_val_val_V_1_4_2_fu_646;
reg   [7:0] pixWindow_val_val_V_2_0_0_fu_650;
reg   [7:0] pixWindow_val_val_V_2_0_1_fu_654;
reg   [7:0] pixWindow_val_val_V_2_0_2_fu_658;
reg   [7:0] pixWindow_val_val_V_2_1_0_fu_662;
reg   [7:0] pixWindow_val_val_V_2_1_1_fu_666;
reg   [7:0] pixWindow_val_val_V_2_1_2_fu_670;
reg   [7:0] pixWindow_val_val_V_2_2_0_fu_674;
reg   [7:0] pixWindow_val_val_V_2_2_1_fu_678;
reg   [7:0] pixWindow_val_val_V_2_2_2_fu_682;
reg   [7:0] pixWindow_val_val_V_2_3_0_fu_686;
reg   [7:0] pixWindow_val_val_V_2_3_1_fu_690;
reg   [7:0] pixWindow_val_val_V_2_3_2_fu_694;
reg   [7:0] pixWindow_val_val_V_2_4_0_fu_698;
reg   [7:0] pixWindow_val_val_V_2_4_1_fu_702;
reg   [7:0] pixWindow_val_val_V_2_4_2_fu_706;
reg   [7:0] pixWindow_val_val_V_2_5_0_fu_710;
wire   [7:0] pixBuf_val_V_0_0_1_fu_3595_p1;
wire   [7:0] pixBuf_val_V_0_0_fu_4003_p1;
reg   [7:0] pixWindow_val_val_V_2_5_1_fu_714;
reg   [7:0] pixWindow_val_val_V_2_5_2_fu_718;
reg   [7:0] pixWindow_val_val_V_2_6_0_fu_722;
reg   [7:0] pixWindow_val_val_V_2_6_1_fu_726;
reg   [7:0] pixWindow_val_val_V_2_6_2_fu_730;
reg   [7:0] pixWindow_val_val_V_2_7_0_fu_734;
reg   [7:0] pixWindow_val_val_V_2_7_1_fu_738;
reg   [7:0] pixWindow_val_val_V_2_7_2_fu_742;
reg   [7:0] pixWindow_val_val_V_2_8_0_fu_746;
reg   [7:0] pixWindow_val_val_V_2_8_1_fu_750;
reg   [7:0] pixWindow_val_val_V_2_8_2_fu_754;
reg   [7:0] pixWindow_val_val_V_1_5_0_fu_758;
reg   [7:0] pixWindow_val_val_V_1_5_1_fu_762;
reg   [7:0] pixWindow_val_val_V_1_5_2_fu_766;
reg   [7:0] pixWindow_val_val_V_1_6_0_fu_770;
reg   [7:0] pixWindow_val_val_V_1_6_1_fu_774;
reg   [7:0] pixWindow_val_val_V_1_6_2_fu_778;
reg   [7:0] pixWindow_val_val_V_1_7_0_fu_782;
reg   [7:0] pixWindow_val_val_V_1_7_1_fu_786;
reg   [7:0] pixWindow_val_val_V_1_7_2_fu_790;
reg   [7:0] pixWindow_val_val_V_1_8_0_fu_794;
reg   [7:0] pixWindow_val_val_V_1_8_1_fu_798;
reg   [7:0] pixWindow_val_val_V_1_8_2_fu_802;
reg   [7:0] pixWindow_val_val_V_0_5_0_fu_806;
wire   [7:0] pixBuf_val_V_2_0_fu_3709_p1;
reg   [7:0] pixWindow_val_val_V_0_5_1_fu_810;
reg   [7:0] pixWindow_val_val_V_0_5_2_fu_814;
reg   [7:0] pixWindow_val_val_V_0_6_0_fu_818;
reg   [7:0] pixWindow_val_val_V_0_6_1_fu_822;
reg   [7:0] pixWindow_val_val_V_0_6_2_fu_826;
reg   [7:0] pixWindow_val_val_V_0_7_0_fu_830;
reg   [7:0] pixWindow_val_val_V_0_7_1_fu_834;
reg   [7:0] pixWindow_val_val_V_0_7_2_fu_838;
reg   [7:0] pixWindow_val_val_V_0_8_0_fu_842;
reg   [7:0] pixWindow_val_val_V_0_8_1_fu_846;
reg   [7:0] pixWindow_val_val_V_0_8_2_fu_850;
reg    ap_block_pp0_stage0_01001;
wire   [12:0] zext_ln585_fu_3537_p1;
wire   [12:0] out_x_fu_3541_p2;
wire   [12:0] or_ln785_fu_3562_p2;
wire   [7:0] select_ln680_11_fu_4872_p3;
wire   [7:0] PixBufVal_val_V_10_fu_4865_p3;
wire   [7:0] PixBufVal_val_V_9_fu_4858_p3;
wire   [7:0] PixBufVal_val_V_8_fu_4851_p3;
wire   [7:0] PixBufVal_val_V_7_fu_4844_p3;
wire   [7:0] PixBufVal_val_V_6_fu_4837_p3;
wire   [7:0] PixBufVal_val_V_5_fu_4830_p3;
wire   [7:0] PixBufVal_val_V_4_fu_4823_p3;
wire   [7:0] PixBufVal_val_V_3_fu_4816_p3;
wire   [7:0] PixBufVal_val_V_2_fu_4809_p3;
wire   [7:0] PixBufVal_val_V_1_fu_4802_p3;
wire   [7:0] PixBufVal_val_V_0_fu_4795_p3;
wire   [8:0] zext_ln1526_fu_4908_p1;
wire   [8:0] sub_ln1526_fu_4916_p2;
wire   [7:0] trunc_ln180_fu_4922_p1;
wire   [0:0] tmp_fu_4932_p3;
wire   [7:0] sub_ln180_fu_4926_p2;
wire   [8:0] sub_ln1526_1_fu_4952_p2;
wire   [7:0] trunc_ln180_1_fu_4958_p1;
wire   [0:0] tmp_3_fu_4968_p3;
wire   [7:0] sub_ln180_1_fu_4962_p2;
wire   [8:0] sub_ln1526_2_fu_4988_p2;
wire   [7:0] trunc_ln180_2_fu_4994_p1;
wire   [0:0] tmp_4_fu_5004_p3;
wire   [7:0] sub_ln180_2_fu_4998_p2;
wire   [8:0] sub_ln1526_3_fu_5024_p2;
wire   [7:0] trunc_ln180_3_fu_5030_p1;
wire   [0:0] tmp_5_fu_5040_p3;
wire   [7:0] sub_ln180_3_fu_5034_p2;
wire   [7:0] select_ln180_fu_4940_p3;
wire   [7:0] select_ln180_1_fu_4976_p3;
wire   [7:0] select_ln180_2_fu_5012_p3;
wire   [7:0] select_ln180_3_fu_5048_p3;
wire   [8:0] zext_ln1526_10_fu_5092_p1;
wire   [8:0] sub_ln1526_8_fu_5100_p2;
wire   [7:0] trunc_ln180_4_fu_5106_p1;
wire   [0:0] tmp_11_fu_5116_p3;
wire   [7:0] sub_ln180_4_fu_5110_p2;
wire   [8:0] sub_ln1526_9_fu_5136_p2;
wire   [7:0] trunc_ln180_5_fu_5142_p1;
wire   [0:0] tmp_12_fu_5152_p3;
wire   [7:0] sub_ln180_5_fu_5146_p2;
wire   [8:0] sub_ln1526_10_fu_5172_p2;
wire   [7:0] trunc_ln180_6_fu_5178_p1;
wire   [0:0] tmp_13_fu_5188_p3;
wire   [7:0] sub_ln180_6_fu_5182_p2;
wire   [8:0] sub_ln1526_11_fu_5208_p2;
wire   [7:0] trunc_ln180_7_fu_5214_p1;
wire   [0:0] tmp_14_fu_5224_p3;
wire   [7:0] sub_ln180_7_fu_5218_p2;
wire   [7:0] select_ln180_4_fu_5124_p3;
wire   [7:0] select_ln180_5_fu_5160_p3;
wire   [7:0] select_ln180_6_fu_5196_p3;
wire   [7:0] select_ln180_7_fu_5232_p3;
wire   [8:0] zext_ln1526_20_fu_5276_p1;
wire   [8:0] sub_ln1526_16_fu_5284_p2;
wire   [7:0] trunc_ln180_8_fu_5290_p1;
wire   [0:0] tmp_20_fu_5300_p3;
wire   [7:0] sub_ln180_8_fu_5294_p2;
wire   [8:0] sub_ln1526_17_fu_5320_p2;
wire   [7:0] trunc_ln180_9_fu_5326_p1;
wire   [0:0] tmp_21_fu_5336_p3;
wire   [7:0] sub_ln180_9_fu_5330_p2;
wire   [8:0] zext_ln1526_23_fu_5352_p1;
wire   [8:0] sub_ln1526_18_fu_5356_p2;
wire   [7:0] trunc_ln180_10_fu_5362_p1;
wire   [0:0] tmp_22_fu_5372_p3;
wire   [7:0] sub_ln180_10_fu_5366_p2;
wire   [8:0] zext_ln1526_24_fu_5388_p1;
wire   [8:0] sub_ln1526_19_fu_5392_p2;
wire   [7:0] trunc_ln180_11_fu_5398_p1;
wire   [0:0] tmp_23_fu_5408_p3;
wire   [7:0] sub_ln180_11_fu_5402_p2;
wire   [7:0] select_ln180_8_fu_5308_p3;
wire   [7:0] select_ln180_9_fu_5344_p3;
wire   [7:0] select_ln180_10_fu_5380_p3;
wire   [7:0] select_ln180_11_fu_5416_p3;
wire   [7:0] tmp_12_i_fu_5460_p5;
wire   [8:0] zext_ln1526_27_fu_5471_p1;
wire   [7:0] tmp_13_i_fu_5481_p5;
wire   [8:0] zext_ln1526_28_fu_5492_p1;
wire   [8:0] zext_ln1526_30_fu_5502_p1;
wire   [8:0] sub_ln1526_24_fu_5510_p2;
wire   [7:0] trunc_ln180_12_fu_5516_p1;
wire   [0:0] tmp_29_fu_5526_p3;
wire   [7:0] sub_ln180_12_fu_5520_p2;
wire   [8:0] sub_ln1526_25_fu_5546_p2;
wire   [7:0] trunc_ln180_13_fu_5552_p1;
wire   [0:0] tmp_30_fu_5562_p3;
wire   [7:0] sub_ln180_13_fu_5556_p2;
wire   [8:0] zext_ln1526_33_fu_5578_p1;
wire   [8:0] sub_ln1526_26_fu_5582_p2;
wire   [7:0] trunc_ln180_14_fu_5588_p1;
wire   [0:0] tmp_31_fu_5598_p3;
wire   [7:0] sub_ln180_14_fu_5592_p2;
wire   [8:0] zext_ln1526_34_fu_5614_p1;
wire   [8:0] sub_ln1526_27_fu_5618_p2;
wire   [7:0] trunc_ln180_15_fu_5624_p1;
wire   [0:0] tmp_32_fu_5634_p3;
wire   [7:0] sub_ln180_15_fu_5628_p2;
wire   [7:0] select_ln180_12_fu_5534_p3;
wire   [7:0] select_ln180_13_fu_5570_p3;
wire   [7:0] select_ln180_14_fu_5606_p3;
wire   [7:0] select_ln180_15_fu_5642_p3;
wire   [7:0] tmp_17_i_fu_5686_p5;
wire   [8:0] zext_ln1526_37_fu_5697_p1;
wire   [7:0] tmp_18_i_fu_5707_p5;
wire   [8:0] zext_ln1526_38_fu_5718_p1;
wire   [1:0] or_ln_i_fu_5941_p3;
wire   [1:0] zext_ln1057_fu_5938_p1;
wire   [1:0] select_ln748_fu_5948_p3;
wire   [2:0] or_ln888_2_i_fu_5959_p3;
wire   [2:0] zext_ln1057_1_fu_5955_p1;
wire   [2:0] select_ln749_fu_5967_p3;
wire   [3:0] or_ln888_4_i_fu_5978_p3;
wire   [3:0] zext_ln1057_2_fu_5974_p1;
wire   [3:0] select_ln750_fu_5986_p3;
wire   [4:0] or_ln888_5_i_fu_5997_p3;
wire   [4:0] zext_ln1057_3_fu_5993_p1;
wire   [4:0] select_ln751_fu_6005_p3;
wire   [5:0] or_ln888_6_i_fu_6016_p3;
wire   [5:0] zext_ln1057_4_fu_6012_p1;
wire   [7:0] tmp_3_i_fu_6031_p5;
wire   [8:0] zext_ln1526_5_fu_6042_p1;
wire   [8:0] sub_ln1526_4_fu_6046_p2;
wire   [8:0] select_ln1524_fu_6051_p3;
wire   [8:0] and_ln1524_fu_6059_p2;
wire   [7:0] tmp_4_i_fu_6069_p5;
wire   [8:0] zext_ln1526_6_fu_6080_p1;
wire   [8:0] sub_ln1526_5_fu_6084_p2;
wire   [8:0] select_ln1524_1_fu_6089_p3;
wire   [8:0] and_ln1524_1_fu_6097_p2;
wire  signed [9:0] sext_ln1525_fu_6103_p1;
wire  signed [9:0] sext_ln225_fu_6065_p1;
wire   [7:0] tmp_5_i_fu_6113_p5;
wire   [8:0] zext_ln1526_7_fu_6124_p1;
wire   [8:0] sub_ln1526_6_fu_6128_p2;
wire   [8:0] select_ln1524_2_fu_6133_p3;
wire   [8:0] and_ln1524_2_fu_6141_p2;
wire   [7:0] tmp_6_i_fu_6151_p5;
wire   [8:0] zext_ln1526_8_fu_6162_p1;
wire   [8:0] sub_ln1526_7_fu_6166_p2;
wire   [8:0] select_ln1524_3_fu_6171_p3;
wire   [8:0] and_ln1524_3_fu_6179_p2;
wire  signed [9:0] sext_ln225_2_fu_6147_p1;
wire  signed [9:0] sext_ln1543_fu_6185_p1;
wire   [1:0] or_ln888_1_i_fu_6198_p3;
wire   [1:0] zext_ln1057_5_fu_6195_p1;
wire   [1:0] select_ln748_1_fu_6205_p3;
wire   [2:0] or_ln888_7_i_fu_6216_p3;
wire   [2:0] zext_ln1057_6_fu_6212_p1;
wire   [2:0] select_ln749_1_fu_6224_p3;
wire   [3:0] or_ln888_8_i_fu_6235_p3;
wire   [3:0] zext_ln1057_7_fu_6231_p1;
wire   [3:0] select_ln750_1_fu_6243_p3;
wire   [4:0] or_ln888_9_i_fu_6254_p3;
wire   [4:0] zext_ln1057_8_fu_6250_p1;
wire   [4:0] select_ln751_1_fu_6262_p3;
wire   [5:0] or_ln888_i_fu_6273_p3;
wire   [5:0] zext_ln1057_9_fu_6269_p1;
wire   [7:0] tmp_7_i_fu_6288_p5;
wire   [8:0] zext_ln1526_15_fu_6299_p1;
wire   [8:0] sub_ln1526_12_fu_6303_p2;
wire   [8:0] select_ln1524_4_fu_6308_p3;
wire   [8:0] and_ln1524_4_fu_6316_p2;
wire   [7:0] tmp_8_i_fu_6326_p5;
wire   [8:0] zext_ln1526_16_fu_6337_p1;
wire   [8:0] sub_ln1526_13_fu_6341_p2;
wire   [8:0] select_ln1524_5_fu_6346_p3;
wire   [8:0] and_ln1524_5_fu_6354_p2;
wire  signed [9:0] sext_ln1525_1_fu_6360_p1;
wire  signed [9:0] sext_ln225_3_fu_6322_p1;
wire   [7:0] tmp_9_i_fu_6370_p5;
wire   [8:0] zext_ln1526_17_fu_6381_p1;
wire   [8:0] sub_ln1526_14_fu_6385_p2;
wire   [8:0] select_ln1524_6_fu_6390_p3;
wire   [8:0] and_ln1524_6_fu_6398_p2;
wire   [7:0] tmp_i_fu_6408_p5;
wire   [8:0] zext_ln1526_18_fu_6419_p1;
wire   [8:0] sub_ln1526_15_fu_6423_p2;
wire   [8:0] select_ln1524_7_fu_6428_p3;
wire   [8:0] and_ln1524_7_fu_6436_p2;
wire  signed [9:0] sext_ln225_5_fu_6404_p1;
wire  signed [9:0] sext_ln1543_2_fu_6442_p1;
wire   [1:0] or_ln888_10_i_fu_6455_p3;
wire   [1:0] zext_ln1057_10_fu_6452_p1;
wire   [1:0] select_ln748_2_fu_6462_p3;
wire   [2:0] or_ln888_11_i_fu_6473_p3;
wire   [2:0] zext_ln1057_11_fu_6469_p1;
wire   [2:0] select_ln749_2_fu_6481_p3;
wire   [3:0] or_ln888_12_i_fu_6492_p3;
wire   [3:0] zext_ln1057_12_fu_6488_p1;
wire   [3:0] select_ln750_2_fu_6500_p3;
wire   [4:0] or_ln888_13_i_fu_6511_p3;
wire   [4:0] zext_ln1057_13_fu_6507_p1;
wire   [4:0] select_ln751_2_fu_6519_p3;
wire   [5:0] or_ln888_14_i_fu_6530_p3;
wire   [5:0] zext_ln1057_14_fu_6526_p1;
wire   [7:0] tmp_10_i_fu_6545_p5;
wire   [8:0] zext_ln1526_25_fu_6556_p1;
wire   [8:0] sub_ln1526_20_fu_6560_p2;
wire   [8:0] select_ln1524_8_fu_6565_p3;
wire   [8:0] and_ln1524_8_fu_6573_p2;
wire   [7:0] tmp_11_i_fu_6583_p5;
wire   [8:0] zext_ln1526_26_fu_6594_p1;
wire   [8:0] sub_ln1526_21_fu_6598_p2;
wire   [8:0] select_ln1524_9_fu_6603_p3;
wire   [8:0] and_ln1524_9_fu_6611_p2;
wire  signed [9:0] sext_ln1525_2_fu_6617_p1;
wire  signed [9:0] sext_ln225_6_fu_6579_p1;
wire   [8:0] select_ln1524_10_fu_6627_p3;
wire   [8:0] and_ln1524_10_fu_6635_p2;
wire   [8:0] select_ln1524_11_fu_6644_p3;
wire   [8:0] and_ln1524_11_fu_6652_p2;
wire  signed [9:0] sext_ln225_8_fu_6640_p1;
wire  signed [9:0] sext_ln1543_4_fu_6657_p1;
wire   [1:0] or_ln888_3_i_fu_6670_p3;
wire   [1:0] zext_ln1057_15_fu_6667_p1;
wire   [1:0] select_ln748_3_fu_6677_p3;
wire   [2:0] or_ln888_15_i_fu_6688_p3;
wire   [2:0] zext_ln1057_16_fu_6684_p1;
wire   [2:0] select_ln749_3_fu_6696_p3;
wire   [3:0] or_ln888_16_i_fu_6707_p3;
wire   [3:0] zext_ln1057_17_fu_6703_p1;
wire   [3:0] select_ln750_3_fu_6715_p3;
wire   [4:0] or_ln888_17_i_fu_6726_p3;
wire   [4:0] zext_ln1057_18_fu_6722_p1;
wire   [4:0] select_ln751_3_fu_6734_p3;
wire   [5:0] or_ln888_18_i_fu_6745_p3;
wire   [5:0] zext_ln1057_19_fu_6741_p1;
wire   [7:0] tmp_15_i_fu_6760_p5;
wire   [8:0] zext_ln1526_35_fu_6771_p1;
wire   [8:0] sub_ln1526_28_fu_6775_p2;
wire   [8:0] select_ln1524_12_fu_6780_p3;
wire   [8:0] and_ln1524_12_fu_6788_p2;
wire   [7:0] tmp_16_i_fu_6798_p5;
wire   [8:0] zext_ln1526_36_fu_6809_p1;
wire   [8:0] sub_ln1526_29_fu_6813_p2;
wire   [8:0] select_ln1524_13_fu_6818_p3;
wire   [8:0] and_ln1524_13_fu_6826_p2;
wire  signed [9:0] sext_ln1525_3_fu_6832_p1;
wire  signed [9:0] sext_ln225_9_fu_6794_p1;
wire   [8:0] select_ln1524_14_fu_6842_p3;
wire   [8:0] and_ln1524_14_fu_6850_p2;
wire   [8:0] select_ln1524_15_fu_6859_p3;
wire   [8:0] and_ln1524_15_fu_6867_p2;
wire  signed [9:0] sext_ln225_11_fu_6855_p1;
wire  signed [9:0] sext_ln1543_6_fu_6872_p1;
wire  signed [10:0] sext_ln1543_1_fu_6904_p1;
wire  signed [10:0] sext_ln225_1_fu_6901_p1;
wire   [10:0] add_ln1543_1_fu_6907_p2;
wire   [10:0] sub_ln1543_fu_6921_p2;
wire   [9:0] trunc_ln1543_1_i_fu_6927_p4;
wire   [0:0] tmp_6_fu_6913_p3;
wire   [9:0] sub_ln1543_1_fu_6937_p2;
wire   [9:0] trunc_ln1543_2_i_fu_6943_p4;
wire   [9:0] zext_ln1526_9_fu_6961_p1;
wire   [9:0] select_ln1543_fu_6953_p3;
wire  signed [10:0] sext_ln1543_3_fu_6993_p1;
wire  signed [10:0] sext_ln225_4_fu_6990_p1;
wire   [10:0] add_ln1543_3_fu_6996_p2;
wire   [10:0] sub_ln1543_2_fu_7010_p2;
wire   [9:0] trunc_ln1543_4_i_fu_7016_p4;
wire   [0:0] tmp_15_fu_7002_p3;
wire   [9:0] sub_ln1543_3_fu_7026_p2;
wire   [9:0] trunc_ln1543_5_i_fu_7032_p4;
wire   [9:0] zext_ln1526_19_fu_7050_p1;
wire   [9:0] select_ln1543_1_fu_7042_p3;
wire  signed [10:0] sext_ln1543_5_fu_7082_p1;
wire  signed [10:0] sext_ln225_7_fu_7079_p1;
wire   [10:0] add_ln1543_5_fu_7085_p2;
wire   [10:0] sub_ln1543_4_fu_7099_p2;
wire   [9:0] trunc_ln1543_7_i_fu_7105_p4;
wire   [0:0] tmp_24_fu_7091_p3;
wire   [9:0] sub_ln1543_5_fu_7115_p2;
wire   [9:0] trunc_ln1543_8_i_fu_7121_p4;
wire   [9:0] zext_ln1526_29_fu_7139_p1;
wire   [9:0] select_ln1543_2_fu_7131_p3;
wire  signed [10:0] sext_ln1543_7_fu_7171_p1;
wire  signed [10:0] sext_ln225_10_fu_7168_p1;
wire   [10:0] add_ln1543_7_fu_7174_p2;
wire   [10:0] sub_ln1543_6_fu_7188_p2;
wire   [9:0] trunc_ln1543_i_fu_7194_p4;
wire   [0:0] tmp_33_fu_7180_p3;
wire   [9:0] sub_ln1543_7_fu_7204_p2;
wire   [9:0] trunc_ln1543_10_i_fu_7210_p4;
wire   [9:0] zext_ln1526_39_fu_7228_p1;
wire   [9:0] select_ln1543_3_fu_7220_p3;
wire   [0:0] select_ln573_fu_7241_p0;
wire   [9:0] zext_ln82_fu_7238_p1;
wire   [0:0] select_ln573_1_fu_7248_p0;
wire   [1:0] tmp_8_fu_7263_p4;
wire   [0:0] tmp_7_fu_7255_p3;
wire   [0:0] xor_ln315_fu_7283_p2;
wire   [0:0] icmp_ln779_fu_7273_p2;
wire   [0:0] or_ln315_fu_7297_p2;
wire   [7:0] select_ln315_fu_7289_p3;
wire   [7:0] trunc_ln315_fu_7279_p1;
wire   [1:0] tmp_10_fu_7319_p4;
wire   [0:0] tmp_9_fu_7311_p3;
wire   [0:0] xor_ln315_1_fu_7339_p2;
wire   [0:0] icmp_ln781_fu_7329_p2;
wire   [0:0] or_ln315_1_fu_7353_p2;
wire   [7:0] select_ln315_2_fu_7345_p3;
wire   [7:0] trunc_ln315_1_fu_7335_p1;
wire   [0:0] select_ln573_2_fu_7370_p0;
wire   [9:0] zext_ln82_1_fu_7367_p1;
wire   [0:0] select_ln573_3_fu_7377_p0;
wire   [1:0] tmp_17_fu_7392_p4;
wire   [0:0] tmp_16_fu_7384_p3;
wire   [0:0] xor_ln315_2_fu_7412_p2;
wire   [0:0] icmp_ln779_1_fu_7402_p2;
wire   [0:0] or_ln315_2_fu_7426_p2;
wire   [7:0] select_ln315_4_fu_7418_p3;
wire   [7:0] trunc_ln315_2_fu_7408_p1;
wire   [1:0] tmp_19_fu_7448_p4;
wire   [0:0] tmp_18_fu_7440_p3;
wire   [0:0] xor_ln315_3_fu_7468_p2;
wire   [0:0] icmp_ln781_1_fu_7458_p2;
wire   [0:0] or_ln315_3_fu_7482_p2;
wire   [7:0] select_ln315_6_fu_7474_p3;
wire   [7:0] trunc_ln315_3_fu_7464_p1;
wire   [0:0] select_ln573_4_fu_7499_p0;
wire   [9:0] zext_ln82_2_fu_7496_p1;
wire   [0:0] select_ln573_5_fu_7506_p0;
wire   [1:0] tmp_26_fu_7521_p4;
wire   [0:0] tmp_25_fu_7513_p3;
wire   [0:0] xor_ln315_4_fu_7541_p2;
wire   [0:0] icmp_ln779_2_fu_7531_p2;
wire   [0:0] or_ln315_4_fu_7555_p2;
wire   [7:0] select_ln315_8_fu_7547_p3;
wire   [7:0] trunc_ln315_4_fu_7537_p1;
wire   [1:0] tmp_28_fu_7577_p4;
wire   [0:0] tmp_27_fu_7569_p3;
wire   [0:0] xor_ln315_5_fu_7597_p2;
wire   [0:0] icmp_ln781_2_fu_7587_p2;
wire   [0:0] or_ln315_5_fu_7611_p2;
wire   [7:0] select_ln315_10_fu_7603_p3;
wire   [7:0] trunc_ln315_5_fu_7593_p1;
wire   [0:0] select_ln573_6_fu_7628_p0;
wire   [9:0] zext_ln82_3_fu_7625_p1;
wire   [0:0] select_ln573_7_fu_7635_p0;
wire   [1:0] tmp_35_fu_7650_p4;
wire   [0:0] tmp_34_fu_7642_p3;
wire   [0:0] xor_ln315_6_fu_7670_p2;
wire   [0:0] icmp_ln779_3_fu_7660_p2;
wire   [0:0] or_ln315_6_fu_7684_p2;
wire   [7:0] select_ln315_12_fu_7676_p3;
wire   [7:0] trunc_ln315_6_fu_7666_p1;
wire   [1:0] tmp_37_fu_7706_p4;
wire   [0:0] tmp_36_fu_7698_p3;
wire   [0:0] xor_ln315_7_fu_7726_p2;
wire   [0:0] icmp_ln781_3_fu_7716_p2;
wire   [0:0] or_ln315_7_fu_7740_p2;
wire   [7:0] select_ln315_14_fu_7732_p3;
wire   [7:0] trunc_ln315_7_fu_7722_p1;
wire   [7:0] select_ln315_15_fu_7746_p3;
wire   [7:0] select_ln315_13_fu_7690_p3;
wire   [7:0] select_ln315_11_fu_7617_p3;
wire   [7:0] select_ln315_9_fu_7561_p3;
wire   [7:0] select_ln315_7_fu_7488_p3;
wire   [7:0] select_ln315_5_fu_7432_p3;
wire   [7:0] select_ln315_3_fu_7359_p3;
wire   [7:0] select_ln315_1_fu_7303_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op273_load_state1;
reg    ap_enable_operation_273;
reg    ap_enable_state1_pp0_iter0_stage0;
reg    ap_predicate_op286_load_state2;
reg    ap_enable_operation_286;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_predicate_op362_store_state2;
reg    ap_enable_operation_362;
reg    ap_predicate_op275_load_state1;
reg    ap_enable_operation_275;
reg    ap_predicate_op299_load_state2;
reg    ap_enable_operation_299;
reg    ap_predicate_op512_store_state3;
reg    ap_enable_operation_512;
reg    ap_enable_state3_pp0_iter2_stage0;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_5019;
reg    ap_condition_5023;
reg    ap_condition_5027;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_done_reg = 1'b0;
end

design_0_v_demosaic_0_0_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U214(
    .din0(ap_phi_mux_upright_val_V_0_phi_fu_2355_p4),
    .din1(ap_phi_mux_upright_val_V_1_phi_fu_2346_p4),
    .din2(ap_phi_mux_upright_val_V_2_phi_fu_2337_p4),
    .din3(idxprom369_t_i),
    .dout(tmp_12_i_fu_5460_p5)
);

design_0_v_demosaic_0_0_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U215(
    .din0(ap_phi_mux_downright_val_V_0_phi_fu_2086_p4),
    .din1(ap_phi_mux_downright_val_V_1_phi_fu_2077_p4),
    .din2(ap_phi_mux_downright_val_V_2_phi_fu_2068_p4),
    .din3(idxprom369_t_i),
    .dout(tmp_13_i_fu_5481_p5)
);

design_0_v_demosaic_0_0_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U216(
    .din0(ap_phi_mux_upright_val_V_0_2_phi_fu_2328_p4),
    .din1(ap_phi_mux_upright_val_V_1_2_phi_fu_2319_p4),
    .din2(ap_phi_mux_upright_val_V_2_2_phi_fu_2310_p4),
    .din3(idxprom369_t_i),
    .dout(tmp_17_i_fu_5686_p5)
);

design_0_v_demosaic_0_0_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U217(
    .din0(ap_phi_mux_downright_val_V_0_2_phi_fu_2059_p4),
    .din1(ap_phi_mux_downright_val_V_1_2_phi_fu_2050_p4),
    .din2(ap_phi_mux_downright_val_V_2_2_phi_fu_2041_p4),
    .din3(idxprom369_t_i),
    .dout(tmp_18_i_fu_5707_p5)
);

design_0_v_demosaic_0_0_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U218(
    .din0(ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_2616),
    .din1(upleft_val_V_1_reg_2391),
    .din2(ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_2607),
    .din3(idxprom369_t_i),
    .dout(tmp_3_i_fu_6031_p5)
);

design_0_v_demosaic_0_0_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U219(
    .din0(ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_2464),
    .din1(downleft_val_V_1_reg_2122),
    .din2(ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_2455),
    .din3(idxprom369_t_i),
    .dout(tmp_4_i_fu_6069_p5)
);

design_0_v_demosaic_0_0_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U220(
    .din0(ap_phi_reg_pp0_iter3_upright_val_V_0_3_reg_2580),
    .din1(upright_val_V_1_3_reg_2371),
    .din2(ap_phi_reg_pp0_iter3_upright_val_V_2_3_reg_2571),
    .din3(idxprom369_t_i),
    .dout(tmp_5_i_fu_6113_p5)
);

design_0_v_demosaic_0_0_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U221(
    .din0(ap_phi_reg_pp0_iter3_downright_val_V_0_3_reg_2428),
    .din1(downright_val_V_1_3_reg_2102),
    .din2(ap_phi_reg_pp0_iter3_downright_val_V_2_3_reg_2419),
    .din3(idxprom369_t_i),
    .dout(tmp_6_i_fu_6151_p5)
);

design_0_v_demosaic_0_0_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U222(
    .din0(ap_phi_reg_pp0_iter3_upleft_val_V_0_1_reg_2598),
    .din1(upleft_val_V_1_1_reg_2381),
    .din2(ap_phi_reg_pp0_iter3_upleft_val_V_2_1_reg_2589),
    .din3(idxprom369_t_i),
    .dout(tmp_7_i_fu_6288_p5)
);

design_0_v_demosaic_0_0_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U223(
    .din0(ap_phi_reg_pp0_iter3_downleft_val_V_0_1_reg_2446),
    .din1(downleft_val_V_1_1_reg_2112),
    .din2(ap_phi_reg_pp0_iter3_downleft_val_V_2_1_reg_2437),
    .din3(idxprom369_t_i),
    .dout(tmp_8_i_fu_6326_p5)
);

design_0_v_demosaic_0_0_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U224(
    .din0(ap_phi_reg_pp0_iter3_upright_val_V_0_4_reg_2562),
    .din1(upright_val_V_1_4_reg_2361),
    .din2(ap_phi_reg_pp0_iter3_upright_val_V_2_4_reg_2553),
    .din3(idxprom369_t_i),
    .dout(tmp_9_i_fu_6370_p5)
);

design_0_v_demosaic_0_0_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U225(
    .din0(ap_phi_reg_pp0_iter3_downright_val_V_0_4_reg_2410),
    .din1(downright_val_V_1_4_reg_2092),
    .din2(ap_phi_reg_pp0_iter3_downright_val_V_2_4_reg_2401),
    .din3(idxprom369_t_i),
    .dout(tmp_i_fu_6408_p5)
);

design_0_v_demosaic_0_0_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U226(
    .din0(ap_phi_reg_pp0_iter3_upright_val_V_0_3_reg_2580),
    .din1(upright_val_V_1_3_reg_2371),
    .din2(ap_phi_reg_pp0_iter3_upright_val_V_2_3_reg_2571),
    .din3(idxprom369_t_i),
    .dout(tmp_10_i_fu_6545_p5)
);

design_0_v_demosaic_0_0_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U227(
    .din0(ap_phi_reg_pp0_iter3_downright_val_V_0_3_reg_2428),
    .din1(downright_val_V_1_3_reg_2102),
    .din2(ap_phi_reg_pp0_iter3_downright_val_V_2_3_reg_2419),
    .din3(idxprom369_t_i),
    .dout(tmp_11_i_fu_6583_p5)
);

design_0_v_demosaic_0_0_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U228(
    .din0(ap_phi_reg_pp0_iter3_upright_val_V_0_4_reg_2562),
    .din1(upright_val_V_1_4_reg_2361),
    .din2(ap_phi_reg_pp0_iter3_upright_val_V_2_4_reg_2553),
    .din3(idxprom369_t_i),
    .dout(tmp_15_i_fu_6760_p5)
);

design_0_v_demosaic_0_0_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U229(
    .din0(ap_phi_reg_pp0_iter3_downright_val_V_0_4_reg_2410),
    .din1(downright_val_V_1_4_reg_2092),
    .din2(ap_phi_reg_pp0_iter3_downright_val_V_2_4_reg_2401),
    .din3(idxprom369_t_i),
    .dout(tmp_16_i_fu_6798_p5)
);

design_0_v_demosaic_0_0_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U230(
    .din0(center_val_V_0_reg_2543),
    .din1(center_val_V_1_reg_2243_pp0_iter3_reg),
    .din2(center_val_V_2_reg_2533),
    .din3(idxprom238_t_i),
    .dout(tmp_2_i_fu_6890_p5)
);

design_0_v_demosaic_0_0_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U231(
    .din0(center_val_V_0_1_reg_2523),
    .din1(center_val_V_1_1_reg_2233_pp0_iter3_reg),
    .din2(center_val_V_2_1_reg_2513),
    .din3(idxprom238_t_i),
    .dout(tmp_i_181_fu_6979_p5)
);

design_0_v_demosaic_0_0_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U232(
    .din0(center_val_V_0_2_reg_2503),
    .din1(center_val_V_1_2_reg_2223_pp0_iter3_reg),
    .din2(center_val_V_2_2_reg_2493),
    .din3(idxprom238_t_i),
    .dout(tmp_1_i_fu_7068_p5)
);

design_0_v_demosaic_0_0_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U233(
    .din0(center_val_V_0_3_reg_2483),
    .din1(center_val_V_1_3_reg_2213_pp0_iter3_reg),
    .din2(center_val_V_2_3_reg_2473),
    .din3(idxprom238_t_i),
    .dout(tmp_14_i_fu_7157_p5)
);

design_0_v_demosaic_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter2_stage0)) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_center_val_V_0_1_reg_2523 <= pixWindow_val_val_V_1_2_0_fu_614;
        end else if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_center_val_V_0_1_reg_2523 <= select_ln662_23_fu_4654_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_center_val_V_0_1_reg_2523 <= ap_phi_reg_pp0_iter2_center_val_V_0_1_reg_2523;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_center_val_V_0_2_reg_2503 <= pixWindow_val_val_V_1_3_0_fu_626;
        end else if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_center_val_V_0_2_reg_2503 <= select_ln662_20_fu_4632_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_center_val_V_0_2_reg_2503 <= ap_phi_reg_pp0_iter2_center_val_V_0_2_reg_2503;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_center_val_V_0_3_reg_2483 <= pixWindow_val_val_V_1_4_0_fu_638;
        end else if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_center_val_V_0_3_reg_2483 <= select_ln662_17_fu_4610_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_center_val_V_0_3_reg_2483 <= ap_phi_reg_pp0_iter2_center_val_V_0_3_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_center_val_V_0_reg_2543 <= pixWindow_val_val_V_1_1_0_fu_602;
        end else if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_center_val_V_0_reg_2543 <= select_ln662_26_fu_4676_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_center_val_V_0_reg_2543 <= ap_phi_reg_pp0_iter2_center_val_V_0_reg_2543;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_center_val_V_2_1_reg_2513 <= pixWindow_val_val_V_1_2_2_fu_622;
        end else if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_center_val_V_2_1_reg_2513 <= select_ln662_21_fu_4639_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_center_val_V_2_1_reg_2513 <= ap_phi_reg_pp0_iter2_center_val_V_2_1_reg_2513;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_center_val_V_2_2_reg_2493 <= pixWindow_val_val_V_1_3_2_fu_634;
        end else if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_center_val_V_2_2_reg_2493 <= select_ln662_18_fu_4617_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_center_val_V_2_2_reg_2493 <= ap_phi_reg_pp0_iter2_center_val_V_2_2_reg_2493;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_center_val_V_2_3_reg_2473 <= pixWindow_val_val_V_1_4_2_fu_646;
        end else if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_center_val_V_2_3_reg_2473 <= select_ln662_15_fu_4595_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_center_val_V_2_3_reg_2473 <= ap_phi_reg_pp0_iter2_center_val_V_2_3_reg_2473;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_center_val_V_2_reg_2533 <= pixWindow_val_val_V_1_1_2_fu_610;
        end else if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_center_val_V_2_reg_2533 <= select_ln662_24_fu_4661_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_center_val_V_2_reg_2533 <= ap_phi_reg_pp0_iter2_center_val_V_2_reg_2533;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_downleft_val_V_0_1_reg_2446 <= pixWindow_val_val_V_2_1_0_fu_662;
        end else if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_downleft_val_V_0_1_reg_2446 <= select_ln662_38_fu_4766_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_downleft_val_V_0_1_reg_2446 <= ap_phi_reg_pp0_iter2_downleft_val_V_0_1_reg_2446;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_2464 <= pixWindow_val_val_V_2_0_0_fu_650;
        end else if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_2464 <= select_ln662_41_fu_4788_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_2464 <= ap_phi_reg_pp0_iter2_downleft_val_V_0_reg_2464;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_downleft_val_V_2_1_reg_2437 <= pixWindow_val_val_V_2_1_2_fu_670;
        end else if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_downleft_val_V_2_1_reg_2437 <= select_ln662_36_fu_4751_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_downleft_val_V_2_1_reg_2437 <= ap_phi_reg_pp0_iter2_downleft_val_V_2_1_reg_2437;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_2455 <= pixWindow_val_val_V_2_0_2_fu_658;
        end else if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_2455 <= select_ln662_39_fu_4773_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_2455 <= ap_phi_reg_pp0_iter2_downleft_val_V_2_reg_2455;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_downright_val_V_0_3_reg_2428 <= pixWindow_val_val_V_2_2_0_fu_674;
        end else if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_downright_val_V_0_3_reg_2428 <= select_ln662_35_fu_4744_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_downright_val_V_0_3_reg_2428 <= ap_phi_reg_pp0_iter2_downright_val_V_0_3_reg_2428;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_downright_val_V_0_4_reg_2410 <= pixWindow_val_val_V_2_3_0_fu_686;
        end else if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_downright_val_V_0_4_reg_2410 <= select_ln662_32_fu_4722_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_downright_val_V_0_4_reg_2410 <= ap_phi_reg_pp0_iter2_downright_val_V_0_4_reg_2410;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_downright_val_V_2_3_reg_2419 <= pixWindow_val_val_V_2_2_2_fu_682;
        end else if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_downright_val_V_2_3_reg_2419 <= select_ln662_33_fu_4729_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_downright_val_V_2_3_reg_2419 <= ap_phi_reg_pp0_iter2_downright_val_V_2_3_reg_2419;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_downright_val_V_2_4_reg_2401 <= pixWindow_val_val_V_2_3_2_fu_694;
        end else if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_downright_val_V_2_4_reg_2401 <= select_ln662_30_fu_4707_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_downright_val_V_2_4_reg_2401 <= ap_phi_reg_pp0_iter2_downright_val_V_2_4_reg_2401;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_upleft_val_V_0_1_reg_2598 <= pixWindow_val_val_V_0_1_0_fu_554;
        end else if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_upleft_val_V_0_1_reg_2598 <= select_ln662_11_fu_4566_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_upleft_val_V_0_1_reg_2598 <= ap_phi_reg_pp0_iter2_upleft_val_V_0_1_reg_2598;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_2616 <= pixWindow_val_val_V_0_0_0_fu_542;
        end else if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_2616 <= select_ln662_14_fu_4588_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_2616 <= ap_phi_reg_pp0_iter2_upleft_val_V_0_reg_2616;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_upleft_val_V_2_1_reg_2589 <= pixWindow_val_val_V_0_1_2_fu_562;
        end else if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_upleft_val_V_2_1_reg_2589 <= select_ln662_9_fu_4551_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_upleft_val_V_2_1_reg_2589 <= ap_phi_reg_pp0_iter2_upleft_val_V_2_1_reg_2589;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_2607 <= pixWindow_val_val_V_0_0_2_fu_550;
        end else if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_2607 <= select_ln662_12_fu_4573_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_2607 <= ap_phi_reg_pp0_iter2_upleft_val_V_2_reg_2607;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_upright_val_V_0_3_reg_2580 <= pixWindow_val_val_V_0_2_0_fu_566;
        end else if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_upright_val_V_0_3_reg_2580 <= select_ln662_8_fu_4544_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_upright_val_V_0_3_reg_2580 <= ap_phi_reg_pp0_iter2_upright_val_V_0_3_reg_2580;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_upright_val_V_0_4_reg_2562 <= pixWindow_val_val_V_0_3_0_fu_578;
        end else if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_upright_val_V_0_4_reg_2562 <= select_ln662_5_fu_4522_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_upright_val_V_0_4_reg_2562 <= ap_phi_reg_pp0_iter2_upright_val_V_0_4_reg_2562;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_upright_val_V_2_3_reg_2571 <= pixWindow_val_val_V_0_2_2_fu_574;
        end else if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_upright_val_V_2_3_reg_2571 <= select_ln662_6_fu_4529_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_upright_val_V_2_3_reg_2571 <= ap_phi_reg_pp0_iter2_upright_val_V_2_3_reg_2571;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_upright_val_V_2_4_reg_2553 <= pixWindow_val_val_V_0_3_2_fu_586;
        end else if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_upright_val_V_2_4_reg_2553 <= select_ln662_3_fu_4507_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_upright_val_V_2_4_reg_2553 <= ap_phi_reg_pp0_iter2_upright_val_V_2_4_reg_2553;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd0))) begin
            ap_phi_reg_pp0_iter5_b_2_0_i_reg_3050 <= zext_ln724_fu_6886_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_b_2_0_i_reg_3050 <= ap_phi_reg_pp0_iter4_b_2_0_i_reg_3050;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd0))) begin
            ap_phi_reg_pp0_iter5_b_2_1_i_reg_3068 <= zext_ln724_1_fu_6975_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_b_2_1_i_reg_3068 <= ap_phi_reg_pp0_iter4_b_2_1_i_reg_3068;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd0))) begin
            ap_phi_reg_pp0_iter5_b_2_2_i_reg_3086 <= zext_ln724_2_fu_7064_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_b_2_2_i_reg_3086 <= ap_phi_reg_pp0_iter4_b_2_2_i_reg_3086;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd0))) begin
            ap_phi_reg_pp0_iter5_b_2_3_i_reg_3104 <= zext_ln724_3_fu_7153_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_b_2_3_i_reg_3104 <= ap_phi_reg_pp0_iter4_b_2_3_i_reg_3104;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd0))) begin
            ap_phi_reg_pp0_iter5_r_4_0_i_reg_3041 <= zext_ln717_fu_6882_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_r_4_0_i_reg_3041 <= ap_phi_reg_pp0_iter4_r_4_0_i_reg_3041;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd0))) begin
            ap_phi_reg_pp0_iter5_r_4_1_i_reg_3059 <= zext_ln717_1_fu_6971_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_r_4_1_i_reg_3059 <= ap_phi_reg_pp0_iter4_r_4_1_i_reg_3059;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd0))) begin
            ap_phi_reg_pp0_iter5_r_4_2_i_reg_3077 <= zext_ln717_2_fu_7060_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_r_4_2_i_reg_3077 <= ap_phi_reg_pp0_iter4_r_4_2_i_reg_3077;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd0))) begin
            ap_phi_reg_pp0_iter5_r_4_3_i_reg_3095 <= zext_ln717_3_fu_7149_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_r_4_3_i_reg_3095 <= ap_phi_reg_pp0_iter4_r_4_3_i_reg_3095;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            center_val_V_1_1_reg_2233 <= pixWindow_val_val_V_1_2_1_fu_618;
        end else if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            center_val_V_1_1_reg_2233 <= select_ln662_22_fu_4646_p3;
        end else if (~(icmp_ln585_reg_8605_pp0_iter1_reg == 1'd1)) begin
            center_val_V_1_1_reg_2233 <= ap_phi_reg_pp0_iter2_center_val_V_1_1_reg_2233;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            center_val_V_1_2_reg_2223 <= pixWindow_val_val_V_1_3_1_fu_630;
        end else if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            center_val_V_1_2_reg_2223 <= select_ln662_19_fu_4624_p3;
        end else if (~(icmp_ln585_reg_8605_pp0_iter1_reg == 1'd1)) begin
            center_val_V_1_2_reg_2223 <= ap_phi_reg_pp0_iter2_center_val_V_1_2_reg_2223;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            center_val_V_1_3_reg_2213 <= pixWindow_val_val_V_1_4_1_fu_642;
        end else if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            center_val_V_1_3_reg_2213 <= select_ln662_16_fu_4602_p3;
        end else if (~(icmp_ln585_reg_8605_pp0_iter1_reg == 1'd1)) begin
            center_val_V_1_3_reg_2213 <= ap_phi_reg_pp0_iter2_center_val_V_1_3_reg_2213;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            center_val_V_1_reg_2243 <= pixWindow_val_val_V_1_1_1_fu_606;
        end else if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            center_val_V_1_reg_2243 <= select_ln662_25_fu_4668_p3;
        end else if (~(icmp_ln585_reg_8605_pp0_iter1_reg == 1'd1)) begin
            center_val_V_1_reg_2243 <= ap_phi_reg_pp0_iter2_center_val_V_1_reg_2243;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            downleft_val_V_1_1_reg_2112 <= pixWindow_val_val_V_2_1_1_fu_666;
        end else if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            downleft_val_V_1_1_reg_2112 <= select_ln662_37_fu_4758_p3;
        end else if (~(icmp_ln585_reg_8605_pp0_iter1_reg == 1'd1)) begin
            downleft_val_V_1_1_reg_2112 <= ap_phi_reg_pp0_iter2_downleft_val_V_1_1_reg_2112;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            downleft_val_V_1_reg_2122 <= pixWindow_val_val_V_2_0_1_fu_654;
        end else if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            downleft_val_V_1_reg_2122 <= select_ln662_40_fu_4780_p3;
        end else if (~(icmp_ln585_reg_8605_pp0_iter1_reg == 1'd1)) begin
            downleft_val_V_1_reg_2122 <= ap_phi_reg_pp0_iter2_downleft_val_V_1_reg_2122;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            downright_val_V_1_3_reg_2102 <= pixWindow_val_val_V_2_2_1_fu_678;
        end else if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            downright_val_V_1_3_reg_2102 <= select_ln662_34_fu_4736_p3;
        end else if (~(icmp_ln585_reg_8605_pp0_iter1_reg == 1'd1)) begin
            downright_val_V_1_3_reg_2102 <= ap_phi_reg_pp0_iter2_downright_val_V_1_3_reg_2102;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            downright_val_V_1_4_reg_2092 <= pixWindow_val_val_V_2_3_1_fu_690;
        end else if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            downright_val_V_1_4_reg_2092 <= select_ln662_31_fu_4714_p3;
        end else if (~(icmp_ln585_reg_8605_pp0_iter1_reg == 1'd1)) begin
            downright_val_V_1_4_reg_2092 <= ap_phi_reg_pp0_iter2_downright_val_V_1_4_reg_2092;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_0_0_0_fu_542 <= pixWindow_val_val_V_0_4_0_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_0_0_0_fu_542 <= ap_phi_mux_upright_val_V_0_phi_fu_2355_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_0_0_1_fu_546 <= pixWindow_val_val_V_0_4_1_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_0_0_1_fu_546 <= ap_phi_mux_upright_val_V_1_phi_fu_2346_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_0_0_2_fu_550 <= pixWindow_val_val_V_0_4_2_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_0_0_2_fu_550 <= ap_phi_mux_upright_val_V_2_phi_fu_2337_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_0_1_0_fu_554 <= pixWindow_val_val_V_0_5_0_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_0_1_0_fu_554 <= ap_phi_mux_upright_val_V_0_2_phi_fu_2328_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_0_1_1_fu_558 <= pixWindow_val_val_V_0_5_1_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_0_1_1_fu_558 <= ap_phi_mux_upright_val_V_1_2_phi_fu_2319_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_0_1_2_fu_562 <= pixWindow_val_val_V_0_5_2_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_0_1_2_fu_562 <= ap_phi_mux_upright_val_V_2_2_phi_fu_2310_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_0_2_0_fu_566 <= pixWindow_val_val_V_0_6_0_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_0_2_0_fu_566 <= ap_phi_mux_pixWindow_val_val_V_0_6_0_2_i_phi_fu_2301_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_0_2_1_fu_570 <= pixWindow_val_val_V_0_6_1_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_0_2_1_fu_570 <= ap_phi_mux_pixWindow_val_val_V_0_6_1_2_i_phi_fu_2292_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_0_2_2_fu_574 <= pixWindow_val_val_V_0_6_2_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_0_2_2_fu_574 <= ap_phi_mux_pixWindow_val_val_V_0_6_2_2_i_phi_fu_2283_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_0_3_0_fu_578 <= pixWindow_val_val_V_0_7_0_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_0_3_0_fu_578 <= ap_phi_mux_pixWindow_val_val_V_0_7_0_2_i_phi_fu_2274_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_0_3_1_fu_582 <= pixWindow_val_val_V_0_7_1_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_0_3_1_fu_582 <= ap_phi_mux_pixWindow_val_val_V_0_7_1_2_i_phi_fu_2265_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_0_3_2_fu_586 <= pixWindow_val_val_V_0_7_2_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_0_3_2_fu_586 <= ap_phi_mux_pixWindow_val_val_V_0_7_2_2_i_phi_fu_2256_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_0_4_0_fu_590 <= pixWindow_val_val_V_0_8_0_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_0_4_0_fu_590 <= pixWindow_val_val_V_0_8_0_fu_842;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_0_4_1_fu_594 <= pixWindow_val_val_V_0_8_1_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_0_4_1_fu_594 <= pixWindow_val_val_V_0_8_1_fu_846;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_0_4_2_fu_598 <= pixWindow_val_val_V_0_8_2_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_0_4_2_fu_598 <= pixWindow_val_val_V_0_8_2_fu_850;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_0_5_0_fu_806 <= pixBuf_val_V_2_0_03236_i;
        end else if ((1'b1 == ap_condition_5019)) begin
            pixWindow_val_val_V_0_5_0_fu_806 <= pixBuf_val_V_2_0_fu_3709_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_0_5_1_fu_810 <= pixBuf_val_V_2_1_03237_i;
        end else if ((1'b1 == ap_condition_5019)) begin
            pixWindow_val_val_V_0_5_1_fu_810 <= {{lineBuffer_val_V_1_i_q1[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_0_5_2_fu_814 <= pixBuf_val_V_2_2_03238_i;
        end else if ((1'b1 == ap_condition_5019)) begin
            pixWindow_val_val_V_0_5_2_fu_814 <= {{lineBuffer_val_V_1_i_q1[23:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_0_6_0_fu_818 <= pixBuf_val_V_2_3_03239_i;
        end else if ((1'b1 == ap_condition_5019)) begin
            pixWindow_val_val_V_0_6_0_fu_818 <= {{lineBuffer_val_V_1_i_q1[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_0_6_1_fu_822 <= pixBuf_val_V_2_4_03240_i;
        end else if ((1'b1 == ap_condition_5019)) begin
            pixWindow_val_val_V_0_6_1_fu_822 <= {{lineBuffer_val_V_1_i_q1[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_0_6_2_fu_826 <= pixBuf_val_V_2_5_03241_i;
        end else if ((1'b1 == ap_condition_5019)) begin
            pixWindow_val_val_V_0_6_2_fu_826 <= {{lineBuffer_val_V_1_i_q1[47:40]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_0_7_0_fu_830 <= pixBuf_val_V_2_6_03242_i;
        end else if ((1'b1 == ap_condition_5019)) begin
            pixWindow_val_val_V_0_7_0_fu_830 <= {{lineBuffer_val_V_1_i_q1[55:48]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_0_7_1_fu_834 <= pixBuf_val_V_2_7_03243_i;
        end else if ((1'b1 == ap_condition_5019)) begin
            pixWindow_val_val_V_0_7_1_fu_834 <= {{lineBuffer_val_V_1_i_q1[63:56]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_0_7_2_fu_838 <= pixBuf_val_V_2_8_03244_i;
        end else if ((1'b1 == ap_condition_5019)) begin
            pixWindow_val_val_V_0_7_2_fu_838 <= {{lineBuffer_val_V_1_i_q1[71:64]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_0_8_0_fu_842 <= pixBuf_val_V_2_9_03245_i;
        end else if ((1'b1 == ap_condition_5019)) begin
            pixWindow_val_val_V_0_8_0_fu_842 <= {{lineBuffer_val_V_1_i_q1[79:72]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_0_8_1_fu_846 <= pixBuf_val_V_2_10_03246_i;
        end else if ((1'b1 == ap_condition_5019)) begin
            pixWindow_val_val_V_0_8_1_fu_846 <= {{lineBuffer_val_V_1_i_q1[87:80]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_0_8_2_fu_850 <= pixBuf_val_V_2_11_03247_i;
        end else if ((1'b1 == ap_condition_5019)) begin
            pixWindow_val_val_V_0_8_2_fu_850 <= {{lineBuffer_val_V_1_i_q1[95:88]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_1_1_0_fu_602 <= pixWindow_val_val_V_1_5_0_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_1_1_0_fu_602 <= ap_phi_mux_pixWindow_val_val_V_1_5_0_2_i_phi_fu_2207_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_1_1_1_fu_606 <= pixWindow_val_val_V_1_5_1_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_1_1_1_fu_606 <= ap_phi_mux_pixWindow_val_val_V_1_5_1_2_i_phi_fu_2198_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_1_1_2_fu_610 <= pixWindow_val_val_V_1_5_2_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_1_1_2_fu_610 <= ap_phi_mux_pixWindow_val_val_V_1_5_2_2_i_phi_fu_2189_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_1_2_0_fu_614 <= pixWindow_val_val_V_1_6_0_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_1_2_0_fu_614 <= ap_phi_mux_pixWindow_val_val_V_1_6_0_2_i_phi_fu_2180_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_1_2_1_fu_618 <= pixWindow_val_val_V_1_6_1_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_1_2_1_fu_618 <= ap_phi_mux_pixWindow_val_val_V_1_6_1_2_i_phi_fu_2171_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_1_2_2_fu_622 <= pixWindow_val_val_V_1_6_2_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_1_2_2_fu_622 <= ap_phi_mux_pixWindow_val_val_V_1_6_2_2_i_phi_fu_2162_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_1_3_0_fu_626 <= pixWindow_val_val_V_1_7_0_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_1_3_0_fu_626 <= ap_phi_mux_pixWindow_val_val_V_1_7_0_2_i_phi_fu_2153_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_1_3_1_fu_630 <= pixWindow_val_val_V_1_7_1_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_1_3_1_fu_630 <= ap_phi_mux_pixWindow_val_val_V_1_7_1_2_i_phi_fu_2144_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_1_3_2_fu_634 <= pixWindow_val_val_V_1_7_2_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_1_3_2_fu_634 <= ap_phi_mux_pixWindow_val_val_V_1_7_2_2_i_phi_fu_2135_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_1_4_0_fu_638 <= pixWindow_val_val_V_1_8_0_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_1_4_0_fu_638 <= pixWindow_val_val_V_1_8_0_fu_794;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_1_4_1_fu_642 <= pixWindow_val_val_V_1_8_1_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_1_4_1_fu_642 <= pixWindow_val_val_V_1_8_1_fu_798;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_1_4_2_fu_646 <= pixWindow_val_val_V_1_8_2_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_1_4_2_fu_646 <= pixWindow_val_val_V_1_8_2_fu_802;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_1_5_0_fu_758 <= pixBuf_val_V_1_0_03224_i;
        end else if ((1'b1 == ap_condition_5019)) begin
            pixWindow_val_val_V_1_5_0_fu_758 <= pixBuf_val_V_0_0_1_fu_3595_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_1_5_1_fu_762 <= pixBuf_val_V_1_1_03225_i;
        end else if ((1'b1 == ap_condition_5019)) begin
            pixWindow_val_val_V_1_5_1_fu_762 <= {{lineBuffer_val_V_0_i_q1[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_1_5_2_fu_766 <= pixBuf_val_V_1_2_03226_i;
        end else if ((1'b1 == ap_condition_5019)) begin
            pixWindow_val_val_V_1_5_2_fu_766 <= {{lineBuffer_val_V_0_i_q1[23:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_1_6_0_fu_770 <= pixBuf_val_V_1_3_03227_i;
        end else if ((1'b1 == ap_condition_5019)) begin
            pixWindow_val_val_V_1_6_0_fu_770 <= {{lineBuffer_val_V_0_i_q1[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_1_6_1_fu_774 <= pixBuf_val_V_1_4_03228_i;
        end else if ((1'b1 == ap_condition_5019)) begin
            pixWindow_val_val_V_1_6_1_fu_774 <= {{lineBuffer_val_V_0_i_q1[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_1_6_2_fu_778 <= pixBuf_val_V_1_5_03229_i;
        end else if ((1'b1 == ap_condition_5019)) begin
            pixWindow_val_val_V_1_6_2_fu_778 <= {{lineBuffer_val_V_0_i_q1[47:40]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_1_7_0_fu_782 <= pixBuf_val_V_1_6_03230_i;
        end else if ((1'b1 == ap_condition_5019)) begin
            pixWindow_val_val_V_1_7_0_fu_782 <= {{lineBuffer_val_V_0_i_q1[55:48]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_1_7_1_fu_786 <= pixBuf_val_V_1_7_03231_i;
        end else if ((1'b1 == ap_condition_5019)) begin
            pixWindow_val_val_V_1_7_1_fu_786 <= {{lineBuffer_val_V_0_i_q1[63:56]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_1_7_2_fu_790 <= pixBuf_val_V_1_8_03232_i;
        end else if ((1'b1 == ap_condition_5019)) begin
            pixWindow_val_val_V_1_7_2_fu_790 <= {{lineBuffer_val_V_0_i_q1[71:64]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_1_8_0_fu_794 <= pixBuf_val_V_1_9_03233_i;
        end else if ((1'b1 == ap_condition_5019)) begin
            pixWindow_val_val_V_1_8_0_fu_794 <= {{lineBuffer_val_V_0_i_q1[79:72]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_1_8_1_fu_798 <= pixBuf_val_V_1_10_03234_i;
        end else if ((1'b1 == ap_condition_5019)) begin
            pixWindow_val_val_V_1_8_1_fu_798 <= {{lineBuffer_val_V_0_i_q1[87:80]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_1_8_2_fu_802 <= pixBuf_val_V_1_11_03235_i;
        end else if ((1'b1 == ap_condition_5019)) begin
            pixWindow_val_val_V_1_8_2_fu_802 <= {{lineBuffer_val_V_0_i_q1[95:88]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_2_0_0_fu_650 <= pixWindow_val_val_V_2_4_0_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_2_0_0_fu_650 <= ap_phi_mux_downright_val_V_0_phi_fu_2086_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_2_0_1_fu_654 <= pixWindow_val_val_V_2_4_1_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_2_0_1_fu_654 <= ap_phi_mux_downright_val_V_1_phi_fu_2077_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_2_0_2_fu_658 <= pixWindow_val_val_V_2_4_2_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_2_0_2_fu_658 <= ap_phi_mux_downright_val_V_2_phi_fu_2068_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_2_1_0_fu_662 <= pixWindow_val_val_V_2_5_0_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_2_1_0_fu_662 <= ap_phi_mux_downright_val_V_0_2_phi_fu_2059_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_2_1_1_fu_666 <= pixWindow_val_val_V_2_5_1_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_2_1_1_fu_666 <= ap_phi_mux_downright_val_V_1_2_phi_fu_2050_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_2_1_2_fu_670 <= pixWindow_val_val_V_2_5_2_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_2_1_2_fu_670 <= ap_phi_mux_downright_val_V_2_2_phi_fu_2041_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_2_2_0_fu_674 <= pixWindow_val_val_V_2_6_0_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_2_2_0_fu_674 <= ap_phi_mux_pixWindow_val_val_V_2_6_0_2_i_phi_fu_2032_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_2_2_1_fu_678 <= pixWindow_val_val_V_2_6_1_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_2_2_1_fu_678 <= ap_phi_mux_pixWindow_val_val_V_2_6_1_2_i_phi_fu_2023_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_2_2_2_fu_682 <= pixWindow_val_val_V_2_6_2_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_2_2_2_fu_682 <= ap_phi_mux_pixWindow_val_val_V_2_6_2_2_i_phi_fu_2014_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_2_3_0_fu_686 <= pixWindow_val_val_V_2_7_0_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_2_3_0_fu_686 <= ap_phi_mux_pixWindow_val_val_V_2_7_0_2_i_phi_fu_2005_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_2_3_1_fu_690 <= pixWindow_val_val_V_2_7_1_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_2_3_1_fu_690 <= ap_phi_mux_pixWindow_val_val_V_2_7_1_2_i_phi_fu_1996_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_2_3_2_fu_694 <= pixWindow_val_val_V_2_7_2_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_2_3_2_fu_694 <= ap_phi_mux_pixWindow_val_val_V_2_7_2_2_i_phi_fu_1987_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_2_4_0_fu_698 <= pixWindow_val_val_V_2_8_0_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_2_4_0_fu_698 <= pixWindow_val_val_V_2_8_0_fu_746;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_2_4_1_fu_702 <= pixWindow_val_val_V_2_8_1_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_2_4_1_fu_702 <= pixWindow_val_val_V_2_8_1_fu_750;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_val_val_V_2_4_2_fu_706 <= pixWindow_val_val_V_2_8_2_0_i;
        end else if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            pixWindow_val_val_V_2_4_2_fu_706 <= pixWindow_val_val_V_2_8_2_fu_754;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_2_5_0_fu_710 <= pixBuf_val_V_0_0_0_i;
        end else if ((1'b1 == ap_condition_5027)) begin
            pixWindow_val_val_V_2_5_0_fu_710 <= pixBuf_val_V_0_0_fu_4003_p1;
        end else if ((1'b1 == ap_condition_5023)) begin
            pixWindow_val_val_V_2_5_0_fu_710 <= pixBuf_val_V_0_0_1_fu_3595_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_2_5_1_fu_714 <= pixBuf_val_V_0_1_0_i;
        end else if ((1'b1 == ap_condition_5027)) begin
            pixWindow_val_val_V_2_5_1_fu_714 <= {{imgG_dout[15:8]}};
        end else if ((1'b1 == ap_condition_5023)) begin
            pixWindow_val_val_V_2_5_1_fu_714 <= {{lineBuffer_val_V_0_i_q1[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_2_5_2_fu_718 <= pixBuf_val_V_0_2_0_i;
        end else if ((1'b1 == ap_condition_5027)) begin
            pixWindow_val_val_V_2_5_2_fu_718 <= {{imgG_dout[23:16]}};
        end else if ((1'b1 == ap_condition_5023)) begin
            pixWindow_val_val_V_2_5_2_fu_718 <= {{lineBuffer_val_V_0_i_q1[23:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_2_6_0_fu_722 <= pixBuf_val_V_0_3_0_i;
        end else if ((1'b1 == ap_condition_5027)) begin
            pixWindow_val_val_V_2_6_0_fu_722 <= {{imgG_dout[31:24]}};
        end else if ((1'b1 == ap_condition_5023)) begin
            pixWindow_val_val_V_2_6_0_fu_722 <= {{lineBuffer_val_V_0_i_q1[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_2_6_1_fu_726 <= pixBuf_val_V_0_4_0_i;
        end else if ((1'b1 == ap_condition_5027)) begin
            pixWindow_val_val_V_2_6_1_fu_726 <= {{imgG_dout[39:32]}};
        end else if ((1'b1 == ap_condition_5023)) begin
            pixWindow_val_val_V_2_6_1_fu_726 <= {{lineBuffer_val_V_0_i_q1[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_2_6_2_fu_730 <= pixBuf_val_V_0_5_0_i;
        end else if ((1'b1 == ap_condition_5027)) begin
            pixWindow_val_val_V_2_6_2_fu_730 <= {{imgG_dout[47:40]}};
        end else if ((1'b1 == ap_condition_5023)) begin
            pixWindow_val_val_V_2_6_2_fu_730 <= {{lineBuffer_val_V_0_i_q1[47:40]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_2_7_0_fu_734 <= pixBuf_val_V_0_6_0_i;
        end else if ((1'b1 == ap_condition_5027)) begin
            pixWindow_val_val_V_2_7_0_fu_734 <= {{imgG_dout[55:48]}};
        end else if ((1'b1 == ap_condition_5023)) begin
            pixWindow_val_val_V_2_7_0_fu_734 <= {{lineBuffer_val_V_0_i_q1[55:48]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_2_7_1_fu_738 <= pixBuf_val_V_0_7_0_i;
        end else if ((1'b1 == ap_condition_5027)) begin
            pixWindow_val_val_V_2_7_1_fu_738 <= {{imgG_dout[63:56]}};
        end else if ((1'b1 == ap_condition_5023)) begin
            pixWindow_val_val_V_2_7_1_fu_738 <= {{lineBuffer_val_V_0_i_q1[63:56]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_2_7_2_fu_742 <= pixBuf_val_V_0_8_0_i;
        end else if ((1'b1 == ap_condition_5027)) begin
            pixWindow_val_val_V_2_7_2_fu_742 <= {{imgG_dout[71:64]}};
        end else if ((1'b1 == ap_condition_5023)) begin
            pixWindow_val_val_V_2_7_2_fu_742 <= {{lineBuffer_val_V_0_i_q1[71:64]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_2_8_0_fu_746 <= pixBuf_val_V_0_9_0_i;
        end else if ((1'b1 == ap_condition_5027)) begin
            pixWindow_val_val_V_2_8_0_fu_746 <= {{imgG_dout[79:72]}};
        end else if ((1'b1 == ap_condition_5023)) begin
            pixWindow_val_val_V_2_8_0_fu_746 <= {{lineBuffer_val_V_0_i_q1[79:72]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_2_8_1_fu_750 <= pixBuf_val_V_0_10_0_i;
        end else if ((1'b1 == ap_condition_5027)) begin
            pixWindow_val_val_V_2_8_1_fu_750 <= {{imgG_dout[87:80]}};
        end else if ((1'b1 == ap_condition_5023)) begin
            pixWindow_val_val_V_2_8_1_fu_750 <= {{lineBuffer_val_V_0_i_q1[87:80]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_val_val_V_2_8_2_fu_754 <= pixBuf_val_V_0_11_0_i;
        end else if ((1'b1 == ap_condition_5027)) begin
            pixWindow_val_val_V_2_8_2_fu_754 <= {{imgG_dout[95:88]}};
        end else if ((1'b1 == ap_condition_5023)) begin
            pixWindow_val_val_V_2_8_2_fu_754 <= {{lineBuffer_val_V_0_i_q1[95:88]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            upleft_val_V_1_1_reg_2381 <= pixWindow_val_val_V_0_1_1_fu_558;
        end else if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            upleft_val_V_1_1_reg_2381 <= select_ln662_10_fu_4558_p3;
        end else if (~(icmp_ln585_reg_8605_pp0_iter1_reg == 1'd1)) begin
            upleft_val_V_1_1_reg_2381 <= ap_phi_reg_pp0_iter2_upleft_val_V_1_1_reg_2381;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            upleft_val_V_1_reg_2391 <= pixWindow_val_val_V_0_0_1_fu_546;
        end else if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            upleft_val_V_1_reg_2391 <= select_ln662_13_fu_4580_p3;
        end else if (~(icmp_ln585_reg_8605_pp0_iter1_reg == 1'd1)) begin
            upleft_val_V_1_reg_2391 <= ap_phi_reg_pp0_iter2_upleft_val_V_1_reg_2391;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            upright_val_V_1_3_reg_2371 <= pixWindow_val_val_V_0_2_1_fu_570;
        end else if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            upright_val_V_1_3_reg_2371 <= select_ln662_7_fu_4536_p3;
        end else if (~(icmp_ln585_reg_8605_pp0_iter1_reg == 1'd1)) begin
            upright_val_V_1_3_reg_2371 <= ap_phi_reg_pp0_iter2_upright_val_V_1_3_reg_2371;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            upright_val_V_1_4_reg_2361 <= pixWindow_val_val_V_0_3_1_fu_582;
        end else if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0))) begin
            upright_val_V_1_4_reg_2361 <= select_ln662_4_fu_4514_p3;
        end else if (~(icmp_ln585_reg_8605_pp0_iter1_reg == 1'd1)) begin
            upright_val_V_1_4_reg_2361 <= ap_phi_reg_pp0_iter2_upright_val_V_1_4_reg_2361;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln585_fu_3516_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
            x_fu_534 <= x_4_fu_3579_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_534 <= 12'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln585_fu_3516_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
            z_fu_538 <= add_ln590_fu_3522_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            z_fu_538 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1525_24_reg_9255 <= add_ln1525_24_fu_6364_p2;
        add_ln1525_26_reg_9283 <= add_ln1525_26_fu_6836_p2;
        add_ln1543_2_reg_9260 <= add_ln1543_2_fu_6446_p2;
        add_ln1543_6_reg_9288 <= add_ln1543_6_fu_6876_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1525_25_reg_9269 <= add_ln1525_25_fu_6621_p2;
        add_ln1525_reg_9241 <= add_ln1525_fu_6107_p2;
        add_ln1543_4_reg_9274 <= add_ln1543_4_fu_6661_p2;
        add_ln1543_reg_9246 <= add_ln1543_fu_6189_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        cmp110_i_reg_8629_pp0_iter1_reg <= cmp110_i_reg_8629;
        icmp_ln585_reg_8605 <= icmp_ln585_fu_3516_p2;
        icmp_ln585_reg_8605_pp0_iter1_reg <= icmp_ln585_reg_8605;
        icmp_ln595_reg_8614_pp0_iter1_reg <= icmp_ln595_reg_8614;
        tmp_38_reg_8675_pp0_iter1_reg <= tmp_38_reg_8675;
        zext_ln563_reg_8609_pp0_iter1_reg[9 : 0] <= zext_ln563_reg_8609[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        center_val_V_1_1_reg_2233_pp0_iter3_reg <= center_val_V_1_1_reg_2233;
        center_val_V_1_1_reg_2233_pp0_iter4_reg <= center_val_V_1_1_reg_2233_pp0_iter3_reg;
        center_val_V_1_2_reg_2223_pp0_iter3_reg <= center_val_V_1_2_reg_2223;
        center_val_V_1_2_reg_2223_pp0_iter4_reg <= center_val_V_1_2_reg_2223_pp0_iter3_reg;
        center_val_V_1_3_reg_2213_pp0_iter3_reg <= center_val_V_1_3_reg_2213;
        center_val_V_1_3_reg_2213_pp0_iter4_reg <= center_val_V_1_3_reg_2213_pp0_iter3_reg;
        center_val_V_1_reg_2243_pp0_iter3_reg <= center_val_V_1_reg_2243;
        center_val_V_1_reg_2243_pp0_iter4_reg <= center_val_V_1_reg_2243_pp0_iter3_reg;
        icmp_ln585_reg_8605_pp0_iter2_reg <= icmp_ln585_reg_8605_pp0_iter1_reg;
        icmp_ln585_reg_8605_pp0_iter3_reg <= icmp_ln585_reg_8605_pp0_iter2_reg;
        icmp_ln585_reg_8605_pp0_iter4_reg <= icmp_ln585_reg_8605_pp0_iter3_reg;
        pixWindow_val_val_V_0_0_0_2_reg_8679_pp0_iter3_reg <= pixWindow_val_val_V_0_0_0_2_reg_8679;
        pixWindow_val_val_V_0_0_1_2_reg_8685_pp0_iter3_reg <= pixWindow_val_val_V_0_0_1_2_reg_8685;
        pixWindow_val_val_V_0_0_2_2_reg_8690_pp0_iter3_reg <= pixWindow_val_val_V_0_0_2_2_reg_8690;
        pixWindow_val_val_V_0_1_0_2_reg_8696_pp0_iter3_reg <= pixWindow_val_val_V_0_1_0_2_reg_8696;
        pixWindow_val_val_V_0_1_1_2_reg_8702_pp0_iter3_reg <= pixWindow_val_val_V_0_1_1_2_reg_8702;
        pixWindow_val_val_V_0_1_2_2_reg_8707_pp0_iter3_reg <= pixWindow_val_val_V_0_1_2_2_reg_8707;
        pixWindow_val_val_V_0_2_0_2_reg_8713_pp0_iter3_reg <= pixWindow_val_val_V_0_2_0_2_reg_8713;
        pixWindow_val_val_V_0_2_1_2_reg_8719_pp0_iter3_reg <= pixWindow_val_val_V_0_2_1_2_reg_8719;
        pixWindow_val_val_V_0_2_2_2_reg_8724_pp0_iter3_reg <= pixWindow_val_val_V_0_2_2_2_reg_8724;
        pixWindow_val_val_V_0_3_0_2_reg_8730_pp0_iter3_reg <= pixWindow_val_val_V_0_3_0_2_reg_8730;
        pixWindow_val_val_V_0_3_1_2_reg_8736_pp0_iter3_reg <= pixWindow_val_val_V_0_3_1_2_reg_8736;
        pixWindow_val_val_V_0_3_2_2_reg_8741_pp0_iter3_reg <= pixWindow_val_val_V_0_3_2_2_reg_8741;
        pixWindow_val_val_V_0_4_0_2_reg_8747_pp0_iter3_reg <= pixWindow_val_val_V_0_4_0_2_reg_8747;
        pixWindow_val_val_V_0_4_1_2_reg_8752_pp0_iter3_reg <= pixWindow_val_val_V_0_4_1_2_reg_8752;
        pixWindow_val_val_V_0_4_2_2_reg_8757_pp0_iter3_reg <= pixWindow_val_val_V_0_4_2_2_reg_8757;
        pixWindow_val_val_V_1_1_0_2_reg_8762_pp0_iter3_reg <= pixWindow_val_val_V_1_1_0_2_reg_8762;
        pixWindow_val_val_V_1_1_1_2_reg_8768_pp0_iter3_reg <= pixWindow_val_val_V_1_1_1_2_reg_8768;
        pixWindow_val_val_V_1_1_2_2_reg_8773_pp0_iter3_reg <= pixWindow_val_val_V_1_1_2_2_reg_8773;
        pixWindow_val_val_V_1_2_0_2_reg_8779_pp0_iter3_reg <= pixWindow_val_val_V_1_2_0_2_reg_8779;
        pixWindow_val_val_V_1_2_1_2_reg_8785_pp0_iter3_reg <= pixWindow_val_val_V_1_2_1_2_reg_8785;
        pixWindow_val_val_V_1_2_2_2_reg_8790_pp0_iter3_reg <= pixWindow_val_val_V_1_2_2_2_reg_8790;
        pixWindow_val_val_V_1_3_0_2_reg_8796_pp0_iter3_reg <= pixWindow_val_val_V_1_3_0_2_reg_8796;
        pixWindow_val_val_V_1_3_1_2_reg_8802_pp0_iter3_reg <= pixWindow_val_val_V_1_3_1_2_reg_8802;
        pixWindow_val_val_V_1_3_2_2_reg_8807_pp0_iter3_reg <= pixWindow_val_val_V_1_3_2_2_reg_8807;
        pixWindow_val_val_V_1_4_0_2_reg_8813_pp0_iter3_reg <= pixWindow_val_val_V_1_4_0_2_reg_8813;
        pixWindow_val_val_V_1_4_1_2_reg_8819_pp0_iter3_reg <= pixWindow_val_val_V_1_4_1_2_reg_8819;
        pixWindow_val_val_V_1_4_2_2_reg_8824_pp0_iter3_reg <= pixWindow_val_val_V_1_4_2_2_reg_8824;
        pixWindow_val_val_V_2_0_0_2_reg_8830_pp0_iter3_reg <= pixWindow_val_val_V_2_0_0_2_reg_8830;
        pixWindow_val_val_V_2_0_1_2_reg_8836_pp0_iter3_reg <= pixWindow_val_val_V_2_0_1_2_reg_8836;
        pixWindow_val_val_V_2_0_2_2_reg_8841_pp0_iter3_reg <= pixWindow_val_val_V_2_0_2_2_reg_8841;
        pixWindow_val_val_V_2_1_0_2_reg_8847_pp0_iter3_reg <= pixWindow_val_val_V_2_1_0_2_reg_8847;
        pixWindow_val_val_V_2_1_1_2_reg_8853_pp0_iter3_reg <= pixWindow_val_val_V_2_1_1_2_reg_8853;
        pixWindow_val_val_V_2_1_2_2_reg_8858_pp0_iter3_reg <= pixWindow_val_val_V_2_1_2_2_reg_8858;
        pixWindow_val_val_V_2_2_0_2_reg_8864_pp0_iter3_reg <= pixWindow_val_val_V_2_2_0_2_reg_8864;
        pixWindow_val_val_V_2_2_1_2_reg_8870_pp0_iter3_reg <= pixWindow_val_val_V_2_2_1_2_reg_8870;
        pixWindow_val_val_V_2_2_2_2_reg_8875_pp0_iter3_reg <= pixWindow_val_val_V_2_2_2_2_reg_8875;
        pixWindow_val_val_V_2_3_0_2_reg_8881_pp0_iter3_reg <= pixWindow_val_val_V_2_3_0_2_reg_8881;
        pixWindow_val_val_V_2_3_1_2_reg_8887_pp0_iter3_reg <= pixWindow_val_val_V_2_3_1_2_reg_8887;
        pixWindow_val_val_V_2_3_2_2_reg_8892_pp0_iter3_reg <= pixWindow_val_val_V_2_3_2_2_reg_8892;
        pixWindow_val_val_V_2_4_0_2_reg_8898_pp0_iter3_reg <= pixWindow_val_val_V_2_4_0_2_reg_8898;
        pixWindow_val_val_V_2_4_1_2_reg_8903_pp0_iter3_reg <= pixWindow_val_val_V_2_4_1_2_reg_8903;
        pixWindow_val_val_V_2_4_2_2_reg_8908_pp0_iter3_reg <= pixWindow_val_val_V_2_4_2_2_reg_8908;
        tmp_38_reg_8675_pp0_iter2_reg <= tmp_38_reg_8675_pp0_iter1_reg;
        tmp_38_reg_8675_pp0_iter3_reg <= tmp_38_reg_8675_pp0_iter2_reg;
        tmp_38_reg_8675_pp0_iter4_reg <= tmp_38_reg_8675_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_b_2_0_i_reg_3050 <= ap_phi_reg_pp0_iter0_b_2_0_i_reg_3050;
        ap_phi_reg_pp0_iter1_b_2_1_i_reg_3068 <= ap_phi_reg_pp0_iter0_b_2_1_i_reg_3068;
        ap_phi_reg_pp0_iter1_b_2_2_i_reg_3086 <= ap_phi_reg_pp0_iter0_b_2_2_i_reg_3086;
        ap_phi_reg_pp0_iter1_b_2_3_i_reg_3104 <= ap_phi_reg_pp0_iter0_b_2_3_i_reg_3104;
        ap_phi_reg_pp0_iter1_center_val_V_0_1_reg_2523 <= ap_phi_reg_pp0_iter0_center_val_V_0_1_reg_2523;
        ap_phi_reg_pp0_iter1_center_val_V_0_2_reg_2503 <= ap_phi_reg_pp0_iter0_center_val_V_0_2_reg_2503;
        ap_phi_reg_pp0_iter1_center_val_V_0_3_reg_2483 <= ap_phi_reg_pp0_iter0_center_val_V_0_3_reg_2483;
        ap_phi_reg_pp0_iter1_center_val_V_0_reg_2543 <= ap_phi_reg_pp0_iter0_center_val_V_0_reg_2543;
        ap_phi_reg_pp0_iter1_center_val_V_2_1_reg_2513 <= ap_phi_reg_pp0_iter0_center_val_V_2_1_reg_2513;
        ap_phi_reg_pp0_iter1_center_val_V_2_2_reg_2493 <= ap_phi_reg_pp0_iter0_center_val_V_2_2_reg_2493;
        ap_phi_reg_pp0_iter1_center_val_V_2_3_reg_2473 <= ap_phi_reg_pp0_iter0_center_val_V_2_3_reg_2473;
        ap_phi_reg_pp0_iter1_center_val_V_2_reg_2533 <= ap_phi_reg_pp0_iter0_center_val_V_2_reg_2533;
        ap_phi_reg_pp0_iter1_downleft_val_V_0_1_reg_2446 <= ap_phi_reg_pp0_iter0_downleft_val_V_0_1_reg_2446;
        ap_phi_reg_pp0_iter1_downleft_val_V_0_reg_2464 <= ap_phi_reg_pp0_iter0_downleft_val_V_0_reg_2464;
        ap_phi_reg_pp0_iter1_downleft_val_V_2_1_reg_2437 <= ap_phi_reg_pp0_iter0_downleft_val_V_2_1_reg_2437;
        ap_phi_reg_pp0_iter1_downleft_val_V_2_reg_2455 <= ap_phi_reg_pp0_iter0_downleft_val_V_2_reg_2455;
        ap_phi_reg_pp0_iter1_downright_val_V_0_3_reg_2428 <= ap_phi_reg_pp0_iter0_downright_val_V_0_3_reg_2428;
        ap_phi_reg_pp0_iter1_downright_val_V_0_4_reg_2410 <= ap_phi_reg_pp0_iter0_downright_val_V_0_4_reg_2410;
        ap_phi_reg_pp0_iter1_downright_val_V_2_3_reg_2419 <= ap_phi_reg_pp0_iter0_downright_val_V_2_3_reg_2419;
        ap_phi_reg_pp0_iter1_downright_val_V_2_4_reg_2401 <= ap_phi_reg_pp0_iter0_downright_val_V_2_4_reg_2401;
        ap_phi_reg_pp0_iter1_r_4_0_i_reg_3041 <= ap_phi_reg_pp0_iter0_r_4_0_i_reg_3041;
        ap_phi_reg_pp0_iter1_r_4_1_i_reg_3059 <= ap_phi_reg_pp0_iter0_r_4_1_i_reg_3059;
        ap_phi_reg_pp0_iter1_r_4_2_i_reg_3077 <= ap_phi_reg_pp0_iter0_r_4_2_i_reg_3077;
        ap_phi_reg_pp0_iter1_r_4_3_i_reg_3095 <= ap_phi_reg_pp0_iter0_r_4_3_i_reg_3095;
        ap_phi_reg_pp0_iter1_upleft_val_V_0_1_reg_2598 <= ap_phi_reg_pp0_iter0_upleft_val_V_0_1_reg_2598;
        ap_phi_reg_pp0_iter1_upleft_val_V_0_reg_2616 <= ap_phi_reg_pp0_iter0_upleft_val_V_0_reg_2616;
        ap_phi_reg_pp0_iter1_upleft_val_V_2_1_reg_2589 <= ap_phi_reg_pp0_iter0_upleft_val_V_2_1_reg_2589;
        ap_phi_reg_pp0_iter1_upleft_val_V_2_reg_2607 <= ap_phi_reg_pp0_iter0_upleft_val_V_2_reg_2607;
        ap_phi_reg_pp0_iter1_upright_val_V_0_3_reg_2580 <= ap_phi_reg_pp0_iter0_upright_val_V_0_3_reg_2580;
        ap_phi_reg_pp0_iter1_upright_val_V_0_4_reg_2562 <= ap_phi_reg_pp0_iter0_upright_val_V_0_4_reg_2562;
        ap_phi_reg_pp0_iter1_upright_val_V_2_3_reg_2571 <= ap_phi_reg_pp0_iter0_upright_val_V_2_3_reg_2571;
        ap_phi_reg_pp0_iter1_upright_val_V_2_4_reg_2553 <= ap_phi_reg_pp0_iter0_upright_val_V_2_4_reg_2553;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_b_2_0_i_reg_3050 <= ap_phi_reg_pp0_iter1_b_2_0_i_reg_3050;
        ap_phi_reg_pp0_iter2_b_2_1_i_reg_3068 <= ap_phi_reg_pp0_iter1_b_2_1_i_reg_3068;
        ap_phi_reg_pp0_iter2_b_2_2_i_reg_3086 <= ap_phi_reg_pp0_iter1_b_2_2_i_reg_3086;
        ap_phi_reg_pp0_iter2_b_2_3_i_reg_3104 <= ap_phi_reg_pp0_iter1_b_2_3_i_reg_3104;
        ap_phi_reg_pp0_iter2_center_val_V_0_1_reg_2523 <= ap_phi_reg_pp0_iter1_center_val_V_0_1_reg_2523;
        ap_phi_reg_pp0_iter2_center_val_V_0_2_reg_2503 <= ap_phi_reg_pp0_iter1_center_val_V_0_2_reg_2503;
        ap_phi_reg_pp0_iter2_center_val_V_0_3_reg_2483 <= ap_phi_reg_pp0_iter1_center_val_V_0_3_reg_2483;
        ap_phi_reg_pp0_iter2_center_val_V_0_reg_2543 <= ap_phi_reg_pp0_iter1_center_val_V_0_reg_2543;
        ap_phi_reg_pp0_iter2_center_val_V_2_1_reg_2513 <= ap_phi_reg_pp0_iter1_center_val_V_2_1_reg_2513;
        ap_phi_reg_pp0_iter2_center_val_V_2_2_reg_2493 <= ap_phi_reg_pp0_iter1_center_val_V_2_2_reg_2493;
        ap_phi_reg_pp0_iter2_center_val_V_2_3_reg_2473 <= ap_phi_reg_pp0_iter1_center_val_V_2_3_reg_2473;
        ap_phi_reg_pp0_iter2_center_val_V_2_reg_2533 <= ap_phi_reg_pp0_iter1_center_val_V_2_reg_2533;
        ap_phi_reg_pp0_iter2_downleft_val_V_0_1_reg_2446 <= ap_phi_reg_pp0_iter1_downleft_val_V_0_1_reg_2446;
        ap_phi_reg_pp0_iter2_downleft_val_V_0_reg_2464 <= ap_phi_reg_pp0_iter1_downleft_val_V_0_reg_2464;
        ap_phi_reg_pp0_iter2_downleft_val_V_2_1_reg_2437 <= ap_phi_reg_pp0_iter1_downleft_val_V_2_1_reg_2437;
        ap_phi_reg_pp0_iter2_downleft_val_V_2_reg_2455 <= ap_phi_reg_pp0_iter1_downleft_val_V_2_reg_2455;
        ap_phi_reg_pp0_iter2_downright_val_V_0_3_reg_2428 <= ap_phi_reg_pp0_iter1_downright_val_V_0_3_reg_2428;
        ap_phi_reg_pp0_iter2_downright_val_V_0_4_reg_2410 <= ap_phi_reg_pp0_iter1_downright_val_V_0_4_reg_2410;
        ap_phi_reg_pp0_iter2_downright_val_V_2_3_reg_2419 <= ap_phi_reg_pp0_iter1_downright_val_V_2_3_reg_2419;
        ap_phi_reg_pp0_iter2_downright_val_V_2_4_reg_2401 <= ap_phi_reg_pp0_iter1_downright_val_V_2_4_reg_2401;
        ap_phi_reg_pp0_iter2_r_4_0_i_reg_3041 <= ap_phi_reg_pp0_iter1_r_4_0_i_reg_3041;
        ap_phi_reg_pp0_iter2_r_4_1_i_reg_3059 <= ap_phi_reg_pp0_iter1_r_4_1_i_reg_3059;
        ap_phi_reg_pp0_iter2_r_4_2_i_reg_3077 <= ap_phi_reg_pp0_iter1_r_4_2_i_reg_3077;
        ap_phi_reg_pp0_iter2_r_4_3_i_reg_3095 <= ap_phi_reg_pp0_iter1_r_4_3_i_reg_3095;
        ap_phi_reg_pp0_iter2_upleft_val_V_0_1_reg_2598 <= ap_phi_reg_pp0_iter1_upleft_val_V_0_1_reg_2598;
        ap_phi_reg_pp0_iter2_upleft_val_V_0_reg_2616 <= ap_phi_reg_pp0_iter1_upleft_val_V_0_reg_2616;
        ap_phi_reg_pp0_iter2_upleft_val_V_2_1_reg_2589 <= ap_phi_reg_pp0_iter1_upleft_val_V_2_1_reg_2589;
        ap_phi_reg_pp0_iter2_upleft_val_V_2_reg_2607 <= ap_phi_reg_pp0_iter1_upleft_val_V_2_reg_2607;
        ap_phi_reg_pp0_iter2_upright_val_V_0_3_reg_2580 <= ap_phi_reg_pp0_iter1_upright_val_V_0_3_reg_2580;
        ap_phi_reg_pp0_iter2_upright_val_V_0_4_reg_2562 <= ap_phi_reg_pp0_iter1_upright_val_V_0_4_reg_2562;
        ap_phi_reg_pp0_iter2_upright_val_V_2_3_reg_2571 <= ap_phi_reg_pp0_iter1_upright_val_V_2_3_reg_2571;
        ap_phi_reg_pp0_iter2_upright_val_V_2_4_reg_2553 <= ap_phi_reg_pp0_iter1_upright_val_V_2_4_reg_2553;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_b_2_0_i_reg_3050 <= ap_phi_reg_pp0_iter2_b_2_0_i_reg_3050;
        ap_phi_reg_pp0_iter3_b_2_1_i_reg_3068 <= ap_phi_reg_pp0_iter2_b_2_1_i_reg_3068;
        ap_phi_reg_pp0_iter3_b_2_2_i_reg_3086 <= ap_phi_reg_pp0_iter2_b_2_2_i_reg_3086;
        ap_phi_reg_pp0_iter3_b_2_3_i_reg_3104 <= ap_phi_reg_pp0_iter2_b_2_3_i_reg_3104;
        ap_phi_reg_pp0_iter3_r_4_0_i_reg_3041 <= ap_phi_reg_pp0_iter2_r_4_0_i_reg_3041;
        ap_phi_reg_pp0_iter3_r_4_1_i_reg_3059 <= ap_phi_reg_pp0_iter2_r_4_1_i_reg_3059;
        ap_phi_reg_pp0_iter3_r_4_2_i_reg_3077 <= ap_phi_reg_pp0_iter2_r_4_2_i_reg_3077;
        ap_phi_reg_pp0_iter3_r_4_3_i_reg_3095 <= ap_phi_reg_pp0_iter2_r_4_3_i_reg_3095;
        pixWindow_val_val_V_0_0_0_2_reg_8679 <= pixWindow_val_val_V_0_0_0_fu_542;
        pixWindow_val_val_V_0_0_1_2_reg_8685 <= pixWindow_val_val_V_0_0_1_fu_546;
        pixWindow_val_val_V_0_0_2_2_reg_8690 <= pixWindow_val_val_V_0_0_2_fu_550;
        pixWindow_val_val_V_0_1_0_2_reg_8696 <= pixWindow_val_val_V_0_1_0_fu_554;
        pixWindow_val_val_V_0_1_1_2_reg_8702 <= pixWindow_val_val_V_0_1_1_fu_558;
        pixWindow_val_val_V_0_1_2_2_reg_8707 <= pixWindow_val_val_V_0_1_2_fu_562;
        pixWindow_val_val_V_0_2_0_2_reg_8713 <= pixWindow_val_val_V_0_2_0_fu_566;
        pixWindow_val_val_V_0_2_1_2_reg_8719 <= pixWindow_val_val_V_0_2_1_fu_570;
        pixWindow_val_val_V_0_2_2_2_reg_8724 <= pixWindow_val_val_V_0_2_2_fu_574;
        pixWindow_val_val_V_0_3_0_2_reg_8730 <= pixWindow_val_val_V_0_3_0_fu_578;
        pixWindow_val_val_V_0_3_1_2_reg_8736 <= pixWindow_val_val_V_0_3_1_fu_582;
        pixWindow_val_val_V_0_3_2_2_reg_8741 <= pixWindow_val_val_V_0_3_2_fu_586;
        pixWindow_val_val_V_0_4_0_2_reg_8747 <= pixWindow_val_val_V_0_4_0_fu_590;
        pixWindow_val_val_V_0_4_1_2_reg_8752 <= pixWindow_val_val_V_0_4_1_fu_594;
        pixWindow_val_val_V_0_4_2_2_reg_8757 <= pixWindow_val_val_V_0_4_2_fu_598;
        pixWindow_val_val_V_1_1_0_2_reg_8762 <= pixWindow_val_val_V_1_1_0_fu_602;
        pixWindow_val_val_V_1_1_1_2_reg_8768 <= pixWindow_val_val_V_1_1_1_fu_606;
        pixWindow_val_val_V_1_1_2_2_reg_8773 <= pixWindow_val_val_V_1_1_2_fu_610;
        pixWindow_val_val_V_1_2_0_2_reg_8779 <= pixWindow_val_val_V_1_2_0_fu_614;
        pixWindow_val_val_V_1_2_1_2_reg_8785 <= pixWindow_val_val_V_1_2_1_fu_618;
        pixWindow_val_val_V_1_2_2_2_reg_8790 <= pixWindow_val_val_V_1_2_2_fu_622;
        pixWindow_val_val_V_1_3_0_2_reg_8796 <= pixWindow_val_val_V_1_3_0_fu_626;
        pixWindow_val_val_V_1_3_1_2_reg_8802 <= pixWindow_val_val_V_1_3_1_fu_630;
        pixWindow_val_val_V_1_3_2_2_reg_8807 <= pixWindow_val_val_V_1_3_2_fu_634;
        pixWindow_val_val_V_1_4_0_2_reg_8813 <= pixWindow_val_val_V_1_4_0_fu_638;
        pixWindow_val_val_V_1_4_1_2_reg_8819 <= pixWindow_val_val_V_1_4_1_fu_642;
        pixWindow_val_val_V_1_4_2_2_reg_8824 <= pixWindow_val_val_V_1_4_2_fu_646;
        pixWindow_val_val_V_2_0_0_2_reg_8830 <= pixWindow_val_val_V_2_0_0_fu_650;
        pixWindow_val_val_V_2_0_1_2_reg_8836 <= pixWindow_val_val_V_2_0_1_fu_654;
        pixWindow_val_val_V_2_0_2_2_reg_8841 <= pixWindow_val_val_V_2_0_2_fu_658;
        pixWindow_val_val_V_2_1_0_2_reg_8847 <= pixWindow_val_val_V_2_1_0_fu_662;
        pixWindow_val_val_V_2_1_1_2_reg_8853 <= pixWindow_val_val_V_2_1_1_fu_666;
        pixWindow_val_val_V_2_1_2_2_reg_8858 <= pixWindow_val_val_V_2_1_2_fu_670;
        pixWindow_val_val_V_2_2_0_2_reg_8864 <= pixWindow_val_val_V_2_2_0_fu_674;
        pixWindow_val_val_V_2_2_1_2_reg_8870 <= pixWindow_val_val_V_2_2_1_fu_678;
        pixWindow_val_val_V_2_2_2_2_reg_8875 <= pixWindow_val_val_V_2_2_2_fu_682;
        pixWindow_val_val_V_2_3_0_2_reg_8881 <= pixWindow_val_val_V_2_3_0_fu_686;
        pixWindow_val_val_V_2_3_1_2_reg_8887 <= pixWindow_val_val_V_2_3_1_fu_690;
        pixWindow_val_val_V_2_3_2_2_reg_8892 <= pixWindow_val_val_V_2_3_2_fu_694;
        pixWindow_val_val_V_2_4_0_2_reg_8898 <= pixWindow_val_val_V_2_4_0_fu_698;
        pixWindow_val_val_V_2_4_1_2_reg_8903 <= pixWindow_val_val_V_2_4_1_fu_702;
        pixWindow_val_val_V_2_4_2_2_reg_8908 <= pixWindow_val_val_V_2_4_2_fu_706;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_b_2_0_i_reg_3050 <= ap_phi_reg_pp0_iter3_b_2_0_i_reg_3050;
        ap_phi_reg_pp0_iter4_b_2_1_i_reg_3068 <= ap_phi_reg_pp0_iter3_b_2_1_i_reg_3068;
        ap_phi_reg_pp0_iter4_b_2_2_i_reg_3086 <= ap_phi_reg_pp0_iter3_b_2_2_i_reg_3086;
        ap_phi_reg_pp0_iter4_b_2_3_i_reg_3104 <= ap_phi_reg_pp0_iter3_b_2_3_i_reg_3104;
        ap_phi_reg_pp0_iter4_r_4_0_i_reg_3041 <= ap_phi_reg_pp0_iter3_r_4_0_i_reg_3041;
        ap_phi_reg_pp0_iter4_r_4_1_i_reg_3059 <= ap_phi_reg_pp0_iter3_r_4_1_i_reg_3059;
        ap_phi_reg_pp0_iter4_r_4_2_i_reg_3077 <= ap_phi_reg_pp0_iter3_r_4_2_i_reg_3077;
        ap_phi_reg_pp0_iter4_r_4_3_i_reg_3095 <= ap_phi_reg_pp0_iter3_r_4_3_i_reg_3095;
        center_val_V_0_1_reg_2523 <= ap_phi_reg_pp0_iter3_center_val_V_0_1_reg_2523;
        center_val_V_0_2_reg_2503 <= ap_phi_reg_pp0_iter3_center_val_V_0_2_reg_2503;
        center_val_V_0_3_reg_2483 <= ap_phi_reg_pp0_iter3_center_val_V_0_3_reg_2483;
        center_val_V_0_reg_2543 <= ap_phi_reg_pp0_iter3_center_val_V_0_reg_2543;
        center_val_V_2_1_reg_2513 <= ap_phi_reg_pp0_iter3_center_val_V_2_1_reg_2513;
        center_val_V_2_2_reg_2493 <= ap_phi_reg_pp0_iter3_center_val_V_2_2_reg_2493;
        center_val_V_2_3_reg_2473 <= ap_phi_reg_pp0_iter3_center_val_V_2_3_reg_2473;
        center_val_V_2_reg_2533 <= ap_phi_reg_pp0_iter3_center_val_V_2_reg_2533;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln595_fu_3547_p2 == 1'd1) & (icmp_ln585_fu_3516_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cmp110_i_reg_8629 <= cmp110_i_fu_3556_p2;
        lineBuffer_val_V_0_i_addr_reg_8618 <= zext_ln563_fu_3531_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1057_10_reg_9120 <= icmp_ln1057_10_fu_5258_p2;
        icmp_ln1057_11_reg_9125 <= icmp_ln1057_11_fu_5264_p2;
        icmp_ln1057_12_reg_9130 <= icmp_ln1057_12_fu_5270_p2;
        icmp_ln1057_19_reg_9196 <= icmp_ln1057_19_fu_5650_p2;
        icmp_ln1057_20_reg_9202 <= icmp_ln1057_20_fu_5656_p2;
        icmp_ln1057_21_reg_9207 <= icmp_ln1057_21_fu_5662_p2;
        icmp_ln1057_22_reg_9212 <= icmp_ln1057_22_fu_5668_p2;
        icmp_ln1057_23_reg_9217 <= icmp_ln1057_23_fu_5674_p2;
        icmp_ln1057_24_reg_9222 <= icmp_ln1057_24_fu_5680_p2;
        icmp_ln1057_7_reg_9104 <= icmp_ln1057_7_fu_5240_p2;
        icmp_ln1057_8_reg_9110 <= icmp_ln1057_8_fu_5246_p2;
        icmp_ln1057_9_reg_9115 <= icmp_ln1057_9_fu_5252_p2;
        sub_ln1526_30_reg_9227 <= sub_ln1526_30_fu_5701_p2;
        sub_ln1526_31_reg_9232 <= sub_ln1526_31_fu_5722_p2;
        zext_ln1526_11_reg_9084[7 : 0] <= zext_ln1526_11_fu_5096_p1[7 : 0];
        zext_ln1526_12_reg_9089[7 : 0] <= zext_ln1526_12_fu_5132_p1[7 : 0];
        zext_ln1526_13_reg_9094[7 : 0] <= zext_ln1526_13_fu_5168_p1[7 : 0];
        zext_ln1526_14_reg_9099[7 : 0] <= zext_ln1526_14_fu_5204_p1[7 : 0];
        zext_ln1526_31_reg_9186[7 : 0] <= zext_ln1526_31_fu_5506_p1[7 : 0];
        zext_ln1526_32_reg_9191[7 : 0] <= zext_ln1526_32_fu_5542_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1057_13_reg_9145 <= icmp_ln1057_13_fu_5424_p2;
        icmp_ln1057_14_reg_9151 <= icmp_ln1057_14_fu_5430_p2;
        icmp_ln1057_15_reg_9156 <= icmp_ln1057_15_fu_5436_p2;
        icmp_ln1057_16_reg_9161 <= icmp_ln1057_16_fu_5442_p2;
        icmp_ln1057_17_reg_9166 <= icmp_ln1057_17_fu_5448_p2;
        icmp_ln1057_18_reg_9171 <= icmp_ln1057_18_fu_5454_p2;
        icmp_ln1057_2_reg_9059 <= icmp_ln1057_2_fu_5062_p2;
        icmp_ln1057_3_reg_9064 <= icmp_ln1057_3_fu_5068_p2;
        icmp_ln1057_4_reg_9069 <= icmp_ln1057_4_fu_5074_p2;
        icmp_ln1057_5_reg_9074 <= icmp_ln1057_5_fu_5080_p2;
        icmp_ln1057_6_reg_9079 <= icmp_ln1057_6_fu_5086_p2;
        icmp_ln1057_reg_9053 <= icmp_ln1057_fu_5056_p2;
        sub_ln1526_22_reg_9176 <= sub_ln1526_22_fu_5475_p2;
        sub_ln1526_23_reg_9181 <= sub_ln1526_23_fu_5496_p2;
        zext_ln1526_1_reg_9033[7 : 0] <= zext_ln1526_1_fu_4912_p1[7 : 0];
        zext_ln1526_21_reg_9135[7 : 0] <= zext_ln1526_21_fu_5280_p1[7 : 0];
        zext_ln1526_22_reg_9140[7 : 0] <= zext_ln1526_22_fu_5316_p1[7 : 0];
        zext_ln1526_2_reg_9038[7 : 0] <= zext_ln1526_2_fu_4948_p1[7 : 0];
        zext_ln1526_3_reg_9043[7 : 0] <= zext_ln1526_3_fu_4984_p1[7 : 0];
        zext_ln1526_4_reg_9048[7 : 0] <= zext_ln1526_4_fu_5020_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln585_fu_3516_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln595_reg_8614 <= icmp_ln595_fu_3547_p2;
        tmp_38_reg_8675 <= or_ln785_fu_3562_p2[32'd12];
        zext_ln563_reg_8609[9 : 0] <= zext_ln563_fu_3531_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sub_ln70_1_reg_9329 <= sub_ln70_1_fu_7054_p2;
        sub_ln70_3_reg_9371 <= sub_ln70_3_fu_7232_p2;
        tmp_14_i_reg_9366 <= tmp_14_i_fu_7157_p5;
        tmp_i_181_reg_9324 <= tmp_i_181_fu_6979_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sub_ln70_2_reg_9350 <= sub_ln70_2_fu_7143_p2;
        sub_ln70_reg_9308 <= sub_ln70_fu_6965_p2;
        tmp_1_i_reg_9345 <= tmp_1_i_fu_7068_p5;
        tmp_2_i_reg_9303 <= tmp_2_i_fu_6890_p5;
    end
end

always @ (*) begin
    if (((icmp_ln585_fu_3516_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter4_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1))) begin
        ap_phi_mux_b_2_0_i_phi_fu_3053_p4 = select_ln573_1_fu_7248_p3;
    end else begin
        ap_phi_mux_b_2_0_i_phi_fu_3053_p4 = ap_phi_reg_pp0_iter5_b_2_0_i_reg_3050;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter4_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1))) begin
        ap_phi_mux_b_2_1_i_phi_fu_3071_p4 = select_ln573_3_fu_7377_p3;
    end else begin
        ap_phi_mux_b_2_1_i_phi_fu_3071_p4 = ap_phi_reg_pp0_iter5_b_2_1_i_reg_3068;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter4_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1))) begin
        ap_phi_mux_b_2_2_i_phi_fu_3089_p4 = select_ln573_5_fu_7506_p3;
    end else begin
        ap_phi_mux_b_2_2_i_phi_fu_3089_p4 = ap_phi_reg_pp0_iter5_b_2_2_i_reg_3086;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter4_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1))) begin
        ap_phi_mux_b_2_3_i_phi_fu_3107_p4 = select_ln573_7_fu_7635_p3;
    end else begin
        ap_phi_mux_b_2_3_i_phi_fu_3107_p4 = ap_phi_reg_pp0_iter5_b_2_3_i_reg_3104;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_center_val_V_1_1_phi_fu_2236_p4 = pixWindow_val_val_V_1_2_1_fu_618;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_center_val_V_1_1_phi_fu_2236_p4 = select_ln662_22_fu_4646_p3;
        end else begin
            ap_phi_mux_center_val_V_1_1_phi_fu_2236_p4 = ap_phi_reg_pp0_iter2_center_val_V_1_1_reg_2233;
        end
    end else begin
        ap_phi_mux_center_val_V_1_1_phi_fu_2236_p4 = ap_phi_reg_pp0_iter2_center_val_V_1_1_reg_2233;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_center_val_V_1_2_phi_fu_2226_p4 = pixWindow_val_val_V_1_3_1_fu_630;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_center_val_V_1_2_phi_fu_2226_p4 = select_ln662_19_fu_4624_p3;
        end else begin
            ap_phi_mux_center_val_V_1_2_phi_fu_2226_p4 = ap_phi_reg_pp0_iter2_center_val_V_1_2_reg_2223;
        end
    end else begin
        ap_phi_mux_center_val_V_1_2_phi_fu_2226_p4 = ap_phi_reg_pp0_iter2_center_val_V_1_2_reg_2223;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_center_val_V_1_3_phi_fu_2216_p4 = pixWindow_val_val_V_1_4_1_fu_642;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_center_val_V_1_3_phi_fu_2216_p4 = select_ln662_16_fu_4602_p3;
        end else begin
            ap_phi_mux_center_val_V_1_3_phi_fu_2216_p4 = ap_phi_reg_pp0_iter2_center_val_V_1_3_reg_2213;
        end
    end else begin
        ap_phi_mux_center_val_V_1_3_phi_fu_2216_p4 = ap_phi_reg_pp0_iter2_center_val_V_1_3_reg_2213;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_center_val_V_1_phi_fu_2246_p4 = pixWindow_val_val_V_1_1_1_fu_606;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_center_val_V_1_phi_fu_2246_p4 = select_ln662_25_fu_4668_p3;
        end else begin
            ap_phi_mux_center_val_V_1_phi_fu_2246_p4 = ap_phi_reg_pp0_iter2_center_val_V_1_reg_2243;
        end
    end else begin
        ap_phi_mux_center_val_V_1_phi_fu_2246_p4 = ap_phi_reg_pp0_iter2_center_val_V_1_reg_2243;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_downleft_val_V_1_1_phi_fu_2115_p4 = pixWindow_val_val_V_2_1_1_fu_666;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_downleft_val_V_1_1_phi_fu_2115_p4 = select_ln662_37_fu_4758_p3;
        end else begin
            ap_phi_mux_downleft_val_V_1_1_phi_fu_2115_p4 = ap_phi_reg_pp0_iter2_downleft_val_V_1_1_reg_2112;
        end
    end else begin
        ap_phi_mux_downleft_val_V_1_1_phi_fu_2115_p4 = ap_phi_reg_pp0_iter2_downleft_val_V_1_1_reg_2112;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_downleft_val_V_1_phi_fu_2125_p4 = pixWindow_val_val_V_2_0_1_fu_654;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_downleft_val_V_1_phi_fu_2125_p4 = select_ln662_40_fu_4780_p3;
        end else begin
            ap_phi_mux_downleft_val_V_1_phi_fu_2125_p4 = ap_phi_reg_pp0_iter2_downleft_val_V_1_reg_2122;
        end
    end else begin
        ap_phi_mux_downleft_val_V_1_phi_fu_2125_p4 = ap_phi_reg_pp0_iter2_downleft_val_V_1_reg_2122;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_downright_val_V_0_2_phi_fu_2059_p4 = pixWindow_val_val_V_2_8_0_fu_746;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_downright_val_V_0_2_phi_fu_2059_p4 = pixWindow_val_val_V_2_5_0_fu_710;
        end else begin
            ap_phi_mux_downright_val_V_0_2_phi_fu_2059_p4 = ap_phi_reg_pp0_iter2_downright_val_V_0_2_reg_2056;
        end
    end else begin
        ap_phi_mux_downright_val_V_0_2_phi_fu_2059_p4 = ap_phi_reg_pp0_iter2_downright_val_V_0_2_reg_2056;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_downright_val_V_0_phi_fu_2086_p4 = pixWindow_val_val_V_2_4_0_fu_698;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_downright_val_V_0_phi_fu_2086_p4 = select_ln662_29_fu_4699_p3;
        end else begin
            ap_phi_mux_downright_val_V_0_phi_fu_2086_p4 = ap_phi_reg_pp0_iter2_downright_val_V_0_reg_2083;
        end
    end else begin
        ap_phi_mux_downright_val_V_0_phi_fu_2086_p4 = ap_phi_reg_pp0_iter2_downright_val_V_0_reg_2083;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_downright_val_V_1_2_phi_fu_2050_p4 = pixWindow_val_val_V_2_8_1_fu_750;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_downright_val_V_1_2_phi_fu_2050_p4 = pixWindow_val_val_V_2_5_1_fu_714;
        end else begin
            ap_phi_mux_downright_val_V_1_2_phi_fu_2050_p4 = ap_phi_reg_pp0_iter2_downright_val_V_1_2_reg_2047;
        end
    end else begin
        ap_phi_mux_downright_val_V_1_2_phi_fu_2050_p4 = ap_phi_reg_pp0_iter2_downright_val_V_1_2_reg_2047;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_downright_val_V_1_3_phi_fu_2105_p4 = pixWindow_val_val_V_2_2_1_fu_678;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_downright_val_V_1_3_phi_fu_2105_p4 = select_ln662_34_fu_4736_p3;
        end else begin
            ap_phi_mux_downright_val_V_1_3_phi_fu_2105_p4 = ap_phi_reg_pp0_iter2_downright_val_V_1_3_reg_2102;
        end
    end else begin
        ap_phi_mux_downright_val_V_1_3_phi_fu_2105_p4 = ap_phi_reg_pp0_iter2_downright_val_V_1_3_reg_2102;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_downright_val_V_1_4_phi_fu_2095_p4 = pixWindow_val_val_V_2_3_1_fu_690;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_downright_val_V_1_4_phi_fu_2095_p4 = select_ln662_31_fu_4714_p3;
        end else begin
            ap_phi_mux_downright_val_V_1_4_phi_fu_2095_p4 = ap_phi_reg_pp0_iter2_downright_val_V_1_4_reg_2092;
        end
    end else begin
        ap_phi_mux_downright_val_V_1_4_phi_fu_2095_p4 = ap_phi_reg_pp0_iter2_downright_val_V_1_4_reg_2092;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_downright_val_V_1_phi_fu_2077_p4 = pixWindow_val_val_V_2_4_1_fu_702;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_downright_val_V_1_phi_fu_2077_p4 = select_ln662_28_fu_4691_p3;
        end else begin
            ap_phi_mux_downright_val_V_1_phi_fu_2077_p4 = ap_phi_reg_pp0_iter2_downright_val_V_1_reg_2074;
        end
    end else begin
        ap_phi_mux_downright_val_V_1_phi_fu_2077_p4 = ap_phi_reg_pp0_iter2_downright_val_V_1_reg_2074;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_downright_val_V_2_2_phi_fu_2041_p4 = pixWindow_val_val_V_2_8_2_fu_754;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_downright_val_V_2_2_phi_fu_2041_p4 = pixWindow_val_val_V_2_5_2_fu_718;
        end else begin
            ap_phi_mux_downright_val_V_2_2_phi_fu_2041_p4 = ap_phi_reg_pp0_iter2_downright_val_V_2_2_reg_2038;
        end
    end else begin
        ap_phi_mux_downright_val_V_2_2_phi_fu_2041_p4 = ap_phi_reg_pp0_iter2_downright_val_V_2_2_reg_2038;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_downright_val_V_2_phi_fu_2068_p4 = pixWindow_val_val_V_2_4_2_fu_706;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_downright_val_V_2_phi_fu_2068_p4 = select_ln662_27_fu_4683_p3;
        end else begin
            ap_phi_mux_downright_val_V_2_phi_fu_2068_p4 = ap_phi_reg_pp0_iter2_downright_val_V_2_reg_2065;
        end
    end else begin
        ap_phi_mux_downright_val_V_2_phi_fu_2068_p4 = ap_phi_reg_pp0_iter2_downright_val_V_2_reg_2065;
    end
end

always @ (*) begin
    if ((((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd15)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd11)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd7)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd3)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd55)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd53)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd39)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd37)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd63)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd62)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd31)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd30)))) begin
        ap_phi_mux_en_rgd_V_0_i_phi_fu_2706_p14 = 1'd1;
    end else if (((~(select_ln752_fu_6024_p3 == 6'd33) & ~(select_ln752_fu_6024_p3 == 6'd32) & ~(select_ln752_fu_6024_p3 == 6'd1) & ~(select_ln752_fu_6024_p3 == 6'd0) & ~(select_ln752_fu_6024_p3 == 6'd26) & ~(select_ln752_fu_6024_p3 == 6'd24) & ~(select_ln752_fu_6024_p3 == 6'd10) & ~(select_ln752_fu_6024_p3 == 6'd8) & ~(select_ln752_fu_6024_p3 == 6'd60) & ~(select_ln752_fu_6024_p3 == 6'd56) & ~(select_ln752_fu_6024_p3 == 6'd52) & ~(select_ln752_fu_6024_p3 == 6'd48) & ~(select_ln752_fu_6024_p3 == 6'd15) & ~(select_ln752_fu_6024_p3 == 6'd11) & ~(select_ln752_fu_6024_p3 == 6'd7) & ~(select_ln752_fu_6024_p3 == 6'd3) & ~(select_ln752_fu_6024_p3 == 6'd55) & ~(select_ln752_fu_6024_p3 == 6'd53) & ~(select_ln752_fu_6024_p3 == 6'd39) & ~(select_ln752_fu_6024_p3 == 6'd37) & ~(select_ln752_fu_6024_p3 == 6'd63) & ~(select_ln752_fu_6024_p3 == 6'd62) & ~(select_ln752_fu_6024_p3 == 6'd31) & ~(select_ln752_fu_6024_p3 == 6'd30) & (icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd33)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd32)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd1)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd0)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd26)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd24)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd10)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd8)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd60)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd56)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd52)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd48)))) begin
        ap_phi_mux_en_rgd_V_0_i_phi_fu_2706_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_V_0_i_phi_fu_2706_p14 = ap_phi_reg_pp0_iter3_en_rgd_V_0_i_reg_2703;
    end
end

always @ (*) begin
    if ((((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd15)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd11)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd7)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd3)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd55)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd53)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd39)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd37)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd63)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd62)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd31)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd30)))) begin
        ap_phi_mux_en_rgd_V_152_i_phi_fu_2810_p14 = 1'd1;
    end else if (((~(select_ln752_1_fu_6281_p3 == 6'd33) & ~(select_ln752_1_fu_6281_p3 == 6'd32) & ~(select_ln752_1_fu_6281_p3 == 6'd1) & ~(select_ln752_1_fu_6281_p3 == 6'd0) & ~(select_ln752_1_fu_6281_p3 == 6'd26) & ~(select_ln752_1_fu_6281_p3 == 6'd24) & ~(select_ln752_1_fu_6281_p3 == 6'd10) & ~(select_ln752_1_fu_6281_p3 == 6'd8) & ~(select_ln752_1_fu_6281_p3 == 6'd60) & ~(select_ln752_1_fu_6281_p3 == 6'd56) & ~(select_ln752_1_fu_6281_p3 == 6'd52) & ~(select_ln752_1_fu_6281_p3 == 6'd48) & ~(select_ln752_1_fu_6281_p3 == 6'd15) & ~(select_ln752_1_fu_6281_p3 == 6'd11) & ~(select_ln752_1_fu_6281_p3 == 6'd7) & ~(select_ln752_1_fu_6281_p3 == 6'd3) & ~(select_ln752_1_fu_6281_p3 == 6'd55) & ~(select_ln752_1_fu_6281_p3 == 6'd53) & ~(select_ln752_1_fu_6281_p3 == 6'd39) & ~(select_ln752_1_fu_6281_p3 == 6'd37) & ~(select_ln752_1_fu_6281_p3 == 6'd63) & ~(select_ln752_1_fu_6281_p3 == 6'd62) & ~(select_ln752_1_fu_6281_p3 == 6'd31) & ~(select_ln752_1_fu_6281_p3 == 6'd30) & (icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd33)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd32)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd1)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd0)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd26)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd24)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd10)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd8)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd60)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd56)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd52)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd48)))) begin
        ap_phi_mux_en_rgd_V_152_i_phi_fu_2810_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_V_152_i_phi_fu_2810_p14 = ap_phi_reg_pp0_iter3_en_rgd_V_152_i_reg_2807;
    end
end

always @ (*) begin
    if ((((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd26)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd24)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd10)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd8)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd60)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd56)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd52)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd48)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd63)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd62)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd31)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd30)))) begin
        ap_phi_mux_en_rgd_V_1_0_i_phi_fu_2680_p14 = 1'd1;
    end else if (((~(select_ln752_fu_6024_p3 == 6'd33) & ~(select_ln752_fu_6024_p3 == 6'd32) & ~(select_ln752_fu_6024_p3 == 6'd1) & ~(select_ln752_fu_6024_p3 == 6'd0) & ~(select_ln752_fu_6024_p3 == 6'd26) & ~(select_ln752_fu_6024_p3 == 6'd24) & ~(select_ln752_fu_6024_p3 == 6'd10) & ~(select_ln752_fu_6024_p3 == 6'd8) & ~(select_ln752_fu_6024_p3 == 6'd60) & ~(select_ln752_fu_6024_p3 == 6'd56) & ~(select_ln752_fu_6024_p3 == 6'd52) & ~(select_ln752_fu_6024_p3 == 6'd48) & ~(select_ln752_fu_6024_p3 == 6'd15) & ~(select_ln752_fu_6024_p3 == 6'd11) & ~(select_ln752_fu_6024_p3 == 6'd7) & ~(select_ln752_fu_6024_p3 == 6'd3) & ~(select_ln752_fu_6024_p3 == 6'd55) & ~(select_ln752_fu_6024_p3 == 6'd53) & ~(select_ln752_fu_6024_p3 == 6'd39) & ~(select_ln752_fu_6024_p3 == 6'd37) & ~(select_ln752_fu_6024_p3 == 6'd63) & ~(select_ln752_fu_6024_p3 == 6'd62) & ~(select_ln752_fu_6024_p3 == 6'd31) & ~(select_ln752_fu_6024_p3 == 6'd30) & (icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd33)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd32)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd1)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd0)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd15)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd11)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd7)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd3)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd55)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd53)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd39)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd37)))) begin
        ap_phi_mux_en_rgd_V_1_0_i_phi_fu_2680_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_V_1_0_i_phi_fu_2680_p14 = ap_phi_reg_pp0_iter3_en_rgd_V_1_0_i_reg_2677;
    end
end

always @ (*) begin
    if ((((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd26)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd24)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd10)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd8)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd60)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd56)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd52)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd48)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd63)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd62)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd31)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd30)))) begin
        ap_phi_mux_en_rgd_V_1_1_i_phi_fu_2784_p14 = 1'd1;
    end else if (((~(select_ln752_1_fu_6281_p3 == 6'd33) & ~(select_ln752_1_fu_6281_p3 == 6'd32) & ~(select_ln752_1_fu_6281_p3 == 6'd1) & ~(select_ln752_1_fu_6281_p3 == 6'd0) & ~(select_ln752_1_fu_6281_p3 == 6'd26) & ~(select_ln752_1_fu_6281_p3 == 6'd24) & ~(select_ln752_1_fu_6281_p3 == 6'd10) & ~(select_ln752_1_fu_6281_p3 == 6'd8) & ~(select_ln752_1_fu_6281_p3 == 6'd60) & ~(select_ln752_1_fu_6281_p3 == 6'd56) & ~(select_ln752_1_fu_6281_p3 == 6'd52) & ~(select_ln752_1_fu_6281_p3 == 6'd48) & ~(select_ln752_1_fu_6281_p3 == 6'd15) & ~(select_ln752_1_fu_6281_p3 == 6'd11) & ~(select_ln752_1_fu_6281_p3 == 6'd7) & ~(select_ln752_1_fu_6281_p3 == 6'd3) & ~(select_ln752_1_fu_6281_p3 == 6'd55) & ~(select_ln752_1_fu_6281_p3 == 6'd53) & ~(select_ln752_1_fu_6281_p3 == 6'd39) & ~(select_ln752_1_fu_6281_p3 == 6'd37) & ~(select_ln752_1_fu_6281_p3 == 6'd63) & ~(select_ln752_1_fu_6281_p3 == 6'd62) & ~(select_ln752_1_fu_6281_p3 == 6'd31) & ~(select_ln752_1_fu_6281_p3 == 6'd30) & (icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd33)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd32)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd1)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd0)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd15)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd11)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd7)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd3)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd55)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd53)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd39)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd37)))) begin
        ap_phi_mux_en_rgd_V_1_1_i_phi_fu_2784_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_V_1_1_i_phi_fu_2784_p14 = ap_phi_reg_pp0_iter3_en_rgd_V_1_1_i_reg_2781;
    end
end

always @ (*) begin
    if ((((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd26)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd24)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd10)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd8)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd60)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd56)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd52)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd48)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd63)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd62)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd31)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd30)))) begin
        ap_phi_mux_en_rgd_V_1_2_i_phi_fu_2888_p14 = 1'd1;
    end else if (((~(select_ln752_2_fu_6538_p3 == 6'd33) & ~(select_ln752_2_fu_6538_p3 == 6'd32) & ~(select_ln752_2_fu_6538_p3 == 6'd1) & ~(select_ln752_2_fu_6538_p3 == 6'd0) & ~(select_ln752_2_fu_6538_p3 == 6'd26) & ~(select_ln752_2_fu_6538_p3 == 6'd24) & ~(select_ln752_2_fu_6538_p3 == 6'd10) & ~(select_ln752_2_fu_6538_p3 == 6'd8) & ~(select_ln752_2_fu_6538_p3 == 6'd60) & ~(select_ln752_2_fu_6538_p3 == 6'd56) & ~(select_ln752_2_fu_6538_p3 == 6'd52) & ~(select_ln752_2_fu_6538_p3 == 6'd48) & ~(select_ln752_2_fu_6538_p3 == 6'd15) & ~(select_ln752_2_fu_6538_p3 == 6'd11) & ~(select_ln752_2_fu_6538_p3 == 6'd7) & ~(select_ln752_2_fu_6538_p3 == 6'd3) & ~(select_ln752_2_fu_6538_p3 == 6'd55) & ~(select_ln752_2_fu_6538_p3 == 6'd53) & ~(select_ln752_2_fu_6538_p3 == 6'd39) & ~(select_ln752_2_fu_6538_p3 == 6'd37) & ~(select_ln752_2_fu_6538_p3 == 6'd63) & ~(select_ln752_2_fu_6538_p3 == 6'd62) & ~(select_ln752_2_fu_6538_p3 == 6'd31) & ~(select_ln752_2_fu_6538_p3 == 6'd30) & (icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd33)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd32)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd1)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd0)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd15)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd11)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd7)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd3)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd55)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd53)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd39)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd37)))) begin
        ap_phi_mux_en_rgd_V_1_2_i_phi_fu_2888_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_V_1_2_i_phi_fu_2888_p14 = ap_phi_reg_pp0_iter3_en_rgd_V_1_2_i_reg_2885;
    end
end

always @ (*) begin
    if ((((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd26)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd24)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd10)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd8)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd60)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd56)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd52)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd48)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd63)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd62)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd31)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd30)))) begin
        ap_phi_mux_en_rgd_V_1_3_i_phi_fu_2992_p14 = 1'd1;
    end else if (((~(select_ln752_3_fu_6753_p3 == 6'd33) & ~(select_ln752_3_fu_6753_p3 == 6'd32) & ~(select_ln752_3_fu_6753_p3 == 6'd1) & ~(select_ln752_3_fu_6753_p3 == 6'd0) & ~(select_ln752_3_fu_6753_p3 == 6'd26) & ~(select_ln752_3_fu_6753_p3 == 6'd24) & ~(select_ln752_3_fu_6753_p3 == 6'd10) & ~(select_ln752_3_fu_6753_p3 == 6'd8) & ~(select_ln752_3_fu_6753_p3 == 6'd60) & ~(select_ln752_3_fu_6753_p3 == 6'd56) & ~(select_ln752_3_fu_6753_p3 == 6'd52) & ~(select_ln752_3_fu_6753_p3 == 6'd48) & ~(select_ln752_3_fu_6753_p3 == 6'd15) & ~(select_ln752_3_fu_6753_p3 == 6'd11) & ~(select_ln752_3_fu_6753_p3 == 6'd7) & ~(select_ln752_3_fu_6753_p3 == 6'd3) & ~(select_ln752_3_fu_6753_p3 == 6'd55) & ~(select_ln752_3_fu_6753_p3 == 6'd53) & ~(select_ln752_3_fu_6753_p3 == 6'd39) & ~(select_ln752_3_fu_6753_p3 == 6'd37) & ~(select_ln752_3_fu_6753_p3 == 6'd63) & ~(select_ln752_3_fu_6753_p3 == 6'd62) & ~(select_ln752_3_fu_6753_p3 == 6'd31) & ~(select_ln752_3_fu_6753_p3 == 6'd30) & (icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd33)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd32)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd1)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd0)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd15)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd11)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd7)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd3)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd55)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd53)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd39)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd37)))) begin
        ap_phi_mux_en_rgd_V_1_3_i_phi_fu_2992_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_V_1_3_i_phi_fu_2992_p14 = ap_phi_reg_pp0_iter3_en_rgd_V_1_3_i_reg_2989;
    end
end

always @ (*) begin
    if ((((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd15)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd11)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd7)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd3)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd55)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd53)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd39)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd37)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd63)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd62)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd31)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd30)))) begin
        ap_phi_mux_en_rgd_V_263_i_phi_fu_2914_p14 = 1'd1;
    end else if (((~(select_ln752_2_fu_6538_p3 == 6'd33) & ~(select_ln752_2_fu_6538_p3 == 6'd32) & ~(select_ln752_2_fu_6538_p3 == 6'd1) & ~(select_ln752_2_fu_6538_p3 == 6'd0) & ~(select_ln752_2_fu_6538_p3 == 6'd26) & ~(select_ln752_2_fu_6538_p3 == 6'd24) & ~(select_ln752_2_fu_6538_p3 == 6'd10) & ~(select_ln752_2_fu_6538_p3 == 6'd8) & ~(select_ln752_2_fu_6538_p3 == 6'd60) & ~(select_ln752_2_fu_6538_p3 == 6'd56) & ~(select_ln752_2_fu_6538_p3 == 6'd52) & ~(select_ln752_2_fu_6538_p3 == 6'd48) & ~(select_ln752_2_fu_6538_p3 == 6'd15) & ~(select_ln752_2_fu_6538_p3 == 6'd11) & ~(select_ln752_2_fu_6538_p3 == 6'd7) & ~(select_ln752_2_fu_6538_p3 == 6'd3) & ~(select_ln752_2_fu_6538_p3 == 6'd55) & ~(select_ln752_2_fu_6538_p3 == 6'd53) & ~(select_ln752_2_fu_6538_p3 == 6'd39) & ~(select_ln752_2_fu_6538_p3 == 6'd37) & ~(select_ln752_2_fu_6538_p3 == 6'd63) & ~(select_ln752_2_fu_6538_p3 == 6'd62) & ~(select_ln752_2_fu_6538_p3 == 6'd31) & ~(select_ln752_2_fu_6538_p3 == 6'd30) & (icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd33)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd32)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd1)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd0)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd26)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd24)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd10)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd8)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd60)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd56)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd52)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd48)))) begin
        ap_phi_mux_en_rgd_V_263_i_phi_fu_2914_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_V_263_i_phi_fu_2914_p14 = ap_phi_reg_pp0_iter3_en_rgd_V_263_i_reg_2911;
    end
end

always @ (*) begin
    if ((((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd33)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd32)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd1)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd0)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd60)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd56)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd52)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd48)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd55)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd53)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd39)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd37)))) begin
        ap_phi_mux_en_rgd_V_2_0_i_phi_fu_2654_p14 = 1'd1;
    end else if (((~(select_ln752_fu_6024_p3 == 6'd33) & ~(select_ln752_fu_6024_p3 == 6'd32) & ~(select_ln752_fu_6024_p3 == 6'd1) & ~(select_ln752_fu_6024_p3 == 6'd0) & ~(select_ln752_fu_6024_p3 == 6'd26) & ~(select_ln752_fu_6024_p3 == 6'd24) & ~(select_ln752_fu_6024_p3 == 6'd10) & ~(select_ln752_fu_6024_p3 == 6'd8) & ~(select_ln752_fu_6024_p3 == 6'd60) & ~(select_ln752_fu_6024_p3 == 6'd56) & ~(select_ln752_fu_6024_p3 == 6'd52) & ~(select_ln752_fu_6024_p3 == 6'd48) & ~(select_ln752_fu_6024_p3 == 6'd15) & ~(select_ln752_fu_6024_p3 == 6'd11) & ~(select_ln752_fu_6024_p3 == 6'd7) & ~(select_ln752_fu_6024_p3 == 6'd3) & ~(select_ln752_fu_6024_p3 == 6'd55) & ~(select_ln752_fu_6024_p3 == 6'd53) & ~(select_ln752_fu_6024_p3 == 6'd39) & ~(select_ln752_fu_6024_p3 == 6'd37) & ~(select_ln752_fu_6024_p3 == 6'd63) & ~(select_ln752_fu_6024_p3 == 6'd62) & ~(select_ln752_fu_6024_p3 == 6'd31) & ~(select_ln752_fu_6024_p3 == 6'd30) & (icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd26)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd24)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd10)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd8)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd15)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd11)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd7)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd3)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd63)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd62)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd31)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd30)))) begin
        ap_phi_mux_en_rgd_V_2_0_i_phi_fu_2654_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_V_2_0_i_phi_fu_2654_p14 = ap_phi_reg_pp0_iter3_en_rgd_V_2_0_i_reg_2651;
    end
end

always @ (*) begin
    if ((((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd33)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd32)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd1)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd0)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd60)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd56)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd52)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd48)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd55)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd53)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd39)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd37)))) begin
        ap_phi_mux_en_rgd_V_2_1_i_phi_fu_2758_p14 = 1'd1;
    end else if (((~(select_ln752_1_fu_6281_p3 == 6'd33) & ~(select_ln752_1_fu_6281_p3 == 6'd32) & ~(select_ln752_1_fu_6281_p3 == 6'd1) & ~(select_ln752_1_fu_6281_p3 == 6'd0) & ~(select_ln752_1_fu_6281_p3 == 6'd26) & ~(select_ln752_1_fu_6281_p3 == 6'd24) & ~(select_ln752_1_fu_6281_p3 == 6'd10) & ~(select_ln752_1_fu_6281_p3 == 6'd8) & ~(select_ln752_1_fu_6281_p3 == 6'd60) & ~(select_ln752_1_fu_6281_p3 == 6'd56) & ~(select_ln752_1_fu_6281_p3 == 6'd52) & ~(select_ln752_1_fu_6281_p3 == 6'd48) & ~(select_ln752_1_fu_6281_p3 == 6'd15) & ~(select_ln752_1_fu_6281_p3 == 6'd11) & ~(select_ln752_1_fu_6281_p3 == 6'd7) & ~(select_ln752_1_fu_6281_p3 == 6'd3) & ~(select_ln752_1_fu_6281_p3 == 6'd55) & ~(select_ln752_1_fu_6281_p3 == 6'd53) & ~(select_ln752_1_fu_6281_p3 == 6'd39) & ~(select_ln752_1_fu_6281_p3 == 6'd37) & ~(select_ln752_1_fu_6281_p3 == 6'd63) & ~(select_ln752_1_fu_6281_p3 == 6'd62) & ~(select_ln752_1_fu_6281_p3 == 6'd31) & ~(select_ln752_1_fu_6281_p3 == 6'd30) & (icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd26)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd24)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd10)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd8)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd15)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd11)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd7)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd3)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd63)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd62)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd31)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd30)))) begin
        ap_phi_mux_en_rgd_V_2_1_i_phi_fu_2758_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_V_2_1_i_phi_fu_2758_p14 = ap_phi_reg_pp0_iter3_en_rgd_V_2_1_i_reg_2755;
    end
end

always @ (*) begin
    if ((((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd33)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd32)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd1)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd0)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd60)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd56)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd52)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd48)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd55)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd53)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd39)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd37)))) begin
        ap_phi_mux_en_rgd_V_2_2_i_phi_fu_2862_p14 = 1'd1;
    end else if (((~(select_ln752_2_fu_6538_p3 == 6'd33) & ~(select_ln752_2_fu_6538_p3 == 6'd32) & ~(select_ln752_2_fu_6538_p3 == 6'd1) & ~(select_ln752_2_fu_6538_p3 == 6'd0) & ~(select_ln752_2_fu_6538_p3 == 6'd26) & ~(select_ln752_2_fu_6538_p3 == 6'd24) & ~(select_ln752_2_fu_6538_p3 == 6'd10) & ~(select_ln752_2_fu_6538_p3 == 6'd8) & ~(select_ln752_2_fu_6538_p3 == 6'd60) & ~(select_ln752_2_fu_6538_p3 == 6'd56) & ~(select_ln752_2_fu_6538_p3 == 6'd52) & ~(select_ln752_2_fu_6538_p3 == 6'd48) & ~(select_ln752_2_fu_6538_p3 == 6'd15) & ~(select_ln752_2_fu_6538_p3 == 6'd11) & ~(select_ln752_2_fu_6538_p3 == 6'd7) & ~(select_ln752_2_fu_6538_p3 == 6'd3) & ~(select_ln752_2_fu_6538_p3 == 6'd55) & ~(select_ln752_2_fu_6538_p3 == 6'd53) & ~(select_ln752_2_fu_6538_p3 == 6'd39) & ~(select_ln752_2_fu_6538_p3 == 6'd37) & ~(select_ln752_2_fu_6538_p3 == 6'd63) & ~(select_ln752_2_fu_6538_p3 == 6'd62) & ~(select_ln752_2_fu_6538_p3 == 6'd31) & ~(select_ln752_2_fu_6538_p3 == 6'd30) & (icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd26)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd24)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd10)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd8)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd15)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd11)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd7)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd3)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd63)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd62)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd31)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd30)))) begin
        ap_phi_mux_en_rgd_V_2_2_i_phi_fu_2862_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_V_2_2_i_phi_fu_2862_p14 = ap_phi_reg_pp0_iter3_en_rgd_V_2_2_i_reg_2859;
    end
end

always @ (*) begin
    if ((((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd33)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd32)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd1)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd0)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd60)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd56)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd52)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd48)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd55)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd53)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd39)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd37)))) begin
        ap_phi_mux_en_rgd_V_2_3_i_phi_fu_2966_p14 = 1'd1;
    end else if (((~(select_ln752_3_fu_6753_p3 == 6'd33) & ~(select_ln752_3_fu_6753_p3 == 6'd32) & ~(select_ln752_3_fu_6753_p3 == 6'd1) & ~(select_ln752_3_fu_6753_p3 == 6'd0) & ~(select_ln752_3_fu_6753_p3 == 6'd26) & ~(select_ln752_3_fu_6753_p3 == 6'd24) & ~(select_ln752_3_fu_6753_p3 == 6'd10) & ~(select_ln752_3_fu_6753_p3 == 6'd8) & ~(select_ln752_3_fu_6753_p3 == 6'd60) & ~(select_ln752_3_fu_6753_p3 == 6'd56) & ~(select_ln752_3_fu_6753_p3 == 6'd52) & ~(select_ln752_3_fu_6753_p3 == 6'd48) & ~(select_ln752_3_fu_6753_p3 == 6'd15) & ~(select_ln752_3_fu_6753_p3 == 6'd11) & ~(select_ln752_3_fu_6753_p3 == 6'd7) & ~(select_ln752_3_fu_6753_p3 == 6'd3) & ~(select_ln752_3_fu_6753_p3 == 6'd55) & ~(select_ln752_3_fu_6753_p3 == 6'd53) & ~(select_ln752_3_fu_6753_p3 == 6'd39) & ~(select_ln752_3_fu_6753_p3 == 6'd37) & ~(select_ln752_3_fu_6753_p3 == 6'd63) & ~(select_ln752_3_fu_6753_p3 == 6'd62) & ~(select_ln752_3_fu_6753_p3 == 6'd31) & ~(select_ln752_3_fu_6753_p3 == 6'd30) & (icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd26)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd24)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd10)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd8)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd15)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd11)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd7)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd3)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd63)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd62)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd31)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd30)))) begin
        ap_phi_mux_en_rgd_V_2_3_i_phi_fu_2966_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_V_2_3_i_phi_fu_2966_p14 = ap_phi_reg_pp0_iter3_en_rgd_V_2_3_i_reg_2963;
    end
end

always @ (*) begin
    if ((((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd15)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd11)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd7)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd3)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd55)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd53)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd39)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd37)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd63)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd62)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd31)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd30)))) begin
        ap_phi_mux_en_rgd_V_373_i_phi_fu_3018_p14 = 1'd1;
    end else if (((~(select_ln752_3_fu_6753_p3 == 6'd33) & ~(select_ln752_3_fu_6753_p3 == 6'd32) & ~(select_ln752_3_fu_6753_p3 == 6'd1) & ~(select_ln752_3_fu_6753_p3 == 6'd0) & ~(select_ln752_3_fu_6753_p3 == 6'd26) & ~(select_ln752_3_fu_6753_p3 == 6'd24) & ~(select_ln752_3_fu_6753_p3 == 6'd10) & ~(select_ln752_3_fu_6753_p3 == 6'd8) & ~(select_ln752_3_fu_6753_p3 == 6'd60) & ~(select_ln752_3_fu_6753_p3 == 6'd56) & ~(select_ln752_3_fu_6753_p3 == 6'd52) & ~(select_ln752_3_fu_6753_p3 == 6'd48) & ~(select_ln752_3_fu_6753_p3 == 6'd15) & ~(select_ln752_3_fu_6753_p3 == 6'd11) & ~(select_ln752_3_fu_6753_p3 == 6'd7) & ~(select_ln752_3_fu_6753_p3 == 6'd3) & ~(select_ln752_3_fu_6753_p3 == 6'd55) & ~(select_ln752_3_fu_6753_p3 == 6'd53) & ~(select_ln752_3_fu_6753_p3 == 6'd39) & ~(select_ln752_3_fu_6753_p3 == 6'd37) & ~(select_ln752_3_fu_6753_p3 == 6'd63) & ~(select_ln752_3_fu_6753_p3 == 6'd62) & ~(select_ln752_3_fu_6753_p3 == 6'd31) & ~(select_ln752_3_fu_6753_p3 == 6'd30) & (icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd33)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd32)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd1)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd0)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd26)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd24)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd10)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd8)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd60)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd56)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd52)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd48)))) begin
        ap_phi_mux_en_rgd_V_373_i_phi_fu_3018_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_V_373_i_phi_fu_3018_p14 = ap_phi_reg_pp0_iter3_en_rgd_V_373_i_reg_3015;
    end
end

always @ (*) begin
    if ((((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd33)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd32)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd1)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd0)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd26)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd24)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd10)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd8)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd15)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd11)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd7)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd3)))) begin
        ap_phi_mux_en_rgd_V_3_0_i_phi_fu_2628_p14 = 1'd1;
    end else if (((~(select_ln752_fu_6024_p3 == 6'd33) & ~(select_ln752_fu_6024_p3 == 6'd32) & ~(select_ln752_fu_6024_p3 == 6'd1) & ~(select_ln752_fu_6024_p3 == 6'd0) & ~(select_ln752_fu_6024_p3 == 6'd26) & ~(select_ln752_fu_6024_p3 == 6'd24) & ~(select_ln752_fu_6024_p3 == 6'd10) & ~(select_ln752_fu_6024_p3 == 6'd8) & ~(select_ln752_fu_6024_p3 == 6'd60) & ~(select_ln752_fu_6024_p3 == 6'd56) & ~(select_ln752_fu_6024_p3 == 6'd52) & ~(select_ln752_fu_6024_p3 == 6'd48) & ~(select_ln752_fu_6024_p3 == 6'd15) & ~(select_ln752_fu_6024_p3 == 6'd11) & ~(select_ln752_fu_6024_p3 == 6'd7) & ~(select_ln752_fu_6024_p3 == 6'd3) & ~(select_ln752_fu_6024_p3 == 6'd55) & ~(select_ln752_fu_6024_p3 == 6'd53) & ~(select_ln752_fu_6024_p3 == 6'd39) & ~(select_ln752_fu_6024_p3 == 6'd37) & ~(select_ln752_fu_6024_p3 == 6'd63) & ~(select_ln752_fu_6024_p3 == 6'd62) & ~(select_ln752_fu_6024_p3 == 6'd31) & ~(select_ln752_fu_6024_p3 == 6'd30) & (icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd60)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd56)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd52)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd48)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd55)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd53)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd39)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd37)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd63)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd62)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd31)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_fu_6024_p3 == 6'd30)))) begin
        ap_phi_mux_en_rgd_V_3_0_i_phi_fu_2628_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_V_3_0_i_phi_fu_2628_p14 = ap_phi_reg_pp0_iter3_en_rgd_V_3_0_i_reg_2625;
    end
end

always @ (*) begin
    if ((((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd33)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd32)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd1)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd0)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd26)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd24)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd10)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd8)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd15)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd11)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd7)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd3)))) begin
        ap_phi_mux_en_rgd_V_3_1_i_phi_fu_2732_p14 = 1'd1;
    end else if (((~(select_ln752_1_fu_6281_p3 == 6'd33) & ~(select_ln752_1_fu_6281_p3 == 6'd32) & ~(select_ln752_1_fu_6281_p3 == 6'd1) & ~(select_ln752_1_fu_6281_p3 == 6'd0) & ~(select_ln752_1_fu_6281_p3 == 6'd26) & ~(select_ln752_1_fu_6281_p3 == 6'd24) & ~(select_ln752_1_fu_6281_p3 == 6'd10) & ~(select_ln752_1_fu_6281_p3 == 6'd8) & ~(select_ln752_1_fu_6281_p3 == 6'd60) & ~(select_ln752_1_fu_6281_p3 == 6'd56) & ~(select_ln752_1_fu_6281_p3 == 6'd52) & ~(select_ln752_1_fu_6281_p3 == 6'd48) & ~(select_ln752_1_fu_6281_p3 == 6'd15) & ~(select_ln752_1_fu_6281_p3 == 6'd11) & ~(select_ln752_1_fu_6281_p3 == 6'd7) & ~(select_ln752_1_fu_6281_p3 == 6'd3) & ~(select_ln752_1_fu_6281_p3 == 6'd55) & ~(select_ln752_1_fu_6281_p3 == 6'd53) & ~(select_ln752_1_fu_6281_p3 == 6'd39) & ~(select_ln752_1_fu_6281_p3 == 6'd37) & ~(select_ln752_1_fu_6281_p3 == 6'd63) & ~(select_ln752_1_fu_6281_p3 == 6'd62) & ~(select_ln752_1_fu_6281_p3 == 6'd31) & ~(select_ln752_1_fu_6281_p3 == 6'd30) & (icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd60)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd56)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd52)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd48)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd55)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd53)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd39)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd37)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd63)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd62)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd31)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_1_fu_6281_p3 == 6'd30)))) begin
        ap_phi_mux_en_rgd_V_3_1_i_phi_fu_2732_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_V_3_1_i_phi_fu_2732_p14 = ap_phi_reg_pp0_iter3_en_rgd_V_3_1_i_reg_2729;
    end
end

always @ (*) begin
    if ((((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd33)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd32)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd1)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd0)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd26)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd24)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd10)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd8)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd15)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd11)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd7)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd3)))) begin
        ap_phi_mux_en_rgd_V_3_2_i_phi_fu_2836_p14 = 1'd1;
    end else if (((~(select_ln752_2_fu_6538_p3 == 6'd33) & ~(select_ln752_2_fu_6538_p3 == 6'd32) & ~(select_ln752_2_fu_6538_p3 == 6'd1) & ~(select_ln752_2_fu_6538_p3 == 6'd0) & ~(select_ln752_2_fu_6538_p3 == 6'd26) & ~(select_ln752_2_fu_6538_p3 == 6'd24) & ~(select_ln752_2_fu_6538_p3 == 6'd10) & ~(select_ln752_2_fu_6538_p3 == 6'd8) & ~(select_ln752_2_fu_6538_p3 == 6'd60) & ~(select_ln752_2_fu_6538_p3 == 6'd56) & ~(select_ln752_2_fu_6538_p3 == 6'd52) & ~(select_ln752_2_fu_6538_p3 == 6'd48) & ~(select_ln752_2_fu_6538_p3 == 6'd15) & ~(select_ln752_2_fu_6538_p3 == 6'd11) & ~(select_ln752_2_fu_6538_p3 == 6'd7) & ~(select_ln752_2_fu_6538_p3 == 6'd3) & ~(select_ln752_2_fu_6538_p3 == 6'd55) & ~(select_ln752_2_fu_6538_p3 == 6'd53) & ~(select_ln752_2_fu_6538_p3 == 6'd39) & ~(select_ln752_2_fu_6538_p3 == 6'd37) & ~(select_ln752_2_fu_6538_p3 == 6'd63) & ~(select_ln752_2_fu_6538_p3 == 6'd62) & ~(select_ln752_2_fu_6538_p3 == 6'd31) & ~(select_ln752_2_fu_6538_p3 == 6'd30) & (icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd60)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd56)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd52)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd48)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd55)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd53)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd39)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd37)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd63)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd62)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd31)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1) & (select_ln752_2_fu_6538_p3 == 6'd30)))) begin
        ap_phi_mux_en_rgd_V_3_2_i_phi_fu_2836_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_V_3_2_i_phi_fu_2836_p14 = ap_phi_reg_pp0_iter3_en_rgd_V_3_2_i_reg_2833;
    end
end

always @ (*) begin
    if ((((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd33)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd32)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd1)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd0)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd26)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd24)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd10)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd8)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd15)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd11)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd7)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd3)))) begin
        ap_phi_mux_en_rgd_V_3_3_i_phi_fu_2940_p14 = 1'd1;
    end else if (((~(select_ln752_3_fu_6753_p3 == 6'd33) & ~(select_ln752_3_fu_6753_p3 == 6'd32) & ~(select_ln752_3_fu_6753_p3 == 6'd1) & ~(select_ln752_3_fu_6753_p3 == 6'd0) & ~(select_ln752_3_fu_6753_p3 == 6'd26) & ~(select_ln752_3_fu_6753_p3 == 6'd24) & ~(select_ln752_3_fu_6753_p3 == 6'd10) & ~(select_ln752_3_fu_6753_p3 == 6'd8) & ~(select_ln752_3_fu_6753_p3 == 6'd60) & ~(select_ln752_3_fu_6753_p3 == 6'd56) & ~(select_ln752_3_fu_6753_p3 == 6'd52) & ~(select_ln752_3_fu_6753_p3 == 6'd48) & ~(select_ln752_3_fu_6753_p3 == 6'd15) & ~(select_ln752_3_fu_6753_p3 == 6'd11) & ~(select_ln752_3_fu_6753_p3 == 6'd7) & ~(select_ln752_3_fu_6753_p3 == 6'd3) & ~(select_ln752_3_fu_6753_p3 == 6'd55) & ~(select_ln752_3_fu_6753_p3 == 6'd53) & ~(select_ln752_3_fu_6753_p3 == 6'd39) & ~(select_ln752_3_fu_6753_p3 == 6'd37) & ~(select_ln752_3_fu_6753_p3 == 6'd63) & ~(select_ln752_3_fu_6753_p3 == 6'd62) & ~(select_ln752_3_fu_6753_p3 == 6'd31) & ~(select_ln752_3_fu_6753_p3 == 6'd30) & (icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd60)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd56)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd52)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd48)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd55)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd53)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd39)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd37)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd63)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd62)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd31)) | ((icmp_ln585_reg_8605_pp0_iter2_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1) & (select_ln752_3_fu_6753_p3 == 6'd30)))) begin
        ap_phi_mux_en_rgd_V_3_3_i_phi_fu_2940_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_V_3_3_i_phi_fu_2940_p14 = ap_phi_reg_pp0_iter3_en_rgd_V_3_3_i_reg_2937;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_0_6_0_2_i_phi_fu_2301_p4 = pixWindow_val_val_V_0_8_0_fu_842;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_0_6_0_2_i_phi_fu_2301_p4 = pixWindow_val_val_V_0_6_0_fu_818;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_0_6_0_2_i_phi_fu_2301_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_6_0_2_i_reg_2298;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_0_6_0_2_i_phi_fu_2301_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_6_0_2_i_reg_2298;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_0_6_1_2_i_phi_fu_2292_p4 = pixWindow_val_val_V_0_8_1_fu_846;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_0_6_1_2_i_phi_fu_2292_p4 = pixWindow_val_val_V_0_6_1_fu_822;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_0_6_1_2_i_phi_fu_2292_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_6_1_2_i_reg_2289;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_0_6_1_2_i_phi_fu_2292_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_6_1_2_i_reg_2289;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_0_6_2_2_i_phi_fu_2283_p4 = pixWindow_val_val_V_0_8_2_fu_850;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_0_6_2_2_i_phi_fu_2283_p4 = pixWindow_val_val_V_0_6_2_fu_826;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_0_6_2_2_i_phi_fu_2283_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_6_2_2_i_reg_2280;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_0_6_2_2_i_phi_fu_2283_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_6_2_2_i_reg_2280;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_0_7_0_2_i_phi_fu_2274_p4 = pixWindow_val_val_V_0_8_0_fu_842;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_0_7_0_2_i_phi_fu_2274_p4 = pixWindow_val_val_V_0_7_0_fu_830;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_0_7_0_2_i_phi_fu_2274_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_7_0_2_i_reg_2271;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_0_7_0_2_i_phi_fu_2274_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_7_0_2_i_reg_2271;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_0_7_1_2_i_phi_fu_2265_p4 = pixWindow_val_val_V_0_8_1_fu_846;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_0_7_1_2_i_phi_fu_2265_p4 = pixWindow_val_val_V_0_7_1_fu_834;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_0_7_1_2_i_phi_fu_2265_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_7_1_2_i_reg_2262;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_0_7_1_2_i_phi_fu_2265_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_7_1_2_i_reg_2262;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_0_7_2_2_i_phi_fu_2256_p4 = pixWindow_val_val_V_0_8_2_fu_850;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_0_7_2_2_i_phi_fu_2256_p4 = pixWindow_val_val_V_0_7_2_fu_838;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_0_7_2_2_i_phi_fu_2256_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_7_2_2_i_reg_2253;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_0_7_2_2_i_phi_fu_2256_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_7_2_2_i_reg_2253;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_1_5_0_2_i_phi_fu_2207_p4 = pixWindow_val_val_V_1_8_0_fu_794;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_1_5_0_2_i_phi_fu_2207_p4 = pixWindow_val_val_V_1_5_0_fu_758;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_1_5_0_2_i_phi_fu_2207_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_5_0_2_i_reg_2204;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_1_5_0_2_i_phi_fu_2207_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_5_0_2_i_reg_2204;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_1_5_1_2_i_phi_fu_2198_p4 = pixWindow_val_val_V_1_8_1_fu_798;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_1_5_1_2_i_phi_fu_2198_p4 = pixWindow_val_val_V_1_5_1_fu_762;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_1_5_1_2_i_phi_fu_2198_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_5_1_2_i_reg_2195;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_1_5_1_2_i_phi_fu_2198_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_5_1_2_i_reg_2195;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_1_5_2_2_i_phi_fu_2189_p4 = pixWindow_val_val_V_1_8_2_fu_802;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_1_5_2_2_i_phi_fu_2189_p4 = pixWindow_val_val_V_1_5_2_fu_766;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_1_5_2_2_i_phi_fu_2189_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_5_2_2_i_reg_2186;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_1_5_2_2_i_phi_fu_2189_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_5_2_2_i_reg_2186;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_1_6_0_2_i_phi_fu_2180_p4 = pixWindow_val_val_V_1_8_0_fu_794;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_1_6_0_2_i_phi_fu_2180_p4 = pixWindow_val_val_V_1_6_0_fu_770;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_1_6_0_2_i_phi_fu_2180_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_6_0_2_i_reg_2177;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_1_6_0_2_i_phi_fu_2180_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_6_0_2_i_reg_2177;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_1_6_1_2_i_phi_fu_2171_p4 = pixWindow_val_val_V_1_8_1_fu_798;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_1_6_1_2_i_phi_fu_2171_p4 = pixWindow_val_val_V_1_6_1_fu_774;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_1_6_1_2_i_phi_fu_2171_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_6_1_2_i_reg_2168;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_1_6_1_2_i_phi_fu_2171_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_6_1_2_i_reg_2168;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_1_6_2_2_i_phi_fu_2162_p4 = pixWindow_val_val_V_1_8_2_fu_802;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_1_6_2_2_i_phi_fu_2162_p4 = pixWindow_val_val_V_1_6_2_fu_778;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_1_6_2_2_i_phi_fu_2162_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_6_2_2_i_reg_2159;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_1_6_2_2_i_phi_fu_2162_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_6_2_2_i_reg_2159;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_1_7_0_2_i_phi_fu_2153_p4 = pixWindow_val_val_V_1_8_0_fu_794;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_1_7_0_2_i_phi_fu_2153_p4 = pixWindow_val_val_V_1_7_0_fu_782;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_1_7_0_2_i_phi_fu_2153_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_7_0_2_i_reg_2150;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_1_7_0_2_i_phi_fu_2153_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_7_0_2_i_reg_2150;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_1_7_1_2_i_phi_fu_2144_p4 = pixWindow_val_val_V_1_8_1_fu_798;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_1_7_1_2_i_phi_fu_2144_p4 = pixWindow_val_val_V_1_7_1_fu_786;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_1_7_1_2_i_phi_fu_2144_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_7_1_2_i_reg_2141;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_1_7_1_2_i_phi_fu_2144_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_7_1_2_i_reg_2141;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_1_7_2_2_i_phi_fu_2135_p4 = pixWindow_val_val_V_1_8_2_fu_802;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_1_7_2_2_i_phi_fu_2135_p4 = pixWindow_val_val_V_1_7_2_fu_790;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_1_7_2_2_i_phi_fu_2135_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_7_2_2_i_reg_2132;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_1_7_2_2_i_phi_fu_2135_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_7_2_2_i_reg_2132;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_2_6_0_2_i_phi_fu_2032_p4 = pixWindow_val_val_V_2_8_0_fu_746;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_2_6_0_2_i_phi_fu_2032_p4 = pixWindow_val_val_V_2_6_0_fu_722;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_2_6_0_2_i_phi_fu_2032_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_6_0_2_i_reg_2029;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_2_6_0_2_i_phi_fu_2032_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_6_0_2_i_reg_2029;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_2_6_1_2_i_phi_fu_2023_p4 = pixWindow_val_val_V_2_8_1_fu_750;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_2_6_1_2_i_phi_fu_2023_p4 = pixWindow_val_val_V_2_6_1_fu_726;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_2_6_1_2_i_phi_fu_2023_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_6_1_2_i_reg_2020;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_2_6_1_2_i_phi_fu_2023_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_6_1_2_i_reg_2020;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_2_6_2_2_i_phi_fu_2014_p4 = pixWindow_val_val_V_2_8_2_fu_754;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_2_6_2_2_i_phi_fu_2014_p4 = pixWindow_val_val_V_2_6_2_fu_730;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_2_6_2_2_i_phi_fu_2014_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_6_2_2_i_reg_2011;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_2_6_2_2_i_phi_fu_2014_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_6_2_2_i_reg_2011;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_2_7_0_2_i_phi_fu_2005_p4 = pixWindow_val_val_V_2_8_0_fu_746;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_2_7_0_2_i_phi_fu_2005_p4 = pixWindow_val_val_V_2_7_0_fu_734;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_2_7_0_2_i_phi_fu_2005_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_7_0_2_i_reg_2002;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_2_7_0_2_i_phi_fu_2005_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_7_0_2_i_reg_2002;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_2_7_1_2_i_phi_fu_1996_p4 = pixWindow_val_val_V_2_8_1_fu_750;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_2_7_1_2_i_phi_fu_1996_p4 = pixWindow_val_val_V_2_7_1_fu_738;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_2_7_1_2_i_phi_fu_1996_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_7_1_2_i_reg_1993;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_2_7_1_2_i_phi_fu_1996_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_7_1_2_i_reg_1993;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_2_7_2_2_i_phi_fu_1987_p4 = pixWindow_val_val_V_2_8_2_fu_754;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_2_7_2_2_i_phi_fu_1987_p4 = pixWindow_val_val_V_2_7_2_fu_742;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_2_7_2_2_i_phi_fu_1987_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_7_2_2_i_reg_1984;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_2_7_2_2_i_phi_fu_1987_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_7_2_2_i_reg_1984;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter4_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1))) begin
        ap_phi_mux_r_4_0_i_phi_fu_3044_p4 = select_ln573_fu_7241_p3;
    end else begin
        ap_phi_mux_r_4_0_i_phi_fu_3044_p4 = ap_phi_reg_pp0_iter5_r_4_0_i_reg_3041;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter4_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1))) begin
        ap_phi_mux_r_4_1_i_phi_fu_3062_p4 = select_ln573_2_fu_7370_p3;
    end else begin
        ap_phi_mux_r_4_1_i_phi_fu_3062_p4 = ap_phi_reg_pp0_iter5_r_4_1_i_reg_3059;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter4_reg == 1'd0) & (icmp_ln724_i_read_reg_8597 == 1'd1))) begin
        ap_phi_mux_r_4_2_i_phi_fu_3080_p4 = select_ln573_4_fu_7499_p3;
    end else begin
        ap_phi_mux_r_4_2_i_phi_fu_3080_p4 = ap_phi_reg_pp0_iter5_r_4_2_i_reg_3077;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter4_reg == 1'd0) & (icmp_ln724_1_i_read_reg_8601 == 1'd1))) begin
        ap_phi_mux_r_4_3_i_phi_fu_3098_p4 = select_ln573_6_fu_7628_p3;
    end else begin
        ap_phi_mux_r_4_3_i_phi_fu_3098_p4 = ap_phi_reg_pp0_iter5_r_4_3_i_reg_3095;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_upleft_val_V_1_1_phi_fu_2384_p4 = pixWindow_val_val_V_0_1_1_fu_558;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_upleft_val_V_1_1_phi_fu_2384_p4 = select_ln662_10_fu_4558_p3;
        end else begin
            ap_phi_mux_upleft_val_V_1_1_phi_fu_2384_p4 = ap_phi_reg_pp0_iter2_upleft_val_V_1_1_reg_2381;
        end
    end else begin
        ap_phi_mux_upleft_val_V_1_1_phi_fu_2384_p4 = ap_phi_reg_pp0_iter2_upleft_val_V_1_1_reg_2381;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_upleft_val_V_1_phi_fu_2394_p4 = pixWindow_val_val_V_0_0_1_fu_546;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_upleft_val_V_1_phi_fu_2394_p4 = select_ln662_13_fu_4580_p3;
        end else begin
            ap_phi_mux_upleft_val_V_1_phi_fu_2394_p4 = ap_phi_reg_pp0_iter2_upleft_val_V_1_reg_2391;
        end
    end else begin
        ap_phi_mux_upleft_val_V_1_phi_fu_2394_p4 = ap_phi_reg_pp0_iter2_upleft_val_V_1_reg_2391;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_upright_val_V_0_2_phi_fu_2328_p4 = pixWindow_val_val_V_0_8_0_fu_842;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_upright_val_V_0_2_phi_fu_2328_p4 = pixWindow_val_val_V_0_5_0_fu_806;
        end else begin
            ap_phi_mux_upright_val_V_0_2_phi_fu_2328_p4 = ap_phi_reg_pp0_iter2_upright_val_V_0_2_reg_2325;
        end
    end else begin
        ap_phi_mux_upright_val_V_0_2_phi_fu_2328_p4 = ap_phi_reg_pp0_iter2_upright_val_V_0_2_reg_2325;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_upright_val_V_0_phi_fu_2355_p4 = pixWindow_val_val_V_0_4_0_fu_590;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_upright_val_V_0_phi_fu_2355_p4 = select_ln662_2_fu_4499_p3;
        end else begin
            ap_phi_mux_upright_val_V_0_phi_fu_2355_p4 = ap_phi_reg_pp0_iter2_upright_val_V_0_reg_2352;
        end
    end else begin
        ap_phi_mux_upright_val_V_0_phi_fu_2355_p4 = ap_phi_reg_pp0_iter2_upright_val_V_0_reg_2352;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_upright_val_V_1_2_phi_fu_2319_p4 = pixWindow_val_val_V_0_8_1_fu_846;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_upright_val_V_1_2_phi_fu_2319_p4 = pixWindow_val_val_V_0_5_1_fu_810;
        end else begin
            ap_phi_mux_upright_val_V_1_2_phi_fu_2319_p4 = ap_phi_reg_pp0_iter2_upright_val_V_1_2_reg_2316;
        end
    end else begin
        ap_phi_mux_upright_val_V_1_2_phi_fu_2319_p4 = ap_phi_reg_pp0_iter2_upright_val_V_1_2_reg_2316;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_upright_val_V_1_3_phi_fu_2374_p4 = pixWindow_val_val_V_0_2_1_fu_570;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_upright_val_V_1_3_phi_fu_2374_p4 = select_ln662_7_fu_4536_p3;
        end else begin
            ap_phi_mux_upright_val_V_1_3_phi_fu_2374_p4 = ap_phi_reg_pp0_iter2_upright_val_V_1_3_reg_2371;
        end
    end else begin
        ap_phi_mux_upright_val_V_1_3_phi_fu_2374_p4 = ap_phi_reg_pp0_iter2_upright_val_V_1_3_reg_2371;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_upright_val_V_1_4_phi_fu_2364_p4 = pixWindow_val_val_V_0_3_1_fu_582;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_upright_val_V_1_4_phi_fu_2364_p4 = select_ln662_4_fu_4514_p3;
        end else begin
            ap_phi_mux_upright_val_V_1_4_phi_fu_2364_p4 = ap_phi_reg_pp0_iter2_upright_val_V_1_4_reg_2361;
        end
    end else begin
        ap_phi_mux_upright_val_V_1_4_phi_fu_2364_p4 = ap_phi_reg_pp0_iter2_upright_val_V_1_4_reg_2361;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_upright_val_V_1_phi_fu_2346_p4 = pixWindow_val_val_V_0_4_1_fu_594;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_upright_val_V_1_phi_fu_2346_p4 = select_ln662_1_fu_4491_p3;
        end else begin
            ap_phi_mux_upright_val_V_1_phi_fu_2346_p4 = ap_phi_reg_pp0_iter2_upright_val_V_1_reg_2343;
        end
    end else begin
        ap_phi_mux_upright_val_V_1_phi_fu_2346_p4 = ap_phi_reg_pp0_iter2_upright_val_V_1_reg_2343;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_upright_val_V_2_2_phi_fu_2310_p4 = pixWindow_val_val_V_0_8_2_fu_850;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_upright_val_V_2_2_phi_fu_2310_p4 = pixWindow_val_val_V_0_5_2_fu_814;
        end else begin
            ap_phi_mux_upright_val_V_2_2_phi_fu_2310_p4 = ap_phi_reg_pp0_iter2_upright_val_V_2_2_reg_2307;
        end
    end else begin
        ap_phi_mux_upright_val_V_2_2_phi_fu_2310_p4 = ap_phi_reg_pp0_iter2_upright_val_V_2_2_reg_2307;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_upright_val_V_2_phi_fu_2337_p4 = pixWindow_val_val_V_0_4_2_fu_598;
        end else if ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_upright_val_V_2_phi_fu_2337_p4 = select_ln662_fu_4483_p3;
        end else begin
            ap_phi_mux_upright_val_V_2_phi_fu_2337_p4 = ap_phi_reg_pp0_iter2_upright_val_V_2_reg_2334;
        end
    end else begin
        ap_phi_mux_upright_val_V_2_phi_fu_2337_p4 = ap_phi_reg_pp0_iter2_upright_val_V_2_reg_2334;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_x_load = 12'd0;
    end else begin
        ap_sig_allocacmp_x_load = x_fu_534;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_x_load_1 = 12'd0;
    end else begin
        ap_sig_allocacmp_x_load_1 = x_fu_534;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_x_load_2 = 12'd0;
    end else begin
        ap_sig_allocacmp_x_load_2 = x_fu_534;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_z_1 = 10'd0;
    end else begin
        ap_sig_allocacmp_z_1 = z_fu_538;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op349_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        imgG_blk_n = imgG_empty_n;
    end else begin
        imgG_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op349_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        imgG_read = 1'b1;
    end else begin
        imgG_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_38_reg_8675_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        imgRB_blk_n = imgRB_full_n;
    end else begin
        imgRB_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_38_reg_8675_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        imgRB_write = 1'b1;
    end else begin
        imgRB_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_val_V_0_i_ce0 = 1'b1;
    end else begin
        lineBuffer_val_V_0_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_val_V_0_i_ce1 = 1'b1;
    end else begin
        lineBuffer_val_V_0_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp37_i == 1'd1) & (icmp_ln595_reg_8614 == 1'd1) & (icmp_ln585_reg_8605 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_val_V_0_i_we0 = 1'b1;
    end else begin
        lineBuffer_val_V_0_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        lineBuffer_val_V_1_i_ce0 = 1'b1;
    end else begin
        lineBuffer_val_V_1_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_val_V_1_i_ce1 = 1'b1;
    end else begin
        lineBuffer_val_V_1_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        lineBuffer_val_V_1_i_we0 = 1'b1;
    end else begin
        lineBuffer_val_V_1_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_0_0_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_0_0_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_0_10_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_0_10_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_0_11_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_0_11_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_0_1_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_0_1_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_0_2_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_0_2_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_0_3_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_0_3_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_0_4_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_0_4_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_0_5_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_0_5_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_0_6_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_0_6_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_0_7_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_0_7_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_0_8_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_0_8_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_0_9_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_0_9_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_1_0_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_1_0_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_1_10_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_1_10_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_1_11_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_1_11_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_1_1_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_1_1_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_1_2_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_1_2_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_1_3_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_1_3_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_1_4_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_1_4_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_1_5_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_1_5_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_1_6_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_1_6_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_1_7_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_1_7_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_1_8_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_1_8_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_1_9_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_1_9_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_2_0_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_2_0_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_2_10_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_2_10_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_2_11_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_2_11_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_2_1_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_2_1_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_2_2_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_2_2_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_2_3_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_2_3_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_2_4_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_2_4_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_2_5_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_2_5_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_2_6_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_2_6_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_2_7_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_2_7_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_2_8_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_2_8_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixBuf_val_V_2_9_1_i_out_ap_vld = 1'b1;
    end else begin
        pixBuf_val_V_2_9_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_0_0_0_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_0_0_0_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_0_0_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_0_0_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_0_0_2_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_0_0_2_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_0_1_0_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_0_1_0_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_0_1_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_0_1_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_0_1_2_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_0_1_2_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_0_2_0_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_0_2_0_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_0_2_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_0_2_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_0_2_2_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_0_2_2_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_0_3_0_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_0_3_0_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_0_3_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_0_3_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_0_3_2_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_0_3_2_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_0_4_0_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_0_4_0_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_0_4_1_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_0_4_1_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_0_4_2_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_0_4_2_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_1_1_0_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_1_1_0_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_1_1_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_1_1_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_1_1_2_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_1_1_2_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_1_2_0_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_1_2_0_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_1_2_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_1_2_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_1_2_2_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_1_2_2_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_1_3_0_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_1_3_0_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_1_3_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_1_3_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_1_3_2_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_1_3_2_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_1_4_0_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_1_4_0_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_1_4_1_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_1_4_1_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_1_4_2_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_1_4_2_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_2_0_0_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_2_0_0_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_2_0_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_2_0_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_2_0_2_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_2_0_2_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_2_1_0_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_2_1_0_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_2_1_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_2_1_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_2_1_2_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_2_1_2_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_2_2_0_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_2_2_0_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_2_2_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_2_2_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_2_2_2_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_2_2_2_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_2_3_0_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_2_3_0_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_2_3_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_2_3_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_2_3_2_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_2_3_2_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_2_4_0_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_2_4_0_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_2_4_1_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_2_4_1_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_8605_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixWindow_val_val_V_2_4_2_1_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_val_val_V_2_4_2_1_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign PixBufVal_val_V_0_fu_4795_p3 = ((cmp140_i[0:0] == 1'b1) ? pixWindow_val_val_V_1_5_0_fu_758 : pixWindow_val_val_V_2_5_0_fu_710);

assign PixBufVal_val_V_10_fu_4865_p3 = ((cmp140_i[0:0] == 1'b1) ? pixWindow_val_val_V_1_8_1_fu_798 : pixWindow_val_val_V_2_8_1_fu_750);

assign PixBufVal_val_V_1_fu_4802_p3 = ((cmp140_i[0:0] == 1'b1) ? pixWindow_val_val_V_1_5_1_fu_762 : pixWindow_val_val_V_2_5_1_fu_714);

assign PixBufVal_val_V_2_fu_4809_p3 = ((cmp140_i[0:0] == 1'b1) ? pixWindow_val_val_V_1_5_2_fu_766 : pixWindow_val_val_V_2_5_2_fu_718);

assign PixBufVal_val_V_3_fu_4816_p3 = ((cmp140_i[0:0] == 1'b1) ? pixWindow_val_val_V_1_6_0_fu_770 : pixWindow_val_val_V_2_6_0_fu_722);

assign PixBufVal_val_V_4_fu_4823_p3 = ((cmp140_i[0:0] == 1'b1) ? pixWindow_val_val_V_1_6_1_fu_774 : pixWindow_val_val_V_2_6_1_fu_726);

assign PixBufVal_val_V_5_fu_4830_p3 = ((cmp140_i[0:0] == 1'b1) ? pixWindow_val_val_V_1_6_2_fu_778 : pixWindow_val_val_V_2_6_2_fu_730);

assign PixBufVal_val_V_6_fu_4837_p3 = ((cmp140_i[0:0] == 1'b1) ? pixWindow_val_val_V_1_7_0_fu_782 : pixWindow_val_val_V_2_7_0_fu_734);

assign PixBufVal_val_V_7_fu_4844_p3 = ((cmp140_i[0:0] == 1'b1) ? pixWindow_val_val_V_1_7_1_fu_786 : pixWindow_val_val_V_2_7_1_fu_738);

assign PixBufVal_val_V_8_fu_4851_p3 = ((cmp140_i[0:0] == 1'b1) ? pixWindow_val_val_V_1_7_2_fu_790 : pixWindow_val_val_V_2_7_2_fu_742);

assign PixBufVal_val_V_9_fu_4858_p3 = ((cmp140_i[0:0] == 1'b1) ? pixWindow_val_val_V_1_8_0_fu_794 : pixWindow_val_val_V_2_8_0_fu_746);

assign add_ln1525_24_fu_6364_p2 = ($signed(sext_ln1525_1_fu_6360_p1) + $signed(sext_ln225_3_fu_6322_p1));

assign add_ln1525_25_fu_6621_p2 = ($signed(sext_ln1525_2_fu_6617_p1) + $signed(sext_ln225_6_fu_6579_p1));

assign add_ln1525_26_fu_6836_p2 = ($signed(sext_ln1525_3_fu_6832_p1) + $signed(sext_ln225_9_fu_6794_p1));

assign add_ln1525_fu_6107_p2 = ($signed(sext_ln1525_fu_6103_p1) + $signed(sext_ln225_fu_6065_p1));

assign add_ln1543_1_fu_6907_p2 = ($signed(sext_ln1543_1_fu_6904_p1) + $signed(sext_ln225_1_fu_6901_p1));

assign add_ln1543_2_fu_6446_p2 = ($signed(sext_ln225_5_fu_6404_p1) + $signed(sext_ln1543_2_fu_6442_p1));

assign add_ln1543_3_fu_6996_p2 = ($signed(sext_ln1543_3_fu_6993_p1) + $signed(sext_ln225_4_fu_6990_p1));

assign add_ln1543_4_fu_6661_p2 = ($signed(sext_ln225_8_fu_6640_p1) + $signed(sext_ln1543_4_fu_6657_p1));

assign add_ln1543_5_fu_7085_p2 = ($signed(sext_ln1543_5_fu_7082_p1) + $signed(sext_ln225_7_fu_7079_p1));

assign add_ln1543_6_fu_6876_p2 = ($signed(sext_ln225_11_fu_6855_p1) + $signed(sext_ln1543_6_fu_6872_p1));

assign add_ln1543_7_fu_7174_p2 = ($signed(sext_ln1543_7_fu_7171_p1) + $signed(sext_ln225_10_fu_7168_p1));

assign add_ln1543_fu_6189_p2 = ($signed(sext_ln225_2_fu_6147_p1) + $signed(sext_ln1543_fu_6185_p1));

assign add_ln590_fu_3522_p2 = (ap_sig_allocacmp_z_1 + 10'd1);

assign and_ln1524_10_fu_6635_p2 = (sub_ln1526_22_reg_9176 & select_ln1524_10_fu_6627_p3);

assign and_ln1524_11_fu_6652_p2 = (sub_ln1526_23_reg_9181 & select_ln1524_11_fu_6644_p3);

assign and_ln1524_12_fu_6788_p2 = (sub_ln1526_28_fu_6775_p2 & select_ln1524_12_fu_6780_p3);

assign and_ln1524_13_fu_6826_p2 = (sub_ln1526_29_fu_6813_p2 & select_ln1524_13_fu_6818_p3);

assign and_ln1524_14_fu_6850_p2 = (sub_ln1526_30_reg_9227 & select_ln1524_14_fu_6842_p3);

assign and_ln1524_15_fu_6867_p2 = (sub_ln1526_31_reg_9232 & select_ln1524_15_fu_6859_p3);

assign and_ln1524_1_fu_6097_p2 = (sub_ln1526_5_fu_6084_p2 & select_ln1524_1_fu_6089_p3);

assign and_ln1524_2_fu_6141_p2 = (sub_ln1526_6_fu_6128_p2 & select_ln1524_2_fu_6133_p3);

assign and_ln1524_3_fu_6179_p2 = (sub_ln1526_7_fu_6166_p2 & select_ln1524_3_fu_6171_p3);

assign and_ln1524_4_fu_6316_p2 = (sub_ln1526_12_fu_6303_p2 & select_ln1524_4_fu_6308_p3);

assign and_ln1524_5_fu_6354_p2 = (sub_ln1526_13_fu_6341_p2 & select_ln1524_5_fu_6346_p3);

assign and_ln1524_6_fu_6398_p2 = (sub_ln1526_14_fu_6385_p2 & select_ln1524_6_fu_6390_p3);

assign and_ln1524_7_fu_6436_p2 = (sub_ln1526_15_fu_6423_p2 & select_ln1524_7_fu_6428_p3);

assign and_ln1524_8_fu_6573_p2 = (sub_ln1526_20_fu_6560_p2 & select_ln1524_8_fu_6565_p3);

assign and_ln1524_9_fu_6611_p2 = (sub_ln1526_21_fu_6598_p2 & select_ln1524_9_fu_6603_p3);

assign and_ln1524_fu_6059_p2 = (sub_ln1526_4_fu_6046_p2 & select_ln1524_fu_6051_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((tmp_38_reg_8675_pp0_iter4_reg == 1'd0) & (imgRB_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_predicate_op349_read_state2 == 1'b1) & (imgG_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((tmp_38_reg_8675_pp0_iter4_reg == 1'd0) & (imgRB_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_predicate_op349_read_state2 == 1'b1) & (imgG_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((tmp_38_reg_8675_pp0_iter4_reg == 1'd0) & (imgRB_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_predicate_op349_read_state2 == 1'b1) & (imgG_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op349_read_state2 == 1'b1) & (imgG_empty_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage0_iter5 = ((tmp_38_reg_8675_pp0_iter4_reg == 1'd0) & (imgRB_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_5019 = ((icmp_ln595_reg_8614 == 1'd1) & (icmp_ln585_reg_8605 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_5023 = ((cmp37_i_read_reg_8593 == 1'd0) & (icmp_ln595_reg_8614 == 1'd1) & (icmp_ln585_reg_8605 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_5027 = ((cmp37_i == 1'd1) & (icmp_ln595_reg_8614 == 1'd1) & (icmp_ln585_reg_8605 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_enable_operation_273 = (ap_predicate_op273_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_275 = (ap_predicate_op275_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_286 = (ap_predicate_op286_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_299 = (ap_predicate_op299_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_362 = (ap_predicate_op362_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_512 = (ap_predicate_op512_store_state3 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state1_pp0_iter0_stage0 = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_b_2_0_i_reg_3050 = 'bx;

assign ap_phi_reg_pp0_iter0_b_2_1_i_reg_3068 = 'bx;

assign ap_phi_reg_pp0_iter0_b_2_2_i_reg_3086 = 'bx;

assign ap_phi_reg_pp0_iter0_b_2_3_i_reg_3104 = 'bx;

assign ap_phi_reg_pp0_iter0_center_val_V_0_1_reg_2523 = 'bx;

assign ap_phi_reg_pp0_iter0_center_val_V_0_2_reg_2503 = 'bx;

assign ap_phi_reg_pp0_iter0_center_val_V_0_3_reg_2483 = 'bx;

assign ap_phi_reg_pp0_iter0_center_val_V_0_reg_2543 = 'bx;

assign ap_phi_reg_pp0_iter0_center_val_V_2_1_reg_2513 = 'bx;

assign ap_phi_reg_pp0_iter0_center_val_V_2_2_reg_2493 = 'bx;

assign ap_phi_reg_pp0_iter0_center_val_V_2_3_reg_2473 = 'bx;

assign ap_phi_reg_pp0_iter0_center_val_V_2_reg_2533 = 'bx;

assign ap_phi_reg_pp0_iter0_downleft_val_V_0_1_reg_2446 = 'bx;

assign ap_phi_reg_pp0_iter0_downleft_val_V_0_reg_2464 = 'bx;

assign ap_phi_reg_pp0_iter0_downleft_val_V_2_1_reg_2437 = 'bx;

assign ap_phi_reg_pp0_iter0_downleft_val_V_2_reg_2455 = 'bx;

assign ap_phi_reg_pp0_iter0_downright_val_V_0_3_reg_2428 = 'bx;

assign ap_phi_reg_pp0_iter0_downright_val_V_0_4_reg_2410 = 'bx;

assign ap_phi_reg_pp0_iter0_downright_val_V_2_3_reg_2419 = 'bx;

assign ap_phi_reg_pp0_iter0_downright_val_V_2_4_reg_2401 = 'bx;

assign ap_phi_reg_pp0_iter0_r_4_0_i_reg_3041 = 'bx;

assign ap_phi_reg_pp0_iter0_r_4_1_i_reg_3059 = 'bx;

assign ap_phi_reg_pp0_iter0_r_4_2_i_reg_3077 = 'bx;

assign ap_phi_reg_pp0_iter0_r_4_3_i_reg_3095 = 'bx;

assign ap_phi_reg_pp0_iter0_upleft_val_V_0_1_reg_2598 = 'bx;

assign ap_phi_reg_pp0_iter0_upleft_val_V_0_reg_2616 = 'bx;

assign ap_phi_reg_pp0_iter0_upleft_val_V_2_1_reg_2589 = 'bx;

assign ap_phi_reg_pp0_iter0_upleft_val_V_2_reg_2607 = 'bx;

assign ap_phi_reg_pp0_iter0_upright_val_V_0_3_reg_2580 = 'bx;

assign ap_phi_reg_pp0_iter0_upright_val_V_0_4_reg_2562 = 'bx;

assign ap_phi_reg_pp0_iter0_upright_val_V_2_3_reg_2571 = 'bx;

assign ap_phi_reg_pp0_iter0_upright_val_V_2_4_reg_2553 = 'bx;

assign ap_phi_reg_pp0_iter2_center_val_V_1_1_reg_2233 = 'bx;

assign ap_phi_reg_pp0_iter2_center_val_V_1_2_reg_2223 = 'bx;

assign ap_phi_reg_pp0_iter2_center_val_V_1_3_reg_2213 = 'bx;

assign ap_phi_reg_pp0_iter2_center_val_V_1_reg_2243 = 'bx;

assign ap_phi_reg_pp0_iter2_downleft_val_V_1_1_reg_2112 = 'bx;

assign ap_phi_reg_pp0_iter2_downleft_val_V_1_reg_2122 = 'bx;

assign ap_phi_reg_pp0_iter2_downright_val_V_0_2_reg_2056 = 'bx;

assign ap_phi_reg_pp0_iter2_downright_val_V_0_reg_2083 = 'bx;

assign ap_phi_reg_pp0_iter2_downright_val_V_1_2_reg_2047 = 'bx;

assign ap_phi_reg_pp0_iter2_downright_val_V_1_3_reg_2102 = 'bx;

assign ap_phi_reg_pp0_iter2_downright_val_V_1_4_reg_2092 = 'bx;

assign ap_phi_reg_pp0_iter2_downright_val_V_1_reg_2074 = 'bx;

assign ap_phi_reg_pp0_iter2_downright_val_V_2_2_reg_2038 = 'bx;

assign ap_phi_reg_pp0_iter2_downright_val_V_2_reg_2065 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_6_0_2_i_reg_2298 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_6_1_2_i_reg_2289 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_6_2_2_i_reg_2280 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_7_0_2_i_reg_2271 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_7_1_2_i_reg_2262 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_7_2_2_i_reg_2253 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_5_0_2_i_reg_2204 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_5_1_2_i_reg_2195 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_5_2_2_i_reg_2186 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_6_0_2_i_reg_2177 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_6_1_2_i_reg_2168 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_6_2_2_i_reg_2159 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_7_0_2_i_reg_2150 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_7_1_2_i_reg_2141 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_1_7_2_2_i_reg_2132 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_6_0_2_i_reg_2029 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_6_1_2_i_reg_2020 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_6_2_2_i_reg_2011 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_7_0_2_i_reg_2002 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_7_1_2_i_reg_1993 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_7_2_2_i_reg_1984 = 'bx;

assign ap_phi_reg_pp0_iter2_upleft_val_V_1_1_reg_2381 = 'bx;

assign ap_phi_reg_pp0_iter2_upleft_val_V_1_reg_2391 = 'bx;

assign ap_phi_reg_pp0_iter2_upright_val_V_0_2_reg_2325 = 'bx;

assign ap_phi_reg_pp0_iter2_upright_val_V_0_reg_2352 = 'bx;

assign ap_phi_reg_pp0_iter2_upright_val_V_1_2_reg_2316 = 'bx;

assign ap_phi_reg_pp0_iter2_upright_val_V_1_3_reg_2371 = 'bx;

assign ap_phi_reg_pp0_iter2_upright_val_V_1_4_reg_2361 = 'bx;

assign ap_phi_reg_pp0_iter2_upright_val_V_1_reg_2343 = 'bx;

assign ap_phi_reg_pp0_iter2_upright_val_V_2_2_reg_2307 = 'bx;

assign ap_phi_reg_pp0_iter2_upright_val_V_2_reg_2334 = 'bx;

assign ap_phi_reg_pp0_iter3_en_rgd_V_0_i_reg_2703 = 'bx;

assign ap_phi_reg_pp0_iter3_en_rgd_V_152_i_reg_2807 = 'bx;

assign ap_phi_reg_pp0_iter3_en_rgd_V_1_0_i_reg_2677 = 'bx;

assign ap_phi_reg_pp0_iter3_en_rgd_V_1_1_i_reg_2781 = 'bx;

assign ap_phi_reg_pp0_iter3_en_rgd_V_1_2_i_reg_2885 = 'bx;

assign ap_phi_reg_pp0_iter3_en_rgd_V_1_3_i_reg_2989 = 'bx;

assign ap_phi_reg_pp0_iter3_en_rgd_V_263_i_reg_2911 = 'bx;

assign ap_phi_reg_pp0_iter3_en_rgd_V_2_0_i_reg_2651 = 'bx;

assign ap_phi_reg_pp0_iter3_en_rgd_V_2_1_i_reg_2755 = 'bx;

assign ap_phi_reg_pp0_iter3_en_rgd_V_2_2_i_reg_2859 = 'bx;

assign ap_phi_reg_pp0_iter3_en_rgd_V_2_3_i_reg_2963 = 'bx;

assign ap_phi_reg_pp0_iter3_en_rgd_V_373_i_reg_3015 = 'bx;

assign ap_phi_reg_pp0_iter3_en_rgd_V_3_0_i_reg_2625 = 'bx;

assign ap_phi_reg_pp0_iter3_en_rgd_V_3_1_i_reg_2729 = 'bx;

assign ap_phi_reg_pp0_iter3_en_rgd_V_3_2_i_reg_2833 = 'bx;

assign ap_phi_reg_pp0_iter3_en_rgd_V_3_3_i_reg_2937 = 'bx;

always @ (*) begin
    ap_predicate_op273_load_state1 = ((icmp_ln595_fu_3547_p2 == 1'd1) & (icmp_ln585_fu_3516_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op275_load_state1 = ((icmp_ln595_fu_3547_p2 == 1'd1) & (icmp_ln585_fu_3516_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op286_load_state2 = ((icmp_ln595_reg_8614 == 1'd1) & (icmp_ln585_reg_8605 == 1'd0));
end

always @ (*) begin
    ap_predicate_op299_load_state2 = ((icmp_ln595_reg_8614 == 1'd1) & (icmp_ln585_reg_8605 == 1'd0));
end

always @ (*) begin
    ap_predicate_op349_read_state2 = ((cmp37_i == 1'd1) & (icmp_ln595_reg_8614 == 1'd1) & (icmp_ln585_reg_8605 == 1'd0));
end

always @ (*) begin
    ap_predicate_op362_store_state2 = ((cmp37_i == 1'd1) & (icmp_ln595_reg_8614 == 1'd1) & (icmp_ln585_reg_8605 == 1'd0));
end

always @ (*) begin
    ap_predicate_op512_store_state3 = ((icmp_ln595_reg_8614_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_8605_pp0_iter1_reg == 1'd0));
end

assign cmp110_i_fu_3556_p2 = ((ap_sig_allocacmp_x_load_1 == 12'd0) ? 1'b1 : 1'b0);

assign cmp37_i_read_reg_8593 = cmp37_i;

assign icmp_ln1057_10_fu_5258_p2 = ((select_ln180_5_fu_5160_p3 < select_ln180_6_fu_5196_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_11_fu_5264_p2 = ((select_ln180_5_fu_5160_p3 < select_ln180_7_fu_5232_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_12_fu_5270_p2 = ((select_ln180_6_fu_5196_p3 < select_ln180_7_fu_5232_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_13_fu_5424_p2 = ((select_ln180_8_fu_5308_p3 < select_ln180_9_fu_5344_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_14_fu_5430_p2 = ((select_ln180_8_fu_5308_p3 < select_ln180_10_fu_5380_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_15_fu_5436_p2 = ((select_ln180_8_fu_5308_p3 < select_ln180_11_fu_5416_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_16_fu_5442_p2 = ((select_ln180_9_fu_5344_p3 < select_ln180_10_fu_5380_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_17_fu_5448_p2 = ((select_ln180_9_fu_5344_p3 < select_ln180_11_fu_5416_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_18_fu_5454_p2 = ((select_ln180_10_fu_5380_p3 < select_ln180_11_fu_5416_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_19_fu_5650_p2 = ((select_ln180_12_fu_5534_p3 < select_ln180_13_fu_5570_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_20_fu_5656_p2 = ((select_ln180_12_fu_5534_p3 < select_ln180_14_fu_5606_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_21_fu_5662_p2 = ((select_ln180_12_fu_5534_p3 < select_ln180_15_fu_5642_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_22_fu_5668_p2 = ((select_ln180_13_fu_5570_p3 < select_ln180_14_fu_5606_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_23_fu_5674_p2 = ((select_ln180_13_fu_5570_p3 < select_ln180_15_fu_5642_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_24_fu_5680_p2 = ((select_ln180_14_fu_5606_p3 < select_ln180_15_fu_5642_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_2_fu_5062_p2 = ((select_ln180_fu_4940_p3 < select_ln180_2_fu_5012_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_3_fu_5068_p2 = ((select_ln180_fu_4940_p3 < select_ln180_3_fu_5048_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_4_fu_5074_p2 = ((select_ln180_1_fu_4976_p3 < select_ln180_2_fu_5012_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_5_fu_5080_p2 = ((select_ln180_1_fu_4976_p3 < select_ln180_3_fu_5048_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_6_fu_5086_p2 = ((select_ln180_2_fu_5012_p3 < select_ln180_3_fu_5048_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_7_fu_5240_p2 = ((select_ln180_4_fu_5124_p3 < select_ln180_5_fu_5160_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_8_fu_5246_p2 = ((select_ln180_4_fu_5124_p3 < select_ln180_6_fu_5196_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_9_fu_5252_p2 = ((select_ln180_4_fu_5124_p3 < select_ln180_7_fu_5232_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_fu_5056_p2 = ((select_ln180_fu_4940_p3 < select_ln180_1_fu_4976_p3) ? 1'b1 : 1'b0);

assign icmp_ln585_fu_3516_p2 = ((ap_sig_allocacmp_z_1 == add_ln582_1_i) ? 1'b1 : 1'b0);

assign icmp_ln595_fu_3547_p2 = ((ap_sig_allocacmp_x_load < width_cast) ? 1'b1 : 1'b0);

assign icmp_ln724_1_i_read_reg_8601 = icmp_ln724_1_i;

assign icmp_ln724_i_read_reg_8597 = icmp_ln724_i;

assign icmp_ln779_1_fu_7402_p2 = ((tmp_17_fu_7392_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln779_2_fu_7531_p2 = ((tmp_26_fu_7521_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln779_3_fu_7660_p2 = ((tmp_35_fu_7650_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln779_fu_7273_p2 = ((tmp_8_fu_7263_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln781_1_fu_7458_p2 = ((tmp_19_fu_7448_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln781_2_fu_7587_p2 = ((tmp_28_fu_7577_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln781_3_fu_7716_p2 = ((tmp_37_fu_7706_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln781_fu_7329_p2 = ((tmp_10_fu_7319_p4 == 2'd1) ? 1'b1 : 1'b0);

assign imgRB_din = {{{{{{{{{{{{select_ln315_15_fu_7746_p3}, {center_val_V_1_3_reg_2213_pp0_iter4_reg}}, {select_ln315_13_fu_7690_p3}}, {select_ln315_11_fu_7617_p3}}, {center_val_V_1_2_reg_2223_pp0_iter4_reg}}, {select_ln315_9_fu_7561_p3}}, {select_ln315_7_fu_7488_p3}}, {center_val_V_1_1_reg_2233_pp0_iter4_reg}}, {select_ln315_5_fu_7432_p3}}, {select_ln315_3_fu_7359_p3}}, {center_val_V_1_reg_2243_pp0_iter4_reg}}, {select_ln315_1_fu_7303_p3}};

assign lineBuffer_val_V_0_i_address0 = lineBuffer_val_V_0_i_addr_reg_8618;

assign lineBuffer_val_V_0_i_address1 = zext_ln563_fu_3531_p1;

assign lineBuffer_val_V_0_i_d0 = imgG_dout;

assign lineBuffer_val_V_1_i_address0 = zext_ln563_reg_8609_pp0_iter1_reg;

assign lineBuffer_val_V_1_i_address1 = zext_ln563_fu_3531_p1;

assign lineBuffer_val_V_1_i_d0 = {{{{{{{{{{{{select_ln680_11_fu_4872_p3}, {PixBufVal_val_V_10_fu_4865_p3}}, {PixBufVal_val_V_9_fu_4858_p3}}, {PixBufVal_val_V_8_fu_4851_p3}}, {PixBufVal_val_V_7_fu_4844_p3}}, {PixBufVal_val_V_6_fu_4837_p3}}, {PixBufVal_val_V_5_fu_4830_p3}}, {PixBufVal_val_V_4_fu_4823_p3}}, {PixBufVal_val_V_3_fu_4816_p3}}, {PixBufVal_val_V_2_fu_4809_p3}}, {PixBufVal_val_V_1_fu_4802_p3}}, {PixBufVal_val_V_0_fu_4795_p3}};

assign or_ln315_1_fu_7353_p2 = (tmp_9_fu_7311_p3 | icmp_ln781_fu_7329_p2);

assign or_ln315_2_fu_7426_p2 = (tmp_16_fu_7384_p3 | icmp_ln779_1_fu_7402_p2);

assign or_ln315_3_fu_7482_p2 = (tmp_18_fu_7440_p3 | icmp_ln781_1_fu_7458_p2);

assign or_ln315_4_fu_7555_p2 = (tmp_25_fu_7513_p3 | icmp_ln779_2_fu_7531_p2);

assign or_ln315_5_fu_7611_p2 = (tmp_27_fu_7569_p3 | icmp_ln781_2_fu_7587_p2);

assign or_ln315_6_fu_7684_p2 = (tmp_34_fu_7642_p3 | icmp_ln779_3_fu_7660_p2);

assign or_ln315_7_fu_7740_p2 = (tmp_36_fu_7698_p3 | icmp_ln781_3_fu_7716_p2);

assign or_ln315_fu_7297_p2 = (tmp_7_fu_7255_p3 | icmp_ln779_fu_7273_p2);

assign or_ln785_fu_3562_p2 = (out_y_i | out_x_fu_3541_p2);

assign or_ln888_10_i_fu_6455_p3 = {{1'd1}, {icmp_ln1057_13_reg_9145}};

assign or_ln888_11_i_fu_6473_p3 = {{1'd1}, {select_ln748_2_fu_6462_p3}};

assign or_ln888_12_i_fu_6492_p3 = {{1'd1}, {select_ln749_2_fu_6481_p3}};

assign or_ln888_13_i_fu_6511_p3 = {{1'd1}, {select_ln750_2_fu_6500_p3}};

assign or_ln888_14_i_fu_6530_p3 = {{1'd1}, {select_ln751_2_fu_6519_p3}};

assign or_ln888_15_i_fu_6688_p3 = {{1'd1}, {select_ln748_3_fu_6677_p3}};

assign or_ln888_16_i_fu_6707_p3 = {{1'd1}, {select_ln749_3_fu_6696_p3}};

assign or_ln888_17_i_fu_6726_p3 = {{1'd1}, {select_ln750_3_fu_6715_p3}};

assign or_ln888_18_i_fu_6745_p3 = {{1'd1}, {select_ln751_3_fu_6734_p3}};

assign or_ln888_1_i_fu_6198_p3 = {{1'd1}, {icmp_ln1057_7_reg_9104}};

assign or_ln888_2_i_fu_5959_p3 = {{1'd1}, {select_ln748_fu_5948_p3}};

assign or_ln888_3_i_fu_6670_p3 = {{1'd1}, {icmp_ln1057_19_reg_9196}};

assign or_ln888_4_i_fu_5978_p3 = {{1'd1}, {select_ln749_fu_5967_p3}};

assign or_ln888_5_i_fu_5997_p3 = {{1'd1}, {select_ln750_fu_5986_p3}};

assign or_ln888_6_i_fu_6016_p3 = {{1'd1}, {select_ln751_fu_6005_p3}};

assign or_ln888_7_i_fu_6216_p3 = {{1'd1}, {select_ln748_1_fu_6205_p3}};

assign or_ln888_8_i_fu_6235_p3 = {{1'd1}, {select_ln749_1_fu_6224_p3}};

assign or_ln888_9_i_fu_6254_p3 = {{1'd1}, {select_ln750_1_fu_6243_p3}};

assign or_ln888_i_fu_6273_p3 = {{1'd1}, {select_ln751_1_fu_6262_p3}};

assign or_ln_i_fu_5941_p3 = {{1'd1}, {icmp_ln1057_reg_9053}};

assign out_x_fu_3541_p2 = ($signed(zext_ln585_fu_3537_p1) + $signed(13'd8188));

assign pixBuf_val_V_0_0_1_fu_3595_p1 = lineBuffer_val_V_0_i_q1[7:0];

assign pixBuf_val_V_0_0_1_i_out = pixWindow_val_val_V_2_5_0_fu_710;

assign pixBuf_val_V_0_0_fu_4003_p1 = imgG_dout[7:0];

assign pixBuf_val_V_0_10_1_i_out = pixWindow_val_val_V_2_8_1_fu_750;

assign pixBuf_val_V_0_11_1_i_out = pixWindow_val_val_V_2_8_2_fu_754;

assign pixBuf_val_V_0_1_1_i_out = pixWindow_val_val_V_2_5_1_fu_714;

assign pixBuf_val_V_0_2_1_i_out = pixWindow_val_val_V_2_5_2_fu_718;

assign pixBuf_val_V_0_3_1_i_out = pixWindow_val_val_V_2_6_0_fu_722;

assign pixBuf_val_V_0_4_1_i_out = pixWindow_val_val_V_2_6_1_fu_726;

assign pixBuf_val_V_0_5_1_i_out = pixWindow_val_val_V_2_6_2_fu_730;

assign pixBuf_val_V_0_6_1_i_out = pixWindow_val_val_V_2_7_0_fu_734;

assign pixBuf_val_V_0_7_1_i_out = pixWindow_val_val_V_2_7_1_fu_738;

assign pixBuf_val_V_0_8_1_i_out = pixWindow_val_val_V_2_7_2_fu_742;

assign pixBuf_val_V_0_9_1_i_out = pixWindow_val_val_V_2_8_0_fu_746;

assign pixBuf_val_V_1_0_1_i_out = pixWindow_val_val_V_1_5_0_fu_758;

assign pixBuf_val_V_1_10_1_i_out = pixWindow_val_val_V_1_8_1_fu_798;

assign pixBuf_val_V_1_11_1_i_out = pixWindow_val_val_V_1_8_2_fu_802;

assign pixBuf_val_V_1_1_1_i_out = pixWindow_val_val_V_1_5_1_fu_762;

assign pixBuf_val_V_1_2_1_i_out = pixWindow_val_val_V_1_5_2_fu_766;

assign pixBuf_val_V_1_3_1_i_out = pixWindow_val_val_V_1_6_0_fu_770;

assign pixBuf_val_V_1_4_1_i_out = pixWindow_val_val_V_1_6_1_fu_774;

assign pixBuf_val_V_1_5_1_i_out = pixWindow_val_val_V_1_6_2_fu_778;

assign pixBuf_val_V_1_6_1_i_out = pixWindow_val_val_V_1_7_0_fu_782;

assign pixBuf_val_V_1_7_1_i_out = pixWindow_val_val_V_1_7_1_fu_786;

assign pixBuf_val_V_1_8_1_i_out = pixWindow_val_val_V_1_7_2_fu_790;

assign pixBuf_val_V_1_9_1_i_out = pixWindow_val_val_V_1_8_0_fu_794;

assign pixBuf_val_V_2_0_1_i_out = pixWindow_val_val_V_0_5_0_fu_806;

assign pixBuf_val_V_2_0_fu_3709_p1 = lineBuffer_val_V_1_i_q1[7:0];

assign pixBuf_val_V_2_10_1_i_out = pixWindow_val_val_V_0_8_1_fu_846;

assign pixBuf_val_V_2_11_1_i_out = pixWindow_val_val_V_0_8_2_fu_850;

assign pixBuf_val_V_2_1_1_i_out = pixWindow_val_val_V_0_5_1_fu_810;

assign pixBuf_val_V_2_2_1_i_out = pixWindow_val_val_V_0_5_2_fu_814;

assign pixBuf_val_V_2_3_1_i_out = pixWindow_val_val_V_0_6_0_fu_818;

assign pixBuf_val_V_2_4_1_i_out = pixWindow_val_val_V_0_6_1_fu_822;

assign pixBuf_val_V_2_5_1_i_out = pixWindow_val_val_V_0_6_2_fu_826;

assign pixBuf_val_V_2_6_1_i_out = pixWindow_val_val_V_0_7_0_fu_830;

assign pixBuf_val_V_2_7_1_i_out = pixWindow_val_val_V_0_7_1_fu_834;

assign pixBuf_val_V_2_8_1_i_out = pixWindow_val_val_V_0_7_2_fu_838;

assign pixBuf_val_V_2_9_1_i_out = pixWindow_val_val_V_0_8_0_fu_842;

assign pixWindow_val_val_V_0_0_0_i_out = pixWindow_val_val_V_0_0_0_2_reg_8679_pp0_iter3_reg;

assign pixWindow_val_val_V_0_0_1_i_out = pixWindow_val_val_V_0_0_1_2_reg_8685_pp0_iter3_reg;

assign pixWindow_val_val_V_0_0_2_i_out = pixWindow_val_val_V_0_0_2_2_reg_8690_pp0_iter3_reg;

assign pixWindow_val_val_V_0_1_0_i_out = pixWindow_val_val_V_0_1_0_2_reg_8696_pp0_iter3_reg;

assign pixWindow_val_val_V_0_1_1_i_out = pixWindow_val_val_V_0_1_1_2_reg_8702_pp0_iter3_reg;

assign pixWindow_val_val_V_0_1_2_i_out = pixWindow_val_val_V_0_1_2_2_reg_8707_pp0_iter3_reg;

assign pixWindow_val_val_V_0_2_0_i_out = pixWindow_val_val_V_0_2_0_2_reg_8713_pp0_iter3_reg;

assign pixWindow_val_val_V_0_2_1_i_out = pixWindow_val_val_V_0_2_1_2_reg_8719_pp0_iter3_reg;

assign pixWindow_val_val_V_0_2_2_i_out = pixWindow_val_val_V_0_2_2_2_reg_8724_pp0_iter3_reg;

assign pixWindow_val_val_V_0_3_0_i_out = pixWindow_val_val_V_0_3_0_2_reg_8730_pp0_iter3_reg;

assign pixWindow_val_val_V_0_3_1_i_out = pixWindow_val_val_V_0_3_1_2_reg_8736_pp0_iter3_reg;

assign pixWindow_val_val_V_0_3_2_i_out = pixWindow_val_val_V_0_3_2_2_reg_8741_pp0_iter3_reg;

assign pixWindow_val_val_V_0_4_0_1_i_out = pixWindow_val_val_V_0_4_0_2_reg_8747_pp0_iter3_reg;

assign pixWindow_val_val_V_0_4_1_1_i_out = pixWindow_val_val_V_0_4_1_2_reg_8752_pp0_iter3_reg;

assign pixWindow_val_val_V_0_4_2_1_i_out = pixWindow_val_val_V_0_4_2_2_reg_8757_pp0_iter3_reg;

assign pixWindow_val_val_V_1_1_0_i_out = pixWindow_val_val_V_1_1_0_2_reg_8762_pp0_iter3_reg;

assign pixWindow_val_val_V_1_1_1_i_out = pixWindow_val_val_V_1_1_1_2_reg_8768_pp0_iter3_reg;

assign pixWindow_val_val_V_1_1_2_i_out = pixWindow_val_val_V_1_1_2_2_reg_8773_pp0_iter3_reg;

assign pixWindow_val_val_V_1_2_0_i_out = pixWindow_val_val_V_1_2_0_2_reg_8779_pp0_iter3_reg;

assign pixWindow_val_val_V_1_2_1_i_out = pixWindow_val_val_V_1_2_1_2_reg_8785_pp0_iter3_reg;

assign pixWindow_val_val_V_1_2_2_i_out = pixWindow_val_val_V_1_2_2_2_reg_8790_pp0_iter3_reg;

assign pixWindow_val_val_V_1_3_0_i_out = pixWindow_val_val_V_1_3_0_2_reg_8796_pp0_iter3_reg;

assign pixWindow_val_val_V_1_3_1_i_out = pixWindow_val_val_V_1_3_1_2_reg_8802_pp0_iter3_reg;

assign pixWindow_val_val_V_1_3_2_i_out = pixWindow_val_val_V_1_3_2_2_reg_8807_pp0_iter3_reg;

assign pixWindow_val_val_V_1_4_0_1_i_out = pixWindow_val_val_V_1_4_0_2_reg_8813_pp0_iter3_reg;

assign pixWindow_val_val_V_1_4_1_1_i_out = pixWindow_val_val_V_1_4_1_2_reg_8819_pp0_iter3_reg;

assign pixWindow_val_val_V_1_4_2_1_i_out = pixWindow_val_val_V_1_4_2_2_reg_8824_pp0_iter3_reg;

assign pixWindow_val_val_V_2_0_0_i_out = pixWindow_val_val_V_2_0_0_2_reg_8830_pp0_iter3_reg;

assign pixWindow_val_val_V_2_0_1_i_out = pixWindow_val_val_V_2_0_1_2_reg_8836_pp0_iter3_reg;

assign pixWindow_val_val_V_2_0_2_i_out = pixWindow_val_val_V_2_0_2_2_reg_8841_pp0_iter3_reg;

assign pixWindow_val_val_V_2_1_0_i_out = pixWindow_val_val_V_2_1_0_2_reg_8847_pp0_iter3_reg;

assign pixWindow_val_val_V_2_1_1_i_out = pixWindow_val_val_V_2_1_1_2_reg_8853_pp0_iter3_reg;

assign pixWindow_val_val_V_2_1_2_i_out = pixWindow_val_val_V_2_1_2_2_reg_8858_pp0_iter3_reg;

assign pixWindow_val_val_V_2_2_0_i_out = pixWindow_val_val_V_2_2_0_2_reg_8864_pp0_iter3_reg;

assign pixWindow_val_val_V_2_2_1_i_out = pixWindow_val_val_V_2_2_1_2_reg_8870_pp0_iter3_reg;

assign pixWindow_val_val_V_2_2_2_i_out = pixWindow_val_val_V_2_2_2_2_reg_8875_pp0_iter3_reg;

assign pixWindow_val_val_V_2_3_0_i_out = pixWindow_val_val_V_2_3_0_2_reg_8881_pp0_iter3_reg;

assign pixWindow_val_val_V_2_3_1_i_out = pixWindow_val_val_V_2_3_1_2_reg_8887_pp0_iter3_reg;

assign pixWindow_val_val_V_2_3_2_i_out = pixWindow_val_val_V_2_3_2_2_reg_8892_pp0_iter3_reg;

assign pixWindow_val_val_V_2_4_0_1_i_out = pixWindow_val_val_V_2_4_0_2_reg_8898_pp0_iter3_reg;

assign pixWindow_val_val_V_2_4_1_1_i_out = pixWindow_val_val_V_2_4_1_2_reg_8903_pp0_iter3_reg;

assign pixWindow_val_val_V_2_4_2_1_i_out = pixWindow_val_val_V_2_4_2_2_reg_8908_pp0_iter3_reg;

assign select_ln1524_10_fu_6627_p3 = ((ap_phi_mux_en_rgd_V_2_2_i_phi_fu_2862_p14[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln1524_11_fu_6644_p3 = ((ap_phi_mux_en_rgd_V_3_2_i_phi_fu_2836_p14[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln1524_12_fu_6780_p3 = ((ap_phi_mux_en_rgd_V_373_i_phi_fu_3018_p14[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln1524_13_fu_6818_p3 = ((ap_phi_mux_en_rgd_V_1_3_i_phi_fu_2992_p14[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln1524_14_fu_6842_p3 = ((ap_phi_mux_en_rgd_V_2_3_i_phi_fu_2966_p14[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln1524_15_fu_6859_p3 = ((ap_phi_mux_en_rgd_V_3_3_i_phi_fu_2940_p14[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln1524_1_fu_6089_p3 = ((ap_phi_mux_en_rgd_V_1_0_i_phi_fu_2680_p14[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln1524_2_fu_6133_p3 = ((ap_phi_mux_en_rgd_V_2_0_i_phi_fu_2654_p14[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln1524_3_fu_6171_p3 = ((ap_phi_mux_en_rgd_V_3_0_i_phi_fu_2628_p14[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln1524_4_fu_6308_p3 = ((ap_phi_mux_en_rgd_V_152_i_phi_fu_2810_p14[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln1524_5_fu_6346_p3 = ((ap_phi_mux_en_rgd_V_1_1_i_phi_fu_2784_p14[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln1524_6_fu_6390_p3 = ((ap_phi_mux_en_rgd_V_2_1_i_phi_fu_2758_p14[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln1524_7_fu_6428_p3 = ((ap_phi_mux_en_rgd_V_3_1_i_phi_fu_2732_p14[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln1524_8_fu_6565_p3 = ((ap_phi_mux_en_rgd_V_263_i_phi_fu_2914_p14[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln1524_9_fu_6603_p3 = ((ap_phi_mux_en_rgd_V_1_2_i_phi_fu_2888_p14[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln1524_fu_6051_p3 = ((ap_phi_mux_en_rgd_V_0_i_phi_fu_2706_p14[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln1543_1_fu_7042_p3 = ((tmp_15_fu_7002_p3[0:0] == 1'b1) ? sub_ln1543_3_fu_7026_p2 : trunc_ln1543_5_i_fu_7032_p4);

assign select_ln1543_2_fu_7131_p3 = ((tmp_24_fu_7091_p3[0:0] == 1'b1) ? sub_ln1543_5_fu_7115_p2 : trunc_ln1543_8_i_fu_7121_p4);

assign select_ln1543_3_fu_7220_p3 = ((tmp_33_fu_7180_p3[0:0] == 1'b1) ? sub_ln1543_7_fu_7204_p2 : trunc_ln1543_10_i_fu_7210_p4);

assign select_ln1543_fu_6953_p3 = ((tmp_6_fu_6913_p3[0:0] == 1'b1) ? sub_ln1543_1_fu_6937_p2 : trunc_ln1543_2_i_fu_6943_p4);

assign select_ln180_10_fu_5380_p3 = ((tmp_22_fu_5372_p3[0:0] == 1'b1) ? sub_ln180_10_fu_5366_p2 : trunc_ln180_10_fu_5362_p1);

assign select_ln180_11_fu_5416_p3 = ((tmp_23_fu_5408_p3[0:0] == 1'b1) ? sub_ln180_11_fu_5402_p2 : trunc_ln180_11_fu_5398_p1);

assign select_ln180_12_fu_5534_p3 = ((tmp_29_fu_5526_p3[0:0] == 1'b1) ? sub_ln180_12_fu_5520_p2 : trunc_ln180_12_fu_5516_p1);

assign select_ln180_13_fu_5570_p3 = ((tmp_30_fu_5562_p3[0:0] == 1'b1) ? sub_ln180_13_fu_5556_p2 : trunc_ln180_13_fu_5552_p1);

assign select_ln180_14_fu_5606_p3 = ((tmp_31_fu_5598_p3[0:0] == 1'b1) ? sub_ln180_14_fu_5592_p2 : trunc_ln180_14_fu_5588_p1);

assign select_ln180_15_fu_5642_p3 = ((tmp_32_fu_5634_p3[0:0] == 1'b1) ? sub_ln180_15_fu_5628_p2 : trunc_ln180_15_fu_5624_p1);

assign select_ln180_1_fu_4976_p3 = ((tmp_3_fu_4968_p3[0:0] == 1'b1) ? sub_ln180_1_fu_4962_p2 : trunc_ln180_1_fu_4958_p1);

assign select_ln180_2_fu_5012_p3 = ((tmp_4_fu_5004_p3[0:0] == 1'b1) ? sub_ln180_2_fu_4998_p2 : trunc_ln180_2_fu_4994_p1);

assign select_ln180_3_fu_5048_p3 = ((tmp_5_fu_5040_p3[0:0] == 1'b1) ? sub_ln180_3_fu_5034_p2 : trunc_ln180_3_fu_5030_p1);

assign select_ln180_4_fu_5124_p3 = ((tmp_11_fu_5116_p3[0:0] == 1'b1) ? sub_ln180_4_fu_5110_p2 : trunc_ln180_4_fu_5106_p1);

assign select_ln180_5_fu_5160_p3 = ((tmp_12_fu_5152_p3[0:0] == 1'b1) ? sub_ln180_5_fu_5146_p2 : trunc_ln180_5_fu_5142_p1);

assign select_ln180_6_fu_5196_p3 = ((tmp_13_fu_5188_p3[0:0] == 1'b1) ? sub_ln180_6_fu_5182_p2 : trunc_ln180_6_fu_5178_p1);

assign select_ln180_7_fu_5232_p3 = ((tmp_14_fu_5224_p3[0:0] == 1'b1) ? sub_ln180_7_fu_5218_p2 : trunc_ln180_7_fu_5214_p1);

assign select_ln180_8_fu_5308_p3 = ((tmp_20_fu_5300_p3[0:0] == 1'b1) ? sub_ln180_8_fu_5294_p2 : trunc_ln180_8_fu_5290_p1);

assign select_ln180_9_fu_5344_p3 = ((tmp_21_fu_5336_p3[0:0] == 1'b1) ? sub_ln180_9_fu_5330_p2 : trunc_ln180_9_fu_5326_p1);

assign select_ln180_fu_4940_p3 = ((tmp_fu_4932_p3[0:0] == 1'b1) ? sub_ln180_fu_4926_p2 : trunc_ln180_fu_4922_p1);

assign select_ln315_10_fu_7603_p3 = ((xor_ln315_5_fu_7597_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln315_11_fu_7617_p3 = ((or_ln315_5_fu_7611_p2[0:0] == 1'b1) ? select_ln315_10_fu_7603_p3 : trunc_ln315_5_fu_7593_p1);

assign select_ln315_12_fu_7676_p3 = ((xor_ln315_6_fu_7670_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln315_13_fu_7690_p3 = ((or_ln315_6_fu_7684_p2[0:0] == 1'b1) ? select_ln315_12_fu_7676_p3 : trunc_ln315_6_fu_7666_p1);

assign select_ln315_14_fu_7732_p3 = ((xor_ln315_7_fu_7726_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln315_15_fu_7746_p3 = ((or_ln315_7_fu_7740_p2[0:0] == 1'b1) ? select_ln315_14_fu_7732_p3 : trunc_ln315_7_fu_7722_p1);

assign select_ln315_1_fu_7303_p3 = ((or_ln315_fu_7297_p2[0:0] == 1'b1) ? select_ln315_fu_7289_p3 : trunc_ln315_fu_7279_p1);

assign select_ln315_2_fu_7345_p3 = ((xor_ln315_1_fu_7339_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln315_3_fu_7359_p3 = ((or_ln315_1_fu_7353_p2[0:0] == 1'b1) ? select_ln315_2_fu_7345_p3 : trunc_ln315_1_fu_7335_p1);

assign select_ln315_4_fu_7418_p3 = ((xor_ln315_2_fu_7412_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln315_5_fu_7432_p3 = ((or_ln315_2_fu_7426_p2[0:0] == 1'b1) ? select_ln315_4_fu_7418_p3 : trunc_ln315_2_fu_7408_p1);

assign select_ln315_6_fu_7474_p3 = ((xor_ln315_3_fu_7468_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln315_7_fu_7488_p3 = ((or_ln315_3_fu_7482_p2[0:0] == 1'b1) ? select_ln315_6_fu_7474_p3 : trunc_ln315_3_fu_7464_p1);

assign select_ln315_8_fu_7547_p3 = ((xor_ln315_4_fu_7541_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln315_9_fu_7561_p3 = ((or_ln315_4_fu_7555_p2[0:0] == 1'b1) ? select_ln315_8_fu_7547_p3 : trunc_ln315_4_fu_7537_p1);

assign select_ln315_fu_7289_p3 = ((xor_ln315_fu_7283_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln573_1_fu_7248_p0 = red_i;

assign select_ln573_1_fu_7248_p3 = ((select_ln573_1_fu_7248_p0[0:0] == 1'b1) ? sub_ln70_reg_9308 : zext_ln82_fu_7238_p1);

assign select_ln573_2_fu_7370_p0 = red_i;

assign select_ln573_2_fu_7370_p3 = ((select_ln573_2_fu_7370_p0[0:0] == 1'b1) ? zext_ln82_1_fu_7367_p1 : sub_ln70_1_reg_9329);

assign select_ln573_3_fu_7377_p0 = red_i;

assign select_ln573_3_fu_7377_p3 = ((select_ln573_3_fu_7377_p0[0:0] == 1'b1) ? sub_ln70_1_reg_9329 : zext_ln82_1_fu_7367_p1);

assign select_ln573_4_fu_7499_p0 = red_i;

assign select_ln573_4_fu_7499_p3 = ((select_ln573_4_fu_7499_p0[0:0] == 1'b1) ? zext_ln82_2_fu_7496_p1 : sub_ln70_2_reg_9350);

assign select_ln573_5_fu_7506_p0 = red_i;

assign select_ln573_5_fu_7506_p3 = ((select_ln573_5_fu_7506_p0[0:0] == 1'b1) ? sub_ln70_2_reg_9350 : zext_ln82_2_fu_7496_p1);

assign select_ln573_6_fu_7628_p0 = red_i;

assign select_ln573_6_fu_7628_p3 = ((select_ln573_6_fu_7628_p0[0:0] == 1'b1) ? zext_ln82_3_fu_7625_p1 : sub_ln70_3_reg_9371);

assign select_ln573_7_fu_7635_p0 = red_i;

assign select_ln573_7_fu_7635_p3 = ((select_ln573_7_fu_7635_p0[0:0] == 1'b1) ? sub_ln70_3_reg_9371 : zext_ln82_3_fu_7625_p1);

assign select_ln573_fu_7241_p0 = red_i;

assign select_ln573_fu_7241_p3 = ((select_ln573_fu_7241_p0[0:0] == 1'b1) ? zext_ln82_fu_7238_p1 : sub_ln70_reg_9308);

assign select_ln662_10_fu_4558_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_5_1_fu_810 : pixWindow_val_val_V_0_1_1_fu_558);

assign select_ln662_11_fu_4566_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_5_0_fu_806 : pixWindow_val_val_V_0_1_0_fu_554);

assign select_ln662_12_fu_4573_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_5_2_fu_814 : pixWindow_val_val_V_0_0_2_fu_550);

assign select_ln662_13_fu_4580_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_5_1_fu_810 : pixWindow_val_val_V_0_0_1_fu_546);

assign select_ln662_14_fu_4588_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_5_0_fu_806 : pixWindow_val_val_V_0_0_0_fu_542);

assign select_ln662_15_fu_4595_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_1_5_2_fu_766 : pixWindow_val_val_V_1_4_2_fu_646);

assign select_ln662_16_fu_4602_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_1_5_1_fu_762 : pixWindow_val_val_V_1_4_1_fu_642);

assign select_ln662_17_fu_4610_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_1_5_0_fu_758 : pixWindow_val_val_V_1_4_0_fu_638);

assign select_ln662_18_fu_4617_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_1_5_2_fu_766 : pixWindow_val_val_V_1_3_2_fu_634);

assign select_ln662_19_fu_4624_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_1_5_1_fu_762 : pixWindow_val_val_V_1_3_1_fu_630);

assign select_ln662_1_fu_4491_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_5_1_fu_810 : pixWindow_val_val_V_0_4_1_fu_594);

assign select_ln662_20_fu_4632_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_1_5_0_fu_758 : pixWindow_val_val_V_1_3_0_fu_626);

assign select_ln662_21_fu_4639_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_1_5_2_fu_766 : pixWindow_val_val_V_1_2_2_fu_622);

assign select_ln662_22_fu_4646_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_1_5_1_fu_762 : pixWindow_val_val_V_1_2_1_fu_618);

assign select_ln662_23_fu_4654_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_1_5_0_fu_758 : pixWindow_val_val_V_1_2_0_fu_614);

assign select_ln662_24_fu_4661_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_1_5_2_fu_766 : pixWindow_val_val_V_1_1_2_fu_610);

assign select_ln662_25_fu_4668_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_1_5_1_fu_762 : pixWindow_val_val_V_1_1_1_fu_606);

assign select_ln662_26_fu_4676_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_1_5_0_fu_758 : pixWindow_val_val_V_1_1_0_fu_602);

assign select_ln662_27_fu_4683_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_5_2_fu_718 : pixWindow_val_val_V_2_4_2_fu_706);

assign select_ln662_28_fu_4691_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_5_1_fu_714 : pixWindow_val_val_V_2_4_1_fu_702);

assign select_ln662_29_fu_4699_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_5_0_fu_710 : pixWindow_val_val_V_2_4_0_fu_698);

assign select_ln662_2_fu_4499_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_5_0_fu_806 : pixWindow_val_val_V_0_4_0_fu_590);

assign select_ln662_30_fu_4707_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_5_2_fu_718 : pixWindow_val_val_V_2_3_2_fu_694);

assign select_ln662_31_fu_4714_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_5_1_fu_714 : pixWindow_val_val_V_2_3_1_fu_690);

assign select_ln662_32_fu_4722_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_5_0_fu_710 : pixWindow_val_val_V_2_3_0_fu_686);

assign select_ln662_33_fu_4729_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_5_2_fu_718 : pixWindow_val_val_V_2_2_2_fu_682);

assign select_ln662_34_fu_4736_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_5_1_fu_714 : pixWindow_val_val_V_2_2_1_fu_678);

assign select_ln662_35_fu_4744_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_5_0_fu_710 : pixWindow_val_val_V_2_2_0_fu_674);

assign select_ln662_36_fu_4751_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_5_2_fu_718 : pixWindow_val_val_V_2_1_2_fu_670);

assign select_ln662_37_fu_4758_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_5_1_fu_714 : pixWindow_val_val_V_2_1_1_fu_666);

assign select_ln662_38_fu_4766_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_5_0_fu_710 : pixWindow_val_val_V_2_1_0_fu_662);

assign select_ln662_39_fu_4773_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_5_2_fu_718 : pixWindow_val_val_V_2_0_2_fu_658);

assign select_ln662_3_fu_4507_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_5_2_fu_814 : pixWindow_val_val_V_0_3_2_fu_586);

assign select_ln662_40_fu_4780_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_5_1_fu_714 : pixWindow_val_val_V_2_0_1_fu_654);

assign select_ln662_41_fu_4788_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_5_0_fu_710 : pixWindow_val_val_V_2_0_0_fu_650);

assign select_ln662_4_fu_4514_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_5_1_fu_810 : pixWindow_val_val_V_0_3_1_fu_582);

assign select_ln662_5_fu_4522_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_5_0_fu_806 : pixWindow_val_val_V_0_3_0_fu_578);

assign select_ln662_6_fu_4529_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_5_2_fu_814 : pixWindow_val_val_V_0_2_2_fu_574);

assign select_ln662_7_fu_4536_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_5_1_fu_810 : pixWindow_val_val_V_0_2_1_fu_570);

assign select_ln662_8_fu_4544_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_5_0_fu_806 : pixWindow_val_val_V_0_2_0_fu_566);

assign select_ln662_9_fu_4551_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_5_2_fu_814 : pixWindow_val_val_V_0_1_2_fu_562);

assign select_ln662_fu_4483_p3 = ((cmp110_i_reg_8629_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_5_2_fu_814 : pixWindow_val_val_V_0_4_2_fu_598);

assign select_ln680_11_fu_4872_p3 = ((cmp140_i[0:0] == 1'b1) ? pixWindow_val_val_V_1_8_2_fu_802 : pixWindow_val_val_V_2_8_2_fu_754);

assign select_ln748_1_fu_6205_p3 = ((icmp_ln1057_8_reg_9110[0:0] == 1'b1) ? or_ln888_1_i_fu_6198_p3 : zext_ln1057_5_fu_6195_p1);

assign select_ln748_2_fu_6462_p3 = ((icmp_ln1057_14_reg_9151[0:0] == 1'b1) ? or_ln888_10_i_fu_6455_p3 : zext_ln1057_10_fu_6452_p1);

assign select_ln748_3_fu_6677_p3 = ((icmp_ln1057_20_reg_9202[0:0] == 1'b1) ? or_ln888_3_i_fu_6670_p3 : zext_ln1057_15_fu_6667_p1);

assign select_ln748_fu_5948_p3 = ((icmp_ln1057_2_reg_9059[0:0] == 1'b1) ? or_ln_i_fu_5941_p3 : zext_ln1057_fu_5938_p1);

assign select_ln749_1_fu_6224_p3 = ((icmp_ln1057_9_reg_9115[0:0] == 1'b1) ? or_ln888_7_i_fu_6216_p3 : zext_ln1057_6_fu_6212_p1);

assign select_ln749_2_fu_6481_p3 = ((icmp_ln1057_15_reg_9156[0:0] == 1'b1) ? or_ln888_11_i_fu_6473_p3 : zext_ln1057_11_fu_6469_p1);

assign select_ln749_3_fu_6696_p3 = ((icmp_ln1057_21_reg_9207[0:0] == 1'b1) ? or_ln888_15_i_fu_6688_p3 : zext_ln1057_16_fu_6684_p1);

assign select_ln749_fu_5967_p3 = ((icmp_ln1057_3_reg_9064[0:0] == 1'b1) ? or_ln888_2_i_fu_5959_p3 : zext_ln1057_1_fu_5955_p1);

assign select_ln750_1_fu_6243_p3 = ((icmp_ln1057_10_reg_9120[0:0] == 1'b1) ? or_ln888_8_i_fu_6235_p3 : zext_ln1057_7_fu_6231_p1);

assign select_ln750_2_fu_6500_p3 = ((icmp_ln1057_16_reg_9161[0:0] == 1'b1) ? or_ln888_12_i_fu_6492_p3 : zext_ln1057_12_fu_6488_p1);

assign select_ln750_3_fu_6715_p3 = ((icmp_ln1057_22_reg_9212[0:0] == 1'b1) ? or_ln888_16_i_fu_6707_p3 : zext_ln1057_17_fu_6703_p1);

assign select_ln750_fu_5986_p3 = ((icmp_ln1057_4_reg_9069[0:0] == 1'b1) ? or_ln888_4_i_fu_5978_p3 : zext_ln1057_2_fu_5974_p1);

assign select_ln751_1_fu_6262_p3 = ((icmp_ln1057_11_reg_9125[0:0] == 1'b1) ? or_ln888_9_i_fu_6254_p3 : zext_ln1057_8_fu_6250_p1);

assign select_ln751_2_fu_6519_p3 = ((icmp_ln1057_17_reg_9166[0:0] == 1'b1) ? or_ln888_13_i_fu_6511_p3 : zext_ln1057_13_fu_6507_p1);

assign select_ln751_3_fu_6734_p3 = ((icmp_ln1057_23_reg_9217[0:0] == 1'b1) ? or_ln888_17_i_fu_6726_p3 : zext_ln1057_18_fu_6722_p1);

assign select_ln751_fu_6005_p3 = ((icmp_ln1057_5_reg_9074[0:0] == 1'b1) ? or_ln888_5_i_fu_5997_p3 : zext_ln1057_3_fu_5993_p1);

assign select_ln752_1_fu_6281_p3 = ((icmp_ln1057_12_reg_9130[0:0] == 1'b1) ? or_ln888_i_fu_6273_p3 : zext_ln1057_9_fu_6269_p1);

assign select_ln752_2_fu_6538_p3 = ((icmp_ln1057_18_reg_9171[0:0] == 1'b1) ? or_ln888_14_i_fu_6530_p3 : zext_ln1057_14_fu_6526_p1);

assign select_ln752_3_fu_6753_p3 = ((icmp_ln1057_24_reg_9222[0:0] == 1'b1) ? or_ln888_18_i_fu_6745_p3 : zext_ln1057_19_fu_6741_p1);

assign select_ln752_fu_6024_p3 = ((icmp_ln1057_6_reg_9079[0:0] == 1'b1) ? or_ln888_6_i_fu_6016_p3 : zext_ln1057_4_fu_6012_p1);

assign sext_ln1525_1_fu_6360_p1 = $signed(and_ln1524_5_fu_6354_p2);

assign sext_ln1525_2_fu_6617_p1 = $signed(and_ln1524_9_fu_6611_p2);

assign sext_ln1525_3_fu_6832_p1 = $signed(and_ln1524_13_fu_6826_p2);

assign sext_ln1525_fu_6103_p1 = $signed(and_ln1524_1_fu_6097_p2);

assign sext_ln1543_1_fu_6904_p1 = $signed(add_ln1543_reg_9246);

assign sext_ln1543_2_fu_6442_p1 = $signed(and_ln1524_7_fu_6436_p2);

assign sext_ln1543_3_fu_6993_p1 = $signed(add_ln1543_2_reg_9260);

assign sext_ln1543_4_fu_6657_p1 = $signed(and_ln1524_11_fu_6652_p2);

assign sext_ln1543_5_fu_7082_p1 = $signed(add_ln1543_4_reg_9274);

assign sext_ln1543_6_fu_6872_p1 = $signed(and_ln1524_15_fu_6867_p2);

assign sext_ln1543_7_fu_7171_p1 = $signed(add_ln1543_6_reg_9288);

assign sext_ln1543_fu_6185_p1 = $signed(and_ln1524_3_fu_6179_p2);

assign sext_ln225_10_fu_7168_p1 = $signed(add_ln1525_26_reg_9283);

assign sext_ln225_11_fu_6855_p1 = $signed(and_ln1524_14_fu_6850_p2);

assign sext_ln225_1_fu_6901_p1 = $signed(add_ln1525_reg_9241);

assign sext_ln225_2_fu_6147_p1 = $signed(and_ln1524_2_fu_6141_p2);

assign sext_ln225_3_fu_6322_p1 = $signed(and_ln1524_4_fu_6316_p2);

assign sext_ln225_4_fu_6990_p1 = $signed(add_ln1525_24_reg_9255);

assign sext_ln225_5_fu_6404_p1 = $signed(and_ln1524_6_fu_6398_p2);

assign sext_ln225_6_fu_6579_p1 = $signed(and_ln1524_8_fu_6573_p2);

assign sext_ln225_7_fu_7079_p1 = $signed(add_ln1525_25_reg_9269);

assign sext_ln225_8_fu_6640_p1 = $signed(and_ln1524_10_fu_6635_p2);

assign sext_ln225_9_fu_6794_p1 = $signed(and_ln1524_12_fu_6788_p2);

assign sext_ln225_fu_6065_p1 = $signed(and_ln1524_fu_6059_p2);

assign sub_ln1526_10_fu_5172_p2 = (zext_ln1526_10_fu_5092_p1 - zext_ln1526_13_fu_5168_p1);

assign sub_ln1526_11_fu_5208_p2 = (zext_ln1526_10_fu_5092_p1 - zext_ln1526_14_fu_5204_p1);

assign sub_ln1526_12_fu_6303_p2 = (zext_ln1526_11_reg_9084 - zext_ln1526_15_fu_6299_p1);

assign sub_ln1526_13_fu_6341_p2 = (zext_ln1526_12_reg_9089 - zext_ln1526_16_fu_6337_p1);

assign sub_ln1526_14_fu_6385_p2 = (zext_ln1526_13_reg_9094 - zext_ln1526_17_fu_6381_p1);

assign sub_ln1526_15_fu_6423_p2 = (zext_ln1526_14_reg_9099 - zext_ln1526_18_fu_6419_p1);

assign sub_ln1526_16_fu_5284_p2 = (zext_ln1526_20_fu_5276_p1 - zext_ln1526_21_fu_5280_p1);

assign sub_ln1526_17_fu_5320_p2 = (zext_ln1526_20_fu_5276_p1 - zext_ln1526_22_fu_5316_p1);

assign sub_ln1526_18_fu_5356_p2 = (zext_ln1526_20_fu_5276_p1 - zext_ln1526_23_fu_5352_p1);

assign sub_ln1526_19_fu_5392_p2 = (zext_ln1526_20_fu_5276_p1 - zext_ln1526_24_fu_5388_p1);

assign sub_ln1526_1_fu_4952_p2 = (zext_ln1526_fu_4908_p1 - zext_ln1526_2_fu_4948_p1);

assign sub_ln1526_20_fu_6560_p2 = (zext_ln1526_21_reg_9135 - zext_ln1526_25_fu_6556_p1);

assign sub_ln1526_21_fu_6598_p2 = (zext_ln1526_22_reg_9140 - zext_ln1526_26_fu_6594_p1);

assign sub_ln1526_22_fu_5475_p2 = (zext_ln1526_23_fu_5352_p1 - zext_ln1526_27_fu_5471_p1);

assign sub_ln1526_23_fu_5496_p2 = (zext_ln1526_24_fu_5388_p1 - zext_ln1526_28_fu_5492_p1);

assign sub_ln1526_24_fu_5510_p2 = (zext_ln1526_30_fu_5502_p1 - zext_ln1526_31_fu_5506_p1);

assign sub_ln1526_25_fu_5546_p2 = (zext_ln1526_30_fu_5502_p1 - zext_ln1526_32_fu_5542_p1);

assign sub_ln1526_26_fu_5582_p2 = (zext_ln1526_30_fu_5502_p1 - zext_ln1526_33_fu_5578_p1);

assign sub_ln1526_27_fu_5618_p2 = (zext_ln1526_30_fu_5502_p1 - zext_ln1526_34_fu_5614_p1);

assign sub_ln1526_28_fu_6775_p2 = (zext_ln1526_31_reg_9186 - zext_ln1526_35_fu_6771_p1);

assign sub_ln1526_29_fu_6813_p2 = (zext_ln1526_32_reg_9191 - zext_ln1526_36_fu_6809_p1);

assign sub_ln1526_2_fu_4988_p2 = (zext_ln1526_fu_4908_p1 - zext_ln1526_3_fu_4984_p1);

assign sub_ln1526_30_fu_5701_p2 = (zext_ln1526_33_fu_5578_p1 - zext_ln1526_37_fu_5697_p1);

assign sub_ln1526_31_fu_5722_p2 = (zext_ln1526_34_fu_5614_p1 - zext_ln1526_38_fu_5718_p1);

assign sub_ln1526_3_fu_5024_p2 = (zext_ln1526_fu_4908_p1 - zext_ln1526_4_fu_5020_p1);

assign sub_ln1526_4_fu_6046_p2 = (zext_ln1526_1_reg_9033 - zext_ln1526_5_fu_6042_p1);

assign sub_ln1526_5_fu_6084_p2 = (zext_ln1526_2_reg_9038 - zext_ln1526_6_fu_6080_p1);

assign sub_ln1526_6_fu_6128_p2 = (zext_ln1526_3_reg_9043 - zext_ln1526_7_fu_6124_p1);

assign sub_ln1526_7_fu_6166_p2 = (zext_ln1526_4_reg_9048 - zext_ln1526_8_fu_6162_p1);

assign sub_ln1526_8_fu_5100_p2 = (zext_ln1526_10_fu_5092_p1 - zext_ln1526_11_fu_5096_p1);

assign sub_ln1526_9_fu_5136_p2 = (zext_ln1526_10_fu_5092_p1 - zext_ln1526_12_fu_5132_p1);

assign sub_ln1526_fu_4916_p2 = (zext_ln1526_fu_4908_p1 - zext_ln1526_1_fu_4912_p1);

assign sub_ln1543_1_fu_6937_p2 = (10'd0 - trunc_ln1543_1_i_fu_6927_p4);

assign sub_ln1543_2_fu_7010_p2 = (11'd0 - add_ln1543_3_fu_6996_p2);

assign sub_ln1543_3_fu_7026_p2 = (10'd0 - trunc_ln1543_4_i_fu_7016_p4);

assign sub_ln1543_4_fu_7099_p2 = (11'd0 - add_ln1543_5_fu_7085_p2);

assign sub_ln1543_5_fu_7115_p2 = (10'd0 - trunc_ln1543_7_i_fu_7105_p4);

assign sub_ln1543_6_fu_7188_p2 = (11'd0 - add_ln1543_7_fu_7174_p2);

assign sub_ln1543_7_fu_7204_p2 = (10'd0 - trunc_ln1543_i_fu_7194_p4);

assign sub_ln1543_fu_6921_p2 = (11'd0 - add_ln1543_1_fu_6907_p2);

assign sub_ln180_10_fu_5366_p2 = (8'd0 - trunc_ln180_10_fu_5362_p1);

assign sub_ln180_11_fu_5402_p2 = (8'd0 - trunc_ln180_11_fu_5398_p1);

assign sub_ln180_12_fu_5520_p2 = (8'd0 - trunc_ln180_12_fu_5516_p1);

assign sub_ln180_13_fu_5556_p2 = (8'd0 - trunc_ln180_13_fu_5552_p1);

assign sub_ln180_14_fu_5592_p2 = (8'd0 - trunc_ln180_14_fu_5588_p1);

assign sub_ln180_15_fu_5628_p2 = (8'd0 - trunc_ln180_15_fu_5624_p1);

assign sub_ln180_1_fu_4962_p2 = (8'd0 - trunc_ln180_1_fu_4958_p1);

assign sub_ln180_2_fu_4998_p2 = (8'd0 - trunc_ln180_2_fu_4994_p1);

assign sub_ln180_3_fu_5034_p2 = (8'd0 - trunc_ln180_3_fu_5030_p1);

assign sub_ln180_4_fu_5110_p2 = (8'd0 - trunc_ln180_4_fu_5106_p1);

assign sub_ln180_5_fu_5146_p2 = (8'd0 - trunc_ln180_5_fu_5142_p1);

assign sub_ln180_6_fu_5182_p2 = (8'd0 - trunc_ln180_6_fu_5178_p1);

assign sub_ln180_7_fu_5218_p2 = (8'd0 - trunc_ln180_7_fu_5214_p1);

assign sub_ln180_8_fu_5294_p2 = (8'd0 - trunc_ln180_8_fu_5290_p1);

assign sub_ln180_9_fu_5330_p2 = (8'd0 - trunc_ln180_9_fu_5326_p1);

assign sub_ln180_fu_4926_p2 = (8'd0 - trunc_ln180_fu_4922_p1);

assign sub_ln70_1_fu_7054_p2 = (zext_ln1526_19_fu_7050_p1 - select_ln1543_1_fu_7042_p3);

assign sub_ln70_2_fu_7143_p2 = (zext_ln1526_29_fu_7139_p1 - select_ln1543_2_fu_7131_p3);

assign sub_ln70_3_fu_7232_p2 = (zext_ln1526_39_fu_7228_p1 - select_ln1543_3_fu_7220_p3);

assign sub_ln70_fu_6965_p2 = (zext_ln1526_9_fu_6961_p1 - select_ln1543_fu_6953_p3);

assign tmp_10_fu_7319_p4 = {{ap_phi_mux_b_2_0_i_phi_fu_3053_p4[9:8]}};

assign tmp_11_fu_5116_p3 = sub_ln1526_8_fu_5100_p2[32'd8];

assign tmp_12_fu_5152_p3 = sub_ln1526_9_fu_5136_p2[32'd8];

assign tmp_13_fu_5188_p3 = sub_ln1526_10_fu_5172_p2[32'd8];

assign tmp_14_fu_5224_p3 = sub_ln1526_11_fu_5208_p2[32'd8];

assign tmp_15_fu_7002_p3 = add_ln1543_3_fu_6996_p2[32'd10];

assign tmp_16_fu_7384_p3 = ap_phi_mux_r_4_1_i_phi_fu_3062_p4[32'd9];

assign tmp_17_fu_7392_p4 = {{ap_phi_mux_r_4_1_i_phi_fu_3062_p4[9:8]}};

assign tmp_18_fu_7440_p3 = ap_phi_mux_b_2_1_i_phi_fu_3071_p4[32'd9];

assign tmp_19_fu_7448_p4 = {{ap_phi_mux_b_2_1_i_phi_fu_3071_p4[9:8]}};

assign tmp_20_fu_5300_p3 = sub_ln1526_16_fu_5284_p2[32'd8];

assign tmp_21_fu_5336_p3 = sub_ln1526_17_fu_5320_p2[32'd8];

assign tmp_22_fu_5372_p3 = sub_ln1526_18_fu_5356_p2[32'd8];

assign tmp_23_fu_5408_p3 = sub_ln1526_19_fu_5392_p2[32'd8];

assign tmp_24_fu_7091_p3 = add_ln1543_5_fu_7085_p2[32'd10];

assign tmp_25_fu_7513_p3 = ap_phi_mux_r_4_2_i_phi_fu_3080_p4[32'd9];

assign tmp_26_fu_7521_p4 = {{ap_phi_mux_r_4_2_i_phi_fu_3080_p4[9:8]}};

assign tmp_27_fu_7569_p3 = ap_phi_mux_b_2_2_i_phi_fu_3089_p4[32'd9];

assign tmp_28_fu_7577_p4 = {{ap_phi_mux_b_2_2_i_phi_fu_3089_p4[9:8]}};

assign tmp_29_fu_5526_p3 = sub_ln1526_24_fu_5510_p2[32'd8];

assign tmp_30_fu_5562_p3 = sub_ln1526_25_fu_5546_p2[32'd8];

assign tmp_31_fu_5598_p3 = sub_ln1526_26_fu_5582_p2[32'd8];

assign tmp_32_fu_5634_p3 = sub_ln1526_27_fu_5618_p2[32'd8];

assign tmp_33_fu_7180_p3 = add_ln1543_7_fu_7174_p2[32'd10];

assign tmp_34_fu_7642_p3 = ap_phi_mux_r_4_3_i_phi_fu_3098_p4[32'd9];

assign tmp_35_fu_7650_p4 = {{ap_phi_mux_r_4_3_i_phi_fu_3098_p4[9:8]}};

assign tmp_36_fu_7698_p3 = ap_phi_mux_b_2_3_i_phi_fu_3107_p4[32'd9];

assign tmp_37_fu_7706_p4 = {{ap_phi_mux_b_2_3_i_phi_fu_3107_p4[9:8]}};

assign tmp_3_fu_4968_p3 = sub_ln1526_1_fu_4952_p2[32'd8];

assign tmp_4_fu_5004_p3 = sub_ln1526_2_fu_4988_p2[32'd8];

assign tmp_5_fu_5040_p3 = sub_ln1526_3_fu_5024_p2[32'd8];

assign tmp_6_fu_6913_p3 = add_ln1543_1_fu_6907_p2[32'd10];

assign tmp_7_fu_7255_p3 = ap_phi_mux_r_4_0_i_phi_fu_3044_p4[32'd9];

assign tmp_8_fu_7263_p4 = {{ap_phi_mux_r_4_0_i_phi_fu_3044_p4[9:8]}};

assign tmp_9_fu_7311_p3 = ap_phi_mux_b_2_0_i_phi_fu_3053_p4[32'd9];

assign tmp_fu_4932_p3 = sub_ln1526_fu_4916_p2[32'd8];

assign trunc_ln1543_10_i_fu_7210_p4 = {{add_ln1543_7_fu_7174_p2[10:1]}};

assign trunc_ln1543_1_i_fu_6927_p4 = {{sub_ln1543_fu_6921_p2[10:1]}};

assign trunc_ln1543_2_i_fu_6943_p4 = {{add_ln1543_1_fu_6907_p2[10:1]}};

assign trunc_ln1543_4_i_fu_7016_p4 = {{sub_ln1543_2_fu_7010_p2[10:1]}};

assign trunc_ln1543_5_i_fu_7032_p4 = {{add_ln1543_3_fu_6996_p2[10:1]}};

assign trunc_ln1543_7_i_fu_7105_p4 = {{sub_ln1543_4_fu_7099_p2[10:1]}};

assign trunc_ln1543_8_i_fu_7121_p4 = {{add_ln1543_5_fu_7085_p2[10:1]}};

assign trunc_ln1543_i_fu_7194_p4 = {{sub_ln1543_6_fu_7188_p2[10:1]}};

assign trunc_ln180_10_fu_5362_p1 = sub_ln1526_18_fu_5356_p2[7:0];

assign trunc_ln180_11_fu_5398_p1 = sub_ln1526_19_fu_5392_p2[7:0];

assign trunc_ln180_12_fu_5516_p1 = sub_ln1526_24_fu_5510_p2[7:0];

assign trunc_ln180_13_fu_5552_p1 = sub_ln1526_25_fu_5546_p2[7:0];

assign trunc_ln180_14_fu_5588_p1 = sub_ln1526_26_fu_5582_p2[7:0];

assign trunc_ln180_15_fu_5624_p1 = sub_ln1526_27_fu_5618_p2[7:0];

assign trunc_ln180_1_fu_4958_p1 = sub_ln1526_1_fu_4952_p2[7:0];

assign trunc_ln180_2_fu_4994_p1 = sub_ln1526_2_fu_4988_p2[7:0];

assign trunc_ln180_3_fu_5030_p1 = sub_ln1526_3_fu_5024_p2[7:0];

assign trunc_ln180_4_fu_5106_p1 = sub_ln1526_8_fu_5100_p2[7:0];

assign trunc_ln180_5_fu_5142_p1 = sub_ln1526_9_fu_5136_p2[7:0];

assign trunc_ln180_6_fu_5178_p1 = sub_ln1526_10_fu_5172_p2[7:0];

assign trunc_ln180_7_fu_5214_p1 = sub_ln1526_11_fu_5208_p2[7:0];

assign trunc_ln180_8_fu_5290_p1 = sub_ln1526_16_fu_5284_p2[7:0];

assign trunc_ln180_9_fu_5326_p1 = sub_ln1526_17_fu_5320_p2[7:0];

assign trunc_ln180_fu_4922_p1 = sub_ln1526_fu_4916_p2[7:0];

assign trunc_ln315_1_fu_7335_p1 = ap_phi_mux_b_2_0_i_phi_fu_3053_p4[7:0];

assign trunc_ln315_2_fu_7408_p1 = ap_phi_mux_r_4_1_i_phi_fu_3062_p4[7:0];

assign trunc_ln315_3_fu_7464_p1 = ap_phi_mux_b_2_1_i_phi_fu_3071_p4[7:0];

assign trunc_ln315_4_fu_7537_p1 = ap_phi_mux_r_4_2_i_phi_fu_3080_p4[7:0];

assign trunc_ln315_5_fu_7593_p1 = ap_phi_mux_b_2_2_i_phi_fu_3089_p4[7:0];

assign trunc_ln315_6_fu_7666_p1 = ap_phi_mux_r_4_3_i_phi_fu_3098_p4[7:0];

assign trunc_ln315_7_fu_7722_p1 = ap_phi_mux_b_2_3_i_phi_fu_3107_p4[7:0];

assign trunc_ln315_fu_7279_p1 = ap_phi_mux_r_4_0_i_phi_fu_3044_p4[7:0];

assign x_4_fu_3579_p2 = (ap_sig_allocacmp_x_load_2 + 12'd4);

assign xor_ln315_1_fu_7339_p2 = (tmp_9_fu_7311_p3 ^ 1'd1);

assign xor_ln315_2_fu_7412_p2 = (tmp_16_fu_7384_p3 ^ 1'd1);

assign xor_ln315_3_fu_7468_p2 = (tmp_18_fu_7440_p3 ^ 1'd1);

assign xor_ln315_4_fu_7541_p2 = (tmp_25_fu_7513_p3 ^ 1'd1);

assign xor_ln315_5_fu_7597_p2 = (tmp_27_fu_7569_p3 ^ 1'd1);

assign xor_ln315_6_fu_7670_p2 = (tmp_34_fu_7642_p3 ^ 1'd1);

assign xor_ln315_7_fu_7726_p2 = (tmp_36_fu_7698_p3 ^ 1'd1);

assign xor_ln315_fu_7283_p2 = (tmp_7_fu_7255_p3 ^ 1'd1);

assign zext_ln1057_10_fu_6452_p1 = icmp_ln1057_13_reg_9145;

assign zext_ln1057_11_fu_6469_p1 = select_ln748_2_fu_6462_p3;

assign zext_ln1057_12_fu_6488_p1 = select_ln749_2_fu_6481_p3;

assign zext_ln1057_13_fu_6507_p1 = select_ln750_2_fu_6500_p3;

assign zext_ln1057_14_fu_6526_p1 = select_ln751_2_fu_6519_p3;

assign zext_ln1057_15_fu_6667_p1 = icmp_ln1057_19_reg_9196;

assign zext_ln1057_16_fu_6684_p1 = select_ln748_3_fu_6677_p3;

assign zext_ln1057_17_fu_6703_p1 = select_ln749_3_fu_6696_p3;

assign zext_ln1057_18_fu_6722_p1 = select_ln750_3_fu_6715_p3;

assign zext_ln1057_19_fu_6741_p1 = select_ln751_3_fu_6734_p3;

assign zext_ln1057_1_fu_5955_p1 = select_ln748_fu_5948_p3;

assign zext_ln1057_2_fu_5974_p1 = select_ln749_fu_5967_p3;

assign zext_ln1057_3_fu_5993_p1 = select_ln750_fu_5986_p3;

assign zext_ln1057_4_fu_6012_p1 = select_ln751_fu_6005_p3;

assign zext_ln1057_5_fu_6195_p1 = icmp_ln1057_7_reg_9104;

assign zext_ln1057_6_fu_6212_p1 = select_ln748_1_fu_6205_p3;

assign zext_ln1057_7_fu_6231_p1 = select_ln749_1_fu_6224_p3;

assign zext_ln1057_8_fu_6250_p1 = select_ln750_1_fu_6243_p3;

assign zext_ln1057_9_fu_6269_p1 = select_ln751_1_fu_6262_p3;

assign zext_ln1057_fu_5938_p1 = icmp_ln1057_reg_9053;

assign zext_ln1526_10_fu_5092_p1 = ap_phi_mux_center_val_V_1_1_phi_fu_2236_p4;

assign zext_ln1526_11_fu_5096_p1 = ap_phi_mux_upleft_val_V_1_1_phi_fu_2384_p4;

assign zext_ln1526_12_fu_5132_p1 = ap_phi_mux_downleft_val_V_1_1_phi_fu_2115_p4;

assign zext_ln1526_13_fu_5168_p1 = ap_phi_mux_upright_val_V_1_4_phi_fu_2364_p4;

assign zext_ln1526_14_fu_5204_p1 = ap_phi_mux_downright_val_V_1_4_phi_fu_2095_p4;

assign zext_ln1526_15_fu_6299_p1 = tmp_7_i_fu_6288_p5;

assign zext_ln1526_16_fu_6337_p1 = tmp_8_i_fu_6326_p5;

assign zext_ln1526_17_fu_6381_p1 = tmp_9_i_fu_6370_p5;

assign zext_ln1526_18_fu_6419_p1 = tmp_i_fu_6408_p5;

assign zext_ln1526_19_fu_7050_p1 = center_val_V_1_1_reg_2233_pp0_iter3_reg;

assign zext_ln1526_1_fu_4912_p1 = ap_phi_mux_upleft_val_V_1_phi_fu_2394_p4;

assign zext_ln1526_20_fu_5276_p1 = ap_phi_mux_center_val_V_1_2_phi_fu_2226_p4;

assign zext_ln1526_21_fu_5280_p1 = ap_phi_mux_upright_val_V_1_3_phi_fu_2374_p4;

assign zext_ln1526_22_fu_5316_p1 = ap_phi_mux_downright_val_V_1_3_phi_fu_2105_p4;

assign zext_ln1526_23_fu_5352_p1 = ap_phi_mux_upright_val_V_1_phi_fu_2346_p4;

assign zext_ln1526_24_fu_5388_p1 = ap_phi_mux_downright_val_V_1_phi_fu_2077_p4;

assign zext_ln1526_25_fu_6556_p1 = tmp_10_i_fu_6545_p5;

assign zext_ln1526_26_fu_6594_p1 = tmp_11_i_fu_6583_p5;

assign zext_ln1526_27_fu_5471_p1 = tmp_12_i_fu_5460_p5;

assign zext_ln1526_28_fu_5492_p1 = tmp_13_i_fu_5481_p5;

assign zext_ln1526_29_fu_7139_p1 = center_val_V_1_2_reg_2223_pp0_iter3_reg;

assign zext_ln1526_2_fu_4948_p1 = ap_phi_mux_downleft_val_V_1_phi_fu_2125_p4;

assign zext_ln1526_30_fu_5502_p1 = ap_phi_mux_center_val_V_1_3_phi_fu_2216_p4;

assign zext_ln1526_31_fu_5506_p1 = ap_phi_mux_upright_val_V_1_4_phi_fu_2364_p4;

assign zext_ln1526_32_fu_5542_p1 = ap_phi_mux_downright_val_V_1_4_phi_fu_2095_p4;

assign zext_ln1526_33_fu_5578_p1 = ap_phi_mux_upright_val_V_1_2_phi_fu_2319_p4;

assign zext_ln1526_34_fu_5614_p1 = ap_phi_mux_downright_val_V_1_2_phi_fu_2050_p4;

assign zext_ln1526_35_fu_6771_p1 = tmp_15_i_fu_6760_p5;

assign zext_ln1526_36_fu_6809_p1 = tmp_16_i_fu_6798_p5;

assign zext_ln1526_37_fu_5697_p1 = tmp_17_i_fu_5686_p5;

assign zext_ln1526_38_fu_5718_p1 = tmp_18_i_fu_5707_p5;

assign zext_ln1526_39_fu_7228_p1 = center_val_V_1_3_reg_2213_pp0_iter3_reg;

assign zext_ln1526_3_fu_4984_p1 = ap_phi_mux_upright_val_V_1_3_phi_fu_2374_p4;

assign zext_ln1526_4_fu_5020_p1 = ap_phi_mux_downright_val_V_1_3_phi_fu_2105_p4;

assign zext_ln1526_5_fu_6042_p1 = tmp_3_i_fu_6031_p5;

assign zext_ln1526_6_fu_6080_p1 = tmp_4_i_fu_6069_p5;

assign zext_ln1526_7_fu_6124_p1 = tmp_5_i_fu_6113_p5;

assign zext_ln1526_8_fu_6162_p1 = tmp_6_i_fu_6151_p5;

assign zext_ln1526_9_fu_6961_p1 = center_val_V_1_reg_2243_pp0_iter3_reg;

assign zext_ln1526_fu_4908_p1 = ap_phi_mux_center_val_V_1_phi_fu_2246_p4;

assign zext_ln563_fu_3531_p1 = add_ln590_fu_3522_p2;

assign zext_ln585_fu_3537_p1 = ap_sig_allocacmp_x_load;

assign zext_ln717_1_fu_6971_p1 = center_val_V_0_1_reg_2523;

assign zext_ln717_2_fu_7060_p1 = center_val_V_0_2_reg_2503;

assign zext_ln717_3_fu_7149_p1 = center_val_V_0_3_reg_2483;

assign zext_ln717_fu_6882_p1 = center_val_V_0_reg_2543;

assign zext_ln724_1_fu_6975_p1 = center_val_V_2_1_reg_2513;

assign zext_ln724_2_fu_7064_p1 = center_val_V_2_2_reg_2493;

assign zext_ln724_3_fu_7153_p1 = center_val_V_2_3_reg_2473;

assign zext_ln724_fu_6886_p1 = center_val_V_2_reg_2533;

assign zext_ln82_1_fu_7367_p1 = tmp_i_181_reg_9324;

assign zext_ln82_2_fu_7496_p1 = tmp_1_i_reg_9345;

assign zext_ln82_3_fu_7625_p1 = tmp_14_i_reg_9366;

assign zext_ln82_fu_7238_p1 = tmp_2_i_reg_9303;

always @ (posedge ap_clk) begin
    zext_ln563_reg_8609[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln563_reg_8609_pp0_iter1_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln1526_1_reg_9033[8] <= 1'b0;
    zext_ln1526_2_reg_9038[8] <= 1'b0;
    zext_ln1526_3_reg_9043[8] <= 1'b0;
    zext_ln1526_4_reg_9048[8] <= 1'b0;
    zext_ln1526_11_reg_9084[8] <= 1'b0;
    zext_ln1526_12_reg_9089[8] <= 1'b0;
    zext_ln1526_13_reg_9094[8] <= 1'b0;
    zext_ln1526_14_reg_9099[8] <= 1'b0;
    zext_ln1526_21_reg_9135[8] <= 1'b0;
    zext_ln1526_22_reg_9140[8] <= 1'b0;
    zext_ln1526_31_reg_9186[8] <= 1'b0;
    zext_ln1526_32_reg_9191[8] <= 1'b0;
end

endmodule //design_0_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_585_2
