("pmos_8l:/\tpmos_8l lab4_boyz_dnoronha schematic" (("open" (nil hierarchy "/{lab4_boyz_dnoronha pmos_8l schematic }:a"))) (((-2.95625 -2.00625) (2.95625 2.00625)) "a" "Schematics XL" 61))("ring_osc:/\tring_osc lab4_boyz_dnoronha extracted" (("open" (nil hierarchy "/{lab4_boyz_dnoronha ring_osc extracted }:a"))) (((-6.249 -17.369) (145.736 64.769)) "a" "VLS-GXL" 58))("ring_osc:/\tring_osc lab4_boyz_dnoronha schematic" (("open" (nil hierarchy "/{lab4_boyz_dnoronha ring_osc schematic }:r"))) (((-3.325 -33.725) (47.9125 30.475)) "r" "Schematics XL" 40))("ring_osc:/\tring_osc lab4_boyz_dnoronha layout" (("open" (nil hierarchy "/{lab4_boyz_dnoronha ring_osc layout }:a"))) (((-48.006 -6.267) (183.906 119.067)) "a" "VLS-GXL" 59))("inv:/\tinv lab4_boyz_dnoronha schematic" (("open" (nil hierarchy "/{lab4_boyz_dnoronha inv schematic }:a"))) (((2.29375 -2.025) (6.70625 0.9625)) "a" "Schematics XL" 26))("inv:/\tinv lab4_boyz_dnoronha extracted" (("open" (nil hierarchy "/{lab4_boyz_dnoronha inv extracted }:a"))) (((-13.491 -5.6) (15.663 16.133)) "a" "Layout" 17))("inv:/\tinv lab2_dnoronha_dnoronha schematic" (("open" (nil hierarchy "/{lab2_dnoronha_dnoronha inv schematic }:a"))) (((2.99375 -2.3375) (6.00625 1.28125)) "a" "Schematics XL" 15))("inv:/\tinv lab2_dnoronha_dnoronha layout" (("open" (nil hierarchy "/{lab2_dnoronha_dnoronha inv layout }:a"))) (((-15.006 -6.207) (15.007 16.167)) "a" "Layout" 11))("part2_circuit:/\tpart2_circuit lab3_boyz_dnoronha schematic" (("open" (nil hierarchy "/{lab3_boyz_dnoronha part2_circuit schematic }:r"))) (((0.025 -5.31875) (5.075 1.00625)) "r" "Schematics XL" 6))("part2_circuit:/\tpart2_circuit lab3_boyz_dnoronha layout" (("open" (nil hierarchy "/{lab3_boyz_dnoronha part2_circuit layout }:r"))) (((-13.529 -10.55) (32.729 14.45)) "r" "VLS-GXL" 5))