diff --git a/gcc/expr.cc b/gcc/expr.cc
index a310b2d9131..ac65fcb4269 100644
--- a/gcc/expr.cc
+++ b/gcc/expr.cc
@@ -10327,7 +10327,7 @@ expand_expr_real_2 (const_sepops ops, rtx target, machine_mode tmode,
 
       expand_operands (treeop0, treeop1, subtarget, &op0, &op1, EXPAND_NORMAL);
 
-      /* Expand X*Y as X&-Y when Y must be zero or one.  */
+      /* Expand X*Y as a conditional move or X&-Y when Y must be zero or one.  */
       if (SCALAR_INT_MODE_P (mode))
 	{
 	  bool gimple_zero_one_valued_p (tree, tree (*)(tree));
@@ -10349,6 +10349,14 @@ expand_expr_real_2 (const_sepops ops, rtx target, machine_mode tmode,
 					  &algorithm, &variant, cost)
 		  : cost < mul_cost (speed, mode))
 		{
+		  /* First try to expand using a conditional move.  */
+		  if (bit0_p)
+		    temp = expand_cond_expr_using_cmove (treeop0, treeop1, integer_zero_node);
+		  else
+		    temp = expand_cond_expr_using_cmove (treeop1, treeop0, integer_zero_node);
+		  if (temp)
+		    return temp;
+
 		  temp = bit0_p ? expand_and (mode, negate_rtx (mode, op0),
 					      op1, target)
 				: expand_and (mode, op0,
diff --git a/gcc/config/riscv/riscv.cc b/gcc/config/riscv/riscv.cc
index dd50fe4eddf..d110b7d7c65 100644
--- a/gcc/config/riscv/riscv.cc
+++ b/gcc/config/riscv/riscv.cc
@@ -5250,13 +5250,18 @@ riscv_expand_conditional_branch (rtx label, rtx_code code, rtx op0, rtx op1)
    Return 0 if expansion failed.  */
 
 bool
-riscv_expand_conditional_move (rtx dest, rtx op, rtx cons, rtx alt)
+riscv_expand_conditional_move (rtx dest_, rtx op, rtx cons, rtx alt)
 {
-  machine_mode mode = GET_MODE (dest);
+  machine_mode mode = GET_MODE (dest_);
   rtx_code code = GET_CODE (op);
   rtx op0 = XEXP (op, 0);
   rtx op1 = XEXP (op, 1);
 
+  /* The destination must be in WORD_MODE.  But we can use the trick of
+     storing into an suitable pseudo, then using a lowpart extraction.  */
+  rtx dest = (mode != word_mode) ? gen_reg_rtx (word_mode) : dest_;
+  mode = word_mode;
+
   if (((TARGET_ZICOND_LIKE
 	|| (arith_operand (cons, mode) && arith_operand (alt, mode)))
        && (GET_MODE_CLASS (mode) == MODE_INT))
@@ -5265,14 +5270,14 @@ riscv_expand_conditional_move (rtx dest, rtx op, rtx cons, rtx alt)
       machine_mode mode0 = GET_MODE (op0);
       machine_mode mode1 = GET_MODE (op1);
 
-      /* An integer comparison must be comparing WORD_MODE objects.  We
-	 must enforce that so that we don't strip away a sign_extension
-	 thinking it is unnecessary.  We might consider using
-	 riscv_extend_operands if they are not already properly extended.  */
+      /* An integer comparison must be comparing WORD_MODE objects.
+	 Extend the comparison arguments as necessary.  */
       if ((INTEGRAL_MODE_P (mode0) && mode0 != word_mode)
 	  || (INTEGRAL_MODE_P (mode1) && mode1 != word_mode))
-	return false;
+	riscv_extend_comparands (code, &op0, &op1);
 
+      op0 = force_reg (mode, op0);
+      op1 = force_reg (mode, op1);
       /* In the fallback generic case use MODE rather than WORD_MODE for
 	 the output of the SCC instruction, to match the mode of the NEG
 	 operation below.  The output of SCC is 0 or 1 boolean, so it is
@@ -5332,6 +5337,7 @@ riscv_expand_conditional_move (rtx dest, rtx op, rtx cons, rtx alt)
 	  alt = force_reg (mode, alt);
 	  emit_insn (gen_rtx_SET (dest, gen_rtx_IF_THEN_ELSE (mode, cond,
 							      cons, alt)));
+	  goto success;
 	  return true;
 	}
       else if (!TARGET_ZICOND_LIKE)
@@ -5349,7 +5355,7 @@ riscv_expand_conditional_move (rtx dest, rtx op, rtx cons, rtx alt)
 	  riscv_emit_unary (NOT, reg3, reg1);
 	  riscv_emit_binary (AND, reg4, reg3, alt);
 	  riscv_emit_binary (IOR, dest, reg2, reg4);
-	  return true;
+	  goto success;
 	}
       /* 0, reg or 0, imm */
       else if (cons == CONST0_RTX (mode)
@@ -5362,7 +5368,7 @@ riscv_expand_conditional_move (rtx dest, rtx op, rtx cons, rtx alt)
 	  emit_insn (gen_rtx_SET (dest,
 				  gen_rtx_IF_THEN_ELSE (mode, cond,
 							cons, alt)));
-	  return true;
+	  goto success;
 	}
       /* imm, imm */
       else if (CONST_INT_P (cons) && cons != CONST0_RTX (mode)
@@ -5382,7 +5388,7 @@ riscv_expand_conditional_move (rtx dest, rtx op, rtx cons, rtx alt)
 	  if (!SMALL_OPERAND (INTVAL (cons)))
 	    cons = force_reg (mode, cons);
 	  riscv_emit_binary (PLUS, dest, dest, cons);
-	  return true;
+	  goto success;
 	}
       /* imm, reg  */
       else if (CONST_INT_P (cons) && cons != CONST0_RTX (mode) && REG_P (alt))
@@ -5395,7 +5401,7 @@ riscv_expand_conditional_move (rtx dest, rtx op, rtx cons, rtx alt)
 	      emit_insn (gen_rtx_SET (dest,
 				      gen_rtx_IF_THEN_ELSE (mode, cond,
 							    cons, alt)));
-	      return true;
+	      goto success;
 	    }
 
 	  riscv_emit_int_compare (&code, &op0, &op1, true);
@@ -5418,19 +5424,27 @@ riscv_expand_conditional_move (rtx dest, rtx op, rtx cons, rtx alt)
 							CONST0_RTX (mode),
 							temp1)));
 	  riscv_emit_binary (PLUS, dest, dest, cons);
-	  return true;
+	  goto success;
 	}
       /* reg, 0 or imm, 0  */
       else if ((REG_P (cons)
+#if 0
+		|| (SUBREG_P (cons)
+		    && SUBREG_PROMOTED_VAR_P (cons)
+		    && SUBREG_PROMOTED_SIGNED_P (cons))
+#endif
 		|| (CONST_INT_P (cons) && cons != CONST0_RTX (mode)))
 	       && alt == CONST0_RTX (mode))
 	{
+	  if (SUBREG_P (cons))
+	    cons = SUBREG_REG (cons);
+
 	  riscv_emit_int_compare (&code, &op0, &op1, true);
 	  rtx cond = gen_rtx_fmt_ee (code, GET_MODE (op0), op0, op1);
 	  cons = force_reg (mode, cons);
 	  emit_insn (gen_rtx_SET (dest, gen_rtx_IF_THEN_ELSE (mode, cond,
 							      cons, alt)));
-	  return true;
+	  goto success;
 	}
       /* reg, imm  */
       else if (REG_P (cons) && CONST_INT_P (alt) && alt != CONST0_RTX (mode))
@@ -5443,7 +5457,7 @@ riscv_expand_conditional_move (rtx dest, rtx op, rtx cons, rtx alt)
 	      emit_insn (gen_rtx_SET (dest,
 				      gen_rtx_IF_THEN_ELSE (mode, cond,
 							    cons, alt)));
-	      return true;
+	      goto success;
 	    }
 
 	  riscv_emit_int_compare (&code, &op0, &op1, true);
@@ -5466,7 +5480,7 @@ riscv_expand_conditional_move (rtx dest, rtx op, rtx cons, rtx alt)
 							temp1,
 							CONST0_RTX (mode))));
 	  riscv_emit_binary (PLUS, dest, dest, alt);
-	  return true;
+	  goto success;
 	}
       /* reg, reg  */
       else if (REG_P (cons) && REG_P (alt))
@@ -5480,7 +5494,7 @@ riscv_expand_conditional_move (rtx dest, rtx op, rtx cons, rtx alt)
 	      emit_insn (gen_rtx_SET (dest,
 				      gen_rtx_IF_THEN_ELSE (mode, cond,
 							    cons, alt)));
-	      return true;
+	      goto success;
 	    }
 
 	  rtx reg1 = gen_reg_rtx (mode);
@@ -5498,11 +5512,21 @@ riscv_expand_conditional_move (rtx dest, rtx op, rtx cons, rtx alt)
 							CONST0_RTX (mode),
 							alt)));
 	  riscv_emit_binary (PLUS, dest, reg1, reg2);
-	  return true;
+	  goto success;
 	}
     }
 
   return false;
+
+ success:
+  if (dest != dest_)
+    {
+      dest = gen_lowpart (GET_MODE (dest_), dest);
+      SUBREG_PROMOTED_VAR_P (dest) = 1;
+      SUBREG_PROMOTED_SET (dest, SRP_SIGNED);
+      emit_move_insn (dest_, dest);
+    }
+  return true;
 }
 
 /* Implement TARGET_FUNCTION_ARG_BOUNDARY.  Every parameter gets at
diff --git a/gcc/testsuite/gcc.target/i386/pr114277.c b/gcc/testsuite/gcc.target/i386/pr114277.c
new file mode 100644
index 00000000000..f74caf2d9f5
--- /dev/null
+++ b/gcc/testsuite/gcc.target/i386/pr114277.c
@@ -0,0 +1,11 @@
+/* { dg-do compile } */
+/* { dg-options "-O2" } */
+
+int a,b;
+void func(int x){
+    a=x*(x||b);
+}
+
+/* { dg-final { scan-assembler-not "or" } } */
+/* { dg-final { scan-assembler-not "cmove" } } */
+
diff --git a/gcc/testsuite/gcc.target/riscv/pr111126.c b/gcc/testsuite/gcc.target/riscv/pr111126.c
new file mode 100644
index 00000000000..f305c31eb4d
--- /dev/null
+++ b/gcc/testsuite/gcc.target/riscv/pr111126.c
@@ -0,0 +1,36 @@
+/* { dg-do compile } */
+/* { dg-options "-march=rv64gc_zicond -mabi=lp64d" { target rv64 } } 
+/* { dg-options "-march=rv32gc_zicond -mabi=ilp32" { target rv32 } } 
+/* { dg-skip-if "" { *-*-* } { "-O0" "-O1" "-Os" "-Oz" "-O3" "-Og" } } */
+
+int f(bool a, int c)
+{
+  return a * c;
+}
+
+int f0(bool a, int c)
+{
+  return (-a) & c;
+}
+
+int f1(bool a, int c)
+{
+  return a ? c : 0;
+}
+
+int f3(int a, int b, int c)
+{
+  return (a == b) * c;
+}
+int g0(bool a, int c)
+{
+  return a ? 0 : c;
+}
+int g1(bool a, int c)
+{
+  a = !a;
+  return a * c;
+}
+
+/* { dg-final { scan-assembler-times "czero" 6 } } */
+
diff --git a/gcc/testsuite/gcc.target/riscv/pr114277.c b/gcc/testsuite/gcc.target/riscv/pr114277.c
new file mode 100644
index 00000000000..10e63babcf3
--- /dev/null
+++ b/gcc/testsuite/gcc.target/riscv/pr114277.c
@@ -0,0 +1,10 @@
+/* { dg-do compile } */
+/* { dg-options "-O2 -march=rv64gc_zicond -mabi=lp64d" { target rv64 } } */
+/* { dg-options "-O2 -march=rv32gc_zicond -mabi=ilp32" { target rv32 } } */
+/* { dg-skip-if "" { *-*-* } { "-O0" "-O1" "-Os" "-Oz" "-O3" "-Og" } } */
+int a,b;
+void func(int x){
+    a=x*(x||b);
+}
+/* { dg-final { scan-assembler-not "czero" } } */
+
diff --git a/gcc/testsuite/gcc.target/riscv/pr118384.c b/gcc/testsuite/gcc.target/riscv/pr118384.c
new file mode 100644
index 00000000000..dae65a3d28c
--- /dev/null
+++ b/gcc/testsuite/gcc.target/riscv/pr118384.c
@@ -0,0 +1,25 @@
+/* { dg-do compile } */
+/* { dg-options "-O2 -march=rv64gc_zicond -mabi=lp64d" { target rv64 } } */
+/* { dg-options "-O2 -march=rv32gc_zicond -mabi=ilp32" { target rv32 } } */
+/* { dg-skip-if "" { *-*-* } { "-O0" "-O1" "-Os" "-Oz" "-O3" "-Og" } } */
+
+#include <stdint-gcc.h>
+uint64_t muldi3(uint64_t a, uint64_t b)
+{
+
+    uint64_t Product;
+
+    Product = 0;
+    while (a) {
+        if (a & 1) {
+            Product += b;
+        }
+        a >>= 1;
+        b <<= 1;
+    }
+
+    return Product;
+}
+
+/* { dg-final { scan-assembler-times "czero" 1 } } */
+
