{
    "arch_sweep/both_ram/k6_frac_N10_4add_2chains_depop50_mem20K_22nm": {
        "test_name": "arch_sweep/both_ram/k6_frac_N10_4add_2chains_depop50_mem20K_22nm",
        "architecture": "k6_frac_N10_4add_2chains_depop50_mem20K_22nm.xml",
        "verilog": "both_ram.v",
        "max_rss(MiB)": 114.9,
        "exec_time(ms)": 213.3,
        "synthesis_time(ms)": 173.4,
        "Pi": 51,
        "Po": 40,
        "logic element": 3565,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 768,
        "generic logic size": 3,
        "Longest Path": 19,
        "Average Path": 4,
        "Estimated LUTs": 6045,
        "Total Node": 4333
    },
    "arch_sweep/both_ram/k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm": {
        "test_name": "arch_sweep/both_ram/k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm",
        "architecture": "k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm.xml",
        "verilog": "both_ram.v",
        "max_rss(MiB)": 115.1,
        "exec_time(ms)": 237.9,
        "synthesis_time(ms)": 196.3,
        "Pi": 51,
        "Po": 40,
        "logic element": 3565,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 768,
        "generic logic size": 3,
        "Longest Path": 19,
        "Average Path": 4,
        "Estimated LUTs": 6045,
        "Total Node": 4333
    },
    "arch_sweep/both_ram/k6_frac_N10_frac_chain_depop50_mem32K_40nm": {
        "test_name": "arch_sweep/both_ram/k6_frac_N10_frac_chain_depop50_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_depop50_mem32K_40nm.xml",
        "verilog": "both_ram.v",
        "max_rss(MiB)": 29.7,
        "exec_time(ms)": 66.6,
        "synthesis_time(ms)": 16.9,
        "Pi": 51,
        "Po": 40,
        "logic element": 115,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 48,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 115,
        "Total Node": 163
    },
    "arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "both_ram.v",
        "max_rss(MiB)": 29.3,
        "exec_time(ms)": 66.6,
        "synthesis_time(ms)": 17.1,
        "Pi": 51,
        "Po": 40,
        "logic element": 115,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 48,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 115,
        "Total Node": 163
    },
    "arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0_40nm": {
        "test_name": "arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml",
        "verilog": "both_ram.v",
        "max_rss(MiB)": 29.3,
        "exec_time(ms)": 65.3,
        "synthesis_time(ms)": 17,
        "Pi": 51,
        "Po": 40,
        "logic element": 115,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 48,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 115,
        "Total Node": 163
    },
    "arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm": {
        "test_name": "arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml",
        "verilog": "both_ram.v",
        "max_rss(MiB)": 29.4,
        "exec_time(ms)": 64.6,
        "synthesis_time(ms)": 17,
        "Pi": 51,
        "Po": 40,
        "logic element": 115,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 48,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 115,
        "Total Node": 163
    },
    "arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0short_40nm": {
        "test_name": "arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0short_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml",
        "verilog": "both_ram.v",
        "max_rss(MiB)": 29.4,
        "exec_time(ms)": 64.9,
        "synthesis_time(ms)": 18,
        "Pi": 51,
        "Po": 40,
        "logic element": 115,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 48,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 115,
        "Total Node": 163
    },
    "arch_sweep/both_ram/k6_frac_N10_mem32K_40nm_custom_pins": {
        "test_name": "arch_sweep/both_ram/k6_frac_N10_mem32K_40nm_custom_pins",
        "architecture": "k6_frac_N10_mem32K_40nm_custom_pins.xml",
        "verilog": "both_ram.v",
        "max_rss(MiB)": 29.3,
        "exec_time(ms)": 64,
        "synthesis_time(ms)": 16.8,
        "Pi": 51,
        "Po": 40,
        "logic element": 115,
        "Multiplier": 0,
        "Memory": 48,
        "generic logic size": 5,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 115,
        "Total Node": 163
    },
    "arch_sweep/both_ram/k6_frac_N10_mem32K_40nm": {
        "test_name": "arch_sweep/both_ram/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "verilog": "both_ram.v",
        "max_rss(MiB)": 29.1,
        "exec_time(ms)": 63.4,
        "synthesis_time(ms)": 16.8,
        "Pi": 51,
        "Po": 40,
        "logic element": 115,
        "Multiplier": 0,
        "Memory": 48,
        "generic logic size": 5,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 115,
        "Total Node": 163
    },
    "arch_sweep/both_ram/k6_N10_40nm": {
        "test_name": "arch_sweep/both_ram/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "both_ram.v",
        "exit": 134,
        "errors": [
            "NETLIST Memory pram.inst1 of depth 2^16 exceeds ODIN bound of 2^10."
        ],
        "generic logic size": 6
    },
    "arch_sweep/both_ram/k6_N10_mem32K_40nm_fc_abs": {
        "test_name": "arch_sweep/both_ram/k6_N10_mem32K_40nm_fc_abs",
        "architecture": "k6_N10_mem32K_40nm_fc_abs.xml",
        "verilog": "both_ram.v",
        "max_rss(MiB)": 28.6,
        "exec_time(ms)": 61.7,
        "synthesis_time(ms)": 16.8,
        "Pi": 51,
        "Po": 40,
        "logic element": 115,
        "Multiplier": 0,
        "Memory": 48,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 115,
        "Total Node": 163
    },
    "arch_sweep/both_ram/k6_N10_mem32K_40nm_nonuniform": {
        "test_name": "arch_sweep/both_ram/k6_N10_mem32K_40nm_nonuniform",
        "architecture": "k6_N10_mem32K_40nm_nonuniform.xml",
        "verilog": "both_ram.v",
        "max_rss(MiB)": 28.7,
        "exec_time(ms)": 55.2,
        "synthesis_time(ms)": 16.6,
        "Pi": 51,
        "Po": 40,
        "logic element": 115,
        "Multiplier": 0,
        "Memory": 48,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 115,
        "Total Node": 163
    },
    "arch_sweep/both_ram/k6_N10_mem32K_40nm_pulse": {
        "test_name": "arch_sweep/both_ram/k6_N10_mem32K_40nm_pulse",
        "architecture": "k6_N10_mem32K_40nm_pulse.xml",
        "verilog": "both_ram.v",
        "max_rss(MiB)": 28.7,
        "exec_time(ms)": 33.1,
        "synthesis_time(ms)": 9.4,
        "Pi": 51,
        "Po": 40,
        "logic element": 115,
        "Multiplier": 0,
        "Memory": 48,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 115,
        "Total Node": 163
    },
    "arch_sweep/both_ram/k6_N10_mem32K_40nm": {
        "test_name": "arch_sweep/both_ram/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "both_ram.v",
        "max_rss(MiB)": 28.7,
        "exec_time(ms)": 45.1,
        "synthesis_time(ms)": 9.4,
        "Pi": 51,
        "Po": 40,
        "logic element": 115,
        "Multiplier": 0,
        "Memory": 48,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 115,
        "Total Node": 163
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
