

================================================================
== Vivado HLS Report for 'runQueue'
================================================================
* Date:           Mon Nov 30 20:00:49 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        CAV_Midterm_PriorityQueue
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.68|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+---------+-----+-----+-----+-----+---------+
        |                   |         |  Latency  |  Interval | Pipeline|
        |      Instance     |  Module | min | max | min | max |   Type  |
        +-------------------+---------+-----+-----+-----+-----+---------+
        |grp_runTest_fu_70  |runTest  |    ?|    ?|    ?|    ?|   none  |
        +-------------------+---------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    ?|    ?|         ?|          -|          -|  10000|    no    |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     32|
|FIFO             |        -|      -|       -|      -|
|Instance         |        6|      -|   27442|  33339|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     14|
|Register         |        -|      -|      32|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        6|      0|   27474|  33385|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      0|      25|     62|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------+---------+---------+-------+-------+-------+
    |      Instance     |  Module | BRAM_18K| DSP48E|   FF  |  LUT  |
    +-------------------+---------+---------+-------+-------+-------+
    |grp_runTest_fu_70  |runTest  |        6|      0|  27442|  33339|
    +-------------------+---------+---------+-------+-------+-------+
    |Total              |         |        6|      0|  27442|  33339|
    +-------------------+---------+---------+-------+-------+-------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_92_p2       |     +    |      0|  0|  14|          14|           1|
    |result_1_fu_98_p2  |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_86_p2  |   icmp   |      0|  0|  17|          14|          14|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  32|          29|          16|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------+----+-----------+-----+-----------+
    |   Name   | LUT| Input Size| Bits| Total Bits|
    +----------+----+-----------+-----+-----------+
    |i_reg_58  |  14|          2|   14|         28|
    +----------+----+-----------+-----+-----------+
    |Total     |  14|          2|   14|         28|
    +----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   2|   0|    2|          0|
    |grp_runTest_fu_70_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_107                              |  14|   0|   14|          0|
    |i_reg_58                                 |  14|   0|   14|          0|
    |result_reg_46                            |   1|   0|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |  32|   0|   32|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |   runQueue   | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |   runQueue   | return value |
|ap_start   |  in |    1| ap_ctrl_hs |   runQueue   | return value |
|ap_done    | out |    1| ap_ctrl_hs |   runQueue   | return value |
|ap_idle    | out |    1| ap_ctrl_hs |   runQueue   | return value |
|ap_ready   | out |    1| ap_ctrl_hs |   runQueue   | return value |
|ap_return  | out |    1| ap_ctrl_hs |   runQueue   | return value |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.39ns
ST_1: stg_4 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i1 false) nounwind, !map !7

ST_1: stg_5 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @str) nounwind

ST_1: stg_6 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecWire(i32 0, [11 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_7 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1, [10 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_8 [1/1] 1.39ns
:4  br label %1


 <State 2>: 2.21ns
ST_2: result [1/1] 0.00ns
:0  %result = phi i1 [ true, %0 ], [ %result_1, %2 ]

ST_2: i [1/1] 0.00ns
:1  %i = phi i14 [ 0, %0 ], [ %i_1, %2 ]

ST_2: exitcond [1/1] 2.21ns
:2  %exitcond = icmp eq i14 %i, -6384

ST_2: empty [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10000, i64 10000, i64 10000) nounwind

ST_2: i_1 [1/1] 1.96ns
:4  %i_1 = add i14 %i, 1

ST_2: stg_14 [1/1] 0.00ns
:5  br i1 %exitcond, label %3, label %2

ST_2: tmp [2/2] 0.00ns
:0  %tmp = call fastcc zeroext i1 @runTest()

ST_2: stg_16 [1/1] 0.00ns
:0  ret i1 %result


 <State 3>: 1.37ns
ST_3: tmp [1/2] 0.00ns
:0  %tmp = call fastcc zeroext i1 @runTest()

ST_3: result_1 [1/1] 1.37ns
:1  %result_1 = and i1 %tmp, %result

ST_3: stg_19 [1/1] 0.00ns
:2  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ size]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; mode=0x13467c60; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ queueData_priority]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; mode=0x1366dc90; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ queueData_data]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; mode=0x12fafd00; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ tempData_priority]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; mode=0x1318e560; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ tempData_data]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; mode=0x13aa46c0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ random_priorities]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; mode=0x13a18380; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_4    (specbitsmap      ) [ 0000]
stg_5    (spectopmodule    ) [ 0000]
stg_6    (specwire         ) [ 0000]
stg_7    (specifcore       ) [ 0000]
stg_8    (br               ) [ 0111]
result   (phi              ) [ 0011]
i        (phi              ) [ 0010]
exitcond (icmp             ) [ 0011]
empty    (speclooptripcount) [ 0000]
i_1      (add              ) [ 0111]
stg_14   (br               ) [ 0000]
stg_16   (ret              ) [ 0000]
tmp      (call             ) [ 0000]
result_1 (and              ) [ 0111]
stg_19   (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="size">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="queueData_priority">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="queueData_priority"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="queueData_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="queueData_data"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tempData_priority">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tempData_priority"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tempData_data">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tempData_data"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="random_priorities">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="random_priorities"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecWire"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runTest"/></StgValue>
</bind>
</comp>

<comp id="46" class="1005" name="result_reg_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="1"/>
<pin id="48" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result (phireg) "/>
</bind>
</comp>

<comp id="50" class="1004" name="result_phi_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="1"/>
<pin id="52" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="53" dir="0" index="2" bw="1" slack="1"/>
<pin id="54" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result/2 "/>
</bind>
</comp>

<comp id="58" class="1005" name="i_reg_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="14" slack="1"/>
<pin id="60" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_phi_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="1"/>
<pin id="64" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="14" slack="0"/>
<pin id="66" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_runTest_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="0" index="3" bw="32" slack="0"/>
<pin id="75" dir="0" index="4" bw="32" slack="0"/>
<pin id="76" dir="0" index="5" bw="32" slack="0"/>
<pin id="77" dir="0" index="6" bw="9" slack="0"/>
<pin id="78" dir="1" index="7" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="exitcond_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="14" slack="0"/>
<pin id="88" dir="0" index="1" bw="14" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="14" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="result_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="1"/>
<pin id="101" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="result_1/3 "/>
</bind>
</comp>

<comp id="107" class="1005" name="i_1_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="14" slack="0"/>
<pin id="109" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="112" class="1005" name="result_1_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="32" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="56"><net_src comp="46" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="50" pin="4"/><net_sink comp="46" pin=0"/></net>

<net id="61"><net_src comp="34" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="68"><net_src comp="58" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="79"><net_src comp="44" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="70" pin=4"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="70" pin=5"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="70" pin=6"/></net>

<net id="90"><net_src comp="62" pin="4"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="36" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="62" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="42" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="70" pin="7"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="46" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="92" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="115"><net_src comp="98" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="50" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_1 : 1
		stg_14 : 2
		stg_16 : 1
	State 3
		result_1 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|---------|
| Operation|  Functional Unit  |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|---------|
|   call   | grp_runTest_fu_70 |    1    | 270.975 |  42572  |  34373  |
|----------|-------------------|---------|---------|---------|---------|
|   icmp   |   exitcond_fu_86  |    0    |    0    |    0    |    17   |
|----------|-------------------|---------|---------|---------|---------|
|    add   |     i_1_fu_92     |    0    |    0    |    0    |    14   |
|----------|-------------------|---------|---------|---------|---------|
|    and   |   result_1_fu_98  |    0    |    0    |    0    |    1    |
|----------|-------------------|---------|---------|---------|---------|
|   Total  |                   |    1    | 270.975 |  42572  |  34405  |
|----------|-------------------|---------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |
+------------------+--------+--------+--------+
|  queueData_data  |    1   |    0   |    0   |
|queueData_priority|    1   |    0   |    0   |
| random_priorities|    1   |    -   |    -   |
|   tempData_data  |    1   |    0   |    0   |
| tempData_priority|    1   |    0   |    0   |
+------------------+--------+--------+--------+
|       Total      |    5   |    0   |    0   |
+------------------+--------+--------+--------+

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|   i_1_reg_107  |   14   |
|    i_reg_58    |   14   |
|result_1_reg_112|    1   |
|  result_reg_46 |    1   |
+----------------+--------+
|      Total     |   30   |
+----------------+--------+

* Multiplexer (MUX) list: 
|---------------|------|------|------|--------||---------||---------|
|      Comp     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------|------|------|------|--------||---------||---------|
| result_reg_46 |  p0  |   2  |   1  |    2   ||    1    |
|---------------|------|------|------|--------||---------||---------|
|     Total     |      |      |      |    2   ||  1.297  ||    1    |
|---------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |   270  |  42572 |  34405 |
|   Memory  |    5   |    -   |    0   |    0   |
|Multiplexer|    -   |    1   |    -   |    1   |
|  Register |    -   |    -   |   30   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   272  |  42602 |  34406 |
+-----------+--------+--------+--------+--------+
