

================================================================
== Vivado HLS Report for 'PE_8_9_s'
================================================================
* Date:           Sat Jun 19 18:27:29 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       31|       31| 0.103 us | 0.103 us |   31|   31|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       29|       29|        27|          1|          1|     4|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      314|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      5|     1025|     1045|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       93|    -|
|Register             |        0|      -|     1068|      288|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      5|     2093|     1740|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+
    |                   Instance                  |                 Module                 | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+
    |kernel0_fdiv_32ns_32ns_32_12_1_U892          |kernel0_fdiv_32ns_32ns_32_12_1          |        0|      0|  564|  769|    0|
    |kernel0_fmul_32ns_32ns_32_4_max_dsp_1_U891   |kernel0_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |kernel0_fsub_32ns_32ns_32_7_full_dsp_1_U890  |kernel0_fsub_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    +---------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+
    |Total                                        |                                        |        0|      5| 1025| 1045|    0|
    +---------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |c2_V_fu_181_p2                      |     +    |      0|  0|   6|           4|           1|
    |ap_block_state16_pp0_stage0_iter14  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state28_pp0_stage0_iter26  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln315_fu_133_p2                |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln323_fu_145_p2                |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln341_3_fu_157_p2              |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln341_fu_151_p2                |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln343_1_fu_169_p2              |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln343_fu_163_p2                |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln891_fu_175_p2                |   icmp   |      0|  0|  11|           4|           5|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1    |    or    |      0|  0|   2|           1|           1|
    |select_ln323_fu_193_p3              |  select  |      0|  0|  32|           1|          32|
    |select_ln333_fu_200_p3              |  select  |      0|  0|  32|           1|          32|
    |select_ln343_3_fu_279_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln343_4_fu_286_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln343_fu_272_p3              |  select  |      0|  0|  32|           1|          32|
    |tmp_134_fu_226_p3                   |  select  |      0|  0|  32|           1|          32|
    |tmp_135_fu_233_p3                   |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    |xor_ln323_fu_139_p2                 |    xor   |      0|  0|   5|           4|           5|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 314|          50|         267|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter26  |   9|          2|    1|          2|
    |fifo_L_drain_out_V_blk_n  |   9|          2|    1|          2|
    |fifo_U_tmp_1_in_V_blk_n   |   9|          2|    1|          2|
    |fifo_U_tmp_1_out_V_blk_n  |   9|          2|    1|          2|
    |fifo_V_in_V_blk_n         |   9|          2|    1|          2|
    |fifo_V_out_V_blk_n        |   9|          2|    1|          2|
    |p_0410_0_reg_110          |   9|          2|    4|          8|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  93|         20|   12|         26|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9      |   1|   0|    1|          0|
    |icmp_ln323_reg_340           |   1|   0|    1|          0|
    |icmp_ln341_3_reg_352         |   1|   0|    1|          0|
    |icmp_ln341_reg_347           |   1|   0|    1|          0|
    |icmp_ln343_1_reg_362         |   1|   0|    1|          0|
    |icmp_ln343_reg_357           |   1|   0|    1|          0|
    |icmp_ln891_reg_367           |   1|   0|    1|          0|
    |local_U_tmp_0_1_0356_fu_56   |  32|   0|   32|          0|
    |local_prev_V_0_0_0355_fu_52  |  32|   0|   32|          0|
    |p_0410_0_reg_110             |   4|   0|    4|          0|
    |select_ln323_reg_381         |  32|   0|   32|          0|
    |select_ln333_reg_391         |  32|   0|   32|          0|
    |select_ln343_4_reg_401       |  32|   0|   32|          0|
    |tmp_128_fu_64                |  32|   0|   32|          0|
    |tmp_129_fu_68                |  32|   0|   32|          0|
    |tmp_130_fu_72                |  32|   0|   32|          0|
    |tmp_131_reg_376              |  32|   0|   32|          0|
    |tmp_133_reg_386              |  32|   0|   32|          0|
    |tmp_3_reg_411                |  32|   0|   32|          0|
    |tmp_9_reg_396                |  32|   0|   32|          0|
    |tmp_fu_60                    |  32|   0|   32|          0|
    |tmp_s_reg_406                |  32|   0|   32|          0|
    |xor_ln323_reg_336            |   4|   0|    4|          0|
    |icmp_ln323_reg_340           |  64|  32|    1|          0|
    |icmp_ln341_3_reg_352         |  64|  32|    1|          0|
    |icmp_ln341_reg_347           |  64|  32|    1|          0|
    |icmp_ln343_1_reg_362         |  64|  32|    1|          0|
    |icmp_ln343_reg_357           |  64|  32|    1|          0|
    |icmp_ln891_reg_367           |  64|  32|    1|          0|
    |tmp_131_reg_376              |  64|  32|   32|          0|
    |tmp_133_reg_386              |  64|  32|   32|          0|
    |xor_ln323_reg_336            |  64|  32|    4|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1068| 288|  566|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |      PE<8, 9>      | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |      PE<8, 9>      | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |      PE<8, 9>      | return value |
|ap_done                    | out |    1| ap_ctrl_hs |      PE<8, 9>      | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |      PE<8, 9>      | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |      PE<8, 9>      | return value |
|fifo_V_in_V_dout           |  in |   32|   ap_fifo  |     fifo_V_in_V    |    pointer   |
|fifo_V_in_V_empty_n        |  in |    1|   ap_fifo  |     fifo_V_in_V    |    pointer   |
|fifo_V_in_V_read           | out |    1|   ap_fifo  |     fifo_V_in_V    |    pointer   |
|fifo_V_out_V_din           | out |   32|   ap_fifo  |    fifo_V_out_V    |    pointer   |
|fifo_V_out_V_full_n        |  in |    1|   ap_fifo  |    fifo_V_out_V    |    pointer   |
|fifo_V_out_V_write         | out |    1|   ap_fifo  |    fifo_V_out_V    |    pointer   |
|fifo_U_tmp_1_in_V_dout     |  in |   32|   ap_fifo  |  fifo_U_tmp_1_in_V |    pointer   |
|fifo_U_tmp_1_in_V_empty_n  |  in |    1|   ap_fifo  |  fifo_U_tmp_1_in_V |    pointer   |
|fifo_U_tmp_1_in_V_read     | out |    1|   ap_fifo  |  fifo_U_tmp_1_in_V |    pointer   |
|fifo_U_tmp_1_out_V_din     | out |   32|   ap_fifo  | fifo_U_tmp_1_out_V |    pointer   |
|fifo_U_tmp_1_out_V_full_n  |  in |    1|   ap_fifo  | fifo_U_tmp_1_out_V |    pointer   |
|fifo_U_tmp_1_out_V_write   | out |    1|   ap_fifo  | fifo_U_tmp_1_out_V |    pointer   |
|fifo_L_drain_out_V_din     | out |   32|   ap_fifo  | fifo_L_drain_out_V |    pointer   |
|fifo_L_drain_out_V_full_n  |  in |    1|   ap_fifo  | fifo_L_drain_out_V |    pointer   |
|fifo_L_drain_out_V_write   | out |    1|   ap_fifo  | fifo_L_drain_out_V |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 1, D = 27, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 29 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 2 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%local_prev_V_0_0_0355 = alloca float"   --->   Operation 30 'alloca' 'local_prev_V_0_0_0355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%local_U_tmp_0_1_0356 = alloca float"   --->   Operation 31 'alloca' 'local_U_tmp_0_1_0356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = alloca float"   --->   Operation 32 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_128 = alloca float"   --->   Operation 33 'alloca' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_129 = alloca float"   --->   Operation 34 'alloca' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_130 = alloca float"   --->   Operation 35 'alloca' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_V_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_V_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_tmp_1_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_tmp_1_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_L_drain_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.60ns)   --->   "br label %1" [src/kernel_kernel.cpp:315]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.85>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_0410_0 = phi i4 [ -8, %0 ], [ %c2_V, %hls_label_108_end ]"   --->   Operation 42 'phi' 'p_0410_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.65ns)   --->   "%icmp_ln315 = icmp eq i4 %p_0410_0, -4" [src/kernel_kernel.cpp:315]   --->   Operation 43 'icmp' 'icmp_ln315' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 44 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln315, label %4, label %hls_label_108_begin" [src/kernel_kernel.cpp:315]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.22ns)   --->   "%xor_ln323 = xor i4 %p_0410_0, -8" [src/kernel_kernel.cpp:323]   --->   Operation 46 'xor' 'xor_ln323' <Predicate = (!icmp_ln315)> <Delay = 0.22> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.10> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.65ns)   --->   "%icmp_ln323 = icmp eq i4 %p_0410_0, -8" [src/kernel_kernel.cpp:323]   --->   Operation 47 'icmp' 'icmp_ln323' <Predicate = (!icmp_ln315)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.65ns)   --->   "%icmp_ln341 = icmp eq i4 %p_0410_0, -6" [src/kernel_kernel.cpp:341]   --->   Operation 48 'icmp' 'icmp_ln341' <Predicate = (!icmp_ln315 & !icmp_ln323)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.65ns)   --->   "%icmp_ln341_3 = icmp eq i4 %p_0410_0, -7" [src/kernel_kernel.cpp:341]   --->   Operation 49 'icmp' 'icmp_ln341_3' <Predicate = (!icmp_ln315 & !icmp_ln323)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.49ns)   --->   "switch i4 %xor_ln323, label %branch63 [
    i4 1, label %_ifconv.branch61_crit_edge
    i4 2, label %branch62
  ]" [src/kernel_kernel.cpp:341]   --->   Operation 50 'switch' <Predicate = (!icmp_ln315 & !icmp_ln323)> <Delay = 0.49>
ST_2 : Operation 51 [1/1] (0.65ns)   --->   "%icmp_ln343 = icmp eq i4 %p_0410_0, -7" [src/kernel_kernel.cpp:343]   --->   Operation 51 'icmp' 'icmp_ln343' <Predicate = (!icmp_ln315)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.65ns)   --->   "%icmp_ln343_1 = icmp eq i4 %p_0410_0, -6" [src/kernel_kernel.cpp:343]   --->   Operation 52 'icmp' 'icmp_ln343_1' <Predicate = (!icmp_ln315)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.65ns)   --->   "%icmp_ln891 = icmp ugt i4 %p_0410_0, -8" [src/kernel_kernel.cpp:344]   --->   Operation 53 'icmp' 'icmp_ln891' <Predicate = (!icmp_ln315)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln891, label %3, label %hls_label_108_end" [src/kernel_kernel.cpp:344]   --->   Operation 54 'br' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.33ns)   --->   "%c2_V = add i4 %p_0410_0, 1" [src/kernel_kernel.cpp:315]   --->   Operation 55 'add' 'c2_V' <Predicate = (!icmp_ln315)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%local_prev_V_0_0_0355_load = load float* %local_prev_V_0_0_0355" [src/kernel_kernel.cpp:323]   --->   Operation 56 'load' 'local_prev_V_0_0_0355_load' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%local_U_tmp_0_1_0356_load = load float* %local_U_tmp_0_1_0356" [src/kernel_kernel.cpp:333]   --->   Operation 57 'load' 'local_U_tmp_0_1_0356_load' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.21ns)   --->   "%tmp_131 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_V_in_V)" [src/kernel_kernel.cpp:322]   --->   Operation 58 'read' 'tmp_131' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_3 : Operation 59 [1/1] (0.22ns)   --->   "%select_ln323 = select i1 %icmp_ln323, float %tmp_131, float %local_prev_V_0_0_0355_load" [src/kernel_kernel.cpp:323]   --->   Operation 59 'select' 'select_ln323' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.21ns)   --->   "%tmp_133 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_U_tmp_1_in_V)" [src/kernel_kernel.cpp:332]   --->   Operation 60 'read' 'tmp_133' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_3 : Operation 61 [1/1] (0.22ns)   --->   "%select_ln333 = select i1 %icmp_ln323, float %tmp_133, float %local_U_tmp_0_1_0356_load" [src/kernel_kernel.cpp:333]   --->   Operation 61 'select' 'select_ln333' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_U_tmp_1_out_V, float %tmp_133)" [src/kernel_kernel.cpp:335]   --->   Operation 62 'write' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "store float %select_ln333, float* %local_U_tmp_0_1_0356" [src/kernel_kernel.cpp:336]   --->   Operation 63 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "store float %select_ln323, float* %local_prev_V_0_0_0355" [src/kernel_kernel.cpp:336]   --->   Operation 64 'store' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 65 [12/12] (2.32ns)   --->   "%tmp_9 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 65 'fdiv' 'tmp_9' <Predicate = (icmp_ln323)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 66 [11/12] (2.32ns)   --->   "%tmp_9 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 66 'fdiv' 'tmp_9' <Predicate = (icmp_ln323)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 67 [10/12] (2.32ns)   --->   "%tmp_9 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 67 'fdiv' 'tmp_9' <Predicate = (icmp_ln323)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 68 [9/12] (2.32ns)   --->   "%tmp_9 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 68 'fdiv' 'tmp_9' <Predicate = (icmp_ln323)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 69 [8/12] (2.32ns)   --->   "%tmp_9 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 69 'fdiv' 'tmp_9' <Predicate = (icmp_ln323)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 70 [7/12] (2.32ns)   --->   "%tmp_9 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 70 'fdiv' 'tmp_9' <Predicate = (icmp_ln323)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 71 [6/12] (2.32ns)   --->   "%tmp_9 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 71 'fdiv' 'tmp_9' <Predicate = (icmp_ln323)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 72 [5/12] (2.32ns)   --->   "%tmp_9 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 72 'fdiv' 'tmp_9' <Predicate = (icmp_ln323)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 73 [4/12] (2.32ns)   --->   "%tmp_9 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 73 'fdiv' 'tmp_9' <Predicate = (icmp_ln323)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 74 [3/12] (2.32ns)   --->   "%tmp_9 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 74 'fdiv' 'tmp_9' <Predicate = (icmp_ln323)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 75 [2/12] (2.32ns)   --->   "%tmp_9 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 75 'fdiv' 'tmp_9' <Predicate = (icmp_ln323)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 76 [1/1] (0.00ns)   --->   "%local_L_tmp_0_0_0357_load = load float* %tmp" [src/kernel_kernel.cpp:341]   --->   Operation 76 'load' 'local_L_tmp_0_0_0357_load' <Predicate = (!icmp_ln323 & icmp_ln341_3)> <Delay = 0.00>
ST_15 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_128_load = load float* %tmp_128" [src/kernel_kernel.cpp:341]   --->   Operation 77 'load' 'tmp_128_load' <Predicate = (!icmp_ln323 & icmp_ln341 & !icmp_ln341_3)> <Delay = 0.00>
ST_15 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_129_load = load float* %tmp_129" [src/kernel_kernel.cpp:341]   --->   Operation 78 'load' 'tmp_129_load' <Predicate = (!icmp_ln323 & !icmp_ln341 & !icmp_ln341_3)> <Delay = 0.00>
ST_15 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_135)   --->   "%tmp_134 = select i1 %icmp_ln341, float %tmp_128_load, float %tmp_129_load" [src/kernel_kernel.cpp:341]   --->   Operation 79 'select' 'tmp_134' <Predicate = (!icmp_ln323 & !icmp_ln341_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 80 [1/1] (0.22ns) (out node of the LUT)   --->   "%tmp_135 = select i1 %icmp_ln341_3, float %local_L_tmp_0_0_0357_load, float %tmp_134" [src/kernel_kernel.cpp:341]   --->   Operation 80 'select' 'tmp_135' <Predicate = (!icmp_ln323)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 81 [1/1] (0.00ns)   --->   "store float %tmp_135, float* %tmp_129" [src/kernel_kernel.cpp:341]   --->   Operation 81 'store' <Predicate = (!icmp_ln323 & xor_ln323 == 2)> <Delay = 0.00>
ST_15 : Operation 82 [1/1] (0.00ns)   --->   "store float %tmp_135, float* %tmp_128" [src/kernel_kernel.cpp:341]   --->   Operation 82 'store' <Predicate = (!icmp_ln323 & xor_ln323 == 1)> <Delay = 0.00>
ST_15 : Operation 83 [1/1] (0.00ns)   --->   "store float %tmp_135, float* %tmp_130" [src/kernel_kernel.cpp:341]   --->   Operation 83 'store' <Predicate = (!icmp_ln323 & xor_ln323 != 1 & xor_ln323 != 2)> <Delay = 0.00>
ST_15 : Operation 84 [1/12] (2.32ns)   --->   "%tmp_9 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 84 'fdiv' 'tmp_9' <Predicate = (icmp_ln323)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 85 [1/1] (0.00ns)   --->   "store float %tmp_9, float* %tmp" [src/kernel_kernel.cpp:340]   --->   Operation 85 'store' <Predicate = (icmp_ln323)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.21>
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %icmp_ln323, label %2, label %_ifconv" [src/kernel_kernel.cpp:336]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 87 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_L_drain_out_V, float %tmp_9)" [src/kernel_kernel.cpp:339]   --->   Operation 87 'write' <Predicate = (icmp_ln323)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_16 : Operation 88 [1/1] (0.00ns)   --->   "%local_L_tmp_0_0_0357_load3 = load float* %tmp" [src/kernel_kernel.cpp:343]   --->   Operation 88 'load' 'local_L_tmp_0_0_0357_load3' <Predicate = (icmp_ln323 & !icmp_ln343 & !icmp_ln343_1)> <Delay = 0.00>
ST_16 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_128_load_1 = load float* %tmp_128" [src/kernel_kernel.cpp:343]   --->   Operation 89 'load' 'tmp_128_load_1' <Predicate = (icmp_ln343 & !icmp_ln343_1)> <Delay = 0.00>
ST_16 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_129_load_1 = load float* %tmp_129" [src/kernel_kernel.cpp:343]   --->   Operation 90 'load' 'tmp_129_load_1' <Predicate = (icmp_ln343_1)> <Delay = 0.00>
ST_16 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_130_load = load float* %tmp_130" [src/kernel_kernel.cpp:343]   --->   Operation 91 'load' 'tmp_130_load' <Predicate = (!icmp_ln323 & !icmp_ln343 & !icmp_ln343_1)> <Delay = 0.00>
ST_16 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln343_3)   --->   "%select_ln343 = select i1 %icmp_ln323, float %local_L_tmp_0_0_0357_load3, float %tmp_130_load" [src/kernel_kernel.cpp:343]   --->   Operation 92 'select' 'select_ln343' <Predicate = (!icmp_ln343 & !icmp_ln343_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 93 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln343_3 = select i1 %icmp_ln343, float %tmp_128_load_1, float %select_ln343" [src/kernel_kernel.cpp:343]   --->   Operation 93 'select' 'select_ln343_3' <Predicate = (!icmp_ln343_1)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 94 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln343_4 = select i1 %icmp_ln343_1, float %tmp_129_load_1, float %select_ln343_3" [src/kernel_kernel.cpp:343]   --->   Operation 94 'select' 'select_ln343_4' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 95 [4/4] (2.32ns)   --->   "%tmp_s = fmul float %select_ln343_4, %tmp_133" [src/kernel_kernel.cpp:343]   --->   Operation 95 'fmul' 'tmp_s' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 96 [3/4] (2.32ns)   --->   "%tmp_s = fmul float %select_ln343_4, %tmp_133" [src/kernel_kernel.cpp:343]   --->   Operation 96 'fmul' 'tmp_s' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.32>
ST_19 : Operation 97 [2/4] (2.32ns)   --->   "%tmp_s = fmul float %select_ln343_4, %tmp_133" [src/kernel_kernel.cpp:343]   --->   Operation 97 'fmul' 'tmp_s' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.32>
ST_20 : Operation 98 [1/4] (2.32ns)   --->   "%tmp_s = fmul float %select_ln343_4, %tmp_133" [src/kernel_kernel.cpp:343]   --->   Operation 98 'fmul' 'tmp_s' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.34>
ST_21 : Operation 99 [7/7] (2.34ns)   --->   "%tmp_3 = fsub float %tmp_131, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 99 'fsub' 'tmp_3' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.34>
ST_22 : Operation 100 [6/7] (2.34ns)   --->   "%tmp_3 = fsub float %tmp_131, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 100 'fsub' 'tmp_3' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.34>
ST_23 : Operation 101 [5/7] (2.34ns)   --->   "%tmp_3 = fsub float %tmp_131, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 101 'fsub' 'tmp_3' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.34>
ST_24 : Operation 102 [4/7] (2.34ns)   --->   "%tmp_3 = fsub float %tmp_131, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 102 'fsub' 'tmp_3' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.34>
ST_25 : Operation 103 [3/7] (2.34ns)   --->   "%tmp_3 = fsub float %tmp_131, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 103 'fsub' 'tmp_3' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.34>
ST_26 : Operation 104 [2/7] (2.34ns)   --->   "%tmp_3 = fsub float %tmp_131, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 104 'fsub' 'tmp_3' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.34>
ST_27 : Operation 105 [1/7] (2.34ns)   --->   "%tmp_3 = fsub float %tmp_131, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 105 'fsub' 'tmp_3' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.21>
ST_28 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str165)" [src/kernel_kernel.cpp:315]   --->   Operation 106 'specregionbegin' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:316]   --->   Operation 107 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 108 [1/1] (0.00ns)   --->   "br label %branch61" [src/kernel_kernel.cpp:341]   --->   Operation 108 'br' <Predicate = (!icmp_ln323 & xor_ln323 == 2)> <Delay = 0.00>
ST_28 : Operation 109 [1/1] (0.00ns)   --->   "br label %branch61" [src/kernel_kernel.cpp:341]   --->   Operation 109 'br' <Predicate = (!icmp_ln323 & xor_ln323 == 1)> <Delay = 0.00>
ST_28 : Operation 110 [1/1] (0.00ns)   --->   "br label %branch61" [src/kernel_kernel.cpp:341]   --->   Operation 110 'br' <Predicate = (!icmp_ln323 & xor_ln323 != 1 & xor_ln323 != 2)> <Delay = 0.00>
ST_28 : Operation 111 [1/1] (0.00ns)   --->   "br label %branch61" [src/kernel_kernel.cpp:340]   --->   Operation 111 'br' <Predicate = (icmp_ln323)> <Delay = 0.00>
ST_28 : Operation 112 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_V_out_V, float %tmp_3)" [src/kernel_kernel.cpp:345]   --->   Operation 112 'write' <Predicate = (icmp_ln891)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_28 : Operation 113 [1/1] (0.00ns)   --->   "br label %hls_label_108_end" [src/kernel_kernel.cpp:345]   --->   Operation 113 'br' <Predicate = (icmp_ln891)> <Delay = 0.00>
ST_28 : Operation 114 [1/1] (0.00ns)   --->   "%empty_452 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str165, i32 %tmp_8)" [src/kernel_kernel.cpp:348]   --->   Operation 114 'specregionend' 'empty_452' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_28 : Operation 115 [1/1] (0.00ns)   --->   "br label %1" [src/kernel_kernel.cpp:315]   --->   Operation 115 'br' <Predicate = (!icmp_ln315)> <Delay = 0.00>

State 29 <SV = 2> <Delay = 0.00>
ST_29 : Operation 116 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:349]   --->   Operation 116 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_V_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_V_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_U_tmp_1_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_U_tmp_1_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_L_drain_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
local_prev_V_0_0_0355      (alloca           ) [ 001111111111111111111111111110]
local_U_tmp_0_1_0356       (alloca           ) [ 001111111111111111111111111110]
tmp                        (alloca           ) [ 001111111111111111111111111110]
tmp_128                    (alloca           ) [ 001111111111111111111111111110]
tmp_129                    (alloca           ) [ 001111111111111111111111111110]
tmp_130                    (alloca           ) [ 001111111111111111111111111110]
specinterface_ln0          (specinterface    ) [ 000000000000000000000000000000]
specinterface_ln0          (specinterface    ) [ 000000000000000000000000000000]
specinterface_ln0          (specinterface    ) [ 000000000000000000000000000000]
specinterface_ln0          (specinterface    ) [ 000000000000000000000000000000]
specinterface_ln0          (specinterface    ) [ 000000000000000000000000000000]
br_ln315                   (br               ) [ 011111111111111111111111111110]
p_0410_0                   (phi              ) [ 001000000000000000000000000000]
icmp_ln315                 (icmp             ) [ 001111111111111111111111111110]
empty                      (speclooptripcount) [ 000000000000000000000000000000]
br_ln315                   (br               ) [ 000000000000000000000000000000]
xor_ln323                  (xor              ) [ 001111111111111111111111111110]
icmp_ln323                 (icmp             ) [ 001111111111111111111111111110]
icmp_ln341                 (icmp             ) [ 001111111111111100000000000000]
icmp_ln341_3               (icmp             ) [ 001111111111111100000000000000]
switch_ln341               (switch           ) [ 000000000000000000000000000000]
icmp_ln343                 (icmp             ) [ 001111111111111110000000000000]
icmp_ln343_1               (icmp             ) [ 001111111111111110000000000000]
icmp_ln891                 (icmp             ) [ 001111111111111111111111111110]
br_ln344                   (br               ) [ 000000000000000000000000000000]
c2_V                       (add              ) [ 011111111111111111111111111110]
local_prev_V_0_0_0355_load (load             ) [ 000000000000000000000000000000]
local_U_tmp_0_1_0356_load  (load             ) [ 000000000000000000000000000000]
tmp_131                    (read             ) [ 001011111111111111111111111100]
select_ln323               (select           ) [ 001011111111111100000000000000]
tmp_133                    (read             ) [ 001011111111111111111000000000]
select_ln333               (select           ) [ 001011111111111100000000000000]
write_ln335                (write            ) [ 000000000000000000000000000000]
store_ln336                (store            ) [ 000000000000000000000000000000]
store_ln336                (store            ) [ 000000000000000000000000000000]
local_L_tmp_0_0_0357_load  (load             ) [ 000000000000000000000000000000]
tmp_128_load               (load             ) [ 000000000000000000000000000000]
tmp_129_load               (load             ) [ 000000000000000000000000000000]
tmp_134                    (select           ) [ 000000000000000000000000000000]
tmp_135                    (select           ) [ 000000000000000000000000000000]
store_ln341                (store            ) [ 000000000000000000000000000000]
store_ln341                (store            ) [ 000000000000000000000000000000]
store_ln341                (store            ) [ 000000000000000000000000000000]
tmp_9                      (fdiv             ) [ 001000000000000010000000000000]
store_ln340                (store            ) [ 000000000000000000000000000000]
br_ln336                   (br               ) [ 000000000000000000000000000000]
write_ln339                (write            ) [ 000000000000000000000000000000]
local_L_tmp_0_0_0357_load3 (load             ) [ 000000000000000000000000000000]
tmp_128_load_1             (load             ) [ 000000000000000000000000000000]
tmp_129_load_1             (load             ) [ 000000000000000000000000000000]
tmp_130_load               (load             ) [ 000000000000000000000000000000]
select_ln343               (select           ) [ 000000000000000000000000000000]
select_ln343_3             (select           ) [ 000000000000000000000000000000]
select_ln343_4             (select           ) [ 001000000000000001111000000000]
tmp_s                      (fmul             ) [ 001000000000000000000111111100]
tmp_3                      (fsub             ) [ 001000000000000000000000000010]
tmp_8                      (specregionbegin  ) [ 000000000000000000000000000000]
specpipeline_ln316         (specpipeline     ) [ 000000000000000000000000000000]
br_ln341                   (br               ) [ 000000000000000000000000000000]
br_ln341                   (br               ) [ 000000000000000000000000000000]
br_ln341                   (br               ) [ 000000000000000000000000000000]
br_ln340                   (br               ) [ 000000000000000000000000000000]
write_ln345                (write            ) [ 000000000000000000000000000000]
br_ln345                   (br               ) [ 000000000000000000000000000000]
empty_452                  (specregionend    ) [ 000000000000000000000000000000]
br_ln315                   (br               ) [ 011111111111111111111111111110]
ret_ln349                  (ret              ) [ 000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_V_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_V_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_V_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_V_out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_U_tmp_1_in_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_U_tmp_1_in_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fifo_U_tmp_1_out_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_U_tmp_1_out_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fifo_L_drain_out_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_L_drain_out_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str165"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="local_prev_V_0_0_0355_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_prev_V_0_0_0355/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="local_U_tmp_0_1_0356_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_U_tmp_0_1_0356/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="tmp_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="tmp_128_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_128/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_129_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_129/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_130_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_130/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_131_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_131/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_133_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_133/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln335_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln335/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln339_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="1"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln339/16 "/>
</bind>
</comp>

<comp id="103" class="1004" name="write_ln345_write_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="0" index="2" bw="32" slack="1"/>
<pin id="107" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln345/28 "/>
</bind>
</comp>

<comp id="110" class="1005" name="p_0410_0_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="1"/>
<pin id="112" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_0410_0 (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_0410_0_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="4" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0410_0/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="18"/>
<pin id="123" dir="0" index="1" bw="32" slack="1"/>
<pin id="124" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_3/21 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="0" index="1" bw="32" slack="14"/>
<pin id="128" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/17 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="0" index="1" bw="32" slack="1"/>
<pin id="132" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="icmp_ln315_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="0"/>
<pin id="135" dir="0" index="1" bw="4" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="26"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln315/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="xor_ln323_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="0" index="1" bw="4" slack="0"/>
<pin id="142" dir="1" index="2" bw="4" slack="13"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln323/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="icmp_ln323_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="0"/>
<pin id="147" dir="0" index="1" bw="4" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln323/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="icmp_ln341_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="0"/>
<pin id="153" dir="0" index="1" bw="4" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln341/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="icmp_ln341_3_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="0"/>
<pin id="159" dir="0" index="1" bw="4" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln341_3/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="icmp_ln343_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="0"/>
<pin id="165" dir="0" index="1" bw="4" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln343/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="icmp_ln343_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="0" index="1" bw="4" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln343_1/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln891_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="0" index="1" bw="4" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="26"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln891/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="c2_V_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c2_V/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="local_prev_V_0_0_0355_load_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="2"/>
<pin id="189" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_prev_V_0_0_0355_load/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="local_U_tmp_0_1_0356_load_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="2"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_U_tmp_0_1_0356_load/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="select_ln323_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="32" slack="0"/>
<pin id="197" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln323/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="select_ln333_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln333/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln336_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="2"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln336/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln336_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="2"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln336/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="local_L_tmp_0_0_0357_load_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="14"/>
<pin id="219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_L_tmp_0_0_0357_load/15 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_128_load_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="14"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_128_load/15 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_129_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="14"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_129_load/15 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_134_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="13"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="32" slack="0"/>
<pin id="230" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_134/15 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_135_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="13"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="0" index="2" bw="32" slack="0"/>
<pin id="237" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_135/15 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln341_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="14"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln341/15 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln341_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="14"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln341/15 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln341_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="14"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln341/15 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln340_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="14"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln340/15 "/>
</bind>
</comp>

<comp id="260" class="1004" name="local_L_tmp_0_0_0357_load3_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="15"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_L_tmp_0_0_0357_load3/16 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_128_load_1_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="15"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_128_load_1/16 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_129_load_1_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="15"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_129_load_1/16 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_130_load_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="15"/>
<pin id="271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_130_load/16 "/>
</bind>
</comp>

<comp id="272" class="1004" name="select_ln343_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="14"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="0" index="2" bw="32" slack="0"/>
<pin id="276" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln343/16 "/>
</bind>
</comp>

<comp id="279" class="1004" name="select_ln343_3_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="14"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="0" index="2" bw="32" slack="0"/>
<pin id="283" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln343_3/16 "/>
</bind>
</comp>

<comp id="286" class="1004" name="select_ln343_4_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="14"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="0" index="2" bw="32" slack="0"/>
<pin id="290" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln343_4/16 "/>
</bind>
</comp>

<comp id="293" class="1005" name="local_prev_V_0_0_0355_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="2"/>
<pin id="295" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="local_prev_V_0_0_0355 "/>
</bind>
</comp>

<comp id="299" class="1005" name="local_U_tmp_0_1_0356_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="2"/>
<pin id="301" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="local_U_tmp_0_1_0356 "/>
</bind>
</comp>

<comp id="305" class="1005" name="tmp_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="14"/>
<pin id="307" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="312" class="1005" name="tmp_128_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="14"/>
<pin id="314" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="tmp_128 "/>
</bind>
</comp>

<comp id="319" class="1005" name="tmp_129_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="14"/>
<pin id="321" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="tmp_129 "/>
</bind>
</comp>

<comp id="326" class="1005" name="tmp_130_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="14"/>
<pin id="328" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="tmp_130 "/>
</bind>
</comp>

<comp id="332" class="1005" name="icmp_ln315_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="26"/>
<pin id="334" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln315 "/>
</bind>
</comp>

<comp id="336" class="1005" name="xor_ln323_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="13"/>
<pin id="338" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="xor_ln323 "/>
</bind>
</comp>

<comp id="340" class="1005" name="icmp_ln323_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln323 "/>
</bind>
</comp>

<comp id="347" class="1005" name="icmp_ln341_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="13"/>
<pin id="349" dir="1" index="1" bw="1" slack="13"/>
</pin_list>
<bind>
<opset="icmp_ln341 "/>
</bind>
</comp>

<comp id="352" class="1005" name="icmp_ln341_3_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="13"/>
<pin id="354" dir="1" index="1" bw="1" slack="13"/>
</pin_list>
<bind>
<opset="icmp_ln341_3 "/>
</bind>
</comp>

<comp id="357" class="1005" name="icmp_ln343_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="14"/>
<pin id="359" dir="1" index="1" bw="1" slack="14"/>
</pin_list>
<bind>
<opset="icmp_ln343 "/>
</bind>
</comp>

<comp id="362" class="1005" name="icmp_ln343_1_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="14"/>
<pin id="364" dir="1" index="1" bw="1" slack="14"/>
</pin_list>
<bind>
<opset="icmp_ln343_1 "/>
</bind>
</comp>

<comp id="367" class="1005" name="icmp_ln891_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="26"/>
<pin id="369" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln891 "/>
</bind>
</comp>

<comp id="371" class="1005" name="c2_V_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="0"/>
<pin id="373" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c2_V "/>
</bind>
</comp>

<comp id="376" class="1005" name="tmp_131_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="18"/>
<pin id="378" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="tmp_131 "/>
</bind>
</comp>

<comp id="381" class="1005" name="select_ln323_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln323 "/>
</bind>
</comp>

<comp id="386" class="1005" name="tmp_133_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="14"/>
<pin id="388" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="tmp_133 "/>
</bind>
</comp>

<comp id="391" class="1005" name="select_ln333_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln333 "/>
</bind>
</comp>

<comp id="396" class="1005" name="tmp_9_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="401" class="1005" name="select_ln343_4_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="1"/>
<pin id="403" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln343_4 "/>
</bind>
</comp>

<comp id="406" class="1005" name="tmp_s_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="1"/>
<pin id="408" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="411" class="1005" name="tmp_3_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="1"/>
<pin id="413" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="40" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="40" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="42" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="82" pin="2"/><net_sink comp="88" pin=2"/></net>

<net id="101"><net_src comp="42" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="42" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="137"><net_src comp="114" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="114" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="24" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="114" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="114" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="32" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="114" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="34" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="114" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="34" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="114" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="32" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="114" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="114" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="36" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="198"><net_src comp="76" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="199"><net_src comp="187" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="205"><net_src comp="82" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="206"><net_src comp="190" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="200" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="193" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="231"><net_src comp="220" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="232"><net_src comp="223" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="238"><net_src comp="217" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="239"><net_src comp="226" pin="3"/><net_sink comp="233" pin=2"/></net>

<net id="244"><net_src comp="233" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="233" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="233" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="129" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="277"><net_src comp="260" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="278"><net_src comp="269" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="284"><net_src comp="263" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="285"><net_src comp="272" pin="3"/><net_sink comp="279" pin=2"/></net>

<net id="291"><net_src comp="266" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="292"><net_src comp="279" pin="3"/><net_sink comp="286" pin=2"/></net>

<net id="296"><net_src comp="52" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="302"><net_src comp="56" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="308"><net_src comp="60" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="311"><net_src comp="305" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="315"><net_src comp="64" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="318"><net_src comp="312" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="322"><net_src comp="68" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="325"><net_src comp="319" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="329"><net_src comp="72" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="335"><net_src comp="133" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="139" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="145" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="346"><net_src comp="340" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="350"><net_src comp="151" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="355"><net_src comp="157" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="360"><net_src comp="163" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="365"><net_src comp="169" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="370"><net_src comp="175" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="181" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="379"><net_src comp="76" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="384"><net_src comp="193" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="389"><net_src comp="82" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="394"><net_src comp="200" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="399"><net_src comp="129" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="404"><net_src comp="286" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="409"><net_src comp="125" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="414"><net_src comp="121" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="103" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_V_in_V | {}
	Port: fifo_V_out_V | {28 }
	Port: fifo_U_tmp_1_in_V | {}
	Port: fifo_U_tmp_1_out_V | {3 }
	Port: fifo_L_drain_out_V | {16 }
 - Input state : 
	Port: PE<8, 9> : fifo_V_in_V | {3 }
	Port: PE<8, 9> : fifo_V_out_V | {}
	Port: PE<8, 9> : fifo_U_tmp_1_in_V | {3 }
	Port: PE<8, 9> : fifo_U_tmp_1_out_V | {}
	Port: PE<8, 9> : fifo_L_drain_out_V | {}
  - Chain level:
	State 1
	State 2
		icmp_ln315 : 1
		br_ln315 : 2
		xor_ln323 : 1
		icmp_ln323 : 1
		icmp_ln341 : 1
		icmp_ln341_3 : 1
		switch_ln341 : 1
		icmp_ln343 : 1
		icmp_ln343_1 : 1
		icmp_ln891 : 1
		br_ln344 : 2
		c2_V : 1
	State 3
		store_ln336 : 1
		store_ln336 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		tmp_134 : 1
		tmp_135 : 2
		store_ln341 : 3
		store_ln341 : 3
		store_ln341 : 3
		store_ln340 : 1
	State 16
		select_ln343 : 1
		select_ln343_3 : 2
		select_ln343_4 : 3
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		empty_452 : 1
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   fdiv   |        grp_fu_129        |    0    |   564   |   769   |
|----------|--------------------------|---------|---------|---------|
|   fadd   |        grp_fu_121        |    2    |   318   |   198   |
|----------|--------------------------|---------|---------|---------|
|   fmul   |        grp_fu_125        |    3    |   143   |    78   |
|----------|--------------------------|---------|---------|---------|
|          |    select_ln323_fu_193   |    0    |    0    |    32   |
|          |    select_ln333_fu_200   |    0    |    0    |    32   |
|          |      tmp_134_fu_226      |    0    |    0    |    32   |
|  select  |      tmp_135_fu_233      |    0    |    0    |    32   |
|          |    select_ln343_fu_272   |    0    |    0    |    32   |
|          |   select_ln343_3_fu_279  |    0    |    0    |    32   |
|          |   select_ln343_4_fu_286  |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln315_fu_133    |    0    |    0    |    9    |
|          |     icmp_ln323_fu_145    |    0    |    0    |    9    |
|          |     icmp_ln341_fu_151    |    0    |    0    |    9    |
|   icmp   |    icmp_ln341_3_fu_157   |    0    |    0    |    9    |
|          |     icmp_ln343_fu_163    |    0    |    0    |    9    |
|          |    icmp_ln343_1_fu_169   |    0    |    0    |    9    |
|          |     icmp_ln891_fu_175    |    0    |    0    |    9    |
|----------|--------------------------|---------|---------|---------|
|    add   |        c2_V_fu_181       |    0    |    0    |    6    |
|----------|--------------------------|---------|---------|---------|
|    xor   |     xor_ln323_fu_139     |    0    |    0    |    4    |
|----------|--------------------------|---------|---------|---------|
|   read   |    tmp_131_read_fu_76    |    0    |    0    |    0    |
|          |    tmp_133_read_fu_82    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |  write_ln335_write_fu_88 |    0    |    0    |    0    |
|   write  |  write_ln339_write_fu_96 |    0    |    0    |    0    |
|          | write_ln345_write_fu_103 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    5    |   1025  |   1342  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|         c2_V_reg_371        |    4   |
|      icmp_ln315_reg_332     |    1   |
|      icmp_ln323_reg_340     |    1   |
|     icmp_ln341_3_reg_352    |    1   |
|      icmp_ln341_reg_347     |    1   |
|     icmp_ln343_1_reg_362    |    1   |
|      icmp_ln343_reg_357     |    1   |
|      icmp_ln891_reg_367     |    1   |
| local_U_tmp_0_1_0356_reg_299|   32   |
|local_prev_V_0_0_0355_reg_293|   32   |
|       p_0410_0_reg_110      |    4   |
|     select_ln323_reg_381    |   32   |
|     select_ln333_reg_391    |   32   |
|    select_ln343_4_reg_401   |   32   |
|       tmp_128_reg_312       |   32   |
|       tmp_129_reg_319       |   32   |
|       tmp_130_reg_326       |   32   |
|       tmp_131_reg_376       |   32   |
|       tmp_133_reg_386       |   32   |
|        tmp_3_reg_411        |   32   |
|        tmp_9_reg_396        |   32   |
|         tmp_reg_305         |   32   |
|        tmp_s_reg_406        |   32   |
|      xor_ln323_reg_336      |    4   |
+-----------------------------+--------+
|            Total            |   467  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    5   |  1025  |  1342  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   467  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |  1492  |  1342  |
+-----------+--------+--------+--------+
