{
  "Top": "bram_switch",
  "RtlTop": "bram_switch",
  "RtlPrefix": "",
  "RtlSubPrefix": "bram_switch_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "x": {
      "index": "0",
      "direction": "unused",
      "srcType": "ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "x_PORTA",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "x_PORTB",
          "name": "",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "debugport": {
      "index": "1",
      "direction": "unused",
      "srcType": "ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "debugport_PORTA",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "debugport_PORTB",
          "name": "",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "gradport": {
      "index": "2",
      "direction": "unused",
      "srcType": "ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "gradport_PORTA",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "gradport_PORTB",
          "name": "",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "dummyport": {
      "index": "3",
      "direction": "unused",
      "srcType": "ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "dummyport_PORTA",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "dummyport_PORTB",
          "name": "",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "debug": {
      "index": "4",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "debug",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_top bram_switch -name bram_switch",
      "set_directive_top bram_switch -name bram_switch"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "bram_switch"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "1",
    "II": "x",
    "Latency": "0"
  },
  "Xdc": {
    
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "bram_switch",
    "Version": "1.0",
    "DisplayName": "Bram_switch",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_bram_switch_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/main.cpp"],
    "Vhdl": [
      "impl\/vhdl\/bram_switch_control_s_axi.vhd",
      "impl\/vhdl\/bram_switch.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/bram_switch_control_s_axi.v",
      "impl\/verilog\/bram_switch.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/bram_switch_v1_0\/data\/bram_switch.mdd",
      "impl\/misc\/drivers\/bram_switch_v1_0\/data\/bram_switch.tcl",
      "impl\/misc\/drivers\/bram_switch_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/bram_switch_v1_0\/src\/xbram_switch.c",
      "impl\/misc\/drivers\/bram_switch_v1_0\/src\/xbram_switch.h",
      "impl\/misc\/drivers\/bram_switch_v1_0\/src\/xbram_switch_hw.h",
      "impl\/misc\/drivers\/bram_switch_v1_0\/src\/xbram_switch_linux.c",
      "impl\/misc\/drivers\/bram_switch_v1_0\/src\/xbram_switch_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/bram_switch.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/anubhav\/xilinx_projects\/ip_repo\/bram_switch\/solution1\/.debug\/bram_switch.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "debugport_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "dataWidth": "16",
      "addrWidth": "32",
      "portPrefix": "debugport_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_WIDTH": "16",
        "MEM_SIZE": "2"
      },
      "portMap": {
        "debugport_Addr_A": "ADDR",
        "debugport_EN_A": "EN",
        "debugport_WEN_A": "WE",
        "debugport_Din_A": "DIN",
        "debugport_Dout_A": "DOUT",
        "debugport_Clk_A": "CLK"
      },
      "ports": [
        "debugport_Addr_A",
        "debugport_Clk_A",
        "debugport_Din_A",
        "debugport_Dout_A",
        "debugport_EN_A",
        "debugport_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "bram_latency": "2",
          "bram_storage": "207",
          "argName": "debugport"
        }]
    },
    "debugport_PORTB": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "dataWidth": "16",
      "addrWidth": "32",
      "portPrefix": "debugport_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_WIDTH": "16",
        "MEM_SIZE": "2"
      },
      "portMap": {
        "debugport_Addr_B": "ADDR",
        "debugport_EN_B": "EN",
        "debugport_WEN_B": "WE",
        "debugport_Din_B": "DIN",
        "debugport_Dout_B": "DOUT",
        "debugport_Clk_B": "CLK"
      },
      "ports": [
        "debugport_Addr_B",
        "debugport_Clk_B",
        "debugport_Din_B",
        "debugport_Dout_B",
        "debugport_EN_B",
        "debugport_WEN_B"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "bram_latency": "2",
          "bram_storage": "207",
          "argName": "debugport"
        }]
    },
    "dummyport_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "dataWidth": "16",
      "addrWidth": "32",
      "portPrefix": "dummyport_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_WIDTH": "16",
        "MEM_SIZE": "2"
      },
      "portMap": {
        "dummyport_Addr_A": "ADDR",
        "dummyport_EN_A": "EN",
        "dummyport_WEN_A": "WE",
        "dummyport_Din_A": "DIN",
        "dummyport_Dout_A": "DOUT",
        "dummyport_Clk_A": "CLK"
      },
      "ports": [
        "dummyport_Addr_A",
        "dummyport_Clk_A",
        "dummyport_Din_A",
        "dummyport_Dout_A",
        "dummyport_EN_A",
        "dummyport_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "bram_latency": "2",
          "bram_storage": "207",
          "argName": "dummyport"
        }]
    },
    "dummyport_PORTB": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "dataWidth": "16",
      "addrWidth": "32",
      "portPrefix": "dummyport_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_WIDTH": "16",
        "MEM_SIZE": "2"
      },
      "portMap": {
        "dummyport_Addr_B": "ADDR",
        "dummyport_EN_B": "EN",
        "dummyport_WEN_B": "WE",
        "dummyport_Din_B": "DIN",
        "dummyport_Dout_B": "DOUT",
        "dummyport_Clk_B": "CLK"
      },
      "ports": [
        "dummyport_Addr_B",
        "dummyport_Clk_B",
        "dummyport_Din_B",
        "dummyport_Dout_B",
        "dummyport_EN_B",
        "dummyport_WEN_B"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "bram_latency": "2",
          "bram_storage": "207",
          "argName": "dummyport"
        }]
    },
    "gradport_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "dataWidth": "16",
      "addrWidth": "32",
      "portPrefix": "gradport_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_WIDTH": "16",
        "MEM_SIZE": "2"
      },
      "portMap": {
        "gradport_Addr_A": "ADDR",
        "gradport_EN_A": "EN",
        "gradport_WEN_A": "WE",
        "gradport_Din_A": "DIN",
        "gradport_Dout_A": "DOUT",
        "gradport_Clk_A": "CLK"
      },
      "ports": [
        "gradport_Addr_A",
        "gradport_Clk_A",
        "gradport_Din_A",
        "gradport_Dout_A",
        "gradport_EN_A",
        "gradport_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "bram_latency": "2",
          "bram_storage": "207",
          "argName": "gradport"
        }]
    },
    "gradport_PORTB": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "dataWidth": "16",
      "addrWidth": "32",
      "portPrefix": "gradport_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_WIDTH": "16",
        "MEM_SIZE": "2"
      },
      "portMap": {
        "gradport_Addr_B": "ADDR",
        "gradport_EN_B": "EN",
        "gradport_WEN_B": "WE",
        "gradport_Din_B": "DIN",
        "gradport_Dout_B": "DOUT",
        "gradport_Clk_B": "CLK"
      },
      "ports": [
        "gradport_Addr_B",
        "gradport_Clk_B",
        "gradport_Din_B",
        "gradport_Dout_B",
        "gradport_EN_B",
        "gradport_WEN_B"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "bram_latency": "2",
          "bram_storage": "207",
          "argName": "gradport"
        }]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [{
          "offset": "0x10",
          "name": "debug",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of debug",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "debug",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 0 to 0 of debug"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "debug"
        }]
    },
    "x_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "dataWidth": "16",
      "addrWidth": "32",
      "portPrefix": "x_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_WIDTH": "16",
        "MEM_SIZE": "2"
      },
      "portMap": {
        "x_Addr_A": "ADDR",
        "x_EN_A": "EN",
        "x_WEN_A": "WE",
        "x_Din_A": "DIN",
        "x_Dout_A": "DOUT",
        "x_Clk_A": "CLK"
      },
      "ports": [
        "x_Addr_A",
        "x_Clk_A",
        "x_Din_A",
        "x_Dout_A",
        "x_EN_A",
        "x_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "bram_latency": "2",
          "bram_storage": "207",
          "argName": "x"
        }]
    },
    "x_PORTB": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "dataWidth": "16",
      "addrWidth": "32",
      "portPrefix": "x_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_WIDTH": "16",
        "MEM_SIZE": "2"
      },
      "portMap": {
        "x_Addr_B": "ADDR",
        "x_EN_B": "EN",
        "x_WEN_B": "WE",
        "x_Din_B": "DIN",
        "x_Dout_B": "DOUT",
        "x_Clk_B": "CLK"
      },
      "ports": [
        "x_Addr_B",
        "x_Clk_B",
        "x_Din_B",
        "x_Dout_B",
        "x_EN_B",
        "x_WEN_B"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "bram_latency": "2",
          "bram_storage": "207",
          "argName": "x"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "x_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "x_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "x_WEN_A": {
      "dir": "out",
      "width": "2"
    },
    "x_Din_A": {
      "dir": "out",
      "width": "16"
    },
    "x_Dout_A": {
      "dir": "in",
      "width": "16"
    },
    "x_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "x_Addr_B": {
      "dir": "out",
      "width": "32"
    },
    "x_EN_B": {
      "dir": "out",
      "width": "1"
    },
    "x_WEN_B": {
      "dir": "out",
      "width": "2"
    },
    "x_Din_B": {
      "dir": "out",
      "width": "16"
    },
    "x_Dout_B": {
      "dir": "in",
      "width": "16"
    },
    "x_Clk_B": {
      "dir": "out",
      "width": "1"
    },
    "debugport_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "debugport_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "debugport_WEN_A": {
      "dir": "out",
      "width": "2"
    },
    "debugport_Din_A": {
      "dir": "out",
      "width": "16"
    },
    "debugport_Dout_A": {
      "dir": "in",
      "width": "16"
    },
    "debugport_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "debugport_Addr_B": {
      "dir": "out",
      "width": "32"
    },
    "debugport_EN_B": {
      "dir": "out",
      "width": "1"
    },
    "debugport_WEN_B": {
      "dir": "out",
      "width": "2"
    },
    "debugport_Din_B": {
      "dir": "out",
      "width": "16"
    },
    "debugport_Dout_B": {
      "dir": "in",
      "width": "16"
    },
    "debugport_Clk_B": {
      "dir": "out",
      "width": "1"
    },
    "gradport_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "gradport_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "gradport_WEN_A": {
      "dir": "out",
      "width": "2"
    },
    "gradport_Din_A": {
      "dir": "out",
      "width": "16"
    },
    "gradport_Dout_A": {
      "dir": "in",
      "width": "16"
    },
    "gradport_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "gradport_Addr_B": {
      "dir": "out",
      "width": "32"
    },
    "gradport_EN_B": {
      "dir": "out",
      "width": "1"
    },
    "gradport_WEN_B": {
      "dir": "out",
      "width": "2"
    },
    "gradport_Din_B": {
      "dir": "out",
      "width": "16"
    },
    "gradport_Dout_B": {
      "dir": "in",
      "width": "16"
    },
    "gradport_Clk_B": {
      "dir": "out",
      "width": "1"
    },
    "dummyport_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "dummyport_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "dummyport_WEN_A": {
      "dir": "out",
      "width": "2"
    },
    "dummyport_Din_A": {
      "dir": "out",
      "width": "16"
    },
    "dummyport_Dout_A": {
      "dir": "in",
      "width": "16"
    },
    "dummyport_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "dummyport_Addr_B": {
      "dir": "out",
      "width": "32"
    },
    "dummyport_EN_B": {
      "dir": "out",
      "width": "1"
    },
    "dummyport_WEN_B": {
      "dir": "out",
      "width": "2"
    },
    "dummyport_Din_B": {
      "dir": "out",
      "width": "16"
    },
    "dummyport_Dout_B": {
      "dir": "in",
      "width": "16"
    },
    "dummyport_Clk_B": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "bram_switch"},
    "Info": {"bram_switch": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"bram_switch": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "0.000"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "FF": "37",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "42",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-05-20 12:10:32 IST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
