
Circuit 1 cell pfet_03v3 and Circuit 2 cell pfet_03v3 are black boxes.
Equate elements:  no current cell.
Device classes pfet_03v3 and pfet_03v3 are equivalent.

Circuit 1 cell nfet_03v3 and Circuit 2 cell nfet_03v3 are black boxes.
Equate elements:  no current cell.
Device classes nfet_03v3 and nfet_03v3 are equivalent.
Flattening unmatched subcell pmos_3p3_YMKZL5 in circuit Tr_Gate (1)(8 instances)
Flattening unmatched subcell nmos_3p3_UKFAHE in circuit Tr_Gate (1)(6 instances)

Class Tr_Gate (1):  Merged 10 parallel devices.
Subcircuit summary:
Circuit 1: TR_Gate                         |Circuit 2: Tr_Gate                         
-------------------------------------------|-------------------------------------------
pfet_03v3 (2)                              |pfet_03v3 (8->2)                           
nfet_03v3 (2)                              |nfet_03v3 (6->2)                           
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: TR_Gate                         |Circuit 2: Tr_Gate                         
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
CLK                                        |CLK                                        
VSS                                        |VSS                                        
OUT                                        |OUT                                        
IN                                         |IN                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes TR_Gate and Tr_Gate are equivalent.

Circuit 1 cell cap_mim_2f0_m4m5_noshield and Circuit 2 cell cap_mim_2f0_m4m5_noshield are black boxes.
Equate elements:  no current cell.
Device classes cap_mim_2f0_m4m5_noshield and cap_mim_2f0_m4m5_noshield are equivalent.

Circuit 1 cell ppolyf_u and Circuit 2 cell ppolyf_u are black boxes.
Equate elements:  no current cell.
Device classes ppolyf_u and ppolyf_u are equivalent.
Flattening unmatched subcell nmos_3p3_MGEA4B in circuit Buffer_V_2 (1)(2 instances)
Flattening unmatched subcell pmos_3p3_KG2TLV in circuit Buffer_V_2 (1)(2 instances)

Class Buffer_V_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: Buffer_V_2                      |Circuit 2: Buffer_V_2                      
-------------------------------------------|-------------------------------------------
nfet_03v3 (2)                              |nfet_03v3 (2)                              
pfet_03v3 (2)                              |pfet_03v3 (4->2)                           
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 5                          |Number of nets: 5                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: Buffer_V_2                      |Circuit 2: Buffer_V_2                      
-------------------------------------------|-------------------------------------------
IN                                         |IN                                         
out                                        |out                                        
VSS                                        |VSS                                        
VDD                                        |VDD                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes Buffer_V_2 and Buffer_V_2 are equivalent.
Flattening unmatched subcell INV_1 in circuit A_MUX (0)(1 instance)
Flattening unmatched subcell INV_2 in circuit A_MUX (1)(1 instance)
Flattening unmatched subcell nmos_3p3_6FEA4B in circuit A_MUX (1)(1 instance)
Flattening unmatched subcell pmos_3p3_KYEELV in circuit A_MUX (1)(1 instance)

Class A_MUX (1):  Merged 10 parallel devices.
Subcircuit summary:
Circuit 1: A_MUX                           |Circuit 2: A_MUX                           
-------------------------------------------|-------------------------------------------
TR_Gate (2)                                |Tr_Gate (2)                                
nfet_03v3 (1)                              |nfet_03v3 (4->1)                           
pfet_03v3 (1)                              |pfet_03v3 (8->1)                           
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: A_MUX                           |Circuit 2: A_MUX                           
-------------------------------------------|-------------------------------------------
SEL                                        |SEL                                        
IN1                                        |IN1                                        
IN2                                        |IN2                                        
VSS                                        |VSS                                        
VDD                                        |VDD                                        
OUT                                        |OUT                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes A_MUX and A_MUX are equivalent.
Flattening unmatched subcell cap_mim_2p0fF_CAMMVY in circuit cap_240p (1)(1 instance)

Class cap_240p (1):  Merged 131 parallel devices.
Subcircuit summary:
Circuit 1: cap_240p                        |Circuit 2: cap_240p                        
-------------------------------------------|-------------------------------------------
cap_mim_2f0_m4m5_noshield (132->1)         |cap_mim_2f0_m4m5_noshield (132->1)         
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 2                          |Number of nets: 2                          
---------------------------------------------------------------------------------------
Netlists match uniquely with property errors.
cap_mim_2f0_m4m5_noshield:C2 vs. cap_mim_2p0fF_CAMMVY_0/cap_mim_2f0_m4m5_noshield:0:
 c_length circuit1: 2.9e-05   circuit2: 2.9e-05   (delta=6.9e-06%, cutoff=0%)

Subcircuit pins:
Circuit 1: cap_240p                        |Circuit 2: cap_240p                        
-------------------------------------------|-------------------------------------------
P                                          |P                                          
M                                          |M                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes cap_240p and cap_240p are equivalent.
Flattening unmatched subcell ppolyf_u_DTYK2C in circuit RES_74k (1)(1 instance)

Class RES_74k (1):  Merged 43 parallel devices.
Class RES_74k (1):  Merged 74 series devices.
Subcircuit summary:
Circuit 1: Res_74k                         |Circuit 2: RES_74k                         
-------------------------------------------|-------------------------------------------
ppolyf_u (76->2)                           |ppolyf_u (119->2)                          
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 3                          |Number of nets: 3                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely with property errors.
ppolyf_u:R1 vs. ppolyf_u_DTYK2C_0/ppolyf_u:54:
 r_length circuit1: 2.6e-06   circuit2: 0.000195   (delta=195%, cutoff=1%)
 r_width circuit1: 8.25e-05   circuit2: 1.1e-06   (delta=195%, cutoff=1%)

Subcircuit pins:
Circuit 1: Res_74k                         |Circuit 2: RES_74k                         
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
P                                          |P                                          
M                                          |M                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes Res_74k and RES_74k are equivalent.
Flattening unmatched subcell cap_mim_2p0fF_VGWXT2 in circuit cap_11p (1)(1 instance)

Class cap_11p (1):  Merged 5 parallel devices.
Subcircuit summary:
Circuit 1: cap_11p                         |Circuit 2: cap_11p                         
-------------------------------------------|-------------------------------------------
cap_mim_2f0_m4m5_noshield (6->1)           |cap_mim_2f0_m4m5_noshield (6->1)           
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 2                          |Number of nets: 2                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: cap_11p                         |Circuit 2: cap_11p                         
-------------------------------------------|-------------------------------------------
M                                          |M                                          
P                                          |P                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes cap_11p and cap_11p are equivalent.
Flattening unmatched subcell Current_Mirror_Top_s in circuit PLL_FINAL_SCH.spice (0)(1 instance)
Flattening unmatched subcell 7b_divider in circuit PLL_FINAL_SCH.spice (0)(3 instances)
Flattening unmatched subcell XNOR in circuit PLL_FINAL_SCH.spice (0)(42 instances)
Flattening unmatched subcell inverter_1 in circuit PLL_FINAL_SCH.spice (0)(84 instances)
Flattening unmatched subcell 3_inp_AND in circuit PLL_FINAL_SCH.spice (0)(12 instances)
Flattening unmatched subcell OR in circuit PLL_FINAL_SCH.spice (0)(6 instances)
Flattening unmatched subcell div_by_2 in circuit PLL_FINAL_SCH.spice (0)(6 instances)
Flattening unmatched subcell tg in circuit PLL_FINAL_SCH.spice (0)(24 instances)
Flattening unmatched subcell inverter in circuit PLL_FINAL_SCH.spice (0)(57 instances)
Flattening unmatched subcell 7b_counter_new in circuit PLL_FINAL_SCH.spice (0)(3 instances)
Flattening unmatched subcell NAND in circuit PLL_FINAL_SCH.spice (0)(3 instances)
Flattening unmatched subcell 3_inp_NOR in circuit PLL_FINAL_SCH.spice (0)(3 instances)
Flattening unmatched subcell DFF in circuit PLL_FINAL_SCH.spice (0)(9 instances)
Flattening unmatched subcell inverter in circuit PLL_FINAL_SCH.spice (0)(48 instances)
Flattening unmatched subcell tg in circuit PLL_FINAL_SCH.spice (0)(36 instances)
Flattening unmatched subcell inverter in circuit PLL_FINAL_SCH.spice (0)(36 instances)
Flattening unmatched subcell MOD_DFF_latest in circuit PLL_FINAL_SCH.spice (0)(21 instances)
Flattening unmatched subcell tspc_FF in circuit PLL_FINAL_SCH.spice (0)(21 instances)
Flattening unmatched subcell MUX in circuit PLL_FINAL_SCH.spice (0)(66 instances)
Flattening unmatched subcell AND in circuit PLL_FINAL_SCH.spice (0)(144 instances)
Flattening unmatched subcell OR in circuit PLL_FINAL_SCH.spice (0)(66 instances)
Flattening unmatched subcell 3_inp_AND in circuit PLL_FINAL_SCH.spice (0)(3 instances)
Flattening unmatched subcell NOR in circuit PLL_FINAL_SCH.spice (0)(6 instances)
Flattening unmatched subcell ned_DFF in circuit PLL_FINAL_SCH.spice (0)(3 instances)
Flattening unmatched subcell tg in circuit PLL_FINAL_SCH.spice (0)(12 instances)
Flattening unmatched subcell inverter in circuit PLL_FINAL_SCH.spice (0)(27 instances)
Flattening unmatched subcell Tappered-Buffer_1 in circuit PLL_FINAL_SCH.spice (0)(8 instances)
Flattening unmatched subcell PFD_ver_2 in circuit PLL_FINAL_SCH.spice (0)(1 instance)
Flattening unmatched subcell GF_INV in circuit PLL_FINAL_SCH.spice (0)(2 instances)
Flattening unmatched subcell CP in circuit PLL_FINAL_SCH.spice (0)(1 instance)
Flattening unmatched subcell VCO_1 in circuit PLL_FINAL_SCH.spice (0)(1 instance)
Flattening unmatched subcell DelayCell_1 in circuit PLL_FINAL_SCH.spice (0)(2 instances)
Flattening unmatched subcell INV_1 in circuit PLL_FINAL_SCH.spice (0)(8 instances)
Flattening unmatched subcell D-FF in circuit PLL_FINAL_SCH.spice (0)(1 instance)
Flattening unmatched subcell INV in circuit PLL_FINAL_SCH.spice (0)(5 instances)
Flattening unmatched subcell Tappered_Buffer in circuit PLL_FINAL_MAG.spice (1)(8 instances)
Flattening unmatched subcell pmos_3p3_MDMPD7 in circuit PLL_FINAL_MAG.spice (1)(8 instances)
Flattening unmatched subcell pmos_3p3_PPZSL5 in circuit PLL_FINAL_MAG.spice (1)(8 instances)
Flattening unmatched subcell nmos_3p3_JEEAMQ in circuit PLL_FINAL_MAG.spice (1)(8 instances)
Flattening unmatched subcell pmos_3p3_MV44E7 in circuit PLL_FINAL_MAG.spice (1)(8 instances)
Flattening unmatched subcell nmos_3p3_7NPLVN in circuit PLL_FINAL_MAG.spice (1)(8 instances)
Flattening unmatched subcell pmos_3p3_PPYSL5 in circuit PLL_FINAL_MAG.spice (1)(8 instances)
Flattening unmatched subcell nmos_3p3_PLQLVN in circuit PLL_FINAL_MAG.spice (1)(8 instances)
Flattening unmatched subcell nmos_3p3_8FEAMQ in circuit PLL_FINAL_MAG.spice (1)(8 instances)
Flattening unmatched subcell CP_1 in circuit PLL_FINAL_MAG.spice (1)(1 instance)
Flattening unmatched subcell nmos_3p3_FYTGVN in circuit PLL_FINAL_MAG.spice (1)(5 instances)
Flattening unmatched subcell pmos_3p3_MDK7F7 in circuit PLL_FINAL_MAG.spice (1)(20 instances)
Flattening unmatched subcell nmos_3p3_GYTGVN in circuit PLL_FINAL_MAG.spice (1)(4 instances)
Flattening unmatched subcell nmos_3p3_XYTGVN in circuit PLL_FINAL_MAG.spice (1)(1 instance)
Flattening unmatched subcell pmos_3p3_RL7FD7 in circuit PLL_FINAL_MAG.spice (1)(1 instance)
Flattening unmatched subcell Current_Mirror_Top in circuit PLL_FINAL_MAG.spice (1)(1 instance)
Flattening unmatched subcell pmos_3p3_DVJ9E7 in circuit PLL_FINAL_MAG.spice (1)(1 instance)
Flattening unmatched subcell pmos_3p3_ZBCND7 in circuit PLL_FINAL_MAG.spice (1)(2 instances)
Flattening unmatched subcell pmos_3p3_5QR9E7 in circuit PLL_FINAL_MAG.spice (1)(1 instance)
Flattening unmatched subcell nmos_3p3_Z2JHD6 in circuit PLL_FINAL_MAG.spice (1)(4 instances)
Flattening unmatched subcell pfet_03v3_TTE2U8 in circuit PLL_FINAL_MAG.spice (1)(2 instances)
Flattening unmatched subcell nmos_3p3_AJEA3B in circuit PLL_FINAL_MAG.spice (1)(6 instances)
Flattening unmatched subcell x7b_divider_magic in circuit PLL_FINAL_MAG.spice (1)(3 instances)
Flattening unmatched subcell OR_magic in circuit PLL_FINAL_MAG.spice (1)(6 instances)
Flattening unmatched subcell pmos_3p3_V9Y6F7 in circuit PLL_FINAL_MAG.spice (1)(36 instances)
Flattening unmatched subcell pmos_3p3_VZX6F7 in circuit PLL_FINAL_MAG.spice (1)(12 instances)
Flattening unmatched subcell nmos_3p3_A2UGVV in circuit PLL_FINAL_MAG.spice (1)(18 instances)
Flattening unmatched subcell x7b_counter in circuit PLL_FINAL_MAG.spice (1)(3 instances)
Flattening unmatched subcell NOR_gate in circuit PLL_FINAL_MAG.spice (1)(6 instances)
Flattening unmatched subcell pmos_3p3_VZX6F7 in circuit PLL_FINAL_MAG.spice (1)(24 instances)
Flattening unmatched subcell nmos_3p3_F2UGVV in circuit PLL_FINAL_MAG.spice (1)(6 instances)
Flattening unmatched subcell inverter_magic in circuit PLL_FINAL_MAG.spice (1)(3 instances)
Flattening unmatched subcell pmos_3p3_VH67F7 in circuit PLL_FINAL_MAG.spice (1)(3 instances)
Flattening unmatched subcell nmos_3p3_F2UGVV in circuit PLL_FINAL_MAG.spice (1)(3 instances)
Flattening unmatched subcell NAND_magic in circuit PLL_FINAL_MAG.spice (1)(3 instances)
Flattening unmatched subcell pmos_3p3_VZX6F7 in circuit PLL_FINAL_MAG.spice (1)(6 instances)
Flattening unmatched subcell nmos_3p3_F2UGVV in circuit PLL_FINAL_MAG.spice (1)(6 instances)
Flattening unmatched subcell x3_inp_AND_magic in circuit PLL_FINAL_MAG.spice (1)(3 instances)
Flattening unmatched subcell pmos_3p3_V9Y6F7 in circuit PLL_FINAL_MAG.spice (1)(24 instances)
Flattening unmatched subcell nmos_3p3_A2UGVV in circuit PLL_FINAL_MAG.spice (1)(30 instances)
Flattening unmatched subcell pmos_3p3_Z9Y6F7 in circuit PLL_FINAL_MAG.spice (1)(6 instances)
Flattening unmatched subcell x3_inp_NOR in circuit PLL_FINAL_MAG.spice (1)(3 instances)
Flattening unmatched subcell pmos_3p3_V9Y6F7 in circuit PLL_FINAL_MAG.spice (1)(54 instances)
Flattening unmatched subcell nmos_3p3_A2UGVV in circuit PLL_FINAL_MAG.spice (1)(9 instances)
Flattening unmatched subcell DFF_magic in circuit PLL_FINAL_MAG.spice (1)(6 instances)
Flattening unmatched subcell tg_magic in circuit PLL_FINAL_MAG.spice (1)(24 instances)
Flattening unmatched subcell pmos_3p3_VRY6F7 in circuit PLL_FINAL_MAG.spice (1)(24 instances)
Flattening unmatched subcell inverter_magic in circuit PLL_FINAL_MAG.spice (1)(54 instances)
Flattening unmatched subcell pmos_3p3_VH67F7 in circuit PLL_FINAL_MAG.spice (1)(54 instances)
Flattening unmatched subcell nmos_3p3_F2UGVV in circuit PLL_FINAL_MAG.spice (1)(54 instances)
Flattening unmatched subcell nmos_3p3_G2UGVV in circuit PLL_FINAL_MAG.spice (1)(24 instances)
Flattening unmatched subcell MDFF in circuit PLL_FINAL_MAG.spice (1)(21 instances)
Flattening unmatched subcell tspc2_magic in circuit PLL_FINAL_MAG.spice (1)(21 instances)
Flattening unmatched subcell pmos_3p3_V9Y6F7 in circuit PLL_FINAL_MAG.spice (1)(294 instances)
Flattening unmatched subcell nmos_3p3_F2UGVV in circuit PLL_FINAL_MAG.spice (1)(42 instances)
Flattening unmatched subcell nmos_3p3_A2UGVV in circuit PLL_FINAL_MAG.spice (1)(126 instances)
Flattening unmatched subcell mux_magic in circuit PLL_FINAL_MAG.spice (1)(66 instances)
Flattening unmatched subcell AND2_magic in circuit PLL_FINAL_MAG.spice (1)(132 instances)
Flattening unmatched subcell pmos_3p3_VZX6F7 in circuit PLL_FINAL_MAG.spice (1)(396 instances)
Flattening unmatched subcell nmos_3p3_F2UGVV in circuit PLL_FINAL_MAG.spice (1)(132 instances)
Flattening unmatched subcell nmos_3p3_A2UGVV in circuit PLL_FINAL_MAG.spice (1)(396 instances)
Flattening unmatched subcell pmos_3p3_VRCSD7 in circuit PLL_FINAL_MAG.spice (1)(66 instances)
Flattening unmatched subcell OR_magic in circuit PLL_FINAL_MAG.spice (1)(66 instances)
Flattening unmatched subcell pmos_3p3_V9Y6F7 in circuit PLL_FINAL_MAG.spice (1)(396 instances)
Flattening unmatched subcell pmos_3p3_VZX6F7 in circuit PLL_FINAL_MAG.spice (1)(132 instances)
Flattening unmatched subcell nmos_3p3_A2UGVV in circuit PLL_FINAL_MAG.spice (1)(198 instances)
Flattening unmatched subcell nmos_3p3_G2UGVV in circuit PLL_FINAL_MAG.spice (1)(66 instances)
Flattening unmatched subcell buffer_magic in circuit PLL_FINAL_MAG.spice (1)(9 instances)
Flattening unmatched subcell pmos_3p3_VRY6F7 in circuit PLL_FINAL_MAG.spice (1)(36 instances)
Flattening unmatched subcell nmos_3p3_G2UGVV in circuit PLL_FINAL_MAG.spice (1)(18 instances)
Flattening unmatched subcell divide_by_2 in circuit PLL_FINAL_MAG.spice (1)(6 instances)
Flattening unmatched subcell tg_magic in circuit PLL_FINAL_MAG.spice (1)(24 instances)
Flattening unmatched subcell pmos_3p3_VRY6F7 in circuit PLL_FINAL_MAG.spice (1)(24 instances)
Flattening unmatched subcell inverter_magic in circuit PLL_FINAL_MAG.spice (1)(54 instances)
Flattening unmatched subcell pmos_3p3_VH67F7 in circuit PLL_FINAL_MAG.spice (1)(54 instances)
Flattening unmatched subcell nmos_3p3_F2UGVV in circuit PLL_FINAL_MAG.spice (1)(54 instances)
Flattening unmatched subcell nmos_3p3_G2UGVV in circuit PLL_FINAL_MAG.spice (1)(24 instances)
Flattening unmatched subcell p2_gen_magic in circuit PLL_FINAL_MAG.spice (1)(3 instances)
Flattening unmatched subcell AND2_magic in circuit PLL_FINAL_MAG.spice (1)(6 instances)
Flattening unmatched subcell pmos_3p3_VZX6F7 in circuit PLL_FINAL_MAG.spice (1)(18 instances)
Flattening unmatched subcell nmos_3p3_F2UGVV in circuit PLL_FINAL_MAG.spice (1)(6 instances)
Flattening unmatched subcell nmos_3p3_A2UGVV in circuit PLL_FINAL_MAG.spice (1)(18 instances)
Flattening unmatched subcell xnor_magic in circuit PLL_FINAL_MAG.spice (1)(21 instances)
Flattening unmatched subcell pmos_3p3_VZX6F7 in circuit PLL_FINAL_MAG.spice (1)(84 instances)
Flattening unmatched subcell inverter_magic in circuit PLL_FINAL_MAG.spice (1)(42 instances)
Flattening unmatched subcell pmos_3p3_VH67F7 in circuit PLL_FINAL_MAG.spice (1)(42 instances)
Flattening unmatched subcell nmos_3p3_F2UGVV in circuit PLL_FINAL_MAG.spice (1)(42 instances)
Flattening unmatched subcell nmos_3p3_A2UGVV in circuit PLL_FINAL_MAG.spice (1)(84 instances)
Flattening unmatched subcell x3_inp_AND_magic in circuit PLL_FINAL_MAG.spice (1)(6 instances)
Flattening unmatched subcell pmos_3p3_V9Y6F7 in circuit PLL_FINAL_MAG.spice (1)(48 instances)
Flattening unmatched subcell nmos_3p3_A2UGVV in circuit PLL_FINAL_MAG.spice (1)(60 instances)
Flattening unmatched subcell pmos_3p3_Z9Y6F7 in circuit PLL_FINAL_MAG.spice (1)(12 instances)
Flattening unmatched subcell DFF_magic in circuit PLL_FINAL_MAG.spice (1)(3 instances)
Flattening unmatched subcell tg_magic in circuit PLL_FINAL_MAG.spice (1)(12 instances)
Flattening unmatched subcell pmos_3p3_VRY6F7 in circuit PLL_FINAL_MAG.spice (1)(12 instances)
Flattening unmatched subcell inverter_magic in circuit PLL_FINAL_MAG.spice (1)(27 instances)
Flattening unmatched subcell pmos_3p3_VH67F7 in circuit PLL_FINAL_MAG.spice (1)(27 instances)
Flattening unmatched subcell nmos_3p3_F2UGVV in circuit PLL_FINAL_MAG.spice (1)(27 instances)
Flattening unmatched subcell nmos_3p3_G2UGVV in circuit PLL_FINAL_MAG.spice (1)(12 instances)
Flattening unmatched subcell p3_gen_magic in circuit PLL_FINAL_MAG.spice (1)(3 instances)
Flattening unmatched subcell AND2_magic in circuit PLL_FINAL_MAG.spice (1)(6 instances)
Flattening unmatched subcell pmos_3p3_VZX6F7 in circuit PLL_FINAL_MAG.spice (1)(18 instances)
Flattening unmatched subcell nmos_3p3_F2UGVV in circuit PLL_FINAL_MAG.spice (1)(6 instances)
Flattening unmatched subcell nmos_3p3_A2UGVV in circuit PLL_FINAL_MAG.spice (1)(18 instances)
Flattening unmatched subcell xnor_magic in circuit PLL_FINAL_MAG.spice (1)(21 instances)
Flattening unmatched subcell pmos_3p3_VZX6F7 in circuit PLL_FINAL_MAG.spice (1)(84 instances)
Flattening unmatched subcell inverter_magic in circuit PLL_FINAL_MAG.spice (1)(45 instances)
Flattening unmatched subcell pmos_3p3_VH67F7 in circuit PLL_FINAL_MAG.spice (1)(45 instances)
Flattening unmatched subcell nmos_3p3_F2UGVV in circuit PLL_FINAL_MAG.spice (1)(45 instances)
Flattening unmatched subcell nmos_3p3_A2UGVV in circuit PLL_FINAL_MAG.spice (1)(84 instances)
Flattening unmatched subcell x3_inp_AND_magic in circuit PLL_FINAL_MAG.spice (1)(6 instances)
Flattening unmatched subcell pmos_3p3_V9Y6F7 in circuit PLL_FINAL_MAG.spice (1)(48 instances)
Flattening unmatched subcell nmos_3p3_A2UGVV in circuit PLL_FINAL_MAG.spice (1)(60 instances)
Flattening unmatched subcell pmos_3p3_Z9Y6F7 in circuit PLL_FINAL_MAG.spice (1)(12 instances)
Flattening unmatched subcell neg_DFF_magic in circuit PLL_FINAL_MAG.spice (1)(3 instances)
Flattening unmatched subcell tg_magic in circuit PLL_FINAL_MAG.spice (1)(12 instances)
Flattening unmatched subcell pmos_3p3_VRY6F7 in circuit PLL_FINAL_MAG.spice (1)(12 instances)
Flattening unmatched subcell inverter_magic in circuit PLL_FINAL_MAG.spice (1)(27 instances)
Flattening unmatched subcell pmos_3p3_VH67F7 in circuit PLL_FINAL_MAG.spice (1)(27 instances)
Flattening unmatched subcell nmos_3p3_F2UGVV in circuit PLL_FINAL_MAG.spice (1)(27 instances)
Flattening unmatched subcell nmos_3p3_G2UGVV in circuit PLL_FINAL_MAG.spice (1)(12 instances)
Flattening unmatched subcell PFD_T2 in circuit PLL_FINAL_MAG.spice (1)(1 instance)
Flattening unmatched subcell INV_mag in circuit PLL_FINAL_MAG.spice (1)(2 instances)
Flattening unmatched subcell nmos_3p3_MGEA4B in circuit PLL_FINAL_MAG.spice (1)(2 instances)
Flattening unmatched subcell pmos_3p3_KG2TLV in circuit PLL_FINAL_MAG.spice (1)(2 instances)
Flattening unmatched subcell PFD_2 in circuit PLL_FINAL_MAG.spice (1)(1 instance)
Flattening unmatched subcell nmos_3p3_3JEA4B in circuit PLL_FINAL_MAG.spice (1)(3 instances)
Flattening unmatched subcell nmos_3p3_8FEA4B in circuit PLL_FINAL_MAG.spice (1)(4 instances)
Flattening unmatched subcell pmos_3p3_KG2TLV in circuit PLL_FINAL_MAG.spice (1)(3 instances)
Flattening unmatched subcell pmos_3p3_K83TLV in circuit PLL_FINAL_MAG.spice (1)(1 instance)
Flattening unmatched subcell pmos_3p3_HMK9E7 in circuit PLL_FINAL_MAG.spice (1)(1 instance)
Flattening unmatched subcell PFD_2_down in circuit PLL_FINAL_MAG.spice (1)(1 instance)
Flattening unmatched subcell pmos_3p3_K82TLV in circuit PLL_FINAL_MAG.spice (1)(1 instance)
Flattening unmatched subcell nmos_3p3_3JEA4B in circuit PLL_FINAL_MAG.spice (1)(3 instances)
Flattening unmatched subcell nmos_3p3_8FEA4B in circuit PLL_FINAL_MAG.spice (1)(4 instances)
Flattening unmatched subcell pmos_3p3_KG2TLV in circuit PLL_FINAL_MAG.spice (1)(5 instances)
Flattening unmatched subcell pmos_3p3_HMK9E7 in circuit PLL_FINAL_MAG.spice (1)(1 instance)
Flattening unmatched subcell INV_2 in circuit PLL_FINAL_MAG.spice (1)(2 instances)
Flattening unmatched subcell nmos_3p3_6FEA4B in circuit PLL_FINAL_MAG.spice (1)(2 instances)
Flattening unmatched subcell pmos_3p3_KYEELV in circuit PLL_FINAL_MAG.spice (1)(2 instances)
Flattening unmatched subcell VCO_DFF_C in circuit PLL_FINAL_MAG.spice (1)(1 instance)
Flattening unmatched subcell VCO_C in circuit PLL_FINAL_MAG.spice (1)(1 instance)
Flattening unmatched subcell DelayCell_mag in circuit PLL_FINAL_MAG.spice (1)(2 instances)
Flattening unmatched subcell NMOS_Pairs in circuit PLL_FINAL_MAG.spice (1)(2 instances)
Flattening unmatched subcell nmos_3p3_AG6HDQ in circuit PLL_FINAL_MAG.spice (1)(60 instances)
Flattening unmatched subcell nmos_3p3_FG6HDQ in circuit PLL_FINAL_MAG.spice (1)(10 instances)
Flattening unmatched subcell nmos_3p3_VB6HDQ in circuit PLL_FINAL_MAG.spice (1)(10 instances)
Flattening unmatched subcell VCTRL_mag in circuit PLL_FINAL_MAG.spice (1)(2 instances)
Flattening unmatched subcell pmos_3p3_HMKTA7 in circuit PLL_FINAL_MAG.spice (1)(68 instances)
Flattening unmatched subcell pmos_3p3_HVHTA7 in circuit PLL_FINAL_MAG.spice (1)(20 instances)
Flattening unmatched subcell INV_2 in circuit PLL_FINAL_MAG.spice (1)(6 instances)
Flattening unmatched subcell nmos_3p3_6FEA4B in circuit PLL_FINAL_MAG.spice (1)(6 instances)
Flattening unmatched subcell pmos_3p3_KYEELV in circuit PLL_FINAL_MAG.spice (1)(6 instances)
Flattening unmatched subcell DFF_3_mag in circuit PLL_FINAL_MAG.spice (1)(1 instance)
Flattening unmatched subcell INV_2 in circuit PLL_FINAL_MAG.spice (1)(6 instances)
Flattening unmatched subcell nmos_3p3_6FEA4B in circuit PLL_FINAL_MAG.spice (1)(6 instances)
Flattening unmatched subcell pmos_3p3_KYEELV in circuit PLL_FINAL_MAG.spice (1)(6 instances)

Class PLL_FINAL_SCH.spice (0):  Merged 33 parallel devices.
Class PLL_FINAL_MAG.spice (1):  Merged 5560 parallel devices.
Subcircuit summary:
Circuit 1: PLL_FINAL_SCH.spice             |Circuit 2: PLL_FINAL_MAG.spice             
-------------------------------------------|-------------------------------------------
nfet_03v3 (1521->1512)                     |nfet_03v3 (3312->1512)                     
pfet_03v3 (1526->1502)                     |pfet_03v3 (5262->1502)                     
A_MUX (7)                                  |A_MUX (7)                                  
Buffer_V_2 (2)                             |Buffer_V_2 (2)                             
TR_Gate (4)                                |Tr_Gate (4)                                
cap_240p (1)                               |cap_240p (1)                               
Res_74k (1)                                |RES_74k (1)                                
cap_11p (1)                                |cap_11p (1)                                
Number of devices: 3030                    |Number of devices: 3030                    
Number of nets: 1585                       |Number of nets: 1585                       
---------------------------------------------------------------------------------------
Netlists match uniquely.
Cells have no pins;  pin matching not needed.
Device classes PLL_FINAL_SCH.spice and PLL_FINAL_MAG.spice are equivalent.

Final result: Circuits match uniquely.
.

The following cells had property errors:
 cap_240p
 Res_74k
