Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Mar 28 17:13:12 2021
| Host         : Thunderbolt running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|    16+ |           12 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             128 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             170 |           26 |
| Yes          | No                    | No                     |             162 |           25 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-----------------------------------+--------------------------------------------+------------------+----------------+
|      Clock Signal     |           Enable Signal           |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+-----------------------+-----------------------------------+--------------------------------------------+------------------+----------------+
| ~clk625_BUFG          |                                   |                                            |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG  | vdispseg/an[3]_i_1_n_0            |                                            |                3 |             20 |
|  CLK100MHZ_IBUF_BUFG  |                                   | sample_clk/new_clk                         |                3 |             22 |
|  CLK100MHZ_IBUF_BUFG  |                                   | J_MIC_Pin1_OBUF_BUFG                       |                3 |             24 |
|  J_MIC_Pin1_OBUF_BUFG | vdisp/max[11]_i_2_n_0             | vdisp/max[11]_i_1_n_0                      |                5 |             24 |
| ~ac/J_MIC_Pin4_OBUF   |                                   |                                            |                3 |             24 |
| ~clk625_BUFG          |                                   | DM0/Oled_Display/frame_counter[16]_i_1_n_0 |                5 |             34 |
|  J_MIC_Pin1_OBUF_BUFG | vdisp/lights[15]_i_1_n_0          |                                            |                8 |             38 |
| ~clk625_BUFG          | DM0/Oled_Display/delay[0]_i_1_n_0 |                                            |                5 |             40 |
|  J_MIC_Pin1_OBUF_BUFG |                                   |                                            |                7 |             44 |
|  CLK100MHZ_IBUF_BUFG  |                                   |                                            |                9 |             58 |
| ~clk625_BUFG          | DM0/Oled_Display/state            |                                            |                9 |             64 |
| ~clk625_BUFG          |                                   | DM0/Oled_Display/spi_word[39]_i_1_n_0      |               15 |             90 |
+-----------------------+-----------------------------------+--------------------------------------------+------------------+----------------+


