//
// ( SPEEDGRADE   "sg6" )
//
// Slow Corner: 1100mV 85C
//
( DELAYFILE
    (SDFVERSION   "3.0")
    (DESIGN       "top")
    (DATE         "Sun Nov  6 20:54:29 2022")
    (VENDOR       "SHENZHEN PANGO MICROSYSTEMS, INC.")
    (PROGRAM      "Fabric Compiler")
    (VERSION      "2020.3-Lite<build 71107>")
    (DIVIDER      /)
    (TIMESCALE    1 ps)

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_36\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (979) (791) )
                    ( PORT I1 (839) (654) )
                    ( PORT I2 (984) (762) )
                    ( PORT I3 (827) (621) )
                    ( PORT I4 (1160) (847) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_36\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (835) (676) )
                    ( PORT I1 (1028) (770) )
                    ( PORT I2 (987) (763) )
                    ( PORT I3 (827) (621) )
                    ( PORT I4 (992) (816) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_36\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (987) (763) )
                    ( PORT I1 (876) (707) )
                    ( PORT I2 (1013) (816) )
                    ( PORT I3 (827) (621) )
                    ( PORT I4 (1160) (847) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_36\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (971) (790) )
                    ( PORT I1 (843) (690) )
                    ( PORT I2 (1008) (816) )
                    ( PORT I3 (1161) (865) )
                    ( PORT I4 (696) (533) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_26_36\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1060) (877) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_26_36\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1060) (877) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_26_36\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (887) (727) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_48\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (675) (486) )
                    ( PORT I1 (797) (593) )
                    ( PORT I2 (687) (494) )
                    ( PORT I3 (658) (529) )
                    ( PORT I4 (939) (681) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_48\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (807) (628) )
                    ( PORT I1 (820) (607) )
                    ( PORT I2 (687) (494) )
                    ( PORT I3 (675) (486) )
                    ( PORT I4 (797) (593) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_48\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1011) (722) )
                    ( PORT I1 (943) (738) )
                    ( PORT I2 (687) (494) )
                    ( PORT I3 (675) (486) )
                    ( PORT I4 (797) (593) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_48\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (797) (593) )
                    ( PORT I1 (676) (485) )
                    ( PORT I2 (963) (768) )
                    ( PORT I3 (687) (494) )
                    ( PORT I4 (844) (608) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_26_48\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (898) (741) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_26_48\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (898) (741) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_26_48\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (569) (473) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_56\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (436) (339) )
                    ( PORT I4 (759) (569) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_56\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (293) (210) )
                    ( PORT I4 (759) (569) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_56\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (759) (569) )
                    ( PORT I4 (586) (445) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_68\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1096) (951) )
                    ( PORT I1 (466) (339) )
                    ( PORT I2 (599) (430) )
                    ( PORT I3 (437) (300) )
                    ( PORT I4 (260) (164) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_68\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1227) (1039) )
                    ( PORT I1 (597) (424) )
                    ( PORT I2 (599) (430) )
                    ( PORT I3 (437) (300) )
                    ( PORT I4 (260) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_26_72\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (534) (423) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_72\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1802) (1778) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_72\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1802) (1778) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_72\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1802) (1778) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_72\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1802) (1778) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_26_72\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (594) (423) )
                    ( PORT I1 (431) (286) )
                    ( PORT I4 (293) (216) )
                    ( IOPATH I0 S (136) (150) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                    ( IOPATH I1 COUT (233) (231) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_26_72\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (594) (423) )
                    ( PORT I1 (431) (286) )
                    ( PORT I2 (269) (165) )
                    ( PORT I4 (287) (215) )
                    ( IOPATH I0 S (139) (152) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I2 COUT (352) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_26_72\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (268) (165) )
                    ( PORT I3 (423) (304) )
                    ( PORT I4 (759) (596) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH I3 COUT (363) (307) )
                    ( IOPATH CIN S (138) (164) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_26_72\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (444) (339) )
                    ( PORT I3 (423) (304) )
                    ( PORT I4 (587) (429) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_26_72\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (393) (311) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_26_72\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_26_76\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_76\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1807) (1783) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_76\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1807) (1783) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_76\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1807) (1783) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_26_76\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (269) (165) )
                    ( PORT I3 (433) (299) )
                    ( PORT I4 (429) (286) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (147) )
                    ( IOPATH I4 COUT (50) (53) )
                    ( IOPATH CIN COUT (58) (61) )
                    ( IOPATH I1 COUT (334) (320) )
                    ( IOPATH I3 COUT (438) (392) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_26_76\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (264) (164) )
                    ( PORT I3 (433) (299) )
                    ( PORT I4 (429) (286) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN S (50) (53) )
                    ( IOPATH CIN COUT (58) (61) )
                    ( IOPATH I4 COUT (208) (229) )
                    ( IOPATH I1 COUT (339) (344) )
                    ( IOPATH I3 COUT (440) (413) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_26_76\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (270) (165) )
                    ( PORT I3 (433) (299) )
                    ( PORT I4 (429) (286) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN S (58) (61) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_26_76\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_26_80\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (378) (312) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_80\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1812) (1788) )
                    ( PORT D (341) (287) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_80\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1812) (1788) )
                    ( PORT D (344) (288) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_80\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (305) (212) )
                    ( PORT I1 (266) (164) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_80\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (266) (164) )
                    ( PORT I4 (436) (300) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_26_80\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1007) (855) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_26_80\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_84\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1817) (1793) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_84\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1817) (1793) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_84\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (1399) (1207) )
                    ( PORT I4 (1266) (1140) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_84\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (262) (164) )
                    ( PORT I3 (432) (300) )
                    ( PORT I4 (1406) (1210) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_84\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (425) (286) )
                    ( PORT I4 (262) (164) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_84\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (425) (286) )
                    ( PORT I4 (432) (300) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_26_84\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (577) (495) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_26_84\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_88\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1798) )
                    ( PORT D (460) (406) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_88\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1798) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_88\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (603) (436) )
                    ( PORT I4 (613) (500) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_88\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (265) (164) )
                    ( PORT I1 (703) (581) )
                    ( PORT I3 (838) (666) )
                    ( PORT I4 (412) (350) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_26_88\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (823) (691) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_26_88\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_26_92\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1803) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_92\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (764) (554) )
                    ( PORT I4 (418) (303) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_92\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (494) (379) )
                    ( PORT I4 (764) (554) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_92\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (585) (422) )
                    ( PORT I4 (428) (298) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_26_92\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (584) (520) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_26_92\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_96\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1221) (960) )
                    ( PORT I4 (611) (512) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_100\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1374) (1102) )
                    ( PORT I4 (623) (538) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_104\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1083) (853) )
                    ( PORT I4 (611) (499) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_108\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1246) (961) )
                    ( PORT I4 (623) (495) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_112\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I3 (783) (661) )
                    ( PORT I4 (1245) (982) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_112\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1245) (982) )
                    ( PORT I4 (618) (506) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_136\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1402) (1087) )
                    ( PORT I1 (1195) (962) )
                    ( PORT I2 (1183) (972) )
                    ( PORT I3 (1316) (1036) )
                    ( PORT I4 (1025) (831) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_136\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1269) (999) )
                    ( PORT I1 (1315) (1058) )
                    ( PORT I2 (1179) (958) )
                    ( PORT I3 (1195) (962) )
                    ( PORT I4 (1163) (913) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_136\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1037) (826) )
                    ( PORT I1 (1503) (1197) )
                    ( PORT I2 (1396) (1099) )
                    ( PORT I3 (1316) (1036) )
                    ( PORT I4 (1315) (1049) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_26_136\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1035) (825) )
                    ( PORT I1 (1503) (1197) )
                    ( PORT I2 (1184) (959) )
                    ( PORT I3 (1402) (1087) )
                    ( PORT I4 (1195) (1010) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_26_136\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1257) (1048) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_26_136\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1396) (1220) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_26_136\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (910) (776) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_32\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (376) (313) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_32\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1819) (1795) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_32\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1819) (1795) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_32\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1819) (1795) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_32\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1819) (1795) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_32\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (433) (300) )
                    ( PORT I4 (586) (446) )
                    ( IOPATH I0 S (136) (150) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                    ( IOPATH I1 COUT (233) (231) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_32\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (433) (300) )
                    ( PORT I2 (264) (164) )
                    ( PORT I4 (588) (445) )
                    ( IOPATH I0 S (139) (152) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I2 COUT (352) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_32\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I3 (433) (300) )
                    ( PORT I4 (588) (445) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH I3 COUT (363) (307) )
                    ( IOPATH CIN S (138) (164) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_32\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I3 (433) (300) )
                    ( PORT I4 (588) (445) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_30_32\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1485) (1314) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_32\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_36\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_36\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1814) (1790) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_36\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1814) (1790) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_36\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1814) (1790) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_36\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1814) (1790) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_36\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (264) (164) )
                    ( PORT I3 (416) (285) )
                    ( PORT I4 (463) (348) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (147) )
                    ( IOPATH CIN COUT (46) (49) )
                    ( IOPATH I4 COUT (50) (53) )
                    ( IOPATH I1 COUT (323) (308) )
                    ( IOPATH I3 COUT (427) (380) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_36\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (264) (164) )
                    ( PORT I3 (416) (285) )
                    ( PORT I4 (466) (349) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (46) (49) )
                    ( IOPATH CIN S (50) (53) )
                    ( IOPATH I4 COUT (190) (203) )
                    ( IOPATH I1 COUT (316) (320) )
                    ( IOPATH I3 COUT (417) (389) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_36\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (262) (164) )
                    ( PORT I3 (416) (285) )
                    ( PORT I4 (597) (437) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (46) (49) )
                    ( IOPATH I4 COUT (50) (49) )
                    ( IOPATH I1 COUT (168) (155) )
                    ( IOPATH CIN S (76) (87) )
                    ( IOPATH I3 COUT (268) (220) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_36\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I3 (416) (285) )
                    ( PORT I4 (597) (437) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN S (46) (49) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_36\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_40\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (752) (596) )
                    ( PORT I1 (422) (303) )
                    ( PORT I2 (287) (215) )
                    ( PORT I3 (780) (629) )
                    ( PORT I4 (420) (303) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_40\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (582) (428) )
                    ( PORT I1 (428) (286) )
                    ( PORT I2 (453) (334) )
                    ( PORT I3 (286) (215) )
                    ( PORT I4 (419) (303) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_41\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (988) (732) )
                    ( PORT I1 (853) (623) )
                    ( PORT I2 (1134) (898) )
                    ( PORT I3 (1015) (743) )
                    ( PORT I4 (818) (626) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_41\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (988) (732) )
                    ( PORT I1 (1134) (898) )
                    ( PORT I2 (853) (623) )
                    ( PORT I3 (1015) (743) )
                    ( PORT I4 (818) (626) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_41\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (882) (655) )
                    ( PORT I1 (997) (794) )
                    ( PORT I2 (1005) (820) )
                    ( PORT I3 (987) (750) )
                    ( PORT I4 (722) (535) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_41\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (988) (732) )
                    ( PORT I1 (1344) (1043) )
                    ( PORT I2 (853) (623) )
                    ( PORT I3 (1001) (800) )
                    ( PORT I4 (852) (703) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_41\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (908) (739) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_41\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (908) (739) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_41\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (609) (549) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_44\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (375) (297) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_44\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1804) (1780) )
                    ( PORT D (338) (272) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_44\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1804) (1780) )
                    ( PORT D (375) (332) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_30_44\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1323) (1132) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_44\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_48\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (820) (618) )
                    ( PORT I1 (687) (494) )
                    ( PORT I2 (814) (592) )
                    ( PORT I3 (717) (528) )
                    ( PORT I4 (1325) (1049) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_48\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (849) (605) )
                    ( PORT I1 (805) (615) )
                    ( PORT I2 (823) (613) )
                    ( PORT I3 (687) (494) )
                    ( PORT I4 (1271) (1025) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_48\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (797) (593) )
                    ( PORT I1 (828) (627) )
                    ( PORT I2 (554) (406) )
                    ( PORT I3 (849) (605) )
                    ( PORT I4 (1003) (734) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_48\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1126) (808) )
                    ( PORT I1 (828) (627) )
                    ( PORT I2 (687) (494) )
                    ( PORT I3 (1013) (825) )
                    ( PORT I4 (977) (768) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_48\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (730) (606) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_48\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (846) (693) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_48\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (727) (592) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_49\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (717) (528) )
                    ( PORT I1 (822) (626) )
                    ( PORT I2 (687) (494) )
                    ( PORT I3 (681) (525) )
                    ( PORT I4 (953) (706) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_49\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (823) (613) )
                    ( PORT I1 (849) (605) )
                    ( PORT I2 (695) (539) )
                    ( PORT I3 (687) (494) )
                    ( PORT I4 (1117) (867) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_49\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (554) (406) )
                    ( PORT I1 (828) (627) )
                    ( PORT I2 (797) (593) )
                    ( PORT I3 (849) (605) )
                    ( PORT I4 (1003) (734) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_49\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (985) (790) )
                    ( PORT I1 (828) (627) )
                    ( PORT I2 (687) (494) )
                    ( PORT I3 (849) (605) )
                    ( PORT I4 (844) (613) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_49\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (846) (693) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_49\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (846) (693) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_49\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (769) (685) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_53\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (814) (612) )
                    ( PORT I1 (774) (571) )
                    ( PORT I2 (807) (629) )
                    ( PORT I3 (672) (487) )
                    ( PORT I4 (917) (704) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_53\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (796) (574) )
                    ( PORT I1 (774) (571) )
                    ( PORT I2 (807) (629) )
                    ( PORT I3 (819) (621) )
                    ( PORT I4 (917) (704) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_53\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (774) (571) )
                    ( PORT I1 (818) (615) )
                    ( PORT I2 (807) (629) )
                    ( PORT I3 (803) (575) )
                    ( PORT I4 (917) (704) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_53\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (635) (489) )
                    ( PORT I1 (835) (607) )
                    ( PORT I2 (807) (629) )
                    ( PORT I3 (802) (610) )
                    ( PORT I4 (641) (484) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_53\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (766) (652) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_53\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1053) (864) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_53\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (559) (475) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_56\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (395) (326) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_56\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1789) (1765) )
                    ( PORT D (354) (300) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_30_56\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1320) (1115) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_56\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_57\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (612) (445) )
                    ( PORT I4 (425) (298) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_64\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_64\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1789) (1765) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_64\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1789) (1765) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_64\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1789) (1765) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_64\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1789) (1765) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_64\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (639) (448) )
                    ( PORT I3 (265) (165) )
                    ( PORT I4 (265) (164) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_64\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (639) (448) )
                    ( PORT I2 (265) (164) )
                    ( PORT I3 (265) (165) )
                    ( PORT I4 (265) (164) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_64\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (265) (164) )
                    ( PORT I1 (639) (448) )
                    ( PORT I2 (265) (164) )
                    ( PORT I3 (265) (165) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_64\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (639) (448) )
                    ( PORT I4 (265) (165) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_64\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_68\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (378) (312) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_68\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1794) (1770) )
                    ( PORT D (350) (286) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_68\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (584) (432) )
                    ( PORT I1 (594) (423) )
                    ( PORT I2 (635) (415) )
                    ( PORT I3 (581) (412) )
                    ( PORT I4 (530) (399) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_68\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_72\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (217) (176) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_72\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1799) (1775) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_72\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (599) (490) )
                    ( PORT I4 (437) (288) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_72\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (437) (288) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_72\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (265) (164) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (605) (464) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_72\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (264) (164) )
                    ( PORT I4 (743) (589) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_72\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_73\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (217) (176) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_73\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1799) (1775) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_73\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1799) (1775) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_73\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1799) (1775) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_73\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1799) (1775) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_73\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (265) (164) )
                    ( PORT I1 (353) (245) )
                    ( PORT I2 (604) (418) )
                    ( PORT I3 (592) (430) )
                    ( PORT I4 (431) (305) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_73\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (588) (412) )
                    ( PORT I1 (661) (469) )
                    ( PORT I2 (604) (418) )
                    ( PORT I3 (464) (289) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_73\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (265) (164) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (437) (288) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_73\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (265) (164) )
                    ( PORT I4 (437) (288) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_30_73\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1353) (1200) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_73\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_80\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (529) (422) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_80\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1809) (1785) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_80\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1809) (1785) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_80\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (621) (457) )
                    ( PORT I1 (640) (451) )
                    ( PORT I2 (503) (382) )
                    ( PORT I4 (1088) (964) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_80\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (664) (531) )
                    ( PORT I1 (288) (216) )
                    ( PORT I3 (427) (286) )
                    ( PORT I4 (941) (726) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_80\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (427) (286) )
                    ( PORT I1 (826) (674) )
                    ( PORT I2 (421) (304) )
                    ( PORT I4 (941) (726) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_80\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (826) (674) )
                    ( PORT I2 (421) (304) )
                    ( PORT I3 (427) (286) )
                    ( PORT I4 (970) (775) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_30_80\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (978) (840) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_80\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_81\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (987) (852) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_81\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1809) (1785) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_81\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1809) (1785) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_81\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1809) (1785) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_81\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1809) (1785) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_81\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1171) (961) )
                    ( PORT I2 (263) (164) )
                    ( PORT I4 (1188) (954) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_81\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (165) )
                    ( PORT I1 (1144) (948) )
                    ( PORT I4 (1345) (1107) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_81\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1053) (880) )
                    ( PORT I1 (263) (164) )
                    ( PORT I3 (1184) (1023) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I3 Y (303) (256) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_81\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (1010) (866) )
                    ( PORT I4 (1055) (866) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_30_81\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2698) (2354) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_81\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_84\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_84\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1814) (1790) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_84\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1814) (1790) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_84\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (426) (304) )
                    ( PORT I1 (289) (209) )
                    ( PORT I2 (647) (517) )
                    ( PORT I4 (644) (512) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_84\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (421) (286) )
                    ( PORT I1 (668) (504) )
                    ( PORT I3 (426) (304) )
                    ( PORT I4 (775) (612) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_84\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_85\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_85\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1814) (1790) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_85\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1814) (1790) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_85\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1814) (1790) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (49) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_85\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1132) (907) )
                    ( PORT I1 (262) (164) )
                    ( PORT I4 (1207) (1016) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_85\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (1132) (907) )
                    ( PORT I4 (1065) (873) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_85\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (1196) (961) )
                    ( PORT I4 (900) (744) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_85\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (613) (471) )
                    ( PORT I4 (792) (640) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_85\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_88\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1819) (1795) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_88\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (261) (164) )
                    ( PORT I4 (426) (286) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_88\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (579) (423) )
                    ( PORT I1 (680) (527) )
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (648) (468) )
                    ( PORT I4 (424) (298) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_88\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (581) (417) )
                    ( PORT I3 (266) (165) )
                    ( PORT I4 (425) (285) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_88\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (581) (417) )
                    ( PORT I1 (266) (165) )
                    ( PORT I4 (425) (285) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_88\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_89\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (219) (176) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_89\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1819) (1795) )
                    ( PORT D (565) (455) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_30_89\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (777) (647) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_89\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_93\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (754) (577) )
                    ( PORT I4 (827) (705) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_93\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (754) (577) )
                    ( PORT I4 (450) (334) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_96\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (776) (587) )
                    ( PORT I1 (823) (590) )
                    ( PORT I2 (614) (468) )
                    ( PORT I3 (645) (520) )
                    ( PORT I4 (778) (581) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_96\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (692) (502) )
                    ( PORT I1 (778) (581) )
                    ( PORT I2 (614) (468) )
                    ( PORT I3 (835) (669) )
                    ( PORT I4 (776) (587) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_96\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (776) (587) )
                    ( PORT I1 (1181) (924) )
                    ( PORT I2 (614) (468) )
                    ( PORT I3 (1097) (858) )
                    ( PORT I4 (637) (515) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_96\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1097) (858) )
                    ( PORT I1 (823) (590) )
                    ( PORT I2 (614) (468) )
                    ( PORT I3 (638) (519) )
                    ( PORT I4 (819) (679) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_96\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (686) (556) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_96\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (686) (556) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_96\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (523) (451) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_97\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (569) (470) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_97\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1829) (1805) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_97\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1829) (1805) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_97\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1829) (1805) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_97\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1829) (1805) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_97\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (534) (399) )
                    ( PORT I4 (429) (286) )
                    ( IOPATH I0 S (136) (150) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                    ( IOPATH I1 COUT (233) (231) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_97\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (536) (400) )
                    ( PORT I2 (597) (490) )
                    ( PORT I4 (424) (285) )
                    ( IOPATH I0 S (139) (152) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I2 COUT (352) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_97\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (590) (464) )
                    ( PORT I3 (667) (487) )
                    ( PORT I4 (424) (285) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH I3 COUT (363) (307) )
                    ( IOPATH CIN S (138) (164) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_97\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (579) (428) )
                    ( PORT I3 (667) (487) )
                    ( PORT I4 (424) (285) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_30_97\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (835) (699) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_97\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_101\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_101\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1810) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_101\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1810) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_101\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1810) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_101\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1810) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_101\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I3 (643) (468) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (147) )
                    ( IOPATH CIN COUT (46) (49) )
                    ( IOPATH I4 COUT (50) (53) )
                    ( IOPATH I1 COUT (323) (308) )
                    ( IOPATH I3 COUT (427) (380) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_101\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (459) (378) )
                    ( PORT I3 (692) (539) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (46) (49) )
                    ( IOPATH CIN S (50) (53) )
                    ( IOPATH I4 COUT (190) (203) )
                    ( IOPATH I1 COUT (316) (320) )
                    ( IOPATH I3 COUT (417) (389) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_101\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I3 (643) (468) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (46) (49) )
                    ( IOPATH I4 COUT (50) (49) )
                    ( IOPATH I1 COUT (168) (155) )
                    ( IOPATH CIN S (76) (87) )
                    ( IOPATH I3 COUT (268) (220) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_101\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (438) (339) )
                    ( PORT I3 (643) (468) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN S (46) (49) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_101\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_105\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (616) (476) )
                    ( PORT I4 (290) (208) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_105\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (616) (476) )
                    ( PORT I1 (427) (298) )
                    ( PORT I4 (290) (208) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_105\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (431) (299) )
                    ( PORT I4 (431) (299) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH CIN S (235) (253) )
                    ( IOPATH I2 COUT (368) (328) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_105\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (431) (299) )
                    ( PORT I4 (431) (299) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I2 S (381) (357) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (351) (363) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_108\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1092) (836) )
                    ( PORT I4 (868) (710) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_109\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (627) (458) )
                    ( PORT I4 (627) (458) )
                    ( IOPATH I2 S (387) (371) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (86) (92) )
                    ( IOPATH I4 COUT (195) (201) )
                    ( IOPATH I2 COUT (468) (474) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_109\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (669) (470) )
                    ( PORT I4 (669) (470) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH CIN COUT (86) (92) )
                    ( IOPATH CIN S (92) (105) )
                    ( IOPATH I4 COUT (275) (287) )
                    ( IOPATH I2 COUT (499) (511) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_109\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (664) (487) )
                    ( PORT I4 (664) (487) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH CIN S (86) (92) )
                    ( IOPATH CIN COUT (134) (134) )
                    ( IOPATH I4 COUT (156) (172) )
                    ( IOPATH I2 COUT (437) (417) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_109\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (630) (466) )
                    ( PORT I4 (783) (581) )
                    ( IOPATH I2 S (381) (357) )
                    ( IOPATH CIN S (134) (134) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_112\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1163) (926) )
                    ( PORT I1 (835) (668) )
                    ( PORT I2 (961) (772) )
                    ( PORT I3 (1167) (881) )
                    ( PORT I4 (1297) (1033) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_112\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (830) (661) )
                    ( PORT I1 (963) (756) )
                    ( PORT I2 (971) (751) )
                    ( PORT I3 (828) (684) )
                    ( PORT I4 (1037) (787) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_112\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (971) (751) )
                    ( PORT I1 (968) (756) )
                    ( PORT I2 (1035) (787) )
                    ( PORT I3 (1016) (830) )
                    ( PORT I4 (984) (793) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_112\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (963) (756) )
                    ( PORT I1 (1345) (1046) )
                    ( PORT I2 (961) (772) )
                    ( PORT I3 (968) (756) )
                    ( PORT I4 (839) (674) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_112\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (890) (722) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_112\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (890) (722) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_112\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (707) (614) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_113\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (468) (386) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_113\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_113\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_113\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_113\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (649) (457) )
                    ( PORT I1 (642) (451) )
                    ( PORT I2 (425) (298) )
                    ( PORT I4 (686) (515) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_113\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (642) (451) )
                    ( PORT I2 (507) (373) )
                    ( PORT I3 (733) (562) )
                    ( PORT I4 (686) (515) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_113\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (681) (525) )
                    ( PORT I1 (639) (450) )
                    ( PORT I3 (427) (299) )
                    ( PORT I4 (554) (438) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_113\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I3 (1121) (927) )
                    ( PORT I4 (843) (694) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_30_113\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2293) (2021) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_113\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_117\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (672) (540) )
                    ( PORT I4 (1254) (973) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_124\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1507) (1185) )
                    ( PORT I1 (880) (711) )
                    ( PORT I2 (994) (797) )
                    ( PORT I3 (1013) (777) )
                    ( PORT I4 (1131) (900) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_124\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1507) (1185) )
                    ( PORT I1 (1162) (917) )
                    ( PORT I2 (994) (797) )
                    ( PORT I3 (1013) (777) )
                    ( PORT I4 (1131) (900) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_124\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (881) (700) )
                    ( PORT I1 (1162) (917) )
                    ( PORT I2 (994) (797) )
                    ( PORT I3 (1507) (1185) )
                    ( PORT I4 (1148) (933) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_124\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1013) (777) )
                    ( PORT I1 (1162) (917) )
                    ( PORT I2 (994) (797) )
                    ( PORT I3 (1507) (1185) )
                    ( PORT I4 (1131) (900) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_124\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1075) (909) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_124\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1074) (886) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_124\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (900) (778) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_125\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1013) (799) )
                    ( PORT I1 (1391) (1036) )
                    ( PORT I2 (994) (797) )
                    ( PORT I3 (1013) (777) )
                    ( PORT I4 (1157) (937) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_125\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1013) (799) )
                    ( PORT I1 (1391) (1036) )
                    ( PORT I2 (994) (797) )
                    ( PORT I3 (1013) (777) )
                    ( PORT I4 (1131) (900) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_125\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (881) (700) )
                    ( PORT I1 (1259) (959) )
                    ( PORT I2 (861) (709) )
                    ( PORT I3 (1013) (799) )
                    ( PORT I4 (1130) (903) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_125\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1000) (812) )
                    ( PORT I1 (1162) (917) )
                    ( PORT I2 (994) (797) )
                    ( PORT I3 (1013) (777) )
                    ( PORT I4 (1374) (1097) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_125\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1205) (983) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_125\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1074) (886) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_125\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (900) (778) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_128\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1227) (916) )
                    ( PORT I1 (1165) (921) )
                    ( PORT I2 (1162) (910) )
                    ( PORT I3 (999) (797) )
                    ( PORT I4 (1322) (1063) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_128\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1165) (921) )
                    ( PORT I1 (1439) (1116) )
                    ( PORT I2 (1162) (910) )
                    ( PORT I3 (999) (797) )
                    ( PORT I4 (1322) (1063) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_128\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1096) (828) )
                    ( PORT I1 (1026) (831) )
                    ( PORT I2 (1013) (799) )
                    ( PORT I3 (1030) (833) )
                    ( PORT I4 (1157) (945) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_128\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1155) (933) )
                    ( PORT I1 (1227) (916) )
                    ( PORT I2 (1162) (910) )
                    ( PORT I3 (999) (797) )
                    ( PORT I4 (1165) (921) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_128\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (919) (810) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_128\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1053) (882) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_128\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (774) (689) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_136\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1195) (962) )
                    ( PORT I1 (1241) (991) )
                    ( PORT I2 (1180) (961) )
                    ( PORT I3 (1547) (1161) )
                    ( PORT I4 (1184) (964) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_136\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1565) (1209) )
                    ( PORT I1 (1169) (931) )
                    ( PORT I2 (1180) (961) )
                    ( PORT I3 (1195) (962) )
                    ( PORT I4 (1187) (960) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_136\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1062) (874) )
                    ( PORT I1 (1047) (873) )
                    ( PORT I2 (1169) (931) )
                    ( PORT I3 (1406) (1089) )
                    ( PORT I4 (1187) (960) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_136\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1547) (1161) )
                    ( PORT I1 (1195) (962) )
                    ( PORT I2 (1180) (961) )
                    ( PORT I3 (1169) (931) )
                    ( PORT I4 (1187) (960) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_136\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1218) (1019) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_136\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1087) (930) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_136\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (935) (826) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_140\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1200) (941) )
                    ( PORT I1 (1421) (1068) )
                    ( PORT I2 (1180) (961) )
                    ( PORT I3 (1178) (980) )
                    ( PORT I4 (1208) (1002) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_140\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1194) (965) )
                    ( PORT I1 (1200) (941) )
                    ( PORT I2 (1180) (961) )
                    ( PORT I3 (1264) (999) )
                    ( PORT I4 (1208) (941) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_140\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1068) (864) )
                    ( PORT I1 (1208) (941) )
                    ( PORT I2 (1180) (961) )
                    ( PORT I3 (1421) (1068) )
                    ( PORT I4 (1493) (1224) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_140\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1421) (1068) )
                    ( PORT I1 (1208) (941) )
                    ( PORT I2 (1180) (961) )
                    ( PORT I3 (1200) (941) )
                    ( PORT I4 (1362) (1136) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_140\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1254) (1055) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_140\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1083) (942) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_140\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1078) (940) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_144\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1463) (1207) )
                    ( PORT I1 (1189) (961) )
                    ( PORT I2 (1574) (1210) )
                    ( PORT I3 (1328) (1081) )
                    ( PORT I4 (1235) (990) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_144\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1271) (992) )
                    ( PORT I1 (1186) (960) )
                    ( PORT I2 (1189) (961) )
                    ( PORT I3 (1328) (1081) )
                    ( PORT I4 (1330) (1098) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_144\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1344) (1141) )
                    ( PORT I1 (1186) (960) )
                    ( PORT I2 (1445) (1116) )
                    ( PORT I3 (1189) (961) )
                    ( PORT I4 (1489) (1223) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_30_144\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1189) (961) )
                    ( PORT I1 (1186) (960) )
                    ( PORT I2 (1328) (1081) )
                    ( PORT I3 (1575) (1193) )
                    ( PORT I4 (1463) (1207) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_144\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1265) (1063) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_144\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1134) (974) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_30_144\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (945) (850) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_169\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (579) (486) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_169\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1804) (1780) )
                    ( PORT D (788) (679) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_169\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1804) (1780) )
                    ( PORT D (1091) (963) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_169\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1804) (1780) )
                    ( PORT D (927) (778) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_169\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1804) (1780) )
                    ( PORT D (1360) (1161) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_169\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (165) )
                    ( PORT I4 (419) (303) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_169\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (264) (165) )
                    ( PORT I1 (479) (332) )
                    ( PORT I4 (930) (739) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_169\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (347) (244) )
                    ( PORT I4 (930) (739) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH CIN S (235) (253) )
                    ( IOPATH I1 COUT (260) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_169\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (861) (632) )
                    ( PORT I4 (930) (739) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (351) (363) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_30_169\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1598) (1383) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_169\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_172\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1799) (1775) )
                    ( PORT D (598) (503) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_172\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1799) (1775) )
                    ( PORT D (528) (444) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_172\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1799) (1775) )
                    ( PORT D (770) (638) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_172\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1799) (1775) )
                    ( PORT D (698) (558) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_172\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (658) (468) )
                    ( PORT I1 (575) (428) )
                    ( PORT I2 (293) (209) )
                    ( PORT I3 (592) (418) )
                    ( IOPATH I0 COUT (154) (151) )
                    ( IOPATH I1 COUT (212) (211) )
                    ( IOPATH I3 COUT (316) (315) )
                    ( IOPATH I2 COUT (320) (319) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_172\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (443) (346) )
                    ( PORT I1 (818) (600) )
                    ( PORT I2 (718) (552) )
                    ( PORT I3 (262) (164) )
                    ( IOPATH CIN COUT (154) (151) )
                    ( IOPATH I0 COUT (270) (266) )
                    ( IOPATH I1 COUT (313) (309) )
                    ( IOPATH I3 COUT (414) (410) )
                    ( IOPATH I2 COUT (419) (415) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_172\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (415) (303) )
                    ( PORT I1 (285) (208) )
                    ( PORT I2 (261) (164) )
                    ( PORT I3 (422) (285) )
                    ( IOPATH CIN COUT (154) (151) )
                    ( IOPATH I0 COUT (185) (187) )
                    ( IOPATH I1 COUT (250) (228) )
                    ( IOPATH I3 COUT (354) (295) )
                    ( IOPATH I2 COUT (358) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_172\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (260) (164) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (261) (164) )
                    ( PORT I3 (462) (368) )
                    ( IOPATH I0 COUT (335) (300) )
                    ( IOPATH I1 COUT (403) (342) )
                    ( IOPATH I2 COUT (509) (428) )
                    ( IOPATH I3 COUT (505) (407) )
                    ( IOPATH CIN COUT (154) (151) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_30_172\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1593) (1398) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_172\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_173\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (432) (343) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_173\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1799) (1775) )
                    ( PORT D (755) (641) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_173\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1799) (1775) )
                    ( PORT D (359) (323) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_173\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1799) (1775) )
                    ( PORT D (181) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_173\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1799) (1775) )
                    ( PORT D (358) (322) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_173\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (592) (476) )
                    ( PORT I4 (781) (621) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (86) (92) )
                    ( IOPATH I4 COUT (195) (201) )
                    ( IOPATH I1 COUT (360) (366) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_173\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (522) (397) )
                    ( PORT I4 (781) (621) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (86) (92) )
                    ( IOPATH CIN S (92) (105) )
                    ( IOPATH I4 COUT (275) (287) )
                    ( IOPATH I1 COUT (393) (405) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_173\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I3 (287) (215) )
                    ( PORT I4 (781) (621) )
                    ( IOPATH I3 S (384) (348) )
                    ( IOPATH CIN S (86) (92) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_173\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_176\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1794) (1770) )
                    ( PORT D (975) (853) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_176\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1794) (1770) )
                    ( PORT D (609) (535) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_176\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_177\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_177\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1794) (1770) )
                    ( PORT D (343) (288) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_177\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1794) (1770) )
                    ( PORT D (337) (287) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_30_177\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1794) (1770) )
                    ( PORT D (494) (398) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_177\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (747) (591) )
                    ( PORT I1 (636) (467) )
                    ( PORT I2 (571) (427) )
                    ( PORT I3 (492) (384) )
                    ( IOPATH I0 COUT (154) (151) )
                    ( IOPATH I1 COUT (212) (211) )
                    ( IOPATH I3 COUT (316) (315) )
                    ( IOPATH I2 COUT (320) (319) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_177\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (820) (600) )
                    ( PORT I1 (522) (397) )
                    ( PORT I2 (421) (285) )
                    ( PORT I3 (658) (485) )
                    ( IOPATH CIN COUT (154) (151) )
                    ( IOPATH I0 COUT (270) (266) )
                    ( IOPATH I1 COUT (313) (309) )
                    ( IOPATH I3 COUT (414) (410) )
                    ( IOPATH I2 COUT (419) (415) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_177\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (516) (397) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (478) (332) )
                    ( IOPATH CIN COUT (154) (151) )
                    ( IOPATH I0 COUT (185) (187) )
                    ( IOPATH I1 COUT (250) (228) )
                    ( IOPATH I3 COUT (354) (295) )
                    ( IOPATH I2 COUT (358) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_30_177\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (427) (286) )
                    ( PORT I1 (478) (332) )
                    ( PORT I2 (284) (215) )
                    ( PORT I3 (477) (332) )
                    ( IOPATH I0 COUT (335) (300) )
                    ( IOPATH I1 COUT (403) (342) )
                    ( IOPATH I2 COUT (509) (428) )
                    ( IOPATH I3 COUT (505) (407) )
                    ( IOPATH CIN COUT (154) (151) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_30_177\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_40\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1105) (890) )
                    ( PORT I1 (1050) (799) )
                    ( PORT I2 (1032) (770) )
                    ( PORT I3 (1269) (975) )
                    ( PORT I4 (1024) (796) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_40\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (898) (709) )
                    ( PORT I1 (1057) (849) )
                    ( PORT I2 (1032) (770) )
                    ( PORT I3 (1269) (975) )
                    ( PORT I4 (1024) (796) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_40\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1105) (890) )
                    ( PORT I1 (1033) (833) )
                    ( PORT I2 (885) (711) )
                    ( PORT I3 (1223) (926) )
                    ( PORT I4 (1227) (906) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_40\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (891) (708) )
                    ( PORT I1 (972) (802) )
                    ( PORT I2 (1032) (770) )
                    ( PORT I3 (1223) (926) )
                    ( PORT I4 (1227) (906) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_38_40\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (991) (819) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_38_40\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1116) (908) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_38_40\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (817) (701) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_56\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I2 (649) (493) )
                    ( PORT I4 (647) (494) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_64\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (628) (526) )
                    ( PORT I4 (799) (585) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_64\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (471) (391) )
                    ( PORT I3 (684) (542) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (339) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_68\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (650) (467) )
                    ( PORT I4 (631) (483) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_68\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (628) (493) )
                    ( PORT I4 (650) (467) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_72\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (540) (398) )
                    ( PORT I1 (944) (723) )
                    ( PORT I2 (506) (388) )
                    ( PORT I4 (639) (476) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_72\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (636) (455) )
                    ( PORT I4 (491) (391) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_80\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1803) (1779) )
                    ( PORT D (663) (540) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_80\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (261) (164) )
                    ( PORT I4 (602) (473) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_38_80\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (723) (612) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_38_80\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_84\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (778) (580) )
                    ( PORT I4 (596) (482) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_84\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (778) (580) )
                    ( PORT I4 (435) (345) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_92\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (423) (285) )
                    ( PORT I1 (262) (164) )
                    ( PORT I2 (855) (640) )
                    ( PORT I3 (698) (552) )
                    ( PORT I4 (425) (286) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_92\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (287) (215) )
                    ( PORT I1 (262) (164) )
                    ( PORT I2 (828) (647) )
                    ( PORT I3 (823) (633) )
                    ( PORT I4 (425) (286) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_96\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1823) (1799) )
                    ( PORT D (579) (473) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_96\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1009) (755) )
                    ( PORT I1 (1090) (878) )
                    ( PORT I2 (867) (675) )
                    ( PORT I3 (824) (640) )
                    ( PORT I4 (833) (658) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_96\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (898) (672) )
                    ( PORT I1 (824) (640) )
                    ( PORT I2 (980) (768) )
                    ( PORT I3 (1009) (755) )
                    ( PORT I4 (837) (659) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_96\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1067) (809) )
                    ( PORT I1 (845) (658) )
                    ( PORT I2 (970) (747) )
                    ( PORT I3 (824) (640) )
                    ( PORT I4 (1009) (755) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_96\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (970) (747) )
                    ( PORT I1 (844) (659) )
                    ( PORT I2 (877) (678) )
                    ( PORT I3 (824) (640) )
                    ( PORT I4 (1029) (760) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_38_96\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (728) (620) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_38_96\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (728) (620) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_38_96\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (860) (696) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_38_96\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (573) (478) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_38_96\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_108\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1016) (799) )
                    ( PORT I1 (1153) (928) )
                    ( PORT I2 (1054) (803) )
                    ( PORT I3 (1059) (860) )
                    ( PORT I4 (1217) (905) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_108\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1153) (928) )
                    ( PORT I1 (1063) (808) )
                    ( PORT I2 (894) (709) )
                    ( PORT I3 (922) (726) )
                    ( PORT I4 (1016) (799) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_108\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1016) (799) )
                    ( PORT I1 (1020) (840) )
                    ( PORT I2 (1054) (803) )
                    ( PORT I3 (1025) (797) )
                    ( PORT I4 (1085) (828) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_108\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1025) (797) )
                    ( PORT I1 (924) (776) )
                    ( PORT I2 (1054) (803) )
                    ( PORT I3 (885) (711) )
                    ( PORT I4 (1217) (905) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_38_108\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1077) (893) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_38_108\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1077) (893) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_38_108\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (951) (786) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_38_112\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (382) (298) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_112\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_112\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_112\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_112\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_112\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (435) (286) )
                    ( PORT I1 (424) (286) )
                    ( PORT I3 (660) (481) )
                    ( PORT I4 (585) (422) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_112\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (288) (215) )
                    ( PORT I1 (424) (286) )
                    ( PORT I3 (656) (480) )
                    ( PORT I4 (585) (422) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_112\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (435) (286) )
                    ( PORT I1 (424) (286) )
                    ( PORT I3 (652) (479) )
                    ( PORT I4 (593) (481) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_112\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (287) (215) )
                    ( PORT I1 (435) (286) )
                    ( PORT I3 (617) (442) )
                    ( PORT I4 (585) (422) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_38_112\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2380) (2078) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_38_112\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_128\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1387) (1113) )
                    ( PORT I1 (1222) (969) )
                    ( PORT I2 (1179) (963) )
                    ( PORT I3 (1094) (876) )
                    ( PORT I4 (1432) (1087) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_128\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1266) (1026) )
                    ( PORT I1 (1225) (964) )
                    ( PORT I2 (1179) (963) )
                    ( PORT I3 (1387) (1113) )
                    ( PORT I4 (1622) (1287) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_128\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1301) (999) )
                    ( PORT I1 (1225) (964) )
                    ( PORT I2 (1080) (872) )
                    ( PORT I3 (1255) (1036) )
                    ( PORT I4 (1393) (1091) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_128\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1354) (1075) )
                    ( PORT I1 (1432) (1087) )
                    ( PORT I2 (1243) (993) )
                    ( PORT I3 (1275) (1019) )
                    ( PORT I4 (1219) (969) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_38_128\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1264) (1040) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_38_128\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1266) (1049) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_38_128\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (982) (842) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_144\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1620) (1252) )
                    ( PORT I1 (1405) (1125) )
                    ( PORT I2 (1537) (1249) )
                    ( PORT I3 (1267) (1035) )
                    ( PORT I4 (1548) (1273) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_144\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1489) (1164) )
                    ( PORT I1 (1405) (1125) )
                    ( PORT I2 (1537) (1249) )
                    ( PORT I3 (1541) (1234) )
                    ( PORT I4 (1590) (1259) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_144\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1436) (1186) )
                    ( PORT I1 (1392) (1148) )
                    ( PORT I2 (1274) (1037) )
                    ( PORT I3 (1873) (1434) )
                    ( PORT I4 (1601) (1260) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_144\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1620) (1252) )
                    ( PORT I1 (1405) (1125) )
                    ( PORT I2 (1537) (1249) )
                    ( PORT I3 (1412) (1161) )
                    ( PORT I4 (1427) (1134) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_38_144\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1414) (1197) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_38_144\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1338) (1142) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_38_144\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1153) (1004) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_38_168\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (383) (310) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_168\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1798) (1774) )
                    ( PORT D (975) (820) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_168\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1798) (1774) )
                    ( PORT D (996) (819) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_168\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1798) (1774) )
                    ( PORT D (1121) (957) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_168\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1798) (1774) )
                    ( PORT D (1318) (1145) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_168\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (421) (286) )
                    ( PORT I1 (631) (463) )
                    ( PORT I2 (720) (577) )
                    ( PORT I3 (627) (475) )
                    ( IOPATH I0 COUT (154) (151) )
                    ( IOPATH I1 COUT (212) (211) )
                    ( IOPATH I3 COUT (316) (315) )
                    ( IOPATH I2 COUT (320) (319) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_168\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (418) (303) )
                    ( PORT I1 (422) (304) )
                    ( PORT I2 (447) (339) )
                    ( PORT I3 (663) (471) )
                    ( IOPATH CIN COUT (154) (151) )
                    ( IOPATH I0 COUT (270) (266) )
                    ( IOPATH I1 COUT (313) (309) )
                    ( IOPATH I3 COUT (414) (410) )
                    ( IOPATH I2 COUT (419) (415) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_168\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (564) (437) )
                    ( PORT I1 (799) (624) )
                    ( PORT I2 (421) (285) )
                    ( PORT I3 (627) (475) )
                    ( IOPATH CIN COUT (154) (151) )
                    ( IOPATH I0 COUT (185) (187) )
                    ( IOPATH I1 COUT (250) (228) )
                    ( IOPATH I3 COUT (354) (295) )
                    ( IOPATH I2 COUT (358) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_168\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (569) (427) )
                    ( PORT I1 (566) (410) )
                    ( PORT I2 (622) (474) )
                    ( PORT I3 (659) (502) )
                    ( IOPATH I0 COUT (335) (300) )
                    ( IOPATH I1 COUT (403) (342) )
                    ( IOPATH I2 COUT (509) (428) )
                    ( IOPATH I3 COUT (505) (407) )
                    ( IOPATH CIN COUT (154) (151) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_38_168\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1391) (1243) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_38_168\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_172\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1793) (1769) )
                    ( PORT D (566) (476) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_172\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1793) (1769) )
                    ( PORT D (696) (613) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_172\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1793) (1769) )
                    ( PORT D (397) (319) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_172\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1793) (1769) )
                    ( PORT D (661) (530) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_172\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (621) (462) )
                    ( PORT I4 (600) (490) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_172\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (621) (462) )
                    ( PORT I1 (427) (286) )
                    ( PORT I4 (755) (549) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_172\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (289) (209) )
                    ( PORT I4 (289) (209) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH CIN S (235) (253) )
                    ( IOPATH I2 COUT (368) (328) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_172\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (621) (461) )
                    ( PORT I4 (822) (603) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I2 S (381) (357) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (351) (363) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_38_172\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_176\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1788) (1764) )
                    ( PORT D (833) (682) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_176\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1788) (1764) )
                    ( PORT D (177) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_176\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1788) (1764) )
                    ( PORT D (1103) (912) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_38_176\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1788) (1764) )
                    ( PORT D (590) (539) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_176\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (622) (442) )
                    ( PORT I4 (621) (442) )
                    ( IOPATH I2 S (387) (371) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (86) (92) )
                    ( IOPATH I4 COUT (195) (201) )
                    ( IOPATH I2 COUT (468) (474) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_176\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (430) (299) )
                    ( PORT I4 (447) (333) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH CIN COUT (86) (92) )
                    ( IOPATH CIN S (92) (105) )
                    ( IOPATH I4 COUT (275) (287) )
                    ( IOPATH I2 COUT (499) (511) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_38_176\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (638) (470) )
                    ( PORT I4 (638) (470) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN S (86) (92) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_38_176\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (164) )
                    ( PORT I4 (429) (286) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_38_176\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_33\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1178) (958) )
                    ( PORT I1 (1262) (1011) )
                    ( PORT I2 (1249) (995) )
                    ( PORT I3 (1086) (868) )
                    ( PORT I4 (1250) (994) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_33\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1426) (1110) )
                    ( PORT I1 (1174) (961) )
                    ( PORT I2 (1249) (995) )
                    ( PORT I3 (1086) (868) )
                    ( PORT I4 (1250) (994) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_33\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1063) (859) )
                    ( PORT I1 (1041) (873) )
                    ( PORT I2 (1426) (1110) )
                    ( PORT I3 (1249) (995) )
                    ( PORT I4 (1141) (888) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_33\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1426) (1110) )
                    ( PORT I1 (954) (791) )
                    ( PORT I2 (1056) (835) )
                    ( PORT I3 (1174) (961) )
                    ( PORT I4 (1141) (888) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_42_33\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1138) (962) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_42_33\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1276) (1051) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_42_33\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1118) (941) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_40\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1096) (838) )
                    ( PORT I1 (1064) (832) )
                    ( PORT I2 (1083) (909) )
                    ( PORT I3 (1380) (1034) )
                    ( PORT I4 (1112) (840) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_40\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1092) (860) )
                    ( PORT I1 (1092) (868) )
                    ( PORT I2 (1228) (979) )
                    ( PORT I3 (1096) (838) )
                    ( PORT I4 (1112) (840) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_40\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1105) (890) )
                    ( PORT I1 (1092) (860) )
                    ( PORT I2 (1045) (822) )
                    ( PORT I3 (1295) (1018) )
                    ( PORT I4 (1112) (840) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_40\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1096) (838) )
                    ( PORT I1 (1418) (1102) )
                    ( PORT I2 (1073) (862) )
                    ( PORT I3 (1192) (918) )
                    ( PORT I4 (1112) (840) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_42_40\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1141) (938) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_42_40\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1259) (1048) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_42_40\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (825) (716) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_41\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1096) (838) )
                    ( PORT I1 (1064) (832) )
                    ( PORT I2 (1427) (1095) )
                    ( PORT I3 (1095) (891) )
                    ( PORT I4 (1112) (840) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_41\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1092) (860) )
                    ( PORT I1 (1096) (838) )
                    ( PORT I2 (1228) (979) )
                    ( PORT I3 (1087) (850) )
                    ( PORT I4 (1112) (840) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_41\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1092) (860) )
                    ( PORT I1 (1105) (890) )
                    ( PORT I2 (1112) (840) )
                    ( PORT I3 (942) (772) )
                    ( PORT I4 (1303) (1000) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_41\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1092) (860) )
                    ( PORT I1 (980) (763) )
                    ( PORT I2 (972) (802) )
                    ( PORT I3 (1380) (1034) )
                    ( PORT I4 (1093) (882) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_42_41\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1146) (937) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_42_41\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1259) (1048) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_42_41\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (960) (806) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_68\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (681) (534) )
                    ( PORT I4 (794) (648) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_68\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (681) (534) )
                    ( PORT I4 (777) (599) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_72\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (535) (423) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_72\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1790) (1766) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_72\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1790) (1766) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_72\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1790) (1766) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_72\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1790) (1766) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_72\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (164) )
                    ( PORT I1 (677) (517) )
                    ( PORT I4 (453) (353) )
                    ( IOPATH I0 S (136) (150) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                    ( IOPATH I1 COUT (233) (231) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_72\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (262) (164) )
                    ( PORT I1 (809) (614) )
                    ( PORT I2 (262) (164) )
                    ( PORT I4 (464) (355) )
                    ( IOPATH I0 S (139) (152) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I2 COUT (352) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_72\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (262) (164) )
                    ( PORT I3 (809) (614) )
                    ( PORT I4 (597) (443) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH I3 COUT (363) (307) )
                    ( IOPATH CIN S (138) (164) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_72\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (436) (339) )
                    ( PORT I3 (809) (614) )
                    ( PORT I4 (597) (443) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_42_72\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2527) (2280) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_72\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_76\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_76\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1795) (1771) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_76\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1795) (1771) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_76\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1795) (1771) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_76\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1795) (1771) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_76\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (262) (164) )
                    ( PORT I3 (555) (446) )
                    ( PORT I4 (589) (423) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (147) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_76\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (264) (165) )
                    ( PORT I3 (654) (475) )
                    ( PORT I4 (625) (486) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_76\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I3 (654) (475) )
                    ( PORT I4 (589) (423) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH CIN S (84) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_76\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (264) (165) )
                    ( PORT I3 (654) (475) )
                    ( PORT I4 (589) (423) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_76\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_77\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (711) (523) )
                    ( PORT I1 (676) (526) )
                    ( PORT I2 (658) (527) )
                    ( PORT I3 (826) (617) )
                    ( PORT I4 (816) (589) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_77\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (707) (517) )
                    ( PORT I1 (961) (773) )
                    ( PORT I2 (977) (722) )
                    ( PORT I3 (704) (525) )
                    ( PORT I4 (819) (589) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_77\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (837) (613) )
                    ( PORT I1 (658) (526) )
                    ( PORT I2 (707) (517) )
                    ( PORT I3 (977) (722) )
                    ( PORT I4 (819) (589) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_77\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (659) (518) )
                    ( PORT I1 (862) (655) )
                    ( PORT I2 (977) (722) )
                    ( PORT I3 (826) (617) )
                    ( PORT I4 (837) (613) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_42_77\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (566) (455) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_42_77\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (566) (455) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_42_77\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (564) (456) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_80\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_80\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1800) (1776) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_80\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1800) (1776) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_80\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1800) (1776) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_80\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1800) (1776) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_80\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I3 (526) (375) )
                    ( PORT I4 (597) (443) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (147) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_80\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I3 (508) (369) )
                    ( PORT I4 (597) (443) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_80\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (262) (164) )
                    ( PORT I3 (658) (452) )
                    ( PORT I4 (597) (443) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH CIN S (84) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_80\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (262) (164) )
                    ( PORT I3 (658) (452) )
                    ( PORT I4 (597) (443) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_80\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_84\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_84\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1805) (1781) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_84\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1805) (1781) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_84\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1805) (1781) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_84\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1805) (1781) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_84\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I3 (512) (379) )
                    ( PORT I4 (774) (560) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (147) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_84\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I3 (652) (475) )
                    ( PORT I4 (620) (485) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_84\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (262) (164) )
                    ( PORT I3 (652) (475) )
                    ( PORT I4 (774) (560) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH CIN S (84) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_84\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (262) (164) )
                    ( PORT I3 (652) (475) )
                    ( PORT I4 (774) (560) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_84\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_85\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (796) (630) )
                    ( PORT I4 (582) (432) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_88\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_88\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1810) (1786) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_88\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1810) (1786) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_88\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1810) (1786) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_88\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1810) (1786) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_88\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I3 (669) (525) )
                    ( PORT I4 (727) (580) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (147) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_88\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (262) (164) )
                    ( PORT I3 (660) (502) )
                    ( PORT I4 (727) (580) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_88\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I3 (796) (563) )
                    ( PORT I4 (727) (580) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH CIN S (84) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_88\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (262) (164) )
                    ( PORT I3 (664) (486) )
                    ( PORT I4 (727) (580) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_88\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_92\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_92\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1815) (1791) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_92\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1815) (1791) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_92\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1815) (1791) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_92\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1815) (1791) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_92\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (262) (164) )
                    ( PORT I3 (678) (516) )
                    ( PORT I4 (771) (580) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (147) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_92\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (262) (164) )
                    ( PORT I3 (790) (582) )
                    ( PORT I4 (771) (580) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_92\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I3 (790) (582) )
                    ( PORT I4 (771) (580) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH CIN S (84) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_92\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I3 (790) (582) )
                    ( PORT I4 (771) (580) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_92\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_93\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (629) (465) )
                    ( PORT I1 (283) (208) )
                    ( PORT I2 (796) (594) )
                    ( PORT I3 (629) (466) )
                    ( PORT I4 (772) (560) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_93\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (503) (387) )
                    ( PORT I1 (673) (533) )
                    ( PORT I2 (787) (585) )
                    ( PORT I3 (828) (662) )
                    ( PORT I4 (296) (211) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_96\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_96\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1820) (1796) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_96\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1820) (1796) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_96\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1820) (1796) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_96\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1820) (1796) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_96\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (262) (164) )
                    ( PORT I3 (683) (530) )
                    ( PORT I4 (765) (583) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (147) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_96\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (593) (466) )
                    ( PORT I3 (683) (530) )
                    ( PORT I4 (765) (583) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_96\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I3 (808) (632) )
                    ( PORT I4 (765) (583) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH CIN S (84) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_96\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I3 (816) (613) )
                    ( PORT I4 (765) (583) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_96\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_97\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (650) (485) )
                    ( PORT I1 (639) (452) )
                    ( PORT I3 (638) (467) )
                    ( PORT I4 (636) (466) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_100\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_100\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1801) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_100\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1801) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_100\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1801) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_100\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1801) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_100\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I3 (838) (652) )
                    ( PORT I4 (753) (570) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (147) )
                    ( IOPATH CIN COUT (46) (49) )
                    ( IOPATH I4 COUT (50) (53) )
                    ( IOPATH I1 COUT (323) (308) )
                    ( IOPATH I3 COUT (427) (380) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_100\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (437) (339) )
                    ( PORT I3 (836) (651) )
                    ( PORT I4 (753) (570) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (46) (49) )
                    ( IOPATH CIN S (50) (53) )
                    ( IOPATH I4 COUT (190) (203) )
                    ( IOPATH I1 COUT (316) (320) )
                    ( IOPATH I3 COUT (417) (389) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_100\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (593) (465) )
                    ( PORT I3 (954) (745) )
                    ( PORT I4 (753) (570) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (46) (49) )
                    ( IOPATH I4 COUT (50) (49) )
                    ( IOPATH I1 COUT (168) (155) )
                    ( IOPATH CIN S (76) (87) )
                    ( IOPATH I3 COUT (268) (220) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_100\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (262) (164) )
                    ( PORT I3 (954) (745) )
                    ( PORT I4 (622) (482) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN S (46) (49) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_100\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_101\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (552) (500) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_101\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1801) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_101\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (756) (553) )
                    ( PORT I3 (635) (495) )
                    ( PORT I4 (419) (303) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_101\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (508) (374) )
                    ( PORT I1 (811) (612) )
                    ( PORT I2 (633) (449) )
                    ( PORT I4 (818) (613) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_42_101\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2023) (1780) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_101\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_108\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I3 (1325) (1049) )
                    ( PORT I4 (451) (345) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_109\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1325) (1049) )
                    ( PORT I4 (577) (432) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_109\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (459) (369) )
                    ( PORT I4 (1285) (1027) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_112\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1296) (1037) )
                    ( PORT I4 (590) (477) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_113\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (219) (176) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_113\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1840) (1816) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_113\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (265) (164) )
                    ( PORT I2 (425) (298) )
                    ( PORT I3 (625) (465) )
                    ( PORT I4 (1026) (859) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_113\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (425) (304) )
                    ( PORT I1 (924) (745) )
                    ( PORT I2 (435) (299) )
                    ( PORT I3 (443) (300) )
                    ( PORT I4 (802) (669) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_113\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (791) (657) )
                    ( PORT I1 (312) (212) )
                    ( PORT I2 (435) (299) )
                    ( PORT I3 (425) (304) )
                    ( PORT I4 (802) (669) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_113\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (924) (745) )
                    ( PORT I1 (425) (304) )
                    ( PORT I2 (435) (299) )
                    ( PORT I3 (443) (300) )
                    ( PORT I4 (802) (669) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_42_113\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2226) (1982) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_113\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_125\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1376) (1101) )
                    ( PORT I1 (1414) (1094) )
                    ( PORT I2 (1232) (1013) )
                    ( PORT I3 (1378) (1079) )
                    ( PORT I4 (1409) (1085) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_125\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1376) (1101) )
                    ( PORT I1 (1414) (1094) )
                    ( PORT I2 (1090) (874) )
                    ( PORT I3 (1378) (1079) )
                    ( PORT I4 (1409) (1085) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_125\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1221) (962) )
                    ( PORT I1 (1376) (1101) )
                    ( PORT I2 (1414) (1094) )
                    ( PORT I3 (1378) (1079) )
                    ( PORT I4 (1409) (1085) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_125\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1221) (962) )
                    ( PORT I1 (1376) (1101) )
                    ( PORT I2 (1414) (1094) )
                    ( PORT I3 (1374) (1078) )
                    ( PORT I4 (1409) (1085) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_42_125\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1121) (959) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_42_125\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1295) (1095) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_42_125\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1274) (1058) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_128\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1247) (1006) )
                    ( PORT I1 (1410) (1111) )
                    ( PORT I2 (1149) (934) )
                    ( PORT I3 (1389) (1097) )
                    ( PORT I4 (1553) (1218) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_128\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1553) (1218) )
                    ( PORT I1 (1281) (1011) )
                    ( PORT I2 (1410) (1111) )
                    ( PORT I3 (1389) (1097) )
                    ( PORT I4 (1562) (1295) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_128\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1454) (1128) )
                    ( PORT I1 (1281) (1011) )
                    ( PORT I2 (1436) (1142) )
                    ( PORT I3 (1225) (1010) )
                    ( PORT I4 (1379) (1083) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_128\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1281) (1011) )
                    ( PORT I1 (1553) (1218) )
                    ( PORT I2 (1389) (1097) )
                    ( PORT I3 (1252) (995) )
                    ( PORT I4 (1379) (1083) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_42_128\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1254) (1068) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_42_128\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1307) (1131) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_42_128\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (983) (855) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_168\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (262) (164) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (262) (164) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_168\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (262) (164) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (440) (340) )
                    ( PORT I4 (298) (211) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_169\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (529) (428) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_169\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1795) (1771) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_169\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1795) (1771) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_169\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1795) (1771) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_169\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1795) (1771) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_169\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (164) )
                    ( PORT I1 (587) (411) )
                    ( PORT I4 (581) (440) )
                    ( IOPATH I0 S (136) (150) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                    ( IOPATH I1 COUT (233) (231) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_169\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (262) (164) )
                    ( PORT I1 (587) (411) )
                    ( PORT I2 (440) (340) )
                    ( PORT I4 (618) (467) )
                    ( IOPATH I0 S (139) (152) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I2 COUT (352) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_169\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I3 (458) (340) )
                    ( PORT I4 (585) (470) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH I3 COUT (363) (307) )
                    ( IOPATH CIN S (138) (164) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_169\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (442) (339) )
                    ( PORT I3 (459) (340) )
                    ( PORT I4 (609) (459) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_42_169\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1242) (1117) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_169\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_172\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (422) (285) )
                    ( PORT I1 (586) (412) )
                    ( PORT I2 (424) (285) )
                    ( PORT I4 (295) (209) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_172\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (260) (164) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (421) (285) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_172\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (260) (164) )
                    ( PORT I3 (421) (285) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_172\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I2 (878) (677) )
                    ( PORT I3 (430) (305) )
                    ( PORT I4 (454) (335) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_173\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_173\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1790) (1766) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_173\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1790) (1766) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_173\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1790) (1766) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_173\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1790) (1766) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_173\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I3 (438) (286) )
                    ( PORT I4 (590) (441) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (147) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_173\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (575) (427) )
                    ( PORT I3 (438) (286) )
                    ( PORT I4 (590) (441) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_173\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (260) (164) )
                    ( PORT I3 (438) (286) )
                    ( PORT I4 (590) (441) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH CIN S (84) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_173\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (444) (339) )
                    ( PORT I3 (438) (286) )
                    ( PORT I4 (590) (441) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_173\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_176\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (426) (286) )
                    ( PORT I1 (296) (209) )
                    ( PORT I2 (428) (286) )
                    ( PORT I3 (423) (304) )
                    ( PORT I4 (662) (528) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_176\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (164) )
                    ( PORT I1 (574) (428) )
                    ( PORT I2 (423) (285) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_42_176\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (423) (304) )
                    ( PORT I1 (428) (286) )
                    ( PORT I2 (426) (286) )
                    ( PORT I3 (428) (286) )
                    ( PORT I4 (290) (208) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_177\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_177\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1785) (1761) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_177\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1785) (1761) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_177\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1785) (1761) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_177\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1785) (1761) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_177\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (262) (164) )
                    ( PORT I3 (578) (428) )
                    ( PORT I4 (607) (471) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (147) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_177\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (441) (349) )
                    ( PORT I3 (578) (428) )
                    ( PORT I4 (465) (355) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_177\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (262) (164) )
                    ( PORT I3 (578) (428) )
                    ( PORT I4 (613) (466) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH CIN S (84) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_177\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (441) (340) )
                    ( PORT I3 (578) (428) )
                    ( PORT I4 (615) (467) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_177\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_181\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_181\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1780) (1756) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_181\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1780) (1756) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_181\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1780) (1756) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_42_181\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1780) (1756) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_181\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (262) (164) )
                    ( PORT I3 (578) (428) )
                    ( PORT I4 (609) (472) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (147) )
                    ( IOPATH CIN COUT (46) (49) )
                    ( IOPATH I4 COUT (50) (53) )
                    ( IOPATH I1 COUT (323) (308) )
                    ( IOPATH I3 COUT (427) (380) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_181\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (449) (361) )
                    ( PORT I3 (578) (428) )
                    ( PORT I4 (619) (486) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (46) (49) )
                    ( IOPATH CIN S (50) (53) )
                    ( IOPATH I4 COUT (190) (203) )
                    ( IOPATH I1 COUT (316) (320) )
                    ( IOPATH I3 COUT (417) (389) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_181\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (262) (164) )
                    ( PORT I3 (578) (428) )
                    ( PORT I4 (751) (563) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (46) (49) )
                    ( IOPATH I4 COUT (50) (49) )
                    ( IOPATH I1 COUT (168) (155) )
                    ( IOPATH CIN S (76) (87) )
                    ( IOPATH I3 COUT (268) (220) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_42_181\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (482) (369) )
                    ( PORT I3 (578) (428) )
                    ( PORT I4 (602) (479) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN S (46) (49) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_42_181\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_46_64\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (724) (585) )
                    ( PORT I1 (949) (724) )
                    ( PORT I2 (882) (673) )
                    ( PORT I3 (845) (634) )
                    ( PORT I4 (969) (724) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_46_64\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (823) (659) )
                    ( PORT I1 (949) (724) )
                    ( PORT I2 (840) (609) )
                    ( PORT I3 (882) (673) )
                    ( PORT I4 (816) (665) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_46_64\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (802) (664) )
                    ( PORT I1 (837) (647) )
                    ( PORT I2 (882) (673) )
                    ( PORT I3 (1054) (767) )
                    ( PORT I4 (810) (658) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_46_64\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (969) (724) )
                    ( PORT I1 (864) (689) )
                    ( PORT I2 (807) (639) )
                    ( PORT I3 (882) (673) )
                    ( PORT I4 (1029) (764) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_46_64\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (923) (782) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_46_64\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (923) (782) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_46_64\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (765) (651) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_46_84\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (718) (608) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_46_84\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1808) (1784) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_46_84\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (773) (601) )
                    ( PORT I1 (813) (649) )
                    ( PORT I3 (741) (568) )
                    ( PORT I4 (565) (422) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_46_84\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2046) (1828) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_46_84\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_46_112\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_46_112\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (164) )
                    ( PORT I1 (262) (164) )
                    ( PORT I2 (442) (305) )
                    ( PORT I3 (427) (304) )
                    ( PORT I4 (1130) (941) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_46_112\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1893) (1714) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_46_112\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_46_132\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1429) (1190) )
                    ( PORT I1 (1411) (1140) )
                    ( PORT I2 (1286) (1072) )
                    ( PORT I3 (1650) (1285) )
                    ( PORT I4 (1302) (1079) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_46_132\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1378) (1139) )
                    ( PORT I1 (1515) (1220) )
                    ( PORT I2 (1539) (1238) )
                    ( PORT I3 (1398) (1152) )
                    ( PORT I4 (1454) (1184) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_46_132\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1296) (1102) )
                    ( PORT I1 (1523) (1218) )
                    ( PORT I2 (1398) (1098) )
                    ( PORT I3 (1435) (1167) )
                    ( PORT I4 (1491) (1190) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_46_132\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1486) (1182) )
                    ( PORT I1 (1432) (1153) )
                    ( PORT I2 (1391) (1142) )
                    ( PORT I3 (1411) (1140) )
                    ( PORT I4 (1418) (1149) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_46_132\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1515) (1297) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_46_132\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1164) (1037) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_46_132\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1146) (990) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_46_136\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (579) (417) )
                    ( PORT I4 (446) (355) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_46_136\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (581) (421) )
                    ( PORT I1 (585) (433) )
                    ( PORT I3 (733) (567) )
                    ( PORT I4 (579) (443) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_52\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (930) (758) )
                    ( PORT I1 (1043) (813) )
                    ( PORT I2 (786) (629) )
                    ( PORT I3 (928) (719) )
                    ( PORT I4 (1046) (810) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_52\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (947) (748) )
                    ( PORT I1 (928) (719) )
                    ( PORT I2 (930) (758) )
                    ( PORT I3 (910) (725) )
                    ( PORT I4 (1043) (813) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_52\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1069) (830) )
                    ( PORT I1 (917) (717) )
                    ( PORT I2 (882) (733) )
                    ( PORT I3 (797) (631) )
                    ( PORT I4 (1097) (840) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_52\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (887) (734) )
                    ( PORT I1 (928) (719) )
                    ( PORT I2 (1069) (830) )
                    ( PORT I3 (912) (725) )
                    ( PORT I4 (1097) (840) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_50_52\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (972) (842) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_50_52\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1153) (972) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_50_52\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (967) (826) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_73\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1796) (1772) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_73\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (417) (285) )
                    ( PORT I1 (416) (285) )
                    ( PORT I2 (287) (208) )
                    ( PORT I4 (775) (606) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_73\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (447) (351) )
                    ( PORT I1 (583) (432) )
                    ( PORT I4 (1787) (1554) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_50_73\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (720) (616) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_50_73\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_76\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (455) (340) )
                    ( PORT I1 (577) (416) )
                    ( PORT I2 (456) (337) )
                    ( PORT I3 (1187) (929) )
                    ( PORT I4 (1492) (1324) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_80\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (572) (442) )
                    ( PORT I2 (589) (435) )
                    ( IOPATH I0 COUT (93) (92) )
                    ( IOPATH I2 COUT (260) (261) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_80\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (569) (441) )
                    ( PORT I2 (724) (541) )
                    ( IOPATH CIN COUT (93) (92) )
                    ( IOPATH I0 COUT (149) (149) )
                    ( IOPATH I2 COUT (298) (298) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_80\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (742) (548) )
                    ( PORT I2 (571) (442) )
                    ( IOPATH CIN COUT (93) (92) )
                    ( IOPATH I0 COUT (167) (173) )
                    ( IOPATH I2 COUT (341) (302) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_80\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (598) (467) )
                    ( PORT I2 (450) (340) )
                    ( PORT I3 (1078) (878) )
                    ( IOPATH I0 COUT (258) (228) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH CIN COUT (93) (92) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_81\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1806) (1782) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (30) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_81\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1806) (1782) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_81\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1806) (1782) )
                    ( PORT D (511) (459) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_81\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1806) (1782) )
                    ( PORT D (763) (688) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_81\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (424) (304) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_81\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (839) (673) )
                    ( PORT I4 (577) (423) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_50_81\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (711) (567) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_50_81\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_84\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (583) (417) )
                    ( PORT I1 (1218) (976) )
                    ( PORT I2 (727) (535) )
                    ( PORT I3 (1218) (976) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I0 COUT (256) (257) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_84\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (744) (589) )
                    ( PORT I1 (1080) (888) )
                    ( PORT I2 (570) (410) )
                    ( PORT I3 (1084) (879) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I0 COUT (257) (257) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH I2 COUT (406) (406) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_84\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (722) (566) )
                    ( PORT I1 (1218) (976) )
                    ( PORT I2 (429) (299) )
                    ( PORT I3 (1218) (976) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I0 COUT (221) (227) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH I2 COUT (395) (356) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_84\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (428) (299) )
                    ( PORT I1 (1218) (976) )
                    ( PORT I2 (295) (210) )
                    ( PORT I3 (1218) (976) )
                    ( IOPATH I0 COUT (258) (228) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH CIN COUT (39) (38) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_50_85\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (582) (519) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_85\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1811) (1787) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_85\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1811) (1787) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_85\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1811) (1787) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_85\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1811) (1787) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_85\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (585) (476) )
                    ( PORT I2 (778) (582) )
                    ( PORT I3 (457) (346) )
                    ( PORT I4 (810) (643) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_85\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (602) (463) )
                    ( PORT I3 (795) (641) )
                    ( PORT I4 (775) (582) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_85\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (896) (739) )
                    ( PORT I1 (643) (505) )
                    ( PORT I3 (934) (742) )
                    ( PORT I4 (581) (426) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_85\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (757) (590) )
                    ( PORT I1 (798) (621) )
                    ( PORT I3 (642) (514) )
                    ( PORT I4 (624) (512) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_50_85\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2192) (1950) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_50_85\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_88\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (436) (353) )
                    ( PORT I1 (1019) (847) )
                    ( PORT I2 (577) (410) )
                    ( PORT I3 (1018) (839) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I0 COUT (256) (257) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_88\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (427) (298) )
                    ( PORT I1 (1213) (976) )
                    ( PORT I2 (431) (299) )
                    ( PORT I3 (1015) (839) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I0 COUT (257) (257) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH I2 COUT (406) (406) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_88\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (578) (422) )
                    ( PORT I1 (1031) (814) )
                    ( PORT I2 (572) (442) )
                    ( PORT I3 (1149) (911) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I0 COUT (221) (227) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH I2 COUT (395) (356) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_88\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (876) (689) )
                    ( PORT I1 (1379) (1088) )
                    ( PORT I2 (437) (339) )
                    ( PORT I3 (1247) (1011) )
                    ( IOPATH I0 COUT (258) (228) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH CIN COUT (39) (38) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_92\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (434) (339) )
                    ( PORT I1 (1053) (856) )
                    ( PORT I2 (734) (554) )
                    ( PORT I3 (1210) (966) )
                    ( IOPATH CIN COUT (100) (97) )
                    ( IOPATH I0 COUT (316) (315) )
                    ( IOPATH I1 COUT (374) (373) )
                    ( IOPATH I3 COUT (478) (477) )
                    ( IOPATH I2 COUT (482) (481) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_92\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (570) (442) )
                    ( PORT I1 (991) (790) )
                    ( PORT I2 (575) (422) )
                    ( PORT I3 (1183) (946) )
                    ( IOPATH CIN COUT (100) (97) )
                    ( IOPATH I0 COUT (378) (374) )
                    ( IOPATH I1 COUT (421) (417) )
                    ( IOPATH I3 COUT (522) (518) )
                    ( IOPATH I2 COUT (527) (523) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_92\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (590) (434) )
                    ( PORT I1 (1187) (952) )
                    ( PORT I2 (570) (441) )
                    ( PORT I3 (1176) (915) )
                    ( IOPATH CIN COUT (100) (97) )
                    ( IOPATH I0 COUT (239) (241) )
                    ( IOPATH I1 COUT (304) (282) )
                    ( IOPATH I3 COUT (408) (349) )
                    ( IOPATH I2 COUT (412) (369) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_92\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (728) (542) )
                    ( PORT I1 (826) (683) )
                    ( PORT I2 (434) (353) )
                    ( PORT I3 (1176) (915) )
                    ( IOPATH I0 COUT (335) (300) )
                    ( IOPATH I1 COUT (403) (342) )
                    ( IOPATH I2 COUT (509) (428) )
                    ( IOPATH I3 COUT (505) (407) )
                    ( IOPATH CIN COUT (100) (97) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_50_100\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (528) (423) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_100\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1807) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_100\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1807) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_100\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1807) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_100\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (573) (442) )
                    ( PORT I1 (604) (441) )
                    ( PORT I3 (616) (477) )
                    ( PORT I4 (721) (565) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_100\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (750) (600) )
                    ( PORT I1 (753) (549) )
                    ( PORT I3 (597) (417) )
                    ( PORT I4 (584) (491) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_100\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (738) (543) )
                    ( PORT I1 (753) (549) )
                    ( PORT I3 (597) (417) )
                    ( PORT I4 (596) (473) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_50_100\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2055) (1815) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_50_100\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_50_101\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (712) (591) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_101\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1807) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_101\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1807) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_101\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1023) (835) )
                    ( PORT I1 (1046) (887) )
                    ( PORT I2 (418) (303) )
                    ( PORT I3 (595) (442) )
                    ( PORT I4 (910) (707) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_101\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (420) (285) )
                    ( PORT I1 (1054) (888) )
                    ( PORT I2 (704) (523) )
                    ( PORT I3 (890) (747) )
                    ( PORT I4 (1018) (830) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_50_101\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2214) (1956) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_50_101\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_50_108\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (379) (298) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_108\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1841) (1817) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_108\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1841) (1817) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_108\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1841) (1817) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_108\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1841) (1817) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_108\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (571) (410) )
                    ( PORT I1 (592) (424) )
                    ( PORT I3 (450) (287) )
                    ( PORT I4 (735) (568) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_108\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (450) (287) )
                    ( PORT I1 (592) (424) )
                    ( PORT I3 (428) (299) )
                    ( PORT I4 (735) (575) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_108\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (420) (304) )
                    ( PORT I1 (592) (424) )
                    ( PORT I3 (450) (287) )
                    ( PORT I4 (734) (568) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_108\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (458) (356) )
                    ( PORT I1 (450) (287) )
                    ( PORT I2 (573) (443) )
                    ( PORT I4 (755) (579) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_50_108\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1871) (1666) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_50_108\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_50_112\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (221) (177) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_112\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_112\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (341) (272) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_112\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I2 (663) (509) )
                    ( IOPATH I2 Y (305) (281) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_112\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (980) (805) )
                    ( PORT I1 (265) (165) )
                    ( PORT I2 (268) (164) )
                    ( PORT I3 (427) (286) )
                    ( PORT I4 (980) (832) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_112\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I3 (260) (164) )
                    ( PORT I4 (1006) (810) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_50_112\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_50_113\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (219) (176) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_113\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-34) (103) )
                ( SETUPHOLD (negedge D) (posedge CK) (-44) (114) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_113\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_113\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (184) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_113\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (511) (448) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_113\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (980) (805) )
                    ( PORT I1 (285) (215) )
                    ( PORT I2 (265) (165) )
                    ( PORT I3 (881) (724) )
                    ( PORT I4 (980) (832) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_113\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (980) (832) )
                    ( PORT I1 (1012) (812) )
                    ( PORT I3 (427) (286) )
                    ( PORT I4 (980) (805) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_113\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (593) (412) )
                    ( PORT I3 (266) (164) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I3 Y (384) (348) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_113\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (426) (286) )
                    ( PORT I1 (757) (587) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (1012) (904) )
                    ( PORT I4 (260) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_50_113\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2060) (1839) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_50_113\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_125\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1289) (1082) )
                    ( PORT I1 (1413) (1160) )
                    ( PORT I2 (1448) (1147) )
                    ( PORT I3 (1440) (1154) )
                    ( PORT I4 (1465) (1155) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_125\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1300) (1059) )
                    ( PORT I1 (1465) (1155) )
                    ( PORT I2 (1445) (1142) )
                    ( PORT I3 (1410) (1140) )
                    ( PORT I4 (1422) (1170) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_125\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1410) (1140) )
                    ( PORT I1 (1440) (1154) )
                    ( PORT I2 (1332) (1067) )
                    ( PORT I3 (1541) (1202) )
                    ( PORT I4 (1422) (1170) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_125\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1409) (1125) )
                    ( PORT I1 (1440) (1154) )
                    ( PORT I2 (1436) (1141) )
                    ( PORT I3 (1280) (1072) )
                    ( PORT I4 (1422) (1170) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_50_125\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1167) (1025) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_50_125\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1304) (1141) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_50_125\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1144) (1005) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_132\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1438) (1213) )
                    ( PORT I1 (1587) (1310) )
                    ( PORT I2 (1307) (1072) )
                    ( PORT I3 (1421) (1156) )
                    ( PORT I4 (1824) (1419) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_132\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1444) (1240) )
                    ( PORT I1 (1544) (1272) )
                    ( PORT I2 (1539) (1282) )
                    ( PORT I3 (1692) (1342) )
                    ( PORT I4 (1423) (1169) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_132\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1455) (1233) )
                    ( PORT I1 (1423) (1169) )
                    ( PORT I2 (1612) (1269) )
                    ( PORT I3 (1421) (1156) )
                    ( PORT I4 (1418) (1169) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_132\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1454) (1241) )
                    ( PORT I1 (1418) (1169) )
                    ( PORT I2 (1587) (1310) )
                    ( PORT I3 (1421) (1156) )
                    ( PORT I4 (1824) (1419) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_50_132\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1515) (1297) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_50_132\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1458) (1253) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_50_132\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1189) (1060) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_136\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (571) (442) )
                    ( PORT I1 (582) (412) )
                    ( PORT I3 (733) (567) )
                    ( PORT I4 (297) (217) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_137\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1841) (1817) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (816) (816) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (159) (-105) )
                ( RECREM (negedge SR) (posedge CK) (132) (-83) )
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_137\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1841) (1817) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (813) (813) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_137\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (611) (467) )
                    ( PORT I2 (431) (299) )
                    ( PORT I3 (569) (428) )
                    ( PORT I4 (431) (299) )
                    ( IOPATH I4 COUT (90) (90) )
                    ( IOPATH I1 COUT (208) (209) )
                    ( IOPATH I3 COUT (309) (310) )
                    ( IOPATH I2 COUT (314) (315) )
                    ( IOPATH CIN COUT (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_137\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (423) (285) )
                    ( PORT I2 (434) (301) )
                    ( PORT I3 (575) (412) )
                    ( PORT I4 (434) (301) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH I4 COUT (80) (77) )
                    ( IOPATH CIN COUT (90) (90) )
                    ( IOPATH I1 COUT (246) (229) )
                    ( IOPATH I3 COUT (349) (296) )
                    ( IOPATH I2 COUT (354) (317) )
                    ( IOPATH CIN S (137) (139) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_137\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (417) (285) )
                    ( PORT I2 (432) (300) )
                    ( PORT I3 (729) (536) )
                    ( PORT I4 (432) (300) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (80) (77) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_50_137\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (644) (540) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_140\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (584) (441) )
                    ( PORT I1 (426) (305) )
                    ( PORT I2 (746) (584) )
                    ( PORT I3 (721) (536) )
                    ( PORT I4 (294) (216) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_141\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1836) (1812) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_141\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1836) (1812) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_141\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1836) (1812) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_141\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1836) (1812) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_141\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (430) (305) )
                    ( PORT I2 (298) (209) )
                    ( PORT I3 (721) (536) )
                    ( PORT I4 (298) (209) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (147) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_141\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (600) (478) )
                    ( PORT I2 (573) (424) )
                    ( PORT I3 (571) (410) )
                    ( PORT I4 (573) (424) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH I2 COUT (406) (406) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_141\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (577) (427) )
                    ( PORT I2 (592) (413) )
                    ( PORT I3 (451) (353) )
                    ( PORT I4 (592) (413) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I2 S (307) (277) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH I2 COUT (395) (356) )
                    ( IOPATH CIN S (84) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_141\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (573) (410) )
                    ( PORT I2 (432) (300) )
                    ( PORT I3 (417) (303) )
                    ( PORT I4 (432) (300) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I2 S (307) (276) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_50_141\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_145\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1807) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_50_145\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1807) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_145\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (422) (304) )
                    ( PORT I2 (422) (286) )
                    ( PORT I3 (423) (304) )
                    ( PORT I4 (422) (286) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (147) )
                    ( IOPATH I4 COUT (46) (49) )
                    ( IOPATH CIN COUT (81) (89) )
                    ( IOPATH I1 COUT (165) (155) )
                    ( IOPATH I3 COUT (266) (225) )
                    ( IOPATH I2 COUT (270) (244) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_50_145\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (732) (542) )
                    ( PORT I2 (424) (304) )
                    ( PORT I3 (442) (354) )
                    ( PORT I4 (571) (410) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN S (46) (49) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_50_145\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_148\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (584) (424) )
                    ( PORT I4 (292) (216) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_149\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (452) (347) )
                    ( PORT I3 (292) (216) )
                    ( PORT I4 (424) (304) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_50_149\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (584) (424) )
                    ( PORT I1 (286) (215) )
                    ( PORT I3 (291) (216) )
                    ( PORT I4 (425) (304) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_44\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1092) (895) )
                    ( PORT I1 (1235) (974) )
                    ( PORT I2 (1095) (900) )
                    ( PORT I3 (1109) (894) )
                    ( PORT I4 (1256) (995) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_44\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1116) (895) )
                    ( PORT I1 (1430) (1092) )
                    ( PORT I2 (1086) (897) )
                    ( PORT I3 (1235) (990) )
                    ( PORT I4 (1256) (995) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_44\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1247) (995) )
                    ( PORT I1 (1103) (897) )
                    ( PORT I2 (1081) (914) )
                    ( PORT I3 (1121) (887) )
                    ( PORT I4 (1292) (1021) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_44\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1430) (1092) )
                    ( PORT I1 (1123) (907) )
                    ( PORT I2 (1079) (913) )
                    ( PORT I3 (1074) (890) )
                    ( PORT I4 (1103) (888) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_54_44\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1313) (1089) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_54_44\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1313) (1089) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_54_44\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1021) (914) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_48\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1131) (932) )
                    ( PORT I1 (1094) (896) )
                    ( PORT I2 (929) (765) )
                    ( PORT I3 (1074) (890) )
                    ( PORT I4 (1218) (969) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_48\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1219) (970) )
                    ( PORT I1 (1589) (1229) )
                    ( PORT I2 (1030) (871) )
                    ( PORT I3 (1244) (991) )
                    ( PORT I4 (1218) (969) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_48\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1081) (855) )
                    ( PORT I1 (1219) (970) )
                    ( PORT I2 (913) (766) )
                    ( PORT I3 (1251) (1026) )
                    ( PORT I4 (1456) (1141) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_48\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1081) (855) )
                    ( PORT I1 (1084) (914) )
                    ( PORT I2 (1121) (899) )
                    ( PORT I3 (1373) (1075) )
                    ( PORT I4 (1589) (1229) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_54_48\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1165) (971) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_54_48\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1165) (971) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_54_48\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1191) (1030) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_54_72\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (216) (176) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_54_72\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1799) (1775) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_54_72\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1799) (1775) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_54_72\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1799) (1775) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_72\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (578) (423) )
                    ( PORT I1 (265) (164) )
                    ( PORT I4 (575) (428) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_72\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (265) (164) )
                    ( PORT I1 (263) (164) )
                    ( PORT I3 (575) (428) )
                    ( PORT I4 (578) (423) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_72\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (262) (164) )
                    ( PORT I2 (438) (339) )
                    ( PORT I3 (265) (164) )
                    ( PORT I4 (575) (428) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_72\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (262) (164) )
                    ( PORT I2 (442) (340) )
                    ( PORT I3 (265) (164) )
                    ( PORT I4 (578) (423) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_54_72\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (570) (478) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_54_72\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_54_84\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1814) (1790) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_54_84\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1814) (1790) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_54_84\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1814) (1790) )
                    ( PORT D (336) (287) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_84\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1006) (813) )
                    ( PORT I4 (266) (164) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_84\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (265) (164) )
                    ( PORT I1 (266) (164) )
                    ( PORT I2 (854) (694) )
                    ( PORT I3 (444) (340) )
                    ( PORT I4 (295) (209) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_84\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (261) (164) )
                    ( PORT I2 (265) (164) )
                    ( PORT I3 (422) (303) )
                    ( PORT I4 (1003) (859) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_84\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (266) (164) )
                    ( PORT I1 (265) (164) )
                    ( PORT I2 (827) (651) )
                    ( PORT I3 (584) (411) )
                    ( PORT I4 (773) (618) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_54_84\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (545) (431) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_54_84\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_54_88\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (252) (213) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_54_88\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1819) (1795) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_88\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (430) (286) )
                    ( PORT I1 (419) (285) )
                    ( PORT I2 (421) (303) )
                    ( PORT I4 (836) (648) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_54_88\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_54_100\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (537) (449) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_54_100\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1810) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_54_100\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1810) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_54_100\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1810) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_54_100\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1810) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_100\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1046) (893) )
                    ( PORT I1 (881) (735) )
                    ( PORT I2 (679) (482) )
                    ( PORT I3 (420) (285) )
                    ( PORT I4 (893) (727) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_100\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1039) (893) )
                    ( PORT I1 (590) (489) )
                    ( PORT I2 (462) (354) )
                    ( PORT I3 (792) (624) )
                    ( PORT I4 (887) (728) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_100\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1020) (835) )
                    ( PORT I1 (925) (712) )
                    ( PORT I2 (1173) (982) )
                    ( PORT I3 (595) (442) )
                    ( PORT I4 (419) (285) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_100\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (261) (164) )
                    ( PORT I1 (1040) (894) )
                    ( PORT I2 (789) (593) )
                    ( PORT I3 (1013) (812) )
                    ( PORT I4 (1012) (803) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_54_100\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2188) (1907) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_54_100\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_54_112\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (539) (429) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_54_112\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_54_112\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_54_112\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_54_112\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_112\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (829) (630) )
                    ( PORT I1 (609) (473) )
                    ( PORT I2 (426) (286) )
                    ( PORT I3 (261) (164) )
                    ( PORT I4 (882) (733) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_112\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (779) (604) )
                    ( PORT I1 (698) (542) )
                    ( PORT I2 (1015) (821) )
                    ( PORT I3 (294) (209) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_54_112\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (415) (285) )
                    ( PORT I1 (829) (630) )
                    ( PORT I2 (1015) (821) )
                    ( PORT I3 (775) (616) )
                    ( PORT I4 (843) (663) )
                    ( PORT ID (995) (744) )
                    ( IOPATH I0 Z (138) (151) )
                    ( IOPATH I1 Z (203) (191) )
                    ( IOPATH I2 Z (307) (277) )
                    ( IOPATH I3 Z (303) (256) )
                    ( IOPATH I4 Z (103) (107) )
                    ( IOPATH ID Z (150) (167) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_112\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1133) (945) )
                    ( PORT I1 (578) (422) )
                    ( PORT I2 (426) (286) )
                    ( PORT I3 (805) (631) )
                    ( PORT I4 (761) (555) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_54_112\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2025) (1788) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_54_112\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_136\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (417) (303) )
                    ( PORT I1 (420) (285) )
                    ( PORT I2 (285) (215) )
                    ( PORT I3 (417) (303) )
                    ( PORT I4 (419) (285) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_136\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (423) (305) )
                    ( PORT I1 (426) (287) )
                    ( PORT I2 (421) (304) )
                    ( PORT I3 (436) (340) )
                    ( PORT I4 (449) (340) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_140\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (420) (285) )
                    ( PORT I4 (420) (285) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_144\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (298) (209) )
                    ( PORT I2 (429) (299) )
                    ( PORT I3 (262) (164) )
                    ( PORT I4 (296) (210) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_148\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (291) (215) )
                    ( PORT I2 (590) (417) )
                    ( PORT I4 (427) (286) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_54_152\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (546) (457) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_54_152\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (542) (437) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_54_152\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (928) (767) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_54_156\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (289) (215) )
                    ( PORT I1 (575) (428) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (588) (429) )
                    ( PORT I4 (262) (165) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_52\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (460) (368) )
                    ( PORT I1 (687) (516) )
                    ( PORT I4 (319) (224) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_52\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (453) (366) )
                    ( PORT I3 (732) (557) )
                    ( PORT I4 (319) (224) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_53\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (865) (645) )
                    ( PORT I1 (604) (444) )
                    ( PORT I4 (421) (285) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_53\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (455) (313) )
                    ( PORT I3 (732) (557) )
                    ( PORT I4 (600) (427) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_53\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (440) (339) )
                    ( PORT I1 (865) (645) )
                    ( PORT I4 (423) (285) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_53\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (865) (645) )
                    ( PORT I1 (424) (304) )
                    ( PORT I4 (415) (285) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_56\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1792) (1768) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_56\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1792) (1768) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_56\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1792) (1768) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_56\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (265) (164) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (266) (164) )
                    ( PORT I3 (680) (483) )
                    ( PORT I4 (264) (165) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_56\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (634) (459) )
                    ( PORT I2 (266) (164) )
                    ( PORT I3 (680) (483) )
                    ( PORT I4 (262) (164) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_56\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (267) (164) )
                    ( PORT I1 (600) (453) )
                    ( PORT I2 (456) (303) )
                    ( PORT I3 (680) (483) )
                    ( PORT I4 (262) (164) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_56\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (265) (164) )
                    ( PORT I1 (264) (165) )
                    ( PORT I2 (680) (483) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_56\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1345) (1136) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_57\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_57\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1792) (1768) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (818) (818) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-53) (103) )
                ( SETUPHOLD (negedge D) (posedge CK) (-64) (114) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_57\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1792) (1768) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (816) (816) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-45) (95) )
                ( SETUPHOLD (negedge D) (posedge CK) (-53) (103) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_57\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1792) (1768) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (816) (816) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (159) (-105) )
                ( RECREM (negedge SR) (posedge CK) (132) (-83) )
                ( SETUPHOLD (posedge D) (posedge CK) (-56) (106) )
                ( SETUPHOLD (negedge D) (posedge CK) (-67) (117) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_57\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1792) (1768) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (813) (813) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (-37) (99) )
                ( SETUPHOLD (negedge D) (posedge CK) (-47) (105) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_57\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (2273) (2037) )
                    ( PORT I1 (639) (511) )
                    ( PORT I4 (420) (303) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                    ( IOPATH I1 COUT (233) (231) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_57\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (2270) (2037) )
                    ( PORT I1 (617) (483) )
                    ( PORT I2 (632) (510) )
                    ( PORT I4 (458) (334) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I2 COUT (352) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_57\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (637) (511) )
                    ( PORT I4 (619) (473) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH CIN S (235) (253) )
                    ( IOPATH I1 COUT (260) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_57\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (634) (459) )
                    ( PORT I4 (751) (550) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (351) (363) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_58_57\/LCEPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (636) (495) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_57\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1345) (1136) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_65\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_65\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1792) (1768) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-56) (106) )
                ( SETUPHOLD (negedge D) (posedge CK) (-65) (115) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_65\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1792) (1768) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-48) (98) )
                ( SETUPHOLD (negedge D) (posedge CK) (-54) (104) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_65\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1792) (1768) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (-56) (106) )
                ( SETUPHOLD (negedge D) (posedge CK) (-67) (117) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_65\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1792) (1768) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (-37) (99) )
                ( SETUPHOLD (negedge D) (posedge CK) (-47) (105) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_65\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (268) (165) )
                    ( PORT I4 (591) (441) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_65\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (443) (348) )
                    ( PORT I4 (591) (441) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH CIN S (138) (156) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_65\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (265) (164) )
                    ( PORT I4 (591) (441) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH CIN S (180) (200) )
                    ( IOPATH I1 COUT (287) (268) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_65\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (440) (339) )
                    ( PORT I4 (591) (441) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (323) (338) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_65\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_68\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (490) (333) )
                    ( PORT I1 (422) (303) )
                    ( PORT I4 (430) (286) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_68\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (490) (333) )
                    ( PORT I1 (267) (164) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_68\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (490) (333) )
                    ( PORT I1 (266) (164) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_69\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_69\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1797) (1773) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-56) (106) )
                ( SETUPHOLD (negedge D) (posedge CK) (-65) (115) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_69\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1797) (1773) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-48) (98) )
                ( SETUPHOLD (negedge D) (posedge CK) (-54) (104) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_69\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1797) (1773) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (-56) (106) )
                ( SETUPHOLD (negedge D) (posedge CK) (-67) (117) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_69\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1797) (1773) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( SETUPHOLD (posedge D) (posedge CK) (-37) (99) )
                ( SETUPHOLD (negedge D) (posedge CK) (-47) (105) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_69\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (266) (164) )
                    ( PORT I4 (611) (424) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (86) (92) )
                    ( IOPATH I4 COUT (195) (201) )
                    ( IOPATH I1 COUT (360) (366) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_69\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (579) (427) )
                    ( PORT I4 (480) (336) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (86) (92) )
                    ( IOPATH CIN S (92) (105) )
                    ( IOPATH I4 COUT (275) (287) )
                    ( IOPATH I1 COUT (393) (405) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_69\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (267) (164) )
                    ( PORT I4 (611) (424) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN S (86) (92) )
                    ( IOPATH CIN COUT (134) (134) )
                    ( IOPATH I4 COUT (156) (172) )
                    ( IOPATH I1 COUT (329) (329) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_69\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (446) (340) )
                    ( PORT I4 (611) (424) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN S (134) (134) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_69\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_72\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1802) (1778) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_72\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1802) (1778) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_72\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1802) (1778) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_72\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1802) (1778) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_72\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (429) (304) )
                    ( PORT I1 (570) (436) )
                    ( PORT I2 (429) (286) )
                    ( PORT I3 (693) (528) )
                    ( PORT I4 (725) (558) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_72\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (300) (211) )
                    ( PORT I1 (603) (460) )
                    ( PORT I2 (498) (382) )
                    ( PORT I3 (439) (301) )
                    ( PORT I4 (481) (374) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_72\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (579) (428) )
                    ( PORT I1 (864) (656) )
                    ( PORT I4 (429) (286) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_72\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (612) (462) )
                    ( PORT I1 (429) (299) )
                    ( PORT I2 (572) (441) )
                    ( PORT I3 (705) (533) )
                    ( PORT I4 (584) (428) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_72\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1176) (975) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_73\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1802) (1778) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_73\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1802) (1778) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_73\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1802) (1778) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_73\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1802) (1778) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_73\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (764) (596) )
                    ( PORT I1 (570) (436) )
                    ( PORT I2 (290) (215) )
                    ( PORT I3 (693) (528) )
                    ( PORT I4 (729) (573) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_73\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (579) (428) )
                    ( PORT I1 (429) (286) )
                    ( PORT I2 (498) (382) )
                    ( PORT I3 (428) (285) )
                    ( PORT I4 (725) (558) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_73\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (425) (285) )
                    ( PORT I1 (597) (464) )
                    ( PORT I2 (618) (462) )
                    ( PORT I3 (673) (494) )
                    ( PORT I4 (729) (573) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_73\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (299) (211) )
                    ( PORT I1 (429) (299) )
                    ( PORT I2 (572) (441) )
                    ( PORT I3 (673) (494) )
                    ( PORT I4 (487) (374) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_73\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_77\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1807) (1783) )
                    ( PORT D (204) (198) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_77\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1807) (1783) )
                    ( PORT D (512) (472) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_77\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1807) (1783) )
                    ( PORT D (177) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_77\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1807) (1783) )
                    ( PORT D (178) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_77\/FFAB\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1807) (1783) )
                    ( PORT D (591) (476) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (23) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_77\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1807) (1783) )
                    ( PORT D (578) (418) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_77\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_81\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1812) (1788) )
                    ( PORT D (987) (889) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_81\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (608) (430) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_81\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (886) (734) )
                    ( PORT I1 (1016) (799) )
                    ( PORT I2 (1017) (798) )
                    ( PORT I3 (1017) (800) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_81\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1041) (854) )
                    ( PORT I1 (815) (645) )
                    ( PORT I3 (947) (732) )
                    ( PORT I4 (1024) (815) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_58_81\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1995) (1763) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_81\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_84\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (972) (819) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_84\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1817) (1793) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_84\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1817) (1793) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_84\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1817) (1793) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_84\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1216) (994) )
                    ( PORT I1 (263) (164) )
                    ( PORT I4 (1110) (880) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_84\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (905) (729) )
                    ( PORT I1 (262) (164) )
                    ( PORT I4 (1210) (985) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_84\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1349) (1082) )
                    ( PORT I1 (262) (164) )
                    ( PORT I4 (1237) (977) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_84\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (632) (468) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_58_84\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1988) (1745) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_84\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_85\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (972) (819) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_85\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1817) (1793) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_85\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1817) (1793) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_85\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1817) (1793) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_85\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1817) (1793) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_85\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I2 (1104) (889) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (1221) (980) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_85\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (437) (339) )
                    ( PORT I1 (1336) (1089) )
                    ( PORT I4 (935) (727) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_85\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (1336) (1089) )
                    ( PORT I4 (1237) (977) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_85\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (1336) (1089) )
                    ( PORT I2 (1098) (887) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_85\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_89\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1798) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_89\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1798) )
                    ( PORT D (499) (408) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_89\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (292) (208) )
                    ( PORT I1 (263) (164) )
                    ( PORT I4 (849) (663) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_58_89\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (389) (314) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_89\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_92\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_92\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1803) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_92\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1803) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_92\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (490) (389) )
                    ( PORT I4 (656) (486) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_92\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (492) (389) )
                    ( PORT I2 (501) (382) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I2 Y (309) (281) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_58_92\/LCEPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (218) (176) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_58_92\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (226) (177) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_92\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_93\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1803) )
                    ( PORT D (366) (336) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_93\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1803) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_93\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1803) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_93\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1803) )
                    ( PORT D (335) (272) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_93\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (426) (285) )
                    ( PORT I1 (292) (209) )
                    ( PORT I3 (484) (332) )
                    ( PORT I4 (422) (285) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_93\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (431) (305) )
                    ( PORT I4 (424) (286) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_93\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (633) (459) )
                    ( PORT I1 (262) (164) )
                    ( PORT I4 (424) (286) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_58_93\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2009) (1815) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_93\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_96\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (220) (177) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_96\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1832) (1808) )
                    ( PORT D (182) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_96\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (738) (594) )
                    ( PORT I1 (260) (164) )
                    ( PORT I3 (659) (485) )
                    ( PORT I4 (657) (468) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_58_96\/FYB\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (265) (164) )
                    ( PORT I1 (595) (477) )
                    ( PORT I2 (503) (382) )
                    ( PORT I3 (652) (518) )
                    ( PORT I4 (429) (286) )
                    ( PORT ID (442) (339) )
                    ( IOPATH I0 Z (209) (230) )
                    ( IOPATH I1 Z (276) (271) )
                    ( IOPATH I2 Z (382) (360) )
                    ( IOPATH I3 Z (377) (339) )
                    ( IOPATH I4 Z (169) (179) )
                    ( IOPATH ID Z (207) (225) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_96\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (523) (398) )
                    ( PORT I1 (524) (398) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (481) (332) )
                    ( PORT I4 (662) (485) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_96\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (605) (465) )
                    ( PORT I2 (265) (164) )
                    ( PORT I3 (264) (164) )
                    ( PORT I4 (660) (486) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_58_96\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1745) (1597) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_96\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_97\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (220) (177) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_97\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1832) (1808) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_97\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1832) (1808) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_97\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1832) (1808) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_97\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1832) (1808) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_97\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I3 (681) (524) )
                    ( PORT I4 (522) (399) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_97\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (429) (286) )
                    ( PORT I1 (265) (164) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_97\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (782) (613) )
                    ( PORT I1 (424) (285) )
                    ( PORT I4 (524) (398) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_97\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (429) (286) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_97\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_100\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1837) (1813) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_100\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1837) (1813) )
                    ( PORT D (340) (272) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_100\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (498) (390) )
                    ( PORT I3 (289) (215) )
                    ( PORT I4 (297) (209) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_58_100\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (417) (348) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_100\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_101\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (576) (469) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_101\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1837) (1813) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (30) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_101\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1837) (1813) )
                    ( PORT D (559) (456) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_101\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (642) (469) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_58_101\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (546) (438) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_101\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_108\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (382) (313) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_108\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_108\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_108\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_108\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_58_108\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (419) (304) )
                    ( PORT I1 (843) (652) )
                    ( PORT I2 (1035) (799) )
                    ( PORT I3 (624) (478) )
                    ( PORT I4 (686) (549) )
                    ( PORT ID (837) (601) )
                    ( IOPATH I0 Z (136) (150) )
                    ( IOPATH I1 Z (201) (191) )
                    ( IOPATH I2 Z (305) (281) )
                    ( IOPATH I3 Z (301) (261) )
                    ( IOPATH I4 Z (100) (106) )
                    ( IOPATH ID Z (148) (166) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_108\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (590) (470) )
                    ( PORT I1 (899) (711) )
                    ( PORT I2 (703) (524) )
                    ( PORT I3 (692) (548) )
                    ( PORT I4 (819) (637) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_58_108\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (568) (427) )
                    ( PORT I1 (825) (636) )
                    ( PORT I2 (1035) (799) )
                    ( PORT I3 (808) (612) )
                    ( PORT I4 (808) (622) )
                    ( PORT ID (837) (601) )
                    ( IOPATH I0 Z (138) (151) )
                    ( IOPATH I1 Z (203) (191) )
                    ( IOPATH I2 Z (307) (277) )
                    ( IOPATH I3 Z (303) (256) )
                    ( IOPATH I4 Z (103) (107) )
                    ( IOPATH ID Z (150) (167) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_108\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (825) (636) )
                    ( PORT I1 (894) (717) )
                    ( PORT I2 (573) (442) )
                    ( PORT I3 (624) (478) )
                    ( PORT I4 (811) (622) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_58_108\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2037) (1782) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_108\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_109\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (253) (223) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_109\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_109\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_109\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_109\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_58_109\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (416) (303) )
                    ( PORT I1 (843) (652) )
                    ( PORT I2 (1035) (799) )
                    ( PORT I3 (624) (478) )
                    ( PORT I4 (819) (637) )
                    ( PORT ID (697) (529) )
                    ( IOPATH I0 Z (136) (150) )
                    ( IOPATH I1 Z (201) (191) )
                    ( IOPATH I2 Z (305) (281) )
                    ( IOPATH I3 Z (301) (261) )
                    ( IOPATH I4 Z (100) (106) )
                    ( IOPATH ID Z (148) (166) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_58_109\/FYB\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (886) (728) )
                    ( PORT I1 (842) (664) )
                    ( PORT I2 (1035) (799) )
                    ( PORT I3 (624) (478) )
                    ( PORT I4 (819) (637) )
                    ( PORT ID (701) (530) )
                    ( IOPATH I0 Z (139) (152) )
                    ( IOPATH I1 Z (203) (192) )
                    ( IOPATH I2 Z (309) (281) )
                    ( IOPATH I3 Z (304) (260) )
                    ( IOPATH I4 Z (104) (109) )
                    ( IOPATH ID Z (142) (155) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_58_109\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (282) (208) )
                    ( PORT I1 (825) (636) )
                    ( PORT I2 (1035) (799) )
                    ( PORT I3 (808) (612) )
                    ( PORT I4 (808) (622) )
                    ( PORT ID (837) (601) )
                    ( IOPATH I0 Z (138) (151) )
                    ( IOPATH I1 Z (203) (191) )
                    ( IOPATH I2 Z (307) (277) )
                    ( IOPATH I3 Z (303) (256) )
                    ( IOPATH I4 Z (103) (107) )
                    ( IOPATH ID Z (150) (167) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_58_109\/FYD\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (898) (715) )
                    ( PORT I1 (1009) (791) )
                    ( PORT I2 (1035) (799) )
                    ( PORT I3 (808) (612) )
                    ( PORT I4 (811) (622) )
                    ( PORT ID (837) (601) )
                    ( IOPATH I0 Z (137) (150) )
                    ( IOPATH I1 Z (202) (191) )
                    ( IOPATH I2 Z (307) (276) )
                    ( IOPATH I3 Z (302) (255) )
                    ( IOPATH I4 Z (102) (108) )
                    ( IOPATH ID Z (140) (154) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_58_109\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1880) (1644) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_109\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_112\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (815) (615) )
                    ( PORT I1 (883) (723) )
                    ( PORT I3 (435) (299) )
                    ( PORT I4 (757) (550) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_113\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1852) (1828) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_113\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1139) (933) )
                    ( PORT I1 (266) (164) )
                    ( PORT I3 (757) (538) )
                    ( PORT I4 (457) (346) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_113\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (586) (411) )
                    ( PORT I1 (266) (164) )
                    ( PORT I4 (432) (299) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_113\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_129\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (433) (343) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_129\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1833) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (-34) (103) )
                ( SETUPHOLD (negedge D) (posedge CK) (-44) (114) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_129\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (601) (486) )
                    ( PORT I1 (726) (544) )
                    ( PORT I2 (640) (484) )
                    ( PORT I3 (598) (460) )
                    ( PORT I4 (452) (334) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_58_129\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2020) (1772) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_129\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_133\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1852) (1828) )
                    ( PORT D (338) (272) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (818) (818) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (159) (-105) )
                ( RECREM (negedge SR) (posedge CK) (132) (-83) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_133\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (581) (470) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_136\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (818) (818) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_136\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (816) (816) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_136\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (179) (152) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (816) (816) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (159) (-105) )
                ( RECREM (negedge SR) (posedge CK) (132) (-83) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_136\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (796) (621) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (813) (813) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_136\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (578) (422) )
                    ( PORT I1 (423) (304) )
                    ( PORT I2 (601) (419) )
                    ( PORT I3 (592) (429) )
                    ( PORT I4 (422) (304) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_136\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (420) (303) )
                    ( PORT I1 (285) (208) )
                    ( PORT I2 (601) (419) )
                    ( PORT I3 (591) (443) )
                    ( PORT I4 (459) (341) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_136\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1006) (768) )
                    ( PORT I1 (590) (444) )
                    ( PORT I4 (431) (299) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_136\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (578) (422) )
                    ( PORT I1 (874) (691) )
                    ( PORT I4 (418) (285) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_136\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (591) (488) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_137\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (575) (455) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_137\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (568) (495) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_137\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (405) (372) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_137\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (178) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_137\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (731) (542) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_137\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (469) (342) )
                    ( PORT I3 (592) (429) )
                    ( PORT I4 (422) (304) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_137\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1006) (768) )
                    ( PORT I3 (591) (443) )
                    ( PORT I4 (626) (466) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_137\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_140\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_140\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1818) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-53) (103) )
                ( SETUPHOLD (negedge D) (posedge CK) (-64) (114) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_140\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1818) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-45) (95) )
                ( SETUPHOLD (negedge D) (posedge CK) (-53) (103) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_140\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1818) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (-56) (106) )
                ( SETUPHOLD (negedge D) (posedge CK) (-67) (117) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_140\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1818) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (-37) (99) )
                ( SETUPHOLD (negedge D) (posedge CK) (-47) (105) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_140\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1487) (1240) )
                    ( PORT I1 (611) (488) )
                    ( PORT I4 (578) (423) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                    ( IOPATH I1 COUT (233) (231) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_140\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (1619) (1317) )
                    ( PORT I1 (598) (478) )
                    ( PORT I2 (264) (164) )
                    ( PORT I4 (873) (683) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I2 COUT (352) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_140\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (266) (164) )
                    ( PORT I4 (478) (335) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH CIN S (235) (253) )
                    ( IOPATH I1 COUT (260) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_140\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (266) (164) )
                    ( PORT I4 (624) (474) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (351) (363) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_58_140\/LCEPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (691) (563) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_140\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_141\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1818) )
                    ( PORT D (536) (444) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_141\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1818) )
                    ( PORT D (580) (456) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_141\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1818) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_141\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1818) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_141\/FFAB\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1818) )
                    ( PORT D (636) (450) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (23) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_141\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I2 (447) (300) )
                    ( PORT I3 (427) (305) )
                    ( PORT I4 (424) (285) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_141\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (266) (164) )
                    ( PORT I1 (423) (285) )
                    ( PORT I2 (447) (300) )
                    ( PORT I3 (432) (305) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_141\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (266) (164) )
                    ( PORT I1 (595) (490) )
                    ( PORT I2 (447) (300) )
                    ( PORT I3 (266) (164) )
                    ( PORT I4 (732) (554) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_141\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_144\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_144\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1837) (1813) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-56) (106) )
                ( SETUPHOLD (negedge D) (posedge CK) (-65) (115) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_144\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1837) (1813) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-48) (98) )
                ( SETUPHOLD (negedge D) (posedge CK) (-54) (104) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_144\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1837) (1813) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (-56) (106) )
                ( SETUPHOLD (negedge D) (posedge CK) (-67) (117) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_144\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1837) (1813) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (-37) (99) )
                ( SETUPHOLD (negedge D) (posedge CK) (-47) (105) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_144\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I4 (599) (428) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_144\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (267) (164) )
                    ( PORT I4 (615) (465) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH CIN S (138) (156) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_144\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (264) (164) )
                    ( PORT I4 (445) (339) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH CIN S (180) (200) )
                    ( IOPATH I1 COUT (287) (268) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_144\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (265) (164) )
                    ( PORT I4 (594) (476) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (323) (338) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_144\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_145\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1837) (1813) )
                    ( PORT D (337) (287) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_145\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (267) (164) )
                    ( PORT I2 (466) (354) )
                    ( PORT I4 (265) (165) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_145\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I2 (534) (392) )
                    ( PORT I3 (468) (348) )
                    ( PORT I4 (483) (332) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_145\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (479) (331) )
                    ( PORT I1 (619) (466) )
                    ( PORT I4 (527) (392) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_145\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_148\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_148\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1832) (1808) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-56) (106) )
                ( SETUPHOLD (negedge D) (posedge CK) (-65) (115) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_148\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1832) (1808) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (-48) (98) )
                ( SETUPHOLD (negedge D) (posedge CK) (-54) (104) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_148\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1832) (1808) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-33) (106) )
                ( SETUPHOLD (negedge D) (posedge CK) (-46) (117) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_148\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (266) (164) )
                    ( PORT I4 (446) (286) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (86) (92) )
                    ( IOPATH I4 COUT (195) (201) )
                    ( IOPATH I1 COUT (360) (366) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_148\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (600) (478) )
                    ( PORT I4 (446) (286) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (86) (92) )
                    ( IOPATH CIN S (92) (105) )
                    ( IOPATH I4 COUT (275) (287) )
                    ( IOPATH I1 COUT (393) (405) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_148\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (302) (217) )
                    ( IOPATH I3 S (384) (348) )
                    ( IOPATH CIN S (86) (92) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_148\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_149\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1832) (1808) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_149\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1832) (1808) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_149\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1832) (1808) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_149\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1832) (1808) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_149\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (293) (208) )
                    ( PORT I1 (262) (164) )
                    ( PORT I2 (267) (164) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (617) (467) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_149\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (424) (285) )
                    ( PORT I1 (427) (304) )
                    ( PORT I2 (425) (304) )
                    ( PORT I3 (267) (164) )
                    ( PORT I4 (436) (287) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_149\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (424) (285) )
                    ( PORT I1 (424) (303) )
                    ( PORT I2 (267) (164) )
                    ( PORT I3 (292) (216) )
                    ( PORT I4 (426) (286) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_149\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (266) (164) )
                    ( PORT I2 (267) (164) )
                    ( PORT I3 (294) (216) )
                    ( PORT I4 (304) (210) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_149\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_152\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1803) )
                    ( PORT D (494) (411) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_152\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1803) )
                    ( PORT D (658) (539) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_152\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1803) )
                    ( PORT D (369) (320) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_152\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1803) )
                    ( PORT D (336) (287) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_152\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_153\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1803) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_153\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1803) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_153\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1803) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_153\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1803) )
                    ( PORT D (551) (454) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_153\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (421) (303) )
                    ( PORT I2 (621) (462) )
                    ( PORT I4 (431) (287) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_153\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (421) (303) )
                    ( PORT I1 (431) (287) )
                    ( PORT I2 (460) (348) )
                    ( PORT I3 (753) (539) )
                    ( PORT I4 (301) (210) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_153\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (424) (285) )
                    ( PORT I1 (423) (303) )
                    ( PORT I2 (592) (425) )
                    ( PORT I3 (753) (539) )
                    ( PORT I4 (433) (287) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_153\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_156\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1798) )
                    ( PORT D (339) (289) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_156\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1798) )
                    ( PORT D (516) (457) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_156\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1798) )
                    ( PORT D (331) (272) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_156\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1798) )
                    ( PORT D (363) (334) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_156\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1798) )
                    ( PORT D (426) (287) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_156\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (263) (164) )
                    ( PORT I3 (437) (287) )
                    ( PORT I4 (740) (554) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_156\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (607) (466) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (598) (464) )
                    ( PORT I4 (437) (287) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_156\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (608) (466) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (264) (164) )
                    ( PORT I4 (423) (285) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_156\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_157\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1798) )
                    ( PORT D (178) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_157\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1798) )
                    ( PORT D (215) (184) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_157\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1798) )
                    ( PORT D (815) (733) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_157\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1798) )
                    ( PORT D (687) (621) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_157\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (595) (425) )
                    ( PORT I1 (881) (639) )
                    ( PORT I2 (422) (285) )
                    ( PORT I3 (805) (604) )
                    ( IOPATH I0 COUT (93) (92) )
                    ( IOPATH I1 COUT (152) (153) )
                    ( IOPATH I3 COUT (256) (257) )
                    ( IOPATH I2 COUT (260) (261) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_157\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (415) (285) )
                    ( PORT I1 (459) (368) )
                    ( PORT I2 (590) (477) )
                    ( PORT I3 (1047) (810) )
                    ( IOPATH CIN COUT (93) (92) )
                    ( IOPATH I0 COUT (149) (149) )
                    ( IOPATH I1 COUT (192) (192) )
                    ( IOPATH I3 COUT (293) (293) )
                    ( IOPATH I2 COUT (298) (298) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_157\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (422) (304) )
                    ( PORT I1 (635) (467) )
                    ( PORT I2 (732) (602) )
                    ( PORT I3 (815) (598) )
                    ( IOPATH CIN COUT (93) (92) )
                    ( IOPATH I0 COUT (167) (173) )
                    ( IOPATH I1 COUT (233) (214) )
                    ( IOPATH I3 COUT (336) (281) )
                    ( IOPATH I2 COUT (341) (302) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_157\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (760) (591) )
                    ( PORT I1 (677) (522) )
                    ( PORT I2 (261) (164) )
                    ( PORT I3 (644) (517) )
                    ( IOPATH I0 COUT (258) (228) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH CIN COUT (93) (92) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_157\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_160\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (441) (354) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_161\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1817) (1793) )
                    ( PORT D (338) (272) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_58_161\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1817) (1793) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (30) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_161\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (261) (164) )
                    ( PORT I1 (346) (244) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (480) (332) )
                    ( IOPATH CIN COUT (25) (17) )
                    ( IOPATH I0 COUT (111) (133) )
                    ( IOPATH I1 COUT (176) (174) )
                    ( IOPATH I3 COUT (276) (244) )
                    ( IOPATH I2 COUT (280) (264) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_58_161\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (261) (164) )
                    ( PORT I1 (480) (332) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (657) (485) )
                    ( IOPATH I0 COUT (227) (240) )
                    ( IOPATH I1 COUT (296) (282) )
                    ( IOPATH I2 COUT (401) (371) )
                    ( IOPATH I3 COUT (397) (351) )
                    ( IOPATH CIN COUT (25) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_161\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (424) (304) )
                    ( PORT I3 (582) (411) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_58_161\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (420) (303) )
                    ( PORT I1 (264) (164) )
                    ( PORT I3 (582) (411) )
                    ( PORT I4 (424) (304) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_58_161\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_48\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (579) (417) )
                    ( PORT I1 (566) (410) )
                    ( PORT I3 (428) (298) )
                    ( PORT I4 (572) (411) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_52\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1803) (1779) )
                    ( PORT D (570) (466) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (818) (818) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_52\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1803) (1779) )
                    ( PORT D (754) (647) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (816) (816) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (159) (-105) )
                ( RECREM (negedge SR) (posedge CK) (132) (-83) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_52\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (475) (331) )
                    ( PORT I2 (658) (480) )
                    ( PORT I3 (286) (215) )
                    ( IOPATH I0 COUT (93) (92) )
                    ( IOPATH I3 COUT (256) (257) )
                    ( IOPATH I2 COUT (260) (261) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_52\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (475) (331) )
                    ( PORT I1 (723) (559) )
                    ( PORT I2 (857) (680) )
                    ( PORT I3 (419) (303) )
                    ( IOPATH CIN COUT (93) (92) )
                    ( IOPATH I0 COUT (149) (149) )
                    ( IOPATH I1 COUT (192) (192) )
                    ( IOPATH I3 COUT (293) (293) )
                    ( IOPATH I2 COUT (298) (298) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_52\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (480) (332) )
                    ( PORT I1 (427) (286) )
                    ( PORT I2 (615) (441) )
                    ( PORT I3 (260) (164) )
                    ( IOPATH CIN COUT (93) (92) )
                    ( IOPATH I0 COUT (167) (173) )
                    ( IOPATH I1 COUT (233) (214) )
                    ( IOPATH I3 COUT (336) (281) )
                    ( IOPATH I2 COUT (341) (302) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_52\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (478) (333) )
                    ( PORT I1 (419) (285) )
                    ( PORT I2 (685) (507) )
                    ( PORT I3 (444) (311) )
                    ( IOPATH I0 COUT (258) (228) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH CIN COUT (93) (92) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_52\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1149) (960) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_56\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1798) (1774) )
                    ( PORT D (835) (699) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_56\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1798) (1774) )
                    ( PORT D (361) (298) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_56\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1798) (1774) )
                    ( PORT D (360) (298) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_56\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1798) (1774) )
                    ( PORT D (366) (299) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_56\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (615) (441) )
                    ( PORT I1 (444) (318) )
                    ( PORT I2 (612) (430) )
                    ( PORT I3 (264) (164) )
                    ( IOPATH CIN COUT (190) (198) )
                    ( IOPATH I0 COUT (203) (224) )
                    ( IOPATH I1 COUT (269) (264) )
                    ( IOPATH I3 COUT (373) (337) )
                    ( IOPATH I2 COUT (377) (356) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_56\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (482) (353) )
                    ( PORT I3 (261) (164) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH I3 S (377) (339) )
                    ( IOPATH CIN S (190) (198) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_56\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I3 (465) (368) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_56\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (732) (556) )
                    ( PORT I1 (263) (164) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_56\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_64\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1798) (1774) )
                    ( PORT D (536) (425) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_64\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (451) (303) )
                    ( PORT I1 (451) (303) )
                    ( PORT I3 (428) (304) )
                    ( PORT I4 (324) (226) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_64\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (439) (317) )
                    ( PORT I1 (428) (304) )
                    ( PORT I2 (319) (226) )
                    ( PORT I3 (456) (303) )
                    ( PORT I4 (451) (303) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_64\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_68\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1803) (1779) )
                    ( PORT D (774) (692) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_68\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1803) (1779) )
                    ( PORT D (560) (481) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_68\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1803) (1779) )
                    ( PORT D (179) (152) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_68\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1803) (1779) )
                    ( PORT D (1186) (1008) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_68\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1803) (1779) )
                    ( PORT D (711) (515) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_68\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (680) (478) )
                    ( PORT I1 (639) (479) )
                    ( PORT I4 (427) (298) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_68\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (639) (479) )
                    ( PORT I1 (660) (497) )
                    ( PORT I4 (432) (299) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_68\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1053) (818) )
                    ( PORT I3 (723) (529) )
                    ( PORT I4 (624) (461) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_68\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_72\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_72\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1808) (1784) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-53) (103) )
                ( SETUPHOLD (negedge D) (posedge CK) (-64) (114) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_72\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1808) (1784) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-45) (95) )
                ( SETUPHOLD (negedge D) (posedge CK) (-53) (103) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_72\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1808) (1784) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (-56) (106) )
                ( SETUPHOLD (negedge D) (posedge CK) (-67) (117) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_72\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1808) (1784) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (-37) (99) )
                ( SETUPHOLD (negedge D) (posedge CK) (-47) (105) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_72\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (694) (526) )
                    ( PORT I1 (267) (164) )
                    ( PORT I2 (799) (632) )
                    ( PORT I4 (669) (507) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I2 S (387) (371) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                    ( IOPATH I1 COUT (233) (231) )
                    ( IOPATH I2 COUT (341) (339) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_72\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (700) (527) )
                    ( PORT I1 (267) (164) )
                    ( PORT I2 (799) (632) )
                    ( PORT I3 (267) (164) )
                    ( PORT I4 (1029) (734) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH I3 S (377) (339) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I3 COUT (347) (345) )
                    ( IOPATH I2 COUT (352) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_72\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (700) (547) )
                    ( PORT I4 (1029) (734) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH CIN S (235) (253) )
                    ( IOPATH I1 COUT (260) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_72\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (265) (164) )
                    ( PORT I4 (1029) (734) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (351) (363) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_66_72\/LCEPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (596) (488) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_72\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_76\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_76\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1813) (1789) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-56) (106) )
                ( SETUPHOLD (negedge D) (posedge CK) (-65) (115) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_76\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1813) (1789) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-48) (98) )
                ( SETUPHOLD (negedge D) (posedge CK) (-54) (104) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_76\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1813) (1789) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (-56) (106) )
                ( SETUPHOLD (negedge D) (posedge CK) (-67) (117) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_76\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1813) (1789) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (-37) (99) )
                ( SETUPHOLD (negedge D) (posedge CK) (-47) (105) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_76\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (266) (164) )
                    ( PORT I4 (716) (529) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_76\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (266) (164) )
                    ( PORT I4 (711) (528) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH CIN S (138) (156) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_76\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (705) (559) )
                    ( PORT I4 (866) (667) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH CIN S (180) (200) )
                    ( IOPATH I1 COUT (287) (268) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_76\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (266) (164) )
                    ( PORT I4 (864) (666) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (323) (338) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_76\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_80\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_80\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1794) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-56) (106) )
                ( SETUPHOLD (negedge D) (posedge CK) (-65) (115) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_80\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1794) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (-48) (98) )
                ( SETUPHOLD (negedge D) (posedge CK) (-54) (104) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_80\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1794) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-33) (106) )
                ( SETUPHOLD (negedge D) (posedge CK) (-46) (117) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_80\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (267) (164) )
                    ( PORT I4 (646) (460) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (86) (92) )
                    ( IOPATH I4 COUT (195) (201) )
                    ( IOPATH I1 COUT (360) (366) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_80\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (267) (164) )
                    ( PORT I4 (646) (460) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (86) (92) )
                    ( IOPATH CIN S (92) (105) )
                    ( IOPATH I4 COUT (275) (287) )
                    ( IOPATH I1 COUT (393) (405) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_80\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (264) (164) )
                    ( PORT I4 (646) (460) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN S (86) (92) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_80\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (653) (452) )
                    ( PORT I1 (267) (164) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_80\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_84\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1823) (1799) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_84\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (425) (285) )
                    ( PORT I1 (477) (339) )
                    ( PORT I2 (656) (469) )
                    ( PORT I3 (345) (251) )
                    ( PORT I4 (428) (286) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_84\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (525) (381) )
                    ( PORT I1 (477) (339) )
                    ( PORT I4 (296) (209) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_84\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (642) (479) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_84\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (642) (479) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_84\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_88\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (849) (620) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_88\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (716) (532) )
                    ( IOPATH I1 Y (276) (271) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_88\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (849) (620) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_88\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (849) (620) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_92\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (596) (485) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_92\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_92\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_92\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_92\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (421) (285) )
                    ( PORT I1 (424) (285) )
                    ( PORT I2 (590) (417) )
                    ( PORT I3 (586) (422) )
                    ( PORT I4 (661) (480) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_92\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (839) (656) )
                    ( PORT I4 (598) (477) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_92\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (732) (546) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (591) (418) )
                    ( PORT I3 (674) (482) )
                    ( PORT I4 (480) (332) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_92\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (265) (164) )
                    ( PORT I4 (422) (303) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_66_92\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1757) (1567) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_92\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_96\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1838) (1814) )
                    ( PORT D (717) (605) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_96\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1838) (1814) )
                    ( PORT D (178) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_96\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1838) (1814) )
                    ( PORT D (722) (594) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_96\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (449) (341) )
                    ( PORT I3 (264) (165) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_96\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (422) (285) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (485) (333) )
                    ( PORT I4 (262) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_96\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (624) (442) )
                    ( PORT I1 (262) (164) )
                    ( PORT I3 (432) (287) )
                    ( PORT I4 (428) (286) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_96\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (432) (287) )
                    ( PORT I1 (473) (339) )
                    ( PORT I2 (267) (164) )
                    ( PORT I3 (757) (544) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_96\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_100\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (680) (573) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_100\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (550) (437) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_100\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (534) (404) )
                    ( PORT I1 (427) (298) )
                    ( PORT I2 (425) (304) )
                    ( PORT I3 (509) (381) )
                    ( PORT I4 (432) (299) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_100\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_128\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1863) (1839) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_128\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (267) (164) )
                    ( PORT I1 (438) (305) )
                    ( PORT I4 (530) (398) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_66_128\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1668) (1539) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_128\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_136\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (818) (818) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_136\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (816) (816) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_136\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (816) (816) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (159) (-105) )
                ( RECREM (negedge SR) (posedge CK) (132) (-83) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_136\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (676) (477) )
                    ( PORT I1 (589) (423) )
                    ( PORT I2 (480) (372) )
                    ( PORT I3 (687) (542) )
                    ( PORT I4 (427) (298) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_136\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (818) (615) )
                    ( PORT I1 (584) (418) )
                    ( PORT I2 (666) (552) )
                    ( PORT I3 (582) (441) )
                    ( PORT I4 (596) (425) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_136\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (738) (553) )
                    ( PORT I1 (583) (411) )
                    ( PORT I2 (799) (640) )
                    ( PORT I3 (612) (449) )
                    ( PORT I4 (583) (418) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_136\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (405) (311) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_140\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_140\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_140\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_140\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (421) (303) )
                    ( PORT I1 (423) (303) )
                    ( PORT I2 (684) (537) )
                    ( PORT I3 (710) (514) )
                    ( PORT I4 (414) (285) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_140\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (691) (538) )
                    ( PORT I1 (584) (430) )
                    ( PORT I2 (435) (300) )
                    ( PORT I3 (587) (411) )
                    ( PORT I4 (303) (212) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_140\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (824) (626) )
                    ( PORT I1 (423) (303) )
                    ( PORT I4 (414) (285) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_140\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (580) (438) )
                    ( PORT I1 (290) (208) )
                    ( PORT I2 (824) (626) )
                    ( PORT I3 (710) (514) )
                    ( PORT I4 (425) (285) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_140\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_144\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_144\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-53) (103) )
                ( SETUPHOLD (negedge D) (posedge CK) (-64) (114) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_144\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-45) (95) )
                ( SETUPHOLD (negedge D) (posedge CK) (-53) (103) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_144\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (-56) (106) )
                ( SETUPHOLD (negedge D) (posedge CK) (-67) (117) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_144\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (-37) (99) )
                ( SETUPHOLD (negedge D) (posedge CK) (-47) (105) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_144\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1697) (1478) )
                    ( PORT I1 (264) (164) )
                    ( PORT I4 (631) (457) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                    ( IOPATH I1 COUT (233) (231) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_144\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (1697) (1478) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (266) (164) )
                    ( PORT I4 (637) (474) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I2 COUT (352) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_144\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (266) (164) )
                    ( PORT I4 (637) (474) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH CIN S (235) (253) )
                    ( IOPATH I1 COUT (260) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_144\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (265) (164) )
                    ( PORT I4 (637) (474) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (351) (363) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_66_144\/LCEPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (616) (508) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_144\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_148\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_148\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1838) (1814) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-56) (106) )
                ( SETUPHOLD (negedge D) (posedge CK) (-65) (115) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_148\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1838) (1814) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-48) (98) )
                ( SETUPHOLD (negedge D) (posedge CK) (-54) (104) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_148\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1838) (1814) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (-56) (106) )
                ( SETUPHOLD (negedge D) (posedge CK) (-67) (117) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_148\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1838) (1814) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (-37) (99) )
                ( SETUPHOLD (negedge D) (posedge CK) (-47) (105) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_148\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (604) (486) )
                    ( PORT I4 (489) (333) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_148\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (267) (164) )
                    ( PORT I4 (648) (518) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH CIN S (138) (156) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_148\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (265) (164) )
                    ( PORT I4 (489) (333) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH CIN S (180) (200) )
                    ( IOPATH I1 COUT (287) (268) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_148\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (264) (164) )
                    ( PORT I4 (489) (333) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (323) (338) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_148\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_152\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_152\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-56) (106) )
                ( SETUPHOLD (negedge D) (posedge CK) (-65) (115) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_152\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-48) (98) )
                ( SETUPHOLD (negedge D) (posedge CK) (-54) (104) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_152\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (-56) (106) )
                ( SETUPHOLD (negedge D) (posedge CK) (-67) (117) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_152\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( SETUPHOLD (posedge D) (posedge CK) (-37) (99) )
                ( SETUPHOLD (negedge D) (posedge CK) (-47) (105) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_152\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (265) (164) )
                    ( PORT I4 (652) (452) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (86) (92) )
                    ( IOPATH I4 COUT (195) (201) )
                    ( IOPATH I1 COUT (360) (366) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_152\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (265) (164) )
                    ( PORT I4 (652) (452) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (86) (92) )
                    ( IOPATH CIN S (92) (105) )
                    ( IOPATH I4 COUT (275) (287) )
                    ( IOPATH I1 COUT (393) (405) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_152\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (264) (164) )
                    ( PORT I4 (652) (452) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN S (86) (92) )
                    ( IOPATH CIN COUT (134) (134) )
                    ( IOPATH I4 COUT (156) (172) )
                    ( IOPATH I1 COUT (329) (329) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_66_152\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (264) (164) )
                    ( PORT I4 (652) (452) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN S (134) (134) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_152\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_156\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1804) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_156\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1804) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-35) (95) )
                ( SETUPHOLD (negedge D) (posedge CK) (-46) (103) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_156\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1804) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_156\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1804) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_156\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (500) (374) )
                    ( PORT I1 (471) (338) )
                    ( PORT I2 (585) (424) )
                    ( PORT I3 (1001) (784) )
                    ( PORT I4 (427) (286) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_156\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (569) (423) )
                    ( PORT I1 (529) (375) )
                    ( PORT I4 (425) (285) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_156\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (661) (452) )
                    ( PORT I1 (471) (339) )
                    ( PORT I2 (431) (286) )
                    ( PORT I3 (585) (424) )
                    ( PORT I4 (295) (209) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_156\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (298) (211) )
                    ( PORT I1 (475) (339) )
                    ( PORT I2 (571) (441) )
                    ( PORT I3 (661) (452) )
                    ( PORT I4 (432) (287) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_156\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_66_160\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1823) (1799) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_160\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (299) (211) )
                    ( PORT I1 (492) (333) )
                    ( PORT I4 (575) (442) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_160\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (300) (211) )
                    ( PORT I3 (361) (245) )
                    ( PORT I4 (460) (335) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_160\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (492) (333) )
                    ( PORT I1 (446) (355) )
                    ( PORT I4 (427) (298) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_66_160\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (492) (333) )
                    ( PORT I1 (586) (412) )
                    ( PORT I2 (575) (442) )
                    ( PORT I3 (592) (412) )
                    ( PORT I4 (431) (299) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_66_160\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_52\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (426) (305) )
                    ( PORT I1 (261) (164) )
                    ( PORT I2 (435) (287) )
                    ( PORT I4 (597) (466) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_52\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (425) (286) )
                    ( PORT I1 (581) (428) )
                    ( PORT I2 (429) (286) )
                    ( PORT I3 (682) (501) )
                    ( PORT I4 (424) (286) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_52\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (425) (286) )
                    ( PORT I1 (581) (428) )
                    ( PORT I2 (435) (287) )
                    ( PORT I3 (682) (501) )
                    ( PORT I4 (641) (456) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_52\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (426) (305) )
                    ( PORT I1 (303) (210) )
                    ( PORT I2 (293) (216) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_53\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (425) (286) )
                    ( PORT I1 (424) (286) )
                    ( PORT I3 (334) (250) )
                    ( PORT I4 (889) (692) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_53\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (682) (501) )
                    ( PORT I1 (293) (209) )
                    ( PORT I3 (581) (428) )
                    ( PORT I4 (429) (286) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_56\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1801) (1777) )
                    ( PORT D (871) (756) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_56\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1801) (1777) )
                    ( PORT D (559) (489) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_56\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1801) (1777) )
                    ( PORT D (514) (416) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_56\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1801) (1777) )
                    ( PORT D (777) (621) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_56\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1801) (1777) )
                    ( PORT D (446) (312) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (1028) (1028) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_56\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (454) (302) )
                    ( PORT I1 (262) (164) )
                    ( PORT I2 (266) (165) )
                    ( PORT I3 (286) (216) )
                    ( PORT I4 (444) (318) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_70_56\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (996) (821) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_57\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1801) (1777) )
                    ( PORT D (824) (688) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_57\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1801) (1777) )
                    ( PORT D (178) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_57\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1801) (1777) )
                    ( PORT D (785) (621) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_57\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1801) (1777) )
                    ( PORT D (558) (482) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_57\/FFAB\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1801) (1777) )
                    ( PORT D (595) (453) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (1028) (1028) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (23) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_70_57\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1060) (885) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_68\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1806) (1782) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_68\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1806) (1782) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_68\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1806) (1782) )
                    ( PORT D (736) (652) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_68\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (427) (305) )
                    ( PORT I1 (591) (412) )
                    ( PORT I2 (696) (520) )
                    ( PORT I3 (605) (414) )
                    ( PORT I4 (419) (303) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_68\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (292) (216) )
                    ( PORT I1 (450) (334) )
                    ( PORT I2 (591) (412) )
                    ( PORT I3 (680) (482) )
                    ( PORT I4 (427) (305) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_68\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (585) (428) )
                    ( PORT I1 (828) (597) )
                    ( PORT I4 (425) (304) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_68\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (582) (411) )
                    ( PORT I2 (680) (482) )
                    ( PORT I4 (425) (304) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_70_68\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (810) (671) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_69\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1806) (1782) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_69\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1806) (1782) )
                    ( PORT D (754) (611) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_69\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1806) (1782) )
                    ( PORT D (633) (522) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_69\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1806) (1782) )
                    ( PORT D (757) (599) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_69\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (605) (414) )
                    ( PORT I1 (444) (346) )
                    ( PORT I2 (680) (482) )
                    ( PORT I3 (456) (335) )
                    ( PORT I4 (419) (303) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_69\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (501) (387) )
                    ( PORT I1 (605) (414) )
                    ( PORT I4 (419) (303) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_69\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (458) (334) )
                    ( PORT I1 (680) (482) )
                    ( PORT I4 (427) (305) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_70_69\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (810) (671) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_72\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (481) (340) )
                    ( PORT I1 (581) (410) )
                    ( PORT I4 (420) (303) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_73\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (481) (340) )
                    ( PORT I1 (459) (336) )
                    ( PORT I4 (447) (343) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_73\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (635) (466) )
                    ( PORT I1 (433) (286) )
                    ( PORT I2 (431) (305) )
                    ( PORT I3 (634) (466) )
                    ( PORT I4 (637) (466) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_73\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (632) (474) )
                    ( PORT I2 (298) (217) )
                    ( PORT I3 (433) (286) )
                    ( PORT I4 (798) (583) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_81\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (467) (338) )
                    ( PORT I4 (341) (251) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_81\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (467) (338) )
                    ( PORT I1 (466) (338) )
                    ( PORT I4 (358) (253) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_81\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (470) (338) )
                    ( PORT I4 (491) (341) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH CIN S (235) (253) )
                    ( IOPATH I1 COUT (260) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_81\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (470) (338) )
                    ( PORT I4 (491) (341) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (351) (363) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_85\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (421) (285) )
                    ( PORT I4 (508) (375) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_85\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (416) (285) )
                    ( PORT I4 (559) (400) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH CIN S (138) (156) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_85\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (622) (457) )
                    ( PORT I4 (691) (477) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH CIN S (180) (200) )
                    ( IOPATH I1 COUT (287) (268) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_85\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (424) (285) )
                    ( PORT I4 (691) (477) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (323) (338) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_70_88\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (806) (633) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_88\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1807) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_88\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1807) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_88\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1807) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_88\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1807) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_88\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (500) (351) )
                    ( PORT I1 (751) (550) )
                    ( PORT I3 (848) (618) )
                    ( PORT I4 (421) (285) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_88\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (486) (373) )
                    ( PORT I1 (872) (664) )
                    ( PORT I3 (848) (618) )
                    ( PORT I4 (421) (285) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_88\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (884) (639) )
                    ( PORT I1 (549) (414) )
                    ( PORT I3 (848) (618) )
                    ( PORT I4 (419) (303) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_88\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (846) (618) )
                    ( PORT I1 (729) (553) )
                    ( PORT I3 (884) (639) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_70_88\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1707) (1530) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_70_88\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_89\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (470) (338) )
                    ( PORT I4 (662) (500) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_89\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (474) (339) )
                    ( PORT I4 (514) (390) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH CIN S (138) (156) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_89\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I4 (862) (647) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH CIN S (180) (200) )
                    ( IOPATH I1 COUT (287) (268) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_89\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (470) (338) )
                    ( PORT I4 (851) (645) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (323) (338) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_93\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (468) (338) )
                    ( PORT I4 (665) (507) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_93\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (485) (380) )
                    ( PORT I4 (668) (521) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH CIN S (138) (156) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_93\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (619) (461) )
                    ( PORT I4 (800) (598) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH CIN S (180) (200) )
                    ( IOPATH I1 COUT (287) (268) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_93\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (670) (518) )
                    ( PORT I4 (800) (598) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (323) (338) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_97\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (627) (450) )
                    ( PORT I4 (666) (508) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_97\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (648) (499) )
                    ( PORT I4 (662) (503) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH CIN S (138) (156) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_97\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (467) (338) )
                    ( PORT I4 (793) (591) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH CIN S (180) (200) )
                    ( IOPATH I1 COUT (287) (268) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_97\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (628) (450) )
                    ( PORT I4 (793) (591) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (323) (338) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_101\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (469) (338) )
                    ( PORT I4 (641) (468) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_104\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (420) (286) )
                    ( PORT I4 (486) (373) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_104\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (288) (209) )
                    ( PORT I1 (417) (285) )
                    ( PORT I4 (497) (374) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_104\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (416) (285) )
                    ( PORT I4 (630) (462) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH CIN S (235) (253) )
                    ( IOPATH I1 COUT (260) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_104\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (423) (285) )
                    ( PORT I4 (630) (462) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (351) (363) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_108\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (415) (285) )
                    ( PORT I4 (482) (340) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (86) (92) )
                    ( IOPATH I4 COUT (195) (201) )
                    ( IOPATH I1 COUT (360) (366) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_108\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (415) (285) )
                    ( PORT I4 (349) (252) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (86) (92) )
                    ( IOPATH CIN S (92) (105) )
                    ( IOPATH I4 COUT (275) (287) )
                    ( IOPATH I1 COUT (393) (405) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_108\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (415) (285) )
                    ( PORT I4 (482) (340) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN S (86) (92) )
                    ( IOPATH CIN COUT (134) (134) )
                    ( IOPATH I4 COUT (156) (172) )
                    ( IOPATH I1 COUT (329) (329) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_108\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (423) (285) )
                    ( PORT I4 (482) (340) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN S (134) (134) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_125\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1871) (1847) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_125\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (427) (286) )
                    ( PORT I1 (499) (382) )
                    ( PORT I3 (262) (164) )
                    ( PORT I4 (417) (285) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_70_125\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1660) (1450) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_70_125\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_70_128\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (382) (298) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_128\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1866) (1842) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (-34) (103) )
                ( SETUPHOLD (negedge D) (posedge CK) (-44) (114) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_128\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1866) (1842) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_128\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (883) (704) )
                    ( PORT I3 (514) (369) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I3 Y (383) (351) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_128\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (652) (507) )
                    ( PORT I2 (771) (587) )
                    ( PORT I3 (263) (164) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_128\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (771) (587) )
                    ( PORT I3 (268) (164) )
                    ( PORT I4 (829) (597) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_128\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (483) (340) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (771) (587) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_70_128\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1835) (1653) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_70_128\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_70_129\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (382) (298) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_129\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1866) (1842) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_129\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1866) (1842) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_129\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1866) (1842) )
                    ( PORT D (180) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_129\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1866) (1842) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (-36) (97) )
                ( SETUPHOLD (negedge D) (posedge CK) (-47) (105) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_129\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (470) (338) )
                    ( PORT I3 (350) (252) )
                    ( PORT I4 (629) (443) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_129\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (652) (507) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (380) (267) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_129\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (483) (340) )
                    ( PORT I3 (268) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I3 Y (377) (336) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_70_129\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_140\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (688) (545) )
                    ( PORT I4 (488) (374) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_140\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (573) (431) )
                    ( PORT I1 (262) (164) )
                    ( PORT I4 (494) (373) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_140\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (373) (267) )
                    ( PORT I4 (505) (344) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH CIN S (235) (253) )
                    ( IOPATH I2 COUT (368) (328) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_140\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (509) (344) )
                    ( PORT I4 (509) (344) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I2 S (381) (357) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (351) (363) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_70_141\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1160) (1023) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_141\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1851) (1827) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_141\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1851) (1827) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_141\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (421) (285) )
                    ( PORT I1 (289) (208) )
                    ( PORT I2 (423) (285) )
                    ( PORT I3 (422) (285) )
                    ( PORT I4 (502) (343) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_141\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (260) (164) )
                    ( PORT I1 (631) (514) )
                    ( PORT I4 (1379) (1125) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_141\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (261) (164) )
                    ( PORT I1 (761) (585) )
                    ( PORT I4 (1169) (953) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_70_141\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1836) (1613) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_70_141\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_144\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (470) (339) )
                    ( PORT I4 (470) (339) )
                    ( IOPATH I2 S (387) (371) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_144\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (475) (340) )
                    ( PORT I4 (475) (340) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH CIN S (138) (156) )
                    ( IOPATH I2 COUT (406) (406) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_144\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (888) (691) )
                    ( PORT I4 (755) (603) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH CIN S (180) (200) )
                    ( IOPATH I2 COUT (395) (356) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_144\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (620) (461) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I2 S (381) (357) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (323) (338) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_70_145\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_145\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_145\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_145\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_145\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_145\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (645) (513) )
                    ( PORT I1 (1021) (837) )
                    ( PORT I4 (260) (164) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_145\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (260) (164) )
                    ( PORT I1 (1021) (837) )
                    ( PORT I2 (631) (514) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_145\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (776) (601) )
                    ( PORT I1 (427) (286) )
                    ( PORT I4 (1025) (882) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_145\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1037) (870) )
                    ( PORT I1 (421) (286) )
                    ( PORT I4 (885) (693) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_70_145\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_148\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (421) (286) )
                    ( PORT I4 (421) (286) )
                    ( IOPATH I2 S (387) (371) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_148\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (423) (304) )
                    ( PORT I4 (423) (304) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH CIN S (138) (156) )
                    ( IOPATH I2 COUT (406) (406) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_148\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (506) (343) )
                    ( PORT I4 (468) (338) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH CIN S (180) (200) )
                    ( IOPATH I2 COUT (395) (356) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_148\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (473) (339) )
                    ( PORT I4 (473) (339) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I2 S (381) (357) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (323) (338) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_152\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (379) (267) )
                    ( PORT I4 (496) (381) )
                    ( IOPATH I2 S (387) (371) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_152\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (369) (266) )
                    ( PORT I4 (684) (518) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH CIN S (138) (156) )
                    ( IOPATH I2 COUT (406) (406) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_152\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (509) (344) )
                    ( PORT I4 (468) (338) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH CIN S (180) (200) )
                    ( IOPATH I2 COUT (395) (356) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_152\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (372) (267) )
                    ( PORT I4 (466) (338) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I2 S (381) (357) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (323) (338) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_153\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (422) (285) )
                    ( PORT I1 (509) (344) )
                    ( PORT I2 (504) (344) )
                    ( PORT I3 (471) (339) )
                    ( PORT I4 (260) (164) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_153\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (339) (251) )
                    ( PORT I1 (336) (250) )
                    ( PORT I2 (511) (344) )
                    ( PORT I4 (470) (338) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_156\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (263) (164) )
                    ( PORT I4 (702) (519) )
                    ( IOPATH I2 S (387) (371) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_156\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (624) (458) )
                    ( PORT I4 (664) (473) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH CIN S (138) (156) )
                    ( IOPATH I2 COUT (406) (406) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_156\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (622) (462) )
                    ( PORT I4 (822) (634) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH CIN S (180) (200) )
                    ( IOPATH I2 COUT (395) (356) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_156\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (262) (164) )
                    ( PORT I4 (851) (658) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I2 S (381) (357) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (323) (338) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_70_157\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1320) (1159) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_157\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1807) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_157\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1807) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_157\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1807) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_157\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (261) (164) )
                    ( PORT I3 (940) (770) )
                    ( PORT I4 (1056) (899) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_157\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (262) (165) )
                    ( PORT I3 (807) (682) )
                    ( PORT I4 (1559) (1288) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_157\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (583) (435) )
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (422) (285) )
                    ( PORT I4 (588) (434) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_157\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1194) (991) )
                    ( PORT I1 (261) (164) )
                    ( PORT I4 (940) (789) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_70_157\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2016) (1775) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_70_157\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_70_160\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_70_161\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_70_161\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1826) (1802) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_161\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (260) (164) )
                    ( PORT I1 (1341) (1110) )
                    ( PORT I4 (1089) (870) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_70_161\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_56\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1810) (1786) )
                    ( PORT D (791) (705) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_56\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1810) (1786) )
                    ( PORT D (425) (355) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_56\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1810) (1786) )
                    ( PORT D (547) (437) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_56\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1810) (1786) )
                    ( PORT D (790) (653) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_56\/FFAB\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1810) (1786) )
                    ( PORT D (993) (786) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (1028) (1028) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (23) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_56\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1810) (1786) )
                    ( PORT D (689) (487) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (1028) (1028) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_78_56\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (954) (784) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_78_72\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (616) (476) )
                    ( PORT I1 (470) (338) )
                    ( PORT I2 (650) (507) )
                    ( PORT I3 (469) (338) )
                    ( IOPATH I0 COUT (93) (92) )
                    ( IOPATH I1 COUT (152) (153) )
                    ( IOPATH I3 COUT (256) (257) )
                    ( IOPATH I2 COUT (260) (261) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_78_72\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (484) (351) )
                    ( PORT I1 (807) (605) )
                    ( PORT I2 (641) (468) )
                    ( PORT I3 (472) (340) )
                    ( IOPATH CIN COUT (93) (92) )
                    ( IOPATH I0 COUT (149) (149) )
                    ( IOPATH I1 COUT (192) (192) )
                    ( IOPATH I3 COUT (293) (293) )
                    ( IOPATH I2 COUT (298) (298) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_78_72\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (627) (478) )
                    ( PORT I1 (509) (344) )
                    ( PORT I2 (786) (585) )
                    ( PORT I3 (470) (338) )
                    ( IOPATH CIN COUT (93) (92) )
                    ( IOPATH I0 COUT (167) (173) )
                    ( IOPATH I1 COUT (233) (214) )
                    ( IOPATH I3 COUT (336) (281) )
                    ( IOPATH I2 COUT (341) (302) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_78_72\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (1058) (870) )
                    ( PORT I1 (660) (480) )
                    ( PORT I2 (515) (344) )
                    ( PORT I3 (669) (495) )
                    ( IOPATH I0 COUT (258) (228) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH CIN COUT (93) (92) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_76\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1801) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_78_76\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (653) (480) )
                    ( PORT I2 (727) (542) )
                    ( PORT I3 (619) (442) )
                    ( IOPATH CIN COUT (25) (17) )
                    ( IOPATH I0 COUT (111) (133) )
                    ( IOPATH I1 COUT (176) (174) )
                    ( IOPATH I3 COUT (276) (244) )
                    ( IOPATH I2 COUT (280) (264) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_78_76\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (791) (592) )
                    ( PORT I3 (347) (244) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN S (25) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_76\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (527) (397) )
                    ( PORT I2 (791) (592) )
                    ( PORT I4 (691) (502) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_76\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (658) (504) )
                    ( PORT I4 (637) (463) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_78_76\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (723) (591) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_78_84\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (590) (471) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_84\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1835) (1811) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_84\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1835) (1811) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_84\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1835) (1811) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_84\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1835) (1811) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_84\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (848) (640) )
                    ( PORT I1 (421) (304) )
                    ( PORT I3 (649) (480) )
                    ( PORT I4 (465) (338) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_84\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (417) (285) )
                    ( PORT I1 (649) (480) )
                    ( PORT I3 (833) (604) )
                    ( PORT I4 (468) (338) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_84\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (832) (629) )
                    ( PORT I1 (482) (332) )
                    ( PORT I3 (649) (480) )
                    ( PORT I4 (617) (461) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_84\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (850) (657) )
                    ( PORT I1 (481) (332) )
                    ( PORT I3 (649) (480) )
                    ( PORT I4 (811) (607) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_78_84\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1668) (1479) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_78_84\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_78_92\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (750) (598) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_92\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_92\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_92\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_92\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_92\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (677) (521) )
                    ( PORT I1 (479) (332) )
                    ( PORT I3 (538) (387) )
                    ( PORT I4 (467) (338) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_92\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (671) (475) )
                    ( PORT I1 (483) (331) )
                    ( PORT I3 (807) (617) )
                    ( PORT I4 (469) (339) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_92\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (671) (475) )
                    ( PORT I1 (807) (617) )
                    ( PORT I3 (488) (390) )
                    ( PORT I4 (465) (338) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_92\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (671) (475) )
                    ( PORT I1 (674) (529) )
                    ( PORT I2 (285) (208) )
                    ( PORT I4 (921) (727) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_78_92\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1749) (1540) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_78_92\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_78_96\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_96\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_96\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_96\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (819) (616) )
                    ( PORT I1 (625) (459) )
                    ( PORT I2 (526) (373) )
                    ( PORT I4 (485) (373) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_96\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (819) (616) )
                    ( PORT I1 (513) (368) )
                    ( PORT I4 (467) (338) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_78_96\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_78_100\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_100\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1855) (1831) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_100\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1855) (1831) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_100\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1855) (1831) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_100\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1855) (1831) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_100\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (696) (506) )
                    ( PORT I1 (836) (632) )
                    ( PORT I2 (262) (164) )
                    ( PORT I4 (619) (461) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_100\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (164) )
                    ( PORT I1 (705) (544) )
                    ( PORT I3 (829) (594) )
                    ( PORT I4 (488) (381) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_100\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (829) (594) )
                    ( PORT I1 (836) (632) )
                    ( PORT I4 (467) (338) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_100\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (829) (594) )
                    ( PORT I3 (918) (699) )
                    ( PORT I4 (484) (373) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_78_100\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_116\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1875) (1851) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_116\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (265) (164) )
                    ( PORT I1 (637) (468) )
                    ( PORT I2 (445) (346) )
                    ( PORT I4 (466) (347) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_116\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (637) (468) )
                    ( PORT I2 (863) (674) )
                    ( PORT I4 (794) (608) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_78_116\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1415) (1287) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_78_116\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_78_120\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (381) (297) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_120\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1880) (1856) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_120\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1880) (1856) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_120\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1880) (1856) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_120\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1880) (1856) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_120\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (843) (693) )
                    ( PORT I2 (713) (556) )
                    ( PORT I4 (475) (331) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_120\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (801) (615) )
                    ( PORT I1 (344) (243) )
                    ( PORT I4 (913) (690) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_120\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1179) (963) )
                    ( PORT I1 (475) (331) )
                    ( PORT I4 (842) (605) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_120\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (480) (388) )
                    ( PORT I3 (711) (517) )
                    ( PORT I4 (932) (703) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_78_120\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_128\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (429) (285) )
                    ( PORT I1 (501) (343) )
                    ( PORT I3 (517) (344) )
                    ( PORT I4 (425) (304) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_132\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1870) (1846) )
                    ( PORT D (541) (467) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_78_132\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1832) (1623) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_78_132\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_78_140\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1111) (988) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_140\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1860) (1836) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_140\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1860) (1836) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_140\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1860) (1836) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_140\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1467) (1207) )
                    ( PORT I3 (683) (541) )
                    ( PORT I4 (469) (339) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_140\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1467) (1207) )
                    ( PORT I3 (688) (542) )
                    ( PORT I4 (498) (343) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_140\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (821) (619) )
                    ( PORT I1 (1334) (1119) )
                    ( PORT I4 (334) (250) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_140\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (428) (299) )
                    ( PORT I1 (262) (164) )
                    ( PORT I2 (263) (164) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_78_140\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1605) (1438) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_78_140\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_78_148\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (985) (887) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_148\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_148\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_148\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (49) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_148\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_148\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (974) (739) )
                    ( PORT I3 (952) (798) )
                    ( PORT I4 (497) (343) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_148\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1351) (1158) )
                    ( PORT I1 (974) (739) )
                    ( PORT I4 (502) (343) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_148\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I2 (1356) (1149) )
                    ( PORT I3 (1041) (814) )
                    ( PORT I4 (617) (477) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_148\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1349) (1158) )
                    ( PORT I1 (974) (739) )
                    ( PORT I4 (466) (339) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_78_148\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1773) (1613) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_78_148\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_78_152\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_152\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_152\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_152\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_152\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_152\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1151) (902) )
                    ( PORT I1 (1488) (1237) )
                    ( PORT I4 (332) (250) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_152\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1349) (1158) )
                    ( PORT I3 (366) (266) )
                    ( PORT I4 (851) (715) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_152\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1140) (864) )
                    ( PORT I1 (1355) (1149) )
                    ( PORT I4 (334) (250) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_152\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1009) (776) )
                    ( PORT I1 (1352) (1158) )
                    ( PORT I3 (366) (266) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I3 Y (302) (255) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_78_152\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_280\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (944) (743) )
                    ( PORT I3 (415) (303) )
                    ( PORT I4 (638) (457) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_80\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (483) (332) )
                    ( PORT I1 (484) (333) )
                    ( PORT I2 (484) (333) )
                    ( PORT I4 (481) (332) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_84\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (627) (476) )
                    ( PORT I4 (446) (346) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_84\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (627) (476) )
                    ( PORT I1 (505) (343) )
                    ( PORT I4 (475) (350) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_84\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (500) (351) )
                    ( PORT I4 (607) (427) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH CIN S (235) (253) )
                    ( IOPATH I1 COUT (260) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_84\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (421) (304) )
                    ( PORT I4 (607) (427) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (351) (363) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_88\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (287) (215) )
                    ( PORT I4 (615) (436) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_88\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (468) (339) )
                    ( PORT I4 (615) (436) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH CIN S (138) (156) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_88\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (421) (285) )
                    ( PORT I4 (615) (436) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH CIN S (180) (200) )
                    ( IOPATH I1 COUT (287) (268) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_88\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (287) (215) )
                    ( PORT I4 (615) (436) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (323) (338) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_92\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (286) (215) )
                    ( PORT I4 (606) (468) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_92\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (507) (343) )
                    ( PORT I4 (473) (380) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH CIN S (138) (156) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_92\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (507) (343) )
                    ( PORT I4 (606) (468) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH CIN S (180) (200) )
                    ( IOPATH I1 COUT (287) (268) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_92\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (500) (343) )
                    ( PORT I4 (606) (468) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (323) (338) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_96\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (470) (340) )
                    ( PORT I4 (597) (445) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_96\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (470) (340) )
                    ( PORT I4 (597) (445) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH CIN S (138) (156) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_96\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (417) (303) )
                    ( PORT I4 (597) (445) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH CIN S (180) (200) )
                    ( IOPATH I1 COUT (287) (268) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_96\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (417) (303) )
                    ( PORT I4 (597) (445) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (323) (338) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_100\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1852) (1828) )
                    ( PORT D (574) (469) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_100\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1852) (1828) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_100\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (510) (344) )
                    ( PORT I4 (723) (548) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH I4 COUT (143) (153) )
                    ( IOPATH CIN COUT (238) (244) )
                    ( IOPATH I1 COUT (316) (309) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_100\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (507) (344) )
                    ( PORT I4 (456) (345) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN S (143) (153) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_100\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (517) (380) )
                    ( PORT I4 (510) (374) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_82_100\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1587) (1375) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_82_100\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_82_101\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (604) (510) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_101\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1852) (1828) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_101\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1852) (1828) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_101\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1852) (1828) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_101\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (737) (557) )
                    ( PORT I1 (503) (368) )
                    ( PORT I2 (378) (267) )
                    ( PORT I4 (634) (468) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_101\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (828) (636) )
                    ( PORT I1 (822) (576) )
                    ( PORT I2 (375) (267) )
                    ( PORT I4 (651) (485) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_101\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (868) (645) )
                    ( PORT I1 (822) (576) )
                    ( PORT I4 (661) (468) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_82_101\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1587) (1375) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_82_101\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_109\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (177) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_109\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (340) (287) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_82_109\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1282) (1125) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_82_109\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_82_113\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (377) (312) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_113\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1867) (1843) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_113\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1867) (1843) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_113\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1867) (1843) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_113\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1867) (1843) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_113\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (907) (686) )
                    ( PORT I1 (465) (338) )
                    ( PORT I4 (1005) (822) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_113\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (784) (607) )
                    ( PORT I1 (464) (338) )
                    ( PORT I4 (1004) (822) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_113\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1009) (834) )
                    ( PORT I3 (333) (250) )
                    ( PORT I4 (1145) (901) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_113\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1012) (813) )
                    ( PORT I1 (1142) (922) )
                    ( PORT I3 (331) (250) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I3 Y (302) (255) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_82_113\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_82_132\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (700) (564) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_132\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1867) (1843) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_132\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1867) (1843) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_132\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1867) (1843) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_132\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1867) (1843) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_132\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1504) (1214) )
                    ( PORT I3 (730) (550) )
                    ( PORT I4 (498) (343) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_132\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1506) (1231) )
                    ( PORT I1 (858) (637) )
                    ( PORT I4 (466) (338) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_132\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1341) (1117) )
                    ( PORT I1 (858) (637) )
                    ( PORT I4 (468) (338) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_132\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1506) (1231) )
                    ( PORT I1 (858) (637) )
                    ( PORT I4 (676) (516) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_82_132\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1478) (1362) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_82_132\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_82_133\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_133\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1867) (1843) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_133\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1504) (1214) )
                    ( PORT I2 (730) (550) )
                    ( PORT I4 (801) (593) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_133\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (468) (338) )
                    ( PORT I1 (468) (338) )
                    ( PORT I2 (466) (338) )
                    ( PORT I3 (333) (250) )
                    ( PORT I4 (488) (373) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_82_133\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_82_276\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (414) (285) )
                    ( PORT I1 (424) (304) )
                    ( PORT I2 (429) (304) )
                    ( PORT I3 (774) (581) )
                    ( PORT I4 (496) (374) )
                    ( PORT ID (432) (305) )
                    ( IOPATH I0 Z (214) (239) )
                    ( IOPATH I1 Z (282) (281) )
                    ( IOPATH I2 Z (387) (371) )
                    ( IOPATH I3 Z (383) (351) )
                    ( IOPATH I4 Z (164) (174) )
                    ( IOPATH ID Z (211) (235) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_280\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (813) (619) )
                    ( PORT I1 (418) (285) )
                    ( PORT I4 (741) (541) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (122) (128) )
                    ( IOPATH I0 COUT (230) (236) )
                    ( IOPATH I1 COUT (288) (294) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_280\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (813) (619) )
                    ( PORT I1 (418) (285) )
                    ( PORT I2 (418) (285) )
                    ( PORT I4 (607) (473) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH CIN COUT (122) (128) )
                    ( IOPATH I4 COUT (239) (251) )
                    ( IOPATH I0 COUT (314) (326) )
                    ( IOPATH I1 COUT (357) (369) )
                    ( IOPATH I2 COUT (463) (475) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_280\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (434) (286) )
                    ( PORT I4 (612) (473) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN S (122) (128) )
                    ( IOPATH CIN COUT (152) (152) )
                    ( IOPATH I4 COUT (138) (154) )
                    ( IOPATH I1 COUT (311) (311) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_280\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (682) (522) )
                    ( PORT I4 (744) (550) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN S (152) (152) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_281\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (572) (427) )
                    ( PORT I1 (798) (649) )
                    ( PORT I4 (624) (511) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                    ( IOPATH I1 COUT (233) (231) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_281\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (572) (427) )
                    ( PORT I1 (724) (608) )
                    ( PORT I2 (671) (475) )
                    ( PORT I3 (425) (304) )
                    ( PORT I4 (607) (473) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH I3 S (377) (339) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I3 COUT (347) (345) )
                    ( IOPATH I2 COUT (352) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_281\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (632) (456) )
                    ( PORT I2 (775) (587) )
                    ( PORT I3 (1026) (785) )
                    ( PORT I4 (422) (304) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH I3 S (384) (348) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH CIN S (235) (253) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH I3 COUT (363) (307) )
                    ( IOPATH I2 COUT (368) (328) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_281\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (503) (368) )
                    ( PORT I2 (575) (411) )
                    ( PORT I3 (787) (630) )
                    ( PORT I4 (443) (334) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I2 S (381) (357) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I3 S (377) (336) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (351) (363) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_82_285\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (625) (465) )
                    ( PORT I2 (834) (630) )
                    ( PORT I3 (468) (339) )
                    ( PORT I4 (468) (339) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I2 S (387) (371) )
                    ( IOPATH I3 S (383) (351) )
                    ( IOPATH CIN S (198) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_56\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (478) (331) )
                    ( PORT I1 (821) (601) )
                    ( PORT I2 (482) (332) )
                    ( PORT I3 (860) (644) )
                    ( PORT I4 (831) (617) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_56\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (645) (478) )
                    ( PORT I4 (738) (563) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_64\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (683) (509) )
                    ( PORT I1 (643) (467) )
                    ( PORT I3 (670) (467) )
                    ( PORT I4 (700) (529) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_64\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (643) (467) )
                    ( PORT I1 (501) (366) )
                    ( PORT I4 (740) (554) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_64\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (683) (509) )
                    ( PORT I1 (670) (492) )
                    ( PORT I2 (538) (390) )
                    ( PORT I3 (677) (487) )
                    ( PORT I4 (450) (302) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_64\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (1473) (1302) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_68\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (1207) (1028) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_80\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (269) (165) )
                    ( PORT I1 (260) (164) )
                    ( PORT I2 (700) (555) )
                    ( PORT I3 (262) (165) )
                    ( PORT I4 (1984) (1808) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_80\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (164) )
                    ( PORT I1 (606) (479) )
                    ( PORT I3 (262) (165) )
                    ( PORT I4 (427) (286) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_80\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (164) )
                    ( PORT I1 (866) (681) )
                    ( PORT I3 (472) (339) )
                    ( PORT I4 (2209) (2216) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_80\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (260) (164) )
                    ( PORT I1 (762) (584) )
                    ( PORT I2 (492) (341) )
                    ( PORT I3 (444) (287) )
                    ( PORT I4 (448) (335) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_86_84\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (380) (297) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_84\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1829) (1805) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_84\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (430) (300) )
                    ( PORT I1 (449) (301) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (458) (354) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_86_84\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1857) (1610) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_86_84\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_86_92\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (392) (312) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_92\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1839) (1815) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_92\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1839) (1815) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_92\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1839) (1815) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_92\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1839) (1815) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_86_92\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (504) (343) )
                    ( PORT I1 (597) (430) )
                    ( PORT I2 (439) (306) )
                    ( PORT I3 (426) (304) )
                    ( PORT I4 (454) (341) )
                    ( PORT ID (417) (285) )
                    ( IOPATH I0 Z (136) (150) )
                    ( IOPATH I1 Z (201) (191) )
                    ( IOPATH I2 Z (305) (281) )
                    ( IOPATH I3 Z (301) (261) )
                    ( IOPATH I4 Z (100) (106) )
                    ( IOPATH ID Z (148) (166) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_86_92\/FYB\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (503) (343) )
                    ( PORT I1 (597) (430) )
                    ( PORT I2 (439) (306) )
                    ( PORT I3 (426) (304) )
                    ( PORT I4 (450) (340) )
                    ( PORT ID (417) (285) )
                    ( IOPATH I0 Z (139) (152) )
                    ( IOPATH I1 Z (203) (192) )
                    ( IOPATH I2 Z (309) (281) )
                    ( IOPATH I3 Z (304) (260) )
                    ( IOPATH I4 Z (104) (109) )
                    ( IOPATH ID Z (142) (155) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_86_92\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (504) (343) )
                    ( PORT I1 (465) (342) )
                    ( PORT I2 (439) (306) )
                    ( PORT I3 (426) (304) )
                    ( PORT I4 (588) (412) )
                    ( PORT ID (417) (285) )
                    ( IOPATH I0 Z (138) (151) )
                    ( IOPATH I1 Z (203) (191) )
                    ( IOPATH I2 Z (307) (277) )
                    ( IOPATH I3 Z (303) (256) )
                    ( IOPATH I4 Z (103) (107) )
                    ( IOPATH ID Z (150) (167) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_92\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (602) (424) )
                    ( PORT I1 (439) (306) )
                    ( PORT I2 (597) (430) )
                    ( PORT I3 (598) (435) )
                    ( PORT I4 (621) (457) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_86_92\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1510) (1319) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_86_92\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_96\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (181) (152) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_96\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (618) (536) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_96\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (653) (529) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_96\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (652) (529) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_96\/FFAB\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (707) (519) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (23) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_86_96\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_86_100\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (219) (176) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_100\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_100\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_100\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_100\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_100\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (588) (412) )
                    ( PORT I1 (440) (300) )
                    ( PORT I2 (620) (477) )
                    ( PORT I3 (593) (424) )
                    ( PORT I4 (334) (250) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_100\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (448) (340) )
                    ( PORT I1 (797) (589) )
                    ( PORT I2 (588) (412) )
                    ( PORT I3 (371) (266) )
                    ( PORT I4 (764) (560) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_86_100\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (471) (339) )
                    ( PORT I1 (462) (336) )
                    ( PORT I2 (456) (335) )
                    ( PORT I3 (341) (251) )
                    ( PORT I4 (578) (422) )
                    ( PORT ID (424) (285) )
                    ( IOPATH I0 Z (138) (151) )
                    ( IOPATH I1 Z (203) (191) )
                    ( IOPATH I2 Z (307) (277) )
                    ( IOPATH I3 Z (303) (256) )
                    ( IOPATH I4 Z (103) (107) )
                    ( IOPATH ID Z (150) (167) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_86_100\/FYD\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (467) (338) )
                    ( PORT I1 (797) (589) )
                    ( PORT I2 (588) (412) )
                    ( PORT I3 (732) (565) )
                    ( PORT I4 (578) (422) )
                    ( PORT ID (424) (285) )
                    ( IOPATH I0 Z (137) (150) )
                    ( IOPATH I1 Z (202) (191) )
                    ( IOPATH I2 Z (307) (276) )
                    ( IOPATH I3 Z (302) (255) )
                    ( IOPATH I4 Z (102) (108) )
                    ( IOPATH ID Z (140) (154) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_86_100\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_86_116\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (466) (338) )
                    ( PORT I4 (496) (372) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_86_116\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (466) (338) )
                    ( PORT I1 (465) (338) )
                    ( PORT I4 (522) (374) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_86_116\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (464) (338) )
                    ( PORT I4 (654) (451) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH CIN S (235) (253) )
                    ( IOPATH I1 COUT (260) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_86_116\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (466) (338) )
                    ( PORT I4 (654) (451) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (351) (363) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_86_120\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (476) (331) )
                    ( PORT I4 (681) (500) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_86_120\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (477) (331) )
                    ( PORT I4 (678) (499) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH CIN S (138) (156) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_86_120\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (476) (331) )
                    ( PORT I4 (676) (499) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH CIN S (180) (200) )
                    ( IOPATH I1 COUT (287) (268) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_86_120\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (744) (583) )
                    ( PORT I4 (647) (468) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (323) (338) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_86_124\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (654) (470) )
                    ( PORT I4 (811) (587) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_86_124\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (580) (410) )
                    ( PORT I4 (679) (510) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH CIN S (138) (156) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_86_124\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (619) (462) )
                    ( PORT I4 (811) (587) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH CIN S (180) (200) )
                    ( IOPATH I1 COUT (287) (268) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_86_124\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (440) (333) )
                    ( PORT I4 (811) (587) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (323) (338) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_86_128\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (467) (338) )
                    ( PORT I4 (805) (616) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_86_128\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (503) (373) )
                    ( PORT I4 (805) (616) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH CIN S (138) (156) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_86_128\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (491) (374) )
                    ( PORT I4 (805) (616) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH CIN S (180) (200) )
                    ( IOPATH I1 COUT (287) (268) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_86_128\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (467) (338) )
                    ( PORT I4 (805) (616) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (323) (338) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_86_132\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (738) (582) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_132\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1864) (1840) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_132\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1864) (1840) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_86_132\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (334) (250) )
                    ( PORT I4 (659) (483) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH I4 COUT (143) (153) )
                    ( IOPATH CIN COUT (238) (244) )
                    ( IOPATH I1 COUT (316) (309) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_86_132\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (656) (470) )
                    ( PORT I4 (657) (484) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN S (143) (153) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_132\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1022) (801) )
                    ( PORT I2 (1140) (952) )
                    ( PORT I4 (424) (298) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_132\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1022) (801) )
                    ( PORT I1 (1272) (1029) )
                    ( PORT I4 (424) (298) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_86_132\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1673) (1513) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_86_132\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_212\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1810) )
                    ( PORT D (506) (433) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_86_212\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2260) (2060) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_86_212\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_276\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (606) (469) )
                    ( PORT I1 (663) (481) )
                    ( PORT I2 (503) (374) )
                    ( PORT I3 (432) (299) )
                    ( PORT I4 (660) (480) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_284\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1815) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_284\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (365) (266) )
                    ( PORT I1 (423) (303) )
                    ( PORT I4 (283) (208) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_86_284\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2986) (2725) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_86_284\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_86_296\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (744) (558) )
                    ( PORT I1 (590) (464) )
                    ( PORT I4 (509) (380) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                    ( IOPATH I1 COUT (233) (231) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_86_296\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (744) (558) )
                    ( PORT I1 (604) (464) )
                    ( PORT I2 (593) (458) )
                    ( PORT I3 (261) (164) )
                    ( PORT I4 (510) (380) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH I3 S (377) (339) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I3 COUT (347) (345) )
                    ( IOPATH I2 COUT (352) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_86_296\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (573) (410) )
                    ( PORT I2 (263) (164) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH CIN S (235) (253) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH I2 COUT (368) (328) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_86_296\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (591) (483) )
                    ( PORT I2 (263) (164) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I2 S (381) (357) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (351) (363) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_86_300\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (262) (164) )
                    ( PORT I4 (262) (164) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_90_80\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (378) (313) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_80\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1821) (1797) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_80\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1821) (1797) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_80\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1821) (1797) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_80\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1821) (1797) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_80\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (439) (286) )
                    ( PORT I1 (469) (342) )
                    ( PORT I2 (431) (305) )
                    ( PORT I3 (261) (164) )
                    ( PORT I4 (422) (285) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_80\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (432) (305) )
                    ( PORT I1 (439) (286) )
                    ( PORT I2 (431) (305) )
                    ( PORT I3 (261) (164) )
                    ( PORT I4 (422) (285) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_80\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (307) (209) )
                    ( PORT I1 (261) (164) )
                    ( PORT I2 (432) (305) )
                    ( PORT I3 (740) (536) )
                    ( PORT I4 (422) (285) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_80\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (439) (286) )
                    ( PORT I1 (431) (305) )
                    ( PORT I2 (432) (305) )
                    ( PORT I3 (261) (164) )
                    ( PORT I4 (422) (285) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_90_80\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1546) (1376) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_90_80\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_81\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I4 (639) (467) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_81\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (264) (164) )
                    ( PORT I4 (666) (470) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_81\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (265) (164) )
                    ( PORT I4 (595) (464) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH CIN S (235) (253) )
                    ( IOPATH I2 COUT (368) (328) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_81\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (266) (165) )
                    ( PORT I4 (266) (165) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I2 S (381) (357) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (351) (363) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_85\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (428) (305) )
                    ( PORT I4 (295) (217) )
                    ( IOPATH I2 S (387) (371) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (86) (92) )
                    ( IOPATH I4 COUT (195) (201) )
                    ( IOPATH I2 COUT (468) (474) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_85\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (427) (305) )
                    ( PORT I4 (294) (217) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH CIN COUT (86) (92) )
                    ( IOPATH CIN S (92) (105) )
                    ( IOPATH I4 COUT (275) (287) )
                    ( IOPATH I2 COUT (499) (511) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_85\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (426) (305) )
                    ( PORT I4 (426) (305) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH CIN S (86) (92) )
                    ( IOPATH CIN COUT (134) (134) )
                    ( IOPATH I4 COUT (156) (172) )
                    ( IOPATH I2 COUT (437) (417) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_85\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (426) (304) )
                    ( PORT I4 (426) (304) )
                    ( IOPATH I2 S (381) (357) )
                    ( IOPATH CIN S (134) (134) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_97\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1841) (1817) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_97\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1841) (1817) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_97\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1841) (1817) )
                    ( PORT D (177) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_97\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1841) (1817) )
                    ( PORT D (498) (412) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_97\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1841) (1817) )
                    ( PORT D (261) (164) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (1028) (1028) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_97\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (269) (164) )
                    ( PORT I1 (610) (412) )
                    ( PORT I2 (617) (477) )
                    ( PORT I4 (420) (303) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_97\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (164) )
                    ( PORT I1 (270) (165) )
                    ( PORT I3 (442) (287) )
                    ( PORT I4 (419) (303) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_97\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (575) (428) )
                    ( PORT I4 (569) (427) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_90_97\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1512) (1352) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_90_97\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_104\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1851) (1827) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_104\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (434) (299) )
                    ( PORT I1 (265) (164) )
                    ( PORT I2 (517) (397) )
                    ( PORT I4 (580) (424) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_90_104\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1209) (1083) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_90_104\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_128\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (416) (285) )
                    ( PORT I1 (416) (285) )
                    ( PORT I2 (416) (285) )
                    ( PORT I3 (289) (208) )
                    ( PORT I4 (420) (303) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_128\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (420) (303) )
                    ( PORT I1 (418) (303) )
                    ( PORT I2 (284) (215) )
                    ( PORT I3 (418) (303) )
                    ( PORT I4 (260) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_90_228\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2450) (2240) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_90_228\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1851) (1827) )
                    ( PORT D (648) (536) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_228\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (418) (303) )
                    ( PORT I4 (566) (410) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_228\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (428) (298) )
                    ( PORT I1 (417) (285) )
                    ( PORT I4 (417) (303) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_90_232\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (533) (435) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_232\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1832) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_232\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1832) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_232\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1832) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_232\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1832) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_232\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (425) (304) )
                    ( PORT I4 (659) (513) )
                    ( IOPATH I0 S (136) (150) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                    ( IOPATH I1 COUT (233) (231) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_232\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (425) (304) )
                    ( PORT I2 (263) (164) )
                    ( PORT I4 (669) (515) )
                    ( IOPATH I0 S (139) (152) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I2 COUT (352) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_232\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I3 (425) (304) )
                    ( PORT I4 (781) (582) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH I3 COUT (363) (307) )
                    ( IOPATH CIN S (138) (164) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_232\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I3 (425) (304) )
                    ( PORT I4 (781) (582) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_90_232\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2450) (2240) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_90_232\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_90_236\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_236\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1861) (1837) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_236\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1861) (1837) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_236\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1861) (1837) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_236\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1861) (1837) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_236\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (264) (164) )
                    ( PORT I3 (428) (286) )
                    ( PORT I4 (644) (493) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (147) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_236\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (262) (164) )
                    ( PORT I3 (296) (209) )
                    ( PORT I4 (641) (493) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_236\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (262) (164) )
                    ( PORT I3 (428) (286) )
                    ( PORT I4 (774) (581) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH CIN S (84) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_236\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (262) (164) )
                    ( PORT I3 (428) (286) )
                    ( PORT I4 (774) (581) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_90_236\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_90_240\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_240\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1866) (1842) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_240\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1866) (1842) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_240\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1866) (1842) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_240\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1866) (1842) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_240\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I3 (587) (412) )
                    ( PORT I4 (642) (468) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (147) )
                    ( IOPATH CIN COUT (46) (49) )
                    ( IOPATH I4 COUT (50) (53) )
                    ( IOPATH I1 COUT (323) (308) )
                    ( IOPATH I3 COUT (427) (380) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_240\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I3 (587) (412) )
                    ( PORT I4 (642) (468) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (46) (49) )
                    ( IOPATH CIN S (50) (53) )
                    ( IOPATH I4 COUT (190) (203) )
                    ( IOPATH I1 COUT (316) (320) )
                    ( IOPATH I3 COUT (417) (389) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_240\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (262) (164) )
                    ( PORT I3 (587) (412) )
                    ( PORT I4 (642) (468) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (46) (49) )
                    ( IOPATH I4 COUT (50) (49) )
                    ( IOPATH I1 COUT (168) (155) )
                    ( IOPATH CIN S (76) (87) )
                    ( IOPATH I3 COUT (268) (220) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_240\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (262) (164) )
                    ( PORT I3 (587) (412) )
                    ( PORT I4 (642) (468) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN S (46) (49) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_90_240\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_276\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (576) (443) )
                    ( PORT I1 (683) (534) )
                    ( PORT I4 (662) (508) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                    ( IOPATH I1 COUT (233) (231) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_276\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (443) (355) )
                    ( PORT I1 (655) (499) )
                    ( PORT I2 (416) (303) )
                    ( PORT I3 (642) (467) )
                    ( PORT I4 (647) (493) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH I3 S (377) (339) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I3 COUT (347) (345) )
                    ( IOPATH I2 COUT (352) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_276\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (420) (285) )
                    ( PORT I2 (512) (379) )
                    ( PORT I4 (643) (467) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH CIN S (235) (253) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH I2 COUT (368) (328) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_276\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (414) (285) )
                    ( PORT I2 (638) (467) )
                    ( PORT I4 (638) (467) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I2 S (381) (357) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (351) (363) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_280\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (310) (217) )
                    ( PORT I4 (443) (305) )
                    ( IOPATH I2 S (387) (371) )
                    ( IOPATH CIN S (198) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_280\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (463) (378) )
                    ( PORT I1 (443) (305) )
                    ( PORT I3 (633) (470) )
                    ( PORT I4 (445) (340) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_280\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (643) (456) )
                    ( PORT I1 (419) (304) )
                    ( PORT I2 (633) (470) )
                    ( PORT I3 (443) (305) )
                    ( PORT I4 (572) (422) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_296\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1830) (1797) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_296\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1830) (1797) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_296\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1830) (1797) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_296\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1830) (1797) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_296\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (282) (208) )
                    ( PORT I1 (282) (208) )
                    ( PORT I4 (463) (341) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_296\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (414) (285) )
                    ( PORT I1 (595) (418) )
                    ( PORT I4 (419) (285) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_296\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (420) (285) )
                    ( PORT I1 (595) (418) )
                    ( PORT I4 (424) (286) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_296\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (595) (418) )
                    ( PORT I3 (287) (208) )
                    ( PORT I4 (420) (285) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_90_296\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3163) (2891) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_90_296\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_301\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (422) (285) )
                    ( PORT I1 (672) (544) )
                    ( PORT I4 (628) (473) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                    ( IOPATH I1 COUT (233) (231) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_301\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (422) (285) )
                    ( PORT I1 (682) (544) )
                    ( PORT I2 (569) (410) )
                    ( PORT I3 (735) (593) )
                    ( PORT I4 (804) (595) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH I3 S (377) (339) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I3 COUT (347) (345) )
                    ( IOPATH I2 COUT (352) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_301\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (566) (422) )
                    ( PORT I2 (599) (445) )
                    ( PORT I3 (815) (632) )
                    ( PORT I4 (599) (445) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH I3 S (384) (348) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH CIN S (235) (253) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH I3 COUT (363) (307) )
                    ( IOPATH I2 COUT (368) (328) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_301\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (569) (422) )
                    ( PORT I2 (741) (559) )
                    ( PORT I3 (815) (632) )
                    ( PORT I4 (468) (357) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I2 S (381) (357) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I3 S (377) (336) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (351) (363) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_305\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (426) (299) )
                    ( PORT I2 (830) (682) )
                    ( PORT I3 (598) (439) )
                    ( PORT I4 (598) (439) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I2 S (387) (371) )
                    ( IOPATH I3 S (383) (351) )
                    ( IOPATH CIN S (198) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_312\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1820) (1787) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_312\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (434) (316) )
                    ( PORT I1 (513) (396) )
                    ( PORT I4 (474) (362) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_90_312\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3344) (3036) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_90_312\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_94_80\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (216) (176) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_94_80\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1794) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (30) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_94_80\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1794) )
                    ( PORT D (709) (572) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_80\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (424) (286) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_80\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (601) (420) )
                    ( PORT I4 (615) (468) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_80\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (601) (420) )
                    ( PORT I1 (600) (426) )
                    ( PORT I4 (460) (340) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_80\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (260) (164) )
                    ( PORT I4 (588) (433) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_94_80\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1394) (1259) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_94_80\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_94_84\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1823) (1799) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_84\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (593) (433) )
                    ( PORT I1 (838) (647) )
                    ( PORT I2 (265) (164) )
                    ( PORT I3 (591) (423) )
                    ( PORT I4 (707) (572) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_94_84\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_94_92\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_94_92\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (181) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_94_92\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (1749) (1650) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_92\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (164) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (420) (303) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_92\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (434) (305) )
                    ( PORT I1 (453) (335) )
                    ( PORT I2 (611) (430) )
                    ( PORT I3 (432) (305) )
                    ( PORT I4 (429) (286) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_92\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (261) (164) )
                    ( PORT I1 (764) (554) )
                    ( PORT I2 (611) (430) )
                    ( PORT I3 (261) (164) )
                    ( PORT I4 (426) (298) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_92\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (730) (553) )
                    ( PORT I1 (434) (305) )
                    ( PORT I3 (421) (285) )
                    ( PORT I4 (599) (477) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_94_92\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1374) (1242) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_94_92\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_94_96\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (250) (213) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_94_96\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1838) (1814) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-34) (106) )
                ( SETUPHOLD (negedge D) (posedge CK) (-44) (115) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_94_96\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1838) (1814) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_94_96\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1838) (1814) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_94_96\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1838) (1814) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_96\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (454) (287) )
                    ( PORT I4 (762) (575) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_96\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (432) (305) )
                    ( PORT I3 (262) (164) )
                    ( PORT I4 (420) (285) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_96\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (431) (287) )
                    ( PORT I1 (263) (164) )
                    ( PORT I3 (262) (164) )
                    ( PORT I4 (299) (217) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_96\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (273) (165) )
                    ( PORT I1 (432) (305) )
                    ( PORT I3 (262) (164) )
                    ( PORT I4 (420) (285) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_94_96\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_94_100\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_94_100\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (207) (198) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_94_100\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-35) (95) )
                ( SETUPHOLD (negedge D) (posedge CK) (-46) (103) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_100\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (888) (725) )
                    ( PORT I1 (432) (305) )
                    ( PORT I3 (417) (285) )
                    ( PORT I4 (1014) (812) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_94_100\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_94_236\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1858) (1834) )
                    ( PORT D (491) (411) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_94_236\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1858) (1834) )
                    ( PORT D (177) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_236\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (164) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (425) (286) )
                    ( PORT I3 (428) (299) )
                    ( PORT I4 (262) (164) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_236\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (164) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (425) (286) )
                    ( PORT I3 (428) (299) )
                    ( PORT I4 (262) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_94_240\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1863) (1839) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_94_240\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (419) (285) )
                    ( PORT I1 (420) (303) )
                    ( PORT I2 (429) (286) )
                    ( PORT I3 (262) (164) )
                    ( PORT I4 (588) (464) )
                    ( PORT ID (426) (299) )
                    ( IOPATH I0 Z (136) (150) )
                    ( IOPATH I1 Z (201) (191) )
                    ( IOPATH I2 Z (305) (281) )
                    ( IOPATH I3 Z (301) (261) )
                    ( IOPATH I4 Z (100) (106) )
                    ( IOPATH ID Z (148) (166) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_240\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (419) (285) )
                    ( PORT I1 (431) (286) )
                    ( PORT I2 (429) (286) )
                    ( PORT I4 (421) (286) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_94_240\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2758) (2502) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_94_240\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_94_244\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1868) (1844) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_94_244\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1868) (1844) )
                    ( PORT D (179) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_94_244\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1868) (1844) )
                    ( PORT D (178) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_94_244\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1868) (1844) )
                    ( PORT D (646) (522) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_244\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (623) (466) )
                    ( PORT I1 (262) (164) )
                    ( PORT I2 (265) (164) )
                    ( PORT I3 (436) (300) )
                    ( PORT I4 (422) (285) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_244\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (424) (304) )
                    ( PORT I1 (429) (286) )
                    ( PORT I3 (291) (216) )
                    ( PORT I4 (456) (335) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_244\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (436) (300) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (574) (438) )
                    ( PORT I3 (265) (164) )
                    ( PORT I4 (262) (165) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_244\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (725) (565) )
                    ( PORT I1 (424) (304) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (290) (215) )
                    ( PORT I4 (434) (286) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_94_244\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_94_256\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1877) (1844) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_94_256\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1877) (1844) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_94_256\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1877) (1844) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_94_256\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1877) (1844) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (38) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (34) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_256\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (611) (417) )
                    ( PORT I4 (2428) (2171) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_256\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (611) (417) )
                    ( PORT I4 (2415) (2116) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_256\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (611) (417) )
                    ( PORT I3 (2250) (2016) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I3 Y (303) (256) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_256\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I3 (2295) (2055) )
                    ( PORT I4 (479) (340) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_94_256\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2830) (2603) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_94_256\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_94_264\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1867) (1834) )
                    ( PORT D (507) (422) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_94_280\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (431) (305) )
                    ( PORT I1 (744) (548) )
                    ( PORT I2 (578) (443) )
                    ( PORT I3 (581) (444) )
                    ( PORT I4 (462) (356) )
                    ( PORT ID (593) (418) )
                    ( IOPATH I0 Z (214) (239) )
                    ( IOPATH I1 Z (282) (281) )
                    ( IOPATH I2 Z (387) (371) )
                    ( IOPATH I3 Z (383) (351) )
                    ( IOPATH I4 Z (164) (174) )
                    ( IOPATH ID Z (211) (235) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_94_280\/FYB\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (431) (305) )
                    ( PORT I1 (744) (548) )
                    ( PORT I2 (602) (470) )
                    ( PORT I3 (576) (443) )
                    ( PORT I4 (604) (466) )
                    ( PORT ID (461) (341) )
                    ( IOPATH I0 Z (209) (230) )
                    ( IOPATH I1 Z (276) (271) )
                    ( IOPATH I2 Z (382) (360) )
                    ( IOPATH I3 Z (377) (339) )
                    ( IOPATH I4 Z (169) (179) )
                    ( IOPATH ID Z (207) (225) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_94_280\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (431) (305) )
                    ( PORT I1 (744) (548) )
                    ( PORT I2 (573) (442) )
                    ( PORT I3 (576) (443) )
                    ( PORT I4 (579) (428) )
                    ( PORT ID (593) (418) )
                    ( IOPATH I0 Z (216) (241) )
                    ( IOPATH I1 Z (284) (283) )
                    ( IOPATH I2 Z (389) (368) )
                    ( IOPATH I3 Z (384) (348) )
                    ( IOPATH I4 Z (165) (176) )
                    ( IOPATH ID Z (213) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_94_284\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (424) (286) )
                    ( PORT I1 (626) (449) )
                    ( PORT I2 (737) (552) )
                    ( PORT I3 (603) (495) )
                    ( PORT I4 (436) (300) )
                    ( PORT ID (432) (299) )
                    ( IOPATH I0 Z (214) (239) )
                    ( IOPATH I1 Z (282) (281) )
                    ( IOPATH I2 Z (387) (371) )
                    ( IOPATH I3 Z (383) (351) )
                    ( IOPATH I4 Z (164) (174) )
                    ( IOPATH ID Z (211) (235) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_292\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (862) (721) )
                    ( PORT I1 (584) (441) )
                    ( PORT I3 (456) (354) )
                    ( PORT I4 (439) (287) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_296\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1017) (844) )
                    ( PORT I1 (584) (441) )
                    ( PORT I2 (589) (442) )
                    ( PORT I4 (463) (335) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_85\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (384) (298) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_85\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1820) (1796) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_85\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1820) (1796) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_85\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1820) (1796) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_85\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1820) (1796) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_85\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (614) (437) )
                    ( PORT I2 (287) (208) )
                    ( PORT I4 (646) (471) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_85\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (629) (476) )
                    ( PORT I2 (483) (349) )
                    ( PORT I4 (282) (208) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_85\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (282) (215) )
                    ( PORT I1 (614) (437) )
                    ( PORT I4 (777) (559) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_85\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (777) (559) )
                    ( PORT I1 (610) (479) )
                    ( PORT I4 (416) (303) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_98_85\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1311) (1150) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_85\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_89\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (601) (491) )
                    ( PORT I4 (704) (570) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_89\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (734) (579) )
                    ( PORT I4 (712) (570) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_89\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (844) (647) )
                    ( PORT I1 (571) (428) )
                    ( PORT I2 (734) (579) )
                    ( PORT I3 (435) (353) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I0 COUT (194) (199) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH I3 COUT (363) (307) )
                    ( IOPATH I2 COUT (368) (328) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_89\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (844) (647) )
                    ( PORT I1 (577) (417) )
                    ( PORT I2 (734) (579) )
                    ( PORT I3 (437) (353) )
                    ( IOPATH I0 COUT (258) (228) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH CIN COUT (66) (66) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_93\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (717) (575) )
                    ( PORT I1 (429) (299) )
                    ( PORT I3 (420) (286) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I0 COUT (256) (257) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_93\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (601) (479) )
                    ( PORT I1 (590) (464) )
                    ( PORT I2 (616) (469) )
                    ( PORT I3 (415) (295) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I0 COUT (257) (257) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH I2 COUT (406) (406) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_93\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (742) (542) )
                    ( PORT I1 (416) (285) )
                    ( PORT I3 (439) (340) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I0 COUT (221) (227) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_93\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (848) (663) )
                    ( PORT I1 (565) (422) )
                    ( PORT I3 (442) (340) )
                    ( IOPATH I0 COUT (258) (228) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH CIN COUT (39) (38) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_97\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (811) (630) )
                    ( PORT I1 (417) (303) )
                    ( PORT I3 (285) (215) )
                    ( IOPATH CIN COUT (190) (198) )
                    ( IOPATH I0 COUT (203) (224) )
                    ( IOPATH I1 COUT (269) (264) )
                    ( IOPATH I3 COUT (373) (337) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_97\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I3 (287) (215) )
                    ( IOPATH I3 S (377) (339) )
                    ( IOPATH CIN S (190) (198) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_101\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (553) (458) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_101\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1840) (1816) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_101\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1840) (1816) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_101\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1840) (1816) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_101\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1840) (1816) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_101\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (425) (286) )
                    ( PORT I1 (776) (602) )
                    ( PORT I4 (287) (208) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_101\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (293) (209) )
                    ( PORT I1 (642) (541) )
                    ( PORT I4 (287) (208) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_101\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (425) (286) )
                    ( PORT I1 (776) (602) )
                    ( PORT I4 (418) (303) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_101\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (425) (286) )
                    ( PORT I1 (776) (602) )
                    ( PORT I4 (418) (303) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_98_101\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1017) (918) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_101\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_260\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2836) (2601) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_260\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1869) (1836) )
                    ( PORT D (651) (536) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_260\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (577) (428) )
                    ( PORT I1 (431) (305) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (420) (303) )
                    ( PORT I4 (452) (341) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_260\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (421) (285) )
                    ( PORT I1 (422) (285) )
                    ( PORT I2 (423) (303) )
                    ( PORT I3 (421) (285) )
                    ( PORT I4 (424) (285) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_260\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (446) (340) )
                    ( PORT I4 (425) (304) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_260\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (285) (208) )
                    ( PORT I1 (417) (285) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (418) (285) )
                    ( PORT I4 (431) (305) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_264\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1864) (1831) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_264\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1864) (1831) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_264\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1864) (1831) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_264\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1864) (1831) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_264\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (587) (470) )
                    ( PORT I1 (416) (285) )
                    ( PORT I2 (298) (209) )
                    ( PORT I4 (429) (305) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_264\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (429) (305) )
                    ( PORT I1 (416) (285) )
                    ( PORT I3 (416) (285) )
                    ( PORT I4 (430) (286) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_264\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (429) (305) )
                    ( PORT I1 (430) (286) )
                    ( PORT I3 (416) (285) )
                    ( PORT I4 (284) (215) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_264\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (585) (429) )
                    ( PORT I1 (431) (305) )
                    ( PORT I2 (417) (285) )
                    ( PORT I3 (421) (285) )
                    ( PORT I4 (595) (459) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_273\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1821) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_273\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1821) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-35) (95) )
                ( SETUPHOLD (negedge D) (posedge CK) (-46) (103) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_273\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1821) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_98_273\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1821) )
                    ( PORT D (512) (421) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_273\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (165) )
                    ( PORT I1 (426) (304) )
                    ( PORT I2 (264) (165) )
                    ( PORT I3 (428) (305) )
                    ( PORT I4 (418) (303) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_273\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (425) (304) )
                    ( PORT I1 (427) (305) )
                    ( PORT I2 (446) (351) )
                    ( PORT I4 (618) (474) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_273\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (426) (304) )
                    ( PORT I1 (427) (305) )
                    ( PORT I2 (428) (305) )
                    ( PORT I3 (750) (551) )
                    ( PORT I4 (418) (303) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_273\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (589) (432) )
                    ( PORT I4 (427) (305) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_98_281\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (419) (285) )
                    ( PORT I1 (626) (469) )
                    ( PORT I2 (432) (300) )
                    ( PORT I3 (572) (423) )
                    ( PORT I4 (605) (434) )
                    ( PORT ID (423) (304) )
                    ( IOPATH I0 Z (214) (239) )
                    ( IOPATH I1 Z (282) (281) )
                    ( IOPATH I2 Z (387) (371) )
                    ( IOPATH I3 Z (383) (351) )
                    ( IOPATH I4 Z (164) (174) )
                    ( IOPATH ID Z (211) (235) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_281\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (450) (352) )
                    ( PORT I1 (433) (299) )
                    ( PORT I2 (742) (550) )
                    ( PORT I4 (436) (299) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_98_284\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (265) (164) )
                    ( PORT I1 (900) (676) )
                    ( PORT I2 (588) (418) )
                    ( PORT I3 (585) (440) )
                    ( PORT I4 (586) (441) )
                    ( PORT ID (428) (286) )
                    ( IOPATH I0 Z (214) (239) )
                    ( IOPATH I1 Z (282) (281) )
                    ( IOPATH I2 Z (387) (371) )
                    ( IOPATH I3 Z (383) (351) )
                    ( IOPATH I4 Z (164) (174) )
                    ( IOPATH ID Z (211) (235) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_285\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (450) (334) )
                    ( PORT I1 (592) (419) )
                    ( PORT I2 (584) (441) )
                    ( PORT I3 (588) (434) )
                    ( IOPATH I0 COUT (175) (175) )
                    ( IOPATH I1 COUT (241) (216) )
                    ( IOPATH I3 COUT (345) (288) )
                    ( IOPATH I2 COUT (349) (307) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_285\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (453) (333) )
                    ( PORT I1 (449) (352) )
                    ( PORT I2 (585) (440) )
                    ( PORT I3 (746) (603) )
                    ( IOPATH I0 COUT (295) (312) )
                    ( IOPATH I1 COUT (363) (353) )
                    ( IOPATH I2 COUT (469) (442) )
                    ( IOPATH I3 COUT (464) (422) )
                    ( IOPATH CIN COUT (175) (175) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_285\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (588) (423) )
                    ( PORT I3 (428) (286) )
                    ( PORT I4 (265) (164) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_292\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (674) (544) )
                    ( PORT I1 (416) (286) )
                    ( PORT I4 (416) (303) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_296\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (585) (412) )
                    ( PORT I1 (585) (412) )
                    ( PORT I2 (435) (300) )
                    ( PORT I3 (432) (299) )
                    ( IOPATH I0 COUT (175) (175) )
                    ( IOPATH I1 COUT (241) (216) )
                    ( IOPATH I3 COUT (345) (288) )
                    ( IOPATH I2 COUT (349) (307) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_296\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (602) (479) )
                    ( PORT I1 (437) (299) )
                    ( PORT I2 (440) (300) )
                    ( PORT I3 (584) (444) )
                    ( IOPATH I0 COUT (295) (312) )
                    ( IOPATH I1 COUT (363) (353) )
                    ( IOPATH I2 COUT (469) (442) )
                    ( IOPATH I3 COUT (464) (422) )
                    ( IOPATH CIN COUT (175) (175) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_98_296\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (570) (427) )
                    ( PORT I1 (661) (541) )
                    ( PORT I2 (435) (300) )
                    ( PORT I3 (432) (299) )
                    ( PORT I4 (745) (575) )
                    ( PORT ID (580) (410) )
                    ( IOPATH I0 Z (216) (241) )
                    ( IOPATH I1 Z (284) (283) )
                    ( IOPATH I2 Z (389) (368) )
                    ( IOPATH I3 Z (384) (348) )
                    ( IOPATH I4 Z (165) (176) )
                    ( IOPATH ID Z (213) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_98_297\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (426) (304) )
                    ( PORT I1 (675) (544) )
                    ( PORT I2 (753) (590) )
                    ( PORT I3 (437) (299) )
                    ( PORT I4 (659) (499) )
                    ( PORT ID (748) (616) )
                    ( IOPATH I0 Z (214) (239) )
                    ( IOPATH I1 Z (282) (281) )
                    ( IOPATH I2 Z (387) (371) )
                    ( IOPATH I3 Z (383) (351) )
                    ( IOPATH I4 Z (164) (174) )
                    ( IOPATH ID Z (211) (235) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_98_301\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (426) (304) )
                    ( PORT I1 (816) (633) )
                    ( PORT I2 (589) (418) )
                    ( PORT I3 (601) (494) )
                    ( PORT I4 (481) (359) )
                    ( PORT ID (733) (566) )
                    ( IOPATH I0 Z (214) (239) )
                    ( IOPATH I1 Z (282) (281) )
                    ( IOPATH I2 Z (387) (371) )
                    ( IOPATH I3 Z (383) (351) )
                    ( IOPATH I4 Z (164) (174) )
                    ( IOPATH ID Z (211) (235) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_98_301\/FYB\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (426) (304) )
                    ( PORT I1 (816) (633) )
                    ( PORT I2 (596) (464) )
                    ( PORT I3 (571) (423) )
                    ( PORT I4 (597) (456) )
                    ( PORT ID (607) (464) )
                    ( IOPATH I0 Z (209) (230) )
                    ( IOPATH I1 Z (276) (271) )
                    ( IOPATH I2 Z (382) (360) )
                    ( IOPATH I3 Z (377) (339) )
                    ( IOPATH I4 Z (169) (179) )
                    ( IOPATH ID Z (207) (225) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_98_301\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (426) (304) )
                    ( PORT I1 (816) (633) )
                    ( PORT I2 (735) (567) )
                    ( PORT I3 (452) (352) )
                    ( PORT I4 (597) (456) )
                    ( PORT ID (733) (566) )
                    ( IOPATH I0 Z (216) (241) )
                    ( IOPATH I1 Z (284) (283) )
                    ( IOPATH I2 Z (389) (368) )
                    ( IOPATH I3 Z (384) (348) )
                    ( IOPATH I4 Z (165) (176) )
                    ( IOPATH ID Z (213) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_304\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (725) (564) )
                    ( PORT I1 (424) (298) )
                    ( PORT I4 (640) (467) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (122) (128) )
                    ( IOPATH I0 COUT (230) (236) )
                    ( IOPATH I1 COUT (288) (294) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_304\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (441) (345) )
                    ( PORT I1 (424) (298) )
                    ( PORT I2 (414) (285) )
                    ( PORT I3 (577) (411) )
                    ( PORT I4 (814) (604) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH I3 S (377) (339) )
                    ( IOPATH CIN COUT (122) (128) )
                    ( IOPATH I4 COUT (239) (251) )
                    ( IOPATH I0 COUT (314) (326) )
                    ( IOPATH I1 COUT (357) (369) )
                    ( IOPATH I3 COUT (458) (470) )
                    ( IOPATH I2 COUT (463) (475) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_304\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (260) (164) )
                    ( PORT I2 (423) (304) )
                    ( PORT I4 (423) (304) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH CIN S (122) (128) )
                    ( IOPATH CIN COUT (152) (152) )
                    ( IOPATH I4 COUT (138) (154) )
                    ( IOPATH I1 COUT (311) (311) )
                    ( IOPATH I2 COUT (419) (399) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_304\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I4 (814) (604) )
                    ( IOPATH CIN S (152) (152) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_98_305\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (422) (303) )
                    ( PORT I1 (850) (692) )
                    ( PORT I2 (600) (436) )
                    ( PORT I3 (732) (542) )
                    ( PORT I4 (634) (447) )
                    ( PORT ID (600) (478) )
                    ( IOPATH I0 Z (214) (239) )
                    ( IOPATH I1 Z (282) (281) )
                    ( IOPATH I2 Z (387) (371) )
                    ( IOPATH I3 Z (383) (351) )
                    ( IOPATH I4 Z (164) (174) )
                    ( IOPATH ID Z (211) (235) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_316\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1354) (1138) )
                    ( PORT I1 (637) (483) )
                    ( PORT I4 (707) (542) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (122) (128) )
                    ( IOPATH I0 COUT (230) (236) )
                    ( IOPATH I1 COUT (288) (294) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_316\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (1311) (1107) )
                    ( PORT I1 (637) (483) )
                    ( PORT I2 (639) (494) )
                    ( PORT I4 (706) (540) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH CIN COUT (122) (128) )
                    ( IOPATH I4 COUT (239) (251) )
                    ( IOPATH I0 COUT (314) (326) )
                    ( IOPATH I1 COUT (357) (369) )
                    ( IOPATH I2 COUT (463) (475) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_316\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (767) (582) )
                    ( PORT I4 (706) (540) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN S (122) (128) )
                    ( IOPATH CIN COUT (152) (152) )
                    ( IOPATH I4 COUT (138) (154) )
                    ( IOPATH I1 COUT (311) (311) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_98_316\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (449) (355) )
                    ( PORT I4 (706) (540) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN S (152) (152) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_320\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1019) (818) )
                    ( PORT I2 (632) (488) )
                    ( PORT I3 (459) (345) )
                    ( PORT I4 (628) (489) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_76\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I2 (602) (437) )
                    ( PORT I3 (470) (348) )
                    ( PORT I4 (753) (599) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_80\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (540) (423) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_80\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1812) (1788) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_80\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1812) (1788) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_80\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1812) (1788) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_80\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1812) (1788) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_80\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (779) (615) )
                    ( PORT I3 (752) (568) )
                    ( PORT I4 (414) (285) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_80\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (628) (508) )
                    ( PORT I3 (752) (568) )
                    ( PORT I4 (296) (211) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_80\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (426) (299) )
                    ( PORT I2 (625) (462) )
                    ( PORT I4 (760) (585) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_80\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (428) (299) )
                    ( PORT I3 (623) (461) )
                    ( PORT I4 (760) (585) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_102_80\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1595) (1399) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_80\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_84\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (288) (209) )
                    ( PORT I4 (702) (582) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_84\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (420) (286) )
                    ( PORT I1 (285) (215) )
                    ( PORT I4 (653) (509) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_84\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (284) (215) )
                    ( PORT I4 (785) (586) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH CIN S (235) (253) )
                    ( IOPATH I1 COUT (260) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_84\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (420) (286) )
                    ( PORT I4 (785) (586) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (351) (363) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_88\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (427) (298) )
                    ( PORT I4 (782) (618) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_88\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (428) (299) )
                    ( PORT I4 (782) (618) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH CIN S (138) (156) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_88\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (428) (299) )
                    ( PORT I4 (782) (618) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH CIN S (180) (200) )
                    ( IOPATH I1 COUT (287) (268) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_88\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (437) (339) )
                    ( PORT I4 (782) (618) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (323) (338) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_92\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (571) (428) )
                    ( PORT I4 (795) (658) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_92\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (600) (467) )
                    ( PORT I4 (919) (737) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH CIN S (138) (156) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_92\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (569) (437) )
                    ( PORT I4 (919) (737) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH CIN S (180) (200) )
                    ( IOPATH I1 COUT (287) (268) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_92\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (754) (617) )
                    ( PORT I4 (803) (660) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (323) (338) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_96\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (595) (465) )
                    ( PORT I4 (807) (612) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_96\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (417) (303) )
                    ( PORT I4 (807) (612) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH CIN S (138) (156) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_96\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (424) (286) )
                    ( PORT I4 (789) (650) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH CIN S (180) (200) )
                    ( IOPATH I1 COUT (287) (268) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_96\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (595) (477) )
                    ( PORT I4 (807) (612) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (323) (338) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_100\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (559) (472) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_100\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1837) (1813) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_100\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1837) (1813) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_100\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (287) (215) )
                    ( PORT I4 (637) (528) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH I4 COUT (143) (153) )
                    ( IOPATH CIN COUT (238) (244) )
                    ( IOPATH I1 COUT (316) (309) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_100\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (287) (215) )
                    ( PORT I4 (770) (616) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN S (143) (153) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_100\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (433) (299) )
                    ( PORT I1 (775) (629) )
                    ( PORT I4 (422) (285) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_100\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (433) (299) )
                    ( PORT I1 (775) (629) )
                    ( PORT I4 (419) (285) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_102_100\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1015) (918) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_100\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_102_268\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1823) )
                    ( PORT D (659) (538) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_102_268\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1823) )
                    ( PORT D (504) (421) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_102_268\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1823) )
                    ( PORT D (514) (456) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_102_268\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1823) )
                    ( PORT D (647) (550) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_102_268\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1823) )
                    ( PORT D (731) (565) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_268\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (266) (164) )
                    ( PORT I2 (619) (462) )
                    ( PORT I3 (583) (424) )
                    ( PORT I4 (422) (286) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_102_272\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1851) (1818) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_102_272\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1851) (1818) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_102_272\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1851) (1818) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_102_272\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1851) (1818) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_272\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (753) (592) )
                    ( PORT I1 (265) (164) )
                    ( PORT I2 (301) (210) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (428) (287) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_272\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (733) (560) )
                    ( PORT I1 (428) (305) )
                    ( PORT I2 (265) (164) )
                    ( PORT I3 (266) (165) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_272\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (433) (287) )
                    ( PORT I1 (904) (721) )
                    ( PORT I2 (266) (165) )
                    ( PORT I3 (265) (164) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_272\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (296) (210) )
                    ( PORT I1 (428) (305) )
                    ( PORT I2 (265) (164) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (428) (287) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_284\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1836) (1803) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_284\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1836) (1803) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_284\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (588) (441) )
                    ( PORT I1 (613) (473) )
                    ( PORT I2 (582) (416) )
                    ( PORT I3 (451) (353) )
                    ( IOPATH I0 COUT (175) (175) )
                    ( IOPATH I1 COUT (241) (216) )
                    ( IOPATH I3 COUT (345) (288) )
                    ( IOPATH I2 COUT (349) (307) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_284\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (457) (334) )
                    ( PORT I1 (581) (440) )
                    ( PORT I2 (750) (608) )
                    ( PORT I3 (585) (440) )
                    ( IOPATH I0 COUT (295) (312) )
                    ( IOPATH I1 COUT (363) (353) )
                    ( IOPATH I2 COUT (469) (442) )
                    ( IOPATH I3 COUT (464) (422) )
                    ( IOPATH CIN COUT (175) (175) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_284\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (807) (623) )
                    ( PORT I2 (779) (584) )
                    ( PORT I4 (739) (563) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_102_284\/FYD\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (428) (304) )
                    ( PORT I1 (590) (441) )
                    ( PORT I2 (779) (584) )
                    ( PORT I3 (969) (819) )
                    ( PORT I4 (784) (589) )
                    ( PORT ID (592) (478) )
                    ( IOPATH I0 Z (137) (150) )
                    ( IOPATH I1 Z (202) (191) )
                    ( IOPATH I2 Z (307) (276) )
                    ( IOPATH I3 Z (302) (255) )
                    ( IOPATH I4 Z (102) (108) )
                    ( IOPATH ID Z (140) (154) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_102_284\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3169) (2887) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_284\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_288\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1798) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_102_288\/FYD\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (428) (304) )
                    ( PORT I1 (726) (561) )
                    ( PORT I2 (905) (711) )
                    ( PORT I3 (736) (540) )
                    ( PORT I4 (917) (708) )
                    ( PORT ID (600) (490) )
                    ( IOPATH I0 Z (137) (150) )
                    ( IOPATH I1 Z (202) (191) )
                    ( IOPATH I2 Z (307) (276) )
                    ( IOPATH I3 Z (302) (255) )
                    ( IOPATH I4 Z (102) (108) )
                    ( IOPATH ID Z (140) (154) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_288\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_300\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (578) (412) )
                    ( PORT I1 (578) (412) )
                    ( PORT I2 (423) (304) )
                    ( PORT I3 (422) (303) )
                    ( IOPATH I0 COUT (175) (175) )
                    ( IOPATH I1 COUT (241) (216) )
                    ( IOPATH I3 COUT (345) (288) )
                    ( IOPATH I2 COUT (349) (307) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_102_300\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (421) (304) )
                    ( PORT I1 (290) (216) )
                    ( PORT I2 (591) (434) )
                    ( PORT I3 (444) (352) )
                    ( IOPATH I0 COUT (295) (312) )
                    ( IOPATH I1 COUT (363) (353) )
                    ( IOPATH I2 COUT (469) (442) )
                    ( IOPATH I3 COUT (464) (422) )
                    ( IOPATH CIN COUT (175) (175) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_316\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (291) (209) )
                    ( PORT I1 (786) (601) )
                    ( PORT I2 (1018) (811) )
                    ( PORT I3 (1178) (1019) )
                    ( PORT I4 (265) (164) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_102_320\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1821) (1788) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_320\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1012) (844) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_68\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (537) (428) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_68\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1794) (1770) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_68\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1794) (1770) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_68\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1794) (1770) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_68\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (633) (503) )
                    ( PORT I1 (619) (513) )
                    ( PORT I4 (414) (285) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_68\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (638) (504) )
                    ( PORT I1 (778) (624) )
                    ( PORT I4 (426) (299) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_68\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (262) (164) )
                    ( PORT I3 (262) (164) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_68\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (758) (610) )
                    ( PORT I1 (762) (625) )
                    ( PORT I4 (295) (211) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_106_68\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1345) (1203) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_68\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_69\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (398) (360) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_69\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1794) (1770) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_69\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1794) (1770) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_69\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1794) (1770) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_69\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1794) (1770) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_69\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (633) (503) )
                    ( PORT I1 (619) (513) )
                    ( PORT I4 (426) (299) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_69\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (638) (504) )
                    ( PORT I1 (865) (631) )
                    ( PORT I4 (918) (751) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_69\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (755) (616) )
                    ( PORT I1 (771) (592) )
                    ( PORT I4 (431) (345) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_69\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (414) (285) )
                    ( PORT I1 (762) (625) )
                    ( PORT I2 (771) (592) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_106_69\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1472) (1286) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_69\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_72\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_72\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1799) (1775) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_72\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (732) (581) )
                    ( PORT I1 (607) (467) )
                    ( PORT I4 (420) (285) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_72\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_73\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (416) (285) )
                    ( PORT I4 (482) (380) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_73\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (416) (285) )
                    ( PORT I1 (416) (285) )
                    ( PORT I4 (489) (380) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_73\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (285) (215) )
                    ( PORT I4 (285) (208) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH CIN S (235) (253) )
                    ( IOPATH I2 COUT (368) (328) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_73\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (422) (304) )
                    ( PORT I4 (422) (304) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I2 S (381) (357) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (351) (363) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_76\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_76\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1804) (1780) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_76\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1804) (1780) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_76\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (614) (468) )
                    ( PORT I1 (421) (285) )
                    ( PORT I4 (652) (469) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_76\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (417) (303) )
                    ( PORT I1 (481) (380) )
                    ( PORT I2 (596) (477) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_76\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (574) (411) )
                    ( PORT I1 (424) (298) )
                    ( PORT I3 (261) (164) )
                    ( PORT I4 (592) (446) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_76\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (302) (212) )
                    ( PORT I1 (263) (164) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (448) (335) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_76\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_77\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (432) (300) )
                    ( PORT I4 (432) (300) )
                    ( IOPATH I2 S (387) (371) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_77\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (451) (341) )
                    ( PORT I4 (455) (335) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH CIN S (138) (156) )
                    ( IOPATH I2 COUT (406) (406) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_77\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (426) (286) )
                    ( PORT I4 (580) (412) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH CIN S (180) (200) )
                    ( IOPATH I2 COUT (395) (356) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_77\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (433) (300) )
                    ( PORT I4 (436) (354) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I2 S (381) (357) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (323) (338) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_81\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (427) (286) )
                    ( PORT I4 (427) (286) )
                    ( IOPATH I2 S (387) (371) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_81\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (429) (286) )
                    ( PORT I4 (429) (286) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH CIN S (138) (156) )
                    ( IOPATH I2 COUT (406) (406) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_81\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (423) (287) )
                    ( PORT I4 (423) (287) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH CIN S (180) (200) )
                    ( IOPATH I2 COUT (395) (356) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_81\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (421) (286) )
                    ( PORT I4 (421) (286) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I2 S (381) (357) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (323) (338) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_84\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (524) (434) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_84\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1814) (1790) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_84\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1814) (1790) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_84\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1814) (1790) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_84\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1814) (1790) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_84\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (489) (343) )
                    ( PORT I1 (894) (697) )
                    ( PORT I4 (584) (464) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_84\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (261) (164) )
                    ( PORT I3 (621) (420) )
                    ( PORT I4 (640) (511) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_84\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (621) (420) )
                    ( PORT I1 (787) (626) )
                    ( PORT I4 (424) (286) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_84\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (621) (420) )
                    ( PORT I3 (763) (609) )
                    ( PORT I4 (422) (285) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_106_84\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1166) (1040) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_84\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_85\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (265) (165) )
                    ( PORT I4 (265) (165) )
                    ( IOPATH I2 S (387) (371) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_85\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (264) (164) )
                    ( PORT I4 (585) (464) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH CIN S (138) (156) )
                    ( IOPATH I2 COUT (406) (406) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_85\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (571) (410) )
                    ( PORT I4 (430) (299) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH CIN S (180) (200) )
                    ( IOPATH I2 COUT (395) (356) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_85\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (875) (686) )
                    ( PORT I4 (875) (686) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I2 S (381) (357) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (323) (338) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_88\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (588) (446) )
                    ( PORT I1 (572) (422) )
                    ( PORT I2 (420) (304) )
                    ( PORT I3 (423) (285) )
                    ( PORT I4 (587) (445) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_89\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (429) (286) )
                    ( PORT I4 (429) (286) )
                    ( IOPATH I2 S (387) (371) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_89\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (417) (285) )
                    ( PORT I4 (420) (303) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH CIN S (138) (156) )
                    ( IOPATH I2 COUT (406) (406) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_89\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (420) (304) )
                    ( PORT I4 (420) (304) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH CIN S (180) (200) )
                    ( IOPATH I2 COUT (395) (356) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_89\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (604) (468) )
                    ( PORT I4 (602) (465) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I2 S (381) (357) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (323) (338) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_92\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (544) (457) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_92\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_92\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_92\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_92\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_92\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (657) (469) )
                    ( PORT I1 (784) (609) )
                    ( PORT I4 (282) (208) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_92\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (652) (532) )
                    ( PORT I1 (788) (557) )
                    ( PORT I4 (429) (299) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_92\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (788) (557) )
                    ( PORT I1 (784) (609) )
                    ( PORT I4 (732) (589) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_92\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (788) (557) )
                    ( PORT I1 (784) (609) )
                    ( PORT I4 (591) (464) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_106_92\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1190) (1083) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_92\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_93\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (544) (457) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_93\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_93\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_93\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_93\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I2 (264) (164) )
                    ( PORT I4 (571) (427) )
                    ( IOPATH I2 S (387) (371) )
                    ( IOPATH CIN S (198) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_93\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (427) (299) )
                    ( PORT I1 (640) (540) )
                    ( PORT I2 (610) (472) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_93\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (788) (557) )
                    ( PORT I1 (419) (285) )
                    ( PORT I4 (784) (609) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_93\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (788) (557) )
                    ( PORT I1 (784) (609) )
                    ( PORT I4 (260) (164) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_106_93\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1603) (1400) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_93\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_97\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (422) (285) )
                    ( PORT I1 (420) (303) )
                    ( PORT I2 (417) (285) )
                    ( PORT I3 (287) (215) )
                    ( PORT I4 (579) (432) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_265\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1858) (1825) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_265\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (761) (600) )
                    ( PORT I4 (2278) (2030) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_106_265\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2979) (2727) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_265\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_272\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1815) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-34) (103) )
                ( SETUPHOLD (negedge D) (posedge CK) (-44) (114) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_272\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1815) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-35) (95) )
                ( SETUPHOLD (negedge D) (posedge CK) (-46) (103) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_272\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1815) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_272\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1815) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_272\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (431) (299) )
                    ( PORT I1 (418) (303) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_272\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (431) (304) )
                    ( PORT I1 (416) (303) )
                    ( PORT I2 (429) (286) )
                    ( PORT I3 (737) (550) )
                    ( PORT I4 (446) (333) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_272\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (424) (304) )
                    ( PORT I1 (429) (286) )
                    ( PORT I2 (431) (304) )
                    ( PORT I3 (615) (465) )
                    ( PORT I4 (749) (595) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_272\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (747) (616) )
                    ( PORT I3 (300) (211) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_273\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1815) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_273\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1050) (833) )
                    ( PORT I4 (2679) (2338) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_106_273\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3159) (2890) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_273\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_276\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1810) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_276\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1810) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_276\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I2 (457) (347) )
                    ( PORT I3 (757) (604) )
                    ( PORT I4 (577) (423) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_276\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (730) (581) )
                    ( PORT I1 (587) (422) )
                    ( PORT I4 (625) (500) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_277\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1810) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_277\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (788) (673) )
                    ( PORT I4 (2263) (2068) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_277\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_284\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1800) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_106_284\/FYB\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (432) (299) )
                    ( PORT I1 (605) (491) )
                    ( PORT I2 (804) (618) )
                    ( PORT I3 (579) (416) )
                    ( PORT I4 (894) (710) )
                    ( PORT ID (729) (581) )
                    ( IOPATH I0 Z (139) (152) )
                    ( IOPATH I1 Z (203) (192) )
                    ( IOPATH I2 Z (309) (281) )
                    ( IOPATH I3 Z (304) (260) )
                    ( IOPATH I4 Z (104) (109) )
                    ( IOPATH ID Z (142) (155) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_106_284\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3317) (3005) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_284\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_285\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1800) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_285\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (999) (817) )
                    ( PORT I1 (415) (285) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_285\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (649) (517) )
                    ( PORT I1 (783) (593) )
                    ( PORT I4 (522) (398) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_288\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1795) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_288\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1795) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_288\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1795) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_288\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (999) (817) )
                    ( PORT I2 (296) (210) )
                    ( PORT I4 (260) (164) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_288\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (866) (729) )
                    ( PORT I1 (415) (285) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_288\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (261) (164) )
                    ( PORT I1 (999) (817) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_289\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1795) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_289\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1795) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_289\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1795) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_106_289\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (586) (424) )
                    ( PORT I1 (736) (571) )
                    ( PORT I2 (786) (636) )
                    ( PORT I3 (582) (433) )
                    ( PORT I4 (1139) (922) )
                    ( PORT ID (761) (618) )
                    ( IOPATH I0 Z (136) (150) )
                    ( IOPATH I1 Z (201) (191) )
                    ( IOPATH I2 Z (305) (281) )
                    ( IOPATH I3 Z (301) (261) )
                    ( IOPATH I4 Z (100) (106) )
                    ( IOPATH ID Z (148) (166) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_106_289\/FYB\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (586) (424) )
                    ( PORT I1 (736) (571) )
                    ( PORT I2 (793) (635) )
                    ( PORT I3 (586) (435) )
                    ( PORT I4 (842) (668) )
                    ( PORT ID (894) (706) )
                    ( IOPATH I0 Z (139) (152) )
                    ( IOPATH I1 Z (203) (192) )
                    ( IOPATH I2 Z (309) (281) )
                    ( IOPATH I3 Z (304) (260) )
                    ( IOPATH I4 Z (104) (109) )
                    ( IOPATH ID Z (142) (155) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_106_289\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (454) (347) )
                    ( PORT I1 (736) (571) )
                    ( PORT I2 (917) (724) )
                    ( PORT I3 (583) (433) )
                    ( PORT I4 (994) (787) )
                    ( PORT ID (740) (616) )
                    ( IOPATH I0 Z (138) (151) )
                    ( IOPATH I1 Z (203) (191) )
                    ( IOPATH I2 Z (307) (277) )
                    ( IOPATH I3 Z (303) (256) )
                    ( IOPATH I4 Z (103) (107) )
                    ( IOPATH ID Z (150) (167) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_106_289\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3471) (3130) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_289\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_293\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1823) (1790) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_293\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (628) (465) )
                    ( PORT I1 (417) (285) )
                    ( PORT I2 (806) (652) )
                    ( PORT I3 (841) (618) )
                    ( PORT I4 (800) (651) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_293\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (787) (603) )
                    ( PORT I1 (640) (468) )
                    ( PORT I2 (665) (511) )
                    ( PORT I3 (428) (298) )
                    ( PORT I4 (491) (390) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_296\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1785) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_296\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1785) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_296\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1785) )
                    ( PORT D (664) (545) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_296\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1785) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (-36) (97) )
                ( SETUPHOLD (negedge D) (posedge CK) (-47) (105) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_296\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (634) (457) )
                    ( PORT I1 (636) (450) )
                    ( PORT I2 (817) (633) )
                    ( PORT I3 (807) (632) )
                    ( PORT I4 (300) (209) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_296\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (634) (457) )
                    ( PORT I1 (512) (369) )
                    ( PORT I2 (685) (556) )
                    ( PORT I3 (807) (632) )
                    ( PORT I4 (432) (286) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_296\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (817) (633) )
                    ( PORT I4 (636) (457) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_296\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (817) (633) )
                    ( PORT I1 (809) (653) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (636) (457) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_297\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1785) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_297\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1785) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_297\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1785) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_297\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1785) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_297\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (164) )
                    ( PORT I1 (636) (450) )
                    ( PORT I2 (288) (215) )
                    ( PORT I3 (807) (632) )
                    ( PORT I4 (260) (164) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_297\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (634) (457) )
                    ( PORT I1 (512) (369) )
                    ( PORT I2 (685) (556) )
                    ( PORT I3 (807) (632) )
                    ( PORT I4 (432) (286) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_297\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (432) (286) )
                    ( PORT I1 (262) (164) )
                    ( PORT I2 (807) (632) )
                    ( PORT I3 (636) (450) )
                    ( PORT I4 (260) (164) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_297\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (432) (286) )
                    ( PORT I1 (262) (164) )
                    ( PORT I2 (675) (555) )
                    ( PORT I3 (636) (450) )
                    ( PORT I4 (260) (164) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_313\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (852) (653) )
                    ( PORT I1 (670) (498) )
                    ( PORT I4 (520) (397) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                    ( IOPATH I1 COUT (233) (231) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_313\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (852) (653) )
                    ( PORT I1 (670) (498) )
                    ( PORT I2 (631) (490) )
                    ( PORT I3 (480) (331) )
                    ( PORT I4 (528) (388) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH I3 S (377) (339) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I3 COUT (347) (345) )
                    ( IOPATH I2 COUT (352) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_313\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (804) (599) )
                    ( PORT I2 (526) (400) )
                    ( PORT I4 (526) (400) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH CIN S (235) (253) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH I2 COUT (368) (328) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_313\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (499) (402) )
                    ( PORT I2 (481) (332) )
                    ( PORT I4 (481) (332) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I2 S (381) (357) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (351) (363) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_106_317\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (485) (332) )
                    ( PORT I4 (485) (332) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_106_325\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1823) (1790) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_325\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1010) (817) )
                    ( PORT I4 (414) (285) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_260\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1824) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_260\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1824) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_260\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I3 (978) (768) )
                    ( PORT I4 (2383) (2130) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_260\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I3 (976) (767) )
                    ( PORT I4 (2511) (2208) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_114_260\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3092) (2815) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_260\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_264\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1852) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_264\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1852) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_264\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1852) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_264\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1852) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (38) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (34) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_264\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I3 (2315) (2071) )
                    ( PORT I4 (976) (770) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_264\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (976) (770) )
                    ( PORT I4 (2569) (2266) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_264\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (871) (714) )
                    ( PORT I4 (2452) (2161) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_264\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I3 (845) (682) )
                    ( PORT I4 (2430) (2167) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_264\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_114_268\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1814) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_114_268\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1814) )
                    ( PORT D (566) (458) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_268\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (415) (303) )
                    ( PORT I1 (419) (304) )
                    ( PORT I2 (266) (164) )
                    ( PORT I3 (428) (287) )
                    ( PORT I4 (422) (285) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_268\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (415) (303) )
                    ( PORT I1 (428) (287) )
                    ( PORT I2 (266) (164) )
                    ( PORT I3 (444) (340) )
                    ( PORT I4 (419) (304) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_268\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (432) (298) )
                    ( PORT I1 (587) (477) )
                    ( PORT I2 (576) (411) )
                    ( PORT I3 (437) (287) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_268\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (433) (286) )
                    ( PORT I1 (781) (586) )
                    ( PORT I4 (426) (286) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_114_272\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1809) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_114_272\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1809) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_114_272\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1809) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_114_272\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1809) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_272\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (435) (301) )
                    ( PORT I1 (430) (299) )
                    ( PORT I2 (469) (338) )
                    ( PORT I3 (427) (286) )
                    ( PORT I4 (590) (423) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_272\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (585) (411) )
                    ( PORT I1 (430) (286) )
                    ( PORT I3 (469) (339) )
                    ( PORT I4 (592) (478) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_272\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (725) (566) )
                    ( PORT I1 (429) (286) )
                    ( PORT I3 (336) (251) )
                    ( PORT I4 (430) (286) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_272\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (430) (286) )
                    ( PORT I1 (297) (209) )
                    ( PORT I3 (469) (339) )
                    ( PORT I4 (725) (566) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_276\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (472) (337) )
                    ( PORT I1 (490) (355) )
                    ( PORT I4 (635) (484) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_276\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (767) (565) )
                    ( PORT I4 (661) (481) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_276\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (603) (425) )
                    ( PORT I1 (590) (435) )
                    ( PORT I2 (611) (459) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (635) (475) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_276\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (455) (334) )
                    ( PORT I1 (590) (435) )
                    ( PORT I4 (938) (712) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_114_280\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1832) (1799) )
                    ( PORT D (518) (435) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_114_280\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1832) (1799) )
                    ( PORT D (851) (759) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_114_280\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1832) (1799) )
                    ( PORT D (696) (572) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_114_280\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1832) (1799) )
                    ( PORT D (671) (545) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_280\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (265) (164) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (623) (451) )
                    ( PORT I3 (936) (727) )
                    ( PORT I4 (568) (427) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_280\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (263) (164) )
                    ( PORT I3 (935) (727) )
                    ( PORT I4 (623) (451) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_114_284\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1794) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_114_284\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1794) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-35) (95) )
                ( SETUPHOLD (negedge D) (posedge CK) (-46) (103) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_114_284\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1794) )
                    ( PORT D (749) (632) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_114_284\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1794) )
                    ( PORT D (668) (543) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_284\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (479) (341) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (303) (211) )
                    ( PORT I3 (488) (333) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_284\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (588) (441) )
                    ( PORT I1 (610) (489) )
                    ( PORT I2 (469) (338) )
                    ( PORT I3 (357) (245) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_284\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (479) (341) )
                    ( PORT I1 (424) (285) )
                    ( PORT I2 (743) (577) )
                    ( PORT I3 (538) (395) )
                    ( PORT I4 (427) (286) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_284\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (479) (341) )
                    ( PORT I1 (488) (333) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_114_288\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1789) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_114_288\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1789) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_114_288\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1789) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_114_288\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1789) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_288\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (304) (213) )
                    ( PORT I1 (474) (339) )
                    ( PORT I2 (311) (210) )
                    ( PORT I3 (424) (286) )
                    ( PORT I4 (441) (287) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_288\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (443) (287) )
                    ( PORT I1 (441) (287) )
                    ( PORT I2 (435) (301) )
                    ( PORT I3 (341) (251) )
                    ( PORT I4 (424) (286) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_288\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (441) (287) )
                    ( PORT I1 (424) (286) )
                    ( PORT I2 (435) (301) )
                    ( PORT I3 (443) (287) )
                    ( PORT I4 (474) (339) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_288\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (428) (299) )
                    ( PORT I1 (443) (287) )
                    ( PORT I2 (435) (301) )
                    ( PORT I3 (632) (463) )
                    ( PORT I4 (441) (287) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_296\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (785) (631) )
                    ( PORT I1 (435) (305) )
                    ( PORT I3 (435) (300) )
                    ( PORT I4 (488) (354) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_296\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (304) (212) )
                    ( PORT I1 (797) (612) )
                    ( PORT I3 (497) (367) )
                    ( PORT I4 (435) (305) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_300\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (467) (349) )
                    ( PORT I1 (736) (536) )
                    ( PORT I3 (590) (423) )
                    ( PORT I4 (795) (611) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_300\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (633) (476) )
                    ( PORT I1 (736) (536) )
                    ( PORT I3 (635) (477) )
                    ( PORT I4 (795) (611) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_300\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (598) (437) )
                    ( PORT I1 (795) (611) )
                    ( PORT I2 (590) (423) )
                    ( PORT I4 (461) (348) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_300\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (633) (476) )
                    ( PORT I1 (635) (477) )
                    ( PORT I2 (663) (534) )
                    ( PORT I4 (593) (425) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_114_312\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (657) (498) )
                    ( PORT I1 (477) (331) )
                    ( PORT I4 (541) (389) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                    ( IOPATH I1 COUT (233) (231) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_114_312\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (657) (498) )
                    ( PORT I1 (513) (390) )
                    ( PORT I2 (448) (312) )
                    ( PORT I3 (345) (244) )
                    ( PORT I4 (324) (225) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH I3 S (377) (339) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I3 COUT (347) (345) )
                    ( IOPATH I2 COUT (352) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_114_312\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (944) (770) )
                    ( PORT I2 (349) (245) )
                    ( PORT I4 (480) (333) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH CIN S (235) (253) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH I2 COUT (368) (328) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_114_312\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (688) (511) )
                    ( PORT I2 (350) (245) )
                    ( PORT I4 (481) (333) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I2 S (381) (357) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (351) (363) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_316\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1807) (1774) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_114_316\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I3 (347) (244) )
                    ( PORT I4 (486) (373) )
                    ( IOPATH I3 S (383) (351) )
                    ( IOPATH CIN S (198) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_316\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (631) (478) )
                    ( PORT I1 (420) (285) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_114_316\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3791) (3469) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_316\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_324\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (301) (211) )
                    ( PORT I1 (806) (647) )
                    ( PORT I4 (789) (605) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_324\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1046) (843) )
                    ( PORT I1 (580) (421) )
                    ( PORT I2 (449) (339) )
                    ( PORT I3 (432) (299) )
                    ( PORT I4 (586) (417) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_114_328\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1789) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_328\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (519) (402) )
                    ( PORT I1 (838) (651) )
                    ( PORT I4 (260) (164) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_277\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1801) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_277\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1801) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_277\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1140) (951) )
                    ( PORT I4 (2422) (2239) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_277\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I2 (1015) (858) )
                    ( PORT I4 (2643) (2372) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_118_277\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3414) (3121) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_277\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_118_280\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1829) (1796) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_280\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (810) (694) )
                    ( PORT I3 (670) (552) )
                    ( PORT I4 (260) (164) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_281\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1829) (1796) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_281\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (283) (208) )
                    ( PORT I1 (921) (727) )
                    ( PORT I2 (585) (433) )
                    ( PORT I3 (586) (422) )
                    ( PORT I4 (959) (771) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_281\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_118_284\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1791) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_118_284\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1791) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_118_284\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1791) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_118_284\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1791) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (-36) (97) )
                ( SETUPHOLD (negedge D) (posedge CK) (-47) (105) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_284\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (895) (674) )
                    ( PORT I1 (891) (675) )
                    ( PORT I4 (591) (433) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_284\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (460) (345) )
                    ( PORT I1 (433) (286) )
                    ( PORT I4 (895) (674) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_284\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (301) (209) )
                    ( PORT I1 (891) (675) )
                    ( PORT I2 (422) (304) )
                    ( PORT I3 (420) (303) )
                    ( PORT I4 (899) (709) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_284\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (433) (286) )
                    ( PORT I1 (898) (729) )
                    ( PORT I2 (418) (303) )
                    ( PORT I3 (422) (304) )
                    ( PORT I4 (591) (433) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_118_285\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1791) )
                    ( PORT D (784) (689) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_285\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (620) (476) )
                    ( PORT I4 (431) (300) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_285\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (840) (651) )
                    ( PORT I1 (519) (382) )
                    ( PORT I4 (431) (300) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_285\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (577) (410) )
                    ( PORT I1 (766) (615) )
                    ( PORT I4 (489) (389) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_285\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (625) (477) )
                    ( PORT I1 (643) (493) )
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (649) (469) )
                    ( PORT I4 (262) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_118_288\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (424) (304) )
                    ( PORT I1 (586) (412) )
                    ( PORT I2 (426) (305) )
                    ( PORT I3 (291) (208) )
                    ( IOPATH I0 COUT (175) (175) )
                    ( IOPATH I1 COUT (241) (216) )
                    ( IOPATH I3 COUT (345) (288) )
                    ( IOPATH I2 COUT (349) (307) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_118_288\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (499) (385) )
                    ( PORT I1 (296) (216) )
                    ( PORT I2 (429) (305) )
                    ( PORT I3 (432) (306) )
                    ( IOPATH I0 COUT (295) (312) )
                    ( IOPATH I1 COUT (363) (353) )
                    ( IOPATH I2 COUT (469) (442) )
                    ( IOPATH I3 COUT (464) (422) )
                    ( IOPATH CIN COUT (175) (175) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_118_292\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (742) (537) )
                    ( PORT I1 (581) (428) )
                    ( PORT I2 (426) (305) )
                    ( PORT I3 (445) (334) )
                    ( IOPATH I0 COUT (175) (175) )
                    ( IOPATH I1 COUT (241) (216) )
                    ( IOPATH I3 COUT (345) (288) )
                    ( IOPATH I2 COUT (349) (307) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_118_292\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (642) (457) )
                    ( PORT I1 (599) (478) )
                    ( PORT I2 (580) (443) )
                    ( PORT I3 (432) (306) )
                    ( IOPATH I0 COUT (295) (312) )
                    ( IOPATH I1 COUT (363) (353) )
                    ( IOPATH I2 COUT (469) (442) )
                    ( IOPATH I3 COUT (464) (422) )
                    ( IOPATH CIN COUT (175) (175) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_292\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (261) (164) )
                    ( PORT I3 (1483) (1240) )
                    ( PORT I4 (602) (446) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_118_296\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (583) (440) )
                    ( PORT I1 (1115) (891) )
                    ( PORT I2 (589) (418) )
                    ( PORT I3 (461) (342) )
                    ( PORT I4 (641) (489) )
                    ( PORT ID (434) (300) )
                    ( IOPATH I0 Z (214) (239) )
                    ( IOPATH I1 Z (282) (281) )
                    ( IOPATH I2 Z (387) (371) )
                    ( IOPATH I3 Z (383) (351) )
                    ( IOPATH I4 Z (164) (174) )
                    ( IOPATH ID Z (211) (235) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_118_296\/FYB\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (583) (440) )
                    ( PORT I1 (1116) (891) )
                    ( PORT I2 (598) (434) )
                    ( PORT I3 (585) (425) )
                    ( PORT I4 (651) (490) )
                    ( PORT ID (434) (300) )
                    ( IOPATH I0 Z (209) (230) )
                    ( IOPATH I1 Z (276) (271) )
                    ( IOPATH I2 Z (382) (360) )
                    ( IOPATH I3 Z (377) (339) )
                    ( IOPATH I4 Z (169) (179) )
                    ( IOPATH ID Z (207) (225) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_296\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (783) (598) )
                    ( PORT I1 (351) (244) )
                    ( PORT I4 (821) (612) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_118_297\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1809) (1776) )
                    ( PORT D (531) (472) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_118_297\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1809) (1776) )
                    ( PORT D (711) (624) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_297\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (267) (165) )
                    ( PORT I1 (820) (595) )
                    ( PORT I2 (660) (509) )
                    ( PORT I3 (479) (331) )
                    ( PORT I4 (652) (485) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_118_297\/FYB\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (583) (440) )
                    ( PORT I1 (1116) (891) )
                    ( PORT I2 (639) (467) )
                    ( PORT I3 (452) (355) )
                    ( PORT I4 (651) (490) )
                    ( PORT ID (303) (212) )
                    ( IOPATH I0 Z (209) (230) )
                    ( IOPATH I1 Z (276) (271) )
                    ( IOPATH I2 Z (382) (360) )
                    ( IOPATH I3 Z (377) (339) )
                    ( IOPATH I4 Z (169) (179) )
                    ( IOPATH ID Z (207) (225) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_118_297\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (583) (440) )
                    ( PORT I1 (1616) (1328) )
                    ( PORT I2 (639) (467) )
                    ( PORT I3 (572) (427) )
                    ( PORT I4 (782) (578) )
                    ( PORT ID (434) (300) )
                    ( IOPATH I0 Z (216) (241) )
                    ( IOPATH I1 Z (284) (283) )
                    ( IOPATH I2 Z (389) (368) )
                    ( IOPATH I3 Z (384) (348) )
                    ( IOPATH I4 Z (165) (176) )
                    ( IOPATH ID Z (213) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_118_297\/FYD\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (583) (440) )
                    ( PORT I1 (1247) (961) )
                    ( PORT I2 (589) (418) )
                    ( PORT I3 (732) (553) )
                    ( PORT I4 (782) (578) )
                    ( PORT ID (434) (300) )
                    ( IOPATH I0 Z (209) (230) )
                    ( IOPATH I1 Z (276) (271) )
                    ( IOPATH I2 Z (381) (357) )
                    ( IOPATH I3 Z (377) (336) )
                    ( IOPATH I4 Z (169) (179) )
                    ( IOPATH ID Z (207) (226) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_118_300\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (604) (459) )
                    ( PORT I1 (1248) (979) )
                    ( PORT I2 (622) (475) )
                    ( PORT I3 (594) (435) )
                    ( PORT I4 (609) (446) )
                    ( PORT ID (587) (422) )
                    ( IOPATH I0 Z (214) (239) )
                    ( IOPATH I1 Z (282) (281) )
                    ( IOPATH I2 Z (387) (371) )
                    ( IOPATH I3 Z (383) (351) )
                    ( IOPATH I4 Z (164) (174) )
                    ( IOPATH ID Z (211) (235) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_118_301\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (419) (304) )
                    ( PORT I1 (414) (285) )
                    ( PORT I4 (593) (470) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (122) (128) )
                    ( IOPATH I0 COUT (230) (236) )
                    ( IOPATH I1 COUT (288) (294) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_118_301\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (419) (304) )
                    ( PORT I1 (414) (285) )
                    ( PORT I2 (285) (215) )
                    ( PORT I3 (582) (464) )
                    ( PORT I4 (598) (464) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH I3 S (377) (339) )
                    ( IOPATH CIN COUT (122) (128) )
                    ( IOPATH I4 COUT (239) (251) )
                    ( IOPATH I0 COUT (314) (326) )
                    ( IOPATH I1 COUT (357) (369) )
                    ( IOPATH I3 COUT (458) (470) )
                    ( IOPATH I2 COUT (463) (475) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_118_301\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (416) (286) )
                    ( PORT I2 (262) (164) )
                    ( PORT I4 (262) (164) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH CIN S (122) (128) )
                    ( IOPATH CIN COUT (152) (152) )
                    ( IOPATH I4 COUT (138) (154) )
                    ( IOPATH I1 COUT (311) (311) )
                    ( IOPATH I2 COUT (419) (399) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_118_301\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I4 (860) (639) )
                    ( IOPATH CIN S (152) (152) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_312\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (428) (304) )
                    ( PORT I1 (425) (304) )
                    ( PORT I2 (726) (568) )
                    ( PORT I3 (428) (304) )
                    ( PORT I4 (461) (303) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_118_313\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (329) (226) )
                    ( PORT I1 (1410) (1119) )
                    ( PORT I4 (475) (353) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                    ( IOPATH I1 COUT (233) (231) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_118_313\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (461) (303) )
                    ( PORT I1 (1473) (1202) )
                    ( PORT I2 (444) (311) )
                    ( PORT I3 (482) (388) )
                    ( PORT I4 (478) (352) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH I3 S (377) (339) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I3 COUT (347) (345) )
                    ( IOPATH I2 COUT (352) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_118_313\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (447) (312) )
                    ( PORT I2 (568) (411) )
                    ( PORT I3 (1423) (1133) )
                    ( PORT I4 (568) (411) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH I3 S (384) (348) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH CIN S (235) (253) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH I3 COUT (363) (307) )
                    ( IOPATH I2 COUT (368) (328) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_118_313\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (445) (312) )
                    ( PORT I2 (583) (417) )
                    ( PORT I3 (1659) (1412) )
                    ( PORT I4 (576) (421) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I2 S (381) (357) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I3 S (377) (336) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (351) (363) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_118_317\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (428) (299) )
                    ( PORT I2 (1278) (1012) )
                    ( PORT I3 (601) (430) )
                    ( PORT I4 (428) (299) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I2 S (387) (371) )
                    ( IOPATH I3 S (383) (351) )
                    ( IOPATH CIN S (198) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_325\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (587) (432) )
                    ( PORT I1 (285) (215) )
                    ( PORT I2 (863) (729) )
                    ( PORT I3 (734) (547) )
                    ( PORT I4 (520) (391) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_118_325\/FYB\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (647) (468) )
                    ( PORT I1 (584) (432) )
                    ( PORT I2 (453) (353) )
                    ( PORT I3 (1152) (923) )
                    ( PORT I4 (422) (285) )
                    ( PORT ID (574) (440) )
                    ( IOPATH I0 Z (209) (230) )
                    ( IOPATH I1 Z (276) (271) )
                    ( IOPATH I2 Z (382) (360) )
                    ( IOPATH I3 Z (377) (339) )
                    ( IOPATH I4 Z (169) (179) )
                    ( IOPATH ID Z (207) (225) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_118_325\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (661) (561) )
                    ( PORT I1 (647) (468) )
                    ( PORT I2 (414) (285) )
                    ( PORT I3 (1429) (1146) )
                    ( PORT I4 (578) (423) )
                    ( PORT ID (785) (609) )
                    ( IOPATH I0 Z (216) (241) )
                    ( IOPATH I1 Z (284) (283) )
                    ( IOPATH I2 Z (389) (368) )
                    ( IOPATH I3 Z (384) (348) )
                    ( IOPATH I4 Z (165) (176) )
                    ( IOPATH ID Z (213) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_272\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1812) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_272\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I3 (2503) (2321) )
                    ( PORT I4 (1165) (1002) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_126_272\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3472) (3152) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_126_272\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_276\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1840) (1807) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_276\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1840) (1807) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_276\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1840) (1807) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_276\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1840) (1807) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_276\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I3 (2506) (2321) )
                    ( PORT I4 (1192) (1013) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_276\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1206) (1028) )
                    ( PORT I4 (2720) (2393) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_276\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1211) (1029) )
                    ( PORT I4 (2748) (2664) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_276\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1206) (1028) )
                    ( PORT I3 (2499) (2298) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I3 Y (302) (255) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_126_276\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_280\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1835) (1802) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_126_280\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (885) (700) )
                    ( PORT I1 (936) (737) )
                    ( PORT I2 (1069) (859) )
                    ( PORT I3 (719) (568) )
                    ( PORT I4 (1128) (901) )
                    ( PORT ID (1038) (806) )
                    ( IOPATH I0 Z (136) (150) )
                    ( IOPATH I1 Z (201) (191) )
                    ( IOPATH I2 Z (305) (281) )
                    ( IOPATH I3 Z (301) (261) )
                    ( IOPATH I4 Z (100) (106) )
                    ( IOPATH ID Z (148) (166) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_280\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (429) (299) )
                    ( PORT I1 (492) (354) )
                    ( PORT I2 (492) (375) )
                    ( PORT I3 (341) (251) )
                    ( PORT I4 (471) (339) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_280\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (429) (299) )
                    ( PORT I1 (625) (442) )
                    ( PORT I4 (471) (339) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_126_280\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_126_284\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1830) (1797) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_126_284\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1830) (1797) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_126_284\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1830) (1797) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_126_284\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1830) (1797) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_284\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (661) (471) )
                    ( PORT I1 (586) (476) )
                    ( PORT I3 (471) (339) )
                    ( PORT I4 (481) (333) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_284\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (436) (299) )
                    ( PORT I1 (436) (353) )
                    ( PORT I2 (653) (470) )
                    ( PORT I3 (531) (395) )
                    ( PORT I4 (955) (770) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_284\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (529) (394) )
                    ( PORT I1 (481) (333) )
                    ( PORT I3 (475) (340) )
                    ( PORT I4 (471) (339) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_284\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (475) (340) )
                    ( PORT I1 (483) (331) )
                    ( PORT I3 (471) (339) )
                    ( PORT I4 (481) (333) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_288\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1792) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_288\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1792) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_288\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1792) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_288\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1792) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_288\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (766) (566) )
                    ( PORT I1 (626) (462) )
                    ( PORT I2 (676) (546) )
                    ( PORT I3 (1207) (978) )
                    ( PORT I4 (1187) (952) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_288\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1076) (890) )
                    ( PORT I1 (652) (479) )
                    ( PORT I2 (807) (634) )
                    ( PORT I3 (921) (745) )
                    ( PORT I4 (837) (651) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_288\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1077) (889) )
                    ( PORT I4 (998) (794) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_288\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (522) (402) )
                    ( PORT I1 (1323) (1084) )
                    ( PORT I2 (1208) (977) )
                    ( PORT I3 (1014) (766) )
                    ( PORT I4 (644) (499) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_126_288\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3646) (3314) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_126_288\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_292\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1820) (1787) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_292\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (850) (678) )
                    ( PORT I1 (1383) (1146) )
                    ( PORT I2 (898) (735) )
                    ( PORT I3 (638) (470) )
                    ( PORT I4 (668) (472) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_292\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (297) (211) )
                    ( PORT I1 (429) (299) )
                    ( PORT I2 (567) (442) )
                    ( PORT I3 (507) (375) )
                    ( PORT I4 (427) (298) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_126_292\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_126_296\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1815) (1782) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-34) (103) )
                ( SETUPHOLD (negedge D) (posedge CK) (-44) (114) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_126_296\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1815) (1782) )
                    ( PORT D (873) (704) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_126_296\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1815) (1782) )
                    ( PORT D (532) (452) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_126_296\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1815) (1782) )
                    ( PORT D (812) (670) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_126_296\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1815) (1782) )
                    ( PORT D (743) (552) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_296\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (419) (303) )
                    ( PORT I1 (263) (164) )
                    ( PORT I4 (265) (164) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_296\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (478) (337) )
                    ( PORT I1 (265) (164) )
                    ( PORT I4 (494) (375) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_296\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (664) (472) )
                    ( PORT I1 (265) (164) )
                    ( PORT I2 (737) (568) )
                    ( PORT I3 (429) (286) )
                    ( PORT I4 (638) (478) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_126_300\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1810) (1777) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_126_300\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1810) (1777) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-35) (95) )
                ( SETUPHOLD (negedge D) (posedge CK) (-46) (103) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_126_300\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1810) (1777) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_126_300\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1810) (1777) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_300\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (603) (483) )
                    ( PORT I3 (434) (299) )
                    ( PORT I4 (514) (375) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_300\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (472) (338) )
                    ( PORT I1 (619) (442) )
                    ( PORT I2 (426) (286) )
                    ( PORT I3 (676) (513) )
                    ( PORT I4 (482) (353) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_300\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (429) (286) )
                    ( PORT I3 (434) (299) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_300\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (836) (634) )
                    ( PORT I1 (429) (286) )
                    ( PORT I2 (295) (209) )
                    ( PORT I3 (434) (299) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_126_316\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1810) (1777) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_126_316\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1810) (1777) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_316\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (260) (164) )
                    ( PORT I1 (639) (482) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_316\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (737) (602) )
                    ( PORT I1 (473) (368) )
                    ( PORT I4 (260) (164) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_320\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1815) (1782) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_320\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (788) (635) )
                    ( PORT I1 (1634) (1366) )
                    ( PORT I2 (763) (568) )
                    ( PORT I3 (843) (685) )
                    ( PORT I4 (1132) (925) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_320\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (682) (541) )
                    ( PORT I1 (1634) (1366) )
                    ( PORT I2 (1071) (879) )
                    ( PORT I3 (419) (285) )
                    ( PORT I4 (637) (510) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_126_320\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (4064) (3700) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_126_320\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_126_324\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1247) (1031) )
                    ( PORT I1 (788) (603) )
                    ( PORT I4 (659) (547) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (122) (128) )
                    ( IOPATH I0 COUT (230) (236) )
                    ( IOPATH I1 COUT (288) (294) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_126_324\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (1202) (987) )
                    ( PORT I1 (788) (603) )
                    ( PORT I2 (665) (515) )
                    ( PORT I4 (663) (548) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH CIN COUT (122) (128) )
                    ( IOPATH I4 COUT (239) (251) )
                    ( IOPATH I0 COUT (314) (326) )
                    ( IOPATH I1 COUT (357) (369) )
                    ( IOPATH I2 COUT (463) (475) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_126_324\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (774) (580) )
                    ( PORT I4 (831) (635) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN S (122) (128) )
                    ( IOPATH CIN COUT (152) (152) )
                    ( IOPATH I4 COUT (138) (154) )
                    ( IOPATH I1 COUT (311) (311) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_126_324\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (637) (492) )
                    ( PORT I4 (831) (635) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN S (152) (152) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_130_300\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1813) (1780) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_130_300\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1813) (1780) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_130_300\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1813) (1780) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_130_300\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1813) (1780) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_130_300\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (443) (305) )
                    ( PORT I1 (261) (164) )
                    ( PORT I4 (260) (164) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_130_300\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (310) (217) )
                    ( PORT I1 (260) (164) )
                    ( PORT I4 (260) (164) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_130_300\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (443) (305) )
                    ( PORT I1 (260) (164) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_130_300\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (443) (305) )
                    ( PORT I4 (434) (339) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_130_301\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1813) (1780) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_130_301\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1813) (1780) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_130_301\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1813) (1780) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_130_301\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1813) (1780) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_130_301\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (818) (672) )
                    ( PORT I1 (1414) (1129) )
                    ( PORT I2 (285) (215) )
                    ( PORT I3 (755) (604) )
                    ( PORT I4 (946) (758) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_130_301\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (818) (672) )
                    ( PORT I1 (288) (217) )
                    ( PORT I2 (1534) (1251) )
                    ( PORT I3 (610) (487) )
                    ( PORT I4 (1008) (838) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_130_301\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (755) (584) )
                    ( PORT I1 (1084) (904) )
                    ( PORT I2 (1248) (1058) )
                    ( PORT I3 (420) (304) )
                    ( PORT I4 (1119) (885) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_130_301\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (755) (584) )
                    ( PORT I4 (1555) (1313) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_130_301\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (4049) (3701) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_130_301\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_130_305\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1808) (1775) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_130_305\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (455) (318) )
                    ( PORT I4 (585) (433) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_130_320\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1785) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_130_320\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (415) (303) )
                    ( PORT I1 (614) (446) )
                    ( PORT I4 (284) (215) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_138_300\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1819) (1786) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_138_300\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1819) (1786) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_138_300\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1133) (942) )
                    ( PORT I1 (1282) (1069) )
                    ( PORT I2 (1437) (1224) )
                    ( PORT I3 (1201) (997) )
                    ( PORT I4 (1542) (1275) )
                    ( PORT ID (1277) (1117) )
                    ( IOPATH I0 Z (136) (150) )
                    ( IOPATH I1 Z (201) (191) )
                    ( IOPATH I2 Z (305) (281) )
                    ( IOPATH I3 Z (301) (261) )
                    ( IOPATH I4 Z (100) (106) )
                    ( IOPATH ID Z (148) (166) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_138_300\/FYB\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1132) (942) )
                    ( PORT I1 (1282) (1069) )
                    ( PORT I2 (1437) (1224) )
                    ( PORT I3 (985) (783) )
                    ( PORT I4 (1542) (1275) )
                    ( PORT ID (1409) (1184) )
                    ( IOPATH I0 Z (139) (152) )
                    ( IOPATH I1 Z (203) (192) )
                    ( IOPATH I2 Z (309) (281) )
                    ( IOPATH I3 Z (304) (260) )
                    ( IOPATH I4 Z (104) (109) )
                    ( IOPATH ID Z (142) (155) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_138_300\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3874) (3546) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_138_300\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_138_301\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1819) (1786) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_138_301\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1819) (1786) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_138_301\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (612) (435) )
                    ( PORT I1 (1084) (876) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_138_301\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (748) (598) )
                    ( PORT I2 (481) (347) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_138_341\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1816) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_138_341\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1221) (1041) )
                    ( PORT I1 (1920) (1622) )
                    ( PORT I2 (1079) (954) )
                    ( PORT I3 (1547) (1317) )
                    ( PORT I4 (858) (689) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_138_341\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (4558) (4160) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_138_341\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_142_300\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1789) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_142_300\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (469) (369) )
                    ( PORT I4 (287) (215) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_142_304\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1817) (1784) )
                    ( PORT D (538) (470) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_146_300\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1792) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_146_300\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1792) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_146_300\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (283) (208) )
                    ( PORT I4 (671) (537) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_146_300\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (414) (285) )
                    ( PORT I4 (770) (570) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_146_301\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (262) (164) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_146_301\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (262) (164) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_146_304\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1820) (1787) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_146_304\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (282) (208) )
                    ( PORT I4 (491) (393) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_146_305\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1820) (1787) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_146_305\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (491) (393) )
                    ( PORT I4 (584) (434) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_146_328\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1840) (1807) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_146_328\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1840) (1807) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_146_328\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1472) (1240) )
                    ( PORT I1 (808) (696) )
                    ( PORT I2 (993) (855) )
                    ( PORT I3 (1971) (1691) )
                    ( PORT I4 (1270) (1089) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_146_328\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1262) (1028) )
                    ( PORT I1 (937) (783) )
                    ( PORT I2 (1117) (931) )
                    ( PORT I3 (2103) (1768) )
                    ( PORT I4 (1497) (1276) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_146_328\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (4403) (4025) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_146_328\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_146_329\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1840) (1807) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_146_329\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1840) (1807) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_146_329\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (663) (556) )
                    ( PORT I1 (812) (652) )
                    ( PORT I4 (260) (164) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_146_329\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (611) (481) )
                    ( PORT I1 (812) (652) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_146_332\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (416) (285) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_146_337\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (427) (298) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_146_344\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1860) (1827) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_146_344\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1721) (1501) )
                    ( PORT I1 (1957) (1702) )
                    ( PORT I2 (976) (851) )
                    ( PORT I3 (1247) (1069) )
                    ( PORT I4 (1022) (836) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_146_344\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (4441) (4085) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_146_344\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_146_345\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1860) (1827) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_146_345\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1131) (977) )
                    ( PORT I1 (979) (813) )
                    ( PORT I4 (260) (164) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_146_353\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (426) (298) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_37\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (422) (286) )
                    ( PORT I1 (285) (215) )
                    ( PORT I2 (421) (304) )
                    ( PORT I3 (436) (339) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_37\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (583) (411) )
                    ( PORT I1 (428) (286) )
                    ( PORT I2 (425) (304) )
                    ( PORT I4 (296) (209) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_37\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (288) (216) )
                    ( PORT I1 (568) (427) )
                    ( PORT I3 (422) (303) )
                    ( PORT I4 (422) (286) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_37\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (430) (299) )
                    ( PORT I1 (620) (467) )
                    ( PORT I2 (469) (370) )
                    ( PORT I3 (432) (299) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_45\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1807) (1783) )
                    ( PORT D (672) (575) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_45\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1807) (1783) )
                    ( PORT D (554) (485) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_26_45\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1322) (1186) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_26_45\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_49\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (807) (630) )
                    ( PORT I1 (797) (593) )
                    ( PORT I2 (658) (529) )
                    ( PORT I3 (687) (494) )
                    ( PORT I4 (544) (398) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_49\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (797) (593) )
                    ( PORT I1 (820) (607) )
                    ( PORT I2 (808) (562) )
                    ( PORT I3 (675) (486) )
                    ( PORT I4 (687) (494) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_49\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1200) (901) )
                    ( PORT I1 (943) (738) )
                    ( PORT I2 (687) (494) )
                    ( PORT I3 (675) (486) )
                    ( PORT I4 (797) (593) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_49\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (797) (593) )
                    ( PORT I1 (676) (485) )
                    ( PORT I2 (687) (494) )
                    ( PORT I3 (675) (486) )
                    ( PORT I4 (844) (608) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_26_49\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (898) (741) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_26_49\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (898) (741) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_26_49\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (569) (473) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_57\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (759) (569) )
                    ( PORT I4 (437) (333) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_26_65\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (219) (176) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_65\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1792) (1768) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (-34) (89) )
                ( SETUPHOLD (negedge D) (posedge CK) (-43) (93) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_65\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (309) (229) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_65\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (308) (228) )
                    ( PORT I1 (453) (302) )
                    ( PORT I2 (429) (287) )
                    ( PORT I3 (442) (317) )
                    ( PORT I4 (441) (317) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_65\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (429) (287) )
                    ( PORT I1 (453) (302) )
                    ( PORT I2 (291) (208) )
                    ( PORT I4 (424) (285) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_26_65\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1095) (983) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_26_65\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_69\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (452) (341) )
                    ( PORT I1 (432) (287) )
                    ( PORT I2 (438) (286) )
                    ( PORT I3 (309) (213) )
                    ( PORT I4 (459) (288) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_69\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (421) (285) )
                    ( PORT I4 (466) (336) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_73\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1802) (1778) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_73\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (262) (164) )
                    ( PORT I4 (419) (303) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_73\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (599) (468) )
                    ( PORT I1 (264) (165) )
                    ( PORT I2 (437) (299) )
                    ( PORT I3 (444) (298) )
                    ( PORT I4 (1033) (830) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_73\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (444) (298) )
                    ( PORT I1 (264) (165) )
                    ( PORT I3 (595) (465) )
                    ( PORT I4 (599) (468) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_73\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (268) (165) )
                    ( PORT I2 (269) (165) )
                    ( PORT I3 (429) (286) )
                    ( PORT I4 (821) (643) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_26_73\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (998) (871) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_26_73\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_26_81\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (398) (350) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_81\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1812) (1788) )
                    ( PORT D (723) (653) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_81\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1812) (1788) )
                    ( PORT D (884) (749) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_81\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1812) (1788) )
                    ( PORT D (720) (646) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_26_81\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1007) (855) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_26_81\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_26_85\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (376) (297) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_85\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1817) (1793) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_85\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1817) (1793) )
                    ( PORT D (343) (289) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_85\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (452) (335) )
                    ( PORT I4 (421) (285) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_26_85\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_89\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1798) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_89\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1798) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_89\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1798) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_89\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (164) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (298) (210) )
                    ( PORT I3 (459) (342) )
                    ( PORT I4 (701) (558) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_89\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (301) (211) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_89\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (264) (164) )
                    ( PORT I4 (569) (481) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_89\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1333) (1281) )
                    ( PORT I1 (265) (165) )
                    ( PORT I4 (1278) (1117) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_26_89\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_93\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (629) (539) )
                    ( PORT I4 (764) (554) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_101\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (499) (376) )
                    ( PORT I1 (836) (663) )
                    ( PORT I2 (913) (695) )
                    ( PORT I3 (776) (582) )
                    ( PORT I4 (944) (745) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_101\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (944) (745) )
                    ( PORT I1 (968) (740) )
                    ( PORT I2 (1003) (756) )
                    ( PORT I3 (806) (613) )
                    ( PORT I4 (677) (538) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_101\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1160) (882) )
                    ( PORT I1 (944) (745) )
                    ( PORT I2 (630) (464) )
                    ( PORT I3 (806) (613) )
                    ( PORT I4 (646) (504) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_101\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (630) (464) )
                    ( PORT I1 (806) (613) )
                    ( PORT I2 (944) (745) )
                    ( PORT I3 (804) (613) )
                    ( PORT I4 (970) (723) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_26_101\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (705) (623) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_26_101\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (894) (761) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_26_101\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (537) (450) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_26_113\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1245) (982) )
                    ( PORT I4 (1002) (802) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_173\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1802) (1778) )
                    ( PORT D (334) (287) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_173\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1802) (1778) )
                    ( PORT D (331) (272) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_173\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1802) (1778) )
                    ( PORT D (178) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_26_173\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1802) (1778) )
                    ( PORT D (1210) (1051) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_26_173\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1609) (1446) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_26_173\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_38_49\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (886) (686) )
                    ( PORT I1 (874) (707) )
                    ( PORT I2 (906) (722) )
                    ( PORT I3 (897) (656) )
                    ( PORT I4 (1192) (915) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_38_49\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1006) (784) )
                    ( PORT I1 (1043) (834) )
                    ( PORT I2 (919) (681) )
                    ( PORT I3 (897) (656) )
                    ( PORT I4 (1149) (889) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_38_49\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1035) (793) )
                    ( PORT I1 (1016) (801) )
                    ( PORT I2 (1389) (1064) )
                    ( PORT I3 (897) (656) )
                    ( PORT I4 (1264) (1018) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_38_49\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1073) (796) )
                    ( PORT I1 (1001) (802) )
                    ( PORT I2 (1052) (782) )
                    ( PORT I3 (897) (656) )
                    ( PORT I4 (962) (771) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_38_49\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (960) (772) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_38_49\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (960) (772) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_38_49\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (916) (758) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_38_73\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (636) (455) )
                    ( PORT I4 (433) (353) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_38_73\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (636) (455) )
                    ( PORT I4 (647) (522) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_77\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1798) (1774) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_77\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1798) (1774) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_77\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1798) (1774) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_38_77\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1537) (1352) )
                    ( PORT I1 (267) (164) )
                    ( PORT I2 (1272) (1026) )
                    ( PORT I3 (1221) (986) )
                    ( PORT I4 (1164) (952) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_38_77\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (497) (374) )
                    ( PORT I1 (1122) (904) )
                    ( PORT I2 (1709) (1435) )
                    ( PORT I3 (488) (373) )
                    ( PORT I4 (742) (579) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_38_77\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1404) (1109) )
                    ( PORT I1 (264) (164) )
                    ( PORT I3 (1050) (894) )
                    ( PORT I4 (1709) (1435) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_38_77\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2506) (2225) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_38_77\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_38_81\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (645) (492) )
                    ( PORT I4 (598) (460) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_85\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (574) (423) )
                    ( PORT I4 (605) (492) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_85\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (574) (423) )
                    ( PORT I1 (579) (417) )
                    ( PORT I4 (616) (494) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_85\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (573) (422) )
                    ( PORT I4 (618) (461) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH CIN S (235) (253) )
                    ( IOPATH I1 COUT (260) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_85\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (443) (340) )
                    ( PORT I4 (618) (461) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (351) (363) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_89\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (579) (431) )
                    ( PORT I4 (782) (580) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_89\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (586) (433) )
                    ( PORT I4 (650) (503) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH CIN S (138) (156) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_89\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (577) (427) )
                    ( PORT I4 (782) (580) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH CIN S (180) (200) )
                    ( IOPATH I1 COUT (287) (268) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_89\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (435) (353) )
                    ( PORT I4 (782) (580) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (323) (338) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_93\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1794) )
                    ( PORT D (745) (611) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_93\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1794) )
                    ( PORT D (639) (563) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_93\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (756) (582) )
                    ( PORT I4 (806) (628) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_93\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (721) (553) )
                    ( PORT I4 (778) (597) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH CIN S (138) (156) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_93\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (601) (472) )
                    ( PORT I4 (804) (628) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH CIN S (180) (200) )
                    ( IOPATH I1 COUT (287) (268) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_93\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (741) (561) )
                    ( PORT I4 (779) (597) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (323) (338) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_38_93\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (696) (579) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_38_93\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_38_97\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (563) (482) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_97\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1823) (1799) )
                    ( PORT D (255) (233) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_97\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1823) (1799) )
                    ( PORT D (181) (152) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_97\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (748) (590) )
                    ( PORT I4 (780) (597) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_97\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (717) (579) )
                    ( PORT I4 (780) (597) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH CIN S (138) (156) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_97\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (742) (568) )
                    ( PORT I4 (780) (597) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH CIN S (180) (200) )
                    ( IOPATH I1 COUT (287) (268) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_97\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (717) (579) )
                    ( PORT I4 (649) (509) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (323) (338) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_38_97\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_101\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (460) (347) )
                    ( PORT I4 (770) (602) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_101\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (582) (417) )
                    ( PORT I4 (770) (602) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH CIN S (138) (156) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_101\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (575) (416) )
                    ( PORT I4 (770) (602) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH CIN S (180) (200) )
                    ( IOPATH I1 COUT (287) (268) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_101\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (572) (410) )
                    ( PORT I4 (770) (602) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (323) (338) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_38_105\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (286) (215) )
                    ( PORT I4 (619) (461) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_38_141\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1392) (1130) )
                    ( PORT I1 (1557) (1243) )
                    ( PORT I2 (1384) (1130) )
                    ( PORT I3 (1672) (1295) )
                    ( PORT I4 (1517) (1225) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_38_141\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1591) (1252) )
                    ( PORT I1 (1422) (1112) )
                    ( PORT I2 (1539) (1207) )
                    ( PORT I3 (1384) (1130) )
                    ( PORT I4 (1517) (1225) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_38_141\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1672) (1295) )
                    ( PORT I1 (1422) (1112) )
                    ( PORT I2 (1280) (1024) )
                    ( PORT I3 (1384) (1130) )
                    ( PORT I4 (1507) (1194) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_38_141\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1392) (1130) )
                    ( PORT I1 (1411) (1112) )
                    ( PORT I2 (1672) (1295) )
                    ( PORT I3 (1384) (1130) )
                    ( PORT I4 (1375) (1117) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_38_141\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1344) (1144) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_38_141\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1480) (1233) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_38_141\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1290) (1106) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_38_169\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (661) (526) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_169\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1798) (1774) )
                    ( PORT D (340) (288) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_38_169\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1391) (1243) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_38_169\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_173\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1793) (1769) )
                    ( PORT D (458) (370) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_173\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1793) (1769) )
                    ( PORT D (397) (319) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_173\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1793) (1769) )
                    ( PORT D (789) (699) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_173\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1793) (1769) )
                    ( PORT D (716) (597) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_173\/FFAB\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1793) (1769) )
                    ( PORT D (261) (164) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (23) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_173\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1793) (1769) )
                    ( PORT D (662) (474) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_38_173\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (577) (428) )
                    ( PORT I1 (449) (344) )
                    ( PORT I2 (265) (164) )
                    ( PORT I3 (297) (217) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_38_173\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (430) (305) )
                    ( PORT I3 (265) (164) )
                    ( PORT I4 (420) (303) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_38_173\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_177\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1788) (1764) )
                    ( PORT D (180) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_38_177\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1788) (1764) )
                    ( PORT D (1301) (1177) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_38_177\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_65\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (724) (585) )
                    ( PORT I1 (949) (724) )
                    ( PORT I2 (845) (634) )
                    ( PORT I3 (738) (564) )
                    ( PORT I4 (969) (724) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_65\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (857) (673) )
                    ( PORT I1 (949) (724) )
                    ( PORT I2 (882) (673) )
                    ( PORT I3 (865) (638) )
                    ( PORT I4 (969) (724) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_65\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (817) (647) )
                    ( PORT I1 (857) (673) )
                    ( PORT I2 (882) (673) )
                    ( PORT I3 (1054) (767) )
                    ( PORT I4 (969) (724) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_65\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (801) (658) )
                    ( PORT I1 (804) (657) )
                    ( PORT I2 (1054) (767) )
                    ( PORT I3 (715) (587) )
                    ( PORT I4 (880) (661) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_46_65\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (936) (791) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_46_65\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (923) (782) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_46_65\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (765) (651) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_73\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (565) (449) )
                    ( PORT I1 (1003) (743) )
                    ( PORT I2 (724) (526) )
                    ( PORT I3 (695) (516) )
                    ( PORT I4 (826) (590) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_73\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (698) (537) )
                    ( PORT I1 (826) (590) )
                    ( PORT I2 (834) (589) )
                    ( PORT I3 (695) (516) )
                    ( PORT I4 (1004) (726) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_73\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (694) (513) )
                    ( PORT I1 (698) (537) )
                    ( PORT I2 (718) (523) )
                    ( PORT I3 (695) (516) )
                    ( PORT I4 (823) (611) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_73\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (834) (589) )
                    ( PORT I1 (698) (537) )
                    ( PORT I2 (720) (525) )
                    ( PORT I3 (695) (516) )
                    ( PORT I4 (1004) (726) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_46_73\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (717) (592) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_46_73\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (717) (592) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_46_73\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (605) (519) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_46_81\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (725) (621) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_46_81\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1803) (1779) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_46_81\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1803) (1779) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_46_81\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1803) (1779) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_46_81\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1803) (1779) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_81\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (447) (340) )
                    ( PORT I1 (929) (716) )
                    ( PORT I3 (882) (685) )
                    ( PORT I4 (968) (763) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_81\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (751) (582) )
                    ( PORT I1 (929) (716) )
                    ( PORT I3 (945) (779) )
                    ( PORT I4 (573) (416) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_81\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (437) (340) )
                    ( PORT I1 (929) (716) )
                    ( PORT I3 (1074) (874) )
                    ( PORT I4 (895) (743) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_81\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (800) (649) )
                    ( PORT I2 (966) (768) )
                    ( PORT I3 (910) (735) )
                    ( PORT I4 (454) (346) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_46_81\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2197) (1966) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_46_81\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_101\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1062) (865) )
                    ( PORT I1 (1038) (833) )
                    ( PORT I2 (899) (745) )
                    ( PORT I3 (1260) (990) )
                    ( PORT I4 (901) (743) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_101\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1318) (1016) )
                    ( PORT I1 (1222) (938) )
                    ( PORT I2 (892) (734) )
                    ( PORT I3 (1056) (864) )
                    ( PORT I4 (1518) (1264) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_101\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (892) (742) )
                    ( PORT I1 (1033) (820) )
                    ( PORT I2 (1056) (864) )
                    ( PORT I3 (1127) (902) )
                    ( PORT I4 (1300) (1015) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_101\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1033) (820) )
                    ( PORT I1 (1231) (1038) )
                    ( PORT I2 (1268) (983) )
                    ( PORT I3 (1056) (864) )
                    ( PORT I4 (1205) (1002) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_46_101\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (951) (803) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_46_101\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (951) (803) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_46_101\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (943) (799) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_46_105\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (400) (361) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_46_105\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_46_105\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_46_105\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_46_105\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_105\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (600) (425) )
                    ( PORT I1 (635) (477) )
                    ( PORT I4 (563) (422) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_105\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (600) (425) )
                    ( PORT I1 (742) (582) )
                    ( PORT I4 (566) (422) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_105\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (742) (582) )
                    ( PORT I1 (468) (348) )
                    ( PORT I4 (579) (421) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_105\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (609) (494) )
                    ( PORT I2 (605) (465) )
                    ( PORT I3 (472) (342) )
                    ( PORT I4 (590) (435) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_46_105\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1750) (1565) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_46_105\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_46_109\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_46_109\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1838) (1814) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_109\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (442) (305) )
                    ( PORT I1 (477) (347) )
                    ( PORT I3 (578) (417) )
                    ( PORT I4 (566) (441) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_46_109\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_46_113\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (372) (297) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_46_113\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_46_113\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (345) (288) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_113\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (164) )
                    ( PORT I4 (1130) (941) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_46_113\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_121\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1373) (1102) )
                    ( PORT I1 (1425) (1163) )
                    ( PORT I2 (1274) (1031) )
                    ( PORT I3 (1511) (1213) )
                    ( PORT I4 (1721) (1347) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_121\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1082) (903) )
                    ( PORT I1 (1375) (1096) )
                    ( PORT I2 (1596) (1280) )
                    ( PORT I3 (1373) (1102) )
                    ( PORT I4 (1484) (1194) )
                    ( IOPATH I0 Y (362) (382) )
                    ( IOPATH I1 Y (430) (424) )
                    ( IOPATH I2 Y (535) (513) )
                    ( IOPATH I3 Y (531) (494) )
                    ( IOPATH I4 Y (312) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_121\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1274) (1031) )
                    ( PORT I1 (1373) (1079) )
                    ( PORT I2 (1378) (1158) )
                    ( PORT I3 (1588) (1259) )
                    ( PORT I4 (1484) (1194) )
                    ( IOPATH I0 Y (367) (386) )
                    ( IOPATH I1 Y (435) (428) )
                    ( IOPATH I2 Y (540) (514) )
                    ( IOPATH I3 Y (535) (493) )
                    ( IOPATH I4 Y (317) (321) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_121\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1235) (1001) )
                    ( PORT I1 (1421) (1088) )
                    ( PORT I2 (1351) (1106) )
                    ( PORT I3 (1511) (1246) )
                    ( PORT I4 (1274) (1031) )
                    ( IOPATH I0 Y (358) (375) )
                    ( IOPATH I1 Y (424) (416) )
                    ( IOPATH I2 Y (529) (502) )
                    ( IOPATH I3 Y (525) (481) )
                    ( IOPATH I4 Y (317) (324) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_46_121\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1292) (1071) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_46_121\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1471) (1219) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_46_121\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (1125) (977) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_46_137\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (579) (417) )
                    ( PORT I1 (574) (443) )
                    ( PORT I4 (458) (346) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_46_141\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (579) (431) )
                    ( PORT I1 (442) (339) )
                    ( PORT I2 (460) (378) )
                    ( PORT I3 (574) (428) )
                    ( IOPATH I0 COUT (93) (92) )
                    ( IOPATH I1 COUT (152) (153) )
                    ( IOPATH I3 COUT (256) (257) )
                    ( IOPATH I2 COUT (260) (261) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_46_141\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (582) (433) )
                    ( PORT I1 (585) (464) )
                    ( PORT I2 (447) (334) )
                    ( PORT I3 (595) (465) )
                    ( IOPATH CIN COUT (93) (92) )
                    ( IOPATH I0 COUT (149) (149) )
                    ( IOPATH I1 COUT (192) (192) )
                    ( IOPATH I3 COUT (293) (293) )
                    ( IOPATH I2 COUT (298) (298) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_46_141\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (579) (432) )
                    ( PORT I1 (423) (285) )
                    ( PORT I2 (609) (461) )
                    ( PORT I3 (426) (305) )
                    ( IOPATH CIN COUT (93) (92) )
                    ( IOPATH I0 COUT (167) (173) )
                    ( IOPATH I1 COUT (233) (214) )
                    ( IOPATH I3 COUT (336) (281) )
                    ( IOPATH I2 COUT (341) (302) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_46_141\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (583) (421) )
                    ( PORT I1 (582) (410) )
                    ( PORT I2 (578) (417) )
                    ( PORT I3 (715) (535) )
                    ( IOPATH I0 COUT (258) (228) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH CIN COUT (93) (92) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_46_145\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (439) (354) )
                    ( PORT I1 (446) (339) )
                    ( PORT I2 (571) (427) )
                    ( PORT I3 (285) (215) )
                    ( IOPATH I0 COUT (235) (257) )
                    ( IOPATH I1 COUT (304) (299) )
                    ( IOPATH I2 COUT (409) (389) )
                    ( IOPATH I3 COUT (405) (369) )
                    ( IOPATH CIN COUT (130) (122) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_54_81\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (429) (298) )
                    ( PORT I1 (850) (723) )
                    ( PORT I2 (420) (285) )
                    ( PORT I3 (419) (285) )
                    ( PORT I4 (461) (335) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_54_85\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (218) (176) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_85\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1814) (1790) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_85\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1814) (1790) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_85\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1814) (1790) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_54_85\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (602) (477) )
                    ( PORT I4 (265) (164) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_54_85\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (265) (164) )
                    ( PORT I4 (1006) (860) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_54_85\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I3 (422) (303) )
                    ( PORT I4 (1003) (859) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_54_85\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (545) (431) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_54_85\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_93\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (359) (323) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_93\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (553) (455) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_93\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (487) (397) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_54_93\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2188) (1935) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_54_93\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_97\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (447) (335) )
                    ( PORT I4 (593) (435) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_97\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (579) (412) )
                    ( PORT I1 (421) (285) )
                    ( PORT I4 (609) (437) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_97\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (420) (303) )
                    ( PORT I4 (478) (349) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH CIN S (235) (253) )
                    ( IOPATH I1 COUT (260) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_97\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (420) (286) )
                    ( PORT I4 (609) (437) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (351) (363) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_101\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (574) (443) )
                    ( PORT I4 (756) (570) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_101\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (591) (423) )
                    ( PORT I4 (756) (570) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH CIN S (138) (156) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_101\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (729) (553) )
                    ( PORT I4 (756) (570) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH CIN S (180) (200) )
                    ( IOPATH I1 COUT (287) (268) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_101\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (441) (340) )
                    ( PORT I4 (634) (478) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (323) (338) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_105\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (419) (304) )
                    ( PORT I4 (447) (301) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_105\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (421) (304) )
                    ( PORT I4 (447) (301) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH CIN S (138) (156) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_105\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (423) (304) )
                    ( PORT I4 (447) (301) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH CIN S (180) (200) )
                    ( IOPATH I1 COUT (287) (268) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_105\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (590) (465) )
                    ( PORT I4 (316) (213) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (323) (338) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_109\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (419) (286) )
                    ( PORT I4 (448) (308) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_109\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (423) (285) )
                    ( PORT I4 (448) (308) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH CIN S (138) (156) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_109\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (450) (352) )
                    ( PORT I4 (448) (308) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH CIN S (180) (200) )
                    ( IOPATH I1 COUT (287) (268) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_109\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (417) (294) )
                    ( PORT I4 (448) (308) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (323) (338) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_113\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (598) (478) )
                    ( PORT I4 (273) (165) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                    ( IOPATH I4 COUT (143) (153) )
                    ( IOPATH CIN COUT (238) (244) )
                    ( IOPATH I1 COUT (316) (309) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_54_113\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (610) (465) )
                    ( PORT I4 (273) (165) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH CIN S (143) (153) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_137\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (336) (272) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_137\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (361) (320) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_137\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (177) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_54_137\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (799) (623) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_54_141\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (424) (303) )
                    ( PORT I2 (469) (341) )
                    ( PORT I4 (425) (285) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_145\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1810) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (818) (818) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_145\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1810) )
                    ( PORT D (485) (409) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (816) (816) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_145\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1810) )
                    ( PORT D (608) (493) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (816) (816) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (159) (-105) )
                ( RECREM (negedge SR) (posedge CK) (132) (-83) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_145\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1810) )
                    ( PORT D (338) (288) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (813) (813) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_54_145\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (289) (215) )
                    ( PORT I1 (424) (303) )
                    ( PORT I2 (611) (487) )
                    ( PORT I3 (599) (442) )
                    ( PORT I4 (426) (286) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_54_145\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (423) (303) )
                    ( PORT I3 (599) (442) )
                    ( PORT I4 (416) (285) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_54_145\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (819) (656) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_149\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1829) (1805) )
                    ( PORT D (572) (475) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_54_149\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (427) (305) )
                    ( PORT I2 (590) (417) )
                    ( PORT I4 (421) (285) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_54_149\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_157\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1819) (1795) )
                    ( PORT D (660) (558) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_157\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1819) (1795) )
                    ( PORT D (342) (289) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_157\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1819) (1795) )
                    ( PORT D (177) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_54_157\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1819) (1795) )
                    ( PORT D (341) (273) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_54_157\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (427) (305) )
                    ( PORT I1 (576) (423) )
                    ( PORT I2 (263) (164) )
                    ( PORT I4 (298) (209) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_54_157\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I3 (427) (305) )
                    ( PORT I4 (430) (286) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_54_157\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (576) (423) )
                    ( PORT I2 (286) (208) )
                    ( PORT I3 (426) (305) )
                    ( PORT I4 (602) (475) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_54_157\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (430) (286) )
                    ( PORT I2 (743) (602) )
                    ( PORT I3 (427) (305) )
                    ( PORT I4 (572) (411) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_54_157\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (915) (790) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_53\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (904) (705) )
                    ( PORT I1 (594) (413) )
                    ( PORT I2 (426) (305) )
                    ( PORT I3 (448) (340) )
                    ( PORT I4 (426) (304) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_69\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1803) (1779) )
                    ( PORT D (627) (504) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (818) (818) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_69\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1803) (1779) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (816) (816) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_69\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1803) (1779) )
                    ( PORT D (340) (273) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (816) (816) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (159) (-105) )
                ( RECREM (negedge SR) (posedge CK) (132) (-83) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_69\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (658) (470) )
                    ( PORT I1 (479) (332) )
                    ( PORT I2 (723) (529) )
                    ( PORT I3 (264) (164) )
                    ( PORT I4 (448) (312) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_66_69\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (965) (789) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_73\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1808) (1784) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_73\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1808) (1784) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_73\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1808) (1784) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_73\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1808) (1784) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_73\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (426) (304) )
                    ( PORT I1 (422) (285) )
                    ( PORT I2 (602) (418) )
                    ( PORT I3 (530) (399) )
                    ( PORT I4 (422) (285) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_73\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (426) (304) )
                    ( PORT I1 (422) (285) )
                    ( PORT I2 (502) (383) )
                    ( PORT I3 (729) (564) )
                    ( PORT I4 (424) (285) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_73\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (425) (285) )
                    ( PORT I1 (634) (460) )
                    ( PORT I2 (602) (418) )
                    ( PORT I3 (750) (539) )
                    ( PORT I4 (422) (285) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_73\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (267) (164) )
                    ( PORT I2 (629) (478) )
                    ( PORT I3 (267) (164) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_66_73\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_77\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1813) (1789) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_77\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1813) (1789) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-35) (95) )
                ( SETUPHOLD (negedge D) (posedge CK) (-46) (103) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_77\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1813) (1789) )
                    ( PORT D (541) (445) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_77\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1813) (1789) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_77\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1813) (1789) )
                    ( PORT D (667) (481) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_77\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (429) (287) )
                    ( PORT I1 (426) (304) )
                    ( PORT I2 (494) (333) )
                    ( PORT I3 (426) (304) )
                    ( PORT I4 (426) (286) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_77\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (696) (558) )
                    ( PORT I1 (363) (245) )
                    ( PORT I4 (429) (287) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_77\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (266) (164) )
                    ( PORT I2 (494) (333) )
                    ( PORT I3 (425) (303) )
                    ( PORT I4 (428) (286) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_66_77\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_81\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1794) )
                    ( PORT D (340) (273) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_66_81\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_93\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (459) (341) )
                    ( PORT I3 (711) (515) )
                    ( PORT I4 (616) (461) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_93\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (639) (451) )
                    ( PORT I1 (627) (475) )
                    ( PORT I3 (586) (422) )
                    ( PORT I4 (583) (441) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_66_97\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (443) (346) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_97\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1838) (1814) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_97\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1838) (1814) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_97\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1838) (1814) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_97\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I3 (301) (211) )
                    ( PORT I4 (449) (341) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_97\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (264) (164) )
                    ( PORT I4 (744) (538) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_97\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I3 (264) (165) )
                    ( PORT I4 (302) (212) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_97\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (757) (544) )
                    ( PORT I1 (267) (164) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_66_97\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1660) (1511) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_66_97\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_66_105\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (383) (311) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_105\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_105\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_105\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_105\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_105\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (433) (300) )
                    ( PORT I4 (414) (285) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_105\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (433) (300) )
                    ( PORT I4 (414) (285) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_105\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (302) (212) )
                    ( PORT I4 (419) (285) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_105\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (433) (300) )
                    ( PORT I4 (419) (285) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_66_105\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1541) (1365) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_66_105\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_66_109\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_109\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_109\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_109\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_109\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_109\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (594) (424) )
                    ( PORT I4 (414) (285) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_109\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (594) (424) )
                    ( PORT I4 (414) (285) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_109\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (463) (336) )
                    ( PORT I4 (414) (285) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_109\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (459) (335) )
                    ( PORT I4 (419) (285) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_66_109\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_117\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1863) (1839) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_117\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (684) (539) )
                    ( PORT I1 (267) (164) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_66_117\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1634) (1469) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_66_117\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_129\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (438) (305) )
                    ( PORT I1 (414) (285) )
                    ( PORT I2 (291) (208) )
                    ( PORT I3 (530) (398) )
                    ( PORT I4 (414) (285) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_129\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (421) (303) )
                    ( PORT I1 (478) (332) )
                    ( PORT I3 (260) (164) )
                    ( PORT I4 (637) (467) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_66_141\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (216) (176) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_66_141\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (-34) (103) )
                ( SETUPHOLD (negedge D) (posedge CK) (-44) (114) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_141\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (285) (215) )
                    ( PORT I1 (591) (466) )
                    ( PORT I4 (448) (344) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_141\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1729) (1508) )
                    ( PORT I4 (1105) (885) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_149\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1838) (1814) )
                    ( PORT D (497) (398) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (818) (818) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_149\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1838) (1814) )
                    ( PORT D (493) (411) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (816) (816) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (159) (-105) )
                ( RECREM (negedge SR) (posedge CK) (132) (-83) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_149\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (267) (164) )
                    ( PORT I1 (941) (762) )
                    ( PORT I4 (664) (503) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_149\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (266) (164) )
                    ( PORT I1 (263) (164) )
                    ( PORT I4 (693) (501) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_149\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (774) (580) )
                    ( PORT I1 (265) (164) )
                    ( PORT I4 (264) (165) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_149\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (774) (580) )
                    ( PORT I2 (475) (339) )
                    ( PORT I4 (430) (286) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_66_149\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (733) (567) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_153\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (338) (272) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_66_153\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (331) (272) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_66_153\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_66_157\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (500) (374) )
                    ( PORT I1 (631) (462) )
                    ( PORT I2 (571) (441) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_78_57\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (619) (462) )
                    ( PORT I2 (609) (435) )
                    ( PORT I3 (264) (164) )
                    ( PORT I4 (661) (482) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_78_57\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (261) (164) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_65\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (544) (410) )
                    ( PORT I2 (469) (338) )
                    ( PORT I3 (450) (302) )
                    ( PORT I4 (478) (332) )
                    ( IOPATH I4 COUT (90) (90) )
                    ( IOPATH I1 COUT (208) (209) )
                    ( IOPATH I3 COUT (309) (310) )
                    ( IOPATH I2 COUT (314) (315) )
                    ( IOPATH CIN COUT (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_65\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (481) (332) )
                    ( PORT I2 (467) (338) )
                    ( PORT I3 (447) (302) )
                    ( PORT I4 (866) (632) )
                    ( IOPATH I4 COUT (80) (77) )
                    ( IOPATH CIN COUT (90) (90) )
                    ( IOPATH I1 COUT (246) (229) )
                    ( IOPATH I3 COUT (349) (296) )
                    ( IOPATH I2 COUT (354) (317) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_65\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (481) (332) )
                    ( PORT I2 (675) (528) )
                    ( PORT I3 (446) (302) )
                    ( PORT I4 (828) (623) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (80) (77) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_69\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (534) (399) )
                    ( PORT I2 (642) (513) )
                    ( PORT I3 (502) (344) )
                    ( PORT I4 (498) (373) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                    ( IOPATH I2 COUT (422) (423) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_69\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (495) (390) )
                    ( PORT I2 (683) (528) )
                    ( PORT I3 (447) (311) )
                    ( PORT I4 (692) (518) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH I2 COUT (406) (406) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_69\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (480) (340) )
                    ( PORT I2 (471) (339) )
                    ( PORT I3 (500) (387) )
                    ( PORT I4 (628) (478) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH I2 COUT (395) (356) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_69\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (666) (486) )
                    ( PORT I2 (477) (331) )
                    ( PORT I3 (863) (673) )
                    ( PORT I4 (770) (599) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (39) (38) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_73\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1820) (1796) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_73\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1820) (1796) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_73\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1820) (1796) )
                    ( PORT D (569) (455) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_73\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (758) (590) )
                    ( PORT I2 (495) (374) )
                    ( PORT I3 (894) (685) )
                    ( PORT I4 (515) (344) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I2 S (305) (281) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (147) )
                    ( IOPATH I4 COUT (46) (49) )
                    ( IOPATH CIN COUT (81) (89) )
                    ( IOPATH I1 COUT (165) (155) )
                    ( IOPATH I3 COUT (266) (225) )
                    ( IOPATH I2 COUT (270) (244) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_73\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (1043) (825) )
                    ( PORT I2 (623) (443) )
                    ( PORT I3 (882) (642) )
                    ( PORT I4 (784) (587) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN S (46) (49) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_78_73\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (717) (611) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_81\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1830) (1806) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_78_81\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (661) (486) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (515) (383) )
                    ( PORT I3 (676) (496) )
                    ( PORT I4 (1786) (1582) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_78_81\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1666) (1492) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_78_81\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_78_89\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (624) (529) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_89\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1840) (1816) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_89\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1840) (1816) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_89\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1840) (1816) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_89\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1840) (1816) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_78_89\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (665) (496) )
                    ( PORT I1 (710) (531) )
                    ( PORT I2 (282) (208) )
                    ( PORT I3 (622) (476) )
                    ( PORT I4 (561) (441) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_78_89\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (657) (495) )
                    ( PORT I1 (718) (564) )
                    ( PORT I2 (692) (529) )
                    ( PORT I3 (653) (470) )
                    ( PORT I4 (420) (285) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_78_89\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (692) (529) )
                    ( PORT I1 (669) (504) )
                    ( PORT I2 (653) (470) )
                    ( PORT I3 (579) (443) )
                    ( PORT I4 (423) (304) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_78_89\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (710) (531) )
                    ( PORT I1 (667) (503) )
                    ( PORT I2 (692) (529) )
                    ( PORT I3 (622) (476) )
                    ( PORT I4 (287) (208) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_78_89\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1831) (1626) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_78_89\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_78_93\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_93\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_78_93\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (290) (216) )
                    ( PORT I1 (793) (576) )
                    ( PORT I2 (645) (452) )
                    ( PORT I3 (696) (516) )
                    ( PORT I4 (800) (583) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_78_93\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_78_101\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (439) (345) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_101\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1855) (1831) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_101\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1855) (1831) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_78_101\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (419) (303) )
                    ( PORT I1 (741) (570) )
                    ( PORT I2 (641) (468) )
                    ( PORT I3 (622) (458) )
                    ( PORT I4 (689) (529) )
                    ( PORT ID (635) (451) )
                    ( IOPATH I0 Z (136) (150) )
                    ( IOPATH I1 Z (201) (191) )
                    ( IOPATH I2 Z (305) (281) )
                    ( IOPATH I3 Z (301) (261) )
                    ( IOPATH I4 Z (100) (106) )
                    ( IOPATH ID Z (148) (166) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_78_101\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (676) (508) )
                    ( PORT I1 (741) (570) )
                    ( PORT I2 (641) (468) )
                    ( PORT I3 (622) (458) )
                    ( PORT I4 (686) (529) )
                    ( PORT ID (635) (451) )
                    ( IOPATH I0 Z (139) (152) )
                    ( IOPATH I1 Z (203) (192) )
                    ( IOPATH I2 Z (309) (281) )
                    ( IOPATH I3 Z (304) (260) )
                    ( IOPATH I4 Z (104) (109) )
                    ( IOPATH ID Z (142) (155) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_78_101\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1480) (1333) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_78_101\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_121\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (580) (438) )
                    ( PORT I4 (441) (354) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_121\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (476) (339) )
                    ( PORT I4 (448) (354) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_121\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (581) (442) )
                    ( PORT I1 (436) (339) )
                    ( PORT I2 (426) (285) )
                    ( PORT I3 (262) (164) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I0 COUT (194) (199) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH I3 COUT (363) (307) )
                    ( IOPATH I2 COUT (368) (328) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_121\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (581) (442) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (426) (285) )
                    ( PORT I3 (262) (164) )
                    ( IOPATH I0 COUT (258) (228) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH CIN COUT (66) (66) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_125\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (729) (561) )
                    ( PORT I1 (522) (398) )
                    ( PORT I3 (424) (285) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I0 COUT (256) (257) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_125\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (433) (299) )
                    ( PORT I1 (638) (468) )
                    ( PORT I2 (433) (299) )
                    ( PORT I3 (440) (340) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I0 COUT (257) (257) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH I2 COUT (406) (406) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_125\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (433) (299) )
                    ( PORT I1 (503) (379) )
                    ( PORT I3 (440) (339) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I0 COUT (221) (227) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_125\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (729) (561) )
                    ( PORT I1 (427) (298) )
                    ( PORT I3 (444) (340) )
                    ( IOPATH I0 COUT (258) (228) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH CIN COUT (39) (38) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_129\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (596) (446) )
                    ( PORT I1 (573) (410) )
                    ( PORT I3 (288) (215) )
                    ( IOPATH CIN COUT (190) (198) )
                    ( IOPATH I0 COUT (203) (224) )
                    ( IOPATH I1 COUT (269) (264) )
                    ( IOPATH I3 COUT (373) (337) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_78_129\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I3 (418) (303) )
                    ( IOPATH I3 S (377) (339) )
                    ( IOPATH CIN S (190) (198) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_78_133\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (547) (446) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_133\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1870) (1846) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_133\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1870) (1846) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_78_133\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (747) (565) )
                    ( PORT I1 (936) (748) )
                    ( PORT I4 (478) (332) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_78_133\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (976) (797) )
                    ( PORT I2 (718) (537) )
                    ( PORT I4 (502) (373) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_78_133\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1962) (1713) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_78_133\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_157\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1840) (1816) )
                    ( PORT D (640) (533) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_78_157\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1773) (1599) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_78_157\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_177\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1815) (1791) )
                    ( PORT D (362) (298) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_78_177\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1953) (1792) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_78_177\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_189\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1810) (1786) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_78_189\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (785) (638) )
                    ( PORT I1 (262) (164) )
                    ( PORT I2 (998) (868) )
                    ( PORT I4 (1023) (850) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_78_189\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2176) (2012) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_78_189\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_78_277\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (432) (339) )
                    ( PORT I1 (432) (305) )
                    ( PORT I2 (825) (667) )
                    ( PORT I3 (847) (650) )
                    ( PORT I4 (832) (645) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_281\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1826) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_281\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1826) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_281\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1826) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_281\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1826) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_78_281\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (640) (457) )
                    ( PORT I1 (415) (303) )
                    ( PORT I4 (519) (391) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_78_281\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (640) (457) )
                    ( PORT I1 (416) (303) )
                    ( PORT I4 (524) (397) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_78_281\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (282) (215) )
                    ( PORT I1 (509) (369) )
                    ( PORT I4 (518) (397) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_78_281\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (563) (422) )
                    ( PORT I1 (505) (368) )
                    ( PORT I4 (621) (457) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_78_281\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3191) (2877) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_78_281\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_86_77\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (374) (297) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_77\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1819) (1795) )
                    ( PORT D (346) (273) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_77\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1819) (1795) )
                    ( PORT D (339) (272) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_77\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1819) (1795) )
                    ( PORT D (662) (584) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_86_77\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (2229) (2256) )
                    ( PORT I4 (417) (285) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_86_77\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1702) (1487) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_86_77\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_86_81\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_81\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-34) (103) )
                ( SETUPHOLD (negedge D) (posedge CK) (-44) (114) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_81\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_81\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-33) (103) )
                ( SETUPHOLD (negedge D) (posedge CK) (-46) (115) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_81\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( SETUPHOLD (posedge D) (posedge CK) (38) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (34) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_86_81\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (759) (630) )
                    ( PORT I1 (439) (339) )
                    ( PORT I2 (359) (253) )
                    ( PORT I3 (262) (165) )
                    ( PORT I4 (2101) (1836) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_86_81\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (608) (471) )
                    ( PORT I3 (262) (165) )
                    ( PORT I4 (2101) (1836) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_86_81\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (866) (681) )
                    ( PORT I1 (472) (339) )
                    ( PORT I2 (262) (164) )
                    ( PORT I4 (2207) (2223) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_86_81\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I3 (2063) (2096) )
                    ( PORT I4 (427) (286) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_86_81\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_86_85\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (556) (447) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_85\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1829) (1805) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_85\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1829) (1805) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_85\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1829) (1805) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_86_85\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (438) (287) )
                    ( PORT I1 (598) (434) )
                    ( PORT I2 (760) (555) )
                    ( PORT I3 (497) (343) )
                    ( PORT I4 (786) (597) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_86_85\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (630) (502) )
                    ( PORT I1 (598) (434) )
                    ( PORT I2 (343) (251) )
                    ( PORT I3 (599) (492) )
                    ( PORT I4 (498) (343) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_86_85\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (760) (555) )
                    ( PORT I1 (438) (287) )
                    ( PORT I2 (618) (464) )
                    ( PORT I3 (777) (604) )
                    ( PORT I4 (468) (338) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_86_85\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_86_97\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (374) (297) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_97\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_97\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (29) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (24) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_97\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (181) (152) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_97\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (816) (708) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_86_97\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (265) (164) )
                    ( PORT I4 (264) (165) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_86_97\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (265) (164) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_86_97\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1392) (1228) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_86_97\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_86_101\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (797) (589) )
                    ( PORT I1 (429) (305) )
                    ( PORT I3 (440) (300) )
                    ( PORT I4 (620) (477) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_86_121\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (615) (492) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_121\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1874) (1850) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_86_121\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (964) (793) )
                    ( PORT I1 (260) (164) )
                    ( PORT I4 (1040) (865) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_86_121\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1360) (1226) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_86_121\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_86_125\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (455) (392) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_125\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1874) (1850) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_125\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1874) (1850) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_125\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1874) (1850) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_125\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1874) (1850) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_86_125\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (260) (164) )
                    ( PORT I1 (683) (501) )
                    ( PORT I4 (646) (484) )
                    ( IOPATH I0 S (136) (150) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                    ( IOPATH I1 COUT (233) (231) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_86_125\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (260) (164) )
                    ( PORT I1 (683) (501) )
                    ( PORT I2 (490) (373) )
                    ( PORT I4 (679) (510) )
                    ( IOPATH I0 S (139) (152) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I2 COUT (352) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_86_125\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (584) (464) )
                    ( PORT I3 (683) (501) )
                    ( PORT I4 (811) (587) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH I3 COUT (363) (307) )
                    ( IOPATH CIN S (138) (164) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_86_125\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (569) (431) )
                    ( PORT I3 (683) (501) )
                    ( PORT I4 (811) (587) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_86_125\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_86_129\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (159) (145) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_129\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1869) (1845) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_129\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1869) (1845) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_129\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1869) (1845) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (132) (-77) )
                ( SETUPHOLD (negedge CE) (posedge CK) (134) (-85) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_129\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1869) (1845) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_86_129\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (262) (164) )
                    ( PORT I3 (716) (507) )
                    ( PORT I4 (805) (616) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (147) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_86_129\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (565) (439) )
                    ( PORT I3 (716) (507) )
                    ( PORT I4 (805) (616) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_86_129\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (262) (164) )
                    ( PORT I3 (716) (507) )
                    ( PORT I4 (805) (616) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH CIN S (84) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_86_129\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (570) (432) )
                    ( PORT I3 (716) (507) )
                    ( PORT I4 (805) (616) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_86_129\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_86_133\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (159) (145) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_133\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1864) (1840) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_133\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1864) (1840) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_133\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1864) (1840) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (132) (-77) )
                ( SETUPHOLD (negedge CE) (posedge CK) (134) (-85) )
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_133\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1864) (1840) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_86_133\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I3 (687) (503) )
                    ( PORT I4 (659) (483) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (147) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_86_133\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (575) (440) )
                    ( PORT I3 (687) (503) )
                    ( PORT I4 (657) (484) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_86_133\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (595) (484) )
                    ( PORT I3 (687) (503) )
                    ( PORT I4 (790) (571) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH CIN S (84) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_86_133\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (568) (431) )
                    ( PORT I3 (687) (503) )
                    ( PORT I4 (790) (571) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_86_133\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_86_137\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_137\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_137\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_137\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_137\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_86_137\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (262) (164) )
                    ( PORT I3 (856) (643) )
                    ( PORT I4 (654) (503) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (147) )
                    ( IOPATH CIN COUT (46) (49) )
                    ( IOPATH I4 COUT (50) (53) )
                    ( IOPATH I1 COUT (323) (308) )
                    ( IOPATH I3 COUT (427) (380) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_86_137\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (564) (439) )
                    ( PORT I3 (856) (643) )
                    ( PORT I4 (785) (591) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (46) (49) )
                    ( IOPATH CIN S (50) (53) )
                    ( IOPATH I4 COUT (190) (203) )
                    ( IOPATH I1 COUT (316) (320) )
                    ( IOPATH I3 COUT (417) (389) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_86_137\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (262) (164) )
                    ( PORT I3 (856) (643) )
                    ( PORT I4 (785) (591) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (46) (49) )
                    ( IOPATH I4 COUT (50) (49) )
                    ( IOPATH I1 COUT (168) (155) )
                    ( IOPATH CIN S (76) (87) )
                    ( IOPATH I3 COUT (268) (220) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_86_137\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (566) (431) )
                    ( PORT I3 (753) (591) )
                    ( PORT I4 (785) (591) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN S (46) (49) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_86_137\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_233\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_233\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (180) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_86_233\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (261) (164) )
                    ( PORT I1 (285) (215) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (448) (340) )
                    ( PORT I4 (422) (286) )
                    ( PORT ID (262) (164) )
                    ( IOPATH I0 Z (136) (150) )
                    ( IOPATH I1 Z (201) (191) )
                    ( IOPATH I2 Z (305) (281) )
                    ( IOPATH I3 Z (301) (261) )
                    ( IOPATH I4 Z (100) (106) )
                    ( IOPATH ID Z (148) (166) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_86_233\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (565) (410) )
                    ( PORT I1 (422) (286) )
                    ( PORT I2 (422) (286) )
                    ( PORT I3 (419) (303) )
                    ( PORT I4 (422) (286) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_86_233\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (576) (442) )
                    ( PORT I1 (414) (285) )
                    ( PORT I4 (301) (212) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_86_233\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (422) (286) )
                    ( PORT I1 (414) (285) )
                    ( PORT I2 (290) (209) )
                    ( PORT I3 (432) (300) )
                    ( PORT I4 (594) (436) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_86_233\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2445) (2222) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_86_233\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_86_237\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (416) (285) )
                    ( PORT I1 (416) (285) )
                    ( PORT I3 (422) (304) )
                    ( PORT I4 (421) (286) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_86_237\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (416) (285) )
                    ( PORT I1 (416) (285) )
                    ( PORT I2 (289) (209) )
                    ( PORT I3 (289) (216) )
                    ( PORT I4 (290) (208) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_241\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1869) (1845) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_241\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1869) (1845) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_86_241\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (434) (300) )
                    ( PORT I1 (262) (164) )
                    ( PORT I3 (470) (338) )
                    ( PORT I4 (588) (464) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_86_241\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (570) (410) )
                    ( PORT I4 (262) (164) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_86_241\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (422) (285) )
                    ( PORT I1 (416) (285) )
                    ( PORT I2 (284) (208) )
                    ( PORT I4 (576) (422) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_86_241\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2625) (2385) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_86_241\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_86_277\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (585) (433) )
                    ( PORT I1 (424) (286) )
                    ( PORT I4 (624) (442) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                    ( IOPATH I1 COUT (233) (231) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_86_277\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (585) (433) )
                    ( PORT I1 (424) (286) )
                    ( PORT I2 (427) (299) )
                    ( PORT I3 (419) (285) )
                    ( PORT I4 (629) (443) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH I3 S (377) (339) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I3 COUT (347) (345) )
                    ( IOPATH I2 COUT (352) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_86_277\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (576) (440) )
                    ( PORT I2 (295) (209) )
                    ( PORT I4 (295) (209) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH CIN S (235) (253) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH I2 COUT (368) (328) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_86_277\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (426) (299) )
                    ( PORT I2 (294) (209) )
                    ( PORT I4 (294) (209) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I2 S (381) (357) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (351) (363) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_86_281\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (426) (286) )
                    ( PORT I4 (294) (209) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_86_281\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (478) (331) )
                    ( PORT I1 (484) (333) )
                    ( PORT I4 (478) (331) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_86_281\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (590) (433) )
                    ( PORT I1 (502) (343) )
                    ( PORT I2 (420) (285) )
                    ( PORT I3 (788) (609) )
                    ( PORT I4 (430) (286) )
                    ( PORT ID (596) (466) )
                    ( IOPATH I0 Z (216) (241) )
                    ( IOPATH I1 Z (284) (283) )
                    ( IOPATH I2 Z (389) (368) )
                    ( IOPATH I3 Z (384) (348) )
                    ( IOPATH I4 Z (165) (176) )
                    ( IOPATH ID Z (213) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_86_297\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (744) (558) )
                    ( PORT I1 (417) (285) )
                    ( PORT I4 (509) (380) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                    ( IOPATH I1 COUT (233) (231) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_86_297\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (744) (558) )
                    ( PORT I1 (417) (285) )
                    ( PORT I2 (426) (299) )
                    ( PORT I3 (423) (303) )
                    ( PORT I4 (510) (380) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH I3 S (377) (339) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I3 COUT (347) (345) )
                    ( IOPATH I2 COUT (352) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_86_297\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (725) (565) )
                    ( PORT I2 (418) (285) )
                    ( PORT I4 (421) (303) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH CIN S (235) (253) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH I2 COUT (368) (328) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_86_297\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (624) (474) )
                    ( PORT I2 (291) (209) )
                    ( PORT I4 (291) (209) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 COUT (431) (356) )
                    ( IOPATH I2 S (381) (357) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (351) (363) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_86_301\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I3 (506) (365) )
                    ( PORT I4 (506) (365) )
                    ( IOPATH I3 S (383) (351) )
                    ( IOPATH CIN S (198) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_77\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1813) (1789) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_77\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (441) (300) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (311) (213) )
                    ( PORT I4 (576) (416) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_94_77\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1543) (1404) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_94_77\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_94_81\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (218) (176) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_81\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1794) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_81\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1794) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_81\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1794) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_81\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1794) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_81\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (284) (215) )
                    ( PORT I1 (429) (299) )
                    ( PORT I2 (446) (341) )
                    ( PORT I3 (582) (443) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_81\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (283) (215) )
                    ( PORT I1 (429) (299) )
                    ( PORT I2 (475) (336) )
                    ( PORT I3 (582) (443) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_94_81\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (588) (433) )
                    ( PORT I1 (429) (299) )
                    ( PORT I2 (601) (420) )
                    ( PORT I3 (261) (164) )
                    ( PORT I4 (600) (426) )
                    ( PORT ID (419) (303) )
                    ( IOPATH I0 Z (138) (151) )
                    ( IOPATH I1 Z (203) (191) )
                    ( IOPATH I2 Z (307) (277) )
                    ( IOPATH I3 Z (303) (256) )
                    ( IOPATH I4 Z (103) (107) )
                    ( IOPATH ID Z (150) (167) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_81\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (568) (427) )
                    ( PORT I1 (429) (299) )
                    ( PORT I2 (601) (420) )
                    ( PORT I3 (600) (426) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_94_81\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_85\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (770) (541) )
                    ( PORT I1 (468) (358) )
                    ( PORT I4 (586) (417) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_237\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1858) (1834) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_237\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1858) (1834) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_237\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1858) (1834) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_237\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1858) (1834) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_237\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (578) (411) )
                    ( PORT I4 (550) (439) )
                    ( IOPATH I0 S (136) (150) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                    ( IOPATH I1 COUT (233) (231) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_237\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (446) (334) )
                    ( PORT I2 (436) (339) )
                    ( PORT I4 (558) (441) )
                    ( IOPATH I0 S (139) (152) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I2 COUT (352) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_237\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (263) (164) )
                    ( PORT I3 (302) (211) )
                    ( PORT I4 (791) (572) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH I3 COUT (363) (307) )
                    ( IOPATH CIN S (138) (164) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_237\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (441) (339) )
                    ( PORT I3 (433) (299) )
                    ( PORT I4 (791) (572) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_94_237\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2602) (2379) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_94_237\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_241\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1863) (1839) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_241\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1863) (1839) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_241\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1863) (1839) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-89) (89) )
                ( RECREM (negedge SR) (posedge CK) (-85) (85) )
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_241\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1863) (1839) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_241\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (594) (465) )
                    ( PORT I3 (427) (304) )
                    ( PORT I4 (682) (514) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (147) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (149) (150) )
                    ( IOPATH I1 COUT (314) (315) )
                    ( IOPATH I3 COUT (418) (419) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_241\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (438) (348) )
                    ( PORT I3 (427) (304) )
                    ( PORT I4 (682) (514) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH I3 COUT (401) (401) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_241\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (265) (164) )
                    ( PORT I3 (294) (216) )
                    ( PORT I4 (682) (514) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (122) (116) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH I3 COUT (390) (335) )
                    ( IOPATH CIN S (84) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_241\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (439) (339) )
                    ( PORT I3 (427) (304) )
                    ( PORT I4 (682) (514) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I3 COUT (427) (335) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_94_241\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (89) (85) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_245\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1868) (1844) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_245\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1868) (1844) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_245\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1868) (1844) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_245\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1868) (1844) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_245\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (600) (465) )
                    ( PORT I3 (265) (164) )
                    ( PORT I4 (814) (607) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I3 S (301) (261) )
                    ( IOPATH CIN S (134) (147) )
                    ( IOPATH CIN COUT (46) (49) )
                    ( IOPATH I4 COUT (50) (53) )
                    ( IOPATH I1 COUT (323) (308) )
                    ( IOPATH I3 COUT (427) (380) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_245\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (441) (350) )
                    ( PORT I3 (265) (164) )
                    ( PORT I4 (814) (607) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I3 S (304) (260) )
                    ( IOPATH CIN COUT (46) (49) )
                    ( IOPATH CIN S (50) (53) )
                    ( IOPATH I4 COUT (190) (203) )
                    ( IOPATH I1 COUT (316) (320) )
                    ( IOPATH I3 COUT (417) (389) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_245\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (264) (164) )
                    ( PORT I3 (594) (464) )
                    ( PORT I4 (814) (607) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I3 S (303) (256) )
                    ( IOPATH CIN COUT (46) (49) )
                    ( IOPATH I4 COUT (50) (49) )
                    ( IOPATH I1 COUT (168) (155) )
                    ( IOPATH CIN S (76) (87) )
                    ( IOPATH I3 COUT (268) (220) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_245\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (436) (339) )
                    ( PORT I3 (265) (164) )
                    ( PORT I4 (814) (607) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH I3 S (302) (255) )
                    ( IOPATH CIN S (46) (49) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_94_245\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_94_249\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2792) (2518) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_94_249\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1887) (1854) )
                    ( PORT D (338) (272) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_249\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (425) (299) )
                    ( PORT I1 (431) (299) )
                    ( PORT I2 (724) (580) )
                    ( PORT I3 (433) (300) )
                    ( PORT I4 (260) (164) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_249\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (724) (580) )
                    ( PORT I1 (425) (304) )
                    ( PORT I2 (441) (350) )
                    ( PORT I4 (260) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_249\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I3 (292) (216) )
                    ( PORT I4 (574) (438) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_249\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (425) (299) )
                    ( PORT I1 (433) (300) )
                    ( PORT I4 (438) (353) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_261\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1872) (1839) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_261\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1872) (1839) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_261\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1872) (1839) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_261\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1872) (1839) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_261\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (612) (435) )
                    ( PORT I4 (2670) (2336) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_261\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (612) (435) )
                    ( PORT I4 (2806) (2452) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_261\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (477) (346) )
                    ( PORT I4 (2887) (2575) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_261\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (481) (347) )
                    ( PORT I4 (2539) (2227) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_94_261\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2943) (2672) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_94_261\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_94_265\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1867) (1834) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_94_265\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1867) (1834) )
                    ( PORT D (178) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_94_265\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1867) (1834) )
                    ( PORT D (338) (288) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_94_265\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1867) (1834) )
                    ( PORT D (499) (398) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_265\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (416) (285) )
                    ( PORT I1 (417) (285) )
                    ( PORT I2 (266) (164) )
                    ( PORT I3 (416) (285) )
                    ( PORT I4 (424) (285) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_265\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (425) (285) )
                    ( PORT I1 (420) (303) )
                    ( PORT I4 (427) (286) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_265\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (432) (299) )
                    ( PORT I1 (433) (298) )
                    ( PORT I4 (426) (286) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_265\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (425) (285) )
                    ( PORT I1 (420) (303) )
                    ( PORT I4 (427) (286) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_94_273\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1824) )
                    ( PORT D (345) (286) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_273\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (420) (295) )
                    ( PORT I1 (420) (295) )
                    ( PORT I2 (434) (300) )
                    ( PORT I3 (446) (356) )
                    ( IOPATH I0 COUT (175) (175) )
                    ( IOPATH I1 COUT (241) (216) )
                    ( IOPATH I3 COUT (345) (288) )
                    ( IOPATH I2 COUT (349) (307) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_273\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (436) (339) )
                    ( PORT I1 (424) (285) )
                    ( PORT I2 (595) (490) )
                    ( PORT I3 (427) (298) )
                    ( IOPATH I0 COUT (295) (312) )
                    ( IOPATH I1 COUT (363) (353) )
                    ( IOPATH I2 COUT (469) (442) )
                    ( IOPATH I3 COUT (464) (422) )
                    ( IOPATH CIN COUT (175) (175) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_273\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (429) (299) )
                    ( PORT I1 (303) (212) )
                    ( PORT I3 (591) (428) )
                    ( PORT I4 (456) (333) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_277\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (424) (304) )
                    ( PORT I1 (430) (304) )
                    ( PORT I3 (609) (424) )
                    ( PORT I4 (577) (424) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_277\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (748) (536) )
                    ( PORT I1 (428) (305) )
                    ( PORT I2 (449) (347) )
                    ( PORT I4 (430) (304) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_277\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (297) (216) )
                    ( PORT I1 (577) (424) )
                    ( PORT I3 (424) (304) )
                    ( PORT I4 (609) (424) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_277\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (579) (425) )
                    ( PORT I1 (441) (339) )
                    ( PORT I3 (609) (424) )
                    ( PORT I4 (430) (304) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_281\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (422) (285) )
                    ( PORT I1 (261) (164) )
                    ( PORT I4 (709) (571) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (122) (128) )
                    ( IOPATH I0 COUT (230) (236) )
                    ( IOPATH I1 COUT (288) (294) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_281\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (422) (285) )
                    ( PORT I1 (261) (164) )
                    ( PORT I2 (434) (340) )
                    ( PORT I3 (261) (164) )
                    ( PORT I4 (699) (568) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH I3 S (377) (339) )
                    ( IOPATH CIN COUT (122) (128) )
                    ( IOPATH I4 COUT (239) (251) )
                    ( IOPATH I0 COUT (314) (326) )
                    ( IOPATH I1 COUT (357) (369) )
                    ( IOPATH I3 COUT (458) (470) )
                    ( IOPATH I2 COUT (463) (475) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_281\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (578) (428) )
                    ( PORT I2 (419) (286) )
                    ( PORT I4 (419) (286) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH I2 S (389) (368) )
                    ( IOPATH CIN S (122) (128) )
                    ( IOPATH CIN COUT (152) (152) )
                    ( IOPATH I4 COUT (138) (154) )
                    ( IOPATH I1 COUT (311) (311) )
                    ( IOPATH I2 COUT (419) (399) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_94_281\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I4 (921) (699) )
                    ( IOPATH CIN S (152) (152) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_293\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (862) (721) )
                    ( PORT I1 (592) (442) )
                    ( PORT I3 (594) (435) )
                    ( PORT I4 (307) (210) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_293\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (865) (722) )
                    ( PORT I1 (594) (435) )
                    ( PORT I3 (459) (354) )
                    ( PORT I4 (439) (287) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_297\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1017) (844) )
                    ( PORT I1 (591) (417) )
                    ( PORT I3 (594) (446) )
                    ( PORT I4 (456) (336) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_297\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (462) (369) )
                    ( PORT I1 (591) (417) )
                    ( PORT I3 (1038) (892) )
                    ( PORT I4 (593) (429) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_297\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (423) (304) )
                    ( PORT I1 (422) (285) )
                    ( PORT I2 (429) (286) )
                    ( PORT I3 (423) (304) )
                    ( PORT I4 (606) (446) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_317\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (631) (489) )
                    ( PORT I1 (1350) (1109) )
                    ( PORT I2 (301) (217) )
                    ( PORT I3 (771) (621) )
                    ( PORT I4 (622) (487) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_317\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1219) (1021) )
                    ( PORT I1 (582) (429) )
                    ( PORT I2 (288) (208) )
                    ( PORT I3 (769) (621) )
                    ( PORT I4 (626) (487) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_94_317\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (764) (572) )
                    ( PORT I1 (421) (285) )
                    ( PORT I2 (261) (164) )
                    ( PORT I3 (1137) (907) )
                    ( PORT I4 (578) (427) )
                    ( PORT ID (779) (627) )
                    ( IOPATH I0 Z (216) (241) )
                    ( IOPATH I1 Z (284) (283) )
                    ( IOPATH I2 Z (389) (368) )
                    ( IOPATH I3 Z (384) (348) )
                    ( IOPATH I4 Z (165) (176) )
                    ( IOPATH ID Z (213) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_94_317\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (419) (285) )
                    ( PORT I1 (624) (500) )
                    ( PORT I2 (766) (575) )
                    ( PORT I3 (1502) (1276) )
                    ( PORT I4 (582) (429) )
                    ( PORT ID (630) (468) )
                    ( IOPATH I0 Z (209) (230) )
                    ( IOPATH I1 Z (276) (271) )
                    ( IOPATH I2 Z (381) (357) )
                    ( IOPATH I3 Z (377) (336) )
                    ( IOPATH I4 Z (169) (179) )
                    ( IOPATH ID Z (207) (226) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_85\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (289) (216) )
                    ( PORT I1 (423) (285) )
                    ( PORT I3 (421) (285) )
                    ( PORT I4 (425) (286) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_102_93\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (530) (451) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_93\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1803) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_93\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1803) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_93\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1803) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_93\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1827) (1803) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_93\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (463) (357) )
                    ( PORT I2 (794) (606) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_93\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (449) (355) )
                    ( PORT I1 (261) (164) )
                    ( PORT I4 (781) (615) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_93\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (261) (164) )
                    ( PORT I1 (766) (634) )
                    ( PORT I4 (596) (445) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_93\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (596) (445) )
                    ( PORT I1 (261) (164) )
                    ( PORT I4 (910) (715) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_102_93\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1336) (1205) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_102_93\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_269\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (583) (424) )
                    ( PORT I1 (422) (286) )
                    ( PORT I4 (619) (462) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_102_273\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1851) (1818) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_102_273\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1851) (1818) )
                    ( PORT D (510) (474) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_273\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (429) (286) )
                    ( PORT I1 (425) (304) )
                    ( PORT I2 (596) (464) )
                    ( PORT I3 (593) (476) )
                    ( PORT I4 (596) (493) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_273\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (454) (345) )
                    ( PORT I1 (422) (304) )
                    ( PORT I2 (727) (552) )
                    ( PORT I3 (586) (416) )
                    ( PORT I4 (298) (209) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_273\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (266) (165) )
                    ( PORT I1 (918) (729) )
                    ( PORT I2 (753) (548) )
                    ( PORT I3 (292) (216) )
                    ( PORT I4 (420) (285) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_273\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (289) (216) )
                    ( PORT I2 (446) (355) )
                    ( PORT I3 (751) (604) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_102_285\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1836) (1803) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_102_285\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1836) (1803) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_285\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1016) (867) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_285\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (1157) (937) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_102_289\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1798) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_289\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (993) (809) )
                    ( PORT I2 (286) (216) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_102_301\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (578) (412) )
                    ( PORT I1 (578) (412) )
                    ( PORT I2 (441) (333) )
                    ( PORT I3 (567) (410) )
                    ( IOPATH I0 COUT (175) (175) )
                    ( IOPATH I1 COUT (241) (216) )
                    ( IOPATH I3 COUT (345) (288) )
                    ( IOPATH I2 COUT (349) (307) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_102_301\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (592) (477) )
                    ( PORT I1 (421) (304) )
                    ( PORT I2 (444) (334) )
                    ( PORT I3 (600) (478) )
                    ( IOPATH I0 COUT (295) (312) )
                    ( IOPATH I1 COUT (363) (353) )
                    ( IOPATH I2 COUT (469) (442) )
                    ( IOPATH I3 COUT (464) (422) )
                    ( IOPATH CIN COUT (175) (175) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_317\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (630) (468) )
                    ( PORT I2 (471) (347) )
                    ( PORT I4 (604) (436) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_321\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1821) (1788) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_102_321\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (479) (359) )
                    ( PORT I1 (659) (536) )
                    ( PORT I2 (1034) (852) )
                    ( PORT I3 (1202) (996) )
                    ( PORT I4 (629) (477) )
                    ( PORT ID (911) (703) )
                    ( IOPATH I0 Z (136) (150) )
                    ( IOPATH I1 Z (201) (191) )
                    ( IOPATH I2 Z (305) (281) )
                    ( IOPATH I3 Z (301) (261) )
                    ( IOPATH I4 Z (100) (106) )
                    ( IOPATH ID Z (148) (166) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_102_321\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3527) (3237) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_102_321\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_325\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1826) (1793) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (0) (0) )
                ( RECREM (negedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_102_325\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1015) (827) )
                    ( PORT I1 (1043) (831) )
                    ( PORT I2 (1053) (859) )
                    ( PORT I3 (1205) (971) )
                    ( PORT I4 (652) (504) )
                    ( PORT ID (1016) (815) )
                    ( IOPATH I0 Z (136) (150) )
                    ( IOPATH I1 Z (201) (191) )
                    ( IOPATH I2 Z (305) (281) )
                    ( IOPATH I3 Z (301) (261) )
                    ( IOPATH I4 Z (100) (106) )
                    ( IOPATH ID Z (148) (166) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_102_325\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_114_281\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1832) (1799) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_114_281\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1832) (1799) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-35) (95) )
                ( SETUPHOLD (negedge D) (posedge CK) (-46) (103) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_114_281\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1832) (1799) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_114_281\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1832) (1799) )
                    ( PORT D (513) (422) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_114_281\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (263) (164) )
                    ( PORT I3 (623) (451) )
                    ( PORT I4 (568) (427) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_114_281\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (420) (303) )
                    ( PORT I1 (263) (164) )
                    ( PORT I4 (425) (286) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_114_281\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (574) (411) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (623) (451) )
                    ( PORT I4 (568) (427) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_114_285\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (979) (758) )
                    ( PORT I1 (262) (164) )
                    ( PORT I2 (695) (546) )
                    ( PORT I3 (1033) (775) )
                    ( PORT I4 (851) (644) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_114_293\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (444) (301) )
                    ( PORT I1 (444) (301) )
                    ( PORT I2 (337) (250) )
                    ( PORT I3 (469) (339) )
                    ( IOPATH I0 COUT (175) (175) )
                    ( IOPATH I1 COUT (241) (216) )
                    ( IOPATH I3 COUT (345) (288) )
                    ( IOPATH I2 COUT (349) (307) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMS_114_293\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (577) (437) )
                    ( PORT I1 (498) (374) )
                    ( PORT I2 (426) (286) )
                    ( PORT I3 (434) (300) )
                    ( IOPATH I0 COUT (295) (312) )
                    ( IOPATH I1 COUT (363) (353) )
                    ( IOPATH I2 COUT (469) (442) )
                    ( IOPATH I3 COUT (464) (422) )
                    ( IOPATH CIN COUT (175) (175) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_313\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1802) (1769) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_313\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1802) (1769) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_313\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1802) (1769) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_313\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1802) (1769) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_114_313\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (926) (742) )
                    ( PORT I2 (311) (225) )
                    ( PORT I4 (260) (164) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_114_313\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (419) (285) )
                    ( PORT I1 (260) (164) )
                    ( PORT I3 (798) (610) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_114_313\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (420) (285) )
                    ( PORT I2 (665) (522) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_114_313\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (261) (164) )
                    ( PORT I3 (798) (610) )
                    ( PORT I4 (283) (208) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_114_313\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3717) (3387) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_114_313\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_114_325\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (658) (517) )
                    ( PORT I1 (1411) (1138) )
                    ( PORT I3 (432) (299) )
                    ( PORT I4 (666) (555) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_329\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1789) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_114_329\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (419) (285) )
                    ( PORT I1 (954) (767) )
                    ( PORT I2 (1418) (1145) )
                    ( PORT I3 (1003) (811) )
                    ( PORT I4 (798) (629) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_114_329\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (4091) (3714) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_114_329\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_126_281\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1835) (1802) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_281\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (611) (460) )
                    ( PORT I1 (744) (610) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_126_285\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1830) (1797) )
                    ( PORT D (543) (426) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_126_285\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1830) (1797) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_285\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (165) )
                    ( PORT I1 (262) (164) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (266) (165) )
                    ( PORT I4 (264) (165) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_126_289\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1792) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_126_289\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1792) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_126_289\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1792) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_126_289\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1792) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_289\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (504) (379) )
                    ( PORT I1 (895) (684) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_289\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (260) (164) )
                    ( PORT I1 (762) (596) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_289\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (261) (164) )
                    ( PORT I1 (895) (684) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_289\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (895) (684) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_126_293\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1820) (1787) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_293\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (424) (286) )
                    ( PORT I1 (763) (552) )
                    ( PORT I4 (260) (164) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_126_297\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1815) (1782) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_126_297\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1815) (1782) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_126_297\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1815) (1782) )
                    ( PORT D (526) (412) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_126_297\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1815) (1782) )
                    ( PORT D (1020) (862) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_297\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (265) (164) )
                    ( PORT I1 (749) (537) )
                    ( PORT I2 (359) (246) )
                    ( PORT I3 (429) (286) )
                    ( PORT I4 (664) (472) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_297\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (494) (375) )
                    ( PORT I2 (352) (244) )
                    ( PORT I4 (604) (480) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_126_305\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1805) (1772) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( SETUPHOLD (posedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_126_305\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1805) (1772) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_126_305\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1805) (1772) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge SR) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge SR) (posedge CK) (279) (-230) )
                ( SETUPHOLD (posedge D) (posedge CK) (30) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (24) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_305\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (261) (164) )
                    ( PORT I4 (260) (164) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_305\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (261) (164) )
                    ( PORT I4 (260) (164) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_305\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (260) (164) )
                    ( IOPATH I4 Y (103) (107) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_126_305\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (740) (604) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_126_317\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1810) (1777) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_126_317\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1810) (1777) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_317\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (794) (624) )
                    ( PORT I1 (599) (429) )
                    ( PORT I2 (979) (796) )
                    ( PORT I3 (859) (682) )
                    ( PORT I4 (1659) (1315) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_317\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (600) (427) )
                    ( PORT I1 (759) (604) )
                    ( PORT I2 (1357) (1094) )
                    ( PORT I3 (690) (562) )
                    ( PORT I4 (1189) (998) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_126_317\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3851) (3501) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_126_317\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_142_301\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1789) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_142_301\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (418) (286) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_142_301\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (260) (164) )
                    ( PORT I4 (629) (508) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_142_321\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (616) (487) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_142_341\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1852) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_142_341\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (846) (693) )
                    ( PORT I1 (1124) (941) )
                    ( PORT I4 (420) (285) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_142_349\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (428) (299) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_DLL" )
        ( INSTANCE DLL_7_59\/V_DLL )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLKIN (121) (107) )
                    ( PORT PWD (133) (136) )
                    ( PORT RST (133) (136) )
                    ( PORT UPDATE_N (133) (136) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_DLL" )
        ( INSTANCE DLL_7_183\/V_DLL )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLKIN (121) (107) )
                    ( PORT PWD (588) (493) )
                    ( PORT RST (1939) (1841) )
                    ( PORT UPDATE_N (589) (485) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_DDC_E1" )
        ( INSTANCE DQSL_6_24\/V_DDC_E1 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLKA (65) (64) )
                    ( PORT CLKA_GATE (116) (116) )
                    ( PORT CLKB (116) (116) )
                    ( PORT DELAY_STEP0[0] (116) (116) )
                    ( PORT DELAY_STEP0[1] (116) (116) )
                    ( PORT DELAY_STEP0[2] (116) (116) )
                    ( PORT DELAY_STEP0[3] (116) (116) )
                    ( PORT DELAY_STEP0[4] (116) (116) )
                    ( PORT DELAY_STEP0[5] (116) (116) )
                    ( PORT DELAY_STEP0[6] (116) (116) )
                    ( PORT DELAY_STEP0[7] (116) (116) )
                    ( PORT DELAY_STEP1[0] (392) (334) )
                    ( PORT DELAY_STEP1[1] (510) (437) )
                    ( PORT DELAY_STEP1[2] (508) (435) )
                    ( PORT DELAY_STEP1[3] (514) (440) )
                    ( PORT DELAY_STEP1[4] (394) (337) )
                    ( PORT DELAY_STEP1[5] (387) (331) )
                    ( PORT DELAY_STEP1[6] (516) (442) )
                    ( PORT DELAY_STEP1[7] (397) (338) )
                    ( PORT DQSI (0) (0) )
                    ( PORT DQS_GATE_CTRL[0] (116) (116) )
                    ( PORT DQS_GATE_CTRL[1] (116) (116) )
                    ( PORT DQS_GATE_CTRL[2] (116) (116) )
                    ( PORT DQS_GATE_CTRL[3] (116) (116) )
                    ( PORT GATE_IN (0) (0) )
                    ( PORT READ_CLK_CTRL[0] (116) (116) )
                    ( PORT READ_CLK_CTRL[1] (116) (116) )
                    ( PORT READ_CLK_CTRL[2] (116) (116) )
                    ( PORT RST (116) (116) )
                    ( PORT RST_TRAINING_N (116) (116) )
                    ( PORT R_DIRECTION (116) (116) )
                    ( PORT R_LOAD_N (116) (116) )
                    ( PORT R_MOVE (116) (116) )
                    ( PORT W_DIRECTION (116) (116) )
                    ( PORT W_LOAD_N (116) (116) )
                    ( PORT W_MOVE (116) (116) )
                    ( IOPATH CLKA IFIFO_RADDR (476) (464) )
                    ( IOPATH CLKB READ_VALID (213) (241) )
                    ( IOPATH R_LOAD_N RDELAY_OB (716) (716) )
                    ( IOPATH R_MOVE RDELAY_OB (510) (510) )
                    ( IOPATH R_DIRECTION RDELAY_OB (196) (240) )
                    ( IOPATH W_LOAD_N WDELAY_OB (673) (673) )
                    ( IOPATH W_MOVE WDELAY_OB (527) (527) )
                    ( IOPATH W_DIRECTION WDELAY_OB (215) (301) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CLKA) (853) )
                ( WIDTH  (negedge CLKA) (853) )
                ( WIDTH  (posedge CLKB) (1707) )
                ( WIDTH  (negedge CLKB) (1707) )
                ( SETUPHOLD (posedge DQS_GATE_CTRL) (posedge CLKB) (71) (-42) )
                ( SETUPHOLD (negedge DQS_GATE_CTRL) (posedge CLKB) (103) (-74) )
                ( RECREM (posedge RST) (negedge CLKA) (318) (-73) )
                ( RECREM (negedge RST) (negedge CLKA) (318) (-73) )
                ( RECREM (posedge RST) (posedge CLKA) (159) (833) )
                ( RECREM (negedge RST) (posedge CLKA) (159) (833) )
                ( RECREM (posedge RST) (posedge CLKB) (380) (-165) )
                ( RECREM (negedge RST) (posedge CLKB) (380) (-165) )
                ( RECREM (posedge RST_TRAINING_N) (posedge CLKA) (-118) (201) )
                ( RECREM (negedge RST_TRAINING_N) (posedge CLKA) (-118) (201) )
                ( RECREM (posedge RST_TRAINING_N) (posedge CLKB) (107) (-11) )
                ( RECREM (negedge RST_TRAINING_N) (posedge CLKB) (107) (-11) )
            )
    )

    ( CELL
        ( CELLTYPE "V_DDC_E1" )
        ( INSTANCE DQSL_6_52\/V_DDC_E1 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLKA (65) (64) )
                    ( PORT CLKA_GATE (116) (116) )
                    ( PORT CLKB (116) (116) )
                    ( PORT DELAY_STEP0[0] (116) (116) )
                    ( PORT DELAY_STEP0[1] (116) (116) )
                    ( PORT DELAY_STEP0[2] (116) (116) )
                    ( PORT DELAY_STEP0[3] (116) (116) )
                    ( PORT DELAY_STEP0[4] (116) (116) )
                    ( PORT DELAY_STEP0[5] (116) (116) )
                    ( PORT DELAY_STEP0[6] (116) (116) )
                    ( PORT DELAY_STEP0[7] (116) (116) )
                    ( PORT DELAY_STEP1[0] (392) (334) )
                    ( PORT DELAY_STEP1[1] (510) (437) )
                    ( PORT DELAY_STEP1[2] (508) (435) )
                    ( PORT DELAY_STEP1[3] (514) (440) )
                    ( PORT DELAY_STEP1[4] (394) (337) )
                    ( PORT DELAY_STEP1[5] (387) (331) )
                    ( PORT DELAY_STEP1[6] (516) (442) )
                    ( PORT DELAY_STEP1[7] (397) (338) )
                    ( PORT DQS_GATE_CTRL[0] (116) (116) )
                    ( PORT DQS_GATE_CTRL[1] (116) (116) )
                    ( PORT DQS_GATE_CTRL[2] (116) (116) )
                    ( PORT DQS_GATE_CTRL[3] (116) (116) )
                    ( PORT READ_CLK_CTRL[0] (116) (116) )
                    ( PORT READ_CLK_CTRL[1] (116) (116) )
                    ( PORT READ_CLK_CTRL[2] (116) (116) )
                    ( PORT RST (116) (116) )
                    ( PORT RST_TRAINING_N (116) (116) )
                    ( PORT R_DIRECTION (116) (116) )
                    ( PORT R_LOAD_N (116) (116) )
                    ( PORT R_MOVE (116) (116) )
                    ( PORT W_DIRECTION (116) (116) )
                    ( PORT W_LOAD_N (116) (116) )
                    ( PORT W_MOVE (116) (116) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CLKA) (853) )
                ( WIDTH  (negedge CLKA) (853) )
                ( WIDTH  (posedge CLKB) (1707) )
                ( WIDTH  (negedge CLKB) (1707) )
                ( SETUPHOLD (posedge DQS_GATE_CTRL) (posedge CLKB) (71) (-42) )
                ( SETUPHOLD (negedge DQS_GATE_CTRL) (posedge CLKB) (103) (-74) )
                ( RECREM (posedge RST) (negedge CLKA) (318) (-73) )
                ( RECREM (negedge RST) (negedge CLKA) (318) (-73) )
                ( RECREM (posedge RST) (posedge CLKA) (159) (833) )
                ( RECREM (negedge RST) (posedge CLKA) (159) (833) )
                ( RECREM (posedge RST) (posedge CLKB) (380) (-165) )
                ( RECREM (negedge RST) (posedge CLKB) (380) (-165) )
                ( RECREM (posedge RST_TRAINING_N) (posedge CLKA) (-118) (201) )
                ( RECREM (negedge RST_TRAINING_N) (posedge CLKA) (-118) (201) )
                ( RECREM (posedge RST_TRAINING_N) (posedge CLKB) (107) (-11) )
                ( RECREM (negedge RST_TRAINING_N) (posedge CLKB) (107) (-11) )
            )
    )

    ( CELL
        ( CELLTYPE "V_DDC_E1" )
        ( INSTANCE DQSL_6_96\/V_DDC_E1 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLKA (65) (64) )
                    ( PORT CLKA_GATE (116) (116) )
                    ( PORT CLKB (116) (116) )
                    ( PORT DELAY_STEP0[0] (116) (116) )
                    ( PORT DELAY_STEP0[1] (116) (116) )
                    ( PORT DELAY_STEP0[2] (116) (116) )
                    ( PORT DELAY_STEP0[3] (116) (116) )
                    ( PORT DELAY_STEP0[4] (116) (116) )
                    ( PORT DELAY_STEP0[5] (116) (116) )
                    ( PORT DELAY_STEP0[6] (116) (116) )
                    ( PORT DELAY_STEP0[7] (116) (116) )
                    ( PORT DELAY_STEP1[0] (392) (334) )
                    ( PORT DELAY_STEP1[1] (510) (437) )
                    ( PORT DELAY_STEP1[2] (508) (435) )
                    ( PORT DELAY_STEP1[3] (514) (440) )
                    ( PORT DELAY_STEP1[4] (394) (337) )
                    ( PORT DELAY_STEP1[5] (387) (331) )
                    ( PORT DELAY_STEP1[6] (516) (442) )
                    ( PORT DELAY_STEP1[7] (397) (338) )
                    ( PORT DQSI (0) (0) )
                    ( PORT DQS_GATE_CTRL[0] (116) (116) )
                    ( PORT DQS_GATE_CTRL[1] (116) (116) )
                    ( PORT DQS_GATE_CTRL[2] (116) (116) )
                    ( PORT DQS_GATE_CTRL[3] (116) (116) )
                    ( PORT GATE_IN (0) (0) )
                    ( PORT READ_CLK_CTRL[0] (116) (116) )
                    ( PORT READ_CLK_CTRL[1] (116) (116) )
                    ( PORT READ_CLK_CTRL[2] (116) (116) )
                    ( PORT RST (116) (116) )
                    ( PORT RST_TRAINING_N (116) (116) )
                    ( PORT R_DIRECTION (116) (116) )
                    ( PORT R_LOAD_N (116) (116) )
                    ( PORT R_MOVE (116) (116) )
                    ( PORT W_DIRECTION (116) (116) )
                    ( PORT W_LOAD_N (116) (116) )
                    ( PORT W_MOVE (116) (116) )
                    ( IOPATH CLKA IFIFO_RADDR (476) (464) )
                    ( IOPATH CLKB READ_VALID (213) (241) )
                    ( IOPATH R_LOAD_N RDELAY_OB (716) (716) )
                    ( IOPATH R_MOVE RDELAY_OB (510) (510) )
                    ( IOPATH R_DIRECTION RDELAY_OB (196) (240) )
                    ( IOPATH W_LOAD_N WDELAY_OB (673) (673) )
                    ( IOPATH W_MOVE WDELAY_OB (527) (527) )
                    ( IOPATH W_DIRECTION WDELAY_OB (215) (301) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CLKA) (853) )
                ( WIDTH  (negedge CLKA) (853) )
                ( WIDTH  (posedge CLKB) (1707) )
                ( WIDTH  (negedge CLKB) (1707) )
                ( SETUPHOLD (posedge DQS_GATE_CTRL) (posedge CLKB) (71) (-42) )
                ( SETUPHOLD (negedge DQS_GATE_CTRL) (posedge CLKB) (103) (-74) )
                ( RECREM (posedge RST) (negedge CLKA) (318) (-73) )
                ( RECREM (negedge RST) (negedge CLKA) (318) (-73) )
                ( RECREM (posedge RST) (posedge CLKA) (159) (833) )
                ( RECREM (negedge RST) (posedge CLKA) (159) (833) )
                ( RECREM (posedge RST) (posedge CLKB) (380) (-165) )
                ( RECREM (negedge RST) (posedge CLKB) (380) (-165) )
                ( RECREM (posedge RST_TRAINING_N) (posedge CLKA) (-118) (201) )
                ( RECREM (negedge RST_TRAINING_N) (posedge CLKA) (-118) (201) )
                ( RECREM (posedge RST_TRAINING_N) (posedge CLKB) (107) (-11) )
                ( RECREM (negedge RST_TRAINING_N) (posedge CLKB) (107) (-11) )
            )
    )

    ( CELL
        ( CELLTYPE "V_DDC_E1" )
        ( INSTANCE DQSL_6_148\/V_DDC_E1 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLKA (65) (64) )
                    ( PORT CLKA_GATE (116) (116) )
                    ( PORT CLKB (116) (116) )
                    ( PORT DELAY_STEP0[0] (116) (116) )
                    ( PORT DELAY_STEP0[1] (116) (116) )
                    ( PORT DELAY_STEP0[2] (116) (116) )
                    ( PORT DELAY_STEP0[3] (116) (116) )
                    ( PORT DELAY_STEP0[4] (116) (116) )
                    ( PORT DELAY_STEP0[5] (116) (116) )
                    ( PORT DELAY_STEP0[6] (116) (116) )
                    ( PORT DELAY_STEP0[7] (116) (116) )
                    ( PORT DELAY_STEP1[0] (392) (334) )
                    ( PORT DELAY_STEP1[1] (510) (437) )
                    ( PORT DELAY_STEP1[2] (508) (435) )
                    ( PORT DELAY_STEP1[3] (514) (440) )
                    ( PORT DELAY_STEP1[4] (394) (337) )
                    ( PORT DELAY_STEP1[5] (387) (331) )
                    ( PORT DELAY_STEP1[6] (516) (442) )
                    ( PORT DELAY_STEP1[7] (397) (338) )
                    ( PORT DQS_GATE_CTRL[0] (116) (116) )
                    ( PORT DQS_GATE_CTRL[1] (116) (116) )
                    ( PORT DQS_GATE_CTRL[2] (116) (116) )
                    ( PORT DQS_GATE_CTRL[3] (116) (116) )
                    ( PORT READ_CLK_CTRL[0] (116) (116) )
                    ( PORT READ_CLK_CTRL[1] (116) (116) )
                    ( PORT READ_CLK_CTRL[2] (116) (116) )
                    ( PORT RST (116) (116) )
                    ( PORT RST_TRAINING_N (116) (116) )
                    ( PORT R_DIRECTION (116) (116) )
                    ( PORT R_LOAD_N (116) (116) )
                    ( PORT R_MOVE (116) (116) )
                    ( PORT W_DIRECTION (116) (116) )
                    ( PORT W_LOAD_N (116) (116) )
                    ( PORT W_MOVE (116) (116) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CLKA) (853) )
                ( WIDTH  (negedge CLKA) (853) )
                ( WIDTH  (posedge CLKB) (1707) )
                ( WIDTH  (negedge CLKB) (1707) )
                ( SETUPHOLD (posedge DQS_GATE_CTRL) (posedge CLKB) (71) (-42) )
                ( SETUPHOLD (negedge DQS_GATE_CTRL) (posedge CLKB) (103) (-74) )
                ( RECREM (posedge RST) (negedge CLKA) (318) (-73) )
                ( RECREM (negedge RST) (negedge CLKA) (318) (-73) )
                ( RECREM (posedge RST) (posedge CLKA) (159) (833) )
                ( RECREM (negedge RST) (posedge CLKA) (159) (833) )
                ( RECREM (posedge RST) (posedge CLKB) (380) (-165) )
                ( RECREM (negedge RST) (posedge CLKB) (380) (-165) )
                ( RECREM (posedge RST_TRAINING_N) (posedge CLKA) (-118) (201) )
                ( RECREM (negedge RST_TRAINING_N) (posedge CLKA) (-118) (201) )
                ( RECREM (posedge RST_TRAINING_N) (posedge CLKB) (107) (-11) )
                ( RECREM (negedge RST_TRAINING_N) (posedge CLKB) (107) (-11) )
            )
    )

    ( CELL
        ( CELLTYPE "V_DDC_E1" )
        ( INSTANCE DQSL_6_176\/V_DDC_E1 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLKA (65) (64) )
                    ( PORT CLKA_GATE (116) (116) )
                    ( PORT CLKB (116) (116) )
                    ( PORT DELAY_STEP0[0] (116) (116) )
                    ( PORT DELAY_STEP0[1] (116) (116) )
                    ( PORT DELAY_STEP0[2] (116) (116) )
                    ( PORT DELAY_STEP0[3] (116) (116) )
                    ( PORT DELAY_STEP0[4] (116) (116) )
                    ( PORT DELAY_STEP0[5] (116) (116) )
                    ( PORT DELAY_STEP0[6] (116) (116) )
                    ( PORT DELAY_STEP0[7] (116) (116) )
                    ( PORT DELAY_STEP1[0] (392) (334) )
                    ( PORT DELAY_STEP1[1] (510) (437) )
                    ( PORT DELAY_STEP1[2] (508) (435) )
                    ( PORT DELAY_STEP1[3] (514) (440) )
                    ( PORT DELAY_STEP1[4] (394) (337) )
                    ( PORT DELAY_STEP1[5] (387) (331) )
                    ( PORT DELAY_STEP1[6] (516) (442) )
                    ( PORT DELAY_STEP1[7] (397) (338) )
                    ( PORT DQS_GATE_CTRL[0] (116) (116) )
                    ( PORT DQS_GATE_CTRL[1] (116) (116) )
                    ( PORT DQS_GATE_CTRL[2] (116) (116) )
                    ( PORT DQS_GATE_CTRL[3] (116) (116) )
                    ( PORT READ_CLK_CTRL[0] (116) (116) )
                    ( PORT READ_CLK_CTRL[1] (116) (116) )
                    ( PORT READ_CLK_CTRL[2] (116) (116) )
                    ( PORT RST (116) (116) )
                    ( PORT RST_TRAINING_N (116) (116) )
                    ( PORT R_DIRECTION (116) (116) )
                    ( PORT R_LOAD_N (116) (116) )
                    ( PORT R_MOVE (116) (116) )
                    ( PORT W_DIRECTION (116) (116) )
                    ( PORT W_LOAD_N (116) (116) )
                    ( PORT W_MOVE (116) (116) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CLKA) (853) )
                ( WIDTH  (negedge CLKA) (853) )
                ( WIDTH  (posedge CLKB) (1707) )
                ( WIDTH  (negedge CLKB) (1707) )
                ( SETUPHOLD (posedge DQS_GATE_CTRL) (posedge CLKB) (71) (-42) )
                ( SETUPHOLD (negedge DQS_GATE_CTRL) (posedge CLKB) (103) (-74) )
                ( RECREM (posedge RST) (negedge CLKA) (318) (-73) )
                ( RECREM (negedge RST) (negedge CLKA) (318) (-73) )
                ( RECREM (posedge RST) (posedge CLKA) (159) (833) )
                ( RECREM (negedge RST) (posedge CLKA) (159) (833) )
                ( RECREM (posedge RST) (posedge CLKB) (380) (-165) )
                ( RECREM (negedge RST) (posedge CLKB) (380) (-165) )
                ( RECREM (posedge RST_TRAINING_N) (posedge CLKA) (-118) (201) )
                ( RECREM (negedge RST_TRAINING_N) (posedge CLKA) (-118) (201) )
                ( RECREM (posedge RST_TRAINING_N) (posedge CLKB) (107) (-11) )
                ( RECREM (negedge RST_TRAINING_N) (posedge CLKB) (107) (-11) )
            )
    )

    ( CELL
        ( CELLTYPE "V_DRM18K" )
        ( INSTANCE DRM_62_40\/V_DRM18K )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT ADDRA[0] (785) (587) )
                    ( PORT ADDRA[1] (448) (334) )
                    ( PORT ADDRA[2] (777) (614) )
                    ( PORT ADDRA[3] (897) (676) )
                    ( PORT ADDRA[4] (717) (535) )
                    ( PORT ADDRA[5] (586) (416) )
                    ( PORT ADDRA[6] (451) (352) )
                    ( PORT ADDRA[7] (743) (594) )
                    ( PORT ADDRA[8] (628) (488) )
                    ( PORT ADDRA[9] (603) (454) )
                    ( PORT ADDRA[10] (748) (555) )
                    ( PORT ADDRA[11] (756) (564) )
                    ( PORT ADDRA[12] (492) (400) )
                    ( PORT ADDRA[13] (622) (483) )
                    ( PORT ADDRA_HOLD (606) (445) )
                    ( PORT ADDRB[0] (575) (442) )
                    ( PORT ADDRB[1] (442) (354) )
                    ( PORT ADDRB[2] (588) (425) )
                    ( PORT ADDRB[3] (455) (340) )
                    ( PORT ADDRB[4] (986) (818) )
                    ( PORT ADDRB[5] (794) (603) )
                    ( PORT ADDRB[6] (669) (522) )
                    ( PORT ADDRB[7] (976) (735) )
                    ( PORT ADDRB[8] (825) (642) )
                    ( PORT ADDRB[9] (707) (569) )
                    ( PORT ADDRB[10] (877) (658) )
                    ( PORT ADDRB[11] (1281) (1027) )
                    ( PORT ADDRB[12] (829) (650) )
                    ( PORT ADDRB[13] (985) (777) )
                    ( PORT ADDRB_HOLD (606) (445) )
                    ( PORT CEA (532) (451) )
                    ( PORT CEB (1012) (874) )
                    ( PORT CLKA (1800) (1776) )
                    ( PORT CLKB (1805) (1781) )
                    ( PORT CSA[0] (504) (412) )
                    ( PORT CSA[1] (504) (412) )
                    ( PORT CSA[2] (504) (412) )
                    ( PORT CSB[0] (504) (412) )
                    ( PORT CSB[1] (547) (464) )
                    ( PORT CSB[2] (504) (412) )
                    ( PORT DIA[0] (2947) (2741) )
                    ( PORT DIA[1] (2691) (2549) )
                    ( PORT DIA[2] (3109) (2863) )
                    ( PORT DIA[3] (2634) (2467) )
                    ( PORT DIA[4] (1775) (1555) )
                    ( PORT DIA[5] (1664) (1503) )
                    ( PORT DIA[6] (2141) (1897) )
                    ( PORT DIA[7] (2010) (1711) )
                    ( PORT DIA[8] (755) (576) )
                    ( PORT DIA[9] (661) (495) )
                    ( PORT DIA[10] (473) (357) )
                    ( PORT DIA[11] (464) (357) )
                    ( PORT DIA[12] (606) (445) )
                    ( PORT DIA[13] (597) (445) )
                    ( PORT DIA[14] (606) (445) )
                    ( PORT DIA[15] (606) (445) )
                    ( PORT DIA[16] (606) (445) )
                    ( PORT DIA[17] (606) (445) )
                    ( PORT ORCEA (563) (454) )
                    ( PORT ORCEB (631) (502) )
                    ( PORT RSTA (1191) (1054) )
                    ( PORT RSTB (1326) (1157) )
                    ( PORT WEA (1933) (1759) )
                    ( PORT WEB (588) (487) )
                    ( IOPATH CLKB DOB (2006) (2024) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge ADDRA) (posedge CLKA) (-35) (145) )
                ( SETUPHOLD (negedge ADDRA) (posedge CLKA) (8) (142) )
                ( SETUPHOLD (posedge ADDRB) (posedge CLKB) (22) (70) )
                ( SETUPHOLD (negedge ADDRB) (posedge CLKB) (118) (18) )
                ( SETUPHOLD (posedge ADDRA_HOLD) (posedge CLKA) (76) (-36) )
                ( SETUPHOLD (negedge ADDRA_HOLD) (posedge CLKA) (90) (-11) )
                ( SETUPHOLD (posedge ADDRB_HOLD) (posedge CLKB) (109) (-69) )
                ( SETUPHOLD (negedge ADDRB_HOLD) (posedge CLKB) (153) (-75) )
                ( SETUPHOLD (posedge CEA) (posedge CLKA) (85) (-38) )
                ( SETUPHOLD (negedge CEA) (posedge CLKA) (54) (-12) )
                ( SETUPHOLD (posedge CEB) (posedge CLKB) (74) (-26) )
                ( SETUPHOLD (negedge CEB) (posedge CLKB) (49) (-7) )
                ( WIDTH  (posedge CLKA) (898) )
                ( WIDTH  (negedge CLKA) (898) )
                ( WIDTH  (posedge CLKB) (898) )
                ( WIDTH  (negedge CLKB) (898) )
                ( SETUPHOLD (posedge CSA) (posedge CLKA) (82) (-42) )
                ( SETUPHOLD (negedge CSA) (posedge CLKA) (97) (-18) )
                ( SETUPHOLD (posedge CSB) (posedge CLKB) (76) (-36) )
                ( SETUPHOLD (negedge CSB) (posedge CLKB) (90) (-11) )
                ( SETUPHOLD (posedge DIA) (posedge CLKA) (-64) (117) )
                ( SETUPHOLD (negedge DIA) (posedge CLKA) (-30) (137) )
                ( SETUPHOLD (posedge RSTA) (posedge CLKA) (17) (16) )
                ( SETUPHOLD (negedge RSTA) (posedge CLKA) (18) (31) )
                ( SETUPHOLD (posedge RSTB) (posedge CLKB) (26) (8) )
                ( SETUPHOLD (negedge RSTB) (posedge CLKB) (26) (22) )
                ( SETUPHOLD (posedge WEA) (posedge CLKA) (-18) (65) )
                ( SETUPHOLD (negedge WEA) (posedge CLKA) (12) (72) )
                ( SETUPHOLD (posedge WEB) (posedge CLKB) (-14) (58) )
                ( SETUPHOLD (negedge WEB) (posedge CLKB) (13) (66) )
            )
    )

    ( CELL
        ( CELLTYPE "V_DRM18K" )
        ( INSTANCE DRM_62_64\/V_DRM18K )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT ADDRA[0] (601) (430) )
                    ( PORT ADDRA[1] (468) (342) )
                    ( PORT ADDRA[2] (791) (614) )
                    ( PORT ADDRA[3] (936) (728) )
                    ( PORT ADDRA[4] (990) (774) )
                    ( PORT ADDRA[5] (604) (446) )
                    ( PORT ADDRA[6] (708) (505) )
                    ( PORT ADDRA[7] (862) (619) )
                    ( PORT ADDRA[8] (583) (423) )
                    ( PORT ADDRA[9] (588) (429) )
                    ( PORT ADDRA[10] (571) (441) )
                    ( PORT ADDRA[11] (428) (304) )
                    ( PORT ADDRA[12] (432) (305) )
                    ( PORT ADDRA[13] (590) (422) )
                    ( PORT ADDRA_HOLD (606) (446) )
                    ( PORT ADDRB[0] (590) (412) )
                    ( PORT ADDRB[1] (451) (355) )
                    ( PORT ADDRB[2] (632) (488) )
                    ( PORT ADDRB[3] (632) (488) )
                    ( PORT ADDRB[4] (514) (344) )
                    ( PORT ADDRB[5] (504) (343) )
                    ( PORT ADDRB[6] (478) (340) )
                    ( PORT ADDRB[7] (339) (250) )
                    ( PORT ADDRB[8] (477) (339) )
                    ( PORT ADDRB[9] (473) (338) )
                    ( PORT ADDRB[10] (473) (338) )
                    ( PORT ADDRB[11] (477) (339) )
                    ( PORT ADDRB[12] (666) (480) )
                    ( PORT ADDRB[13] (630) (466) )
                    ( PORT ADDRB_HOLD (606) (446) )
                    ( PORT CEA (541) (436) )
                    ( PORT CEB (736) (649) )
                    ( PORT CLKA (1810) (1786) )
                    ( PORT CLKB (1805) (1781) )
                    ( PORT CSA[0] (519) (414) )
                    ( PORT CSA[1] (519) (414) )
                    ( PORT CSA[2] (519) (414) )
                    ( PORT CSB[0] (519) (414) )
                    ( PORT CSB[1] (551) (463) )
                    ( PORT CSB[2] (519) (414) )
                    ( PORT DIA[0] (1809) (1574) )
                    ( PORT DIA[1] (1945) (1730) )
                    ( PORT DIA[2] (2358) (2147) )
                    ( PORT DIA[3] (2394) (2180) )
                    ( PORT DIA[4] (2583) (2515) )
                    ( PORT DIA[5] (2347) (2115) )
                    ( PORT DIA[6] (2297) (2142) )
                    ( PORT DIA[7] (2746) (2569) )
                    ( PORT DIA[8] (739) (560) )
                    ( PORT DIA[9] (658) (495) )
                    ( PORT DIA[10] (473) (358) )
                    ( PORT DIA[11] (461) (357) )
                    ( PORT DIA[12] (606) (446) )
                    ( PORT DIA[13] (594) (445) )
                    ( PORT DIA[14] (606) (446) )
                    ( PORT DIA[15] (606) (446) )
                    ( PORT DIA[16] (606) (446) )
                    ( PORT DIA[17] (606) (446) )
                    ( PORT ORCEA (563) (455) )
                    ( PORT ORCEB (637) (504) )
                    ( PORT RSTA (1158) (961) )
                    ( PORT RSTB (978) (874) )
                    ( PORT WEA (2202) (2026) )
                    ( PORT WEB (769) (582) )
                    ( IOPATH CLKB DOB (2006) (2024) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge ADDRA) (posedge CLKA) (-35) (145) )
                ( SETUPHOLD (negedge ADDRA) (posedge CLKA) (8) (142) )
                ( SETUPHOLD (posedge ADDRB) (posedge CLKB) (22) (70) )
                ( SETUPHOLD (negedge ADDRB) (posedge CLKB) (118) (18) )
                ( SETUPHOLD (posedge ADDRA_HOLD) (posedge CLKA) (76) (-36) )
                ( SETUPHOLD (negedge ADDRA_HOLD) (posedge CLKA) (90) (-11) )
                ( SETUPHOLD (posedge ADDRB_HOLD) (posedge CLKB) (109) (-69) )
                ( SETUPHOLD (negedge ADDRB_HOLD) (posedge CLKB) (153) (-75) )
                ( SETUPHOLD (posedge CEA) (posedge CLKA) (85) (-38) )
                ( SETUPHOLD (negedge CEA) (posedge CLKA) (54) (-12) )
                ( SETUPHOLD (posedge CEB) (posedge CLKB) (74) (-26) )
                ( SETUPHOLD (negedge CEB) (posedge CLKB) (49) (-7) )
                ( WIDTH  (posedge CLKA) (898) )
                ( WIDTH  (negedge CLKA) (898) )
                ( WIDTH  (posedge CLKB) (898) )
                ( WIDTH  (negedge CLKB) (898) )
                ( SETUPHOLD (posedge CSA) (posedge CLKA) (82) (-42) )
                ( SETUPHOLD (negedge CSA) (posedge CLKA) (97) (-18) )
                ( SETUPHOLD (posedge CSB) (posedge CLKB) (76) (-36) )
                ( SETUPHOLD (negedge CSB) (posedge CLKB) (90) (-11) )
                ( SETUPHOLD (posedge DIA) (posedge CLKA) (-64) (117) )
                ( SETUPHOLD (negedge DIA) (posedge CLKA) (-30) (137) )
                ( SETUPHOLD (posedge RSTA) (posedge CLKA) (17) (16) )
                ( SETUPHOLD (negedge RSTA) (posedge CLKA) (18) (31) )
                ( SETUPHOLD (posedge RSTB) (posedge CLKB) (26) (8) )
                ( SETUPHOLD (negedge RSTB) (posedge CLKB) (26) (22) )
                ( SETUPHOLD (posedge WEA) (posedge CLKA) (-18) (65) )
                ( SETUPHOLD (negedge WEA) (posedge CLKA) (12) (72) )
                ( SETUPHOLD (posedge WEB) (posedge CLKB) (-14) (58) )
                ( SETUPHOLD (negedge WEB) (posedge CLKB) (13) (66) )
            )
    )

    ( CELL
        ( CELLTYPE "V_DRM18K" )
        ( INSTANCE DRM_62_84\/V_DRM18K )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT ADDRA[0] (806) (599) )
                    ( PORT ADDRA[1] (633) (519) )
                    ( PORT ADDRA[2] (786) (611) )
                    ( PORT ADDRA[3] (935) (735) )
                    ( PORT ADDRA[4] (792) (629) )
                    ( PORT ADDRA[5] (803) (650) )
                    ( PORT ADDRA[6] (664) (561) )
                    ( PORT ADDRA[7] (943) (721) )
                    ( PORT ADDRA[8] (644) (541) )
                    ( PORT ADDRA[9] (919) (710) )
                    ( PORT ADDRA[10] (917) (714) )
                    ( PORT ADDRA[11] (901) (686) )
                    ( PORT ADDRA[12] (632) (514) )
                    ( PORT ADDRA[13] (752) (597) )
                    ( PORT ADDRA_HOLD (768) (569) )
                    ( PORT ADDRB[0] (752) (571) )
                    ( PORT ADDRB[1] (782) (637) )
                    ( PORT ADDRB[2] (933) (695) )
                    ( PORT ADDRB[3] (634) (484) )
                    ( PORT ADDRB[4] (945) (737) )
                    ( PORT ADDRB[5] (955) (763) )
                    ( PORT ADDRB[6] (646) (492) )
                    ( PORT ADDRB[7] (664) (534) )
                    ( PORT ADDRB[8] (687) (507) )
                    ( PORT ADDRB[9] (670) (509) )
                    ( PORT ADDRB[10] (652) (526) )
                    ( PORT ADDRB[11] (787) (590) )
                    ( PORT ADDRB[12] (938) (729) )
                    ( PORT ADDRB[13] (632) (458) )
                    ( PORT ADDRB_HOLD (768) (569) )
                    ( PORT CEA (869) (737) )
                    ( PORT CEB (953) (804) )
                    ( PORT CLKA (1835) (1811) )
                    ( PORT CLKB (1830) (1806) )
                    ( PORT CSA[0] (851) (679) )
                    ( PORT CSA[1] (835) (676) )
                    ( PORT CSA[2] (851) (679) )
                    ( PORT CSB[0] (835) (676) )
                    ( PORT CSB[1] (851) (679) )
                    ( PORT CSB[2] (835) (676) )
                    ( PORT DIA[0] (422) (285) )
                    ( PORT DIA[1] (624) (462) )
                    ( PORT DIA[2] (619) (461) )
                    ( PORT DIA[3] (332) (250) )
                    ( PORT DIA[4] (416) (303) )
                    ( PORT DIA[5] (666) (471) )
                    ( PORT DIA[6] (504) (343) )
                    ( PORT DIA[7] (497) (343) )
                    ( PORT DIA[8] (630) (481) )
                    ( PORT DIA[9] (610) (438) )
                    ( PORT DIA[10] (623) (470) )
                    ( PORT DIA[11] (772) (570) )
                    ( PORT DIA[12] (772) (570) )
                    ( PORT DIA[13] (772) (570) )
                    ( PORT DIA[14] (639) (482) )
                    ( PORT DIA[15] (768) (569) )
                    ( PORT DIA[16] (630) (481) )
                    ( PORT DIA[17] (772) (570) )
                    ( PORT ORCEA (725) (578) )
                    ( PORT ORCEB (566) (450) )
                    ( PORT RSTA (650) (576) )
                    ( PORT RSTB (805) (698) )
                    ( PORT WEA (2532) (2311) )
                    ( PORT WEB (569) (438) )
                    ( IOPATH CLKB DOB (2006) (2024) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge ADDRA) (posedge CLKA) (-35) (145) )
                ( SETUPHOLD (negedge ADDRA) (posedge CLKA) (8) (142) )
                ( SETUPHOLD (posedge ADDRB) (posedge CLKB) (22) (70) )
                ( SETUPHOLD (negedge ADDRB) (posedge CLKB) (118) (18) )
                ( SETUPHOLD (posedge ADDRA_HOLD) (posedge CLKA) (76) (-36) )
                ( SETUPHOLD (negedge ADDRA_HOLD) (posedge CLKA) (90) (-11) )
                ( SETUPHOLD (posedge ADDRB_HOLD) (posedge CLKB) (109) (-69) )
                ( SETUPHOLD (negedge ADDRB_HOLD) (posedge CLKB) (153) (-75) )
                ( SETUPHOLD (posedge CEA) (posedge CLKA) (85) (-38) )
                ( SETUPHOLD (negedge CEA) (posedge CLKA) (54) (-12) )
                ( SETUPHOLD (posedge CEB) (posedge CLKB) (74) (-26) )
                ( SETUPHOLD (negedge CEB) (posedge CLKB) (49) (-7) )
                ( WIDTH  (posedge CLKA) (898) )
                ( WIDTH  (negedge CLKA) (898) )
                ( WIDTH  (posedge CLKB) (898) )
                ( WIDTH  (negedge CLKB) (898) )
                ( SETUPHOLD (posedge CSA) (posedge CLKA) (82) (-42) )
                ( SETUPHOLD (negedge CSA) (posedge CLKA) (97) (-18) )
                ( SETUPHOLD (posedge CSB) (posedge CLKB) (76) (-36) )
                ( SETUPHOLD (negedge CSB) (posedge CLKB) (90) (-11) )
                ( SETUPHOLD (posedge DIA) (posedge CLKA) (-64) (117) )
                ( SETUPHOLD (negedge DIA) (posedge CLKA) (-30) (137) )
                ( SETUPHOLD (posedge RSTA) (posedge CLKA) (17) (16) )
                ( SETUPHOLD (negedge RSTA) (posedge CLKA) (18) (31) )
                ( SETUPHOLD (posedge RSTB) (posedge CLKB) (26) (8) )
                ( SETUPHOLD (negedge RSTB) (posedge CLKB) (26) (22) )
                ( SETUPHOLD (posedge WEA) (posedge CLKA) (-18) (65) )
                ( SETUPHOLD (negedge WEA) (posedge CLKA) (12) (72) )
                ( SETUPHOLD (posedge WEB) (posedge CLKB) (-14) (58) )
                ( SETUPHOLD (negedge WEB) (posedge CLKB) (13) (66) )
            )
    )

    ( CELL
        ( CELLTYPE "V_DRM18K" )
        ( INSTANCE DRM_62_104\/V_DRM18K )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT ADDRA[0] (337) (211) )
                    ( PORT ADDRA[1] (468) (299) )
                    ( PORT ADDRA[2] (337) (211) )
                    ( PORT ADDRA[3] (1111) (912) )
                    ( PORT ADDRA[4] (967) (811) )
                    ( PORT ADDRA[5] (1105) (894) )
                    ( PORT ADDRA[6] (968) (811) )
                    ( PORT ADDRA[7] (952) (811) )
                    ( PORT ADDRA[8] (939) (789) )
                    ( PORT ADDRA[9] (1242) (1001) )
                    ( PORT ADDRA[10] (942) (789) )
                    ( PORT ADDRA[11] (941) (785) )
                    ( PORT ADDRA[12] (1079) (885) )
                    ( PORT ADDRA[13] (1088) (880) )
                    ( PORT ADDRA_HOLD (620) (428) )
                    ( PORT ADDRB[0] (309) (212) )
                    ( PORT ADDRB[1] (440) (300) )
                    ( PORT ADDRB[2] (468) (299) )
                    ( PORT ADDRB[3] (468) (299) )
                    ( PORT ADDRB[4] (1108) (879) )
                    ( PORT ADDRB[5] (835) (703) )
                    ( PORT ADDRB[6] (991) (805) )
                    ( PORT ADDRB[7] (836) (708) )
                    ( PORT ADDRB[8] (819) (663) )
                    ( PORT ADDRB[9] (1302) (1023) )
                    ( PORT ADDRB[10] (964) (765) )
                    ( PORT ADDRB[11] (965) (761) )
                    ( PORT ADDRB[12] (957) (769) )
                    ( PORT ADDRB[13] (802) (635) )
                    ( PORT ADDRB_HOLD (620) (428) )
                    ( PORT CEA (269) (229) )
                    ( PORT CEB (1157) (1014) )
                    ( PORT CLKA (1860) (1836) )
                    ( PORT CLKB (1855) (1831) )
                    ( PORT CSA[0] (385) (286) )
                    ( PORT CSA[1] (385) (286) )
                    ( PORT CSA[2] (385) (286) )
                    ( PORT CSB[0] (656) (524) )
                    ( PORT CSB[1] (385) (286) )
                    ( PORT CSB[2] (656) (524) )
                    ( PORT DIA[0] (2459) (2323) )
                    ( PORT DIA[1] (2605) (2417) )
                    ( PORT DIA[2] (2838) (2637) )
                    ( PORT DIA[3] (2392) (2397) )
                    ( PORT DIA[4] (2596) (2538) )
                    ( PORT DIA[5] (2439) (2289) )
                    ( PORT DIA[6] (2482) (2315) )
                    ( PORT DIA[7] (2081) (1817) )
                    ( PORT DIA[8] (502) (347) )
                    ( PORT DIA[9] (633) (435) )
                    ( PORT DIA[10] (620) (428) )
                    ( PORT DIA[11] (620) (428) )
                    ( PORT DIA[12] (620) (428) )
                    ( PORT DIA[13] (620) (428) )
                    ( PORT DIA[14] (620) (428) )
                    ( PORT DIA[15] (459) (342) )
                    ( PORT DIA[16] (620) (428) )
                    ( PORT DIA[17] (620) (428) )
                    ( PORT ORCEA (575) (440) )
                    ( PORT ORCEB (589) (447) )
                    ( PORT RSTA (928) (776) )
                    ( PORT RSTB (812) (739) )
                    ( PORT WEA (2891) (2632) )
                    ( PORT WEB (592) (435) )
                    ( IOPATH CLKB DOB (2006) (2024) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge ADDRA) (posedge CLKA) (-35) (145) )
                ( SETUPHOLD (negedge ADDRA) (posedge CLKA) (8) (142) )
                ( SETUPHOLD (posedge ADDRB) (posedge CLKB) (22) (70) )
                ( SETUPHOLD (negedge ADDRB) (posedge CLKB) (118) (18) )
                ( SETUPHOLD (posedge ADDRA_HOLD) (posedge CLKA) (76) (-36) )
                ( SETUPHOLD (negedge ADDRA_HOLD) (posedge CLKA) (90) (-11) )
                ( SETUPHOLD (posedge ADDRB_HOLD) (posedge CLKB) (109) (-69) )
                ( SETUPHOLD (negedge ADDRB_HOLD) (posedge CLKB) (153) (-75) )
                ( SETUPHOLD (posedge CEA) (posedge CLKA) (85) (-38) )
                ( SETUPHOLD (negedge CEA) (posedge CLKA) (54) (-12) )
                ( SETUPHOLD (posedge CEB) (posedge CLKB) (74) (-26) )
                ( SETUPHOLD (negedge CEB) (posedge CLKB) (49) (-7) )
                ( WIDTH  (posedge CLKA) (898) )
                ( WIDTH  (negedge CLKA) (898) )
                ( WIDTH  (posedge CLKB) (898) )
                ( WIDTH  (negedge CLKB) (898) )
                ( SETUPHOLD (posedge CSA) (posedge CLKA) (82) (-42) )
                ( SETUPHOLD (negedge CSA) (posedge CLKA) (97) (-18) )
                ( SETUPHOLD (posedge CSB) (posedge CLKB) (76) (-36) )
                ( SETUPHOLD (negedge CSB) (posedge CLKB) (90) (-11) )
                ( SETUPHOLD (posedge DIA) (posedge CLKA) (-64) (117) )
                ( SETUPHOLD (negedge DIA) (posedge CLKA) (-30) (137) )
                ( SETUPHOLD (posedge RSTA) (posedge CLKA) (17) (16) )
                ( SETUPHOLD (negedge RSTA) (posedge CLKA) (18) (31) )
                ( SETUPHOLD (posedge RSTB) (posedge CLKB) (26) (8) )
                ( SETUPHOLD (negedge RSTB) (posedge CLKB) (26) (22) )
                ( SETUPHOLD (posedge WEA) (posedge CLKA) (-18) (65) )
                ( SETUPHOLD (negedge WEA) (posedge CLKA) (12) (72) )
                ( SETUPHOLD (posedge WEB) (posedge CLKB) (-14) (58) )
                ( SETUPHOLD (negedge WEB) (posedge CLKB) (13) (66) )
            )
    )

    ( CELL
        ( CELLTYPE "V_DRM18K" )
        ( INSTANCE DRM_62_124\/V_DRM18K )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT ADDRA[0] (755) (578) )
                    ( PORT ADDRA[1] (756) (611) )
                    ( PORT ADDRA[2] (790) (602) )
                    ( PORT ADDRA[3] (797) (604) )
                    ( PORT ADDRA[4] (585) (419) )
                    ( PORT ADDRA[5] (597) (423) )
                    ( PORT ADDRA[6] (586) (417) )
                    ( PORT ADDRA[7] (593) (458) )
                    ( PORT ADDRA[8] (594) (434) )
                    ( PORT ADDRA[9] (647) (510) )
                    ( PORT ADDRA[10] (588) (434) )
                    ( PORT ADDRA[11] (581) (432) )
                    ( PORT ADDRA[12] (748) (584) )
                    ( PORT ADDRA[13] (583) (432) )
                    ( PORT ADDRA_HOLD (607) (491) )
                    ( PORT ADDRB[0] (797) (604) )
                    ( PORT ADDRB[1] (773) (588) )
                    ( PORT ADDRB[2] (773) (588) )
                    ( PORT ADDRB[3] (705) (555) )
                    ( PORT ADDRB[4] (632) (475) )
                    ( PORT ADDRB[5] (641) (500) )
                    ( PORT ADDRB[6] (643) (527) )
                    ( PORT ADDRB[7] (989) (774) )
                    ( PORT ADDRB[8] (804) (630) )
                    ( PORT ADDRB[9] (643) (500) )
                    ( PORT ADDRB[10] (837) (611) )
                    ( PORT ADDRB[11] (644) (501) )
                    ( PORT ADDRB[12] (843) (629) )
                    ( PORT ADDRB[13] (660) (534) )
                    ( PORT ADDRB_HOLD (606) (482) )
                    ( PORT CEA (584) (506) )
                    ( PORT CEB (1897) (1696) )
                    ( PORT CLKA (1850) (1826) )
                    ( PORT CLKB (1855) (1831) )
                    ( PORT CSA[0] (689) (575) )
                    ( PORT CSA[1] (689) (575) )
                    ( PORT CSA[2] (689) (575) )
                    ( PORT CSB[0] (671) (589) )
                    ( PORT CSB[1] (689) (575) )
                    ( PORT CSB[2] (671) (589) )
                    ( PORT DIA[0] (1117) (947) )
                    ( PORT DIA[1] (1142) (1016) )
                    ( PORT DIA[2] (1286) (1081) )
                    ( PORT DIA[3] (1119) (947) )
                    ( PORT DIA[4] (1115) (950) )
                    ( PORT DIA[5] (1265) (1056) )
                    ( PORT DIA[6] (981) (862) )
                    ( PORT DIA[7] (1041) (911) )
                    ( PORT DIA[8] (631) (477) )
                    ( PORT DIA[9] (882) (760) )
                    ( PORT DIA[10] (1019) (844) )
                    ( PORT DIA[11] (880) (760) )
                    ( PORT DIA[12] (998) (841) )
                    ( PORT DIA[13] (858) (696) )
                    ( PORT DIA[14] (1006) (814) )
                    ( PORT DIA[15] (1171) (949) )
                    ( PORT DIA[16] (867) (751) )
                    ( PORT DIA[17] (771) (572) )
                    ( PORT ORCEA (727) (584) )
                    ( PORT ORCEB (731) (554) )
                    ( PORT RSTA (435) (348) )
                    ( PORT RSTB (430) (347) )
                    ( PORT WEA (1141) (1014) )
                    ( PORT WEB (592) (488) )
                    ( IOPATH CLKB DOB (2006) (2024) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge ADDRA) (posedge CLKA) (-35) (145) )
                ( SETUPHOLD (negedge ADDRA) (posedge CLKA) (8) (142) )
                ( SETUPHOLD (posedge ADDRB) (posedge CLKB) (22) (70) )
                ( SETUPHOLD (negedge ADDRB) (posedge CLKB) (118) (18) )
                ( SETUPHOLD (posedge ADDRA_HOLD) (posedge CLKA) (76) (-36) )
                ( SETUPHOLD (negedge ADDRA_HOLD) (posedge CLKA) (90) (-11) )
                ( SETUPHOLD (posedge ADDRB_HOLD) (posedge CLKB) (109) (-69) )
                ( SETUPHOLD (negedge ADDRB_HOLD) (posedge CLKB) (153) (-75) )
                ( SETUPHOLD (posedge CEA) (posedge CLKA) (85) (-38) )
                ( SETUPHOLD (negedge CEA) (posedge CLKA) (54) (-12) )
                ( SETUPHOLD (posedge CEB) (posedge CLKB) (74) (-26) )
                ( SETUPHOLD (negedge CEB) (posedge CLKB) (49) (-7) )
                ( WIDTH  (posedge CLKA) (898) )
                ( WIDTH  (negedge CLKA) (898) )
                ( WIDTH  (posedge CLKB) (898) )
                ( WIDTH  (negedge CLKB) (898) )
                ( SETUPHOLD (posedge CSA) (posedge CLKA) (82) (-42) )
                ( SETUPHOLD (negedge CSA) (posedge CLKA) (97) (-18) )
                ( SETUPHOLD (posedge CSB) (posedge CLKB) (76) (-36) )
                ( SETUPHOLD (negedge CSB) (posedge CLKB) (90) (-11) )
                ( SETUPHOLD (posedge DIA) (posedge CLKA) (-64) (117) )
                ( SETUPHOLD (negedge DIA) (posedge CLKA) (-30) (137) )
                ( SETUPHOLD (posedge RSTA) (posedge CLKA) (17) (16) )
                ( SETUPHOLD (negedge RSTA) (posedge CLKA) (18) (31) )
                ( SETUPHOLD (posedge RSTB) (posedge CLKB) (26) (8) )
                ( SETUPHOLD (negedge RSTB) (posedge CLKB) (26) (22) )
                ( SETUPHOLD (posedge WEA) (posedge CLKA) (-18) (65) )
                ( SETUPHOLD (negedge WEA) (posedge CLKA) (12) (72) )
                ( SETUPHOLD (posedge WEB) (posedge CLKB) (-14) (58) )
                ( SETUPHOLD (negedge WEB) (posedge CLKB) (13) (66) )
            )
    )

    ( CELL
        ( CELLTYPE "V_DRM18K" )
        ( INSTANCE DRM_62_144\/V_DRM18K )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT ADDRA[0] (586) (442) )
                    ( PORT ADDRA[1] (457) (341) )
                    ( PORT ADDRA[2] (593) (425) )
                    ( PORT ADDRA[3] (593) (425) )
                    ( PORT ADDRA[4] (590) (434) )
                    ( PORT ADDRA[5] (581) (431) )
                    ( PORT ADDRA[6] (601) (467) )
                    ( PORT ADDRA[7] (585) (440) )
                    ( PORT ADDRA[8] (859) (618) )
                    ( PORT ADDRA[9] (587) (418) )
                    ( PORT ADDRA[10] (584) (423) )
                    ( PORT ADDRA[11] (594) (419) )
                    ( PORT ADDRA[12] (424) (303) )
                    ( PORT ADDRA[13] (582) (424) )
                    ( PORT ADDRA_HOLD (446) (298) )
                    ( PORT ADDRB[0] (461) (348) )
                    ( PORT ADDRB[1] (597) (445) )
                    ( PORT ADDRB[2] (597) (445) )
                    ( PORT ADDRB[3] (535) (398) )
                    ( PORT ADDRB[4] (828) (597) )
                    ( PORT ADDRB[5] (489) (388) )
                    ( PORT ADDRB[6] (493) (386) )
                    ( PORT ADDRB[7] (472) (338) )
                    ( PORT ADDRB[8] (508) (378) )
                    ( PORT ADDRB[9] (471) (338) )
                    ( PORT ADDRB[10] (655) (469) )
                    ( PORT ADDRB[11] (469) (338) )
                    ( PORT ADDRB[12] (509) (376) )
                    ( PORT ADDRB[13] (470) (338) )
                    ( PORT ADDRB_HOLD (446) (298) )
                    ( PORT CEA (543) (451) )
                    ( PORT CEB (1667) (1505) )
                    ( PORT CLKA (1825) (1801) )
                    ( PORT CLKB (1830) (1806) )
                    ( PORT CSA[0] (515) (429) )
                    ( PORT CSA[1] (515) (429) )
                    ( PORT CSA[2] (515) (429) )
                    ( PORT CSB[0] (515) (429) )
                    ( PORT CSB[1] (384) (340) )
                    ( PORT CSB[2] (515) (429) )
                    ( PORT DIA[0] (1290) (1093) )
                    ( PORT DIA[1] (1166) (1007) )
                    ( PORT DIA[2] (1052) (912) )
                    ( PORT DIA[3] (1058) (900) )
                    ( PORT DIA[4] (1180) (994) )
                    ( PORT DIA[5] (1065) (911) )
                    ( PORT DIA[6] (1060) (899) )
                    ( PORT DIA[7] (1201) (1034) )
                    ( PORT DIA[8] (600) (417) )
                    ( PORT DIA[9] (1048) (920) )
                    ( PORT DIA[10] (1209) (1027) )
                    ( PORT DIA[11] (1476) (1233) )
                    ( PORT DIA[12] (1213) (1032) )
                    ( PORT DIA[13] (1354) (1113) )
                    ( PORT DIA[14] (1325) (1112) )
                    ( PORT DIA[15] (1179) (1004) )
                    ( PORT DIA[16] (1186) (993) )
                    ( PORT DIA[17] (315) (210) )
                    ( PORT ORCEA (275) (227) )
                    ( PORT ORCEB (429) (345) )
                    ( PORT RSTA (919) (758) )
                    ( PORT RSTB (685) (569) )
                    ( PORT WEA (1442) (1258) )
                    ( PORT WEB (479) (385) )
                    ( IOPATH CLKB DOB (2006) (2024) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge ADDRA) (posedge CLKA) (-35) (145) )
                ( SETUPHOLD (negedge ADDRA) (posedge CLKA) (8) (142) )
                ( SETUPHOLD (posedge ADDRB) (posedge CLKB) (22) (70) )
                ( SETUPHOLD (negedge ADDRB) (posedge CLKB) (118) (18) )
                ( SETUPHOLD (posedge ADDRA_HOLD) (posedge CLKA) (76) (-36) )
                ( SETUPHOLD (negedge ADDRA_HOLD) (posedge CLKA) (90) (-11) )
                ( SETUPHOLD (posedge ADDRB_HOLD) (posedge CLKB) (109) (-69) )
                ( SETUPHOLD (negedge ADDRB_HOLD) (posedge CLKB) (153) (-75) )
                ( SETUPHOLD (posedge CEA) (posedge CLKA) (85) (-38) )
                ( SETUPHOLD (negedge CEA) (posedge CLKA) (54) (-12) )
                ( SETUPHOLD (posedge CEB) (posedge CLKB) (74) (-26) )
                ( SETUPHOLD (negedge CEB) (posedge CLKB) (49) (-7) )
                ( WIDTH  (posedge CLKA) (898) )
                ( WIDTH  (negedge CLKA) (898) )
                ( WIDTH  (posedge CLKB) (898) )
                ( WIDTH  (negedge CLKB) (898) )
                ( SETUPHOLD (posedge CSA) (posedge CLKA) (82) (-42) )
                ( SETUPHOLD (negedge CSA) (posedge CLKA) (97) (-18) )
                ( SETUPHOLD (posedge CSB) (posedge CLKB) (76) (-36) )
                ( SETUPHOLD (negedge CSB) (posedge CLKB) (90) (-11) )
                ( SETUPHOLD (posedge DIA) (posedge CLKA) (-64) (117) )
                ( SETUPHOLD (negedge DIA) (posedge CLKA) (-30) (137) )
                ( SETUPHOLD (posedge RSTA) (posedge CLKA) (17) (16) )
                ( SETUPHOLD (negedge RSTA) (posedge CLKA) (18) (31) )
                ( SETUPHOLD (posedge RSTB) (posedge CLKB) (26) (8) )
                ( SETUPHOLD (negedge RSTB) (posedge CLKB) (26) (22) )
                ( SETUPHOLD (posedge WEA) (posedge CLKA) (-18) (65) )
                ( SETUPHOLD (negedge WEA) (posedge CLKA) (12) (72) )
                ( SETUPHOLD (posedge WEB) (posedge CLKB) (-14) (58) )
                ( SETUPHOLD (negedge WEB) (posedge CLKB) (13) (66) )
            )
    )

    ( CELL
        ( CELLTYPE "V_DRM18K" )
        ( INSTANCE DRM_62_164\/V_DRM18K )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT ADDRA[0] (725) (536) )
                    ( PORT ADDRA[1] (604) (471) )
                    ( PORT ADDRA[2] (583) (411) )
                    ( PORT ADDRA[3] (583) (411) )
                    ( PORT ADDRA[4] (764) (609) )
                    ( PORT ADDRA[5] (928) (719) )
                    ( PORT ADDRA[6] (636) (540) )
                    ( PORT ADDRA[7] (920) (714) )
                    ( PORT ADDRA[8] (755) (600) )
                    ( PORT ADDRA[9] (756) (601) )
                    ( PORT ADDRA[10] (1061) (814) )
                    ( PORT ADDRA[11] (755) (601) )
                    ( PORT ADDRA[12] (623) (512) )
                    ( PORT ADDRA[13] (634) (512) )
                    ( PORT ADDRA_HOLD (607) (418) )
                    ( PORT ADDRB[0] (451) (334) )
                    ( PORT ADDRB[1] (448) (299) )
                    ( PORT ADDRB[2] (448) (299) )
                    ( PORT ADDRB[3] (804) (636) )
                    ( PORT ADDRB[4] (800) (634) )
                    ( PORT ADDRB[5] (808) (671) )
                    ( PORT ADDRB[6] (827) (670) )
                    ( PORT ADDRB[7] (792) (639) )
                    ( PORT ADDRB[8] (954) (787) )
                    ( PORT ADDRB[9] (793) (629) )
                    ( PORT ADDRB[10] (1263) (985) )
                    ( PORT ADDRB[11] (1092) (860) )
                    ( PORT ADDRB[12] (671) (544) )
                    ( PORT ADDRB[13] (973) (756) )
                    ( PORT ADDRB_HOLD (607) (418) )
                    ( PORT CEA (383) (310) )
                    ( PORT CEB (1468) (1302) )
                    ( PORT CLKA (1800) (1776) )
                    ( PORT CLKB (1805) (1781) )
                    ( PORT CSA[0] (365) (286) )
                    ( PORT CSA[1] (365) (286) )
                    ( PORT CSA[2] (365) (286) )
                    ( PORT CSB[0] (365) (286) )
                    ( PORT CSB[1] (499) (398) )
                    ( PORT CSB[2] (365) (286) )
                    ( PORT DIA[0] (1454) (1272) )
                    ( PORT DIA[1] (1337) (1182) )
                    ( PORT DIA[2] (1328) (1194) )
                    ( PORT DIA[3] (1320) (1202) )
                    ( PORT DIA[4] (1318) (1185) )
                    ( PORT DIA[5] (1323) (1194) )
                    ( PORT DIA[6] (1467) (1267) )
                    ( PORT DIA[7] (1451) (1269) )
                    ( PORT DIA[8] (610) (435) )
                    ( PORT DIA[9] (1364) (1201) )
                    ( PORT DIA[10] (1370) (1208) )
                    ( PORT DIA[11] (1527) (1321) )
                    ( PORT DIA[12] (1516) (1314) )
                    ( PORT DIA[13] (1469) (1239) )
                    ( PORT DIA[14] (1366) (1206) )
                    ( PORT DIA[15] (1647) (1411) )
                    ( PORT DIA[16] (1394) (1208) )
                    ( PORT DIA[17] (607) (418) )
                    ( PORT ORCEA (562) (430) )
                    ( PORT ORCEB (566) (447) )
                    ( PORT RSTA (947) (797) )
                    ( PORT RSTB (927) (809) )
                    ( PORT WEA (1627) (1467) )
                    ( PORT WEB (569) (435) )
                    ( IOPATH CLKB DOB (2006) (2024) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge ADDRA) (posedge CLKA) (-35) (145) )
                ( SETUPHOLD (negedge ADDRA) (posedge CLKA) (8) (142) )
                ( SETUPHOLD (posedge ADDRB) (posedge CLKB) (22) (70) )
                ( SETUPHOLD (negedge ADDRB) (posedge CLKB) (118) (18) )
                ( SETUPHOLD (posedge ADDRA_HOLD) (posedge CLKA) (76) (-36) )
                ( SETUPHOLD (negedge ADDRA_HOLD) (posedge CLKA) (90) (-11) )
                ( SETUPHOLD (posedge ADDRB_HOLD) (posedge CLKB) (109) (-69) )
                ( SETUPHOLD (negedge ADDRB_HOLD) (posedge CLKB) (153) (-75) )
                ( SETUPHOLD (posedge CEA) (posedge CLKA) (85) (-38) )
                ( SETUPHOLD (negedge CEA) (posedge CLKA) (54) (-12) )
                ( SETUPHOLD (posedge CEB) (posedge CLKB) (74) (-26) )
                ( SETUPHOLD (negedge CEB) (posedge CLKB) (49) (-7) )
                ( WIDTH  (posedge CLKA) (898) )
                ( WIDTH  (negedge CLKA) (898) )
                ( WIDTH  (posedge CLKB) (898) )
                ( WIDTH  (negedge CLKB) (898) )
                ( SETUPHOLD (posedge CSA) (posedge CLKA) (82) (-42) )
                ( SETUPHOLD (negedge CSA) (posedge CLKA) (97) (-18) )
                ( SETUPHOLD (posedge CSB) (posedge CLKB) (76) (-36) )
                ( SETUPHOLD (negedge CSB) (posedge CLKB) (90) (-11) )
                ( SETUPHOLD (posedge DIA) (posedge CLKA) (-64) (117) )
                ( SETUPHOLD (negedge DIA) (posedge CLKA) (-30) (137) )
                ( SETUPHOLD (posedge RSTA) (posedge CLKA) (17) (16) )
                ( SETUPHOLD (negedge RSTA) (posedge CLKA) (18) (31) )
                ( SETUPHOLD (posedge RSTB) (posedge CLKB) (26) (8) )
                ( SETUPHOLD (negedge RSTB) (posedge CLKB) (26) (22) )
                ( SETUPHOLD (posedge WEA) (posedge CLKA) (-18) (65) )
                ( SETUPHOLD (negedge WEA) (posedge CLKA) (12) (72) )
                ( SETUPHOLD (posedge WEB) (posedge CLKB) (-14) (58) )
                ( SETUPHOLD (negedge WEB) (posedge CLKB) (13) (66) )
            )
    )

    ( CELL
        ( CELLTYPE "V_DDRC" )
        ( INSTANCE HMEMC_16_1\/V_DDRC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT ACLK_0 (1948) (1796) )
                    ( PORT ACLK_1 (1860) (1836) )
                    ( PORT ACLK_2 (1455) (1193) )
                    ( PORT ARADDR_0[0] (2207) (2044) )
                    ( PORT ARADDR_0[1] (2318) (2068) )
                    ( PORT ARADDR_0[2] (2297) (2141) )
                    ( PORT ARADDR_0[3] (2318) (2068) )
                    ( PORT ARADDR_0[4] (2296) (2094) )
                    ( PORT ARADDR_0[5] (2141) (1959) )
                    ( PORT ARADDR_0[6] (2296) (2094) )
                    ( PORT ARADDR_0[7] (2297) (2141) )
                    ( PORT ARADDR_0[8] (1917) (1781) )
                    ( PORT ARADDR_0[9] (2207) (2044) )
                    ( PORT ARADDR_0[10] (2084) (1870) )
                    ( PORT ARADDR_0[11] (2157) (1906) )
                    ( PORT ARADDR_0[12] (1951) (1782) )
                    ( PORT ARADDR_0[13] (2157) (1906) )
                    ( PORT ARADDR_0[14] (2084) (1870) )
                    ( PORT ARADDR_0[15] (2084) (1870) )
                    ( PORT ARADDR_0[16] (2084) (1870) )
                    ( PORT ARADDR_0[17] (2084) (1870) )
                    ( PORT ARADDR_0[18] (1720) (1605) )
                    ( PORT ARADDR_0[19] (2157) (1906) )
                    ( PORT ARADDR_0[20] (2157) (1906) )
                    ( PORT ARADDR_0[21] (2113) (1918) )
                    ( PORT ARADDR_0[22] (2157) (1906) )
                    ( PORT ARADDR_0[23] (2157) (1906) )
                    ( PORT ARADDR_0[24] (1879) (1748) )
                    ( PORT ARADDR_0[25] (2157) (1906) )
                    ( PORT ARADDR_0[26] (2113) (1918) )
                    ( PORT ARADDR_0[27] (2116) (1906) )
                    ( PORT ARADDR_0[28] (2084) (1870) )
                    ( PORT ARADDR_0[29] (2157) (1906) )
                    ( PORT ARADDR_0[30] (2084) (1870) )
                    ( PORT ARADDR_0[31] (2084) (1870) )
                    ( PORT ARADDR_1[0] (1825) (1524) )
                    ( PORT ARADDR_1[1] (1825) (1524) )
                    ( PORT ARADDR_1[2] (1806) (1525) )
                    ( PORT ARADDR_1[3] (1039) (902) )
                    ( PORT ARADDR_1[4] (877) (732) )
                    ( PORT ARADDR_1[5] (782) (643) )
                    ( PORT ARADDR_1[6] (1094) (898) )
                    ( PORT ARADDR_1[7] (1053) (837) )
                    ( PORT ARADDR_1[8] (907) (758) )
                    ( PORT ARADDR_1[9] (1245) (1033) )
                    ( PORT ARADDR_1[10] (1162) (956) )
                    ( PORT ARADDR_1[11] (1039) (883) )
                    ( PORT ARADDR_1[12] (1159) (954) )
                    ( PORT ARADDR_1[13] (1038) (881) )
                    ( PORT ARADDR_1[14] (1043) (904) )
                    ( PORT ARADDR_1[15] (1144) (970) )
                    ( PORT ARADDR_1[16] (1149) (972) )
                    ( PORT ARADDR_1[17] (1004) (903) )
                    ( PORT ARADDR_1[18] (1193) (1013) )
                    ( PORT ARADDR_1[19] (989) (793) )
                    ( PORT ARADDR_1[20] (1016) (833) )
                    ( PORT ARADDR_1[21] (999) (799) )
                    ( PORT ARADDR_1[22] (974) (847) )
                    ( PORT ARADDR_1[23] (825) (701) )
                    ( PORT ARADDR_1[24] (856) (694) )
                    ( PORT ARADDR_1[25] (833) (669) )
                    ( PORT ARADDR_1[26] (705) (569) )
                    ( PORT ARADDR_1[27] (797) (603) )
                    ( PORT ARADDR_1[28] (968) (751) )
                    ( PORT ARADDR_1[29] (822) (664) )
                    ( PORT ARADDR_1[30] (973) (752) )
                    ( PORT ARADDR_1[31] (813) (659) )
                    ( PORT ARADDR_2[0] (1309) (1078) )
                    ( PORT ARADDR_2[1] (1350) (1120) )
                    ( PORT ARADDR_2[2] (1309) (1078) )
                    ( PORT ARADDR_2[3] (1265) (1090) )
                    ( PORT ARADDR_2[4] (1268) (1078) )
                    ( PORT ARADDR_2[5] (1330) (1103) )
                    ( PORT ARADDR_2[6] (1321) (1068) )
                    ( PORT ARADDR_2[7] (1321) (1068) )
                    ( PORT ARADDR_2[8] (1321) (1068) )
                    ( PORT ARADDR_2[9] (1321) (1068) )
                    ( PORT ARADDR_2[10] (1321) (1068) )
                    ( PORT ARADDR_2[11] (1321) (1068) )
                    ( PORT ARADDR_2[12] (1321) (1068) )
                    ( PORT ARADDR_2[13] (1321) (1068) )
                    ( PORT ARADDR_2[14] (1321) (1068) )
                    ( PORT ARADDR_2[15] (1321) (1068) )
                    ( PORT ARADDR_2[16] (1321) (1068) )
                    ( PORT ARADDR_2[17] (1278) (1077) )
                    ( PORT ARADDR_2[18] (1321) (1068) )
                    ( PORT ARADDR_2[19] (1321) (1068) )
                    ( PORT ARADDR_2[20] (1321) (1068) )
                    ( PORT ARADDR_2[21] (1321) (1068) )
                    ( PORT ARADDR_2[22] (1278) (1077) )
                    ( PORT ARADDR_2[23] (1281) (1065) )
                    ( PORT ARADDR_2[24] (1321) (1068) )
                    ( PORT ARADDR_2[25] (1321) (1068) )
                    ( PORT ARADDR_2[26] (1321) (1068) )
                    ( PORT ARADDR_2[27] (1321) (1068) )
                    ( PORT ARADDR_2[28] (1321) (1068) )
                    ( PORT ARADDR_2[29] (1321) (1068) )
                    ( PORT ARADDR_2[30] (1321) (1068) )
                    ( PORT ARADDR_2[31] (1321) (1068) )
                    ( PORT ARBURST_0[0] (2084) (1870) )
                    ( PORT ARBURST_0[1] (2084) (1870) )
                    ( PORT ARBURST_1[0] (1641) (1383) )
                    ( PORT ARBURST_1[1] (1727) (1397) )
                    ( PORT ARBURST_2[0] (1321) (1068) )
                    ( PORT ARBURST_2[1] (1028) (870) )
                    ( PORT ARESET_0 (1553) (1397) )
                    ( PORT ARESET_1 (1036) (907) )
                    ( PORT ARESET_2 (536) (434) )
                    ( PORT ARID_0[0] (2141) (1959) )
                    ( PORT ARID_0[1] (2181) (1960) )
                    ( PORT ARID_0[2] (2181) (1960) )
                    ( PORT ARID_0[3] (2141) (1959) )
                    ( PORT ARID_0[4] (2136) (1946) )
                    ( PORT ARID_0[5] (2181) (1960) )
                    ( PORT ARID_0[6] (2184) (1948) )
                    ( PORT ARID_0[7] (2340) (2132) )
                    ( PORT ARID_1[0] (1806) (1525) )
                    ( PORT ARID_1[1] (1806) (1525) )
                    ( PORT ARID_1[2] (1806) (1525) )
                    ( PORT ARID_1[3] (1806) (1525) )
                    ( PORT ARID_1[4] (1806) (1525) )
                    ( PORT ARID_1[5] (1806) (1525) )
                    ( PORT ARID_1[6] (825) (793) )
                    ( PORT ARID_1[7] (1806) (1525) )
                    ( PORT ARID_2[0] (1504) (1250) )
                    ( PORT ARID_2[1] (1322) (1112) )
                    ( PORT ARID_2[2] (1330) (1103) )
                    ( PORT ARID_2[3] (1309) (1078) )
                    ( PORT ARID_2[4] (1148) (994) )
                    ( PORT ARID_2[5] (1178) (990) )
                    ( PORT ARID_2[6] (1265) (1090) )
                    ( PORT ARID_2[7] (1178) (990) )
                    ( PORT ARLEN_0[0] (2084) (1870) )
                    ( PORT ARLEN_0[1] (2157) (1906) )
                    ( PORT ARLEN_0[2] (2157) (1906) )
                    ( PORT ARLEN_0[3] (2157) (1906) )
                    ( PORT ARLEN_0[4] (2157) (1906) )
                    ( PORT ARLEN_0[5] (2157) (1906) )
                    ( PORT ARLEN_0[6] (2084) (1870) )
                    ( PORT ARLEN_0[7] (2026) (1818) )
                    ( PORT ARLEN_1[0] (683) (532) )
                    ( PORT ARLEN_1[1] (435) (353) )
                    ( PORT ARLEN_1[2] (566) (441) )
                    ( PORT ARLEN_1[3] (571) (422) )
                    ( PORT ARLEN_1[4] (501) (441) )
                    ( PORT ARLEN_1[5] (677) (513) )
                    ( PORT ARLEN_1[6] (833) (626) )
                    ( PORT ARLEN_1[7] (952) (743) )
                    ( PORT ARLEN_2[0] (1321) (1068) )
                    ( PORT ARLEN_2[1] (1321) (1068) )
                    ( PORT ARLEN_2[2] (1321) (1068) )
                    ( PORT ARLEN_2[3] (1321) (1068) )
                    ( PORT ARLEN_2[4] (1278) (1077) )
                    ( PORT ARLEN_2[5] (1321) (1068) )
                    ( PORT ARLEN_2[6] (1321) (1068) )
                    ( PORT ARLEN_2[7] (1321) (1068) )
                    ( PORT ARLOCK_0 (2113) (1918) )
                    ( PORT ARLOCK_1 (1657) (1410) )
                    ( PORT ARLOCK_2 (1161) (958) )
                    ( PORT ARPOISON_0 (2076) (1808) )
                    ( PORT ARPOISON_1 (1727) (1397) )
                    ( PORT ARPOISON_2 (1161) (958) )
                    ( PORT ARQOS_0[0] (2157) (1906) )
                    ( PORT ARQOS_0[1] (2076) (1808) )
                    ( PORT ARQOS_0[2] (2076) (1808) )
                    ( PORT ARQOS_0[3] (2076) (1808) )
                    ( PORT ARQOS_1[0] (1705) (1408) )
                    ( PORT ARQOS_1[1] (1657) (1410) )
                    ( PORT ARQOS_1[2] (1664) (1398) )
                    ( PORT ARQOS_1[3] (1705) (1408) )
                    ( PORT ARQOS_2[0] (1161) (958) )
                    ( PORT ARQOS_2[1] (1161) (958) )
                    ( PORT ARQOS_2[2] (1161) (958) )
                    ( PORT ARQOS_2[3] (1161) (958) )
                    ( PORT ARSIZE_0[0] (2113) (1918) )
                    ( PORT ARSIZE_0[1] (2026) (1818) )
                    ( PORT ARSIZE_0[2] (2084) (1870) )
                    ( PORT ARSIZE_1[0] (1509) (1306) )
                    ( PORT ARSIZE_1[1] (1596) (1395) )
                    ( PORT ARSIZE_1[2] (731) (715) )
                    ( PORT ARSIZE_2[0] (1321) (1068) )
                    ( PORT ARSIZE_2[1] (1278) (1077) )
                    ( PORT ARSIZE_2[2] (1281) (1065) )
                    ( PORT ARURGENT_0 (2076) (1808) )
                    ( PORT ARURGENT_1 (1859) (1474) )
                    ( PORT ARURGENT_2 (1161) (958) )
                    ( PORT ARVALID_0 (2116) (1906) )
                    ( PORT ARVALID_1 (698) (567) )
                    ( PORT ARVALID_2 (1161) (958) )
                    ( PORT AWADDR_0[0] (2443) (2156) )
                    ( PORT AWADDR_0[1] (2443) (2156) )
                    ( PORT AWADDR_0[2] (2443) (2156) )
                    ( PORT AWADDR_0[3] (2400) (2165) )
                    ( PORT AWADDR_0[4] (2443) (2156) )
                    ( PORT AWADDR_0[5] (2443) (2156) )
                    ( PORT AWADDR_0[6] (2443) (2156) )
                    ( PORT AWADDR_0[7] (2443) (2156) )
                    ( PORT AWADDR_0[8] (2400) (2165) )
                    ( PORT AWADDR_0[9] (2276) (2067) )
                    ( PORT AWADDR_0[10] (2443) (2156) )
                    ( PORT AWADDR_0[11] (2443) (2156) )
                    ( PORT AWADDR_0[12] (2443) (2156) )
                    ( PORT AWADDR_0[13] (2443) (2156) )
                    ( PORT AWADDR_0[14] (2443) (2156) )
                    ( PORT AWADDR_0[15] (2443) (2156) )
                    ( PORT AWADDR_0[16] (2443) (2156) )
                    ( PORT AWADDR_0[17] (2443) (2156) )
                    ( PORT AWADDR_0[18] (2443) (2156) )
                    ( PORT AWADDR_0[19] (2443) (2156) )
                    ( PORT AWADDR_0[20] (2443) (2156) )
                    ( PORT AWADDR_0[21] (2443) (2156) )
                    ( PORT AWADDR_0[22] (2400) (2165) )
                    ( PORT AWADDR_0[23] (2443) (2156) )
                    ( PORT AWADDR_0[24] (2443) (2156) )
                    ( PORT AWADDR_0[25] (2443) (2156) )
                    ( PORT AWADDR_0[26] (2443) (2156) )
                    ( PORT AWADDR_0[27] (2400) (2165) )
                    ( PORT AWADDR_0[28] (2403) (2153) )
                    ( PORT AWADDR_0[29] (2443) (2156) )
                    ( PORT AWADDR_0[30] (2263) (2012) )
                    ( PORT AWADDR_0[31] (2263) (2012) )
                    ( PORT AWADDR_1[0] (2076) (1808) )
                    ( PORT AWADDR_1[1] (2076) (1808) )
                    ( PORT AWADDR_1[2] (2076) (1808) )
                    ( PORT AWADDR_1[3] (1189) (1102) )
                    ( PORT AWADDR_1[4] (1350) (1169) )
                    ( PORT AWADDR_1[5] (1529) (1328) )
                    ( PORT AWADDR_1[6] (1357) (1160) )
                    ( PORT AWADDR_1[7] (1365) (1200) )
                    ( PORT AWADDR_1[8] (1325) (1207) )
                    ( PORT AWADDR_1[9] (1730) (1504) )
                    ( PORT AWADDR_1[10] (1844) (1645) )
                    ( PORT AWADDR_1[11] (1604) (1443) )
                    ( PORT AWADDR_1[12] (1721) (1490) )
                    ( PORT AWADDR_1[13] (1600) (1432) )
                    ( PORT AWADDR_1[14] (1695) (1492) )
                    ( PORT AWADDR_1[15] (1467) (1288) )
                    ( PORT AWADDR_1[16] (1479) (1315) )
                    ( PORT AWADDR_1[17] (1604) (1409) )
                    ( PORT AWADDR_1[18] (1713) (1457) )
                    ( PORT AWADDR_1[19] (1725) (1491) )
                    ( PORT AWADDR_1[20] (1603) (1441) )
                    ( PORT AWADDR_1[21] (1580) (1363) )
                    ( PORT AWADDR_1[22] (1686) (1495) )
                    ( PORT AWADDR_1[23] (1590) (1415) )
                    ( PORT AWADDR_1[24] (1521) (1321) )
                    ( PORT AWADDR_1[25] (1657) (1437) )
                    ( PORT AWADDR_1[26] (1612) (1345) )
                    ( PORT AWADDR_1[27] (1475) (1317) )
                    ( PORT AWADDR_1[28] (1559) (1401) )
                    ( PORT AWADDR_1[29] (1507) (1337) )
                    ( PORT AWADDR_1[30] (1514) (1330) )
                    ( PORT AWADDR_1[31] (1590) (1415) )
                    ( PORT AWADDR_2[0] (1683) (1354) )
                    ( PORT AWADDR_2[1] (1683) (1354) )
                    ( PORT AWADDR_2[2] (1683) (1354) )
                    ( PORT AWADDR_2[3] (1683) (1354) )
                    ( PORT AWADDR_2[4] (1683) (1354) )
                    ( PORT AWADDR_2[5] (1683) (1354) )
                    ( PORT AWADDR_2[6] (815) (783) )
                    ( PORT AWADDR_2[7] (1683) (1354) )
                    ( PORT AWADDR_2[8] (1683) (1354) )
                    ( PORT AWADDR_2[9] (1683) (1354) )
                    ( PORT AWADDR_2[10] (1683) (1354) )
                    ( PORT AWADDR_2[11] (1683) (1354) )
                    ( PORT AWADDR_2[12] (1683) (1354) )
                    ( PORT AWADDR_2[13] (1683) (1354) )
                    ( PORT AWADDR_2[14] (1683) (1354) )
                    ( PORT AWADDR_2[15] (1683) (1354) )
                    ( PORT AWADDR_2[16] (1683) (1354) )
                    ( PORT AWADDR_2[17] (1683) (1354) )
                    ( PORT AWADDR_2[18] (1683) (1354) )
                    ( PORT AWADDR_2[19] (1683) (1354) )
                    ( PORT AWADDR_2[20] (1683) (1354) )
                    ( PORT AWADDR_2[21] (1683) (1354) )
                    ( PORT AWADDR_2[22] (1552) (1266) )
                    ( PORT AWADDR_2[23] (815) (783) )
                    ( PORT AWADDR_2[24] (1552) (1266) )
                    ( PORT AWADDR_2[25] (1683) (1354) )
                    ( PORT AWADDR_2[26] (1683) (1354) )
                    ( PORT AWADDR_2[27] (1683) (1354) )
                    ( PORT AWADDR_2[28] (815) (783) )
                    ( PORT AWADDR_2[29] (1683) (1354) )
                    ( PORT AWADDR_2[30] (1653) (1365) )
                    ( PORT AWADDR_2[31] (1653) (1365) )
                    ( PORT AWBURST_0[0] (2263) (2012) )
                    ( PORT AWBURST_0[1] (2263) (2012) )
                    ( PORT AWBURST_1[0] (1716) (1577) )
                    ( PORT AWBURST_1[1] (2128) (1893) )
                    ( PORT AWBURST_2[0] (1653) (1365) )
                    ( PORT AWBURST_2[1] (1653) (1365) )
                    ( PORT AWID_0[0] (2443) (2156) )
                    ( PORT AWID_0[1] (2443) (2156) )
                    ( PORT AWID_0[2] (2443) (2156) )
                    ( PORT AWID_0[3] (2310) (2068) )
                    ( PORT AWID_0[4] (2443) (2156) )
                    ( PORT AWID_0[5] (2443) (2156) )
                    ( PORT AWID_0[6] (2443) (2156) )
                    ( PORT AWID_0[7] (2443) (2156) )
                    ( PORT AWID_1[0] (2076) (1808) )
                    ( PORT AWID_1[1] (2076) (1808) )
                    ( PORT AWID_1[2] (2076) (1808) )
                    ( PORT AWID_1[3] (2076) (1808) )
                    ( PORT AWID_1[4] (2076) (1808) )
                    ( PORT AWID_1[5] (2076) (1808) )
                    ( PORT AWID_1[6] (2076) (1808) )
                    ( PORT AWID_1[7] (2076) (1808) )
                    ( PORT AWID_2[0] (1618) (1417) )
                    ( PORT AWID_2[1] (731) (715) )
                    ( PORT AWID_2[2] (1727) (1397) )
                    ( PORT AWID_2[3] (1683) (1354) )
                    ( PORT AWID_2[4] (1683) (1354) )
                    ( PORT AWID_2[5] (1683) (1354) )
                    ( PORT AWID_2[6] (1683) (1354) )
                    ( PORT AWID_2[7] (1683) (1354) )
                    ( PORT AWLEN_0[0] (2263) (2012) )
                    ( PORT AWLEN_0[1] (2263) (2012) )
                    ( PORT AWLEN_0[2] (2263) (2012) )
                    ( PORT AWLEN_0[3] (2263) (2012) )
                    ( PORT AWLEN_0[4] (2263) (2012) )
                    ( PORT AWLEN_0[5] (2263) (2012) )
                    ( PORT AWLEN_0[6] (2263) (2012) )
                    ( PORT AWLEN_0[7] (2263) (2012) )
                    ( PORT AWLEN_1[0] (2112) (2033) )
                    ( PORT AWLEN_1[1] (2039) (1884) )
                    ( PORT AWLEN_1[2] (2031) (1791) )
                    ( PORT AWLEN_1[3] (1968) (1724) )
                    ( PORT AWLEN_1[4] (2170) (1903) )
                    ( PORT AWLEN_1[5] (2140) (1865) )
                    ( PORT AWLEN_1[6] (2022) (1753) )
                    ( PORT AWLEN_1[7] (2020) (1764) )
                    ( PORT AWLEN_2[0] (1653) (1365) )
                    ( PORT AWLEN_2[1] (1653) (1365) )
                    ( PORT AWLEN_2[2] (1653) (1365) )
                    ( PORT AWLEN_2[3] (1653) (1365) )
                    ( PORT AWLEN_2[4] (1653) (1365) )
                    ( PORT AWLEN_2[5] (1653) (1365) )
                    ( PORT AWLEN_2[6] (1653) (1365) )
                    ( PORT AWLEN_2[7] (1653) (1365) )
                    ( PORT AWLOCK_0 (2263) (2012) )
                    ( PORT AWLOCK_1 (2128) (1893) )
                    ( PORT AWLOCK_2 (1653) (1365) )
                    ( PORT AWPOISON_0 (2263) (2012) )
                    ( PORT AWPOISON_1 (1885) (1672) )
                    ( PORT AWPOISON_2 (1653) (1365) )
                    ( PORT AWQOS_0[0] (2222) (2012) )
                    ( PORT AWQOS_0[1] (2263) (2012) )
                    ( PORT AWQOS_0[2] (2263) (2012) )
                    ( PORT AWQOS_0[3] (2263) (2012) )
                    ( PORT AWQOS_1[0] (1997) (1791) )
                    ( PORT AWQOS_1[1] (2039) (1791) )
                    ( PORT AWQOS_1[2] (1885) (1672) )
                    ( PORT AWQOS_1[3] (1885) (1672) )
                    ( PORT AWQOS_2[0] (1613) (1362) )
                    ( PORT AWQOS_2[1] (1653) (1365) )
                    ( PORT AWQOS_2[2] (1653) (1365) )
                    ( PORT AWQOS_2[3] (1653) (1365) )
                    ( PORT AWSIZE_0[0] (2263) (2012) )
                    ( PORT AWSIZE_0[1] (2219) (2024) )
                    ( PORT AWSIZE_0[2] (2132) (1924) )
                    ( PORT AWSIZE_1[0] (1716) (1577) )
                    ( PORT AWSIZE_1[1] (1672) (1589) )
                    ( PORT AWSIZE_1[2] (1996) (1816) )
                    ( PORT AWSIZE_2[0] (1653) (1365) )
                    ( PORT AWSIZE_2[1] (1610) (1374) )
                    ( PORT AWSIZE_2[2] (1653) (1365) )
                    ( PORT AWURGENT_0 (2263) (2012) )
                    ( PORT AWURGENT_1 (1754) (1584) )
                    ( PORT AWURGENT_2 (1520) (1277) )
                    ( PORT AWVALID_0 (2092) (1941) )
                    ( PORT AWVALID_1 (1647) (1499) )
                    ( PORT AWVALID_2 (810) (778) )
                    ( PORT BREADY_0 (2184) (1948) )
                    ( PORT BREADY_1 (718) (580) )
                    ( PORT BREADY_2 (1350) (1120) )
                    ( PORT CORE_DDRC_CORE_CLK (0) (0) )
                    ( PORT CORE_DDRC_RST (712) (594) )
                    ( PORT CSYSREQ_0 (2076) (1808) )
                    ( PORT CSYSREQ_1 (1641) (1383) )
                    ( PORT CSYSREQ_2 (1161) (958) )
                    ( PORT DFI_CTRLUPD_ACK (0) (0) )
                    ( PORT DFI_INIT_COMPLETE (0) (0) )
                    ( PORT DFI_LP_ACK (0) (0) )
                    ( PORT DFI_PHYUPD_REQ (0) (0) )
                    ( PORT DFI_PHYUPD_TYPE[0] (0) (0) )
                    ( PORT DFI_PHYUPD_TYPE[1] (0) (0) )
                    ( PORT DFI_RDDATA[0] (0) (0) )
                    ( PORT DFI_RDDATA[1] (0) (0) )
                    ( PORT DFI_RDDATA[2] (0) (0) )
                    ( PORT DFI_RDDATA[3] (0) (0) )
                    ( PORT DFI_RDDATA[4] (0) (0) )
                    ( PORT DFI_RDDATA[5] (0) (0) )
                    ( PORT DFI_RDDATA[6] (0) (0) )
                    ( PORT DFI_RDDATA[7] (0) (0) )
                    ( PORT DFI_RDDATA[8] (0) (0) )
                    ( PORT DFI_RDDATA[9] (0) (0) )
                    ( PORT DFI_RDDATA[10] (0) (0) )
                    ( PORT DFI_RDDATA[11] (0) (0) )
                    ( PORT DFI_RDDATA[12] (0) (0) )
                    ( PORT DFI_RDDATA[13] (0) (0) )
                    ( PORT DFI_RDDATA[14] (0) (0) )
                    ( PORT DFI_RDDATA[15] (0) (0) )
                    ( PORT DFI_RDDATA[16] (0) (0) )
                    ( PORT DFI_RDDATA[17] (0) (0) )
                    ( PORT DFI_RDDATA[18] (0) (0) )
                    ( PORT DFI_RDDATA[19] (0) (0) )
                    ( PORT DFI_RDDATA[20] (0) (0) )
                    ( PORT DFI_RDDATA[21] (0) (0) )
                    ( PORT DFI_RDDATA[22] (0) (0) )
                    ( PORT DFI_RDDATA[23] (0) (0) )
                    ( PORT DFI_RDDATA[24] (0) (0) )
                    ( PORT DFI_RDDATA[25] (0) (0) )
                    ( PORT DFI_RDDATA[26] (0) (0) )
                    ( PORT DFI_RDDATA[27] (0) (0) )
                    ( PORT DFI_RDDATA[28] (0) (0) )
                    ( PORT DFI_RDDATA[29] (0) (0) )
                    ( PORT DFI_RDDATA[30] (0) (0) )
                    ( PORT DFI_RDDATA[31] (0) (0) )
                    ( PORT DFI_RDDATA[32] (0) (0) )
                    ( PORT DFI_RDDATA[33] (0) (0) )
                    ( PORT DFI_RDDATA[34] (0) (0) )
                    ( PORT DFI_RDDATA[35] (0) (0) )
                    ( PORT DFI_RDDATA[36] (0) (0) )
                    ( PORT DFI_RDDATA[37] (0) (0) )
                    ( PORT DFI_RDDATA[38] (0) (0) )
                    ( PORT DFI_RDDATA[39] (0) (0) )
                    ( PORT DFI_RDDATA[40] (0) (0) )
                    ( PORT DFI_RDDATA[41] (0) (0) )
                    ( PORT DFI_RDDATA[42] (0) (0) )
                    ( PORT DFI_RDDATA[43] (0) (0) )
                    ( PORT DFI_RDDATA[44] (0) (0) )
                    ( PORT DFI_RDDATA[45] (0) (0) )
                    ( PORT DFI_RDDATA[46] (0) (0) )
                    ( PORT DFI_RDDATA[47] (0) (0) )
                    ( PORT DFI_RDDATA[48] (0) (0) )
                    ( PORT DFI_RDDATA[49] (0) (0) )
                    ( PORT DFI_RDDATA[50] (0) (0) )
                    ( PORT DFI_RDDATA[51] (0) (0) )
                    ( PORT DFI_RDDATA[52] (0) (0) )
                    ( PORT DFI_RDDATA[53] (0) (0) )
                    ( PORT DFI_RDDATA[54] (0) (0) )
                    ( PORT DFI_RDDATA[55] (0) (0) )
                    ( PORT DFI_RDDATA[56] (0) (0) )
                    ( PORT DFI_RDDATA[57] (0) (0) )
                    ( PORT DFI_RDDATA[58] (0) (0) )
                    ( PORT DFI_RDDATA[59] (0) (0) )
                    ( PORT DFI_RDDATA[60] (0) (0) )
                    ( PORT DFI_RDDATA[61] (0) (0) )
                    ( PORT DFI_RDDATA[62] (0) (0) )
                    ( PORT DFI_RDDATA[63] (0) (0) )
                    ( PORT DFI_RDDATA_VALID[0] (0) (0) )
                    ( PORT DFI_RDDATA_VALID[1] (0) (0) )
                    ( PORT DFI_RDDATA_VALID[2] (0) (0) )
                    ( PORT DFI_RDDATA_VALID[3] (0) (0) )
                    ( PORT PADDR[0] (583) (422) )
                    ( PORT PADDR[1] (579) (429) )
                    ( PORT PADDR[2] (1141) (961) )
                    ( PORT PADDR[3] (1607) (1387) )
                    ( PORT PADDR[4] (1153) (1021) )
                    ( PORT PADDR[5] (1587) (1353) )
                    ( PORT PADDR[6] (1291) (1101) )
                    ( PORT PADDR[7] (1453) (1285) )
                    ( PORT PADDR[8] (1591) (1430) )
                    ( PORT PADDR[9] (1065) (885) )
                    ( PORT PADDR[10] (1638) (1396) )
                    ( PORT PADDR[11] (574) (423) )
                    ( PORT PA_WMASK[0] (757) (608) )
                    ( PORT PA_WMASK[1] (757) (608) )
                    ( PORT PA_WMASK[2] (757) (608) )
                    ( PORT PCLK (1850) (1826) )
                    ( PORT PENABLE (1153) (1021) )
                    ( PORT PRESET (914) (820) )
                    ( PORT PSEL (1148) (1016) )
                    ( PORT PWDATA[0] (1259) (1154) )
                    ( PORT PWDATA[1] (1440) (1216) )
                    ( PORT PWDATA[2] (1480) (1301) )
                    ( PORT PWDATA[3] (1407) (1203) )
                    ( PORT PWDATA[4] (1307) (1145) )
                    ( PORT PWDATA[5] (1713) (1539) )
                    ( PORT PWDATA[6] (935) (793) )
                    ( PORT PWDATA[7] (1537) (1477) )
                    ( PORT PWDATA[8] (804) (694) )
                    ( PORT PWDATA[9] (935) (789) )
                    ( PORT PWDATA[10] (1184) (1029) )
                    ( PORT PWDATA[11] (1521) (1282) )
                    ( PORT PWDATA[12] (1209) (1023) )
                    ( PORT PWDATA[13] (1036) (903) )
                    ( PORT PWDATA[14] (934) (782) )
                    ( PORT PWDATA[15] (1180) (1009) )
                    ( PORT PWDATA[16] (1364) (1147) )
                    ( PORT PWDATA[17] (1167) (1049) )
                    ( PORT PWDATA[18] (1769) (1531) )
                    ( PORT PWDATA[19] (1680) (1549) )
                    ( PORT PWDATA[20] (1197) (1004) )
                    ( PORT PWDATA[21] (1224) (1033) )
                    ( PORT PWDATA[22] (1332) (1195) )
                    ( PORT PWDATA[23] (1199) (1085) )
                    ( PORT PWDATA[24] (1898) (1709) )
                    ( PORT PWDATA[25] (1858) (1610) )
                    ( PORT PWDATA[26] (1157) (1020) )
                    ( PORT PWDATA[27] (1578) (1357) )
                    ( PORT PWDATA[28] (1645) (1554) )
                    ( PORT PWDATA[29] (1844) (1686) )
                    ( PORT PWDATA[30] (1371) (1154) )
                    ( PORT PWDATA[31] (1553) (1374) )
                    ( PORT PWRITE (1463) (1208) )
                    ( PORT RREADY_0 (2076) (1808) )
                    ( PORT RREADY_1 (874) (705) )
                    ( PORT RREADY_2 (1161) (958) )
                    ( PORT WDATA_0[0] (2263) (2012) )
                    ( PORT WDATA_0[1] (2263) (2012) )
                    ( PORT WDATA_0[2] (2263) (2012) )
                    ( PORT WDATA_0[3] (2263) (2012) )
                    ( PORT WDATA_0[4] (2263) (2012) )
                    ( PORT WDATA_0[5] (2263) (2012) )
                    ( PORT WDATA_0[6] (2263) (2012) )
                    ( PORT WDATA_0[7] (2219) (2024) )
                    ( PORT WDATA_0[8] (2263) (2012) )
                    ( PORT WDATA_0[9] (2263) (2012) )
                    ( PORT WDATA_0[10] (2263) (2012) )
                    ( PORT WDATA_0[11] (2263) (2012) )
                    ( PORT WDATA_0[12] (2219) (2024) )
                    ( PORT WDATA_0[13] (2222) (2012) )
                    ( PORT WDATA_0[14] (2263) (2012) )
                    ( PORT WDATA_0[15] (2112) (1873) )
                    ( PORT WDATA_0[16] (2112) (1873) )
                    ( PORT WDATA_0[17] (2112) (1873) )
                    ( PORT WDATA_0[18] (2112) (1873) )
                    ( PORT WDATA_0[19] (2112) (1873) )
                    ( PORT WDATA_0[20] (2112) (1873) )
                    ( PORT WDATA_0[21] (2112) (1873) )
                    ( PORT WDATA_0[22] (2112) (1873) )
                    ( PORT WDATA_0[23] (2112) (1873) )
                    ( PORT WDATA_0[24] (2112) (1873) )
                    ( PORT WDATA_0[25] (2112) (1873) )
                    ( PORT WDATA_0[26] (2068) (1885) )
                    ( PORT WDATA_0[27] (2112) (1873) )
                    ( PORT WDATA_0[28] (2112) (1873) )
                    ( PORT WDATA_0[29] (2112) (1873) )
                    ( PORT WDATA_0[30] (2112) (1873) )
                    ( PORT WDATA_0[31] (2068) (1885) )
                    ( PORT WDATA_0[32] (2071) (1873) )
                    ( PORT WDATA_0[33] (2112) (1873) )
                    ( PORT WDATA_0[34] (2112) (1873) )
                    ( PORT WDATA_0[35] (2112) (1873) )
                    ( PORT WDATA_0[36] (2112) (1873) )
                    ( PORT WDATA_0[37] (2112) (1873) )
                    ( PORT WDATA_0[38] (2112) (1873) )
                    ( PORT WDATA_0[39] (2112) (1873) )
                    ( PORT WDATA_0[40] (2112) (1873) )
                    ( PORT WDATA_0[41] (2112) (1873) )
                    ( PORT WDATA_0[42] (2112) (1873) )
                    ( PORT WDATA_0[43] (2112) (1873) )
                    ( PORT WDATA_0[44] (1981) (1785) )
                    ( PORT WDATA_0[45] (2068) (1885) )
                    ( PORT WDATA_0[46] (1981) (1785) )
                    ( PORT WDATA_0[47] (2112) (1873) )
                    ( PORT WDATA_0[48] (2112) (1873) )
                    ( PORT WDATA_0[49] (2112) (1873) )
                    ( PORT WDATA_0[50] (2068) (1885) )
                    ( PORT WDATA_0[51] (2071) (1873) )
                    ( PORT WDATA_0[52] (2112) (1873) )
                    ( PORT WDATA_0[53] (2115) (1885) )
                    ( PORT WDATA_0[54] (2115) (1885) )
                    ( PORT WDATA_0[55] (2115) (1885) )
                    ( PORT WDATA_0[56] (2115) (1885) )
                    ( PORT WDATA_0[57] (2115) (1885) )
                    ( PORT WDATA_0[58] (2115) (1885) )
                    ( PORT WDATA_0[59] (2115) (1885) )
                    ( PORT WDATA_0[60] (2115) (1885) )
                    ( PORT WDATA_0[61] (2115) (1885) )
                    ( PORT WDATA_0[62] (2115) (1885) )
                    ( PORT WDATA_0[63] (2115) (1885) )
                    ( PORT WDATA_0[64] (2072) (1894) )
                    ( PORT WDATA_0[65] (2115) (1885) )
                    ( PORT WDATA_0[66] (2115) (1885) )
                    ( PORT WDATA_0[67] (2115) (1885) )
                    ( PORT WDATA_0[68] (2115) (1885) )
                    ( PORT WDATA_0[69] (2072) (1894) )
                    ( PORT WDATA_0[70] (2075) (1882) )
                    ( PORT WDATA_0[71] (2115) (1885) )
                    ( PORT WDATA_0[72] (2115) (1885) )
                    ( PORT WDATA_0[73] (2115) (1885) )
                    ( PORT WDATA_0[74] (2115) (1885) )
                    ( PORT WDATA_0[75] (2115) (1885) )
                    ( PORT WDATA_0[76] (2115) (1885) )
                    ( PORT WDATA_0[77] (2115) (1885) )
                    ( PORT WDATA_0[78] (2115) (1885) )
                    ( PORT WDATA_0[79] (2115) (1885) )
                    ( PORT WDATA_0[80] (2115) (1885) )
                    ( PORT WDATA_0[81] (2115) (1885) )
                    ( PORT WDATA_0[82] (2115) (1885) )
                    ( PORT WDATA_0[83] (2072) (1894) )
                    ( PORT WDATA_0[84] (2115) (1885) )
                    ( PORT WDATA_0[85] (2115) (1885) )
                    ( PORT WDATA_0[86] (2115) (1885) )
                    ( PORT WDATA_0[87] (2115) (1885) )
                    ( PORT WDATA_0[88] (2115) (1885) )
                    ( PORT WDATA_0[89] (2115) (1885) )
                    ( PORT WDATA_0[90] (2115) (1885) )
                    ( PORT WDATA_0[91] (2115) (1885) )
                    ( PORT WDATA_0[92] (2115) (1885) )
                    ( PORT WDATA_0[93] (2115) (1885) )
                    ( PORT WDATA_0[94] (2115) (1885) )
                    ( PORT WDATA_0[95] (2115) (1885) )
                    ( PORT WDATA_0[96] (2115) (1885) )
                    ( PORT WDATA_0[97] (2115) (1885) )
                    ( PORT WDATA_0[98] (2115) (1885) )
                    ( PORT WDATA_0[99] (2115) (1885) )
                    ( PORT WDATA_0[100] (2072) (1894) )
                    ( PORT WDATA_0[101] (2115) (1885) )
                    ( PORT WDATA_0[102] (2115) (1885) )
                    ( PORT WDATA_0[103] (2115) (1885) )
                    ( PORT WDATA_0[104] (2115) (1885) )
                    ( PORT WDATA_0[105] (2072) (1894) )
                    ( PORT WDATA_0[106] (2075) (1882) )
                    ( PORT WDATA_0[107] (2115) (1885) )
                    ( PORT WDATA_0[108] (2115) (1885) )
                    ( PORT WDATA_0[109] (2115) (1885) )
                    ( PORT WDATA_0[110] (2115) (1885) )
                    ( PORT WDATA_0[111] (2115) (1885) )
                    ( PORT WDATA_0[112] (2115) (1885) )
                    ( PORT WDATA_0[113] (2115) (1885) )
                    ( PORT WDATA_0[114] (2115) (1885) )
                    ( PORT WDATA_0[115] (2115) (1885) )
                    ( PORT WDATA_0[116] (2115) (1885) )
                    ( PORT WDATA_0[117] (2115) (1885) )
                    ( PORT WDATA_0[118] (2115) (1885) )
                    ( PORT WDATA_0[119] (2072) (1894) )
                    ( PORT WDATA_0[120] (2115) (1885) )
                    ( PORT WDATA_0[121] (2115) (1885) )
                    ( PORT WDATA_0[122] (2115) (1885) )
                    ( PORT WDATA_0[123] (2115) (1885) )
                    ( PORT WDATA_0[124] (2072) (1894) )
                    ( PORT WDATA_0[125] (2075) (1882) )
                    ( PORT WDATA_0[126] (2115) (1885) )
                    ( PORT WDATA_0[127] (1752) (1632) )
                    ( PORT WDATA_1[0] (1492) (1314) )
                    ( PORT WDATA_1[1] (1364) (1176) )
                    ( PORT WDATA_1[2] (1517) (1310) )
                    ( PORT WDATA_1[3] (1361) (1209) )
                    ( PORT WDATA_1[4] (1704) (1487) )
                    ( PORT WDATA_1[5] (1343) (1149) )
                    ( PORT WDATA_1[6] (1356) (1209) )
                    ( PORT WDATA_1[7] (1334) (1191) )
                    ( PORT WDATA_1[8] (1167) (997) )
                    ( PORT WDATA_1[9] (1366) (1165) )
                    ( PORT WDATA_1[10] (1165) (997) )
                    ( PORT WDATA_1[11] (1310) (1091) )
                    ( PORT WDATA_1[12] (1144) (1028) )
                    ( PORT WDATA_1[13] (1168) (1054) )
                    ( PORT WDATA_1[14] (1163) (978) )
                    ( PORT WDATA_1[15] (1493) (1238) )
                    ( PORT WDATA_1[16] (1579) (1411) )
                    ( PORT WDATA_1[17] (1693) (1461) )
                    ( PORT WDATA_1[18] (1678) (1482) )
                    ( PORT WDATA_1[19] (1871) (1661) )
                    ( PORT WDATA_1[20] (1542) (1353) )
                    ( PORT WDATA_1[21] (1824) (1686) )
                    ( PORT WDATA_1[22] (1539) (1364) )
                    ( PORT WDATA_1[23] (1784) (1638) )
                    ( PORT WDATA_1[24] (1886) (1669) )
                    ( PORT WDATA_1[25] (1893) (1707) )
                    ( PORT WDATA_1[26] (2003) (1802) )
                    ( PORT WDATA_1[27] (1672) (1571) )
                    ( PORT WDATA_1[28] (1597) (1434) )
                    ( PORT WDATA_1[29] (2165) (2014) )
                    ( PORT WDATA_1[30] (1728) (1549) )
                    ( PORT WDATA_1[31] (1944) (1773) )
                    ( PORT WDATA_1[32] (1356) (1139) )
                    ( PORT WDATA_1[33] (1486) (1274) )
                    ( PORT WDATA_1[34] (1185) (1038) )
                    ( PORT WDATA_1[35] (1336) (1135) )
                    ( PORT WDATA_1[36] (1182) (1037) )
                    ( PORT WDATA_1[37] (1204) (1053) )
                    ( PORT WDATA_1[38] (1207) (1058) )
                    ( PORT WDATA_1[39] (1165) (996) )
                    ( PORT WDATA_1[40] (1007) (876) )
                    ( PORT WDATA_1[41] (1162) (998) )
                    ( PORT WDATA_1[42] (1018) (885) )
                    ( PORT WDATA_1[43] (1079) (928) )
                    ( PORT WDATA_1[44] (1174) (992) )
                    ( PORT WDATA_1[45] (1008) (837) )
                    ( PORT WDATA_1[46] (1041) (858) )
                    ( PORT WDATA_1[47] (1042) (857) )
                    ( PORT WDATA_1[48] (1341) (1210) )
                    ( PORT WDATA_1[49] (1474) (1314) )
                    ( PORT WDATA_1[50] (1486) (1295) )
                    ( PORT WDATA_1[51] (1373) (1231) )
                    ( PORT WDATA_1[52] (1366) (1177) )
                    ( PORT WDATA_1[53] (1389) (1212) )
                    ( PORT WDATA_1[54] (1360) (1174) )
                    ( PORT WDATA_1[55] (1372) (1177) )
                    ( PORT WDATA_1[56] (1685) (1474) )
                    ( PORT WDATA_1[57] (1738) (1499) )
                    ( PORT WDATA_1[58] (1886) (1668) )
                    ( PORT WDATA_1[59] (1718) (1528) )
                    ( PORT WDATA_1[60] (1574) (1379) )
                    ( PORT WDATA_1[61] (1773) (1618) )
                    ( PORT WDATA_1[62] (830) (798) )
                    ( PORT WDATA_1[63] (1640) (1527) )
                    ( PORT WDATA_2[0] (1653) (1365) )
                    ( PORT WDATA_2[1] (1653) (1365) )
                    ( PORT WDATA_2[2] (1653) (1365) )
                    ( PORT WDATA_2[3] (1653) (1365) )
                    ( PORT WDATA_2[4] (1653) (1365) )
                    ( PORT WDATA_2[5] (1653) (1365) )
                    ( PORT WDATA_2[6] (1653) (1365) )
                    ( PORT WDATA_2[7] (1610) (1374) )
                    ( PORT WDATA_2[8] (1653) (1365) )
                    ( PORT WDATA_2[9] (1653) (1365) )
                    ( PORT WDATA_2[10] (1653) (1365) )
                    ( PORT WDATA_2[11] (1653) (1365) )
                    ( PORT WDATA_2[12] (1610) (1374) )
                    ( PORT WDATA_2[13] (1613) (1362) )
                    ( PORT WDATA_2[14] (1653) (1365) )
                    ( PORT WDATA_2[15] (1496) (1193) )
                    ( PORT WDATA_2[16] (1496) (1193) )
                    ( PORT WDATA_2[17] (1496) (1193) )
                    ( PORT WDATA_2[18] (1496) (1193) )
                    ( PORT WDATA_2[19] (1496) (1193) )
                    ( PORT WDATA_2[20] (1496) (1193) )
                    ( PORT WDATA_2[21] (1496) (1193) )
                    ( PORT WDATA_2[22] (1496) (1193) )
                    ( PORT WDATA_2[23] (1352) (1109) )
                    ( PORT WDATA_2[24] (1496) (1193) )
                    ( PORT WDATA_2[25] (1496) (1193) )
                    ( PORT WDATA_2[26] (1452) (1205) )
                    ( PORT WDATA_2[27] (1496) (1193) )
                    ( PORT WDATA_2[28] (1496) (1193) )
                    ( PORT WDATA_2[29] (1496) (1193) )
                    ( PORT WDATA_2[30] (1496) (1193) )
                    ( PORT WDATA_2[31] (1452) (1205) )
                    ( PORT WDATA_2[32] (1455) (1193) )
                    ( PORT WDATA_2[33] (1496) (1193) )
                    ( PORT WDATA_2[34] (1496) (1193) )
                    ( PORT WDATA_2[35] (1496) (1193) )
                    ( PORT WDATA_2[36] (1496) (1193) )
                    ( PORT WDATA_2[37] (1496) (1193) )
                    ( PORT WDATA_2[38] (1496) (1193) )
                    ( PORT WDATA_2[39] (1496) (1193) )
                    ( PORT WDATA_2[40] (1496) (1193) )
                    ( PORT WDATA_2[41] (1496) (1193) )
                    ( PORT WDATA_2[42] (1496) (1193) )
                    ( PORT WDATA_2[43] (1496) (1193) )
                    ( PORT WDATA_2[44] (1365) (1105) )
                    ( PORT WDATA_2[45] (1452) (1205) )
                    ( PORT WDATA_2[46] (1365) (1105) )
                    ( PORT WDATA_2[47] (1496) (1193) )
                    ( PORT WDATA_2[48] (1496) (1193) )
                    ( PORT WDATA_2[49] (1496) (1193) )
                    ( PORT WDATA_2[50] (1496) (1193) )
                    ( PORT WDATA_2[51] (1151) (990) )
                    ( PORT WDATA_2[52] (1343) (1119) )
                    ( PORT WDATA_2[53] (1181) (1013) )
                    ( PORT WDATA_2[54] (1182) (1022) )
                    ( PORT WDATA_2[55] (1343) (1119) )
                    ( PORT WDATA_2[56] (1343) (1119) )
                    ( PORT WDATA_2[57] (1182) (1022) )
                    ( PORT WDATA_2[58] (1182) (1022) )
                    ( PORT WDATA_2[59] (1160) (988) )
                    ( PORT WDATA_2[60] (1181) (1013) )
                    ( PORT WDATA_2[61] (1309) (1078) )
                    ( PORT WDATA_2[62] (1265) (1090) )
                    ( PORT WDATA_2[63] (1193) (999) )
                    ( PORT WLAST_0 (1917) (1781) )
                    ( PORT WLAST_1 (1053) (922) )
                    ( PORT WLAST_2 (1322) (1112) )
                    ( PORT WSTRB_0[0] (1879) (1748) )
                    ( PORT WSTRB_0[1] (1932) (1772) )
                    ( PORT WSTRB_0[2] (1951) (1782) )
                    ( PORT WSTRB_0[3] (1879) (1748) )
                    ( PORT WSTRB_0[4] (1879) (1748) )
                    ( PORT WSTRB_0[5] (1951) (1782) )
                    ( PORT WSTRB_0[6] (1951) (1782) )
                    ( PORT WSTRB_0[7] (2103) (1855) )
                    ( PORT WSTRB_0[8] (1932) (1772) )
                    ( PORT WSTRB_0[9] (2340) (2132) )
                    ( PORT WSTRB_0[10] (2297) (2141) )
                    ( PORT WSTRB_0[11] (2340) (2132) )
                    ( PORT WSTRB_0[12] (1883) (1735) )
                    ( PORT WSTRB_0[13] (1883) (1735) )
                    ( PORT WSTRB_0[14] (1883) (1735) )
                    ( PORT WSTRB_0[15] (2297) (2141) )
                    ( PORT WSTRB_1[0] (1006) (850) )
                    ( PORT WSTRB_1[1] (1177) (971) )
                    ( PORT WSTRB_1[2] (1297) (1058) )
                    ( PORT WSTRB_1[3] (1252) (1070) )
                    ( PORT WSTRB_1[4] (1255) (1058) )
                    ( PORT WSTRB_1[5] (1002) (848) )
                    ( PORT WSTRB_1[6] (1002) (849) )
                    ( PORT WSTRB_1[7] (1174) (936) )
                    ( PORT WSTRB_2[0] (1354) (1111) )
                    ( PORT WSTRB_2[1] (1354) (1111) )
                    ( PORT WSTRB_2[2] (1354) (1111) )
                    ( PORT WSTRB_2[3] (1153) (1016) )
                    ( PORT WSTRB_2[4] (1268) (1078) )
                    ( PORT WSTRB_2[5] (1151) (990) )
                    ( PORT WSTRB_2[6] (1330) (1103) )
                    ( PORT WSTRB_2[7] (1350) (1120) )
                    ( PORT WVALID_0 (1752) (1632) )
                    ( PORT WVALID_1 (1174) (936) )
                    ( PORT WVALID_2 (1322) (1112) )
                    ( IOPATH PCLK PRDATA[1] (1761) (1761) )
                    ( IOPATH PCLK PRDATA[0] (1463) (1463) )
                    ( IOPATH PCLK PREADY (1230) (1230) )
                    ( IOPATH ACLK_1 RDATA_1[63] (1426) (1426) )
                    ( IOPATH ACLK_1 RDATA_1[62] (1367) (1367) )
                    ( IOPATH ACLK_1 RDATA_1[61] (1430) (1430) )
                    ( IOPATH ACLK_1 RDATA_1[60] (1402) (1402) )
                    ( IOPATH ACLK_1 RDATA_1[59] (1415) (1415) )
                    ( IOPATH ACLK_1 RDATA_1[58] (1420) (1420) )
                    ( IOPATH ACLK_1 RDATA_1[57] (1385) (1385) )
                    ( IOPATH ACLK_1 RDATA_1[56] (1368) (1368) )
                    ( IOPATH ACLK_1 RDATA_1[55] (1460) (1460) )
                    ( IOPATH ACLK_1 RDATA_1[54] (1416) (1416) )
                    ( IOPATH ACLK_1 RDATA_1[53] (1371) (1371) )
                    ( IOPATH ACLK_1 RDATA_1[52] (1408) (1408) )
                    ( IOPATH ACLK_1 RDATA_1[51] (1400) (1400) )
                    ( IOPATH ACLK_1 RDATA_1[50] (1420) (1420) )
                    ( IOPATH ACLK_1 RDATA_1[49] (1397) (1397) )
                    ( IOPATH ACLK_1 RDATA_1[48] (1412) (1412) )
                    ( IOPATH ACLK_1 RDATA_1[47] (1436) (1436) )
                    ( IOPATH ACLK_1 RDATA_1[46] (1391) (1391) )
                    ( IOPATH ACLK_1 RDATA_1[45] (1439) (1439) )
                    ( IOPATH ACLK_1 RDATA_1[44] (1423) (1423) )
                    ( IOPATH ACLK_1 RDATA_1[43] (1445) (1445) )
                    ( IOPATH ACLK_1 RDATA_1[42] (1434) (1434) )
                    ( IOPATH ACLK_1 RDATA_1[41] (1406) (1406) )
                    ( IOPATH ACLK_1 RDATA_1[40] (1443) (1443) )
                    ( IOPATH ACLK_1 RDATA_1[31] (1392) (1392) )
                    ( IOPATH ACLK_1 RDATA_1[30] (1405) (1405) )
                    ( IOPATH ACLK_1 RDATA_1[29] (1368) (1368) )
                    ( IOPATH ACLK_1 RDATA_1[28] (1392) (1392) )
                    ( IOPATH ACLK_1 RDATA_1[27] (1344) (1344) )
                    ( IOPATH ACLK_1 RDATA_1[26] (1440) (1440) )
                    ( IOPATH ACLK_1 RDATA_1[25] (1440) (1440) )
                    ( IOPATH ACLK_1 RDATA_1[24] (1423) (1423) )
                    ( IOPATH ACLK_1 RDATA_1[23] (1402) (1402) )
                    ( IOPATH ACLK_1 RDATA_1[22] (1434) (1434) )
                    ( IOPATH ACLK_1 RDATA_1[21] (1443) (1443) )
                    ( IOPATH ACLK_1 RDATA_1[20] (1445) (1445) )
                    ( IOPATH ACLK_1 RDATA_1[19] (1379) (1379) )
                    ( IOPATH ACLK_1 RDATA_1[18] (1441) (1441) )
                    ( IOPATH ACLK_1 RDATA_1[17] (1420) (1420) )
                    ( IOPATH ACLK_1 RDATA_1[16] (1359) (1359) )
                    ( IOPATH ACLK_1 RDATA_1[15] (1400) (1400) )
                    ( IOPATH ACLK_1 RDATA_1[14] (1424) (1424) )
                    ( IOPATH ACLK_1 RDATA_1[13] (1357) (1357) )
                    ( IOPATH ACLK_1 RDATA_1[12] (1376) (1376) )
                    ( IOPATH ACLK_1 RDATA_1[11] (1415) (1415) )
                    ( IOPATH ACLK_1 RDATA_1[10] (1413) (1413) )
                    ( IOPATH ACLK_1 RDATA_1[9] (1395) (1395) )
                    ( IOPATH ACLK_1 RDATA_1[8] (1362) (1362) )
                    ( IOPATH ACLK_1 ARREADY_1 (1087) (1087) )
                    ( IOPATH ACLK_1 AWREADY_1 (988) (988) )
                    ( IOPATH ACLK_1 BVALID_1 (730) (730) )
                    ( IOPATH ACLK_1 RLAST_1 (1338) (1338) )
                    ( IOPATH ACLK_1 RVALID_1 (784) (784) )
                    ( IOPATH ACLK_1 WREADY_1 (968) (968) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CORE_DDRC_CORE_CLK) (1680) )
                ( WIDTH  (negedge CORE_DDRC_CORE_CLK) (1680) )
                ( SETUPHOLD (posedge PSEL) (posedge PCLK) (3222) (141) )
                ( SETUPHOLD (negedge PSEL) (posedge PCLK) (3222) (141) )
                ( SETUPHOLD (posedge PENABLE) (posedge PCLK) (3248) (238) )
                ( SETUPHOLD (negedge PENABLE) (posedge PCLK) (3248) (238) )
                ( SETUPHOLD (posedge PWRITE) (posedge PCLK) (3218) (32) )
                ( SETUPHOLD (negedge PWRITE) (posedge PCLK) (3218) (32) )
                ( SETUPHOLD (posedge PWDATA[31]) (posedge PCLK) (389) (188) )
                ( SETUPHOLD (negedge PWDATA[31]) (posedge PCLK) (389) (188) )
                ( SETUPHOLD (posedge PWDATA[29]) (posedge PCLK) (565) (285) )
                ( SETUPHOLD (negedge PWDATA[29]) (posedge PCLK) (565) (285) )
                ( SETUPHOLD (posedge PWDATA[30]) (posedge PCLK) (521) (267) )
                ( SETUPHOLD (negedge PWDATA[30]) (posedge PCLK) (521) (267) )
                ( SETUPHOLD (posedge PWDATA[27]) (posedge PCLK) (488) (337) )
                ( SETUPHOLD (negedge PWDATA[27]) (posedge PCLK) (488) (337) )
                ( SETUPHOLD (posedge PWDATA[28]) (posedge PCLK) (692) (318) )
                ( SETUPHOLD (negedge PWDATA[28]) (posedge PCLK) (692) (318) )
                ( SETUPHOLD (posedge PWDATA[26]) (posedge PCLK) (543) (44) )
                ( SETUPHOLD (negedge PWDATA[26]) (posedge PCLK) (543) (44) )
                ( SETUPHOLD (posedge PWDATA[25]) (posedge PCLK) (770) (289) )
                ( SETUPHOLD (negedge PWDATA[25]) (posedge PCLK) (770) (289) )
                ( SETUPHOLD (posedge PWDATA[17]) (posedge PCLK) (569) (198) )
                ( SETUPHOLD (negedge PWDATA[17]) (posedge PCLK) (569) (198) )
                ( SETUPHOLD (posedge PWDATA[23]) (posedge PCLK) (614) (216) )
                ( SETUPHOLD (negedge PWDATA[23]) (posedge PCLK) (614) (216) )
                ( SETUPHOLD (posedge PWDATA[20]) (posedge PCLK) (730) (173) )
                ( SETUPHOLD (negedge PWDATA[20]) (posedge PCLK) (730) (173) )
                ( SETUPHOLD (posedge PWDATA[15]) (posedge PCLK) (894) (138) )
                ( SETUPHOLD (negedge PWDATA[15]) (posedge PCLK) (894) (138) )
                ( SETUPHOLD (posedge PWDATA[24]) (posedge PCLK) (454) (315) )
                ( SETUPHOLD (negedge PWDATA[24]) (posedge PCLK) (454) (315) )
                ( SETUPHOLD (posedge PWDATA[22]) (posedge PCLK) (626) (114) )
                ( SETUPHOLD (negedge PWDATA[22]) (posedge PCLK) (626) (114) )
                ( SETUPHOLD (posedge PWDATA[14]) (posedge PCLK) (809) (195) )
                ( SETUPHOLD (negedge PWDATA[14]) (posedge PCLK) (809) (195) )
                ( SETUPHOLD (posedge PWDATA[16]) (posedge PCLK) (1027) (223) )
                ( SETUPHOLD (negedge PWDATA[16]) (posedge PCLK) (1027) (223) )
                ( SETUPHOLD (posedge PWDATA[18]) (posedge PCLK) (748) (364) )
                ( SETUPHOLD (negedge PWDATA[18]) (posedge PCLK) (748) (364) )
                ( SETUPHOLD (posedge PWDATA[19]) (posedge PCLK) (651) (84) )
                ( SETUPHOLD (negedge PWDATA[19]) (posedge PCLK) (651) (84) )
                ( SETUPHOLD (posedge PWDATA[21]) (posedge PCLK) (581) (360) )
                ( SETUPHOLD (negedge PWDATA[21]) (posedge PCLK) (581) (360) )
                ( SETUPHOLD (posedge PWDATA[13]) (posedge PCLK) (913) (367) )
                ( SETUPHOLD (negedge PWDATA[13]) (posedge PCLK) (913) (367) )
                ( SETUPHOLD (posedge PWDATA[12]) (posedge PCLK) (1004) (35) )
                ( SETUPHOLD (negedge PWDATA[12]) (posedge PCLK) (1004) (35) )
                ( SETUPHOLD (posedge PWDATA[10]) (posedge PCLK) (1045) (-43) )
                ( SETUPHOLD (negedge PWDATA[10]) (posedge PCLK) (1045) (-43) )
                ( SETUPHOLD (posedge PWDATA[11]) (posedge PCLK) (934) (248) )
                ( SETUPHOLD (negedge PWDATA[11]) (posedge PCLK) (934) (248) )
                ( SETUPHOLD (posedge PWDATA[8]) (posedge PCLK) (842) (211) )
                ( SETUPHOLD (negedge PWDATA[8]) (posedge PCLK) (842) (211) )
                ( SETUPHOLD (posedge PWDATA[9]) (posedge PCLK) (813) (342) )
                ( SETUPHOLD (negedge PWDATA[9]) (posedge PCLK) (813) (342) )
                ( SETUPHOLD (posedge PWDATA[7]) (posedge PCLK) (942) (212) )
                ( SETUPHOLD (negedge PWDATA[7]) (posedge PCLK) (942) (212) )
                ( SETUPHOLD (posedge PWDATA[6]) (posedge PCLK) (1147) (-48) )
                ( SETUPHOLD (negedge PWDATA[6]) (posedge PCLK) (1147) (-48) )
                ( SETUPHOLD (posedge PWDATA[0]) (posedge PCLK) (1078) (-80) )
                ( SETUPHOLD (negedge PWDATA[0]) (posedge PCLK) (1078) (-80) )
                ( WIDTH  (posedge PCLK) (4250) )
                ( WIDTH  (negedge PCLK) (4250) )
                ( SETUPHOLD (posedge PWDATA[3]) (posedge PCLK) (1060) (117) )
                ( SETUPHOLD (negedge PWDATA[3]) (posedge PCLK) (1060) (117) )
                ( SETUPHOLD (posedge PADDR[10]) (posedge PCLK) (2004) (178) )
                ( SETUPHOLD (negedge PADDR[10]) (posedge PCLK) (2004) (178) )
                ( SETUPHOLD (posedge PWDATA[5]) (posedge PCLK) (783) (71) )
                ( SETUPHOLD (negedge PWDATA[5]) (posedge PCLK) (783) (71) )
                ( SETUPHOLD (posedge PADDR[9]) (posedge PCLK) (1805) (236) )
                ( SETUPHOLD (negedge PADDR[9]) (posedge PCLK) (1805) (236) )
                ( SETUPHOLD (posedge PADDR[11]) (posedge PCLK) (1944) (138) )
                ( SETUPHOLD (negedge PADDR[11]) (posedge PCLK) (1944) (138) )
                ( SETUPHOLD (posedge PWDATA[1]) (posedge PCLK) (882) (272) )
                ( SETUPHOLD (negedge PWDATA[1]) (posedge PCLK) (882) (272) )
                ( SETUPHOLD (posedge PWDATA[2]) (posedge PCLK) (835) (243) )
                ( SETUPHOLD (negedge PWDATA[2]) (posedge PCLK) (835) (243) )
                ( SETUPHOLD (posedge PWDATA[4]) (posedge PCLK) (912) (229) )
                ( SETUPHOLD (negedge PWDATA[4]) (posedge PCLK) (912) (229) )
                ( SETUPHOLD (posedge PADDR[8]) (posedge PCLK) (1843) (232) )
                ( SETUPHOLD (negedge PADDR[8]) (posedge PCLK) (1843) (232) )
                ( SETUPHOLD (posedge PADDR[7]) (posedge PCLK) (2033) (253) )
                ( SETUPHOLD (negedge PADDR[7]) (posedge PCLK) (2033) (253) )
                ( SETUPHOLD (posedge PADDR[5]) (posedge PCLK) (1873) (59) )
                ( SETUPHOLD (negedge PADDR[5]) (posedge PCLK) (1873) (59) )
                ( SETUPHOLD (posedge PADDR[6]) (posedge PCLK) (1792) (37) )
                ( SETUPHOLD (negedge PADDR[6]) (posedge PCLK) (1792) (37) )
                ( SETUPHOLD (posedge PADDR[3]) (posedge PCLK) (1736) (183) )
                ( SETUPHOLD (negedge PADDR[3]) (posedge PCLK) (1736) (183) )
                ( SETUPHOLD (posedge PADDR[4]) (posedge PCLK) (1855) (229) )
                ( SETUPHOLD (negedge PADDR[4]) (posedge PCLK) (1855) (229) )
                ( SETUPHOLD (posedge PADDR[2]) (posedge PCLK) (1911) (99) )
                ( SETUPHOLD (negedge PADDR[2]) (posedge PCLK) (1911) (99) )
                ( SETUPHOLD (posedge PADDR[1]) (posedge PCLK) (1900) (-109) )
                ( SETUPHOLD (negedge PADDR[1]) (posedge PCLK) (1900) (-109) )
                ( SETUPHOLD (posedge PADDR[0]) (posedge PCLK) (1727) (-67) )
                ( SETUPHOLD (negedge PADDR[0]) (posedge PCLK) (1727) (-67) )
                ( SETUPHOLD (posedge ARURGENT_2) (posedge ACLK_2) (785) (76) )
                ( SETUPHOLD (negedge ARURGENT_2) (posedge ACLK_2) (785) (76) )
                ( SETUPHOLD (posedge RREADY_2) (posedge ACLK_2) (2453) (-137) )
                ( SETUPHOLD (negedge RREADY_2) (posedge ACLK_2) (2453) (-137) )
                ( SETUPHOLD (posedge CSYSREQ_2) (posedge ACLK_2) (572) (78) )
                ( SETUPHOLD (negedge CSYSREQ_2) (posedge ACLK_2) (572) (78) )
                ( SETUPHOLD (posedge ARPOISON_2) (posedge ACLK_2) (1123) (103) )
                ( SETUPHOLD (negedge ARPOISON_2) (posedge ACLK_2) (1123) (103) )
                ( SETUPHOLD (posedge ARQOS_2[3]) (posedge ACLK_2) (2528) (118) )
                ( SETUPHOLD (negedge ARQOS_2[3]) (posedge ACLK_2) (2528) (118) )
                ( SETUPHOLD (posedge ARQOS_2[1]) (posedge ACLK_2) (2348) (108) )
                ( SETUPHOLD (negedge ARQOS_2[1]) (posedge ACLK_2) (2348) (108) )
                ( SETUPHOLD (posedge ARQOS_2[2]) (posedge ACLK_2) (2490) (117) )
                ( SETUPHOLD (negedge ARQOS_2[2]) (posedge ACLK_2) (2490) (117) )
                ( SETUPHOLD (posedge ARVALID_2) (posedge ACLK_2) (4806) (103) )
                ( SETUPHOLD (negedge ARVALID_2) (posedge ACLK_2) (4806) (103) )
                ( SETUPHOLD (posedge ARQOS_2[0]) (posedge ACLK_2) (2544) (77) )
                ( SETUPHOLD (negedge ARQOS_2[0]) (posedge ACLK_2) (2544) (77) )
                ( SETUPHOLD (posedge ARBURST_2[1]) (posedge ACLK_2) (1526) (-75) )
                ( SETUPHOLD (negedge ARBURST_2[1]) (posedge ACLK_2) (1526) (-75) )
                ( SETUPHOLD (posedge ARLEN_2[4]) (posedge ACLK_2) (1708) (20) )
                ( SETUPHOLD (negedge ARLEN_2[4]) (posedge ACLK_2) (1708) (20) )
                ( SETUPHOLD (posedge ARLEN_2[7]) (posedge ACLK_2) (2029) (123) )
                ( SETUPHOLD (negedge ARLEN_2[7]) (posedge ACLK_2) (2029) (123) )
                ( SETUPHOLD (posedge ARLEN_2[2]) (posedge ACLK_2) (2171) (52) )
                ( SETUPHOLD (negedge ARLEN_2[2]) (posedge ACLK_2) (2171) (52) )
                ( SETUPHOLD (posedge ARBURST_2[0]) (posedge ACLK_2) (1430) (-46) )
                ( SETUPHOLD (negedge ARBURST_2[0]) (posedge ACLK_2) (1430) (-46) )
                ( SETUPHOLD (posedge ARSIZE_2[1]) (posedge ACLK_2) (2741) (38) )
                ( SETUPHOLD (negedge ARSIZE_2[1]) (posedge ACLK_2) (2741) (38) )
                ( SETUPHOLD (posedge ARLEN_2[1]) (posedge ACLK_2) (1889) (120) )
                ( SETUPHOLD (negedge ARLEN_2[1]) (posedge ACLK_2) (1889) (120) )
                ( SETUPHOLD (posedge ARLEN_2[3]) (posedge ACLK_2) (1763) (122) )
                ( SETUPHOLD (negedge ARLEN_2[3]) (posedge ACLK_2) (1763) (122) )
                ( SETUPHOLD (posedge ARLEN_2[5]) (posedge ACLK_2) (2130) (142) )
                ( SETUPHOLD (negedge ARLEN_2[5]) (posedge ACLK_2) (2130) (142) )
                ( SETUPHOLD (posedge ARLEN_2[6]) (posedge ACLK_2) (2066) (91) )
                ( SETUPHOLD (negedge ARLEN_2[6]) (posedge ACLK_2) (2066) (91) )
                ( SETUPHOLD (posedge ARSIZE_2[0]) (posedge ACLK_2) (2748) (107) )
                ( SETUPHOLD (negedge ARSIZE_2[0]) (posedge ACLK_2) (2748) (107) )
                ( SETUPHOLD (posedge ARLEN_2[0]) (posedge ACLK_2) (2108) (108) )
                ( SETUPHOLD (negedge ARLEN_2[0]) (posedge ACLK_2) (2108) (108) )
                ( SETUPHOLD (posedge ARADDR_2[31]) (posedge ACLK_2) (1317) (114) )
                ( SETUPHOLD (negedge ARADDR_2[31]) (posedge ACLK_2) (1317) (114) )
                ( SETUPHOLD (posedge ARADDR_2[29]) (posedge ACLK_2) (1362) (109) )
                ( SETUPHOLD (negedge ARADDR_2[29]) (posedge ACLK_2) (1362) (109) )
                ( SETUPHOLD (posedge ARADDR_2[30]) (posedge ACLK_2) (1267) (100) )
                ( SETUPHOLD (negedge ARADDR_2[30]) (posedge ACLK_2) (1267) (100) )
                ( SETUPHOLD (posedge ARADDR_2[27]) (posedge ACLK_2) (1371) (124) )
                ( SETUPHOLD (negedge ARADDR_2[27]) (posedge ACLK_2) (1371) (124) )
                ( SETUPHOLD (posedge ARADDR_2[28]) (posedge ACLK_2) (1196) (135) )
                ( SETUPHOLD (negedge ARADDR_2[28]) (posedge ACLK_2) (1196) (135) )
                ( SETUPHOLD (posedge ARADDR_2[26]) (posedge ACLK_2) (1339) (134) )
                ( SETUPHOLD (negedge ARADDR_2[26]) (posedge ACLK_2) (1339) (134) )
                ( SETUPHOLD (posedge ARADDR_2[25]) (posedge ACLK_2) (1337) (101) )
                ( SETUPHOLD (negedge ARADDR_2[25]) (posedge ACLK_2) (1337) (101) )
                ( SETUPHOLD (posedge ARADDR_2[17]) (posedge ACLK_2) (1285) (92) )
                ( SETUPHOLD (negedge ARADDR_2[17]) (posedge ACLK_2) (1285) (92) )
                ( SETUPHOLD (posedge ARADDR_2[23]) (posedge ACLK_2) (1302) (111) )
                ( SETUPHOLD (negedge ARADDR_2[23]) (posedge ACLK_2) (1302) (111) )
                ( SETUPHOLD (posedge ARADDR_2[20]) (posedge ACLK_2) (1177) (104) )
                ( SETUPHOLD (negedge ARADDR_2[20]) (posedge ACLK_2) (1177) (104) )
                ( SETUPHOLD (posedge ARADDR_2[15]) (posedge ACLK_2) (1286) (103) )
                ( SETUPHOLD (negedge ARADDR_2[15]) (posedge ACLK_2) (1286) (103) )
                ( SETUPHOLD (posedge ARADDR_2[24]) (posedge ACLK_2) (1291) (115) )
                ( SETUPHOLD (negedge ARADDR_2[24]) (posedge ACLK_2) (1291) (115) )
                ( SETUPHOLD (posedge ARADDR_2[22]) (posedge ACLK_2) (1041) (110) )
                ( SETUPHOLD (negedge ARADDR_2[22]) (posedge ACLK_2) (1041) (110) )
                ( SETUPHOLD (posedge ARADDR_2[14]) (posedge ACLK_2) (980) (105) )
                ( SETUPHOLD (negedge ARADDR_2[14]) (posedge ACLK_2) (980) (105) )
                ( SETUPHOLD (posedge ARADDR_2[16]) (posedge ACLK_2) (1163) (106) )
                ( SETUPHOLD (negedge ARADDR_2[16]) (posedge ACLK_2) (1163) (106) )
                ( SETUPHOLD (posedge ARADDR_2[18]) (posedge ACLK_2) (1288) (100) )
                ( SETUPHOLD (negedge ARADDR_2[18]) (posedge ACLK_2) (1288) (100) )
                ( SETUPHOLD (posedge ARADDR_2[19]) (posedge ACLK_2) (1037) (86) )
                ( SETUPHOLD (negedge ARADDR_2[19]) (posedge ACLK_2) (1037) (86) )
                ( SETUPHOLD (posedge ARADDR_2[21]) (posedge ACLK_2) (1233) (77) )
                ( SETUPHOLD (negedge ARADDR_2[21]) (posedge ACLK_2) (1233) (77) )
                ( SETUPHOLD (posedge ARADDR_2[13]) (posedge ACLK_2) (1294) (100) )
                ( SETUPHOLD (negedge ARADDR_2[13]) (posedge ACLK_2) (1294) (100) )
                ( SETUPHOLD (posedge ARADDR_2[12]) (posedge ACLK_2) (1384) (93) )
                ( SETUPHOLD (negedge ARADDR_2[12]) (posedge ACLK_2) (1384) (93) )
                ( SETUPHOLD (posedge ARADDR_2[10]) (posedge ACLK_2) (1710) (110) )
                ( SETUPHOLD (negedge ARADDR_2[10]) (posedge ACLK_2) (1710) (110) )
                ( SETUPHOLD (posedge ARADDR_2[11]) (posedge ACLK_2) (1309) (99) )
                ( SETUPHOLD (negedge ARADDR_2[11]) (posedge ACLK_2) (1309) (99) )
                ( SETUPHOLD (posedge ARADDR_2[8]) (posedge ACLK_2) (1817) (131) )
                ( SETUPHOLD (negedge ARADDR_2[8]) (posedge ACLK_2) (1817) (131) )
                ( SETUPHOLD (posedge ARADDR_2[9]) (posedge ACLK_2) (1871) (106) )
                ( SETUPHOLD (negedge ARADDR_2[9]) (posedge ACLK_2) (1871) (106) )
                ( SETUPHOLD (posedge ARADDR_2[7]) (posedge ACLK_2) (2129) (111) )
                ( SETUPHOLD (negedge ARADDR_2[7]) (posedge ACLK_2) (2129) (111) )
                ( SETUPHOLD (posedge ARADDR_2[6]) (posedge ACLK_2) (2100) (90) )
                ( SETUPHOLD (negedge ARADDR_2[6]) (posedge ACLK_2) (2100) (90) )
                ( SETUPHOLD (posedge ARID_2[6]) (posedge ACLK_2) (1217) (75) )
                ( SETUPHOLD (negedge ARID_2[6]) (posedge ACLK_2) (1217) (75) )
                ( SETUPHOLD (posedge ARADDR_2[4]) (posedge ACLK_2) (2241) (113) )
                ( SETUPHOLD (negedge ARADDR_2[4]) (posedge ACLK_2) (2241) (113) )
                ( SETUPHOLD (posedge ARADDR_2[1]) (posedge ACLK_2) (2355) (96) )
                ( SETUPHOLD (negedge ARADDR_2[1]) (posedge ACLK_2) (2355) (96) )
                ( SETUPHOLD (posedge ARID_2[4]) (posedge ACLK_2) (1444) (72) )
                ( SETUPHOLD (negedge ARID_2[4]) (posedge ACLK_2) (1444) (72) )
                ( SETUPHOLD (posedge ARADDR_2[5]) (posedge ACLK_2) (2383) (80) )
                ( SETUPHOLD (negedge ARADDR_2[5]) (posedge ACLK_2) (2383) (80) )
                ( SETUPHOLD (posedge ARADDR_2[3]) (posedge ACLK_2) (2225) (120) )
                ( SETUPHOLD (negedge ARADDR_2[3]) (posedge ACLK_2) (2225) (120) )
                ( SETUPHOLD (posedge ARID_2[3]) (posedge ACLK_2) (1264) (106) )
                ( SETUPHOLD (negedge ARID_2[3]) (posedge ACLK_2) (1264) (106) )
                ( SETUPHOLD (posedge ARID_2[5]) (posedge ACLK_2) (1397) (62) )
                ( SETUPHOLD (negedge ARID_2[5]) (posedge ACLK_2) (1397) (62) )
                ( SETUPHOLD (posedge ARID_2[7]) (posedge ACLK_2) (1254) (117) )
                ( SETUPHOLD (negedge ARID_2[7]) (posedge ACLK_2) (1254) (117) )
                ( SETUPHOLD (posedge ARADDR_2[0]) (posedge ACLK_2) (2460) (-7) )
                ( SETUPHOLD (negedge ARADDR_2[0]) (posedge ACLK_2) (2460) (-7) )
                ( SETUPHOLD (posedge ARADDR_2[2]) (posedge ACLK_2) (2409) (97) )
                ( SETUPHOLD (negedge ARADDR_2[2]) (posedge ACLK_2) (2409) (97) )
                ( SETUPHOLD (posedge ARID_2[2]) (posedge ACLK_2) (1246) (103) )
                ( SETUPHOLD (negedge ARID_2[2]) (posedge ACLK_2) (1246) (103) )
                ( SETUPHOLD (posedge ARID_2[1]) (posedge ACLK_2) (1294) (87) )
                ( SETUPHOLD (negedge ARID_2[1]) (posedge ACLK_2) (1294) (87) )
                ( SETUPHOLD (posedge BREADY_2) (posedge ACLK_2) (2226) (-177) )
                ( SETUPHOLD (negedge BREADY_2) (posedge ACLK_2) (2226) (-177) )
                ( SETUPHOLD (posedge ARID_2[0]) (posedge ACLK_2) (1453) (72) )
                ( SETUPHOLD (negedge ARID_2[0]) (posedge ACLK_2) (1453) (72) )
                ( SETUPHOLD (posedge WLAST_2) (posedge ACLK_2) (617) (45) )
                ( SETUPHOLD (negedge WLAST_2) (posedge ACLK_2) (617) (45) )
                ( SETUPHOLD (posedge WVALID_2) (posedge ACLK_2) (803) (129) )
                ( SETUPHOLD (negedge WVALID_2) (posedge ACLK_2) (803) (129) )
                ( SETUPHOLD (posedge WSTRB_2[7]) (posedge ACLK_2) (448) (98) )
                ( SETUPHOLD (negedge WSTRB_2[7]) (posedge ACLK_2) (448) (98) )
                ( SETUPHOLD (posedge WSTRB_2[6]) (posedge ACLK_2) (417) (111) )
                ( SETUPHOLD (negedge WSTRB_2[6]) (posedge ACLK_2) (417) (111) )
                ( SETUPHOLD (posedge WDATA_2[62]) (posedge ACLK_2) (423) (100) )
                ( SETUPHOLD (negedge WDATA_2[62]) (posedge ACLK_2) (423) (100) )
                ( SETUPHOLD (posedge WSTRB_2[4]) (posedge ACLK_2) (453) (99) )
                ( SETUPHOLD (negedge WSTRB_2[4]) (posedge ACLK_2) (453) (99) )
                ( SETUPHOLD (posedge WSTRB_2[1]) (posedge ACLK_2) (453) (103) )
                ( SETUPHOLD (negedge WSTRB_2[1]) (posedge ACLK_2) (453) (103) )
                ( SETUPHOLD (posedge WDATA_2[60]) (posedge ACLK_2) (401) (99) )
                ( SETUPHOLD (negedge WDATA_2[60]) (posedge ACLK_2) (401) (99) )
                ( SETUPHOLD (posedge WSTRB_2[5]) (posedge ACLK_2) (461) (99) )
                ( SETUPHOLD (negedge WSTRB_2[5]) (posedge ACLK_2) (461) (99) )
                ( SETUPHOLD (posedge WSTRB_2[3]) (posedge ACLK_2) (439) (116) )
                ( SETUPHOLD (negedge WSTRB_2[3]) (posedge ACLK_2) (439) (116) )
                ( SETUPHOLD (posedge WDATA_2[59]) (posedge ACLK_2) (507) (101) )
                ( SETUPHOLD (negedge WDATA_2[59]) (posedge ACLK_2) (507) (101) )
                ( SETUPHOLD (posedge WDATA_2[61]) (posedge ACLK_2) (440) (97) )
                ( SETUPHOLD (negedge WDATA_2[61]) (posedge ACLK_2) (440) (97) )
                ( SETUPHOLD (posedge WDATA_2[63]) (posedge ACLK_2) (547) (58) )
                ( SETUPHOLD (negedge WDATA_2[63]) (posedge ACLK_2) (547) (58) )
                ( SETUPHOLD (posedge WSTRB_2[0]) (posedge ACLK_2) (393) (90) )
                ( SETUPHOLD (negedge WSTRB_2[0]) (posedge ACLK_2) (393) (90) )
                ( SETUPHOLD (posedge WSTRB_2[2]) (posedge ACLK_2) (522) (108) )
                ( SETUPHOLD (negedge WSTRB_2[2]) (posedge ACLK_2) (522) (108) )
                ( SETUPHOLD (posedge WDATA_2[58]) (posedge ACLK_2) (636) (111) )
                ( SETUPHOLD (negedge WDATA_2[58]) (posedge ACLK_2) (636) (111) )
                ( SETUPHOLD (posedge WDATA_2[57]) (posedge ACLK_2) (567) (64) )
                ( SETUPHOLD (negedge WDATA_2[57]) (posedge ACLK_2) (567) (64) )
                ( SETUPHOLD (posedge WDATA_2[55]) (posedge ACLK_2) (426) (103) )
                ( SETUPHOLD (negedge WDATA_2[55]) (posedge ACLK_2) (426) (103) )
                ( SETUPHOLD (posedge WDATA_2[56]) (posedge ACLK_2) (602) (0) )
                ( SETUPHOLD (negedge WDATA_2[56]) (posedge ACLK_2) (602) (0) )
                ( SETUPHOLD (posedge WDATA_2[53]) (posedge ACLK_2) (602) (35) )
                ( SETUPHOLD (negedge WDATA_2[53]) (posedge ACLK_2) (602) (35) )
                ( SETUPHOLD (posedge WDATA_2[54]) (posedge ACLK_2) (471) (115) )
                ( SETUPHOLD (negedge WDATA_2[54]) (posedge ACLK_2) (471) (115) )
                ( SETUPHOLD (posedge WDATA_2[52]) (posedge ACLK_2) (441) (106) )
                ( SETUPHOLD (negedge WDATA_2[52]) (posedge ACLK_2) (441) (106) )
                ( SETUPHOLD (posedge WDATA_2[51]) (posedge ACLK_2) (473) (99) )
                ( SETUPHOLD (negedge WDATA_2[51]) (posedge ACLK_2) (473) (99) )
                ( SETUPHOLD (posedge WDATA_2[45]) (posedge ACLK_2) (417) (106) )
                ( SETUPHOLD (negedge WDATA_2[45]) (posedge ACLK_2) (417) (106) )
                ( WIDTH  (posedge ACLK_2) (3500) )
                ( WIDTH  (negedge ACLK_2) (3500) )
                ( SETUPHOLD (posedge WDATA_2[48]) (posedge ACLK_2) (411) (110) )
                ( SETUPHOLD (negedge WDATA_2[48]) (posedge ACLK_2) (411) (110) )
                ( SETUPHOLD (posedge WDATA_2[43]) (posedge ACLK_2) (636) (102) )
                ( SETUPHOLD (negedge WDATA_2[43]) (posedge ACLK_2) (636) (102) )
                ( SETUPHOLD (posedge WDATA_2[50]) (posedge ACLK_2) (412) (97) )
                ( SETUPHOLD (negedge WDATA_2[50]) (posedge ACLK_2) (412) (97) )
                ( SETUPHOLD (posedge WDATA_2[42]) (posedge ACLK_2) (629) (46) )
                ( SETUPHOLD (negedge WDATA_2[42]) (posedge ACLK_2) (629) (46) )
                ( SETUPHOLD (posedge WDATA_2[44]) (posedge ACLK_2) (433) (121) )
                ( SETUPHOLD (negedge WDATA_2[44]) (posedge ACLK_2) (433) (121) )
                ( SETUPHOLD (posedge WDATA_2[46]) (posedge ACLK_2) (431) (97) )
                ( SETUPHOLD (negedge WDATA_2[46]) (posedge ACLK_2) (431) (97) )
                ( SETUPHOLD (posedge WDATA_2[47]) (posedge ACLK_2) (423) (107) )
                ( SETUPHOLD (negedge WDATA_2[47]) (posedge ACLK_2) (423) (107) )
                ( SETUPHOLD (posedge WDATA_2[49]) (posedge ACLK_2) (388) (124) )
                ( SETUPHOLD (negedge WDATA_2[49]) (posedge ACLK_2) (388) (124) )
                ( SETUPHOLD (posedge WDATA_2[41]) (posedge ACLK_2) (485) (66) )
                ( SETUPHOLD (negedge WDATA_2[41]) (posedge ACLK_2) (485) (66) )
                ( SETUPHOLD (posedge WDATA_2[40]) (posedge ACLK_2) (378) (99) )
                ( SETUPHOLD (negedge WDATA_2[40]) (posedge ACLK_2) (378) (99) )
                ( SETUPHOLD (posedge WDATA_2[38]) (posedge ACLK_2) (423) (86) )
                ( SETUPHOLD (negedge WDATA_2[38]) (posedge ACLK_2) (423) (86) )
                ( SETUPHOLD (posedge WDATA_2[39]) (posedge ACLK_2) (405) (108) )
                ( SETUPHOLD (negedge WDATA_2[39]) (posedge ACLK_2) (405) (108) )
                ( SETUPHOLD (posedge WDATA_2[36]) (posedge ACLK_2) (409) (108) )
                ( SETUPHOLD (negedge WDATA_2[36]) (posedge ACLK_2) (409) (108) )
                ( SETUPHOLD (posedge WDATA_2[37]) (posedge ACLK_2) (382) (111) )
                ( SETUPHOLD (negedge WDATA_2[37]) (posedge ACLK_2) (382) (111) )
                ( SETUPHOLD (posedge WDATA_2[35]) (posedge ACLK_2) (405) (120) )
                ( SETUPHOLD (negedge WDATA_2[35]) (posedge ACLK_2) (405) (120) )
                ( SETUPHOLD (posedge WDATA_2[34]) (posedge ACLK_2) (471) (108) )
                ( SETUPHOLD (negedge WDATA_2[34]) (posedge ACLK_2) (471) (108) )
                ( SETUPHOLD (posedge WDATA_2[26]) (posedge ACLK_2) (387) (102) )
                ( SETUPHOLD (negedge WDATA_2[26]) (posedge ACLK_2) (387) (102) )
                ( SETUPHOLD (posedge WDATA_2[32]) (posedge ACLK_2) (515) (78) )
                ( SETUPHOLD (negedge WDATA_2[32]) (posedge ACLK_2) (515) (78) )
                ( SETUPHOLD (posedge WDATA_2[29]) (posedge ACLK_2) (382) (105) )
                ( SETUPHOLD (negedge WDATA_2[29]) (posedge ACLK_2) (382) (105) )
                ( SETUPHOLD (posedge WDATA_2[24]) (posedge ACLK_2) (426) (103) )
                ( SETUPHOLD (negedge WDATA_2[24]) (posedge ACLK_2) (426) (103) )
                ( SETUPHOLD (posedge WDATA_2[33]) (posedge ACLK_2) (513) (40) )
                ( SETUPHOLD (negedge WDATA_2[33]) (posedge ACLK_2) (513) (40) )
                ( SETUPHOLD (posedge WDATA_2[31]) (posedge ACLK_2) (423) (104) )
                ( SETUPHOLD (negedge WDATA_2[31]) (posedge ACLK_2) (423) (104) )
                ( SETUPHOLD (posedge WDATA_2[23]) (posedge ACLK_2) (450) (67) )
                ( SETUPHOLD (negedge WDATA_2[23]) (posedge ACLK_2) (450) (67) )
                ( SETUPHOLD (posedge WDATA_2[25]) (posedge ACLK_2) (405) (103) )
                ( SETUPHOLD (negedge WDATA_2[25]) (posedge ACLK_2) (405) (103) )
                ( SETUPHOLD (posedge WDATA_2[27]) (posedge ACLK_2) (388) (120) )
                ( SETUPHOLD (negedge WDATA_2[27]) (posedge ACLK_2) (388) (120) )
                ( SETUPHOLD (posedge WDATA_2[28]) (posedge ACLK_2) (435) (76) )
                ( SETUPHOLD (negedge WDATA_2[28]) (posedge ACLK_2) (435) (76) )
                ( SETUPHOLD (posedge WDATA_2[30]) (posedge ACLK_2) (393) (100) )
                ( SETUPHOLD (negedge WDATA_2[30]) (posedge ACLK_2) (393) (100) )
                ( SETUPHOLD (posedge WDATA_2[22]) (posedge ACLK_2) (415) (115) )
                ( SETUPHOLD (negedge WDATA_2[22]) (posedge ACLK_2) (415) (115) )
                ( SETUPHOLD (posedge WDATA_2[21]) (posedge ACLK_2) (587) (11) )
                ( SETUPHOLD (negedge WDATA_2[21]) (posedge ACLK_2) (587) (11) )
                ( SETUPHOLD (posedge WDATA_2[19]) (posedge ACLK_2) (414) (97) )
                ( SETUPHOLD (negedge WDATA_2[19]) (posedge ACLK_2) (414) (97) )
                ( SETUPHOLD (posedge WDATA_2[20]) (posedge ACLK_2) (497) (51) )
                ( SETUPHOLD (negedge WDATA_2[20]) (posedge ACLK_2) (497) (51) )
                ( SETUPHOLD (posedge WDATA_2[17]) (posedge ACLK_2) (541) (44) )
                ( SETUPHOLD (negedge WDATA_2[17]) (posedge ACLK_2) (541) (44) )
                ( SETUPHOLD (posedge WDATA_2[18]) (posedge ACLK_2) (478) (46) )
                ( SETUPHOLD (negedge WDATA_2[18]) (posedge ACLK_2) (478) (46) )
                ( SETUPHOLD (posedge WDATA_2[16]) (posedge ACLK_2) (431) (84) )
                ( SETUPHOLD (negedge WDATA_2[16]) (posedge ACLK_2) (431) (84) )
                ( SETUPHOLD (posedge WDATA_2[15]) (posedge ACLK_2) (505) (94) )
                ( SETUPHOLD (negedge WDATA_2[15]) (posedge ACLK_2) (505) (94) )
                ( SETUPHOLD (posedge WDATA_2[7]) (posedge ACLK_2) (625) (-43) )
                ( SETUPHOLD (negedge WDATA_2[7]) (posedge ACLK_2) (625) (-43) )
                ( SETUPHOLD (posedge WDATA_2[13]) (posedge ACLK_2) (567) (48) )
                ( SETUPHOLD (negedge WDATA_2[13]) (posedge ACLK_2) (567) (48) )
                ( SETUPHOLD (posedge WDATA_2[10]) (posedge ACLK_2) (486) (68) )
                ( SETUPHOLD (negedge WDATA_2[10]) (posedge ACLK_2) (486) (68) )
                ( SETUPHOLD (posedge WDATA_2[5]) (posedge ACLK_2) (375) (101) )
                ( SETUPHOLD (negedge WDATA_2[5]) (posedge ACLK_2) (375) (101) )
                ( SETUPHOLD (posedge WDATA_2[14]) (posedge ACLK_2) (567) (26) )
                ( SETUPHOLD (negedge WDATA_2[14]) (posedge ACLK_2) (567) (26) )
                ( SETUPHOLD (posedge WDATA_2[12]) (posedge ACLK_2) (578) (4) )
                ( SETUPHOLD (negedge WDATA_2[12]) (posedge ACLK_2) (578) (4) )
                ( SETUPHOLD (posedge WDATA_2[4]) (posedge ACLK_2) (586) (37) )
                ( SETUPHOLD (negedge WDATA_2[4]) (posedge ACLK_2) (586) (37) )
                ( SETUPHOLD (posedge WDATA_2[6]) (posedge ACLK_2) (499) (20) )
                ( SETUPHOLD (negedge WDATA_2[6]) (posedge ACLK_2) (499) (20) )
                ( SETUPHOLD (posedge WDATA_2[8]) (posedge ACLK_2) (471) (61) )
                ( SETUPHOLD (negedge WDATA_2[8]) (posedge ACLK_2) (471) (61) )
                ( SETUPHOLD (posedge WDATA_2[9]) (posedge ACLK_2) (358) (121) )
                ( SETUPHOLD (negedge WDATA_2[9]) (posedge ACLK_2) (358) (121) )
                ( SETUPHOLD (posedge WDATA_2[11]) (posedge ACLK_2) (525) (30) )
                ( SETUPHOLD (negedge WDATA_2[11]) (posedge ACLK_2) (525) (30) )
                ( SETUPHOLD (posedge WDATA_2[3]) (posedge ACLK_2) (481) (71) )
                ( SETUPHOLD (negedge WDATA_2[3]) (posedge ACLK_2) (481) (71) )
                ( SETUPHOLD (posedge WDATA_2[2]) (posedge ACLK_2) (384) (113) )
                ( SETUPHOLD (negedge WDATA_2[2]) (posedge ACLK_2) (384) (113) )
                ( SETUPHOLD (posedge WDATA_2[0]) (posedge ACLK_2) (502) (65) )
                ( SETUPHOLD (negedge WDATA_2[0]) (posedge ACLK_2) (502) (65) )
                ( SETUPHOLD (posedge WDATA_2[1]) (posedge ACLK_2) (540) (33) )
                ( SETUPHOLD (negedge WDATA_2[1]) (posedge ACLK_2) (540) (33) )
                ( SETUPHOLD (posedge AWURGENT_2) (posedge ACLK_2) (465) (90) )
                ( SETUPHOLD (negedge AWURGENT_2) (posedge ACLK_2) (465) (90) )
                ( SETUPHOLD (posedge AWPOISON_2) (posedge ACLK_2) (920) (88) )
                ( SETUPHOLD (negedge AWPOISON_2) (posedge ACLK_2) (920) (88) )
                ( SETUPHOLD (posedge AWQOS_2[3]) (posedge ACLK_2) (2379) (120) )
                ( SETUPHOLD (negedge AWQOS_2[3]) (posedge ACLK_2) (2379) (120) )
                ( SETUPHOLD (posedge AWQOS_2[2]) (posedge ACLK_2) (2366) (117) )
                ( SETUPHOLD (negedge AWQOS_2[2]) (posedge ACLK_2) (2366) (117) )
                ( SETUPHOLD (posedge AWSIZE_2[1]) (posedge ACLK_2) (2224) (55) )
                ( SETUPHOLD (negedge AWSIZE_2[1]) (posedge ACLK_2) (2224) (55) )
                ( SETUPHOLD (posedge AWQOS_2[0]) (posedge ACLK_2) (2289) (113) )
                ( SETUPHOLD (negedge AWQOS_2[0]) (posedge ACLK_2) (2289) (113) )
                ( SETUPHOLD (posedge AWBURST_2[1]) (posedge ACLK_2) (1372) (37) )
                ( SETUPHOLD (negedge AWBURST_2[1]) (posedge ACLK_2) (1372) (37) )
                ( SETUPHOLD (posedge AWLEN_2[7]) (posedge ACLK_2) (1915) (119) )
                ( SETUPHOLD (negedge AWLEN_2[7]) (posedge ACLK_2) (1915) (119) )
                ( SETUPHOLD (posedge AWQOS_2[1]) (posedge ACLK_2) (2140) (117) )
                ( SETUPHOLD (negedge AWQOS_2[1]) (posedge ACLK_2) (2140) (117) )
                ( SETUPHOLD (posedge AWVALID_2) (posedge ACLK_2) (4503) (136) )
                ( SETUPHOLD (negedge AWVALID_2) (posedge ACLK_2) (4503) (136) )
                ( SETUPHOLD (posedge AWLEN_2[6]) (posedge ACLK_2) (1946) (136) )
                ( SETUPHOLD (negedge AWLEN_2[6]) (posedge ACLK_2) (1946) (136) )
                ( SETUPHOLD (posedge AWSIZE_2[0]) (posedge ACLK_2) (2287) (87) )
                ( SETUPHOLD (negedge AWSIZE_2[0]) (posedge ACLK_2) (2287) (87) )
                ( SETUPHOLD (posedge AWBURST_2[0]) (posedge ACLK_2) (1346) (76) )
                ( SETUPHOLD (negedge AWBURST_2[0]) (posedge ACLK_2) (1346) (76) )
                ( SETUPHOLD (posedge AWLEN_2[5]) (posedge ACLK_2) (2072) (110) )
                ( SETUPHOLD (negedge AWLEN_2[5]) (posedge ACLK_2) (2072) (110) )
                ( SETUPHOLD (posedge AWLEN_2[4]) (posedge ACLK_2) (2179) (110) )
                ( SETUPHOLD (negedge AWLEN_2[4]) (posedge ACLK_2) (2179) (110) )
                ( SETUPHOLD (posedge AWLEN_2[2]) (posedge ACLK_2) (2424) (97) )
                ( SETUPHOLD (negedge AWLEN_2[2]) (posedge ACLK_2) (2424) (97) )
                ( SETUPHOLD (posedge AWLEN_2[3]) (posedge ACLK_2) (2313) (102) )
                ( SETUPHOLD (negedge AWLEN_2[3]) (posedge ACLK_2) (2313) (102) )
                ( SETUPHOLD (posedge AWLEN_2[0]) (posedge ACLK_2) (2604) (123) )
                ( SETUPHOLD (negedge AWLEN_2[0]) (posedge ACLK_2) (2604) (123) )
                ( SETUPHOLD (posedge AWLEN_2[1]) (posedge ACLK_2) (2559) (83) )
                ( SETUPHOLD (negedge AWLEN_2[1]) (posedge ACLK_2) (2559) (83) )
                ( SETUPHOLD (posedge AWADDR_2[31]) (posedge ACLK_2) (858) (79) )
                ( SETUPHOLD (negedge AWADDR_2[31]) (posedge ACLK_2) (858) (79) )
                ( SETUPHOLD (posedge AWADDR_2[30]) (posedge ACLK_2) (876) (77) )
                ( SETUPHOLD (negedge AWADDR_2[30]) (posedge ACLK_2) (876) (77) )
                ( SETUPHOLD (posedge AWADDR_2[23]) (posedge ACLK_2) (785) (123) )
                ( SETUPHOLD (negedge AWADDR_2[23]) (posedge ACLK_2) (785) (123) )
                ( SETUPHOLD (posedge AWADDR_2[26]) (posedge ACLK_2) (792) (134) )
                ( SETUPHOLD (negedge AWADDR_2[26]) (posedge ACLK_2) (792) (134) )
                ( SETUPHOLD (posedge AWADDR_2[21]) (posedge ACLK_2) (782) (107) )
                ( SETUPHOLD (negedge AWADDR_2[21]) (posedge ACLK_2) (782) (107) )
                ( SETUPHOLD (posedge AWADDR_2[29]) (posedge ACLK_2) (734) (124) )
                ( SETUPHOLD (negedge AWADDR_2[29]) (posedge ACLK_2) (734) (124) )
                ( SETUPHOLD (posedge AWADDR_2[28]) (posedge ACLK_2) (813) (114) )
                ( SETUPHOLD (negedge AWADDR_2[28]) (posedge ACLK_2) (813) (114) )
                ( SETUPHOLD (posedge AWADDR_2[20]) (posedge ACLK_2) (868) (114) )
                ( SETUPHOLD (negedge AWADDR_2[20]) (posedge ACLK_2) (868) (114) )
                ( SETUPHOLD (posedge AWADDR_2[22]) (posedge ACLK_2) (847) (121) )
                ( SETUPHOLD (negedge AWADDR_2[22]) (posedge ACLK_2) (847) (121) )
                ( SETUPHOLD (posedge AWADDR_2[24]) (posedge ACLK_2) (790) (130) )
                ( SETUPHOLD (negedge AWADDR_2[24]) (posedge ACLK_2) (790) (130) )
                ( SETUPHOLD (posedge AWADDR_2[25]) (posedge ACLK_2) (809) (127) )
                ( SETUPHOLD (negedge AWADDR_2[25]) (posedge ACLK_2) (809) (127) )
                ( SETUPHOLD (posedge AWADDR_2[27]) (posedge ACLK_2) (826) (130) )
                ( SETUPHOLD (negedge AWADDR_2[27]) (posedge ACLK_2) (826) (130) )
                ( SETUPHOLD (posedge AWADDR_2[19]) (posedge ACLK_2) (819) (109) )
                ( SETUPHOLD (negedge AWADDR_2[19]) (posedge ACLK_2) (819) (109) )
                ( SETUPHOLD (posedge AWADDR_2[18]) (posedge ACLK_2) (835) (127) )
                ( SETUPHOLD (negedge AWADDR_2[18]) (posedge ACLK_2) (835) (127) )
                ( SETUPHOLD (posedge AWADDR_2[16]) (posedge ACLK_2) (800) (119) )
                ( SETUPHOLD (negedge AWADDR_2[16]) (posedge ACLK_2) (800) (119) )
                ( SETUPHOLD (posedge AWADDR_2[17]) (posedge ACLK_2) (829) (129) )
                ( SETUPHOLD (negedge AWADDR_2[17]) (posedge ACLK_2) (829) (129) )
                ( SETUPHOLD (posedge AWADDR_2[14]) (posedge ACLK_2) (861) (125) )
                ( SETUPHOLD (negedge AWADDR_2[14]) (posedge ACLK_2) (861) (125) )
                ( SETUPHOLD (posedge AWADDR_2[15]) (posedge ACLK_2) (860) (114) )
                ( SETUPHOLD (negedge AWADDR_2[15]) (posedge ACLK_2) (860) (114) )
                ( SETUPHOLD (posedge AWADDR_2[13]) (posedge ACLK_2) (808) (125) )
                ( SETUPHOLD (negedge AWADDR_2[13]) (posedge ACLK_2) (808) (125) )
                ( SETUPHOLD (posedge AWADDR_2[12]) (posedge ACLK_2) (798) (121) )
                ( SETUPHOLD (negedge AWADDR_2[12]) (posedge ACLK_2) (798) (121) )
                ( SETUPHOLD (posedge AWADDR_2[6]) (posedge ACLK_2) (1821) (19) )
                ( SETUPHOLD (negedge AWADDR_2[6]) (posedge ACLK_2) (1821) (19) )
                ( SETUPHOLD (posedge AWADDR_2[9]) (posedge ACLK_2) (1412) (129) )
                ( SETUPHOLD (negedge AWADDR_2[9]) (posedge ACLK_2) (1412) (129) )
                ( SETUPHOLD (posedge AWADDR_2[4]) (posedge ACLK_2) (1797) (109) )
                ( SETUPHOLD (negedge AWADDR_2[4]) (posedge ACLK_2) (1797) (109) )
                ( SETUPHOLD (posedge AWADDR_2[11]) (posedge ACLK_2) (827) (102) )
                ( SETUPHOLD (negedge AWADDR_2[11]) (posedge ACLK_2) (827) (102) )
                ( SETUPHOLD (posedge AWADDR_2[3]) (posedge ACLK_2) (1869) (119) )
                ( SETUPHOLD (negedge AWADDR_2[3]) (posedge ACLK_2) (1869) (119) )
                ( SETUPHOLD (posedge AWADDR_2[5]) (posedge ACLK_2) (1750) (101) )
                ( SETUPHOLD (negedge AWADDR_2[5]) (posedge ACLK_2) (1750) (101) )
                ( SETUPHOLD (posedge AWADDR_2[7]) (posedge ACLK_2) (1655) (87) )
                ( SETUPHOLD (negedge AWADDR_2[7]) (posedge ACLK_2) (1655) (87) )
                ( SETUPHOLD (posedge AWADDR_2[8]) (posedge ACLK_2) (1488) (82) )
                ( SETUPHOLD (negedge AWADDR_2[8]) (posedge ACLK_2) (1488) (82) )
                ( SETUPHOLD (posedge AWADDR_2[10]) (posedge ACLK_2) (1390) (121) )
                ( SETUPHOLD (negedge AWADDR_2[10]) (posedge ACLK_2) (1390) (121) )
                ( SETUPHOLD (posedge AWADDR_2[2]) (posedge ACLK_2) (2030) (49) )
                ( SETUPHOLD (negedge AWADDR_2[2]) (posedge ACLK_2) (2030) (49) )
                ( SETUPHOLD (posedge AWADDR_2[1]) (posedge ACLK_2) (1950) (107) )
                ( SETUPHOLD (negedge AWADDR_2[1]) (posedge ACLK_2) (1950) (107) )
                ( SETUPHOLD (posedge AWID_2[7]) (posedge ACLK_2) (799) (133) )
                ( SETUPHOLD (negedge AWID_2[7]) (posedge ACLK_2) (799) (133) )
                ( SETUPHOLD (posedge AWADDR_2[0]) (posedge ACLK_2) (1958) (1) )
                ( SETUPHOLD (negedge AWADDR_2[0]) (posedge ACLK_2) (1958) (1) )
                ( SETUPHOLD (posedge AWID_2[5]) (posedge ACLK_2) (812) (60) )
                ( SETUPHOLD (negedge AWID_2[5]) (posedge ACLK_2) (812) (60) )
                ( SETUPHOLD (posedge AWID_2[6]) (posedge ACLK_2) (723) (71) )
                ( SETUPHOLD (negedge AWID_2[6]) (posedge ACLK_2) (723) (71) )
                ( SETUPHOLD (posedge AWID_2[4]) (posedge ACLK_2) (808) (123) )
                ( SETUPHOLD (negedge AWID_2[4]) (posedge ACLK_2) (808) (123) )
                ( SETUPHOLD (posedge AWID_2[3]) (posedge ACLK_2) (792) (60) )
                ( SETUPHOLD (negedge AWID_2[3]) (posedge ACLK_2) (792) (60) )
                ( SETUPHOLD (posedge AWID_2[1]) (posedge ACLK_2) (745) (122) )
                ( SETUPHOLD (negedge AWID_2[1]) (posedge ACLK_2) (745) (122) )
                ( SETUPHOLD (posedge ARURGENT_1) (posedge ACLK_1) (440) (109) )
                ( SETUPHOLD (negedge ARURGENT_1) (posedge ACLK_1) (440) (109) )
                ( SETUPHOLD (posedge AWID_2[2]) (posedge ACLK_2) (770) (130) )
                ( SETUPHOLD (negedge AWID_2[2]) (posedge ACLK_2) (770) (130) )
                ( SETUPHOLD (posedge AWID_2[0]) (posedge ACLK_2) (788) (112) )
                ( SETUPHOLD (negedge AWID_2[0]) (posedge ACLK_2) (788) (112) )
                ( SETUPHOLD (posedge RREADY_1) (posedge ACLK_1) (1702) (19) )
                ( SETUPHOLD (negedge RREADY_1) (posedge ACLK_1) (1702) (19) )
                ( SETUPHOLD (posedge CSYSREQ_1) (posedge ACLK_1) (456) (112) )
                ( SETUPHOLD (negedge CSYSREQ_1) (posedge ACLK_1) (456) (112) )
                ( SETUPHOLD (posedge ARPOISON_1) (posedge ACLK_1) (927) (109) )
                ( SETUPHOLD (negedge ARPOISON_1) (posedge ACLK_1) (927) (109) )
                ( SETUPHOLD (posedge ARQOS_1[3]) (posedge ACLK_1) (2420) (128) )
                ( SETUPHOLD (negedge ARQOS_1[3]) (posedge ACLK_1) (2420) (128) )
                ( SETUPHOLD (posedge ARQOS_1[1]) (posedge ACLK_1) (2224) (137) )
                ( SETUPHOLD (negedge ARQOS_1[1]) (posedge ACLK_1) (2224) (137) )
                ( SETUPHOLD (posedge ARQOS_1[2]) (posedge ACLK_1) (2418) (131) )
                ( SETUPHOLD (negedge ARQOS_1[2]) (posedge ACLK_1) (2418) (131) )
                ( SETUPHOLD (posedge ARVALID_1) (posedge ACLK_1) (4568) (141) )
                ( SETUPHOLD (negedge ARVALID_1) (posedge ACLK_1) (4568) (141) )
                ( SETUPHOLD (posedge ARQOS_1[0]) (posedge ACLK_1) (2364) (136) )
                ( SETUPHOLD (negedge ARQOS_1[0]) (posedge ACLK_1) (2364) (136) )
                ( SETUPHOLD (posedge ARBURST_1[1]) (posedge ACLK_1) (1364) (-100) )
                ( SETUPHOLD (negedge ARBURST_1[1]) (posedge ACLK_1) (1364) (-100) )
                ( SETUPHOLD (posedge ARLEN_1[4]) (posedge ACLK_1) (1876) (14) )
                ( SETUPHOLD (negedge ARLEN_1[4]) (posedge ACLK_1) (1876) (14) )
                ( SETUPHOLD (posedge ARLEN_1[7]) (posedge ACLK_1) (1982) (116) )
                ( SETUPHOLD (negedge ARLEN_1[7]) (posedge ACLK_1) (1982) (116) )
                ( SETUPHOLD (posedge ARLEN_1[2]) (posedge ACLK_1) (1942) (49) )
                ( SETUPHOLD (negedge ARLEN_1[2]) (posedge ACLK_1) (1942) (49) )
                ( SETUPHOLD (posedge ARBURST_1[0]) (posedge ACLK_1) (1363) (-65) )
                ( SETUPHOLD (negedge ARBURST_1[0]) (posedge ACLK_1) (1363) (-65) )
                ( SETUPHOLD (posedge ARSIZE_1[1]) (posedge ACLK_1) (2637) (41) )
                ( SETUPHOLD (negedge ARSIZE_1[1]) (posedge ACLK_1) (2637) (41) )
                ( SETUPHOLD (posedge ARLEN_1[1]) (posedge ACLK_1) (1973) (134) )
                ( SETUPHOLD (negedge ARLEN_1[1]) (posedge ACLK_1) (1973) (134) )
                ( SETUPHOLD (posedge ARLEN_1[3]) (posedge ACLK_1) (1788) (108) )
                ( SETUPHOLD (negedge ARLEN_1[3]) (posedge ACLK_1) (1788) (108) )
                ( SETUPHOLD (posedge ARLEN_1[5]) (posedge ACLK_1) (1956) (125) )
                ( SETUPHOLD (negedge ARLEN_1[5]) (posedge ACLK_1) (1956) (125) )
                ( SETUPHOLD (posedge ARLEN_1[6]) (posedge ACLK_1) (1922) (84) )
                ( SETUPHOLD (negedge ARLEN_1[6]) (posedge ACLK_1) (1922) (84) )
                ( SETUPHOLD (posedge ARSIZE_1[0]) (posedge ACLK_1) (2639) (129) )
                ( SETUPHOLD (negedge ARSIZE_1[0]) (posedge ACLK_1) (2639) (129) )
                ( SETUPHOLD (posedge ARLEN_1[0]) (posedge ACLK_1) (1978) (137) )
                ( SETUPHOLD (negedge ARLEN_1[0]) (posedge ACLK_1) (1978) (137) )
                ( SETUPHOLD (posedge ARADDR_1[31]) (posedge ACLK_1) (1020) (130) )
                ( SETUPHOLD (negedge ARADDR_1[31]) (posedge ACLK_1) (1020) (130) )
                ( SETUPHOLD (posedge ARADDR_1[29]) (posedge ACLK_1) (973) (128) )
                ( SETUPHOLD (negedge ARADDR_1[29]) (posedge ACLK_1) (973) (128) )
                ( SETUPHOLD (posedge ARADDR_1[30]) (posedge ACLK_1) (974) (116) )
                ( SETUPHOLD (negedge ARADDR_1[30]) (posedge ACLK_1) (974) (116) )
                ( SETUPHOLD (posedge ARADDR_1[27]) (posedge ACLK_1) (966) (113) )
                ( SETUPHOLD (negedge ARADDR_1[27]) (posedge ACLK_1) (966) (113) )
                ( SETUPHOLD (posedge ARADDR_1[28]) (posedge ACLK_1) (1006) (113) )
                ( SETUPHOLD (negedge ARADDR_1[28]) (posedge ACLK_1) (1006) (113) )
                ( SETUPHOLD (posedge ARADDR_1[26]) (posedge ACLK_1) (1006) (127) )
                ( SETUPHOLD (negedge ARADDR_1[26]) (posedge ACLK_1) (1006) (127) )
                ( SETUPHOLD (posedge ARADDR_1[25]) (posedge ACLK_1) (1013) (121) )
                ( SETUPHOLD (negedge ARADDR_1[25]) (posedge ACLK_1) (1013) (121) )
                ( SETUPHOLD (posedge ARADDR_1[17]) (posedge ACLK_1) (1027) (120) )
                ( SETUPHOLD (negedge ARADDR_1[17]) (posedge ACLK_1) (1027) (120) )
                ( SETUPHOLD (posedge ARADDR_1[23]) (posedge ACLK_1) (939) (139) )
                ( SETUPHOLD (negedge ARADDR_1[23]) (posedge ACLK_1) (939) (139) )
                ( SETUPHOLD (posedge ARADDR_1[20]) (posedge ACLK_1) (923) (122) )
                ( SETUPHOLD (negedge ARADDR_1[20]) (posedge ACLK_1) (923) (122) )
                ( SETUPHOLD (posedge ARADDR_1[15]) (posedge ACLK_1) (915) (111) )
                ( SETUPHOLD (negedge ARADDR_1[15]) (posedge ACLK_1) (915) (111) )
                ( SETUPHOLD (posedge ARADDR_1[24]) (posedge ACLK_1) (918) (133) )
                ( SETUPHOLD (negedge ARADDR_1[24]) (posedge ACLK_1) (918) (133) )
                ( SETUPHOLD (posedge ARADDR_1[22]) (posedge ACLK_1) (905) (132) )
                ( SETUPHOLD (negedge ARADDR_1[22]) (posedge ACLK_1) (905) (132) )
                ( SETUPHOLD (posedge ARADDR_1[14]) (posedge ACLK_1) (948) (118) )
                ( SETUPHOLD (negedge ARADDR_1[14]) (posedge ACLK_1) (948) (118) )
                ( SETUPHOLD (posedge ARADDR_1[16]) (posedge ACLK_1) (960) (109) )
                ( SETUPHOLD (negedge ARADDR_1[16]) (posedge ACLK_1) (960) (109) )
                ( SETUPHOLD (posedge ARADDR_1[18]) (posedge ACLK_1) (997) (108) )
                ( SETUPHOLD (negedge ARADDR_1[18]) (posedge ACLK_1) (997) (108) )
                ( SETUPHOLD (posedge ARADDR_1[19]) (posedge ACLK_1) (923) (125) )
                ( SETUPHOLD (negedge ARADDR_1[19]) (posedge ACLK_1) (923) (125) )
                ( SETUPHOLD (posedge ARADDR_1[21]) (posedge ACLK_1) (928) (128) )
                ( SETUPHOLD (negedge ARADDR_1[21]) (posedge ACLK_1) (928) (128) )
                ( SETUPHOLD (posedge ARADDR_1[13]) (posedge ACLK_1) (934) (100) )
                ( SETUPHOLD (negedge ARADDR_1[13]) (posedge ACLK_1) (934) (100) )
                ( SETUPHOLD (posedge ARADDR_1[12]) (posedge ACLK_1) (961) (100) )
                ( SETUPHOLD (negedge ARADDR_1[12]) (posedge ACLK_1) (961) (100) )
                ( SETUPHOLD (posedge ARADDR_1[10]) (posedge ACLK_1) (1543) (136) )
                ( SETUPHOLD (negedge ARADDR_1[10]) (posedge ACLK_1) (1543) (136) )
                ( SETUPHOLD (posedge ARADDR_1[11]) (posedge ACLK_1) (911) (111) )
                ( SETUPHOLD (negedge ARADDR_1[11]) (posedge ACLK_1) (911) (111) )
                ( SETUPHOLD (posedge ARADDR_1[8]) (posedge ACLK_1) (1756) (130) )
                ( SETUPHOLD (negedge ARADDR_1[8]) (posedge ACLK_1) (1756) (130) )
                ( SETUPHOLD (posedge ARADDR_1[9]) (posedge ACLK_1) (1590) (127) )
                ( SETUPHOLD (negedge ARADDR_1[9]) (posedge ACLK_1) (1590) (127) )
                ( SETUPHOLD (posedge ARADDR_1[7]) (posedge ACLK_1) (2085) (115) )
                ( SETUPHOLD (negedge ARADDR_1[7]) (posedge ACLK_1) (2085) (115) )
                ( SETUPHOLD (posedge ARADDR_1[6]) (posedge ACLK_1) (1983) (103) )
                ( SETUPHOLD (negedge ARADDR_1[6]) (posedge ACLK_1) (1983) (103) )
                ( SETUPHOLD (posedge ARID_1[6]) (posedge ACLK_1) (867) (126) )
                ( SETUPHOLD (negedge ARID_1[6]) (posedge ACLK_1) (867) (126) )
                ( SETUPHOLD (posedge ARADDR_1[4]) (posedge ACLK_1) (2142) (108) )
                ( SETUPHOLD (negedge ARADDR_1[4]) (posedge ACLK_1) (2142) (108) )
                ( SETUPHOLD (posedge ARADDR_1[1]) (posedge ACLK_1) (2178) (95) )
                ( SETUPHOLD (negedge ARADDR_1[1]) (posedge ACLK_1) (2178) (95) )
                ( SETUPHOLD (posedge ARID_1[4]) (posedge ACLK_1) (870) (131) )
                ( SETUPHOLD (negedge ARID_1[4]) (posedge ACLK_1) (870) (131) )
                ( SETUPHOLD (posedge ARADDR_1[5]) (posedge ACLK_1) (2239) (105) )
                ( SETUPHOLD (negedge ARADDR_1[5]) (posedge ACLK_1) (2239) (105) )
                ( SETUPHOLD (posedge ARADDR_1[3]) (posedge ACLK_1) (2159) (134) )
                ( SETUPHOLD (negedge ARADDR_1[3]) (posedge ACLK_1) (2159) (134) )
                ( SETUPHOLD (posedge ARID_1[3]) (posedge ACLK_1) (991) (135) )
                ( SETUPHOLD (negedge ARID_1[3]) (posedge ACLK_1) (991) (135) )
                ( SETUPHOLD (posedge ARID_1[5]) (posedge ACLK_1) (950) (124) )
                ( SETUPHOLD (negedge ARID_1[5]) (posedge ACLK_1) (950) (124) )
                ( SETUPHOLD (posedge ARID_1[7]) (posedge ACLK_1) (897) (128) )
                ( SETUPHOLD (negedge ARID_1[7]) (posedge ACLK_1) (897) (128) )
                ( SETUPHOLD (posedge ARADDR_1[0]) (posedge ACLK_1) (2192) (12) )
                ( SETUPHOLD (negedge ARADDR_1[0]) (posedge ACLK_1) (2192) (12) )
                ( SETUPHOLD (posedge ARADDR_1[2]) (posedge ACLK_1) (2191) (117) )
                ( SETUPHOLD (negedge ARADDR_1[2]) (posedge ACLK_1) (2191) (117) )
                ( SETUPHOLD (posedge ARID_1[2]) (posedge ACLK_1) (963) (127) )
                ( SETUPHOLD (negedge ARID_1[2]) (posedge ACLK_1) (963) (127) )
                ( SETUPHOLD (posedge ARID_1[1]) (posedge ACLK_1) (863) (79) )
                ( SETUPHOLD (negedge ARID_1[1]) (posedge ACLK_1) (863) (79) )
                ( SETUPHOLD (posedge BREADY_1) (posedge ACLK_1) (2363) (-14) )
                ( SETUPHOLD (negedge BREADY_1) (posedge ACLK_1) (2363) (-14) )
                ( SETUPHOLD (posedge ARID_1[0]) (posedge ACLK_1) (915) (118) )
                ( SETUPHOLD (negedge ARID_1[0]) (posedge ACLK_1) (915) (118) )
                ( SETUPHOLD (posedge WLAST_1) (posedge ACLK_1) (477) (99) )
                ( SETUPHOLD (negedge WLAST_1) (posedge ACLK_1) (477) (99) )
                ( SETUPHOLD (posedge WVALID_1) (posedge ACLK_1) (778) (142) )
                ( SETUPHOLD (negedge WVALID_1) (posedge ACLK_1) (778) (142) )
                ( SETUPHOLD (posedge WSTRB_1[7]) (posedge ACLK_1) (435) (82) )
                ( SETUPHOLD (negedge WSTRB_1[7]) (posedge ACLK_1) (435) (82) )
                ( SETUPHOLD (posedge WSTRB_1[6]) (posedge ACLK_1) (515) (64) )
                ( SETUPHOLD (negedge WSTRB_1[6]) (posedge ACLK_1) (515) (64) )
                ( SETUPHOLD (posedge WDATA_1[62]) (posedge ACLK_1) (413) (74) )
                ( SETUPHOLD (negedge WDATA_1[62]) (posedge ACLK_1) (413) (74) )
                ( SETUPHOLD (posedge WSTRB_1[4]) (posedge ACLK_1) (439) (81) )
                ( SETUPHOLD (negedge WSTRB_1[4]) (posedge ACLK_1) (439) (81) )
                ( SETUPHOLD (posedge WSTRB_1[1]) (posedge ACLK_1) (452) (85) )
                ( SETUPHOLD (negedge WSTRB_1[1]) (posedge ACLK_1) (452) (85) )
                ( SETUPHOLD (posedge WDATA_1[60]) (posedge ACLK_1) (402) (83) )
                ( SETUPHOLD (negedge WDATA_1[60]) (posedge ACLK_1) (402) (83) )
                ( SETUPHOLD (posedge WSTRB_1[5]) (posedge ACLK_1) (410) (76) )
                ( SETUPHOLD (negedge WSTRB_1[5]) (posedge ACLK_1) (410) (76) )
                ( SETUPHOLD (posedge WSTRB_1[3]) (posedge ACLK_1) (462) (81) )
                ( SETUPHOLD (negedge WSTRB_1[3]) (posedge ACLK_1) (462) (81) )
                ( SETUPHOLD (posedge WDATA_1[59]) (posedge ACLK_1) (443) (79) )
                ( SETUPHOLD (negedge WDATA_1[59]) (posedge ACLK_1) (443) (79) )
                ( SETUPHOLD (posedge WDATA_1[61]) (posedge ACLK_1) (428) (88) )
                ( SETUPHOLD (negedge WDATA_1[61]) (posedge ACLK_1) (428) (88) )
                ( SETUPHOLD (posedge WDATA_1[63]) (posedge ACLK_1) (426) (87) )
                ( SETUPHOLD (negedge WDATA_1[63]) (posedge ACLK_1) (426) (87) )
                ( SETUPHOLD (posedge WSTRB_1[0]) (posedge ACLK_1) (456) (92) )
                ( SETUPHOLD (negedge WSTRB_1[0]) (posedge ACLK_1) (456) (92) )
                ( SETUPHOLD (posedge WSTRB_1[2]) (posedge ACLK_1) (446) (78) )
                ( SETUPHOLD (negedge WSTRB_1[2]) (posedge ACLK_1) (446) (78) )
                ( SETUPHOLD (posedge WDATA_1[58]) (posedge ACLK_1) (521) (95) )
                ( SETUPHOLD (negedge WDATA_1[58]) (posedge ACLK_1) (521) (95) )
                ( SETUPHOLD (posedge WDATA_1[57]) (posedge ACLK_1) (386) (113) )
                ( SETUPHOLD (negedge WDATA_1[57]) (posedge ACLK_1) (386) (113) )
                ( SETUPHOLD (posedge WDATA_1[55]) (posedge ACLK_1) (548) (110) )
                ( SETUPHOLD (negedge WDATA_1[55]) (posedge ACLK_1) (548) (110) )
                ( SETUPHOLD (posedge WDATA_1[56]) (posedge ACLK_1) (459) (102) )
                ( SETUPHOLD (negedge WDATA_1[56]) (posedge ACLK_1) (459) (102) )
                ( SETUPHOLD (posedge WDATA_1[53]) (posedge ACLK_1) (443) (92) )
                ( SETUPHOLD (negedge WDATA_1[53]) (posedge ACLK_1) (443) (92) )
                ( SETUPHOLD (posedge WDATA_1[54]) (posedge ACLK_1) (439) (101) )
                ( SETUPHOLD (negedge WDATA_1[54]) (posedge ACLK_1) (439) (101) )
                ( SETUPHOLD (posedge WDATA_1[52]) (posedge ACLK_1) (492) (99) )
                ( SETUPHOLD (negedge WDATA_1[52]) (posedge ACLK_1) (492) (99) )
                ( SETUPHOLD (posedge WDATA_1[51]) (posedge ACLK_1) (409) (96) )
                ( SETUPHOLD (negedge WDATA_1[51]) (posedge ACLK_1) (409) (96) )
                ( SETUPHOLD (posedge WDATA_1[43]) (posedge ACLK_1) (388) (119) )
                ( SETUPHOLD (negedge WDATA_1[43]) (posedge ACLK_1) (388) (119) )
                ( SETUPHOLD (posedge WDATA_1[49]) (posedge ACLK_1) (383) (106) )
                ( SETUPHOLD (negedge WDATA_1[49]) (posedge ACLK_1) (383) (106) )
                ( SETUPHOLD (posedge WDATA_1[46]) (posedge ACLK_1) (452) (77) )
                ( SETUPHOLD (negedge WDATA_1[46]) (posedge ACLK_1) (452) (77) )
                ( SETUPHOLD (posedge WDATA_1[41]) (posedge ACLK_1) (482) (100) )
                ( SETUPHOLD (negedge WDATA_1[41]) (posedge ACLK_1) (482) (100) )
                ( SETUPHOLD (posedge WDATA_1[50]) (posedge ACLK_1) (385) (105) )
                ( SETUPHOLD (negedge WDATA_1[50]) (posedge ACLK_1) (385) (105) )
                ( SETUPHOLD (posedge WDATA_1[48]) (posedge ACLK_1) (386) (102) )
                ( SETUPHOLD (negedge WDATA_1[48]) (posedge ACLK_1) (386) (102) )
                ( SETUPHOLD (posedge WDATA_1[40]) (posedge ACLK_1) (467) (62) )
                ( SETUPHOLD (negedge WDATA_1[40]) (posedge ACLK_1) (467) (62) )
                ( SETUPHOLD (posedge WDATA_1[42]) (posedge ACLK_1) (413) (93) )
                ( SETUPHOLD (negedge WDATA_1[42]) (posedge ACLK_1) (413) (93) )
                ( SETUPHOLD (posedge WDATA_1[44]) (posedge ACLK_1) (498) (49) )
                ( SETUPHOLD (negedge WDATA_1[44]) (posedge ACLK_1) (498) (49) )
                ( SETUPHOLD (posedge WDATA_1[45]) (posedge ACLK_1) (538) (-2) )
                ( SETUPHOLD (negedge WDATA_1[45]) (posedge ACLK_1) (538) (-2) )
                ( SETUPHOLD (posedge WDATA_1[47]) (posedge ACLK_1) (385) (103) )
                ( SETUPHOLD (negedge WDATA_1[47]) (posedge ACLK_1) (385) (103) )
                ( SETUPHOLD (posedge WDATA_1[39]) (posedge ACLK_1) (433) (86) )
                ( SETUPHOLD (negedge WDATA_1[39]) (posedge ACLK_1) (433) (86) )
                ( SETUPHOLD (posedge WDATA_1[38]) (posedge ACLK_1) (473) (88) )
                ( SETUPHOLD (negedge WDATA_1[38]) (posedge ACLK_1) (473) (88) )
                ( SETUPHOLD (posedge WDATA_1[36]) (posedge ACLK_1) (577) (67) )
                ( SETUPHOLD (negedge WDATA_1[36]) (posedge ACLK_1) (577) (67) )
                ( SETUPHOLD (posedge WDATA_1[37]) (posedge ACLK_1) (454) (98) )
                ( SETUPHOLD (negedge WDATA_1[37]) (posedge ACLK_1) (454) (98) )
                ( SETUPHOLD (posedge WDATA_1[34]) (posedge ACLK_1) (406) (99) )
                ( SETUPHOLD (negedge WDATA_1[34]) (posedge ACLK_1) (406) (99) )
                ( SETUPHOLD (posedge WDATA_1[35]) (posedge ACLK_1) (409) (82) )
                ( SETUPHOLD (negedge WDATA_1[35]) (posedge ACLK_1) (409) (82) )
                ( SETUPHOLD (posedge WDATA_1[33]) (posedge ACLK_1) (467) (97) )
                ( SETUPHOLD (negedge WDATA_1[33]) (posedge ACLK_1) (467) (97) )
                ( SETUPHOLD (posedge WDATA_1[32]) (posedge ACLK_1) (455) (92) )
                ( SETUPHOLD (negedge WDATA_1[32]) (posedge ACLK_1) (455) (92) )
                ( SETUPHOLD (posedge WDATA_1[26]) (posedge ACLK_1) (386) (114) )
                ( SETUPHOLD (negedge WDATA_1[26]) (posedge ACLK_1) (386) (114) )
                ( WIDTH  (posedge ACLK_1) (3250) )
                ( WIDTH  (negedge ACLK_1) (3250) )
                ( SETUPHOLD (posedge WDATA_1[29]) (posedge ACLK_1) (469) (96) )
                ( SETUPHOLD (negedge WDATA_1[29]) (posedge ACLK_1) (469) (96) )
                ( SETUPHOLD (posedge WDATA_1[24]) (posedge ACLK_1) (370) (121) )
                ( SETUPHOLD (negedge WDATA_1[24]) (posedge ACLK_1) (370) (121) )
                ( SETUPHOLD (posedge WDATA_1[31]) (posedge ACLK_1) (548) (60) )
                ( SETUPHOLD (negedge WDATA_1[31]) (posedge ACLK_1) (548) (60) )
                ( SETUPHOLD (posedge WDATA_1[23]) (posedge ACLK_1) (400) (118) )
                ( SETUPHOLD (negedge WDATA_1[23]) (posedge ACLK_1) (400) (118) )
                ( SETUPHOLD (posedge WDATA_1[25]) (posedge ACLK_1) (432) (93) )
                ( SETUPHOLD (negedge WDATA_1[25]) (posedge ACLK_1) (432) (93) )
                ( SETUPHOLD (posedge WDATA_1[27]) (posedge ACLK_1) (447) (94) )
                ( SETUPHOLD (negedge WDATA_1[27]) (posedge ACLK_1) (447) (94) )
                ( SETUPHOLD (posedge WDATA_1[28]) (posedge ACLK_1) (463) (130) )
                ( SETUPHOLD (negedge WDATA_1[28]) (posedge ACLK_1) (463) (130) )
                ( SETUPHOLD (posedge WDATA_1[30]) (posedge ACLK_1) (472) (44) )
                ( SETUPHOLD (negedge WDATA_1[30]) (posedge ACLK_1) (472) (44) )
                ( SETUPHOLD (posedge WDATA_1[22]) (posedge ACLK_1) (413) (119) )
                ( SETUPHOLD (negedge WDATA_1[22]) (posedge ACLK_1) (413) (119) )
                ( SETUPHOLD (posedge WDATA_1[21]) (posedge ACLK_1) (395) (116) )
                ( SETUPHOLD (negedge WDATA_1[21]) (posedge ACLK_1) (395) (116) )
                ( SETUPHOLD (posedge WDATA_1[19]) (posedge ACLK_1) (374) (115) )
                ( SETUPHOLD (negedge WDATA_1[19]) (posedge ACLK_1) (374) (115) )
                ( SETUPHOLD (posedge WDATA_1[20]) (posedge ACLK_1) (391) (118) )
                ( SETUPHOLD (negedge WDATA_1[20]) (posedge ACLK_1) (391) (118) )
                ( SETUPHOLD (posedge WDATA_1[17]) (posedge ACLK_1) (447) (125) )
                ( SETUPHOLD (negedge WDATA_1[17]) (posedge ACLK_1) (447) (125) )
                ( SETUPHOLD (posedge WDATA_1[18]) (posedge ACLK_1) (378) (110) )
                ( SETUPHOLD (negedge WDATA_1[18]) (posedge ACLK_1) (378) (110) )
                ( SETUPHOLD (posedge WDATA_1[16]) (posedge ACLK_1) (393) (120) )
                ( SETUPHOLD (negedge WDATA_1[16]) (posedge ACLK_1) (393) (120) )
                ( SETUPHOLD (posedge WDATA_1[15]) (posedge ACLK_1) (384) (110) )
                ( SETUPHOLD (negedge WDATA_1[15]) (posedge ACLK_1) (384) (110) )
                ( SETUPHOLD (posedge WDATA_1[7]) (posedge ACLK_1) (373) (110) )
                ( SETUPHOLD (negedge WDATA_1[7]) (posedge ACLK_1) (373) (110) )
                ( SETUPHOLD (posedge WDATA_1[13]) (posedge ACLK_1) (371) (112) )
                ( SETUPHOLD (negedge WDATA_1[13]) (posedge ACLK_1) (371) (112) )
                ( SETUPHOLD (posedge WDATA_1[10]) (posedge ACLK_1) (430) (113) )
                ( SETUPHOLD (negedge WDATA_1[10]) (posedge ACLK_1) (430) (113) )
                ( SETUPHOLD (posedge WDATA_1[5]) (posedge ACLK_1) (676) (101) )
                ( SETUPHOLD (negedge WDATA_1[5]) (posedge ACLK_1) (676) (101) )
                ( SETUPHOLD (posedge WDATA_1[14]) (posedge ACLK_1) (434) (115) )
                ( SETUPHOLD (negedge WDATA_1[14]) (posedge ACLK_1) (434) (115) )
                ( SETUPHOLD (posedge WDATA_1[12]) (posedge ACLK_1) (382) (109) )
                ( SETUPHOLD (negedge WDATA_1[12]) (posedge ACLK_1) (382) (109) )
                ( SETUPHOLD (posedge WDATA_1[4]) (posedge ACLK_1) (374) (118) )
                ( SETUPHOLD (negedge WDATA_1[4]) (posedge ACLK_1) (374) (118) )
                ( SETUPHOLD (posedge WDATA_1[6]) (posedge ACLK_1) (365) (112) )
                ( SETUPHOLD (negedge WDATA_1[6]) (posedge ACLK_1) (365) (112) )
                ( SETUPHOLD (posedge WDATA_1[8]) (posedge ACLK_1) (692) (87) )
                ( SETUPHOLD (negedge WDATA_1[8]) (posedge ACLK_1) (692) (87) )
                ( SETUPHOLD (posedge WDATA_1[9]) (posedge ACLK_1) (422) (113) )
                ( SETUPHOLD (negedge WDATA_1[9]) (posedge ACLK_1) (422) (113) )
                ( SETUPHOLD (posedge WDATA_1[11]) (posedge ACLK_1) (376) (109) )
                ( SETUPHOLD (negedge WDATA_1[11]) (posedge ACLK_1) (376) (109) )
                ( SETUPHOLD (posedge WDATA_1[3]) (posedge ACLK_1) (488) (125) )
                ( SETUPHOLD (negedge WDATA_1[3]) (posedge ACLK_1) (488) (125) )
                ( SETUPHOLD (posedge WDATA_1[2]) (posedge ACLK_1) (468) (116) )
                ( SETUPHOLD (negedge WDATA_1[2]) (posedge ACLK_1) (468) (116) )
                ( SETUPHOLD (posedge WDATA_1[0]) (posedge ACLK_1) (379) (110) )
                ( SETUPHOLD (negedge WDATA_1[0]) (posedge ACLK_1) (379) (110) )
                ( SETUPHOLD (posedge WDATA_1[1]) (posedge ACLK_1) (477) (112) )
                ( SETUPHOLD (negedge WDATA_1[1]) (posedge ACLK_1) (477) (112) )
                ( SETUPHOLD (posedge AWURGENT_1) (posedge ACLK_1) (429) (129) )
                ( SETUPHOLD (negedge AWURGENT_1) (posedge ACLK_1) (429) (129) )
                ( SETUPHOLD (posedge AWPOISON_1) (posedge ACLK_1) (865) (77) )
                ( SETUPHOLD (negedge AWPOISON_1) (posedge ACLK_1) (865) (77) )
                ( SETUPHOLD (posedge AWQOS_1[3]) (posedge ACLK_1) (2584) (100) )
                ( SETUPHOLD (negedge AWQOS_1[3]) (posedge ACLK_1) (2584) (100) )
                ( SETUPHOLD (posedge AWQOS_1[2]) (posedge ACLK_1) (2553) (98) )
                ( SETUPHOLD (negedge AWQOS_1[2]) (posedge ACLK_1) (2553) (98) )
                ( SETUPHOLD (posedge AWSIZE_1[1]) (posedge ACLK_1) (2344) (82) )
                ( SETUPHOLD (negedge AWSIZE_1[1]) (posedge ACLK_1) (2344) (82) )
                ( SETUPHOLD (posedge AWQOS_1[0]) (posedge ACLK_1) (2368) (91) )
                ( SETUPHOLD (negedge AWQOS_1[0]) (posedge ACLK_1) (2368) (91) )
                ( SETUPHOLD (posedge AWBURST_1[1]) (posedge ACLK_1) (1209) (-118) )
                ( SETUPHOLD (negedge AWBURST_1[1]) (posedge ACLK_1) (1209) (-118) )
                ( SETUPHOLD (posedge AWLEN_1[7]) (posedge ACLK_1) (1972) (116) )
                ( SETUPHOLD (negedge AWLEN_1[7]) (posedge ACLK_1) (1972) (116) )
                ( SETUPHOLD (posedge AWQOS_1[1]) (posedge ACLK_1) (2317) (137) )
                ( SETUPHOLD (negedge AWQOS_1[1]) (posedge ACLK_1) (2317) (137) )
                ( SETUPHOLD (posedge AWVALID_1) (posedge ACLK_1) (4557) (129) )
                ( SETUPHOLD (negedge AWVALID_1) (posedge ACLK_1) (4557) (129) )
                ( SETUPHOLD (posedge AWLEN_1[6]) (posedge ACLK_1) (1995) (137) )
                ( SETUPHOLD (negedge AWLEN_1[6]) (posedge ACLK_1) (1995) (137) )
                ( SETUPHOLD (posedge AWSIZE_1[0]) (posedge ACLK_1) (2491) (112) )
                ( SETUPHOLD (negedge AWSIZE_1[0]) (posedge ACLK_1) (2491) (112) )
                ( SETUPHOLD (posedge AWBURST_1[0]) (posedge ACLK_1) (1222) (-80) )
                ( SETUPHOLD (negedge AWBURST_1[0]) (posedge ACLK_1) (1222) (-80) )
                ( SETUPHOLD (posedge AWLEN_1[5]) (posedge ACLK_1) (2037) (64) )
                ( SETUPHOLD (negedge AWLEN_1[5]) (posedge ACLK_1) (2037) (64) )
                ( SETUPHOLD (posedge AWLEN_1[4]) (posedge ACLK_1) (2153) (94) )
                ( SETUPHOLD (negedge AWLEN_1[4]) (posedge ACLK_1) (2153) (94) )
                ( SETUPHOLD (posedge AWLEN_1[2]) (posedge ACLK_1) (2414) (99) )
                ( SETUPHOLD (negedge AWLEN_1[2]) (posedge ACLK_1) (2414) (99) )
                ( SETUPHOLD (posedge AWLEN_1[3]) (posedge ACLK_1) (2270) (78) )
                ( SETUPHOLD (negedge AWLEN_1[3]) (posedge ACLK_1) (2270) (78) )
                ( SETUPHOLD (posedge AWLEN_1[0]) (posedge ACLK_1) (2601) (130) )
                ( SETUPHOLD (negedge AWLEN_1[0]) (posedge ACLK_1) (2601) (130) )
                ( SETUPHOLD (posedge AWLEN_1[1]) (posedge ACLK_1) (2468) (70) )
                ( SETUPHOLD (negedge AWLEN_1[1]) (posedge ACLK_1) (2468) (70) )
                ( SETUPHOLD (posedge AWADDR_1[31]) (posedge ACLK_1) (732) (82) )
                ( SETUPHOLD (negedge AWADDR_1[31]) (posedge ACLK_1) (732) (82) )
                ( SETUPHOLD (posedge AWADDR_1[30]) (posedge ACLK_1) (760) (80) )
                ( SETUPHOLD (negedge AWADDR_1[30]) (posedge ACLK_1) (760) (80) )
                ( SETUPHOLD (posedge AWADDR_1[22]) (posedge ACLK_1) (871) (132) )
                ( SETUPHOLD (negedge AWADDR_1[22]) (posedge ACLK_1) (871) (132) )
                ( SETUPHOLD (posedge AWADDR_1[28]) (posedge ACLK_1) (779) (83) )
                ( SETUPHOLD (negedge AWADDR_1[28]) (posedge ACLK_1) (779) (83) )
                ( SETUPHOLD (posedge AWADDR_1[25]) (posedge ACLK_1) (876) (127) )
                ( SETUPHOLD (negedge AWADDR_1[25]) (posedge ACLK_1) (876) (127) )
                ( SETUPHOLD (posedge AWADDR_1[20]) (posedge ACLK_1) (717) (87) )
                ( SETUPHOLD (negedge AWADDR_1[20]) (posedge ACLK_1) (717) (87) )
                ( SETUPHOLD (posedge AWADDR_1[29]) (posedge ACLK_1) (766) (129) )
                ( SETUPHOLD (negedge AWADDR_1[29]) (posedge ACLK_1) (766) (129) )
                ( SETUPHOLD (posedge AWADDR_1[27]) (posedge ACLK_1) (752) (70) )
                ( SETUPHOLD (negedge AWADDR_1[27]) (posedge ACLK_1) (752) (70) )
                ( SETUPHOLD (posedge AWADDR_1[19]) (posedge ACLK_1) (824) (97) )
                ( SETUPHOLD (negedge AWADDR_1[19]) (posedge ACLK_1) (824) (97) )
                ( SETUPHOLD (posedge AWADDR_1[21]) (posedge ACLK_1) (796) (89) )
                ( SETUPHOLD (negedge AWADDR_1[21]) (posedge ACLK_1) (796) (89) )
                ( SETUPHOLD (posedge AWADDR_1[23]) (posedge ACLK_1) (868) (76) )
                ( SETUPHOLD (negedge AWADDR_1[23]) (posedge ACLK_1) (868) (76) )
                ( SETUPHOLD (posedge AWADDR_1[24]) (posedge ACLK_1) (744) (135) )
                ( SETUPHOLD (negedge AWADDR_1[24]) (posedge ACLK_1) (744) (135) )
                ( SETUPHOLD (posedge AWADDR_1[26]) (posedge ACLK_1) (821) (123) )
                ( SETUPHOLD (negedge AWADDR_1[26]) (posedge ACLK_1) (821) (123) )
                ( SETUPHOLD (posedge AWADDR_1[18]) (posedge ACLK_1) (732) (97) )
                ( SETUPHOLD (negedge AWADDR_1[18]) (posedge ACLK_1) (732) (97) )
                ( SETUPHOLD (posedge AWADDR_1[17]) (posedge ACLK_1) (791) (92) )
                ( SETUPHOLD (negedge AWADDR_1[17]) (posedge ACLK_1) (791) (92) )
                ( SETUPHOLD (posedge AWADDR_1[15]) (posedge ACLK_1) (745) (65) )
                ( SETUPHOLD (negedge AWADDR_1[15]) (posedge ACLK_1) (745) (65) )
                ( SETUPHOLD (posedge AWADDR_1[16]) (posedge ACLK_1) (742) (76) )
                ( SETUPHOLD (negedge AWADDR_1[16]) (posedge ACLK_1) (742) (76) )
                ( SETUPHOLD (posedge AWADDR_1[13]) (posedge ACLK_1) (747) (132) )
                ( SETUPHOLD (negedge AWADDR_1[13]) (posedge ACLK_1) (747) (132) )
                ( SETUPHOLD (posedge AWADDR_1[14]) (posedge ACLK_1) (744) (86) )
                ( SETUPHOLD (negedge AWADDR_1[14]) (posedge ACLK_1) (744) (86) )
                ( SETUPHOLD (posedge AWADDR_1[12]) (posedge ACLK_1) (832) (89) )
                ( SETUPHOLD (negedge AWADDR_1[12]) (posedge ACLK_1) (832) (89) )
                ( SETUPHOLD (posedge AWADDR_1[11]) (posedge ACLK_1) (834) (126) )
                ( SETUPHOLD (negedge AWADDR_1[11]) (posedge ACLK_1) (834) (126) )
                ( SETUPHOLD (posedge AWADDR_1[3]) (posedge ACLK_1) (1966) (92) )
                ( SETUPHOLD (negedge AWADDR_1[3]) (posedge ACLK_1) (1966) (92) )
                ( SETUPHOLD (posedge AWADDR_1[9]) (posedge ACLK_1) (1447) (134) )
                ( SETUPHOLD (negedge AWADDR_1[9]) (posedge ACLK_1) (1447) (134) )
                ( SETUPHOLD (posedge AWADDR_1[6]) (posedge ACLK_1) (1924) (115) )
                ( SETUPHOLD (negedge AWADDR_1[6]) (posedge ACLK_1) (1924) (115) )
                ( SETUPHOLD (posedge AWADDR_1[1]) (posedge ACLK_1) (1955) (76) )
                ( SETUPHOLD (negedge AWADDR_1[1]) (posedge ACLK_1) (1955) (76) )
                ( SETUPHOLD (posedge AWADDR_1[10]) (posedge ACLK_1) (1382) (126) )
                ( SETUPHOLD (negedge AWADDR_1[10]) (posedge ACLK_1) (1382) (126) )
                ( SETUPHOLD (posedge AWADDR_1[8]) (posedge ACLK_1) (1476) (98) )
                ( SETUPHOLD (negedge AWADDR_1[8]) (posedge ACLK_1) (1476) (98) )
                ( SETUPHOLD (posedge AWADDR_1[0]) (posedge ACLK_1) (1920) (46) )
                ( SETUPHOLD (negedge AWADDR_1[0]) (posedge ACLK_1) (1920) (46) )
                ( SETUPHOLD (posedge AWADDR_1[2]) (posedge ACLK_1) (2075) (96) )
                ( SETUPHOLD (negedge AWADDR_1[2]) (posedge ACLK_1) (2075) (96) )
                ( SETUPHOLD (posedge AWADDR_1[4]) (posedge ACLK_1) (1806) (99) )
                ( SETUPHOLD (negedge AWADDR_1[4]) (posedge ACLK_1) (1806) (99) )
                ( SETUPHOLD (posedge AWADDR_1[5]) (posedge ACLK_1) (1781) (124) )
                ( SETUPHOLD (negedge AWADDR_1[5]) (posedge ACLK_1) (1781) (124) )
                ( SETUPHOLD (posedge AWADDR_1[7]) (posedge ACLK_1) (1556) (124) )
                ( SETUPHOLD (negedge AWADDR_1[7]) (posedge ACLK_1) (1556) (124) )
                ( SETUPHOLD (posedge AWID_1[7]) (posedge ACLK_1) (771) (94) )
                ( SETUPHOLD (negedge AWID_1[7]) (posedge ACLK_1) (771) (94) )
                ( SETUPHOLD (posedge AWID_1[6]) (posedge ACLK_1) (818) (97) )
                ( SETUPHOLD (negedge AWID_1[6]) (posedge ACLK_1) (818) (97) )
                ( SETUPHOLD (posedge AWID_1[4]) (posedge ACLK_1) (806) (106) )
                ( SETUPHOLD (negedge AWID_1[4]) (posedge ACLK_1) (806) (106) )
                ( SETUPHOLD (posedge AWID_1[5]) (posedge ACLK_1) (813) (96) )
                ( SETUPHOLD (negedge AWID_1[5]) (posedge ACLK_1) (813) (96) )
                ( SETUPHOLD (posedge AWID_1[2]) (posedge ACLK_1) (894) (100) )
                ( SETUPHOLD (negedge AWID_1[2]) (posedge ACLK_1) (894) (100) )
                ( SETUPHOLD (posedge AWID_1[3]) (posedge ACLK_1) (823) (101) )
                ( SETUPHOLD (negedge AWID_1[3]) (posedge ACLK_1) (823) (101) )
                ( SETUPHOLD (posedge AWID_1[1]) (posedge ACLK_1) (856) (86) )
                ( SETUPHOLD (negedge AWID_1[1]) (posedge ACLK_1) (856) (86) )
                ( SETUPHOLD (posedge AWID_1[0]) (posedge ACLK_1) (925) (97) )
                ( SETUPHOLD (negedge AWID_1[0]) (posedge ACLK_1) (925) (97) )
                ( SETUPHOLD (posedge CSYSREQ_0) (posedge ACLK_0) (505) (70) )
                ( SETUPHOLD (negedge CSYSREQ_0) (posedge ACLK_0) (505) (70) )
                ( SETUPHOLD (posedge RREADY_0) (posedge ACLK_0) (1782) (-74) )
                ( SETUPHOLD (negedge RREADY_0) (posedge ACLK_0) (1782) (-74) )
                ( SETUPHOLD (posedge ARURGENT_0) (posedge ACLK_0) (608) (76) )
                ( SETUPHOLD (negedge ARURGENT_0) (posedge ACLK_0) (608) (76) )
                ( SETUPHOLD (posedge ARQOS_0[3]) (posedge ACLK_0) (2468) (85) )
                ( SETUPHOLD (negedge ARQOS_0[3]) (posedge ACLK_0) (2468) (85) )
                ( SETUPHOLD (posedge ARPOISON_0) (posedge ACLK_0) (911) (73) )
                ( SETUPHOLD (negedge ARPOISON_0) (posedge ACLK_0) (911) (73) )
                ( SETUPHOLD (posedge ARQOS_0[2]) (posedge ACLK_0) (2467) (92) )
                ( SETUPHOLD (negedge ARQOS_0[2]) (posedge ACLK_0) (2467) (92) )
                ( SETUPHOLD (posedge ARQOS_0[1]) (posedge ACLK_0) (2464) (65) )
                ( SETUPHOLD (negedge ARQOS_0[1]) (posedge ACLK_0) (2464) (65) )
                ( SETUPHOLD (posedge ARSIZE_0[0]) (posedge ACLK_0) (2545) (84) )
                ( SETUPHOLD (negedge ARSIZE_0[0]) (posedge ACLK_0) (2545) (84) )
                ( SETUPHOLD (posedge ARVALID_0) (posedge ACLK_0) (4567) (47) )
                ( SETUPHOLD (negedge ARVALID_0) (posedge ACLK_0) (4567) (47) )
                ( SETUPHOLD (posedge ARBURST_0[0]) (posedge ACLK_0) (1481) (36) )
                ( SETUPHOLD (negedge ARBURST_0[0]) (posedge ACLK_0) (1481) (36) )
                ( SETUPHOLD (posedge ARLEN_0[6]) (posedge ACLK_0) (1951) (79) )
                ( SETUPHOLD (negedge ARLEN_0[6]) (posedge ACLK_0) (1951) (79) )
                ( SETUPHOLD (posedge ARQOS_0[0]) (posedge ACLK_0) (2587) (78) )
                ( SETUPHOLD (negedge ARQOS_0[0]) (posedge ACLK_0) (2587) (78) )
                ( SETUPHOLD (posedge ARLEN_0[5]) (posedge ACLK_0) (1631) (86) )
                ( SETUPHOLD (negedge ARLEN_0[5]) (posedge ACLK_0) (1631) (86) )
                ( SETUPHOLD (posedge ARLEN_0[7]) (posedge ACLK_0) (1908) (65) )
                ( SETUPHOLD (negedge ARLEN_0[7]) (posedge ACLK_0) (1908) (65) )
                ( SETUPHOLD (posedge ARSIZE_0[1]) (posedge ACLK_0) (2533) (57) )
                ( SETUPHOLD (negedge ARSIZE_0[1]) (posedge ACLK_0) (2533) (57) )
                ( SETUPHOLD (posedge ARSIZE_0[2]) (posedge ACLK_0) (2509) (60) )
                ( SETUPHOLD (negedge ARSIZE_0[2]) (posedge ACLK_0) (2509) (60) )
                ( SETUPHOLD (posedge ARBURST_0[1]) (posedge ACLK_0) (1470) (-1) )
                ( SETUPHOLD (negedge ARBURST_0[1]) (posedge ACLK_0) (1470) (-1) )
                ( SETUPHOLD (posedge ARLEN_0[4]) (posedge ACLK_0) (1905) (57) )
                ( SETUPHOLD (negedge ARLEN_0[4]) (posedge ACLK_0) (1905) (57) )
                ( SETUPHOLD (posedge ARLEN_0[3]) (posedge ACLK_0) (1930) (80) )
                ( SETUPHOLD (negedge ARLEN_0[3]) (posedge ACLK_0) (1930) (80) )
                ( SETUPHOLD (posedge ARLEN_0[1]) (posedge ACLK_0) (1739) (93) )
                ( SETUPHOLD (negedge ARLEN_0[1]) (posedge ACLK_0) (1739) (93) )
                ( SETUPHOLD (posedge ARLEN_0[2]) (posedge ACLK_0) (1751) (24) )
                ( SETUPHOLD (negedge ARLEN_0[2]) (posedge ACLK_0) (1751) (24) )
                ( SETUPHOLD (posedge ARADDR_0[31]) (posedge ACLK_0) (940) (77) )
                ( SETUPHOLD (negedge ARADDR_0[31]) (posedge ACLK_0) (940) (77) )
                ( SETUPHOLD (posedge ARLEN_0[0]) (posedge ACLK_0) (1867) (57) )
                ( SETUPHOLD (negedge ARLEN_0[0]) (posedge ACLK_0) (1867) (57) )
                ( SETUPHOLD (posedge ARADDR_0[30]) (posedge ACLK_0) (946) (79) )
                ( SETUPHOLD (negedge ARADDR_0[30]) (posedge ACLK_0) (946) (79) )
                ( SETUPHOLD (posedge ARADDR_0[29]) (posedge ACLK_0) (928) (71) )
                ( SETUPHOLD (negedge ARADDR_0[29]) (posedge ACLK_0) (928) (71) )
                ( SETUPHOLD (posedge ARADDR_0[21]) (posedge ACLK_0) (971) (70) )
                ( SETUPHOLD (negedge ARADDR_0[21]) (posedge ACLK_0) (971) (70) )
                ( SETUPHOLD (posedge ARADDR_0[27]) (posedge ACLK_0) (971) (78) )
                ( SETUPHOLD (negedge ARADDR_0[27]) (posedge ACLK_0) (971) (78) )
                ( SETUPHOLD (posedge ARADDR_0[24]) (posedge ACLK_0) (918) (63) )
                ( SETUPHOLD (negedge ARADDR_0[24]) (posedge ACLK_0) (918) (63) )
                ( SETUPHOLD (posedge ARADDR_0[19]) (posedge ACLK_0) (1019) (69) )
                ( SETUPHOLD (negedge ARADDR_0[19]) (posedge ACLK_0) (1019) (69) )
                ( SETUPHOLD (posedge ARADDR_0[28]) (posedge ACLK_0) (1065) (70) )
                ( SETUPHOLD (negedge ARADDR_0[28]) (posedge ACLK_0) (1065) (70) )
                ( SETUPHOLD (posedge ARADDR_0[26]) (posedge ACLK_0) (1030) (60) )
                ( SETUPHOLD (negedge ARADDR_0[26]) (posedge ACLK_0) (1030) (60) )
                ( SETUPHOLD (posedge ARADDR_0[18]) (posedge ACLK_0) (924) (73) )
                ( SETUPHOLD (negedge ARADDR_0[18]) (posedge ACLK_0) (924) (73) )
                ( SETUPHOLD (posedge ARADDR_0[20]) (posedge ACLK_0) (951) (64) )
                ( SETUPHOLD (negedge ARADDR_0[20]) (posedge ACLK_0) (951) (64) )
                ( SETUPHOLD (posedge ARADDR_0[22]) (posedge ACLK_0) (1025) (71) )
                ( SETUPHOLD (negedge ARADDR_0[22]) (posedge ACLK_0) (1025) (71) )
                ( SETUPHOLD (posedge ARADDR_0[23]) (posedge ACLK_0) (938) (62) )
                ( SETUPHOLD (negedge ARADDR_0[23]) (posedge ACLK_0) (938) (62) )
                ( SETUPHOLD (posedge ARADDR_0[25]) (posedge ACLK_0) (1077) (82) )
                ( SETUPHOLD (negedge ARADDR_0[25]) (posedge ACLK_0) (1077) (82) )
                ( SETUPHOLD (posedge ARADDR_0[17]) (posedge ACLK_0) (1010) (60) )
                ( SETUPHOLD (negedge ARADDR_0[17]) (posedge ACLK_0) (1010) (60) )
                ( SETUPHOLD (posedge ARADDR_0[16]) (posedge ACLK_0) (957) (72) )
                ( SETUPHOLD (negedge ARADDR_0[16]) (posedge ACLK_0) (957) (72) )
                ( SETUPHOLD (posedge ARADDR_0[14]) (posedge ACLK_0) (977) (75) )
                ( SETUPHOLD (negedge ARADDR_0[14]) (posedge ACLK_0) (977) (75) )
                ( SETUPHOLD (posedge ARADDR_0[15]) (posedge ACLK_0) (962) (74) )
                ( SETUPHOLD (negedge ARADDR_0[15]) (posedge ACLK_0) (962) (74) )
                ( SETUPHOLD (posedge ARADDR_0[12]) (posedge ACLK_0) (928) (79) )
                ( SETUPHOLD (negedge ARADDR_0[12]) (posedge ACLK_0) (928) (79) )
                ( SETUPHOLD (posedge ARADDR_0[13]) (posedge ACLK_0) (994) (77) )
                ( SETUPHOLD (negedge ARADDR_0[13]) (posedge ACLK_0) (994) (77) )
                ( SETUPHOLD (posedge ARADDR_0[11]) (posedge ACLK_0) (1436) (74) )
                ( SETUPHOLD (negedge ARADDR_0[11]) (posedge ACLK_0) (1436) (74) )
                ( SETUPHOLD (posedge ARADDR_0[10]) (posedge ACLK_0) (1595) (92) )
                ( SETUPHOLD (negedge ARADDR_0[10]) (posedge ACLK_0) (1595) (92) )
                ( SETUPHOLD (posedge ARADDR_0[2]) (posedge ACLK_0) (1981) (7) )
                ( SETUPHOLD (negedge ARADDR_0[2]) (posedge ACLK_0) (1981) (7) )
                ( SETUPHOLD (posedge ARADDR_0[8]) (posedge ACLK_0) (1822) (88) )
                ( SETUPHOLD (negedge ARADDR_0[8]) (posedge ACLK_0) (1822) (88) )
                ( SETUPHOLD (posedge ARADDR_0[5]) (posedge ACLK_0) (1987) (89) )
                ( SETUPHOLD (negedge ARADDR_0[5]) (posedge ACLK_0) (1987) (89) )
                ( SETUPHOLD (posedge ARADDR_0[0]) (posedge ACLK_0) (1863) (82) )
                ( SETUPHOLD (negedge ARADDR_0[0]) (posedge ACLK_0) (1863) (82) )
                ( SETUPHOLD (posedge ARADDR_0[9]) (posedge ACLK_0) (1559) (99) )
                ( SETUPHOLD (negedge ARADDR_0[9]) (posedge ACLK_0) (1559) (99) )
                ( SETUPHOLD (posedge ARADDR_0[7]) (posedge ACLK_0) (1917) (32) )
                ( SETUPHOLD (negedge ARADDR_0[7]) (posedge ACLK_0) (1917) (32) )
                ( SETUPHOLD (posedge ARID_0[7]) (posedge ACLK_0) (1038) (61) )
                ( SETUPHOLD (negedge ARID_0[7]) (posedge ACLK_0) (1038) (61) )
                ( SETUPHOLD (posedge ARADDR_0[1]) (posedge ACLK_0) (1927) (88) )
                ( SETUPHOLD (negedge ARADDR_0[1]) (posedge ACLK_0) (1927) (88) )
                ( SETUPHOLD (posedge ARADDR_0[3]) (posedge ACLK_0) (1966) (66) )
                ( SETUPHOLD (negedge ARADDR_0[3]) (posedge ACLK_0) (1966) (66) )
                ( SETUPHOLD (posedge ARADDR_0[4]) (posedge ACLK_0) (2037) (70) )
                ( SETUPHOLD (negedge ARADDR_0[4]) (posedge ACLK_0) (2037) (70) )
                ( SETUPHOLD (posedge ARADDR_0[6]) (posedge ACLK_0) (1992) (50) )
                ( SETUPHOLD (negedge ARADDR_0[6]) (posedge ACLK_0) (1992) (50) )
                ( SETUPHOLD (posedge ARID_0[6]) (posedge ACLK_0) (987) (78) )
                ( SETUPHOLD (negedge ARID_0[6]) (posedge ACLK_0) (987) (78) )
                ( SETUPHOLD (posedge ARID_0[5]) (posedge ACLK_0) (980) (75) )
                ( SETUPHOLD (negedge ARID_0[5]) (posedge ACLK_0) (980) (75) )
                ( SETUPHOLD (posedge ARID_0[3]) (posedge ACLK_0) (968) (73) )
                ( SETUPHOLD (negedge ARID_0[3]) (posedge ACLK_0) (968) (73) )
                ( SETUPHOLD (posedge ARID_0[4]) (posedge ACLK_0) (974) (75) )
                ( SETUPHOLD (negedge ARID_0[4]) (posedge ACLK_0) (974) (75) )
                ( SETUPHOLD (posedge ARID_0[1]) (posedge ACLK_0) (1003) (89) )
                ( SETUPHOLD (negedge ARID_0[1]) (posedge ACLK_0) (1003) (89) )
                ( SETUPHOLD (posedge ARID_0[2]) (posedge ACLK_0) (1016) (76) )
                ( SETUPHOLD (negedge ARID_0[2]) (posedge ACLK_0) (1016) (76) )
                ( SETUPHOLD (posedge ARID_0[0]) (posedge ACLK_0) (936) (83) )
                ( SETUPHOLD (negedge ARID_0[0]) (posedge ACLK_0) (936) (83) )
                ( SETUPHOLD (posedge BREADY_0) (posedge ACLK_0) (2148) (-128) )
                ( SETUPHOLD (negedge BREADY_0) (posedge ACLK_0) (2148) (-128) )
                ( SETUPHOLD (posedge WSTRB_0[10]) (posedge ACLK_0) (600) (-51) )
                ( SETUPHOLD (negedge WSTRB_0[10]) (posedge ACLK_0) (600) (-51) )
                ( SETUPHOLD (posedge WLAST_0) (posedge ACLK_0) (618) (38) )
                ( SETUPHOLD (negedge WLAST_0) (posedge ACLK_0) (618) (38) )
                ( SETUPHOLD (posedge WSTRB_0[13]) (posedge ACLK_0) (581) (2) )
                ( SETUPHOLD (negedge WSTRB_0[13]) (posedge ACLK_0) (581) (2) )
                ( SETUPHOLD (posedge WSTRB_0[8]) (posedge ACLK_0) (598) (0) )
                ( SETUPHOLD (negedge WSTRB_0[8]) (posedge ACLK_0) (598) (0) )
                ( SETUPHOLD (posedge WVALID_0) (posedge ACLK_0) (4629) (-15) )
                ( SETUPHOLD (negedge WVALID_0) (posedge ACLK_0) (4629) (-15) )
                ( SETUPHOLD (posedge WSTRB_0[15]) (posedge ACLK_0) (664) (-29) )
                ( SETUPHOLD (negedge WSTRB_0[15]) (posedge ACLK_0) (664) (-29) )
                ( SETUPHOLD (posedge WSTRB_0[7]) (posedge ACLK_0) (622) (-41) )
                ( SETUPHOLD (negedge WSTRB_0[7]) (posedge ACLK_0) (622) (-41) )
                ( SETUPHOLD (posedge WSTRB_0[9]) (posedge ACLK_0) (616) (0) )
                ( SETUPHOLD (negedge WSTRB_0[9]) (posedge ACLK_0) (616) (0) )
                ( SETUPHOLD (posedge WSTRB_0[11]) (posedge ACLK_0) (563) (26) )
                ( SETUPHOLD (negedge WSTRB_0[11]) (posedge ACLK_0) (563) (26) )
                ( SETUPHOLD (posedge WSTRB_0[12]) (posedge ACLK_0) (586) (35) )
                ( SETUPHOLD (negedge WSTRB_0[12]) (posedge ACLK_0) (586) (35) )
                ( SETUPHOLD (posedge WSTRB_0[14]) (posedge ACLK_0) (571) (-30) )
                ( SETUPHOLD (negedge WSTRB_0[14]) (posedge ACLK_0) (571) (-30) )
                ( SETUPHOLD (posedge WSTRB_0[6]) (posedge ACLK_0) (568) (29) )
                ( SETUPHOLD (negedge WSTRB_0[6]) (posedge ACLK_0) (568) (29) )
                ( SETUPHOLD (posedge WSTRB_0[5]) (posedge ACLK_0) (619) (-64) )
                ( SETUPHOLD (negedge WSTRB_0[5]) (posedge ACLK_0) (619) (-64) )
                ( SETUPHOLD (posedge WSTRB_0[3]) (posedge ACLK_0) (614) (-47) )
                ( SETUPHOLD (negedge WSTRB_0[3]) (posedge ACLK_0) (614) (-47) )
                ( SETUPHOLD (posedge WSTRB_0[4]) (posedge ACLK_0) (560) (2) )
                ( SETUPHOLD (negedge WSTRB_0[4]) (posedge ACLK_0) (560) (2) )
                ( SETUPHOLD (posedge WSTRB_0[1]) (posedge ACLK_0) (622) (-4) )
                ( SETUPHOLD (negedge WSTRB_0[1]) (posedge ACLK_0) (622) (-4) )
                ( SETUPHOLD (posedge WSTRB_0[2]) (posedge ACLK_0) (616) (-7) )
                ( SETUPHOLD (negedge WSTRB_0[2]) (posedge ACLK_0) (616) (-7) )
                ( SETUPHOLD (posedge WSTRB_0[0]) (posedge ACLK_0) (538) (29) )
                ( SETUPHOLD (negedge WSTRB_0[0]) (posedge ACLK_0) (538) (29) )
                ( SETUPHOLD (posedge WDATA_0[127]) (posedge ACLK_0) (634) (-7) )
                ( SETUPHOLD (negedge WDATA_0[127]) (posedge ACLK_0) (634) (-7) )
                ( SETUPHOLD (posedge WDATA_0[119]) (posedge ACLK_0) (596) (1) )
                ( SETUPHOLD (negedge WDATA_0[119]) (posedge ACLK_0) (596) (1) )
                ( SETUPHOLD (posedge WDATA_0[125]) (posedge ACLK_0) (578) (18) )
                ( SETUPHOLD (negedge WDATA_0[125]) (posedge ACLK_0) (578) (18) )
                ( SETUPHOLD (posedge WDATA_0[122]) (posedge ACLK_0) (659) (-48) )
                ( SETUPHOLD (negedge WDATA_0[122]) (posedge ACLK_0) (659) (-48) )
                ( SETUPHOLD (posedge WDATA_0[117]) (posedge ACLK_0) (627) (-11) )
                ( SETUPHOLD (negedge WDATA_0[117]) (posedge ACLK_0) (627) (-11) )
                ( SETUPHOLD (posedge WDATA_0[126]) (posedge ACLK_0) (559) (9) )
                ( SETUPHOLD (negedge WDATA_0[126]) (posedge ACLK_0) (559) (9) )
                ( SETUPHOLD (posedge WDATA_0[124]) (posedge ACLK_0) (586) (4) )
                ( SETUPHOLD (negedge WDATA_0[124]) (posedge ACLK_0) (586) (4) )
                ( SETUPHOLD (posedge WDATA_0[116]) (posedge ACLK_0) (688) (-47) )
                ( SETUPHOLD (negedge WDATA_0[116]) (posedge ACLK_0) (688) (-47) )
                ( SETUPHOLD (posedge WDATA_0[118]) (posedge ACLK_0) (579) (30) )
                ( SETUPHOLD (negedge WDATA_0[118]) (posedge ACLK_0) (579) (30) )
                ( SETUPHOLD (posedge WDATA_0[120]) (posedge ACLK_0) (550) (38) )
                ( SETUPHOLD (negedge WDATA_0[120]) (posedge ACLK_0) (550) (38) )
                ( SETUPHOLD (posedge WDATA_0[121]) (posedge ACLK_0) (521) (20) )
                ( SETUPHOLD (negedge WDATA_0[121]) (posedge ACLK_0) (521) (20) )
                ( SETUPHOLD (posedge WDATA_0[123]) (posedge ACLK_0) (646) (27) )
                ( SETUPHOLD (negedge WDATA_0[123]) (posedge ACLK_0) (646) (27) )
                ( SETUPHOLD (posedge WDATA_0[115]) (posedge ACLK_0) (793) (-34) )
                ( SETUPHOLD (negedge WDATA_0[115]) (posedge ACLK_0) (793) (-34) )
                ( SETUPHOLD (posedge WDATA_0[114]) (posedge ACLK_0) (597) (35) )
                ( SETUPHOLD (negedge WDATA_0[114]) (posedge ACLK_0) (597) (35) )
                ( SETUPHOLD (posedge WDATA_0[112]) (posedge ACLK_0) (588) (39) )
                ( SETUPHOLD (negedge WDATA_0[112]) (posedge ACLK_0) (588) (39) )
                ( SETUPHOLD (posedge WDATA_0[113]) (posedge ACLK_0) (586) (20) )
                ( SETUPHOLD (negedge WDATA_0[113]) (posedge ACLK_0) (586) (20) )
                ( SETUPHOLD (posedge WDATA_0[110]) (posedge ACLK_0) (592) (35) )
                ( SETUPHOLD (negedge WDATA_0[110]) (posedge ACLK_0) (592) (35) )
                ( SETUPHOLD (posedge WDATA_0[111]) (posedge ACLK_0) (654) (-23) )
                ( SETUPHOLD (negedge WDATA_0[111]) (posedge ACLK_0) (654) (-23) )
                ( SETUPHOLD (posedge WDATA_0[109]) (posedge ACLK_0) (600) (42) )
                ( SETUPHOLD (negedge WDATA_0[109]) (posedge ACLK_0) (600) (42) )
                ( SETUPHOLD (posedge WDATA_0[108]) (posedge ACLK_0) (601) (-33) )
                ( SETUPHOLD (negedge WDATA_0[108]) (posedge ACLK_0) (601) (-33) )
                ( SETUPHOLD (posedge WDATA_0[100]) (posedge ACLK_0) (597) (28) )
                ( SETUPHOLD (negedge WDATA_0[100]) (posedge ACLK_0) (597) (28) )
                ( SETUPHOLD (posedge WDATA_0[106]) (posedge ACLK_0) (562) (22) )
                ( SETUPHOLD (negedge WDATA_0[106]) (posedge ACLK_0) (562) (22) )
                ( SETUPHOLD (posedge WDATA_0[103]) (posedge ACLK_0) (571) (17) )
                ( SETUPHOLD (negedge WDATA_0[103]) (posedge ACLK_0) (571) (17) )
                ( SETUPHOLD (posedge WDATA_0[98]) (posedge ACLK_0) (611) (4) )
                ( SETUPHOLD (negedge WDATA_0[98]) (posedge ACLK_0) (611) (4) )
                ( SETUPHOLD (posedge WDATA_0[107]) (posedge ACLK_0) (541) (22) )
                ( SETUPHOLD (negedge WDATA_0[107]) (posedge ACLK_0) (541) (22) )
                ( SETUPHOLD (posedge WDATA_0[105]) (posedge ACLK_0) (581) (23) )
                ( SETUPHOLD (negedge WDATA_0[105]) (posedge ACLK_0) (581) (23) )
                ( SETUPHOLD (posedge WDATA_0[97]) (posedge ACLK_0) (730) (-20) )
                ( SETUPHOLD (negedge WDATA_0[97]) (posedge ACLK_0) (730) (-20) )
                ( SETUPHOLD (posedge WDATA_0[99]) (posedge ACLK_0) (549) (13) )
                ( SETUPHOLD (negedge WDATA_0[99]) (posedge ACLK_0) (549) (13) )
                ( SETUPHOLD (posedge WDATA_0[101]) (posedge ACLK_0) (522) (31) )
                ( SETUPHOLD (negedge WDATA_0[101]) (posedge ACLK_0) (522) (31) )
                ( SETUPHOLD (posedge WDATA_0[102]) (posedge ACLK_0) (538) (29) )
                ( SETUPHOLD (negedge WDATA_0[102]) (posedge ACLK_0) (538) (29) )
                ( SETUPHOLD (posedge WDATA_0[104]) (posedge ACLK_0) (608) (41) )
                ( SETUPHOLD (negedge WDATA_0[104]) (posedge ACLK_0) (608) (41) )
                ( SETUPHOLD (posedge WDATA_0[96]) (posedge ACLK_0) (754) (-29) )
                ( SETUPHOLD (negedge WDATA_0[96]) (posedge ACLK_0) (754) (-29) )
                ( SETUPHOLD (posedge WDATA_0[95]) (posedge ACLK_0) (1111) (-118) )
                ( SETUPHOLD (negedge WDATA_0[95]) (posedge ACLK_0) (1111) (-118) )
                ( SETUPHOLD (posedge WDATA_0[93]) (posedge ACLK_0) (643) (10) )
                ( SETUPHOLD (negedge WDATA_0[93]) (posedge ACLK_0) (643) (10) )
                ( SETUPHOLD (posedge WDATA_0[94]) (posedge ACLK_0) (565) (52) )
                ( SETUPHOLD (negedge WDATA_0[94]) (posedge ACLK_0) (565) (52) )
                ( SETUPHOLD (posedge WDATA_0[91]) (posedge ACLK_0) (644) (-17) )
                ( SETUPHOLD (negedge WDATA_0[91]) (posedge ACLK_0) (644) (-17) )
                ( SETUPHOLD (posedge WDATA_0[92]) (posedge ACLK_0) (539) (48) )
                ( SETUPHOLD (negedge WDATA_0[92]) (posedge ACLK_0) (539) (48) )
                ( SETUPHOLD (posedge WDATA_0[90]) (posedge ACLK_0) (698) (-44) )
                ( SETUPHOLD (negedge WDATA_0[90]) (posedge ACLK_0) (698) (-44) )
                ( SETUPHOLD (posedge WDATA_0[89]) (posedge ACLK_0) (648) (-20) )
                ( SETUPHOLD (negedge WDATA_0[89]) (posedge ACLK_0) (648) (-20) )
                ( SETUPHOLD (posedge WDATA_0[83]) (posedge ACLK_0) (535) (12) )
                ( SETUPHOLD (negedge WDATA_0[83]) (posedge ACLK_0) (535) (12) )
                ( WIDTH  (posedge ACLK_0) (3375) )
                ( WIDTH  (negedge ACLK_0) (3375) )
                ( SETUPHOLD (posedge WDATA_0[86]) (posedge ACLK_0) (576) (-19) )
                ( SETUPHOLD (negedge WDATA_0[86]) (posedge ACLK_0) (576) (-19) )
                ( SETUPHOLD (posedge WDATA_0[81]) (posedge ACLK_0) (674) (-6) )
                ( SETUPHOLD (negedge WDATA_0[81]) (posedge ACLK_0) (674) (-6) )
                ( SETUPHOLD (posedge WDATA_0[88]) (posedge ACLK_0) (518) (-5) )
                ( SETUPHOLD (negedge WDATA_0[88]) (posedge ACLK_0) (518) (-5) )
                ( SETUPHOLD (posedge WDATA_0[80]) (posedge ACLK_0) (657) (30) )
                ( SETUPHOLD (negedge WDATA_0[80]) (posedge ACLK_0) (657) (30) )
                ( SETUPHOLD (posedge WDATA_0[82]) (posedge ACLK_0) (593) (30) )
                ( SETUPHOLD (negedge WDATA_0[82]) (posedge ACLK_0) (593) (30) )
                ( SETUPHOLD (posedge WDATA_0[84]) (posedge ACLK_0) (718) (30) )
                ( SETUPHOLD (negedge WDATA_0[84]) (posedge ACLK_0) (718) (30) )
                ( SETUPHOLD (posedge WDATA_0[85]) (posedge ACLK_0) (599) (-14) )
                ( SETUPHOLD (negedge WDATA_0[85]) (posedge ACLK_0) (599) (-14) )
                ( SETUPHOLD (posedge WDATA_0[87]) (posedge ACLK_0) (710) (0) )
                ( SETUPHOLD (negedge WDATA_0[87]) (posedge ACLK_0) (710) (0) )
                ( SETUPHOLD (posedge WDATA_0[79]) (posedge ACLK_0) (572) (31) )
                ( SETUPHOLD (negedge WDATA_0[79]) (posedge ACLK_0) (572) (31) )
                ( SETUPHOLD (posedge WDATA_0[78]) (posedge ACLK_0) (593) (33) )
                ( SETUPHOLD (negedge WDATA_0[78]) (posedge ACLK_0) (593) (33) )
                ( SETUPHOLD (posedge WDATA_0[76]) (posedge ACLK_0) (575) (38) )
                ( SETUPHOLD (negedge WDATA_0[76]) (posedge ACLK_0) (575) (38) )
                ( SETUPHOLD (posedge WDATA_0[77]) (posedge ACLK_0) (595) (33) )
                ( SETUPHOLD (negedge WDATA_0[77]) (posedge ACLK_0) (595) (33) )
                ( SETUPHOLD (posedge WDATA_0[74]) (posedge ACLK_0) (547) (30) )
                ( SETUPHOLD (negedge WDATA_0[74]) (posedge ACLK_0) (547) (30) )
                ( SETUPHOLD (posedge WDATA_0[75]) (posedge ACLK_0) (623) (-17) )
                ( SETUPHOLD (negedge WDATA_0[75]) (posedge ACLK_0) (623) (-17) )
                ( SETUPHOLD (posedge WDATA_0[73]) (posedge ACLK_0) (590) (22) )
                ( SETUPHOLD (negedge WDATA_0[73]) (posedge ACLK_0) (590) (22) )
                ( SETUPHOLD (posedge WDATA_0[72]) (posedge ACLK_0) (614) (-14) )
                ( SETUPHOLD (negedge WDATA_0[72]) (posedge ACLK_0) (614) (-14) )
                ( SETUPHOLD (posedge WDATA_0[64]) (posedge ACLK_0) (555) (32) )
                ( SETUPHOLD (negedge WDATA_0[64]) (posedge ACLK_0) (555) (32) )
                ( SETUPHOLD (posedge WDATA_0[70]) (posedge ACLK_0) (667) (-31) )
                ( SETUPHOLD (negedge WDATA_0[70]) (posedge ACLK_0) (667) (-31) )
                ( SETUPHOLD (posedge WDATA_0[67]) (posedge ACLK_0) (564) (36) )
                ( SETUPHOLD (negedge WDATA_0[67]) (posedge ACLK_0) (564) (36) )
                ( SETUPHOLD (posedge WDATA_0[62]) (posedge ACLK_0) (553) (23) )
                ( SETUPHOLD (negedge WDATA_0[62]) (posedge ACLK_0) (553) (23) )
                ( SETUPHOLD (posedge WDATA_0[71]) (posedge ACLK_0) (573) (45) )
                ( SETUPHOLD (negedge WDATA_0[71]) (posedge ACLK_0) (573) (45) )
                ( SETUPHOLD (posedge WDATA_0[69]) (posedge ACLK_0) (560) (21) )
                ( SETUPHOLD (negedge WDATA_0[69]) (posedge ACLK_0) (560) (21) )
                ( SETUPHOLD (posedge WDATA_0[61]) (posedge ACLK_0) (657) (-1) )
                ( SETUPHOLD (negedge WDATA_0[61]) (posedge ACLK_0) (657) (-1) )
                ( SETUPHOLD (posedge WDATA_0[63]) (posedge ACLK_0) (555) (27) )
                ( SETUPHOLD (negedge WDATA_0[63]) (posedge ACLK_0) (555) (27) )
                ( SETUPHOLD (posedge WDATA_0[65]) (posedge ACLK_0) (579) (29) )
                ( SETUPHOLD (negedge WDATA_0[65]) (posedge ACLK_0) (579) (29) )
                ( SETUPHOLD (posedge WDATA_0[66]) (posedge ACLK_0) (567) (11) )
                ( SETUPHOLD (negedge WDATA_0[66]) (posedge ACLK_0) (567) (11) )
                ( SETUPHOLD (posedge WDATA_0[68]) (posedge ACLK_0) (580) (23) )
                ( SETUPHOLD (negedge WDATA_0[68]) (posedge ACLK_0) (580) (23) )
                ( SETUPHOLD (posedge WDATA_0[60]) (posedge ACLK_0) (575) (9) )
                ( SETUPHOLD (negedge WDATA_0[60]) (posedge ACLK_0) (575) (9) )
                ( SETUPHOLD (posedge WDATA_0[59]) (posedge ACLK_0) (599) (21) )
                ( SETUPHOLD (negedge WDATA_0[59]) (posedge ACLK_0) (599) (21) )
                ( SETUPHOLD (posedge WDATA_0[57]) (posedge ACLK_0) (558) (15) )
                ( SETUPHOLD (negedge WDATA_0[57]) (posedge ACLK_0) (558) (15) )
                ( SETUPHOLD (posedge WDATA_0[58]) (posedge ACLK_0) (581) (17) )
                ( SETUPHOLD (negedge WDATA_0[58]) (posedge ACLK_0) (581) (17) )
                ( SETUPHOLD (posedge WDATA_0[55]) (posedge ACLK_0) (547) (7) )
                ( SETUPHOLD (negedge WDATA_0[55]) (posedge ACLK_0) (547) (7) )
                ( SETUPHOLD (posedge WDATA_0[56]) (posedge ACLK_0) (685) (32) )
                ( SETUPHOLD (negedge WDATA_0[56]) (posedge ACLK_0) (685) (32) )
                ( SETUPHOLD (posedge WDATA_0[54]) (posedge ACLK_0) (693) (55) )
                ( SETUPHOLD (negedge WDATA_0[54]) (posedge ACLK_0) (693) (55) )
                ( SETUPHOLD (posedge WDATA_0[53]) (posedge ACLK_0) (588) (-10) )
                ( SETUPHOLD (negedge WDATA_0[53]) (posedge ACLK_0) (588) (-10) )
                ( SETUPHOLD (posedge WDATA_0[45]) (posedge ACLK_0) (399) (87) )
                ( SETUPHOLD (negedge WDATA_0[45]) (posedge ACLK_0) (399) (87) )
                ( SETUPHOLD (posedge WDATA_0[51]) (posedge ACLK_0) (557) (36) )
                ( SETUPHOLD (negedge WDATA_0[51]) (posedge ACLK_0) (557) (36) )
                ( SETUPHOLD (posedge WDATA_0[48]) (posedge ACLK_0) (595) (-9) )
                ( SETUPHOLD (negedge WDATA_0[48]) (posedge ACLK_0) (595) (-9) )
                ( SETUPHOLD (posedge WDATA_0[43]) (posedge ACLK_0) (556) (25) )
                ( SETUPHOLD (negedge WDATA_0[43]) (posedge ACLK_0) (556) (25) )
                ( SETUPHOLD (posedge WDATA_0[52]) (posedge ACLK_0) (647) (-54) )
                ( SETUPHOLD (negedge WDATA_0[52]) (posedge ACLK_0) (647) (-54) )
                ( SETUPHOLD (posedge WDATA_0[50]) (posedge ACLK_0) (563) (-21) )
                ( SETUPHOLD (negedge WDATA_0[50]) (posedge ACLK_0) (563) (-21) )
                ( SETUPHOLD (posedge WDATA_0[42]) (posedge ACLK_0) (565) (-19) )
                ( SETUPHOLD (negedge WDATA_0[42]) (posedge ACLK_0) (565) (-19) )
                ( SETUPHOLD (posedge WDATA_0[44]) (posedge ACLK_0) (571) (-31) )
                ( SETUPHOLD (negedge WDATA_0[44]) (posedge ACLK_0) (571) (-31) )
                ( SETUPHOLD (posedge WDATA_0[46]) (posedge ACLK_0) (533) (8) )
                ( SETUPHOLD (negedge WDATA_0[46]) (posedge ACLK_0) (533) (8) )
                ( SETUPHOLD (posedge WDATA_0[47]) (posedge ACLK_0) (544) (-6) )
                ( SETUPHOLD (negedge WDATA_0[47]) (posedge ACLK_0) (544) (-6) )
                ( SETUPHOLD (posedge WDATA_0[49]) (posedge ACLK_0) (599) (-21) )
                ( SETUPHOLD (negedge WDATA_0[49]) (posedge ACLK_0) (599) (-21) )
                ( SETUPHOLD (posedge WDATA_0[41]) (posedge ACLK_0) (697) (-24) )
                ( SETUPHOLD (negedge WDATA_0[41]) (posedge ACLK_0) (697) (-24) )
                ( SETUPHOLD (posedge WDATA_0[40]) (posedge ACLK_0) (599) (29) )
                ( SETUPHOLD (negedge WDATA_0[40]) (posedge ACLK_0) (599) (29) )
                ( SETUPHOLD (posedge WDATA_0[38]) (posedge ACLK_0) (528) (45) )
                ( SETUPHOLD (negedge WDATA_0[38]) (posedge ACLK_0) (528) (45) )
                ( SETUPHOLD (posedge WDATA_0[39]) (posedge ACLK_0) (573) (65) )
                ( SETUPHOLD (negedge WDATA_0[39]) (posedge ACLK_0) (573) (65) )
                ( SETUPHOLD (posedge WDATA_0[36]) (posedge ACLK_0) (445) (62) )
                ( SETUPHOLD (negedge WDATA_0[36]) (posedge ACLK_0) (445) (62) )
                ( SETUPHOLD (posedge WDATA_0[37]) (posedge ACLK_0) (569) (3) )
                ( SETUPHOLD (negedge WDATA_0[37]) (posedge ACLK_0) (569) (3) )
                ( SETUPHOLD (posedge WDATA_0[35]) (posedge ACLK_0) (868) (-204) )
                ( SETUPHOLD (negedge WDATA_0[35]) (posedge ACLK_0) (868) (-204) )
                ( SETUPHOLD (posedge WDATA_0[34]) (posedge ACLK_0) (494) (63) )
                ( SETUPHOLD (negedge WDATA_0[34]) (posedge ACLK_0) (494) (63) )
                ( SETUPHOLD (posedge WDATA_0[26]) (posedge ACLK_0) (532) (35) )
                ( SETUPHOLD (negedge WDATA_0[26]) (posedge ACLK_0) (532) (35) )
                ( SETUPHOLD (posedge WDATA_0[32]) (posedge ACLK_0) (563) (58) )
                ( SETUPHOLD (negedge WDATA_0[32]) (posedge ACLK_0) (563) (58) )
                ( SETUPHOLD (posedge WDATA_0[29]) (posedge ACLK_0) (615) (-2) )
                ( SETUPHOLD (negedge WDATA_0[29]) (posedge ACLK_0) (615) (-2) )
                ( SETUPHOLD (posedge WDATA_0[24]) (posedge ACLK_0) (687) (34) )
                ( SETUPHOLD (negedge WDATA_0[24]) (posedge ACLK_0) (687) (34) )
                ( SETUPHOLD (posedge WDATA_0[33]) (posedge ACLK_0) (484) (0) )
                ( SETUPHOLD (negedge WDATA_0[33]) (posedge ACLK_0) (484) (0) )
                ( SETUPHOLD (posedge WDATA_0[31]) (posedge ACLK_0) (638) (87) )
                ( SETUPHOLD (negedge WDATA_0[31]) (posedge ACLK_0) (638) (87) )
                ( SETUPHOLD (posedge WDATA_0[23]) (posedge ACLK_0) (522) (29) )
                ( SETUPHOLD (negedge WDATA_0[23]) (posedge ACLK_0) (522) (29) )
                ( SETUPHOLD (posedge WDATA_0[25]) (posedge ACLK_0) (536) (39) )
                ( SETUPHOLD (negedge WDATA_0[25]) (posedge ACLK_0) (536) (39) )
                ( SETUPHOLD (posedge WDATA_0[27]) (posedge ACLK_0) (600) (-37) )
                ( SETUPHOLD (negedge WDATA_0[27]) (posedge ACLK_0) (600) (-37) )
                ( SETUPHOLD (posedge WDATA_0[28]) (posedge ACLK_0) (650) (48) )
                ( SETUPHOLD (negedge WDATA_0[28]) (posedge ACLK_0) (650) (48) )
                ( SETUPHOLD (posedge WDATA_0[30]) (posedge ACLK_0) (538) (60) )
                ( SETUPHOLD (negedge WDATA_0[30]) (posedge ACLK_0) (538) (60) )
                ( SETUPHOLD (posedge WDATA_0[22]) (posedge ACLK_0) (665) (-10) )
                ( SETUPHOLD (negedge WDATA_0[22]) (posedge ACLK_0) (665) (-10) )
                ( SETUPHOLD (posedge WDATA_0[21]) (posedge ACLK_0) (473) (71) )
                ( SETUPHOLD (negedge WDATA_0[21]) (posedge ACLK_0) (473) (71) )
                ( SETUPHOLD (posedge WDATA_0[19]) (posedge ACLK_0) (694) (83) )
                ( SETUPHOLD (negedge WDATA_0[19]) (posedge ACLK_0) (694) (83) )
                ( SETUPHOLD (posedge WDATA_0[20]) (posedge ACLK_0) (517) (18) )
                ( SETUPHOLD (negedge WDATA_0[20]) (posedge ACLK_0) (517) (18) )
                ( SETUPHOLD (posedge WDATA_0[17]) (posedge ACLK_0) (671) (-83) )
                ( SETUPHOLD (negedge WDATA_0[17]) (posedge ACLK_0) (671) (-83) )
                ( SETUPHOLD (posedge WDATA_0[18]) (posedge ACLK_0) (982) (-10) )
                ( SETUPHOLD (negedge WDATA_0[18]) (posedge ACLK_0) (982) (-10) )
                ( SETUPHOLD (posedge WDATA_0[16]) (posedge ACLK_0) (527) (12) )
                ( SETUPHOLD (negedge WDATA_0[16]) (posedge ACLK_0) (527) (12) )
                ( SETUPHOLD (posedge WDATA_0[15]) (posedge ACLK_0) (575) (64) )
                ( SETUPHOLD (negedge WDATA_0[15]) (posedge ACLK_0) (575) (64) )
                ( SETUPHOLD (posedge WDATA_0[7]) (posedge ACLK_0) (468) (54) )
                ( SETUPHOLD (negedge WDATA_0[7]) (posedge ACLK_0) (468) (54) )
                ( SETUPHOLD (posedge WDATA_0[13]) (posedge ACLK_0) (529) (0) )
                ( SETUPHOLD (negedge WDATA_0[13]) (posedge ACLK_0) (529) (0) )
                ( SETUPHOLD (posedge WDATA_0[10]) (posedge ACLK_0) (559) (18) )
                ( SETUPHOLD (negedge WDATA_0[10]) (posedge ACLK_0) (559) (18) )
                ( SETUPHOLD (posedge WDATA_0[5]) (posedge ACLK_0) (647) (-16) )
                ( SETUPHOLD (negedge WDATA_0[5]) (posedge ACLK_0) (647) (-16) )
                ( SETUPHOLD (posedge WDATA_0[14]) (posedge ACLK_0) (502) (51) )
                ( SETUPHOLD (negedge WDATA_0[14]) (posedge ACLK_0) (502) (51) )
                ( SETUPHOLD (posedge WDATA_0[12]) (posedge ACLK_0) (526) (-4) )
                ( SETUPHOLD (negedge WDATA_0[12]) (posedge ACLK_0) (526) (-4) )
                ( SETUPHOLD (posedge WDATA_0[4]) (posedge ACLK_0) (536) (-12) )
                ( SETUPHOLD (negedge WDATA_0[4]) (posedge ACLK_0) (536) (-12) )
                ( SETUPHOLD (posedge WDATA_0[6]) (posedge ACLK_0) (526) (38) )
                ( SETUPHOLD (negedge WDATA_0[6]) (posedge ACLK_0) (526) (38) )
                ( SETUPHOLD (posedge WDATA_0[8]) (posedge ACLK_0) (506) (37) )
                ( SETUPHOLD (negedge WDATA_0[8]) (posedge ACLK_0) (506) (37) )
                ( SETUPHOLD (posedge WDATA_0[9]) (posedge ACLK_0) (559) (63) )
                ( SETUPHOLD (negedge WDATA_0[9]) (posedge ACLK_0) (559) (63) )
                ( SETUPHOLD (posedge WDATA_0[11]) (posedge ACLK_0) (562) (57) )
                ( SETUPHOLD (negedge WDATA_0[11]) (posedge ACLK_0) (562) (57) )
                ( SETUPHOLD (posedge WDATA_0[3]) (posedge ACLK_0) (514) (38) )
                ( SETUPHOLD (negedge WDATA_0[3]) (posedge ACLK_0) (514) (38) )
                ( SETUPHOLD (posedge WDATA_0[2]) (posedge ACLK_0) (480) (29) )
                ( SETUPHOLD (negedge WDATA_0[2]) (posedge ACLK_0) (480) (29) )
                ( SETUPHOLD (posedge WDATA_0[0]) (posedge ACLK_0) (527) (43) )
                ( SETUPHOLD (negedge WDATA_0[0]) (posedge ACLK_0) (527) (43) )
                ( SETUPHOLD (posedge WDATA_0[1]) (posedge ACLK_0) (533) (2) )
                ( SETUPHOLD (negedge WDATA_0[1]) (posedge ACLK_0) (533) (2) )
                ( SETUPHOLD (posedge AWURGENT_0) (posedge ACLK_0) (438) (64) )
                ( SETUPHOLD (negedge AWURGENT_0) (posedge ACLK_0) (438) (64) )
                ( SETUPHOLD (posedge AWPOISON_0) (posedge ACLK_0) (943) (78) )
                ( SETUPHOLD (negedge AWPOISON_0) (posedge ACLK_0) (943) (78) )
                ( SETUPHOLD (posedge AWQOS_0[3]) (posedge ACLK_0) (2522) (53) )
                ( SETUPHOLD (negedge AWQOS_0[3]) (posedge ACLK_0) (2522) (53) )
                ( SETUPHOLD (posedge AWQOS_0[2]) (posedge ACLK_0) (2459) (79) )
                ( SETUPHOLD (negedge AWQOS_0[2]) (posedge ACLK_0) (2459) (79) )
                ( SETUPHOLD (posedge AWSIZE_0[1]) (posedge ACLK_0) (2401) (37) )
                ( SETUPHOLD (negedge AWSIZE_0[1]) (posedge ACLK_0) (2401) (37) )
                ( SETUPHOLD (posedge AWQOS_0[0]) (posedge ACLK_0) (2452) (65) )
                ( SETUPHOLD (negedge AWQOS_0[0]) (posedge ACLK_0) (2452) (65) )
                ( SETUPHOLD (posedge AWBURST_0[1]) (posedge ACLK_0) (1419) (-69) )
                ( SETUPHOLD (negedge AWBURST_0[1]) (posedge ACLK_0) (1419) (-69) )
                ( SETUPHOLD (posedge AWLEN_0[7]) (posedge ACLK_0) (2052) (-40) )
                ( SETUPHOLD (negedge AWLEN_0[7]) (posedge ACLK_0) (2052) (-40) )
                ( SETUPHOLD (posedge AWQOS_0[1]) (posedge ACLK_0) (2500) (64) )
                ( SETUPHOLD (negedge AWQOS_0[1]) (posedge ACLK_0) (2500) (64) )
                ( SETUPHOLD (posedge AWVALID_0) (posedge ACLK_0) (4610) (-37) )
                ( SETUPHOLD (negedge AWVALID_0) (posedge ACLK_0) (4610) (-37) )
                ( SETUPHOLD (posedge AWLEN_0[6]) (posedge ACLK_0) (1962) (53) )
                ( SETUPHOLD (negedge AWLEN_0[6]) (posedge ACLK_0) (1962) (53) )
                ( SETUPHOLD (posedge AWSIZE_0[0]) (posedge ACLK_0) (2529) (52) )
                ( SETUPHOLD (negedge AWSIZE_0[0]) (posedge ACLK_0) (2529) (52) )
                ( SETUPHOLD (posedge AWSIZE_0[2]) (posedge ACLK_0) (2449) (49) )
                ( SETUPHOLD (negedge AWSIZE_0[2]) (posedge ACLK_0) (2449) (49) )
                ( SETUPHOLD (posedge AWBURST_0[0]) (posedge ACLK_0) (1430) (-30) )
                ( SETUPHOLD (negedge AWBURST_0[0]) (posedge ACLK_0) (1430) (-30) )
                ( SETUPHOLD (posedge AWLEN_0[5]) (posedge ACLK_0) (2307) (8) )
                ( SETUPHOLD (negedge AWLEN_0[5]) (posedge ACLK_0) (2307) (8) )
                ( SETUPHOLD (posedge AWLEN_0[4]) (posedge ACLK_0) (2198) (80) )
                ( SETUPHOLD (negedge AWLEN_0[4]) (posedge ACLK_0) (2198) (80) )
                ( SETUPHOLD (posedge AWLEN_0[2]) (posedge ACLK_0) (2432) (46) )
                ( SETUPHOLD (negedge AWLEN_0[2]) (posedge ACLK_0) (2432) (46) )
                ( SETUPHOLD (posedge AWLEN_0[3]) (posedge ACLK_0) (2419) (-13) )
                ( SETUPHOLD (negedge AWLEN_0[3]) (posedge ACLK_0) (2419) (-13) )
                ( SETUPHOLD (posedge AWLEN_0[0]) (posedge ACLK_0) (2673) (87) )
                ( SETUPHOLD (negedge AWLEN_0[0]) (posedge ACLK_0) (2673) (87) )
                ( SETUPHOLD (posedge AWLEN_0[1]) (posedge ACLK_0) (2652) (-6) )
                ( SETUPHOLD (negedge AWLEN_0[1]) (posedge ACLK_0) (2652) (-6) )
                ( SETUPHOLD (posedge AWADDR_0[31]) (posedge ACLK_0) (849) (71) )
                ( SETUPHOLD (negedge AWADDR_0[31]) (posedge ACLK_0) (849) (71) )
                ( SETUPHOLD (posedge AWADDR_0[30]) (posedge ACLK_0) (926) (62) )
                ( SETUPHOLD (negedge AWADDR_0[30]) (posedge ACLK_0) (926) (62) )
                ( SETUPHOLD (posedge AWADDR_0[22]) (posedge ACLK_0) (966) (23) )
                ( SETUPHOLD (negedge AWADDR_0[22]) (posedge ACLK_0) (966) (23) )
                ( SETUPHOLD (posedge AWADDR_0[28]) (posedge ACLK_0) (1018) (30) )
                ( SETUPHOLD (negedge AWADDR_0[28]) (posedge ACLK_0) (1018) (30) )
                ( SETUPHOLD (posedge AWADDR_0[25]) (posedge ACLK_0) (955) (52) )
                ( SETUPHOLD (negedge AWADDR_0[25]) (posedge ACLK_0) (955) (52) )
                ( SETUPHOLD (posedge AWADDR_0[20]) (posedge ACLK_0) (959) (78) )
                ( SETUPHOLD (negedge AWADDR_0[20]) (posedge ACLK_0) (959) (78) )
                ( SETUPHOLD (posedge AWADDR_0[29]) (posedge ACLK_0) (905) (60) )
                ( SETUPHOLD (negedge AWADDR_0[29]) (posedge ACLK_0) (905) (60) )
                ( SETUPHOLD (posedge AWADDR_0[27]) (posedge ACLK_0) (1043) (48) )
                ( SETUPHOLD (negedge AWADDR_0[27]) (posedge ACLK_0) (1043) (48) )
                ( SETUPHOLD (posedge AWADDR_0[19]) (posedge ACLK_0) (843) (79) )
                ( SETUPHOLD (negedge AWADDR_0[19]) (posedge ACLK_0) (843) (79) )
                ( SETUPHOLD (posedge AWADDR_0[21]) (posedge ACLK_0) (944) (62) )
                ( SETUPHOLD (negedge AWADDR_0[21]) (posedge ACLK_0) (944) (62) )
                ( SETUPHOLD (posedge AWADDR_0[23]) (posedge ACLK_0) (935) (75) )
                ( SETUPHOLD (negedge AWADDR_0[23]) (posedge ACLK_0) (935) (75) )
                ( SETUPHOLD (posedge AWADDR_0[24]) (posedge ACLK_0) (930) (63) )
                ( SETUPHOLD (negedge AWADDR_0[24]) (posedge ACLK_0) (930) (63) )
                ( SETUPHOLD (posedge AWADDR_0[26]) (posedge ACLK_0) (957) (60) )
                ( SETUPHOLD (negedge AWADDR_0[26]) (posedge ACLK_0) (957) (60) )
                ( SETUPHOLD (posedge AWADDR_0[18]) (posedge ACLK_0) (1075) (40) )
                ( SETUPHOLD (negedge AWADDR_0[18]) (posedge ACLK_0) (1075) (40) )
                ( SETUPHOLD (posedge AWADDR_0[17]) (posedge ACLK_0) (1019) (46) )
                ( SETUPHOLD (negedge AWADDR_0[17]) (posedge ACLK_0) (1019) (46) )
                ( SETUPHOLD (posedge AWADDR_0[15]) (posedge ACLK_0) (933) (37) )
                ( SETUPHOLD (negedge AWADDR_0[15]) (posedge ACLK_0) (933) (37) )
                ( SETUPHOLD (posedge AWADDR_0[16]) (posedge ACLK_0) (1050) (30) )
                ( SETUPHOLD (negedge AWADDR_0[16]) (posedge ACLK_0) (1050) (30) )
                ( SETUPHOLD (posedge AWADDR_0[13]) (posedge ACLK_0) (981) (83) )
                ( SETUPHOLD (negedge AWADDR_0[13]) (posedge ACLK_0) (981) (83) )
                ( SETUPHOLD (posedge AWADDR_0[14]) (posedge ACLK_0) (942) (65) )
                ( SETUPHOLD (negedge AWADDR_0[14]) (posedge ACLK_0) (942) (65) )
                ( SETUPHOLD (posedge AWADDR_0[12]) (posedge ACLK_0) (1055) (21) )
                ( SETUPHOLD (negedge AWADDR_0[12]) (posedge ACLK_0) (1055) (21) )
                ( SETUPHOLD (posedge AWADDR_0[11]) (posedge ACLK_0) (1874) (17) )
                ( SETUPHOLD (negedge AWADDR_0[11]) (posedge ACLK_0) (1874) (17) )
                ( SETUPHOLD (posedge AWADDR_0[3]) (posedge ACLK_0) (1883) (75) )
                ( SETUPHOLD (negedge AWADDR_0[3]) (posedge ACLK_0) (1883) (75) )
                ( SETUPHOLD (posedge AWADDR_0[9]) (posedge ACLK_0) (1664) (43) )
                ( SETUPHOLD (negedge AWADDR_0[9]) (posedge ACLK_0) (1664) (43) )
                ( SETUPHOLD (posedge AWADDR_0[6]) (posedge ACLK_0) (1913) (55) )
                ( SETUPHOLD (negedge AWADDR_0[6]) (posedge ACLK_0) (1913) (55) )
                ( SETUPHOLD (posedge AWADDR_0[1]) (posedge ACLK_0) (1806) (68) )
                ( SETUPHOLD (negedge AWADDR_0[1]) (posedge ACLK_0) (1806) (68) )
                ( SETUPHOLD (posedge AWADDR_0[10]) (posedge ACLK_0) (1663) (-50) )
                ( SETUPHOLD (negedge AWADDR_0[10]) (posedge ACLK_0) (1663) (-50) )
                ( SETUPHOLD (posedge AWADDR_0[8]) (posedge ACLK_0) (1696) (95) )
                ( SETUPHOLD (negedge AWADDR_0[8]) (posedge ACLK_0) (1696) (95) )
                ( SETUPHOLD (posedge AWADDR_0[0]) (posedge ACLK_0) (1840) (51) )
                ( SETUPHOLD (negedge AWADDR_0[0]) (posedge ACLK_0) (1840) (51) )
                ( SETUPHOLD (posedge AWADDR_0[2]) (posedge ACLK_0) (1845) (70) )
                ( SETUPHOLD (negedge AWADDR_0[2]) (posedge ACLK_0) (1845) (70) )
                ( SETUPHOLD (posedge AWADDR_0[4]) (posedge ACLK_0) (1960) (82) )
                ( SETUPHOLD (negedge AWADDR_0[4]) (posedge ACLK_0) (1960) (82) )
                ( SETUPHOLD (posedge AWADDR_0[5]) (posedge ACLK_0) (1954) (36) )
                ( SETUPHOLD (negedge AWADDR_0[5]) (posedge ACLK_0) (1954) (36) )
                ( SETUPHOLD (posedge AWADDR_0[7]) (posedge ACLK_0) (1791) (45) )
                ( SETUPHOLD (negedge AWADDR_0[7]) (posedge ACLK_0) (1791) (45) )
                ( SETUPHOLD (posedge AWID_0[7]) (posedge ACLK_0) (1257) (75) )
                ( SETUPHOLD (negedge AWID_0[7]) (posedge ACLK_0) (1257) (75) )
                ( SETUPHOLD (posedge AWID_0[6]) (posedge ACLK_0) (1165) (90) )
                ( SETUPHOLD (negedge AWID_0[6]) (posedge ACLK_0) (1165) (90) )
                ( SETUPHOLD (posedge AWID_0[4]) (posedge ACLK_0) (1102) (84) )
                ( SETUPHOLD (negedge AWID_0[4]) (posedge ACLK_0) (1102) (84) )
                ( SETUPHOLD (posedge AWID_0[5]) (posedge ACLK_0) (985) (89) )
                ( SETUPHOLD (negedge AWID_0[5]) (posedge ACLK_0) (985) (89) )
                ( SETUPHOLD (posedge AWID_0[2]) (posedge ACLK_0) (1071) (92) )
                ( SETUPHOLD (negedge AWID_0[2]) (posedge ACLK_0) (1071) (92) )
                ( SETUPHOLD (posedge AWID_0[3]) (posedge ACLK_0) (962) (76) )
                ( SETUPHOLD (negedge AWID_0[3]) (posedge ACLK_0) (962) (76) )
                ( SETUPHOLD (posedge AWID_0[1]) (posedge ACLK_0) (1099) (56) )
                ( SETUPHOLD (negedge AWID_0[1]) (posedge ACLK_0) (1099) (56) )
                ( SETUPHOLD (posedge AWID_0[0]) (posedge ACLK_0) (1085) (78) )
                ( SETUPHOLD (negedge AWID_0[0]) (posedge ACLK_0) (1085) (78) )
            )
    )

    ( CELL
        ( CELLTYPE "V_DDRPHY" )
        ( INSTANCE HMEMC_16_1\/V_DDRPHY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DDRPHY_CLKIN (0) (0) )
                    ( PORT DDRPHY_DGTS_H (15) (13) )
                    ( PORT DDRPHY_DGTS_L (15) (13) )
                    ( PORT DDRPHY_DLL_STEP[0] (157) (111) )
                    ( PORT DDRPHY_DLL_STEP[1] (284) (221) )
                    ( PORT DDRPHY_DLL_STEP[2] (284) (221) )
                    ( PORT DDRPHY_DLL_STEP[3] (284) (221) )
                    ( PORT DDRPHY_DLL_STEP[4] (157) (111) )
                    ( PORT DDRPHY_DLL_STEP[5] (157) (111) )
                    ( PORT DDRPHY_DLL_STEP[6] (284) (221) )
                    ( PORT DDRPHY_DLL_STEP[7] (157) (111) )
                    ( PORT DDRPHY_DQ_H[0] (0) (0) )
                    ( PORT DDRPHY_DQ_H[1] (0) (0) )
                    ( PORT DDRPHY_DQ_H[2] (0) (0) )
                    ( PORT DDRPHY_DQ_H[3] (0) (0) )
                    ( PORT DDRPHY_DQ_H[4] (0) (0) )
                    ( PORT DDRPHY_DQ_H[5] (0) (0) )
                    ( PORT DDRPHY_DQ_H[6] (0) (0) )
                    ( PORT DDRPHY_DQ_H[7] (0) (0) )
                    ( PORT DDRPHY_DQ_L[0] (0) (0) )
                    ( PORT DDRPHY_DQ_L[1] (0) (0) )
                    ( PORT DDRPHY_DQ_L[2] (0) (0) )
                    ( PORT DDRPHY_DQ_L[3] (0) (0) )
                    ( PORT DDRPHY_DQ_L[4] (0) (0) )
                    ( PORT DDRPHY_DQ_L[5] (0) (0) )
                    ( PORT DDRPHY_DQ_L[6] (0) (0) )
                    ( PORT DDRPHY_DQ_L[7] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[0] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[1] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[2] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[3] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[4] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[5] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[6] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[7] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[8] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[9] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[10] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[11] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[12] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[13] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[14] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[15] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[16] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[17] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[18] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[19] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[20] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[21] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[22] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[23] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[24] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[25] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[26] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[27] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[28] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[29] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[30] (0) (0) )
                    ( PORT DDRPHY_RDATA_H[31] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[0] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[1] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[2] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[3] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[4] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[5] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[6] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[7] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[8] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[9] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[10] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[11] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[12] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[13] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[14] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[15] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[16] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[17] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[18] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[19] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[20] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[21] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[22] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[23] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[24] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[25] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[26] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[27] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[28] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[29] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[30] (0) (0) )
                    ( PORT DDRPHY_RDATA_L[31] (0) (0) )
                    ( PORT DDRPHY_RDEL_OV_H (11) (10) )
                    ( PORT DDRPHY_RDEL_OV_L (11) (10) )
                    ( PORT DDRPHY_READ_VALID_H (10) (9) )
                    ( PORT DDRPHY_READ_VALID_L (10) (9) )
                    ( PORT DDRPHY_RST (1194) (982) )
                    ( PORT DDRPHY_RST_ACK (670) (513) )
                    ( PORT DDRPHY_UPDATE (579) (432) )
                    ( PORT DDRPHY_UPDATE_COMP_DIR_H (525) (451) )
                    ( PORT DDRPHY_UPDATE_COMP_DIR_L (441) (339) )
                    ( PORT DDRPHY_UPDATE_COMP_VAL_H[0] (583) (433) )
                    ( PORT DDRPHY_UPDATE_COMP_VAL_H[1] (1161) (958) )
                    ( PORT DDRPHY_UPDATE_COMP_VAL_L[0] (521) (434) )
                    ( PORT DDRPHY_UPDATE_COMP_VAL_L[1] (1161) (958) )
                    ( PORT DDRPHY_UPDATE_TYPE[0] (440) (339) )
                    ( PORT DDRPHY_UPDATE_TYPE[1] (442) (339) )
                    ( PORT DDRPHY_WL_OV_H (9) (8) )
                    ( PORT DDRPHY_WL_OV_L (9) (8) )
                    ( PORT DFI_ADDRESS[0] (0) (0) )
                    ( PORT DFI_ADDRESS[1] (0) (0) )
                    ( PORT DFI_ADDRESS[2] (0) (0) )
                    ( PORT DFI_ADDRESS[3] (0) (0) )
                    ( PORT DFI_ADDRESS[4] (0) (0) )
                    ( PORT DFI_ADDRESS[5] (0) (0) )
                    ( PORT DFI_ADDRESS[6] (0) (0) )
                    ( PORT DFI_ADDRESS[7] (0) (0) )
                    ( PORT DFI_ADDRESS[8] (0) (0) )
                    ( PORT DFI_ADDRESS[9] (0) (0) )
                    ( PORT DFI_ADDRESS[10] (0) (0) )
                    ( PORT DFI_ADDRESS[11] (0) (0) )
                    ( PORT DFI_ADDRESS[12] (0) (0) )
                    ( PORT DFI_ADDRESS[13] (0) (0) )
                    ( PORT DFI_ADDRESS[14] (0) (0) )
                    ( PORT DFI_ADDRESS[15] (0) (0) )
                    ( PORT DFI_ADDRESS[16] (0) (0) )
                    ( PORT DFI_ADDRESS[17] (0) (0) )
                    ( PORT DFI_ADDRESS[18] (0) (0) )
                    ( PORT DFI_ADDRESS[19] (0) (0) )
                    ( PORT DFI_ADDRESS[20] (0) (0) )
                    ( PORT DFI_ADDRESS[21] (0) (0) )
                    ( PORT DFI_ADDRESS[22] (0) (0) )
                    ( PORT DFI_ADDRESS[23] (0) (0) )
                    ( PORT DFI_ADDRESS[24] (0) (0) )
                    ( PORT DFI_ADDRESS[25] (0) (0) )
                    ( PORT DFI_ADDRESS[26] (0) (0) )
                    ( PORT DFI_ADDRESS[27] (0) (0) )
                    ( PORT DFI_ADDRESS[28] (0) (0) )
                    ( PORT DFI_ADDRESS[29] (0) (0) )
                    ( PORT DFI_ADDRESS[30] (0) (0) )
                    ( PORT DFI_ADDRESS[31] (0) (0) )
                    ( PORT DFI_BANK[0] (0) (0) )
                    ( PORT DFI_BANK[1] (0) (0) )
                    ( PORT DFI_BANK[2] (0) (0) )
                    ( PORT DFI_BANK[3] (0) (0) )
                    ( PORT DFI_BANK[4] (0) (0) )
                    ( PORT DFI_BANK[5] (0) (0) )
                    ( PORT DFI_CAS_N[0] (0) (0) )
                    ( PORT DFI_CAS_N[1] (0) (0) )
                    ( PORT DFI_CKE[0] (0) (0) )
                    ( PORT DFI_CKE[1] (0) (0) )
                    ( PORT DFI_CS[0] (0) (0) )
                    ( PORT DFI_CS[1] (0) (0) )
                    ( PORT DFI_CTRLUPD_REQ (0) (0) )
                    ( PORT DFI_DRAM_CLK_DISABLE (0) (0) )
                    ( PORT DFI_FREQUENCY[0] (0) (0) )
                    ( PORT DFI_FREQUENCY[1] (0) (0) )
                    ( PORT DFI_FREQUENCY[2] (0) (0) )
                    ( PORT DFI_FREQUENCY[3] (0) (0) )
                    ( PORT DFI_FREQUENCY[4] (0) (0) )
                    ( PORT DFI_INIT_START (0) (0) )
                    ( PORT DFI_LP_REQ (0) (0) )
                    ( PORT DFI_LP_WAKEUP[0] (0) (0) )
                    ( PORT DFI_LP_WAKEUP[1] (0) (0) )
                    ( PORT DFI_LP_WAKEUP[2] (0) (0) )
                    ( PORT DFI_LP_WAKEUP[3] (0) (0) )
                    ( PORT DFI_ODT[0] (0) (0) )
                    ( PORT DFI_ODT[1] (0) (0) )
                    ( PORT DFI_PHYUPD_ACK (0) (0) )
                    ( PORT DFI_RAS_N[0] (0) (0) )
                    ( PORT DFI_RAS_N[1] (0) (0) )
                    ( PORT DFI_RDDATA_EN[0] (0) (0) )
                    ( PORT DFI_RDDATA_EN[1] (0) (0) )
                    ( PORT DFI_RDDATA_EN[2] (0) (0) )
                    ( PORT DFI_RDDATA_EN[3] (0) (0) )
                    ( PORT DFI_RESET_N[0] (0) (0) )
                    ( PORT DFI_RESET_N[1] (0) (0) )
                    ( PORT DFI_WE_N[0] (0) (0) )
                    ( PORT DFI_WE_N[1] (0) (0) )
                    ( PORT DFI_WRDATA[0] (0) (0) )
                    ( PORT DFI_WRDATA[1] (0) (0) )
                    ( PORT DFI_WRDATA[2] (0) (0) )
                    ( PORT DFI_WRDATA[3] (0) (0) )
                    ( PORT DFI_WRDATA[4] (0) (0) )
                    ( PORT DFI_WRDATA[5] (0) (0) )
                    ( PORT DFI_WRDATA[6] (0) (0) )
                    ( PORT DFI_WRDATA[7] (0) (0) )
                    ( PORT DFI_WRDATA[8] (0) (0) )
                    ( PORT DFI_WRDATA[9] (0) (0) )
                    ( PORT DFI_WRDATA[10] (0) (0) )
                    ( PORT DFI_WRDATA[11] (0) (0) )
                    ( PORT DFI_WRDATA[12] (0) (0) )
                    ( PORT DFI_WRDATA[13] (0) (0) )
                    ( PORT DFI_WRDATA[14] (0) (0) )
                    ( PORT DFI_WRDATA[15] (0) (0) )
                    ( PORT DFI_WRDATA[16] (0) (0) )
                    ( PORT DFI_WRDATA[17] (0) (0) )
                    ( PORT DFI_WRDATA[18] (0) (0) )
                    ( PORT DFI_WRDATA[19] (0) (0) )
                    ( PORT DFI_WRDATA[20] (0) (0) )
                    ( PORT DFI_WRDATA[21] (0) (0) )
                    ( PORT DFI_WRDATA[22] (0) (0) )
                    ( PORT DFI_WRDATA[23] (0) (0) )
                    ( PORT DFI_WRDATA[24] (0) (0) )
                    ( PORT DFI_WRDATA[25] (0) (0) )
                    ( PORT DFI_WRDATA[26] (0) (0) )
                    ( PORT DFI_WRDATA[27] (0) (0) )
                    ( PORT DFI_WRDATA[28] (0) (0) )
                    ( PORT DFI_WRDATA[29] (0) (0) )
                    ( PORT DFI_WRDATA[30] (0) (0) )
                    ( PORT DFI_WRDATA[31] (0) (0) )
                    ( PORT DFI_WRDATA[32] (0) (0) )
                    ( PORT DFI_WRDATA[33] (0) (0) )
                    ( PORT DFI_WRDATA[34] (0) (0) )
                    ( PORT DFI_WRDATA[35] (0) (0) )
                    ( PORT DFI_WRDATA[36] (0) (0) )
                    ( PORT DFI_WRDATA[37] (0) (0) )
                    ( PORT DFI_WRDATA[38] (0) (0) )
                    ( PORT DFI_WRDATA[39] (0) (0) )
                    ( PORT DFI_WRDATA[40] (0) (0) )
                    ( PORT DFI_WRDATA[41] (0) (0) )
                    ( PORT DFI_WRDATA[42] (0) (0) )
                    ( PORT DFI_WRDATA[43] (0) (0) )
                    ( PORT DFI_WRDATA[44] (0) (0) )
                    ( PORT DFI_WRDATA[45] (0) (0) )
                    ( PORT DFI_WRDATA[46] (0) (0) )
                    ( PORT DFI_WRDATA[47] (0) (0) )
                    ( PORT DFI_WRDATA[48] (0) (0) )
                    ( PORT DFI_WRDATA[49] (0) (0) )
                    ( PORT DFI_WRDATA[50] (0) (0) )
                    ( PORT DFI_WRDATA[51] (0) (0) )
                    ( PORT DFI_WRDATA[52] (0) (0) )
                    ( PORT DFI_WRDATA[53] (0) (0) )
                    ( PORT DFI_WRDATA[54] (0) (0) )
                    ( PORT DFI_WRDATA[55] (0) (0) )
                    ( PORT DFI_WRDATA[56] (0) (0) )
                    ( PORT DFI_WRDATA[57] (0) (0) )
                    ( PORT DFI_WRDATA[58] (0) (0) )
                    ( PORT DFI_WRDATA[59] (0) (0) )
                    ( PORT DFI_WRDATA[60] (0) (0) )
                    ( PORT DFI_WRDATA[61] (0) (0) )
                    ( PORT DFI_WRDATA[62] (0) (0) )
                    ( PORT DFI_WRDATA[63] (0) (0) )
                    ( PORT DFI_WRDATA_EN[0] (0) (0) )
                    ( PORT DFI_WRDATA_EN[1] (0) (0) )
                    ( PORT DFI_WRDATA_EN[2] (0) (0) )
                    ( PORT DFI_WRDATA_EN[3] (0) (0) )
                    ( PORT DFI_WRDATA_MASK[0] (0) (0) )
                    ( PORT DFI_WRDATA_MASK[1] (0) (0) )
                    ( PORT DFI_WRDATA_MASK[2] (0) (0) )
                    ( PORT DFI_WRDATA_MASK[3] (0) (0) )
                    ( PORT DFI_WRDATA_MASK[4] (0) (0) )
                    ( PORT DFI_WRDATA_MASK[5] (0) (0) )
                    ( PORT DFI_WRDATA_MASK[6] (0) (0) )
                    ( PORT DFI_WRDATA_MASK[7] (0) (0) )
                    ( PORT DLL_UPDATE_ACK (835) (666) )
                    ( PORT DLL_UPDATE_N (880) (741) )
                    ( PORT PADDR[0] (583) (422) )
                    ( PORT PADDR[1] (579) (429) )
                    ( PORT PADDR[2] (1141) (961) )
                    ( PORT PADDR[3] (1607) (1387) )
                    ( PORT PADDR[4] (1153) (1021) )
                    ( PORT PADDR[5] (1587) (1353) )
                    ( PORT PADDR[6] (1291) (1101) )
                    ( PORT PADDR[7] (1453) (1285) )
                    ( PORT PADDR[8] (1591) (1430) )
                    ( PORT PADDR[9] (1065) (885) )
                    ( PORT PADDR[10] (1638) (1396) )
                    ( PORT PADDR[11] (574) (423) )
                    ( PORT PCLK (1850) (1826) )
                    ( PORT PENABLE (1153) (1021) )
                    ( PORT PRESET (914) (820) )
                    ( PORT PSEL (595) (435) )
                    ( PORT PWDATA[0] (1259) (1154) )
                    ( PORT PWDATA[1] (1440) (1216) )
                    ( PORT PWDATA[2] (1480) (1301) )
                    ( PORT PWDATA[3] (1407) (1203) )
                    ( PORT PWDATA[4] (1307) (1145) )
                    ( PORT PWDATA[5] (1713) (1539) )
                    ( PORT PWDATA[6] (935) (793) )
                    ( PORT PWDATA[7] (1537) (1477) )
                    ( PORT PWDATA[8] (804) (694) )
                    ( PORT PWDATA[9] (935) (789) )
                    ( PORT PWDATA[10] (1184) (1029) )
                    ( PORT PWDATA[11] (1521) (1282) )
                    ( PORT PWDATA[12] (1209) (1023) )
                    ( PORT PWDATA[13] (1036) (903) )
                    ( PORT PWDATA[14] (934) (782) )
                    ( PORT PWDATA[15] (1180) (1009) )
                    ( PORT PWDATA[16] (1364) (1147) )
                    ( PORT PWDATA[17] (1167) (1049) )
                    ( PORT PWDATA[18] (1769) (1531) )
                    ( PORT PWDATA[19] (1680) (1549) )
                    ( PORT PWDATA[20] (1197) (1004) )
                    ( PORT PWDATA[21] (1224) (1033) )
                    ( PORT PWDATA[22] (1332) (1195) )
                    ( PORT PWDATA[23] (1199) (1085) )
                    ( PORT PWDATA[24] (1898) (1709) )
                    ( PORT PWDATA[25] (1858) (1610) )
                    ( PORT PWDATA[26] (1157) (1020) )
                    ( PORT PWDATA[27] (1578) (1357) )
                    ( PORT PWDATA[28] (1645) (1554) )
                    ( PORT PWDATA[29] (1844) (1686) )
                    ( PORT PWDATA[30] (1371) (1154) )
                    ( PORT PWDATA[31] (1553) (1374) )
                    ( PORT PWRITE (1463) (1208) )
                    ( PORT SRB_DLL_FREEZE (1161) (958) )
                    ( PORT SRB_DQS_RST (1599) (1365) )
                    ( PORT SRB_DQS_RST_TRAINING (1154) (1006) )
                    ( PORT SRB_IOL_RST (1375) (1248) )
                    ( PORT SRB_RST_DLL (1340) (1214) )
                    ( IOPATH DDRPHY_CLKIN DDRPHY_RST_REQ (1404) (1404) )
                    ( IOPATH DDRPHY_CLKIN DDRPHY_UPDATE_DONE (1320) (1320) )
                    ( IOPATH DDRPHY_CLKIN DLL_UPDATE_REQ (1404) (1404) )
                    ( IOPATH DDRPHY_CLKIN DFI_PHYUPD_TYPE[1] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_PHYUPD_TYPE[0] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[63] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[62] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[61] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[60] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[59] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[58] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[57] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[56] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[55] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[54] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[53] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[52] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[51] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[50] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[49] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[48] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[47] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[46] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[45] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[44] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[43] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[42] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[41] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[40] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[39] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[38] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[37] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[36] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[35] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[34] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[33] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[32] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[31] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[30] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[29] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[28] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[27] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[26] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[25] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[24] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[23] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[22] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[21] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[20] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[19] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[18] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[17] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[16] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[15] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[14] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[13] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[12] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[11] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[10] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[9] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[8] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[7] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[6] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[5] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[4] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[3] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[2] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[1] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA[0] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA_VALID[3] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA_VALID[2] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA_VALID[1] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_RDDATA_VALID[0] (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_CTRLUPD_ACK (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_INIT_COMPLETE (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_LP_ACK (0) (0) )
                    ( IOPATH DDRPHY_CLKIN DFI_PHYUPD_REQ (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge PSEL) (posedge PCLK) (1659) (354) )
                ( SETUPHOLD (negedge PSEL) (posedge PCLK) (1659) (354) )
                ( SETUPHOLD (posedge DDRPHY_UPDATE) (posedge DDRPHY_CLKIN) (-122) (681) )
                ( SETUPHOLD (negedge DDRPHY_UPDATE) (posedge DDRPHY_CLKIN) (-122) (681) )
                ( SETUPHOLD (posedge DDRPHY_RST_ACK) (posedge DDRPHY_CLKIN) (-31) (600) )
                ( SETUPHOLD (negedge DDRPHY_RST_ACK) (posedge DDRPHY_CLKIN) (-31) (600) )
                ( SETUPHOLD (posedge DLL_UPDATE_ACK) (posedge DDRPHY_CLKIN) (-147) (659) )
                ( SETUPHOLD (negedge DLL_UPDATE_ACK) (posedge DDRPHY_CLKIN) (-147) (659) )
                ( SETUPHOLD (posedge DDRPHY_UPDATE_TYPE[1]) (posedge DDRPHY_CLKIN) (564) (520) )
                ( SETUPHOLD (negedge DDRPHY_UPDATE_TYPE[1]) (posedge DDRPHY_CLKIN) (564) (520) )
                ( SETUPHOLD (posedge DDRPHY_UPDATE_TYPE[0]) (posedge DDRPHY_CLKIN) (568) (532) )
                ( SETUPHOLD (negedge DDRPHY_UPDATE_TYPE[0]) (posedge DDRPHY_CLKIN) (568) (532) )
                ( SETUPHOLD (posedge DDRPHY_UPDATE_COMP_VAL_L[0]) (posedge DDRPHY_CLKIN) (-139) (674) )
                ( SETUPHOLD (negedge DDRPHY_UPDATE_COMP_VAL_L[0]) (posedge DDRPHY_CLKIN) (-139) (674) )
                ( SETUPHOLD (posedge DDRPHY_UPDATE_COMP_VAL_H[0]) (posedge DDRPHY_CLKIN) (-79) (683) )
                ( SETUPHOLD (negedge DDRPHY_UPDATE_COMP_VAL_H[0]) (posedge DDRPHY_CLKIN) (-79) (683) )
                ( SETUPHOLD (posedge DDRPHY_UPDATE_COMP_DIR_H) (posedge DDRPHY_CLKIN) (-122) (681) )
                ( SETUPHOLD (negedge DDRPHY_UPDATE_COMP_DIR_H) (posedge DDRPHY_CLKIN) (-122) (681) )
                ( SETUPHOLD (posedge DDRPHY_UPDATE_COMP_VAL_L[1]) (posedge DDRPHY_CLKIN) (-147) (659) )
                ( SETUPHOLD (negedge DDRPHY_UPDATE_COMP_VAL_L[1]) (posedge DDRPHY_CLKIN) (-147) (659) )
                ( SETUPHOLD (posedge DDRPHY_UPDATE_COMP_DIR_L) (posedge DDRPHY_CLKIN) (-175) (651) )
                ( SETUPHOLD (negedge DDRPHY_UPDATE_COMP_DIR_L) (posedge DDRPHY_CLKIN) (-175) (651) )
                ( SETUPHOLD (posedge DDRPHY_UPDATE_COMP_VAL_H[1]) (posedge DDRPHY_CLKIN) (-146) (671) )
                ( SETUPHOLD (negedge DDRPHY_UPDATE_COMP_VAL_H[1]) (posedge DDRPHY_CLKIN) (-146) (671) )
                ( WIDTH  (posedge DDRPHY_CLKIN) (1680) )
                ( WIDTH  (negedge DDRPHY_CLKIN) (1680) )
                ( SETUPHOLD (posedge PENABLE) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PENABLE) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWRITE) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWRITE) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[31]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[31]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[29]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[29]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[30]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[30]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[27]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[27]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[28]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[28]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[26]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[26]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[25]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[25]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[17]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[17]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[23]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[23]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[20]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[20]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[15]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[15]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[24]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[24]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[22]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[22]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[14]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[14]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[16]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[16]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[18]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[18]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[19]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[19]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[21]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[21]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[13]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[13]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[12]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[12]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[10]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[10]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[11]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[11]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[8]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[8]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[9]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[9]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[7]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[7]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[6]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[6]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[0]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[0]) (posedge PCLK) (25) (25) )
                ( WIDTH  (posedge PCLK) (4250) )
                ( WIDTH  (negedge PCLK) (4250) )
                ( SETUPHOLD (posedge PWDATA[3]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[3]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PADDR[10]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PADDR[10]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[5]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[5]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PADDR[9]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PADDR[9]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PADDR[11]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PADDR[11]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[1]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[1]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[2]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[2]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PWDATA[4]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PWDATA[4]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PADDR[8]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PADDR[8]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PADDR[7]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PADDR[7]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PADDR[5]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PADDR[5]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PADDR[6]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PADDR[6]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PADDR[3]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PADDR[3]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PADDR[4]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PADDR[4]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PADDR[2]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PADDR[2]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PADDR[1]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PADDR[1]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge PADDR[0]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (negedge PADDR[0]) (posedge PCLK) (25) (25) )
                ( SETUPHOLD (posedge DFI_ADDRESS[31]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[31]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[30]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[30]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[29]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[29]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[28]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[28]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[27]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[27]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[26]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[26]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[25]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[25]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[24]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[24]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[23]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[23]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[22]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[22]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[21]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[21]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[20]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[20]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[19]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[19]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[18]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[18]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[17]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[17]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[16]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[16]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[15]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[15]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[14]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[14]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[13]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[13]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[12]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[12]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[11]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[11]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[10]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[10]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[9]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[9]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[8]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[8]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[7]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[7]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[6]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[6]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[5]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[5]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[4]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[4]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[3]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[3]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[2]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[2]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ADDRESS[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ADDRESS[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_BANK[5]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_BANK[5]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_BANK[4]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_BANK[4]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_BANK[3]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_BANK[3]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_BANK[2]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_BANK[2]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_BANK[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_BANK[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_BANK[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_BANK[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_CAS_N[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_CAS_N[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_CAS_N[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_CAS_N[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_CKE[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_CKE[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_CKE[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_CKE[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_CS[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_CS[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_CS[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_CS[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_LP_WAKEUP[3]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_LP_WAKEUP[3]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_LP_WAKEUP[2]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_LP_WAKEUP[2]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_LP_WAKEUP[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_LP_WAKEUP[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_LP_WAKEUP[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_LP_WAKEUP[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ODT[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ODT[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_ODT[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_ODT[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_RAS_N[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_RAS_N[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_RAS_N[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_RAS_N[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_RESET_N[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_RESET_N[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_RESET_N[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_RESET_N[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WE_N[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WE_N[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WE_N[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WE_N[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[63]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[63]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[62]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[62]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[61]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[61]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[60]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[60]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[59]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[59]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[58]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[58]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[57]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[57]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[56]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[56]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[55]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[55]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[54]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[54]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[53]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[53]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[52]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[52]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[51]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[51]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[50]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[50]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[49]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[49]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[48]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[48]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[47]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[47]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[46]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[46]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[45]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[45]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[44]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[44]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[43]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[43]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[42]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[42]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[41]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[41]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[40]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[40]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[39]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[39]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[38]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[38]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[37]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[37]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[36]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[36]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[35]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[35]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[34]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[34]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[33]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[33]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[32]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[32]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[31]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[31]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[30]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[30]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[29]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[29]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[28]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[28]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[27]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[27]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[26]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[26]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[25]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[25]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[24]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[24]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[23]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[23]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[22]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[22]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[21]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[21]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[20]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[20]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[19]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[19]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[18]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[18]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[17]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[17]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[16]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[16]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[15]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[15]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[14]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[14]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[13]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[13]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[12]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[12]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[11]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[11]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[10]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[10]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[9]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[9]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[8]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[8]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[7]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[7]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[6]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[6]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[5]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[5]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[4]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[4]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[3]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[3]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[2]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[2]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA_EN[3]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA_EN[3]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA_EN[2]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA_EN[2]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA_EN[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA_EN[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA_EN[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA_EN[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA_MASK[7]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA_MASK[7]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA_MASK[6]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA_MASK[6]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA_MASK[5]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA_MASK[5]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA_MASK[4]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA_MASK[4]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA_MASK[3]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA_MASK[3]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA_MASK[2]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA_MASK[2]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA_MASK[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA_MASK[1]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_WRDATA_MASK[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_WRDATA_MASK[0]) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_CTRLUPD_REQ) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_CTRLUPD_REQ) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_DRAM_CLK_DISABLE) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_DRAM_CLK_DISABLE) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_INIT_START) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_INIT_START) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_LP_REQ) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_LP_REQ) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (posedge DFI_PHYUPD_ACK) (posedge DDRPHY_CLKIN) (0) (0) )
                ( SETUPHOLD (negedge DFI_PHYUPD_ACK) (posedge DDRPHY_CLKIN) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUF" )
        ( INSTANCE IOBD_0_6\/obuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_0_10\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_10\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_0_14\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_14\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_0_18\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_18\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUFDS" )
        ( INSTANCE IOBD_0_22\/ibufds )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT IB (0) (0) )
                    ( IOPATH IB O (772) (580) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFTDS" )
        ( INSTANCE IOBD_0_22\/obufds )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_0_34\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_34\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_46\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_50\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_74\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_78\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_82\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_0_86\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_86\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_0_90\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_90\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUFDS" )
        ( INSTANCE IOBD_0_102\/ibufds )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT IB (0) (0) )
                    ( IOPATH IB O (772) (580) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFTDS" )
        ( INSTANCE IOBD_0_102\/obufds )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_0_106\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_106\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_0_110\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_110\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_114\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUF" )
        ( INSTANCE IOBD_0_118\/obuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_130\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_134\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_138\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_142\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_146\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_158\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_166\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_170\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_0_174\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_0_298\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_152_10\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_152_14\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_152_18\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_152_22\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_152_42\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_152_50\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_152_74\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_152_78\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_152_82\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_152_106\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUF" )
        ( INSTANCE IOBD_152_118\/obuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (2141) (2287) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_152_130\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_152_134\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_152_138\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_152_146\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUF" )
        ( INSTANCE IOBD_152_158\/obuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (2141) (2287) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_152_162\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_152_166\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUF" )
        ( INSTANCE IOBD_152_170\/obuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (2141) (2287) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_152_298\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2023) (2020) )
                    ( IOPATH T O (2023) (2020) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_152_322\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2023) (2020) )
                    ( IOPATH T O (2023) (2020) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_152_338\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2023) (2020) )
                    ( IOPATH T O (2023) (2020) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_152_350\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2023) (2020) )
                    ( IOPATH T O (2023) (2020) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBS_0_5\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_9\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBS_0_13\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_13\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBS_0_17\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_17\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOBS_0_21\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_21\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBS_0_33\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_33\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBS_0_37\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_37\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_45\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_49\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_73\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_77\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_81\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBS_0_89\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_89\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOBS_0_101\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_101\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBS_0_105\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_105\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBS_0_109\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_109\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBS_0_113\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_113\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBS_0_117\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (772) (580) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_129\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_133\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_137\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_141\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_145\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_157\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_161\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_169\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_0_173\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                    ( IOPATH T O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBS_152_5\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBS_152_9\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBS_152_17\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBS_152_21\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBS_152_41\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBS_152_45\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBS_152_49\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBS_152_73\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBS_152_129\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBS_152_133\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBS_152_145\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBS_152_165\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_152_297\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2023) (2020) )
                    ( IOPATH T O (2023) (2020) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_152_321\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2023) (2020) )
                    ( IOPATH T O (2023) (2020) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_152_337\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2023) (2020) )
                    ( IOPATH T O (2023) (2020) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_152_349\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2023) (2020) )
                    ( IOPATH T O (2023) (2020) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IOCLKDIV" )
        ( INSTANCE IOCKDIV_6_64\/V_IOCLKDIV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLKIN (0) (0) )
                    ( PORT RST_N (1354) (1140) )
                    ( IOPATH CLKIN CLKDIVOUT (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IOCLKBUF" )
        ( INSTANCE IOCKGATE_6_56\/V_IOCLKBUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLKIN (487) (493) )
                    ( PORT DI (568) (422) )
                    ( IOPATH CLKIN CLKOUT (306) (306) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IOCLKBUF" )
        ( INSTANCE IOCKGATE_6_181\/V_IOCLKBUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLKIN (487) (493) )
                    ( PORT DI (718) (548) )
                    ( IOPATH CLKIN CLKOUT (306) (306) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_6\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_6\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_6\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (120) (125) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_9\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_9\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_9\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_9\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_9\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_9\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_9\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IODELAY" )
        ( INSTANCE IOL_7_10\/DELAY\/V_IODELAY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI (0) (0) )
                    ( PORT DIRECTION (147) (163) )
                    ( PORT LOAD_N (147) (163) )
                    ( PORT MOVE (147) (163) )
                    ( IOPATH DI DO (670) (673) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_ISERDES" )
        ( INSTANCE IOL_7_10\/IDDR\/V_ISERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DESCLK (88) (92) )
                    ( PORT DI (0) (0) )
                    ( PORT ICLK (0) (0) )
                    ( PORT RADDR[0] (0) (0) )
                    ( PORT RADDR[1] (0) (0) )
                    ( PORT RADDR[2] (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT WADDR[0] (0) (0) )
                    ( PORT WADDR[1] (0) (0) )
                    ( PORT WADDR[2] (0) (0) )
                    ( IOPATH RCLK DO (193) (196) )
                    ( IOPATH RST DO (391) (391) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge DESCLK) (728) )
                ( WIDTH  (negedge DESCLK) (728) )
                ( WIDTH  (posedge ICLK) (854) )
                ( WIDTH  (negedge ICLK) (854) )
                ( SETUPHOLD (posedge RADDR) (posedge DESCLK) (100) (-74) )
                ( SETUPHOLD (negedge RADDR) (posedge DESCLK) (120) (-86) )
                ( SETUPHOLD (posedge WADDR) (negedge ICLK) (20) (6) )
                ( SETUPHOLD (negedge WADDR) (negedge ICLK) (49) (-15) )
                ( SETUPHOLD (posedge DI) (posedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (posedge ICLK) (-37) (157) )
                ( SETUPHOLD (posedge DI) (negedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (negedge ICLK) (-37) (157) )
                ( RECREM (posedge RST) (posedge ICLK) (194) (-152) )
                ( RECREM (negedge RST) (posedge ICLK) (195) (-153) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_10\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_10\/IN_OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_10\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_10\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_10\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH OCLK TO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_10\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_10\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_10\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_10\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IODELAY" )
        ( INSTANCE IOL_7_13\/DELAY\/V_IODELAY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI (0) (0) )
                    ( PORT DIRECTION (147) (163) )
                    ( PORT LOAD_N (147) (163) )
                    ( PORT MOVE (147) (163) )
                    ( IOPATH DI DO (670) (673) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_ISERDES" )
        ( INSTANCE IOL_7_13\/IDDR\/V_ISERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DESCLK (88) (92) )
                    ( PORT DI (0) (0) )
                    ( PORT ICLK (0) (0) )
                    ( PORT RADDR[0] (0) (0) )
                    ( PORT RADDR[1] (0) (0) )
                    ( PORT RADDR[2] (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT WADDR[0] (0) (0) )
                    ( PORT WADDR[1] (0) (0) )
                    ( PORT WADDR[2] (0) (0) )
                    ( IOPATH RCLK DO (193) (196) )
                    ( IOPATH RST DO (391) (391) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge DESCLK) (728) )
                ( WIDTH  (negedge DESCLK) (728) )
                ( WIDTH  (posedge ICLK) (854) )
                ( WIDTH  (negedge ICLK) (854) )
                ( SETUPHOLD (posedge RADDR) (posedge DESCLK) (100) (-74) )
                ( SETUPHOLD (negedge RADDR) (posedge DESCLK) (120) (-86) )
                ( SETUPHOLD (posedge WADDR) (negedge ICLK) (20) (6) )
                ( SETUPHOLD (negedge WADDR) (negedge ICLK) (49) (-15) )
                ( SETUPHOLD (posedge DI) (posedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (posedge ICLK) (-37) (157) )
                ( SETUPHOLD (posedge DI) (negedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (negedge ICLK) (-37) (157) )
                ( RECREM (posedge RST) (posedge ICLK) (194) (-152) )
                ( RECREM (negedge RST) (posedge ICLK) (195) (-153) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_13\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_13\/IN_OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_13\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_13\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_13\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH OCLK TO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_13\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_13\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_13\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_13\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IODELAY" )
        ( INSTANCE IOL_7_14\/DELAY\/V_IODELAY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI (0) (0) )
                    ( PORT DIRECTION (147) (163) )
                    ( PORT LOAD_N (147) (163) )
                    ( PORT MOVE (147) (163) )
                    ( IOPATH DI DO (670) (673) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_ISERDES" )
        ( INSTANCE IOL_7_14\/IDDR\/V_ISERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DESCLK (88) (92) )
                    ( PORT DI (0) (0) )
                    ( PORT ICLK (0) (0) )
                    ( PORT RADDR[0] (0) (0) )
                    ( PORT RADDR[1] (0) (0) )
                    ( PORT RADDR[2] (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT WADDR[0] (0) (0) )
                    ( PORT WADDR[1] (0) (0) )
                    ( PORT WADDR[2] (0) (0) )
                    ( IOPATH RCLK DO (193) (196) )
                    ( IOPATH RST DO (391) (391) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge DESCLK) (728) )
                ( WIDTH  (negedge DESCLK) (728) )
                ( WIDTH  (posedge ICLK) (854) )
                ( WIDTH  (negedge ICLK) (854) )
                ( SETUPHOLD (posedge RADDR) (posedge DESCLK) (100) (-74) )
                ( SETUPHOLD (negedge RADDR) (posedge DESCLK) (120) (-86) )
                ( SETUPHOLD (posedge WADDR) (negedge ICLK) (20) (6) )
                ( SETUPHOLD (negedge WADDR) (negedge ICLK) (49) (-15) )
                ( SETUPHOLD (posedge DI) (posedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (posedge ICLK) (-37) (157) )
                ( SETUPHOLD (posedge DI) (negedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (negedge ICLK) (-37) (157) )
                ( RECREM (posedge RST) (posedge ICLK) (194) (-152) )
                ( RECREM (negedge RST) (posedge ICLK) (195) (-153) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_14\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_14\/IN_OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_14\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_14\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_14\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH OCLK TO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_14\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_14\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_14\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_14\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IODELAY" )
        ( INSTANCE IOL_7_17\/DELAY\/V_IODELAY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI (0) (0) )
                    ( PORT DIRECTION (147) (163) )
                    ( PORT LOAD_N (147) (163) )
                    ( PORT MOVE (147) (163) )
                    ( IOPATH DI DO (670) (673) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_ISERDES" )
        ( INSTANCE IOL_7_17\/IDDR\/V_ISERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DESCLK (88) (92) )
                    ( PORT DI (0) (0) )
                    ( PORT ICLK (0) (0) )
                    ( PORT RADDR[0] (0) (0) )
                    ( PORT RADDR[1] (0) (0) )
                    ( PORT RADDR[2] (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT WADDR[0] (0) (0) )
                    ( PORT WADDR[1] (0) (0) )
                    ( PORT WADDR[2] (0) (0) )
                    ( IOPATH RCLK DO (193) (196) )
                    ( IOPATH RST DO (391) (391) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge DESCLK) (728) )
                ( WIDTH  (negedge DESCLK) (728) )
                ( WIDTH  (posedge ICLK) (854) )
                ( WIDTH  (negedge ICLK) (854) )
                ( SETUPHOLD (posedge RADDR) (posedge DESCLK) (100) (-74) )
                ( SETUPHOLD (negedge RADDR) (posedge DESCLK) (120) (-86) )
                ( SETUPHOLD (posedge WADDR) (negedge ICLK) (20) (6) )
                ( SETUPHOLD (negedge WADDR) (negedge ICLK) (49) (-15) )
                ( SETUPHOLD (posedge DI) (posedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (posedge ICLK) (-37) (157) )
                ( SETUPHOLD (posedge DI) (negedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (negedge ICLK) (-37) (157) )
                ( RECREM (posedge RST) (posedge ICLK) (194) (-152) )
                ( RECREM (negedge RST) (posedge ICLK) (195) (-153) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_17\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_17\/IN_OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_17\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_17\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_17\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH OCLK TO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_17\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_17\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_17\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_17\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IODELAY" )
        ( INSTANCE IOL_7_18\/DELAY\/V_IODELAY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI (0) (0) )
                    ( PORT DIRECTION (147) (163) )
                    ( PORT LOAD_N (147) (163) )
                    ( PORT MOVE (147) (163) )
                    ( IOPATH DI DO (670) (673) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_ISERDES" )
        ( INSTANCE IOL_7_18\/IDDR\/V_ISERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DESCLK (88) (92) )
                    ( PORT DI (0) (0) )
                    ( PORT ICLK (0) (0) )
                    ( PORT RADDR[0] (0) (0) )
                    ( PORT RADDR[1] (0) (0) )
                    ( PORT RADDR[2] (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT WADDR[0] (0) (0) )
                    ( PORT WADDR[1] (0) (0) )
                    ( PORT WADDR[2] (0) (0) )
                    ( IOPATH RCLK DO (193) (196) )
                    ( IOPATH RST DO (391) (391) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge DESCLK) (728) )
                ( WIDTH  (negedge DESCLK) (728) )
                ( WIDTH  (posedge ICLK) (854) )
                ( WIDTH  (negedge ICLK) (854) )
                ( SETUPHOLD (posedge RADDR) (posedge DESCLK) (100) (-74) )
                ( SETUPHOLD (negedge RADDR) (posedge DESCLK) (120) (-86) )
                ( SETUPHOLD (posedge WADDR) (negedge ICLK) (20) (6) )
                ( SETUPHOLD (negedge WADDR) (negedge ICLK) (49) (-15) )
                ( SETUPHOLD (posedge DI) (posedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (posedge ICLK) (-37) (157) )
                ( SETUPHOLD (posedge DI) (negedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (negedge ICLK) (-37) (157) )
                ( RECREM (posedge RST) (posedge ICLK) (194) (-152) )
                ( RECREM (negedge RST) (posedge ICLK) (195) (-153) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_18\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_18\/IN_OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_18\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_18\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_18\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH OCLK TO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_18\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_18\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_18\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_18\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_21\/DO_IN_REVERSE\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (61) (75) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_21\/ntTO )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (66) (62) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_22\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_22\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_22\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                    ( IOPATH OCLK DO (417) (418) )
                    ( IOPATH OCLK DO (417) (418) )
                    ( IOPATH OCLK TO (289) (276) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (0) (0) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_22\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_22\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_22\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_22\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IODELAY" )
        ( INSTANCE IOL_7_33\/DELAY\/V_IODELAY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI (0) (0) )
                    ( PORT DIRECTION (147) (163) )
                    ( PORT LOAD_N (147) (163) )
                    ( PORT MOVE (147) (163) )
                    ( IOPATH DI DO (670) (673) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_ISERDES" )
        ( INSTANCE IOL_7_33\/IDDR\/V_ISERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DESCLK (88) (92) )
                    ( PORT DI (0) (0) )
                    ( PORT ICLK (0) (0) )
                    ( PORT RADDR[0] (0) (0) )
                    ( PORT RADDR[1] (0) (0) )
                    ( PORT RADDR[2] (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT WADDR[0] (0) (0) )
                    ( PORT WADDR[1] (0) (0) )
                    ( PORT WADDR[2] (0) (0) )
                    ( IOPATH RCLK DO (193) (196) )
                    ( IOPATH RST DO (391) (391) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge DESCLK) (728) )
                ( WIDTH  (negedge DESCLK) (728) )
                ( WIDTH  (posedge ICLK) (854) )
                ( WIDTH  (negedge ICLK) (854) )
                ( SETUPHOLD (posedge RADDR) (posedge DESCLK) (100) (-74) )
                ( SETUPHOLD (negedge RADDR) (posedge DESCLK) (120) (-86) )
                ( SETUPHOLD (posedge WADDR) (negedge ICLK) (20) (6) )
                ( SETUPHOLD (negedge WADDR) (negedge ICLK) (49) (-15) )
                ( SETUPHOLD (posedge DI) (posedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (posedge ICLK) (-37) (157) )
                ( SETUPHOLD (posedge DI) (negedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (negedge ICLK) (-37) (157) )
                ( RECREM (posedge RST) (posedge ICLK) (194) (-152) )
                ( RECREM (negedge RST) (posedge ICLK) (195) (-153) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_33\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_33\/IN_OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_33\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_33\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_33\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH OCLK TO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_33\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_33\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_33\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_33\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IODELAY" )
        ( INSTANCE IOL_7_34\/DELAY\/V_IODELAY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI (0) (0) )
                    ( PORT DIRECTION (147) (163) )
                    ( PORT LOAD_N (147) (163) )
                    ( PORT MOVE (147) (163) )
                    ( IOPATH DI DO (670) (673) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_ISERDES" )
        ( INSTANCE IOL_7_34\/IDDR\/V_ISERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DESCLK (88) (92) )
                    ( PORT DI (0) (0) )
                    ( PORT ICLK (0) (0) )
                    ( PORT RADDR[0] (0) (0) )
                    ( PORT RADDR[1] (0) (0) )
                    ( PORT RADDR[2] (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT WADDR[0] (0) (0) )
                    ( PORT WADDR[1] (0) (0) )
                    ( PORT WADDR[2] (0) (0) )
                    ( IOPATH RCLK DO (193) (196) )
                    ( IOPATH RST DO (391) (391) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge DESCLK) (728) )
                ( WIDTH  (negedge DESCLK) (728) )
                ( WIDTH  (posedge ICLK) (854) )
                ( WIDTH  (negedge ICLK) (854) )
                ( SETUPHOLD (posedge RADDR) (posedge DESCLK) (100) (-74) )
                ( SETUPHOLD (negedge RADDR) (posedge DESCLK) (120) (-86) )
                ( SETUPHOLD (posedge WADDR) (negedge ICLK) (20) (6) )
                ( SETUPHOLD (negedge WADDR) (negedge ICLK) (49) (-15) )
                ( SETUPHOLD (posedge DI) (posedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (posedge ICLK) (-37) (157) )
                ( SETUPHOLD (posedge DI) (negedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (negedge ICLK) (-37) (157) )
                ( RECREM (posedge RST) (posedge ICLK) (194) (-152) )
                ( RECREM (negedge RST) (posedge ICLK) (195) (-153) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_34\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_34\/IN_OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_34\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_34\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_34\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH OCLK TO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_34\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_34\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_34\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_34\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IODELAY" )
        ( INSTANCE IOL_7_37\/DELAY\/V_IODELAY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI (0) (0) )
                    ( PORT DIRECTION (147) (163) )
                    ( PORT LOAD_N (147) (163) )
                    ( PORT MOVE (147) (163) )
                    ( IOPATH DI DO (670) (673) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_ISERDES" )
        ( INSTANCE IOL_7_37\/IDDR\/V_ISERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DESCLK (88) (92) )
                    ( PORT DI (0) (0) )
                    ( PORT ICLK (0) (0) )
                    ( PORT RADDR[0] (0) (0) )
                    ( PORT RADDR[1] (0) (0) )
                    ( PORT RADDR[2] (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT WADDR[0] (0) (0) )
                    ( PORT WADDR[1] (0) (0) )
                    ( PORT WADDR[2] (0) (0) )
                    ( IOPATH RCLK DO (193) (196) )
                    ( IOPATH RST DO (391) (391) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge DESCLK) (728) )
                ( WIDTH  (negedge DESCLK) (728) )
                ( WIDTH  (posedge ICLK) (854) )
                ( WIDTH  (negedge ICLK) (854) )
                ( SETUPHOLD (posedge RADDR) (posedge DESCLK) (100) (-74) )
                ( SETUPHOLD (negedge RADDR) (posedge DESCLK) (120) (-86) )
                ( SETUPHOLD (posedge WADDR) (negedge ICLK) (20) (6) )
                ( SETUPHOLD (negedge WADDR) (negedge ICLK) (49) (-15) )
                ( SETUPHOLD (posedge DI) (posedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (posedge ICLK) (-37) (157) )
                ( SETUPHOLD (posedge DI) (negedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (negedge ICLK) (-37) (157) )
                ( RECREM (posedge RST) (posedge ICLK) (194) (-152) )
                ( RECREM (negedge RST) (posedge ICLK) (195) (-153) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_37\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_37\/IN_OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_37\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_37\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_37\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH OCLK TO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_37\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_37\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_37\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_37\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_45\/DO_IN_REVERSE\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (61) (75) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_45\/ntTO )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (66) (62) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_46\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_46\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_46\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                    ( IOPATH OCLK DO (417) (418) )
                    ( IOPATH OCLK DO (417) (418) )
                    ( IOPATH OCLK TO (289) (276) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_46\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_46\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_46\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_46\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_49\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_49\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_49\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_49\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_49\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_49\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_49\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_50\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_50\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_50\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_50\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_50\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_50\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_50\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_73\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_73\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_73\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_73\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_73\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_73\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_73\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_74\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_74\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_74\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_74\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_74\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_74\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_74\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_77\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_77\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_77\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_77\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_77\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_77\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_77\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_78\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_78\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_78\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_78\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_78\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_78\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_78\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_81\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_81\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_81\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_81\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_81\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_81\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_81\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_82\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_82\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_82\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_82\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_82\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_82\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_82\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IODELAY" )
        ( INSTANCE IOL_7_86\/DELAY\/V_IODELAY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI (0) (0) )
                    ( PORT DIRECTION (147) (163) )
                    ( PORT LOAD_N (147) (163) )
                    ( PORT MOVE (147) (163) )
                    ( IOPATH DI DO (670) (673) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_ISERDES" )
        ( INSTANCE IOL_7_86\/IDDR\/V_ISERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DESCLK (88) (92) )
                    ( PORT DI (0) (0) )
                    ( PORT ICLK (0) (0) )
                    ( PORT RADDR[0] (0) (0) )
                    ( PORT RADDR[1] (0) (0) )
                    ( PORT RADDR[2] (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT WADDR[0] (0) (0) )
                    ( PORT WADDR[1] (0) (0) )
                    ( PORT WADDR[2] (0) (0) )
                    ( IOPATH RCLK DO (193) (196) )
                    ( IOPATH RST DO (391) (391) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge DESCLK) (728) )
                ( WIDTH  (negedge DESCLK) (728) )
                ( WIDTH  (posedge ICLK) (854) )
                ( WIDTH  (negedge ICLK) (854) )
                ( SETUPHOLD (posedge RADDR) (posedge DESCLK) (100) (-74) )
                ( SETUPHOLD (negedge RADDR) (posedge DESCLK) (120) (-86) )
                ( SETUPHOLD (posedge WADDR) (negedge ICLK) (20) (6) )
                ( SETUPHOLD (negedge WADDR) (negedge ICLK) (49) (-15) )
                ( SETUPHOLD (posedge DI) (posedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (posedge ICLK) (-37) (157) )
                ( SETUPHOLD (posedge DI) (negedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (negedge ICLK) (-37) (157) )
                ( RECREM (posedge RST) (posedge ICLK) (194) (-152) )
                ( RECREM (negedge RST) (posedge ICLK) (195) (-153) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_86\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_86\/IN_OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_86\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_86\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_86\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH OCLK TO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_86\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_86\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_86\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_86\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IODELAY" )
        ( INSTANCE IOL_7_89\/DELAY\/V_IODELAY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI (0) (0) )
                    ( PORT DIRECTION (147) (163) )
                    ( PORT LOAD_N (147) (163) )
                    ( PORT MOVE (147) (163) )
                    ( IOPATH DI DO (670) (673) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_ISERDES" )
        ( INSTANCE IOL_7_89\/IDDR\/V_ISERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DESCLK (88) (92) )
                    ( PORT DI (0) (0) )
                    ( PORT ICLK (0) (0) )
                    ( PORT RADDR[0] (0) (0) )
                    ( PORT RADDR[1] (0) (0) )
                    ( PORT RADDR[2] (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT WADDR[0] (0) (0) )
                    ( PORT WADDR[1] (0) (0) )
                    ( PORT WADDR[2] (0) (0) )
                    ( IOPATH RCLK DO (193) (196) )
                    ( IOPATH RST DO (391) (391) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge DESCLK) (728) )
                ( WIDTH  (negedge DESCLK) (728) )
                ( WIDTH  (posedge ICLK) (854) )
                ( WIDTH  (negedge ICLK) (854) )
                ( SETUPHOLD (posedge RADDR) (posedge DESCLK) (100) (-74) )
                ( SETUPHOLD (negedge RADDR) (posedge DESCLK) (120) (-86) )
                ( SETUPHOLD (posedge WADDR) (negedge ICLK) (20) (6) )
                ( SETUPHOLD (negedge WADDR) (negedge ICLK) (49) (-15) )
                ( SETUPHOLD (posedge DI) (posedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (posedge ICLK) (-37) (157) )
                ( SETUPHOLD (posedge DI) (negedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (negedge ICLK) (-37) (157) )
                ( RECREM (posedge RST) (posedge ICLK) (194) (-152) )
                ( RECREM (negedge RST) (posedge ICLK) (195) (-153) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_89\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_89\/IN_OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_89\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_89\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_89\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH OCLK TO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_89\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_89\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_89\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_89\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IODELAY" )
        ( INSTANCE IOL_7_90\/DELAY\/V_IODELAY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI (0) (0) )
                    ( PORT DIRECTION (147) (163) )
                    ( PORT LOAD_N (147) (163) )
                    ( PORT MOVE (147) (163) )
                    ( IOPATH DI DO (670) (673) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_ISERDES" )
        ( INSTANCE IOL_7_90\/IDDR\/V_ISERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DESCLK (88) (92) )
                    ( PORT DI (0) (0) )
                    ( PORT ICLK (0) (0) )
                    ( PORT RADDR[0] (0) (0) )
                    ( PORT RADDR[1] (0) (0) )
                    ( PORT RADDR[2] (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT WADDR[0] (0) (0) )
                    ( PORT WADDR[1] (0) (0) )
                    ( PORT WADDR[2] (0) (0) )
                    ( IOPATH RCLK DO (193) (196) )
                    ( IOPATH RST DO (391) (391) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge DESCLK) (728) )
                ( WIDTH  (negedge DESCLK) (728) )
                ( WIDTH  (posedge ICLK) (854) )
                ( WIDTH  (negedge ICLK) (854) )
                ( SETUPHOLD (posedge RADDR) (posedge DESCLK) (100) (-74) )
                ( SETUPHOLD (negedge RADDR) (posedge DESCLK) (120) (-86) )
                ( SETUPHOLD (posedge WADDR) (negedge ICLK) (20) (6) )
                ( SETUPHOLD (negedge WADDR) (negedge ICLK) (49) (-15) )
                ( SETUPHOLD (posedge DI) (posedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (posedge ICLK) (-37) (157) )
                ( SETUPHOLD (posedge DI) (negedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (negedge ICLK) (-37) (157) )
                ( RECREM (posedge RST) (posedge ICLK) (194) (-152) )
                ( RECREM (negedge RST) (posedge ICLK) (195) (-153) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_90\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_90\/IN_OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_90\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_90\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_90\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH OCLK TO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_90\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_90\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_90\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_90\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_101\/DO_IN_REVERSE\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (61) (75) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_101\/ntTO )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (66) (62) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_102\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_102\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_102\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                    ( IOPATH OCLK DO (417) (418) )
                    ( IOPATH OCLK DO (417) (418) )
                    ( IOPATH OCLK TO (289) (276) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (0) (0) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_102\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_102\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_102\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_102\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IODELAY" )
        ( INSTANCE IOL_7_105\/DELAY\/V_IODELAY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI (0) (0) )
                    ( PORT DIRECTION (147) (163) )
                    ( PORT LOAD_N (147) (163) )
                    ( PORT MOVE (147) (163) )
                    ( IOPATH DI DO (670) (673) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_ISERDES" )
        ( INSTANCE IOL_7_105\/IDDR\/V_ISERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DESCLK (88) (92) )
                    ( PORT DI (0) (0) )
                    ( PORT ICLK (0) (0) )
                    ( PORT RADDR[0] (0) (0) )
                    ( PORT RADDR[1] (0) (0) )
                    ( PORT RADDR[2] (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT WADDR[0] (0) (0) )
                    ( PORT WADDR[1] (0) (0) )
                    ( PORT WADDR[2] (0) (0) )
                    ( IOPATH RCLK DO (193) (196) )
                    ( IOPATH RST DO (391) (391) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge DESCLK) (728) )
                ( WIDTH  (negedge DESCLK) (728) )
                ( WIDTH  (posedge ICLK) (854) )
                ( WIDTH  (negedge ICLK) (854) )
                ( SETUPHOLD (posedge RADDR) (posedge DESCLK) (100) (-74) )
                ( SETUPHOLD (negedge RADDR) (posedge DESCLK) (120) (-86) )
                ( SETUPHOLD (posedge WADDR) (negedge ICLK) (20) (6) )
                ( SETUPHOLD (negedge WADDR) (negedge ICLK) (49) (-15) )
                ( SETUPHOLD (posedge DI) (posedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (posedge ICLK) (-37) (157) )
                ( SETUPHOLD (posedge DI) (negedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (negedge ICLK) (-37) (157) )
                ( RECREM (posedge RST) (posedge ICLK) (194) (-152) )
                ( RECREM (negedge RST) (posedge ICLK) (195) (-153) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_105\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_105\/IN_OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_105\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_105\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_105\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH OCLK TO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_105\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_105\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_105\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_105\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IODELAY" )
        ( INSTANCE IOL_7_106\/DELAY\/V_IODELAY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI (0) (0) )
                    ( PORT DIRECTION (147) (163) )
                    ( PORT LOAD_N (147) (163) )
                    ( PORT MOVE (147) (163) )
                    ( IOPATH DI DO (670) (673) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_ISERDES" )
        ( INSTANCE IOL_7_106\/IDDR\/V_ISERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DESCLK (88) (92) )
                    ( PORT DI (0) (0) )
                    ( PORT ICLK (0) (0) )
                    ( PORT RADDR[0] (0) (0) )
                    ( PORT RADDR[1] (0) (0) )
                    ( PORT RADDR[2] (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT WADDR[0] (0) (0) )
                    ( PORT WADDR[1] (0) (0) )
                    ( PORT WADDR[2] (0) (0) )
                    ( IOPATH RCLK DO (193) (196) )
                    ( IOPATH RST DO (391) (391) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge DESCLK) (728) )
                ( WIDTH  (negedge DESCLK) (728) )
                ( WIDTH  (posedge ICLK) (854) )
                ( WIDTH  (negedge ICLK) (854) )
                ( SETUPHOLD (posedge RADDR) (posedge DESCLK) (100) (-74) )
                ( SETUPHOLD (negedge RADDR) (posedge DESCLK) (120) (-86) )
                ( SETUPHOLD (posedge WADDR) (negedge ICLK) (20) (6) )
                ( SETUPHOLD (negedge WADDR) (negedge ICLK) (49) (-15) )
                ( SETUPHOLD (posedge DI) (posedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (posedge ICLK) (-37) (157) )
                ( SETUPHOLD (posedge DI) (negedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (negedge ICLK) (-37) (157) )
                ( RECREM (posedge RST) (posedge ICLK) (194) (-152) )
                ( RECREM (negedge RST) (posedge ICLK) (195) (-153) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_106\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_106\/IN_OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_106\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_106\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_106\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH OCLK TO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_106\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_106\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_106\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_106\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IODELAY" )
        ( INSTANCE IOL_7_109\/DELAY\/V_IODELAY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI (0) (0) )
                    ( PORT DIRECTION (147) (163) )
                    ( PORT LOAD_N (147) (163) )
                    ( PORT MOVE (147) (163) )
                    ( IOPATH DI DO (670) (673) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_ISERDES" )
        ( INSTANCE IOL_7_109\/IDDR\/V_ISERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DESCLK (88) (92) )
                    ( PORT DI (0) (0) )
                    ( PORT ICLK (0) (0) )
                    ( PORT RADDR[0] (0) (0) )
                    ( PORT RADDR[1] (0) (0) )
                    ( PORT RADDR[2] (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT WADDR[0] (0) (0) )
                    ( PORT WADDR[1] (0) (0) )
                    ( PORT WADDR[2] (0) (0) )
                    ( IOPATH RCLK DO (193) (196) )
                    ( IOPATH RST DO (391) (391) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge DESCLK) (728) )
                ( WIDTH  (negedge DESCLK) (728) )
                ( WIDTH  (posedge ICLK) (854) )
                ( WIDTH  (negedge ICLK) (854) )
                ( SETUPHOLD (posedge RADDR) (posedge DESCLK) (100) (-74) )
                ( SETUPHOLD (negedge RADDR) (posedge DESCLK) (120) (-86) )
                ( SETUPHOLD (posedge WADDR) (negedge ICLK) (20) (6) )
                ( SETUPHOLD (negedge WADDR) (negedge ICLK) (49) (-15) )
                ( SETUPHOLD (posedge DI) (posedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (posedge ICLK) (-37) (157) )
                ( SETUPHOLD (posedge DI) (negedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (negedge ICLK) (-37) (157) )
                ( RECREM (posedge RST) (posedge ICLK) (194) (-152) )
                ( RECREM (negedge RST) (posedge ICLK) (195) (-153) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_109\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_109\/IN_OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_109\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_109\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_109\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH OCLK TO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_109\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_109\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_109\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_109\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IODELAY" )
        ( INSTANCE IOL_7_110\/DELAY\/V_IODELAY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI (0) (0) )
                    ( PORT DIRECTION (147) (163) )
                    ( PORT LOAD_N (147) (163) )
                    ( PORT MOVE (147) (163) )
                    ( IOPATH DI DO (670) (673) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_ISERDES" )
        ( INSTANCE IOL_7_110\/IDDR\/V_ISERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DESCLK (88) (92) )
                    ( PORT DI (0) (0) )
                    ( PORT ICLK (0) (0) )
                    ( PORT RADDR[0] (0) (0) )
                    ( PORT RADDR[1] (0) (0) )
                    ( PORT RADDR[2] (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT WADDR[0] (0) (0) )
                    ( PORT WADDR[1] (0) (0) )
                    ( PORT WADDR[2] (0) (0) )
                    ( IOPATH RCLK DO (193) (196) )
                    ( IOPATH RST DO (391) (391) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge DESCLK) (728) )
                ( WIDTH  (negedge DESCLK) (728) )
                ( WIDTH  (posedge ICLK) (854) )
                ( WIDTH  (negedge ICLK) (854) )
                ( SETUPHOLD (posedge RADDR) (posedge DESCLK) (100) (-74) )
                ( SETUPHOLD (negedge RADDR) (posedge DESCLK) (120) (-86) )
                ( SETUPHOLD (posedge WADDR) (negedge ICLK) (20) (6) )
                ( SETUPHOLD (negedge WADDR) (negedge ICLK) (49) (-15) )
                ( SETUPHOLD (posedge DI) (posedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (posedge ICLK) (-37) (157) )
                ( SETUPHOLD (posedge DI) (negedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (negedge ICLK) (-37) (157) )
                ( RECREM (posedge RST) (posedge ICLK) (194) (-152) )
                ( RECREM (negedge RST) (posedge ICLK) (195) (-153) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_110\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_110\/IN_OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_110\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_110\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_110\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH OCLK TO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_110\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_110\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_110\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_110\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IODELAY" )
        ( INSTANCE IOL_7_113\/DELAY\/V_IODELAY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI (0) (0) )
                    ( PORT DIRECTION (147) (163) )
                    ( PORT LOAD_N (147) (163) )
                    ( PORT MOVE (147) (163) )
                    ( IOPATH DI DO (670) (673) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_ISERDES" )
        ( INSTANCE IOL_7_113\/IDDR\/V_ISERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DESCLK (88) (92) )
                    ( PORT DI (0) (0) )
                    ( PORT ICLK (0) (0) )
                    ( PORT RADDR[0] (0) (0) )
                    ( PORT RADDR[1] (0) (0) )
                    ( PORT RADDR[2] (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT WADDR[0] (0) (0) )
                    ( PORT WADDR[1] (0) (0) )
                    ( PORT WADDR[2] (0) (0) )
                    ( IOPATH RCLK DO (193) (196) )
                    ( IOPATH RST DO (391) (391) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge DESCLK) (728) )
                ( WIDTH  (negedge DESCLK) (728) )
                ( WIDTH  (posedge ICLK) (854) )
                ( WIDTH  (negedge ICLK) (854) )
                ( SETUPHOLD (posedge RADDR) (posedge DESCLK) (100) (-74) )
                ( SETUPHOLD (negedge RADDR) (posedge DESCLK) (120) (-86) )
                ( SETUPHOLD (posedge WADDR) (negedge ICLK) (20) (6) )
                ( SETUPHOLD (negedge WADDR) (negedge ICLK) (49) (-15) )
                ( SETUPHOLD (posedge DI) (posedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (posedge ICLK) (-37) (157) )
                ( SETUPHOLD (posedge DI) (negedge ICLK) (-35) (135) )
                ( SETUPHOLD (negedge DI) (negedge ICLK) (-37) (157) )
                ( RECREM (posedge RST) (posedge ICLK) (194) (-152) )
                ( RECREM (negedge RST) (posedge ICLK) (195) (-153) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_113\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_113\/IN_OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_113\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_113\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_113\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH OCLK DO (0) (0) )
                    ( IOPATH RST DO (0) (0) )
                    ( IOPATH OCLK TO (0) (0) )
                    ( IOPATH RST TO (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_113\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_113\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_113\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_113\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_114\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_114\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_114\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_114\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_114\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_114\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_114\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_118\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_118\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_118\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (120) (125) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_129\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_129\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_129\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_129\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_129\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_129\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_129\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_130\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_130\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_130\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_130\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_130\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_130\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_130\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_133\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_133\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_133\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_133\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_133\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_133\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_133\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_134\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_134\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_134\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_134\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_134\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_134\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_134\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_137\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_137\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_137\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_137\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_137\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_137\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_137\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_138\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_138\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_138\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_138\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_138\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_138\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_138\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_141\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_141\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_141\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_141\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_141\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_141\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_141\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_142\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_142\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_142\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_142\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_142\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_142\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_142\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_145\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_145\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_145\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_145\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_145\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_145\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_145\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_146\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_146\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_146\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_146\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_146\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_146\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_146\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_157\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_157\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_157\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (128) (122) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_157\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (129) (122) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_158\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_158\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_158\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_158\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_158\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_158\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_158\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_161\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_161\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_161\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_161\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_161\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_161\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_161\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_166\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_166\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_166\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_166\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_166\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_166\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_166\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_169\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_169\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_169\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_169\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_169\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_169\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_169\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_170\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_170\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_170\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_170\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_170\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_170\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_170\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_173\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_173\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_173\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_173\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_173\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_173\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_173\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE IOL_7_174\/LRS_POL_MUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (147) (163) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_7_174\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_7_174\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (147) (163) )
                    ( PORT DI[1] (147) (163) )
                    ( PORT DI[2] (147) (163) )
                    ( PORT DI[3] (147) (163) )
                    ( PORT DI[7] (147) (163) )
                    ( PORT OCLK (0) (0) )
                    ( PORT RCLK (147) (163) )
                    ( PORT RST (0) (0) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (147) (163) )
                    ( PORT TI[1] (147) (163) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK DO (369) (367) )
                    ( IOPATH OCLK TO (337) (327) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge OCLK) (854) )
                ( WIDTH  (negedge OCLK) (854) )
                ( WIDTH  (posedge SERCLK) (728) )
                ( WIDTH  (negedge SERCLK) (728) )
                ( RECREM (posedge RST) (posedge OCLK) (106) (-46) )
                ( RECREM (negedge RST) (posedge OCLK) (107) (-47) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-191) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-169) )
                ( RECREM (posedge RST) (posedge SERCLK) (245) (-185) )
                ( RECREM (negedge RST) (posedge SERCLK) (245) (-185) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_174\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_174\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_174\/SERCLK_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_174\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_298\/ntDI )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (67) (66) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_5\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (111) (112) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_9\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (111) (112) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_10\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (111) (112) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_14\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (111) (112) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_17\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (111) (112) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_18\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (111) (112) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_21\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (111) (112) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_22\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (111) (112) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_41\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (111) (112) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_42\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (111) (112) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_45\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (111) (112) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_49\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (111) (112) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_50\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (111) (112) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_73\/ntDI )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (67) (66) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_74\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (111) (112) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_78\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (111) (112) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_82\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (111) (112) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_106\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (111) (112) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_151_118\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_118\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2590) (2268) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_118\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (128) (122) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_129\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (111) (112) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_130\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (111) (112) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_133\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (111) (112) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_134\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (111) (112) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_138\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (111) (112) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_145\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (111) (112) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_146\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (111) (112) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_151_158\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_158\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1889) (1804) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_158\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (128) (122) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_162\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (111) (112) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_165\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (111) (112) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_166\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (111) (112) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_151_170\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_170\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2526) (2283) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_170\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (128) (122) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_151_297\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_151_297\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (416) (303) )
                    ( PORT DI[1] (415) (303) )
                    ( PORT DI[7] (466) (371) )
                    ( PORT OCLK (1833) (1800) )
                    ( PORT RCLK (1833) (1800) )
                    ( PORT RST (685) (591) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (588) (484) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK TO (432) (422) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge OCLK) (1517) )
                ( WIDTH  (negedge OCLK) (1517) )
                ( RECREM (posedge RST) (posedge OCLK) (241) (45) )
                ( RECREM (negedge RST) (posedge OCLK) (220) (65) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( RECREM (posedge RST) (posedge RCLK) (25) (25) )
                ( RECREM (negedge RST) (posedge RCLK) (25) (25) )
                ( RECREM (posedge RST) (posedge SERCLK) (0) (0) )
                ( RECREM (negedge RST) (posedge SERCLK) (0) (0) )
                ( WIDTH  (posedge SERCLK) (0) )
                ( WIDTH  (negedge SERCLK) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_297\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_297\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_297\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_151_298\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_151_298\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (565) (410) )
                    ( PORT DI[1] (417) (303) )
                    ( PORT DI[7] (595) (494) )
                    ( PORT OCLK (1833) (1800) )
                    ( PORT RCLK (1833) (1800) )
                    ( PORT RST (685) (591) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (606) (484) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK TO (432) (422) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge OCLK) (1517) )
                ( WIDTH  (negedge OCLK) (1517) )
                ( RECREM (posedge RST) (posedge OCLK) (241) (45) )
                ( RECREM (negedge RST) (posedge OCLK) (220) (65) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( RECREM (posedge RST) (posedge RCLK) (25) (25) )
                ( RECREM (negedge RST) (posedge RCLK) (25) (25) )
                ( RECREM (posedge RST) (posedge SERCLK) (0) (0) )
                ( RECREM (negedge RST) (posedge SERCLK) (0) (0) )
                ( WIDTH  (posedge SERCLK) (0) )
                ( WIDTH  (negedge SERCLK) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_298\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_298\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_298\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_151_321\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_151_321\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (430) (353) )
                    ( PORT DI[1] (492) (393) )
                    ( PORT DI[7] (769) (620) )
                    ( PORT OCLK (1833) (1800) )
                    ( PORT RCLK (1833) (1800) )
                    ( PORT RST (711) (637) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (900) (708) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK TO (432) (422) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge OCLK) (1517) )
                ( WIDTH  (negedge OCLK) (1517) )
                ( RECREM (posedge RST) (posedge OCLK) (241) (45) )
                ( RECREM (negedge RST) (posedge OCLK) (220) (65) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( RECREM (posedge RST) (posedge RCLK) (25) (25) )
                ( RECREM (negedge RST) (posedge RCLK) (25) (25) )
                ( RECREM (posedge RST) (posedge SERCLK) (0) (0) )
                ( RECREM (negedge RST) (posedge SERCLK) (0) (0) )
                ( WIDTH  (posedge SERCLK) (0) )
                ( WIDTH  (negedge SERCLK) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_321\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_321\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_321\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_151_322\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_151_322\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (781) (603) )
                    ( PORT DI[1] (762) (625) )
                    ( PORT DI[7] (900) (708) )
                    ( PORT OCLK (1833) (1800) )
                    ( PORT RCLK (1833) (1800) )
                    ( PORT RST (856) (720) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (900) (708) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK TO (432) (422) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge OCLK) (1517) )
                ( WIDTH  (negedge OCLK) (1517) )
                ( RECREM (posedge RST) (posedge OCLK) (241) (45) )
                ( RECREM (negedge RST) (posedge OCLK) (220) (65) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( RECREM (posedge RST) (posedge RCLK) (25) (25) )
                ( RECREM (negedge RST) (posedge RCLK) (25) (25) )
                ( RECREM (posedge RST) (posedge SERCLK) (0) (0) )
                ( RECREM (negedge RST) (posedge SERCLK) (0) (0) )
                ( WIDTH  (posedge SERCLK) (0) )
                ( WIDTH  (negedge SERCLK) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_322\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_322\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_322\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_151_337\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_151_337\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (414) (285) )
                    ( PORT DI[1] (282) (215) )
                    ( PORT DI[7] (597) (434) )
                    ( PORT OCLK (1853) (1820) )
                    ( PORT RCLK (1853) (1820) )
                    ( PORT RST (553) (446) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (451) (353) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK TO (432) (422) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge OCLK) (1517) )
                ( WIDTH  (negedge OCLK) (1517) )
                ( RECREM (posedge RST) (posedge OCLK) (241) (45) )
                ( RECREM (negedge RST) (posedge OCLK) (220) (65) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( RECREM (posedge RST) (posedge RCLK) (25) (25) )
                ( RECREM (negedge RST) (posedge RCLK) (25) (25) )
                ( RECREM (posedge RST) (posedge SERCLK) (0) (0) )
                ( RECREM (negedge RST) (posedge SERCLK) (0) (0) )
                ( WIDTH  (posedge SERCLK) (0) )
                ( WIDTH  (negedge SERCLK) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_337\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_337\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_337\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_151_338\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_151_338\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (578) (423) )
                    ( PORT DI[1] (565) (422) )
                    ( PORT DI[7] (597) (434) )
                    ( PORT OCLK (1853) (1820) )
                    ( PORT RCLK (1853) (1820) )
                    ( PORT RST (553) (446) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (597) (434) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK TO (432) (422) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge OCLK) (1517) )
                ( WIDTH  (negedge OCLK) (1517) )
                ( RECREM (posedge RST) (posedge OCLK) (241) (45) )
                ( RECREM (negedge RST) (posedge OCLK) (220) (65) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( RECREM (posedge RST) (posedge RCLK) (25) (25) )
                ( RECREM (negedge RST) (posedge RCLK) (25) (25) )
                ( RECREM (posedge RST) (posedge SERCLK) (0) (0) )
                ( RECREM (negedge RST) (posedge SERCLK) (0) (0) )
                ( WIDTH  (posedge SERCLK) (0) )
                ( WIDTH  (negedge SERCLK) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_338\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_338\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_338\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_151_349\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_151_349\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (284) (215) )
                    ( PORT DI[1] (296) (211) )
                    ( PORT DI[7] (619) (485) )
                    ( PORT OCLK (1868) (1835) )
                    ( PORT RCLK (1868) (1835) )
                    ( PORT RST (693) (589) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (611) (476) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK TO (432) (422) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge OCLK) (1517) )
                ( WIDTH  (negedge OCLK) (1517) )
                ( RECREM (posedge RST) (posedge OCLK) (241) (45) )
                ( RECREM (negedge RST) (posedge OCLK) (220) (65) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( RECREM (posedge RST) (posedge RCLK) (25) (25) )
                ( RECREM (negedge RST) (posedge RCLK) (25) (25) )
                ( RECREM (posedge RST) (posedge SERCLK) (0) (0) )
                ( RECREM (negedge RST) (posedge SERCLK) (0) (0) )
                ( WIDTH  (posedge SERCLK) (0) )
                ( WIDTH  (negedge SERCLK) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_349\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_349\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_349\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_151_350\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_151_350\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (417) (303) )
                    ( PORT DI[1] (565) (441) )
                    ( PORT DI[7] (751) (562) )
                    ( PORT OCLK (1868) (1835) )
                    ( PORT RCLK (1868) (1835) )
                    ( PORT RST (693) (589) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (751) (562) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK TO (432) (422) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge OCLK) (1517) )
                ( WIDTH  (negedge OCLK) (1517) )
                ( RECREM (posedge RST) (posedge OCLK) (241) (45) )
                ( RECREM (negedge RST) (posedge OCLK) (220) (65) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( RECREM (posedge RST) (posedge RCLK) (25) (25) )
                ( RECREM (negedge RST) (posedge RCLK) (25) (25) )
                ( RECREM (posedge RST) (posedge SERCLK) (0) (0) )
                ( RECREM (negedge RST) (posedge SERCLK) (0) (0) )
                ( WIDTH  (posedge SERCLK) (0) )
                ( WIDTH  (negedge SERCLK) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_350\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_350\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_350\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_PLL_E1" )
        ( INSTANCE PLL_82_51\/V_PLL_E1 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLKIN1 (2006) (2021) )
                    ( PORT CLKIN2 (626) (540) )
                    ( PORT CLKIN_SEL (663) (429) )
                    ( PORT CLKIN_SEL_EN (663) (429) )
                    ( PORT CLKOUT0_EXT_SYN (481) (288) )
                    ( PORT CLKOUT0_SYN (481) (288) )
                    ( PORT CLKOUT1_SYN (481) (288) )
                    ( PORT CLKOUT2_SYN (481) (288) )
                    ( PORT CLKOUT3_SYN (397) (275) )
                    ( PORT CLKOUT4_SYN (663) (429) )
                    ( PORT CLKOUT5_SYN (476) (307) )
                    ( PORT CPHASE0[0] (521) (337) )
                    ( PORT CPHASE0[1] (521) (337) )
                    ( PORT CPHASE0[2] (546) (359) )
                    ( PORT CPHASE0[3] (504) (414) )
                    ( PORT CPHASE0[4] (663) (429) )
                    ( PORT CPHASE0[5] (663) (429) )
                    ( PORT CPHASE0[6] (663) (429) )
                    ( PORT CPHASE0[7] (449) (341) )
                    ( PORT CPHASE0[8] (453) (342) )
                    ( PORT CPHASE0[9] (471) (307) )
                    ( PORT CPHASE1[0] (476) (307) )
                    ( PORT CPHASE1[1] (476) (307) )
                    ( PORT CPHASE1[2] (476) (307) )
                    ( PORT CPHASE1[3] (476) (307) )
                    ( PORT CPHASE1[4] (476) (307) )
                    ( PORT CPHASE1[5] (476) (307) )
                    ( PORT CPHASE1[6] (476) (307) )
                    ( PORT CPHASE1[7] (476) (307) )
                    ( PORT CPHASE1[8] (476) (307) )
                    ( PORT CPHASE1[9] (476) (307) )
                    ( PORT CPHASE2[0] (476) (307) )
                    ( PORT CPHASE2[1] (476) (307) )
                    ( PORT CPHASE2[2] (476) (307) )
                    ( PORT CPHASE2[3] (481) (288) )
                    ( PORT CPHASE2[4] (476) (307) )
                    ( PORT CPHASE2[5] (476) (307) )
                    ( PORT CPHASE2[6] (476) (307) )
                    ( PORT CPHASE2[7] (689) (539) )
                    ( PORT CPHASE2[8] (476) (307) )
                    ( PORT CPHASE2[9] (476) (307) )
                    ( PORT CPHASE3[0] (694) (539) )
                    ( PORT CPHASE3[1] (481) (288) )
                    ( PORT CPHASE3[2] (476) (307) )
                    ( PORT CPHASE3[3] (476) (307) )
                    ( PORT CPHASE3[4] (476) (307) )
                    ( PORT CPHASE3[5] (481) (288) )
                    ( PORT CPHASE3[6] (436) (300) )
                    ( PORT CPHASE3[7] (481) (288) )
                    ( PORT CPHASE3[8] (476) (307) )
                    ( PORT CPHASE3[9] (349) (211) )
                    ( PORT CPHASE4[0] (389) (291) )
                    ( PORT CPHASE4[1] (471) (307) )
                    ( PORT CPHASE4[2] (471) (307) )
                    ( PORT CPHASE4[3] (471) (307) )
                    ( PORT CPHASE4[4] (471) (307) )
                    ( PORT CPHASE4[5] (471) (307) )
                    ( PORT CPHASE4[6] (471) (307) )
                    ( PORT CPHASE4[7] (389) (291) )
                    ( PORT CPHASE4[8] (471) (307) )
                    ( PORT CPHASE4[9] (471) (307) )
                    ( PORT DUTY0[0] (481) (288) )
                    ( PORT DUTY0[1] (599) (448) )
                    ( PORT DUTY0[2] (438) (323) )
                    ( PORT DUTY0[3] (579) (416) )
                    ( PORT DUTY0[4] (466) (342) )
                    ( PORT DUTY0[5] (541) (358) )
                    ( PORT DUTY0[6] (471) (307) )
                    ( PORT DUTY0[7] (436) (300) )
                    ( PORT DUTY0[8] (481) (288) )
                    ( PORT DUTY0[9] (471) (307) )
                    ( PORT DUTY1[0] (476) (307) )
                    ( PORT DUTY1[1] (618) (441) )
                    ( PORT DUTY1[2] (476) (307) )
                    ( PORT DUTY1[3] (471) (307) )
                    ( PORT DUTY1[4] (471) (307) )
                    ( PORT DUTY1[5] (481) (288) )
                    ( PORT DUTY1[6] (476) (307) )
                    ( PORT DUTY1[7] (476) (307) )
                    ( PORT DUTY1[8] (476) (307) )
                    ( PORT DUTY1[9] (481) (288) )
                    ( PORT DUTY2[0] (453) (342) )
                    ( PORT DUTY2[1] (481) (288) )
                    ( PORT DUTY2[2] (481) (288) )
                    ( PORT DUTY2[3] (481) (288) )
                    ( PORT DUTY2[4] (476) (307) )
                    ( PORT DUTY2[5] (394) (291) )
                    ( PORT DUTY2[6] (476) (307) )
                    ( PORT DUTY2[7] (476) (307) )
                    ( PORT DUTY2[8] (476) (307) )
                    ( PORT DUTY2[9] (481) (288) )
                    ( PORT DUTY3[0] (481) (288) )
                    ( PORT DUTY3[1] (663) (429) )
                    ( PORT DUTY3[2] (481) (288) )
                    ( PORT DUTY3[3] (531) (352) )
                    ( PORT DUTY3[4] (663) (429) )
                    ( PORT DUTY3[5] (481) (288) )
                    ( PORT DUTY3[6] (349) (211) )
                    ( PORT DUTY3[7] (663) (429) )
                    ( PORT DUTY3[8] (481) (288) )
                    ( PORT DUTY3[9] (343) (219) )
                    ( PORT DUTY4[0] (338) (219) )
                    ( PORT DUTY4[1] (389) (291) )
                    ( PORT DUTY4[2] (663) (429) )
                    ( PORT DUTY4[3] (663) (429) )
                    ( PORT DUTY4[4] (531) (352) )
                    ( PORT DUTY4[5] (471) (307) )
                    ( PORT DUTY4[6] (663) (429) )
                    ( PORT DUTY4[7] (689) (539) )
                    ( PORT DUTY4[8] (338) (219) )
                    ( PORT DUTY4[9] (471) (307) )
                    ( PORT PFDEN (579) (416) )
                    ( PORT PHASE0[0] (449) (341) )
                    ( PORT PHASE0[1] (663) (429) )
                    ( PORT PHASE0[2] (663) (429) )
                    ( PORT PHASE1[0] (343) (219) )
                    ( PORT PHASE1[1] (476) (307) )
                    ( PORT PHASE1[2] (476) (307) )
                    ( PORT PHASE2[0] (476) (307) )
                    ( PORT PHASE2[1] (394) (291) )
                    ( PORT PHASE2[2] (433) (316) )
                    ( PORT PHASE3[0] (343) (219) )
                    ( PORT PHASE3[1] (394) (291) )
                    ( PORT PHASE3[2] (433) (316) )
                    ( PORT PHASE4[0] (471) (307) )
                    ( PORT PHASE4[1] (389) (291) )
                    ( PORT PHASE4[2] (389) (291) )
                    ( PORT RATIO0[0] (397) (275) )
                    ( PORT RATIO0[1] (579) (416) )
                    ( PORT RATIO0[2] (579) (416) )
                    ( PORT RATIO0[3] (579) (416) )
                    ( PORT RATIO0[4] (663) (429) )
                    ( PORT RATIO0[5] (663) (429) )
                    ( PORT RATIO0[6] (521) (337) )
                    ( PORT RATIO0[7] (502) (365) )
                    ( PORT RATIO0[8] (471) (307) )
                    ( PORT RATIO0[9] (471) (307) )
                    ( PORT RATIO1[0] (481) (288) )
                    ( PORT RATIO1[1] (481) (288) )
                    ( PORT RATIO1[2] (343) (219) )
                    ( PORT RATIO1[3] (481) (288) )
                    ( PORT RATIO1[4] (481) (288) )
                    ( PORT RATIO1[5] (476) (307) )
                    ( PORT RATIO1[6] (394) (291) )
                    ( PORT RATIO1[7] (476) (307) )
                    ( PORT RATIO1[8] (481) (288) )
                    ( PORT RATIO1[9] (481) (288) )
                    ( PORT RATIO2[0] (481) (288) )
                    ( PORT RATIO2[1] (349) (211) )
                    ( PORT RATIO2[2] (471) (307) )
                    ( PORT RATIO2[3] (268) (186) )
                    ( PORT RATIO2[4] (481) (288) )
                    ( PORT RATIO2[5] (481) (288) )
                    ( PORT RATIO2[6] (481) (288) )
                    ( PORT RATIO2[7] (481) (288) )
                    ( PORT RATIO2[8] (481) (288) )
                    ( PORT RATIO2[9] (394) (291) )
                    ( PORT RATIO3[0] (481) (288) )
                    ( PORT RATIO3[1] (453) (342) )
                    ( PORT RATIO3[2] (471) (307) )
                    ( PORT RATIO3[3] (343) (219) )
                    ( PORT RATIO3[4] (343) (219) )
                    ( PORT RATIO3[5] (476) (307) )
                    ( PORT RATIO3[6] (471) (307) )
                    ( PORT RATIO3[7] (449) (341) )
                    ( PORT RATIO3[8] (481) (288) )
                    ( PORT RATIO3[9] (476) (307) )
                    ( PORT RATIO4[0] (471) (307) )
                    ( PORT RATIO4[1] (471) (307) )
                    ( PORT RATIO4[2] (471) (307) )
                    ( PORT RATIO4[3] (471) (307) )
                    ( PORT RATIO4[4] (471) (307) )
                    ( PORT RATIO4[5] (471) (307) )
                    ( PORT RATIO4[6] (471) (307) )
                    ( PORT RATIO4[7] (471) (307) )
                    ( PORT RATIO4[8] (481) (288) )
                    ( PORT RATIO4[9] (476) (307) )
                    ( PORT RATIOF[0] (428) (316) )
                    ( PORT RATIOF[1] (481) (288) )
                    ( PORT RATIOF[2] (481) (288) )
                    ( PORT RATIOF[3] (481) (288) )
                    ( PORT RATIOF[4] (263) (202) )
                    ( PORT RATIOF[5] (546) (359) )
                    ( PORT RATIOF[6] (397) (275) )
                    ( PORT RATIOF[7] (471) (307) )
                    ( PORT RATIOF[8] (481) (288) )
                    ( PORT RATIOF[9] (471) (307) )
                    ( PORT RATIOI[0] (663) (429) )
                    ( PORT RATIOI[1] (663) (429) )
                    ( PORT RATIOI[2] (663) (429) )
                    ( PORT RATIOI[3] (663) (429) )
                    ( PORT RATIOI[4] (663) (429) )
                    ( PORT RATIOI[5] (663) (429) )
                    ( PORT RATIOI[6] (663) (429) )
                    ( PORT RATIOI[7] (663) (429) )
                    ( PORT RATIOI[8] (663) (429) )
                    ( PORT RATIOI[9] (546) (359) )
                    ( PORT RST (618) (441) )
                    ( PORT RSTODIV_PHASE (618) (441) )
                    ( IOPATH CLKIN1 CLKOUT0 (521) (521) )
                    ( IOPATH CLKIN1 CLKOUT1 (523) (523) )
                    ( IOPATH CLKIN2 CLKOUT0 (521) (521) )
                    ( IOPATH CLKIN2 CLKOUT1 (523) (523) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_PLL_E1" )
        ( INSTANCE PLL_82_71\/V_PLL_E1 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLKIN1 (2006) (2021) )
                    ( PORT CLKIN2 (635) (543) )
                    ( PORT CLKIN_SEL (486) (290) )
                    ( PORT CLKIN_SEL_EN (486) (290) )
                    ( PORT CLKOUT0_EXT_SYN (354) (213) )
                    ( PORT CLKOUT0_SYN (536) (392) )
                    ( PORT CLKOUT1_SYN (347) (222) )
                    ( PORT CLKOUT2_SYN (593) (419) )
                    ( PORT CLKOUT3_SYN (677) (432) )
                    ( PORT CLKOUT4_SYN (402) (277) )
                    ( PORT CLKOUT5_SYN (699) (437) )
                    ( PORT CPHASE0[0] (486) (290) )
                    ( PORT CPHASE0[1] (486) (290) )
                    ( PORT CPHASE0[2] (402) (277) )
                    ( PORT CPHASE0[3] (398) (294) )
                    ( PORT CPHASE0[4] (486) (290) )
                    ( PORT CPHASE0[5] (486) (290) )
                    ( PORT CPHASE0[6] (486) (290) )
                    ( PORT CPHASE0[7] (441) (302) )
                    ( PORT CPHASE0[8] (354) (213) )
                    ( PORT CPHASE0[9] (480) (310) )
                    ( PORT CPHASE1[0] (568) (349) )
                    ( PORT CPHASE1[1] (699) (437) )
                    ( PORT CPHASE1[2] (677) (432) )
                    ( PORT CPHASE1[3] (699) (437) )
                    ( PORT CPHASE1[4] (699) (437) )
                    ( PORT CPHASE1[5] (699) (437) )
                    ( PORT CPHASE1[6] (699) (437) )
                    ( PORT CPHASE1[7] (699) (437) )
                    ( PORT CPHASE1[8] (699) (437) )
                    ( PORT CPHASE1[9] (699) (437) )
                    ( PORT CPHASE2[0] (568) (349) )
                    ( PORT CPHASE2[1] (699) (437) )
                    ( PORT CPHASE2[2] (699) (437) )
                    ( PORT CPHASE2[3] (677) (432) )
                    ( PORT CPHASE2[4] (677) (432) )
                    ( PORT CPHASE2[5] (699) (437) )
                    ( PORT CPHASE2[6] (699) (437) )
                    ( PORT CPHASE2[7] (677) (432) )
                    ( PORT CPHASE2[8] (699) (437) )
                    ( PORT CPHASE2[9] (699) (437) )
                    ( PORT CPHASE3[0] (616) (424) )
                    ( PORT CPHASE3[1] (677) (432) )
                    ( PORT CPHASE3[2] (699) (437) )
                    ( PORT CPHASE3[3] (699) (437) )
                    ( PORT CPHASE3[4] (699) (437) )
                    ( PORT CPHASE3[5] (560) (362) )
                    ( PORT CPHASE3[6] (632) (444) )
                    ( PORT CPHASE3[7] (546) (360) )
                    ( PORT CPHASE3[8] (699) (437) )
                    ( PORT CPHASE3[9] (677) (432) )
                    ( PORT CPHASE4[0] (398) (294) )
                    ( PORT CPHASE4[1] (480) (310) )
                    ( PORT CPHASE4[2] (677) (432) )
                    ( PORT CPHASE4[3] (480) (310) )
                    ( PORT CPHASE4[4] (677) (432) )
                    ( PORT CPHASE4[5] (480) (310) )
                    ( PORT CPHASE4[6] (677) (432) )
                    ( PORT CPHASE4[7] (606) (450) )
                    ( PORT CPHASE4[8] (480) (310) )
                    ( PORT CPHASE4[9] (677) (432) )
                    ( PORT DUTY0[0] (486) (290) )
                    ( PORT DUTY0[1] (593) (419) )
                    ( PORT DUTY0[2] (486) (290) )
                    ( PORT DUTY0[3] (398) (294) )
                    ( PORT DUTY0[4] (398) (294) )
                    ( PORT DUTY0[5] (486) (290) )
                    ( PORT DUTY0[6] (486) (290) )
                    ( PORT DUTY0[7] (521) (369) )
                    ( PORT DUTY0[8] (480) (310) )
                    ( PORT DUTY0[9] (480) (310) )
                    ( PORT DUTY1[0] (699) (437) )
                    ( PORT DUTY1[1] (560) (362) )
                    ( PORT DUTY1[2] (699) (437) )
                    ( PORT DUTY1[3] (677) (432) )
                    ( PORT DUTY1[4] (480) (310) )
                    ( PORT DUTY1[5] (480) (310) )
                    ( PORT DUTY1[6] (568) (349) )
                    ( PORT DUTY1[7] (699) (437) )
                    ( PORT DUTY1[8] (699) (437) )
                    ( PORT DUTY1[9] (677) (432) )
                    ( PORT DUTY2[0] (486) (290) )
                    ( PORT DUTY2[1] (677) (432) )
                    ( PORT DUTY2[2] (677) (432) )
                    ( PORT DUTY2[3] (699) (437) )
                    ( PORT DUTY2[4] (699) (437) )
                    ( PORT DUTY2[5] (699) (437) )
                    ( PORT DUTY2[6] (699) (437) )
                    ( PORT DUTY2[7] (699) (437) )
                    ( PORT DUTY2[8] (699) (437) )
                    ( PORT DUTY2[9] (677) (432) )
                    ( PORT DUTY3[0] (545) (355) )
                    ( PORT DUTY3[1] (321) (219) )
                    ( PORT DUTY3[2] (677) (432) )
                    ( PORT DUTY3[3] (486) (290) )
                    ( PORT DUTY3[4] (486) (290) )
                    ( PORT DUTY3[5] (677) (432) )
                    ( PORT DUTY3[6] (677) (432) )
                    ( PORT DUTY3[7] (354) (213) )
                    ( PORT DUTY3[8] (522) (339) )
                    ( PORT DUTY3[9] (699) (437) )
                    ( PORT DUTY4[0] (480) (310) )
                    ( PORT DUTY4[1] (398) (294) )
                    ( PORT DUTY4[2] (486) (290) )
                    ( PORT DUTY4[3] (486) (290) )
                    ( PORT DUTY4[4] (486) (290) )
                    ( PORT DUTY4[5] (486) (290) )
                    ( PORT DUTY4[6] (321) (219) )
                    ( PORT DUTY4[7] (480) (310) )
                    ( PORT DUTY4[8] (486) (290) )
                    ( PORT DUTY4[9] (486) (290) )
                    ( PORT PFDEN (241) (202) )
                    ( PORT PHASE0[0] (480) (310) )
                    ( PORT PHASE0[1] (486) (290) )
                    ( PORT PHASE0[2] (486) (290) )
                    ( PORT PHASE1[0] (699) (437) )
                    ( PORT PHASE1[1] (699) (437) )
                    ( PORT PHASE1[2] (699) (437) )
                    ( PORT PHASE2[0] (699) (437) )
                    ( PORT PHASE2[1] (616) (424) )
                    ( PORT PHASE2[2] (655) (449) )
                    ( PORT PHASE3[0] (699) (437) )
                    ( PORT PHASE3[1] (616) (424) )
                    ( PORT PHASE3[2] (655) (449) )
                    ( PORT PHASE4[0] (480) (310) )
                    ( PORT PHASE4[1] (398) (294) )
                    ( PORT PHASE4[2] (606) (450) )
                    ( PORT RATIO0[0] (677) (432) )
                    ( PORT RATIO0[1] (402) (277) )
                    ( PORT RATIO0[2] (643) (529) )
                    ( PORT RATIO0[3] (402) (277) )
                    ( PORT RATIO0[4] (486) (290) )
                    ( PORT RATIO0[5] (321) (219) )
                    ( PORT RATIO0[6] (486) (290) )
                    ( PORT RATIO0[7] (437) (319) )
                    ( PORT RATIO0[8] (480) (310) )
                    ( PORT RATIO0[9] (480) (310) )
                    ( PORT RATIO1[0] (611) (434) )
                    ( PORT RATIO1[1] (677) (432) )
                    ( PORT RATIO1[2] (677) (432) )
                    ( PORT RATIO1[3] (522) (339) )
                    ( PORT RATIO1[4] (522) (339) )
                    ( PORT RATIO1[5] (699) (437) )
                    ( PORT RATIO1[6] (616) (424) )
                    ( PORT RATIO1[7] (677) (432) )
                    ( PORT RATIO1[8] (677) (432) )
                    ( PORT RATIO1[9] (699) (437) )
                    ( PORT RATIO2[0] (560) (362) )
                    ( PORT RATIO2[1] (699) (437) )
                    ( PORT RATIO2[2] (480) (310) )
                    ( PORT RATIO2[3] (593) (419) )
                    ( PORT RATIO2[4] (545) (355) )
                    ( PORT RATIO2[5] (677) (432) )
                    ( PORT RATIO2[6] (677) (432) )
                    ( PORT RATIO2[7] (677) (432) )
                    ( PORT RATIO2[8] (677) (432) )
                    ( PORT RATIO2[9] (616) (424) )
                    ( PORT RATIO3[0] (699) (437) )
                    ( PORT RATIO3[1] (677) (432) )
                    ( PORT RATIO3[2] (480) (310) )
                    ( PORT RATIO3[3] (480) (310) )
                    ( PORT RATIO3[4] (677) (432) )
                    ( PORT RATIO3[5] (545) (355) )
                    ( PORT RATIO3[6] (480) (310) )
                    ( PORT RATIO3[7] (677) (432) )
                    ( PORT RATIO3[8] (677) (432) )
                    ( PORT RATIO3[9] (699) (437) )
                    ( PORT RATIO4[0] (347) (222) )
                    ( PORT RATIO4[1] (480) (310) )
                    ( PORT RATIO4[2] (480) (310) )
                    ( PORT RATIO4[3] (480) (310) )
                    ( PORT RATIO4[4] (480) (310) )
                    ( PORT RATIO4[5] (480) (310) )
                    ( PORT RATIO4[6] (480) (310) )
                    ( PORT RATIO4[7] (480) (310) )
                    ( PORT RATIO4[8] (677) (432) )
                    ( PORT RATIO4[9] (699) (437) )
                    ( PORT RATIOF[0] (441) (302) )
                    ( PORT RATIOF[1] (677) (432) )
                    ( PORT RATIOF[2] (677) (432) )
                    ( PORT RATIOF[3] (677) (432) )
                    ( PORT RATIOF[4] (611) (434) )
                    ( PORT RATIOF[5] (480) (310) )
                    ( PORT RATIOF[6] (402) (277) )
                    ( PORT RATIOF[7] (480) (310) )
                    ( PORT RATIOF[8] (486) (290) )
                    ( PORT RATIOF[9] (480) (310) )
                    ( PORT RATIOI[0] (486) (290) )
                    ( PORT RATIOI[1] (486) (290) )
                    ( PORT RATIOI[2] (486) (290) )
                    ( PORT RATIOI[3] (486) (290) )
                    ( PORT RATIOI[4] (486) (290) )
                    ( PORT RATIOI[5] (486) (290) )
                    ( PORT RATIOI[6] (480) (310) )
                    ( PORT RATIOI[7] (486) (290) )
                    ( PORT RATIOI[8] (486) (290) )
                    ( PORT RATIOI[9] (486) (290) )
                    ( PORT RST (454) (396) )
                    ( PORT RSTODIV_PHASE (441) (302) )
                    ( IOPATH CLKIN1 CLKOUT0 (541) (541) )
                    ( IOPATH CLKIN1 CLKOUT1 (523) (523) )
                    ( IOPATH CLKIN1 CLKOUT3 (526) (526) )
                    ( IOPATH CLKIN2 CLKOUT0 (541) (541) )
                    ( IOPATH CLKIN2 CLKOUT1 (523) (523) )
                    ( IOPATH CLKIN2 CLKOUT3 (526) (526) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE RCKB_7_60\/V_CLKBUFR )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1100) (934) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE RCKB_7_62\/V_CLKBUFR )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1173) (999) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_USCM" )
        ( INSTANCE USCM_74_104\/V_USCM )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLK0 (477) (485) )
                    ( IOPATH CLK0 CLKOUT (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_USCM" )
        ( INSTANCE USCM_74_105\/V_USCM )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLK0 (477) (485) )
                    ( IOPATH CLK0 CLKOUT (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_USCM" )
        ( INSTANCE USCM_74_106\/V_USCM )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLK0 (1304) (1310) )
                    ( IOPATH CLK0 CLKOUT (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_USCM" )
        ( INSTANCE USCM_74_107\/V_USCM )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLK0 (477) (485) )
                    ( IOPATH CLK0 CLKOUT (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_USCM" )
        ( INSTANCE USCM_74_108\/V_USCM )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLK0 (477) (485) )
                    ( IOPATH CLK0 CLKOUT (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_USCM" )
        ( INSTANCE USCM_74_109\/V_USCM )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLK0 (906) (915) )
                    ( IOPATH CLK0 CLKOUT (0) (0) )
                )
            )
    )

)
