[02/15 18:29:30     0s] 
[02/15 18:29:30     0s] Cadence Innovus(TM) Implementation System.
[02/15 18:29:30     0s] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/15 18:29:30     0s] 
[02/15 18:29:30     0s] Version:	v15.20-p005_1, built Wed Nov 11 11:16:39 PST 2015
[02/15 18:29:30     0s] Options:	-common_ui 
[02/15 18:29:30     0s] Date:		Wed Feb 15 18:29:30 2023
[02/15 18:29:30     0s] Host:		pgmicro04 (x86_64 w/Linux 3.10.0-1160.81.1.el7.x86_64) (10cores*20cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB)
[02/15 18:29:30     0s] OS:		CentOS Linux release 7.9.2009 (Core)
[02/15 18:29:30     0s] 
[02/15 18:29:30     0s] License:
[02/15 18:29:30     0s] 		invs	Innovus Implementation System	15.2	checkout succeeded
[02/15 18:29:30     0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[02/15 18:29:42    11s] @(#)CDS: Innovus v15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[02/15 18:29:42    11s] @(#)CDS: NanoRoute 15.20-p005_1 NR151028-1715/15_20-UB (database version 2.30, 298.6.1) {superthreading v1.26}
[02/15 18:29:42    11s] @(#)CDS: AAE 15.20-p002 (64bit) 11/11/2015 (Linux 2.6.18-194.el5)
[02/15 18:29:42    11s] @(#)CDS: CTE 15.20-p001_1 () Oct 29 2015 01:50:39 ( )
[02/15 18:29:42    11s] @(#)CDS: SYNTECH 15.20-b002_1 () Oct 20 2015 02:35:29 ( )
[02/15 18:29:42    11s] @(#)CDS: CPE v15.20-p002
[02/15 18:29:42    11s] @(#)CDS: IQRC/TQRC 15.1.2-s269 (64bit) Mon Aug 24 18:22:18 PDT 2015 (Linux 2.6.18-194.el5)
[02/15 18:29:42    11s] @(#)CDS: OA 22.50-p028 Thu Jul 23 14:59:57 2015
[02/15 18:29:42    11s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[02/15 18:29:42    11s] @(#)CDS: RCDB 11.6
[02/15 18:29:42    11s] --- Running on pgmicro04 (x86_64 w/Linux 3.10.0-1160.81.1.el7.x86_64) (10cores*20cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB) ---
[02/15 18:29:42    11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_54266_pgmicro04_matheus.almeida_a1aIsr.

[02/15 18:29:42    11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_54266_pgmicro04_matheus.almeida_a1aIsr.
[02/15 18:29:42    11s] 
[02/15 18:29:44    12s] 
[02/15 18:29:44    12s] **INFO:  MMMC transition support version v31-84 
[02/15 18:29:44    12s] 
[02/15 18:29:45    13s] Loading fill procedures ...
[02/15 18:29:46    14s] [DEV]innovus 1> source physical/1_init.tcl 
Starting library reading in 'Multi-threaded flow' (with '8' threads)
[02/15 18:30:24    21s] 
[02/15 18:30:24    21s] Threads Configured:8
[02/15 18:30:25    28s] Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib.
[02/15 18:30:25    28s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'SIG' of cell 'SIGNALHOLD' is not defined in the library.
[02/15 18:30:25    28s] Read 811 cells in  D_CELLS_MOSST_typ_1_80V_25C.
[02/15 18:30:25    28s] Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib.
[02/15 18:30:25    28s] Read 414 cells in  IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.
[02/15 18:30:25    28s] Library reading multithread flow ended.
[02/15 18:30:26    28s] 
[02/15 18:30:26    28s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_FE.lef ...
[02/15 18:30:26    28s] 
[02/15 18:30:26    28s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/D_CELLS.lef ...
[02/15 18:30:26    28s] Set DBUPerIGU to M2 pitch 630.
[02/15 18:30:26    28s] 
[02/15 18:30:26    28s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/IO_CELLS_5V.lef ...
[02/15 18:30:27    29s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-200' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-200' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-200' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-200' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-200' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-200' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-200' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-200' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCAP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-200' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-200' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-200' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-200' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-200' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-200' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-200' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-200' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-200' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-200' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-200' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-200' for more detail.
[02/15 18:30:27    29s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[02/15 18:30:27    29s] To increase the message display limit, refer to the product command reference manual.
[02/15 18:30:27    29s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-201' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-201' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-201' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-201' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-201' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-201' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-201' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-201' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-201' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-201' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-201' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-201' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-201' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-201' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-201' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-201' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-201' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-201' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-201' for more detail.
[02/15 18:30:27    29s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/15 18:30:27    29s] Type 'man IMPLF-201' for more detail.
[02/15 18:30:27    29s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[02/15 18:30:27    29s] To increase the message display limit, refer to the product command reference manual.
[02/15 18:30:27    29s] 
[02/15 18:30:27    29s] viaInitial starts at Wed Feb 15 18:30:27 2023
[02/15 18:30:27    29s] viaInitial ends at Wed Feb 15 18:30:27 2023
[02/15 18:30:27    29s] *** Begin netlist parsing (mem=614.6M) ***
[02/15 18:30:27    29s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[02/15 18:30:27    29s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[02/15 18:30:27    29s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[02/15 18:30:27    29s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[02/15 18:30:27    29s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[02/15 18:30:27    29s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[02/15 18:30:27    29s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[02/15 18:30:27    29s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[02/15 18:30:27    29s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[02/15 18:30:27    29s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[02/15 18:30:27    29s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[02/15 18:30:27    29s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[02/15 18:30:27    29s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[02/15 18:30:27    29s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[02/15 18:30:27    29s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[02/15 18:30:27    29s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[02/15 18:30:27    29s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[02/15 18:30:27    29s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[02/15 18:30:27    29s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[02/15 18:30:27    29s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[02/15 18:30:27    29s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[02/15 18:30:27    29s] To increase the message display limit, refer to the product command reference manual.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDOR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDI' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDC' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'POWERCUTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDOR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDI' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'GNDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDD' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Pin 'VDDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/15 18:30:27    29s] Created 1225 new cells from 2 timing libraries.
[02/15 18:30:27    29s] Reading netlist ...
[02/15 18:30:27    29s] Backslashed names will retain backslash and a trailing blank character.
[02/15 18:30:27    29s] Reading verilog netlist 'innovus/minimips.v'
[02/15 18:30:27    29s] 
[02/15 18:30:27    29s] *** Memory Usage v#1 (Current mem = 614.574M, initial mem = 170.871M) ***
[02/15 18:30:27    29s] *** End netlist parsing (cpu=0:00:00.5, real=0:00:00.0, mem=614.6M) ***
[02/15 18:30:27    29s] Top level cell is minimips.
[02/15 18:30:28    30s] ** Removed 1 unused lib cells.
[02/15 18:30:28    30s] **WARN: (IMPTS-282):	Cell 'BT8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/15 18:30:28    30s] Type 'man IMPTS-282' for more detail.
[02/15 18:30:28    30s] **WARN: (IMPTS-282):	Cell 'BT8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/15 18:30:28    30s] Type 'man IMPTS-282' for more detail.
[02/15 18:30:28    30s] **WARN: (IMPTS-282):	Cell 'BT8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/15 18:30:28    30s] Type 'man IMPTS-282' for more detail.
[02/15 18:30:28    30s] **WARN: (IMPTS-282):	Cell 'BT4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/15 18:30:28    30s] Type 'man IMPTS-282' for more detail.
[02/15 18:30:28    30s] **WARN: (IMPTS-282):	Cell 'BT4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/15 18:30:28    30s] Type 'man IMPTS-282' for more detail.
[02/15 18:30:28    30s] **WARN: (IMPTS-282):	Cell 'BT4P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/15 18:30:28    30s] Type 'man IMPTS-282' for more detail.
[02/15 18:30:28    30s] **WARN: (IMPTS-282):	Cell 'BT2SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/15 18:30:28    30s] Type 'man IMPTS-282' for more detail.
[02/15 18:30:28    30s] **WARN: (IMPTS-282):	Cell 'BT2P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/15 18:30:28    30s] Type 'man IMPTS-282' for more detail.
[02/15 18:30:28    30s] **WARN: (IMPTS-282):	Cell 'BT24SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/15 18:30:28    30s] Type 'man IMPTS-282' for more detail.
[02/15 18:30:28    30s] **WARN: (IMPTS-282):	Cell 'BT24SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/15 18:30:28    30s] Type 'man IMPTS-282' for more detail.
[02/15 18:30:28    30s] **WARN: (IMPTS-282):	Cell 'BT24P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/15 18:30:28    30s] Type 'man IMPTS-282' for more detail.
[02/15 18:30:28    30s] **WARN: (IMPTS-282):	Cell 'BT1P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/15 18:30:28    30s] Type 'man IMPTS-282' for more detail.
[02/15 18:30:28    30s] **WARN: (IMPTS-282):	Cell 'BT16SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/15 18:30:28    30s] Type 'man IMPTS-282' for more detail.
[02/15 18:30:28    30s] **WARN: (IMPTS-282):	Cell 'BT16SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/15 18:30:28    30s] Type 'man IMPTS-282' for more detail.
[02/15 18:30:28    30s] **WARN: (IMPTS-282):	Cell 'BT16P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/15 18:30:28    30s] Type 'man IMPTS-282' for more detail.
[02/15 18:30:28    30s] **WARN: (IMPTS-282):	Cell 'BD8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/15 18:30:28    30s] Type 'man IMPTS-282' for more detail.
[02/15 18:30:28    30s] **WARN: (IMPTS-282):	Cell 'BD8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/15 18:30:28    30s] Type 'man IMPTS-282' for more detail.
[02/15 18:30:28    30s] **WARN: (IMPTS-282):	Cell 'BD8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/15 18:30:28    30s] Type 'man IMPTS-282' for more detail.
[02/15 18:30:28    30s] **WARN: (IMPTS-282):	Cell 'BD4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/15 18:30:28    30s] Type 'man IMPTS-282' for more detail.
[02/15 18:30:28    30s] **WARN: (IMPTS-282):	Cell 'BD4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/15 18:30:28    30s] Type 'man IMPTS-282' for more detail.
[02/15 18:30:28    30s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[02/15 18:30:28    30s] To increase the message display limit, refer to the product command reference manual.
[02/15 18:30:28    30s] Hooked 1224 DB cells to tlib cells.
[02/15 18:30:28    30s] Starting recursive module instantiation check.
[02/15 18:30:28    30s] No recursion found.
[02/15 18:30:28    30s] Building hierarchical netlist for Cell minimips ...
[02/15 18:30:28    30s] *** Netlist is unique.
[02/15 18:30:28    30s] ** info: there are 1281 modules.
[02/15 18:30:28    30s] ** info: there are 22971 stdCell insts.
[02/15 18:30:28    30s] 
[02/15 18:30:28    30s] *** Memory Usage v#1 (Current mem = 645.824M, initial mem = 170.871M) ***
[02/15 18:30:28    30s] Set Default Net Delay as 1000 ps.
[02/15 18:30:28    30s] Set Default Net Load as 0.5 pF. 
[02/15 18:30:28    30s] Set Default Input Pin Transition as 0.1 ps.
[02/15 18:30:28    30s] **WARN: (IMPFP-3961):	The techSite 'io_site_5V' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[02/15 18:30:28    30s] Type 'man IMPFP-3961' for more detail.
[02/15 18:30:28    31s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[02/15 18:30:28    31s] Reading Capacitance Table File /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl ...
[02/15 18:30:28    31s] Cap table was created using Encounter 07.10-s219_1.
[02/15 18:30:28    31s] Process name: xc018m6_typ.
[02/15 18:30:28    31s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/15 18:30:28    31s] Type 'man IMPEXT-2773' for more detail.
[02/15 18:30:28    31s] Importing multi-corner RC tables ... 
[02/15 18:30:28    31s] Summary of Active RC-Corners : 
[02/15 18:30:28    31s]  
[02/15 18:30:28    31s]  Analysis View: default_emulate_view
[02/15 18:30:28    31s]     RC-Corner Name        : default_emulate_rc_corner
[02/15 18:30:28    31s]     RC-Corner Index       : 0
[02/15 18:30:28    31s]     RC-Corner Temperature : 25 Celsius
[02/15 18:30:28    31s]     RC-Corner Cap Table   : '/pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl'
[02/15 18:30:28    31s]     RC-Corner PreRoute Res Factor         : 1
[02/15 18:30:28    31s]     RC-Corner PreRoute Cap Factor         : 1
[02/15 18:30:28    31s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/15 18:30:28    31s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/15 18:30:28    31s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/15 18:30:28    31s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/15 18:30:28    31s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/15 18:30:28    31s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[02/15 18:30:28    31s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[02/15 18:30:28    31s] *Info: initialize multi-corner CTS.
[02/15 18:30:29    31s] Reading timing constraints file 'innovus//minimips.default_emulate_constraint_mode.sdc' ...
[02/15 18:30:29    31s] Current (total cpu=0:00:30.6, real=0:00:59.0, peak res=358.4M, current mem=757.4M)
[02/15 18:30:29    31s] minimips
[02/15 18:30:29    31s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 7263).
[02/15 18:30:29    31s] 
[02/15 18:30:29    31s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 7264).
[02/15 18:30:29    31s] 
[02/15 18:30:29    31s] Summary for sequential cells idenfication: 
[02/15 18:30:29    31s] Identified SBFF number: 128
[02/15 18:30:29    31s] Identified MBFF number: 0
[02/15 18:30:29    31s] Not identified SBFF number: 0
[02/15 18:30:29    31s] Not identified MBFF number: 0
[02/15 18:30:29    31s] Number of sequential cells which are not FFs: 106
[02/15 18:30:29    31s] 
[02/15 18:30:29    31s] 
[02/15 18:30:30    31s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 7265).
[02/15 18:30:30    31s] 
[02/15 18:30:30    31s] Number of path exceptions in the constraint file = 1
[02/15 18:30:30    31s] Number of paths exceptions after getting compressed = 1
[02/15 18:30:30    31s] INFO (CTE): Reading of timing constraints file innovus//minimips.default_emulate_constraint_mode.sdc completed, with 3 WARNING
[02/15 18:30:30    31s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=376.7M, current mem=775.7M)
[02/15 18:30:30    31s] Current (total cpu=0:00:30.8, real=0:00:59.0, peak res=376.7M, current mem=775.7M)
[02/15 18:30:30    31s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[02/15 18:30:30    31s] Total number of combinational cells: 511
[02/15 18:30:30    31s] Total number of sequential cells: 234
[02/15 18:30:30    31s] Total number of tristate cells: 64
[02/15 18:30:30    31s] Total number of level shifter cells: 0
[02/15 18:30:30    31s] Total number of power gating cells: 0
[02/15 18:30:30    31s] Total number of isolation cells: 0
[02/15 18:30:30    31s] Total number of power switch cells: 0
[02/15 18:30:30    31s] Total number of pulse generator cells: 0
[02/15 18:30:30    31s] Total number of always on buffers: 0
[02/15 18:30:30    31s] Total number of retention cells: 0
[02/15 18:30:30    31s] List of usable buffers: BUX1 BUX0 BUX2 BUX12 BUX16 BUX20 BUX3 BUX4 BUX6 BUX8
[02/15 18:30:30    31s] Total number of usable buffers: 10
[02/15 18:30:30    31s] List of unusable buffers:
[02/15 18:30:30    31s] Total number of unusable buffers: 0
[02/15 18:30:30    31s] List of usable inverters: INCX12 INCX16 INCX20 INX1 INX0 INX2 INX12 INX16 INX20 INX3 INX4 INX6 INX8
[02/15 18:30:30    31s] Total number of usable inverters: 13
[02/15 18:30:30    31s] List of unusable inverters:
[02/15 18:30:30    31s] Total number of unusable inverters: 0
[02/15 18:30:30    31s] List of identified usable delay cells: BUCX12 BUCX16 BUCX20 BUCX4 BUCX6 BUCX8 DLY1X1 DLY1X0 DLY2X0 DLY2X1 DLY4X1 DLY4X0 DLY8X1 DLY8X0
[02/15 18:30:30    31s] Total number of identified usable delay cells: 14
[02/15 18:30:30    31s] List of identified unusable delay cells:
[02/15 18:30:30    31s] Total number of identified unusable delay cells: 0
[02/15 18:30:30    31s] **ERROR: (IMPFP-993):	Cannot find site 'CORE'  to create rows. Check there is a specified site for rows.
[02/15 18:30:30    31s] [DEV]innovus 2> source physical/2_power_plan.tcl 

[02/15 18:31:35    49s] **WARN: (IMPPP-136):	The currently specified left spacing 0.2500  is less than the required spacing 0.2800 for widths specified as 0.5000 and 0.5000.
[02/15 18:31:35    49s] **WARN: (IMPPP-136):	The currently specified right spacing 0.2500  is less than the required spacing 0.2800 for widths specified as 0.5000 and 0.5000.
[02/15 18:31:35    49s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[02/15 18:31:35    49s] **WARN: (IMPPP-4051):	Fail to add rings. Gaps among IO cells may exist. Execute command add_io_fillers to fill gaps among cells before add_rings.
[02/15 18:31:35    49s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 962.8M) ***
[02/15 18:31:35    50s] *** Begin SPECIAL ROUTE on Wed Feb 15 18:31:35 2023 ***
[02/15 18:31:35    50s] SPECIAL ROUTE ran on directory: /home/INF01185/matheus.almeida/cci2/miniMIPS/synthesis
[02/15 18:31:35    50s] SPECIAL ROUTE ran on machine: pgmicro04 (Linux 3.10.0-1160.81.1.el7.x86_64 Xeon 1.20Ghz)
[02/15 18:31:35    50s] 
[02/15 18:31:35    50s] Begin option processing ...
[02/15 18:31:35    50s] srouteConnectPowerBump set to false
[02/15 18:31:35    50s] routeSelectNet set to "gnd vdd"
[02/15 18:31:35    50s] routeSpecial set to true
[02/15 18:31:35    50s] srouteBlockPin set to "useLef"
[02/15 18:31:35    50s] srouteBottomLayerLimit set to 1
[02/15 18:31:35    50s] srouteBottomTargetLayerLimit set to 1
[02/15 18:31:35    50s] srouteConnectConverterPin set to false
[02/15 18:31:35    50s] srouteCrossoverViaBottomLayer set to 1
[02/15 18:31:35    50s] srouteCrossoverViaTopLayer set to 6
[02/15 18:31:35    50s] srouteFollowCorePinEnd set to 3
[02/15 18:31:35    50s] srouteJogControl set to "preferWithChanges differentLayer"
[02/15 18:31:35    50s] sroutePadPinAllPorts set to true
[02/15 18:31:35    50s] sroutePreserveExistingRoutes set to true
[02/15 18:31:35    50s] srouteRoutePowerBarPortOnBothDir set to true
[02/15 18:31:35    50s] srouteStopBlockPin set to "nearestTarget"
[02/15 18:31:35    50s] srouteTopLayerLimit set to 6
[02/15 18:31:35    50s] srouteTopTargetLayerLimit set to 6
[02/15 18:31:35    50s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1599.00 megs.
[02/15 18:31:35    50s] 
[02/15 18:31:35    50s] Reading DB technology information...
[02/15 18:31:36    50s] Finished reading DB technology information.
[02/15 18:31:36    50s] Reading floorplan and netlist information...
[02/15 18:31:36    50s] Finished reading floorplan and netlist information.
[02/15 18:31:36    50s] Read in 12 layers, 6 routing layers, 1 overlap layer
[02/15 18:31:36    50s] Read in 825 macros, 196 used
[02/15 18:31:36    50s] Read in 188 components
[02/15 18:31:36    50s]   188 core components: 188 unplaced, 0 placed, 0 fixed
[02/15 18:31:36    50s] Read in 70 logical pins
[02/15 18:31:36    50s] Read in 70 nets
[02/15 18:31:36    50s] Read in 7 special nets
[02/15 18:31:36    50s] 2 nets selected.
[02/15 18:31:36    50s] 
[02/15 18:31:36    50s] Begin power routing ...
[02/15 18:31:36    50s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdd.
[02/15 18:31:36    50s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[02/15 18:31:36    50s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[02/15 18:31:36    50s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[02/15 18:31:36    50s] Type 'man IMPSR-1256' for more detail.
[02/15 18:31:36    50s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/15 18:31:36    50s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnd.
[02/15 18:31:36    50s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[02/15 18:31:36    50s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[02/15 18:31:36    50s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[02/15 18:31:36    50s] Type 'man IMPSR-1256' for more detail.
[02/15 18:31:36    50s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/15 18:31:36    50s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[02/15 18:31:36    50s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[02/15 18:31:36    50s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[02/15 18:31:36    50s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[02/15 18:31:36    50s] CPU time for FollowPin 0 seconds
[02/15 18:31:36    50s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[02/15 18:31:36    50s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[02/15 18:31:36    50s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[02/15 18:31:36    50s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[02/15 18:31:36    50s] CPU time for FollowPin 0 seconds
[02/15 18:31:36    50s]   Number of IO ports routed: 0
[02/15 18:31:36    50s]   Number of Block ports routed: 0
[02/15 18:31:36    50s]   Number of Stripe ports routed: 0
[02/15 18:31:36    50s]   Number of Core ports routed: 0  open: 172
[02/15 18:31:36    50s]   Number of Pad ports routed: 0
[02/15 18:31:36    50s]   Number of Power Bump ports routed: 0
[02/15 18:31:36    50s]   Number of Followpin connections: 172
[02/15 18:31:36    50s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1611.00 megs.
[02/15 18:31:36    50s] 
[02/15 18:31:36    50s] 
[02/15 18:31:36    50s] 
[02/15 18:31:36    50s]  Begin updating DB with routing results ...
[02/15 18:31:36    50s]  Updating DB with 33 via definition ...Extracting standard cell pins and blockage ...... 
[02/15 18:31:36    50s] Pin and blockage extraction finished
[02/15 18:31:36    50s] 
[02/15 18:31:36    50s] sroute: Total CPU time used = 0:0:0
[02/15 18:31:36    50s] sroute: Total Real time used = 0:0:1
[02/15 18:31:36    50s] sroute: Total Memory used = 45.31 megs
[02/15 18:31:36    50s] sroute: Total Peak Memory used = 1009.12 megs
[02/15 18:31:36    50s] #spOpts: VtWidth no_cmu 
[02/15 18:31:36    50s] Core basic site is core
[02/15 18:31:36    50s] Estimated cell power/ground rail width = 0.915 um
[02/15 18:31:36    50s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/15 18:31:36    50s] **WARN: (IMPSP-5134):	Setting cellInterval to 19.530 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
[02/15 18:31:36    50s] **WARN: (IMPSP-5134):	Setting inRowOffset to 7.560 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
[02/15 18:31:36    51s] For 7353 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[02/15 18:31:36    51s] Inserted 7353 well-taps <FEED1> cells (prefix WELLTAP).
[02/15 18:31:36    51s] **WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations
[02/15 18:31:36    51s] 
[02/15 18:31:36    51s] Starting stripe generation ...
[02/15 18:31:36    51s] Non-Default setAddStripeOption Settings :
[02/15 18:31:36    51s]   NONE
[02/15 18:31:36    51s] The core ring for gnd is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[02/15 18:31:36    51s] The core ring for vdd is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[02/15 18:31:36    51s] **WARN: (IMPPP-4055):	The run time of add_stripes will degrade with multiple cpu setting according to the number of stripe sets, ingore the setting of set_multi_cpu_usage in add_stripes.
[02/15 18:31:36    51s] Stripe generation is complete; vias are now being generated.
[02/15 18:31:37    51s] The power planner created 68 wires.
[02/15 18:31:37    51s] *** Ending Stripe Generation (totcpu: 0:00:00.3,real: 0:00:01.0, mem: 1015.1M) ***
[02/15 18:31:37    51s] [DEV]innovus 3> source physical/3_pin_clock.tcl 
[02/15 18:45:47   228s] *scInfo: scPctBadScanCell = 100.00%
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[02/15 18:45:47   228s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[02/15 18:45:47   228s] *** Starting place_design default flow ***
[02/15 18:45:47   228s] **INFO: Enable pre-place timing setting for timing analysis
[02/15 18:45:47   228s] Set Using Default Delay Limit as 101.
[02/15 18:45:47   228s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/15 18:45:47   228s] Set Default Net Delay as 0 ps.
[02/15 18:45:47   228s] Set Default Net Load as 0 pF. 
[02/15 18:45:47   228s] **INFO: Analyzing IO path groups for slack adjustment
[02/15 18:45:47   228s] Multithreaded Timing Analysis is initialized with 8 threads
[02/15 18:45:47   228s] 
[02/15 18:45:48   229s] Effort level <high> specified for reg2reg_tmp.54266 path_group
[02/15 18:45:48   229s] #################################################################################
[02/15 18:45:48   229s] # Design Stage: PreRoute
[02/15 18:45:48   229s] # Design Name: minimips
[02/15 18:45:48   229s] # Design Mode: 90nm
[02/15 18:45:48   229s] # Analysis Mode: MMMC Non-OCV 
[02/15 18:45:48   229s] # Parasitics Mode: No SPEF/RCDB
[02/15 18:45:48   229s] # Signoff Settings: SI Off 
[02/15 18:45:48   229s] #################################################################################
[02/15 18:45:48   229s] Calculate delays in Single mode...
[02/15 18:45:49   229s] Topological Sorting (CPU = 0:00:00.1, MEM = 1136.1M, InitMEM = 1131.6M)
[02/15 18:45:49   229s] siFlow : Timing analysis mode is single, using late cdB files
[02/15 18:45:50   235s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/15 18:45:50   235s] End delay calculation. (MEM=1758 CPU=0:00:04.9 REAL=0:00:00.0)
[02/15 18:45:50   235s] *** CDM Built up (cpu=0:00:06.1  real=0:00:02.0  mem= 1758.0M) ***
[02/15 18:45:51   236s] *** Start delete_buffer_trees ***
[02/15 18:45:51   236s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[02/15 18:45:51   236s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[02/15 18:45:51   236s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[02/15 18:45:51   236s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[02/15 18:45:51   236s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[02/15 18:45:51   236s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[02/15 18:45:51   236s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[02/15 18:45:51   236s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[02/15 18:45:51   236s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[02/15 18:45:51   236s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[02/15 18:45:51   236s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[02/15 18:45:51   236s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[02/15 18:45:51   236s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[02/15 18:45:51   236s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[02/15 18:45:51   236s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[02/15 18:45:51   236s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[02/15 18:45:51   236s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[02/15 18:45:51   236s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[02/15 18:45:51   236s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[02/15 18:45:51   236s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[02/15 18:45:51   236s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[02/15 18:45:51   236s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[02/15 18:45:51   236s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[02/15 18:45:51   236s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[02/15 18:45:51   236s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[02/15 18:45:51   236s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[02/15 18:45:51   236s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[02/15 18:45:51   236s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[02/15 18:45:51   236s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[02/15 18:45:51   236s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[02/15 18:45:51   236s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[02/15 18:45:51   236s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[02/15 18:45:51   236s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[02/15 18:45:51   236s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[02/15 18:45:51   236s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[02/15 18:45:51   236s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[02/15 18:45:51   236s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[02/15 18:45:51   236s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[02/15 18:45:51   236s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[02/15 18:45:51   236s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[02/15 18:45:51   236s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[02/15 18:45:51   236s] Info: Detect buffers to remove automatically.
[02/15 18:45:51   236s] Analyzing netlist ...
[02/15 18:45:51   236s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[02/15 18:45:52   237s] Updating netlist
[02/15 18:45:52   237s] 
[02/15 18:45:52   237s] *summary: 1335 instances (buffers/inverters) removed
[02/15 18:45:52   237s] *** Finish delete_buffer_trees (0:00:01.4) ***
[02/15 18:45:52   237s] **INFO: Disable pre-place timing setting for timing analysis
[02/15 18:45:52   237s] Set Using Default Delay Limit as 1000.
[02/15 18:45:52   237s] Set Default Net Delay as 1000 ps.
[02/15 18:45:52   237s] Set Default Net Load as 0.5 pF. 
[02/15 18:45:52   237s] Deleted 0 physical inst  (cell - / prefix -).
[02/15 18:45:52   237s] Did not delete 7353 physical insts as they were marked preplaced.
[02/15 18:45:52   237s] *** Starting "NanoPlace(TM) placement v#2 (mem=1750.0M)" ...
[02/15 18:45:53   237s] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[02/15 18:45:53   237s] Type 'man IMPTS-403' for more detail.
[02/15 18:45:58   243s] *** Build Buffered Sizing Timing Model
[02/15 18:45:58   243s] (cpu=0:00:05.3 mem=1750.0M) ***
[02/15 18:45:59   244s] *** Build Virtual Sizing Timing Model
[02/15 18:45:59   244s] (cpu=0:00:06.3 mem=1750.1M) ***
[02/15 18:45:59   244s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[02/15 18:45:59   244s] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[02/15 18:45:59   244s] Define the scan chains before using this option.
[02/15 18:45:59   244s] Type 'man IMPSP-9042' for more detail.
[02/15 18:45:59   244s] #std cell=29090 (7353 fixed + 21737 movable) #block=0 (0 floating + 0 preplaced)
[02/15 18:45:59   244s] #ioInst=0 #net=22123 #term=72009 #term/net=3.25, #fixedIo=70, #floatIo=0, #fixedPin=0, #floatPin=70
[02/15 18:45:59   244s] stdCell: 29090 single + 0 double + 0 multi
[02/15 18:45:59   244s] Total standard cell length = 100.5707 (mm), area = 0.4908 (mm^2)
[02/15 18:45:59   244s] Core basic site is core
[02/15 18:45:59   244s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/15 18:45:59   244s] Apply auto density screen in pre-place stage.
[02/15 18:45:59   244s] Auto density screen increases utilization from 0.693 to 0.694
[02/15 18:45:59   244s] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1750.2M
[02/15 18:45:59   244s] Average module density = 0.694.
[02/15 18:45:59   244s] Density for the design = 0.694.
[02/15 18:45:59   244s]        = stdcell_area 152283 sites (468179 um^2) / alloc_area 219554 sites (674998 um^2).
[02/15 18:45:59   244s] Pin Density = 0.3154.
[02/15 18:45:59   244s]             = total # of pins 72009 / total area 228285.
[02/15 18:45:59   244s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[02/15 18:45:59   244s] === lastAutoLevel = 9 
[02/15 18:45:59   244s] Found multi-fanin net ram_data[31]
[02/15 18:45:59   244s] Found multi-fanin net ram_data[30]
[02/15 18:45:59   244s] Found multi-fanin net ram_data[29]
[02/15 18:45:59   244s] Found multi-fanin net ram_data[28]
[02/15 18:45:59   244s] Found multi-fanin net ram_data[27]
[02/15 18:45:59   244s] Found multi-fanin net ram_data[26]
[02/15 18:45:59   244s] Found multi-fanin net ram_data[25]
[02/15 18:45:59   244s] Found multi-fanin net ram_data[24]
[02/15 18:45:59   244s] Found multi-fanin net ram_data[23]
[02/15 18:45:59   244s] Found multi-fanin net ram_data[22]
[02/15 18:45:59   244s] ......
[02/15 18:45:59   244s] Found 32 (out of 22123) multi-fanin nets.
[02/15 18:46:03   249s] Clock gating cells determined by native netlist tracing.
[02/15 18:46:03   249s] Effort level <high> specified for reg2reg path_group
[02/15 18:46:03   249s] Effort level <high> specified for reg2cgate path_group
[02/15 18:46:05   251s] Iteration  1: Total net bbox = 9.493e+04 (4.44e+04 5.06e+04)
[02/15 18:46:05   251s]               Est.  stn bbox = 1.077e+05 (5.04e+04 5.73e+04)
[02/15 18:46:05   251s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1814.3M
[02/15 18:46:05   251s] Iteration  2: Total net bbox = 9.493e+04 (4.44e+04 5.06e+04)
[02/15 18:46:05   251s]               Est.  stn bbox = 1.077e+05 (5.04e+04 5.73e+04)
[02/15 18:46:05   251s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1814.3M
[02/15 18:46:07   261s] Iteration  3: Total net bbox = 1.157e+05 (5.48e+04 6.09e+04)
[02/15 18:46:07   261s]               Est.  stn bbox = 1.431e+05 (6.75e+04 7.57e+04)
[02/15 18:46:07   261s]               cpu = 0:00:10.5 real = 0:00:02.0 mem = 1814.3M
[02/15 18:46:07   261s] Total number of setup views is 1.
[02/15 18:46:07   261s] Total number of active setup views is 1.
[02/15 18:46:11   278s] Iteration  4: Total net bbox = 6.893e+05 (3.77e+05 3.13e+05)
[02/15 18:46:11   278s]               Est.  stn bbox = 8.812e+05 (4.80e+05 4.02e+05)
[02/15 18:46:11   278s]               cpu = 0:00:16.9 real = 0:00:04.0 mem = 1814.3M
[02/15 18:46:15   297s] Iteration  5: Total net bbox = 7.496e+05 (3.74e+05 3.76e+05)
[02/15 18:46:15   297s]               Est.  stn bbox = 1.004e+06 (5.01e+05 5.03e+05)
[02/15 18:46:15   297s]               cpu = 0:00:18.4 real = 0:00:04.0 mem = 1814.3M
[02/15 18:46:19   316s] Iteration  6: Total net bbox = 7.987e+05 (3.88e+05 4.11e+05)
[02/15 18:46:19   316s]               Est.  stn bbox = 1.066e+06 (5.10e+05 5.56e+05)
[02/15 18:46:19   316s]               cpu = 0:00:18.8 real = 0:00:04.0 mem = 1846.3M
[02/15 18:46:19   316s] 
[02/15 18:46:19   316s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[02/15 18:46:19   316s] enableMT= 3 (onDemand)
[02/15 18:46:19   316s] useHNameCompare= 3 (lazy mode)
[02/15 18:46:19   316s] doMTMainInit= 1
[02/15 18:46:19   316s] doMTFlushLazyWireDelete= 1
[02/15 18:46:19   316s] useFastLRoute= 0
[02/15 18:46:19   316s] useFastCRoute= 1
[02/15 18:46:19   316s] doMTNetInitAdjWires= 1
[02/15 18:46:19   316s] wireMPoolNoThreadCheck= 1
[02/15 18:46:19   316s] allMPoolNoThreadCheck= 1
[02/15 18:46:19   316s] doNotUseMPoolInCRoute= 1
[02/15 18:46:19   316s] doMTSprFixZeroViaCodes= 1
[02/15 18:46:19   316s] doMTDtrRoute1CleanupA= 1
[02/15 18:46:19   316s] doMTDtrRoute1CleanupB= 1
[02/15 18:46:19   316s] doMTWireLenCalc= 0
[02/15 18:46:19   316s] doSkipQALenRecalc= 1
[02/15 18:46:19   316s] doMTMainCleanup= 1
[02/15 18:46:19   316s] doMTMoveCellTermsToMSLayer= 1
[02/15 18:46:19   316s] doMTConvertWiresToNewViaCode= 1
[02/15 18:46:19   316s] doMTRemoveAntenna= 1
[02/15 18:46:19   316s] doMTCheckConnectivity= 1
[02/15 18:46:19   316s] enableRuntimeLog= 0
[02/15 18:46:19   316s] Congestion driven padding in post-place stage.
[02/15 18:46:20   316s] Congestion driven padding increases utilization from 0.850 to 0.850
[02/15 18:46:20   316s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:01.0 mem = 1846.3M
[02/15 18:46:20   320s] Iteration  7: Total net bbox = 7.968e+05 (3.91e+05 4.06e+05)
[02/15 18:46:20   320s]               Est.  stn bbox = 1.064e+06 (5.13e+05 5.50e+05)
[02/15 18:46:20   320s]               cpu = 0:00:03.9 real = 0:00:01.0 mem = 1846.3M
[02/15 18:46:25   327s] nrCritNet: 5.00% ( 1106 / 22123 ) cutoffSlk: -526.8ps stdDelay: 36.4ps
[02/15 18:46:29   333s] nrCritNet: 1.98% ( 437 / 22123 ) cutoffSlk: -360.2ps stdDelay: 36.4ps
[02/15 18:46:29   333s] Iteration  8: Total net bbox = 8.097e+05 (3.97e+05 4.13e+05)
[02/15 18:46:29   333s]               Est.  stn bbox = 1.076e+06 (5.19e+05 5.57e+05)
[02/15 18:46:29   333s]               cpu = 0:00:12.8 real = 0:00:09.0 mem = 1846.3M
[02/15 18:46:33   353s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[02/15 18:46:33   353s] Congestion driven padding in post-place stage.
[02/15 18:46:33   353s] Congestion driven padding increases utilization from 0.850 to 0.850
[02/15 18:46:33   353s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1846.3M
[02/15 18:46:34   356s] Iteration  9: Total net bbox = 8.308e+05 (4.09e+05 4.22e+05)
[02/15 18:46:34   356s]               Est.  stn bbox = 1.089e+06 (5.30e+05 5.59e+05)
[02/15 18:46:34   356s]               cpu = 0:00:23.0 real = 0:00:05.0 mem = 1846.3M
[02/15 18:46:39   362s] nrCritNet: 4.99% ( 1103 / 22123 ) cutoffSlk: -318.4ps stdDelay: 36.4ps
[02/15 18:46:43   369s] nrCritNet: 1.99% ( 440 / 22123 ) cutoffSlk: -270.6ps stdDelay: 36.4ps
[02/15 18:46:43   369s] Iteration 10: Total net bbox = 8.402e+05 (4.13e+05 4.27e+05)
[02/15 18:46:43   369s]               Est.  stn bbox = 1.098e+06 (5.34e+05 5.64e+05)
[02/15 18:46:43   369s]               cpu = 0:00:13.0 real = 0:00:09.0 mem = 1846.3M
[02/15 18:46:47   387s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[02/15 18:46:47   387s] Congestion driven padding in post-place stage.
[02/15 18:46:47   387s] Congestion driven padding increases utilization from 0.850 to 0.851
[02/15 18:46:47   387s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1846.3M
[02/15 18:46:48   390s] Iteration 11: Total net bbox = 8.569e+05 (4.18e+05 4.39e+05)
[02/15 18:46:48   390s]               Est.  stn bbox = 1.109e+06 (5.38e+05 5.71e+05)
[02/15 18:46:48   390s]               cpu = 0:00:21.5 real = 0:00:05.0 mem = 1846.3M
[02/15 18:46:53   397s] nrCritNet: 4.98% ( 1101 / 22123 ) cutoffSlk: -273.9ps stdDelay: 36.4ps
[02/15 18:46:57   403s] nrCritNet: 1.93% ( 426 / 22123 ) cutoffSlk: -243.8ps stdDelay: 36.4ps
[02/15 18:46:57   403s] Iteration 12: Total net bbox = 8.767e+05 (4.28e+05 4.49e+05)
[02/15 18:46:57   403s]               Est.  stn bbox = 1.128e+06 (5.47e+05 5.81e+05)
[02/15 18:46:57   403s]               cpu = 0:00:12.9 real = 0:00:09.0 mem = 1846.3M
[02/15 18:47:05   441s] Iteration 13: Total net bbox = 8.996e+05 (4.39e+05 4.60e+05)
[02/15 18:47:05   441s]               Est.  stn bbox = 1.143e+06 (5.55e+05 5.88e+05)
[02/15 18:47:05   441s]               cpu = 0:00:37.6 real = 0:00:08.0 mem = 1846.3M
[02/15 18:47:05   441s] Iteration 14: Total net bbox = 8.996e+05 (4.39e+05 4.60e+05)
[02/15 18:47:05   441s]               Est.  stn bbox = 1.143e+06 (5.55e+05 5.88e+05)
[02/15 18:47:05   441s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1846.3M
[02/15 18:47:05   441s] *** cost = 8.996e+05 (4.39e+05 4.60e+05) (cpu for global=0:03:12) real=0:01:02***
[02/15 18:47:05   441s] Placement multithread real runtime: 0:01:02 with 8 threads.
[02/15 18:47:05   441s] Info: 41 clock gating cells identified, 41 (on average) moved
[02/15 18:47:06   441s] minimips
[02/15 18:47:06   442s] Core Placement runtime cpu: 0:02:30 real: 0:00:32.0
[02/15 18:47:06   442s] #spOpts: mergeVia=F 
[02/15 18:47:06   442s] Core basic site is core
[02/15 18:47:06   442s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/15 18:47:06   442s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
[02/15 18:47:06   442s] Type 'man IMPSP-270' for more detail.
[02/15 18:47:06   442s] *** Starting refinePlace (0:07:22 mem=1443.4M) ***
[02/15 18:47:06   442s] Total net length = 8.997e+05 (4.392e+05 4.605e+05) (ext = 2.055e+04)
[02/15 18:47:06   442s] # spcSbClkGt: 41
[02/15 18:47:06   442s] Starting refinePlace ...
[02/15 18:47:06   442s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/15 18:47:06   442s] default core: bins with density >  0.75 = 16.7 % ( 54 / 324 )
[02/15 18:47:06   442s] Density distribution unevenness ratio = 3.914%
[02/15 18:47:07   443s]   Spread Effort: high, pre-route mode, useDDP on.
[02/15 18:47:07   443s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:01.0, mem=1474.6MB) @(0:07:22 - 0:07:22).
[02/15 18:47:07   443s] Move report: preRPlace moves 21737 insts, mean move: 4.43 um, max move: 110.16 um
[02/15 18:47:07   443s] 	Max move on inst (U7_banc_registres_reg[7][13]): (249.61, 0.04) --> (359.73, 0.00)
[02/15 18:47:07   443s] 	Length: 17 sites, height: 1 rows, site name: core, cell type: DFRQX1
[02/15 18:47:07   443s] wireLenOptFixPriorityInst 0 inst fixed
[02/15 18:47:07   443s] tweakage running in 8 threads.
[02/15 18:47:07   443s] Placement tweakage begins.
[02/15 18:47:07   443s] wire length = 1.178e+06
[02/15 18:47:09   447s] wire length = 1.117e+06
[02/15 18:47:09   447s] Placement tweakage ends.
[02/15 18:47:09   447s] Move report: tweak moves 7469 insts, mean move: 9.90 um, max move: 63.46 um
[02/15 18:47:09   447s] 	Max move on inst (U7_banc_g29135): (242.55, 302.56) --> (203.49, 326.96)
[02/15 18:47:09   447s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:04.2, real=0:00:02.0, mem=1476.8MB) @(0:07:22 - 0:07:27).
[02/15 18:47:09   447s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g89940' (Cell INX20).
[02/15 18:47:09   447s] Type 'man IMPSP-2020' for more detail.
[02/15 18:47:09   447s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g79557' (Cell INX20).
[02/15 18:47:09   447s] Type 'man IMPSP-2020' for more detail.
[02/15 18:47:10   447s] Move report: legalization moves 3236 insts, mean move: 2.58 um, max move: 17.95 um
[02/15 18:47:10   447s] 	Max move on inst (U7_banc_g30027): (28.35, 73.20) --> (20.16, 82.96)
[02/15 18:47:10   447s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=1476.8MB) @(0:07:27 - 0:07:27).
[02/15 18:47:10   447s] **ERROR: (IMPSP-2021):	Could not legalize <2> instances in the design. Check warning message IMPSP-270, IMPSP-452 or IMPSP-2020 in log file for more details.
[02/15 18:47:10   447s] Type 'man IMPSP-2021' for more detail.
[02/15 18:47:10   447s] Move report: Detail placement moves 21737 insts, mean move: 6.69 um, max move: 110.16 um
[02/15 18:47:10   447s] 	Max move on inst (U7_banc_registres_reg[7][13]): (249.61, 0.04) --> (359.73, 0.00)
[02/15 18:47:10   447s] 	Runtime: CPU: 0:00:05.4 REAL: 0:00:04.0 MEM: 1476.8MB
[02/15 18:47:10   447s] Statistics of distance of Instance movement in refine placement:
[02/15 18:47:10   447s]   maximum (X+Y) =       110.16 um
[02/15 18:47:10   447s]   inst (U7_banc_registres_reg[7][13]) with max move: (249.609, 0.037) -> (359.73, 0)
[02/15 18:47:10   447s]   mean    (X+Y) =         6.69 um
[02/15 18:47:10   447s] Total instances flipped for WireLenOpt: 1351
[02/15 18:47:10   447s] Total instances moved : 21737
[02/15 18:47:10   447s] Summary Report:
[02/15 18:47:10   447s] Instances move: 21737 (out of 21737 movable)
[02/15 18:47:10   447s] Mean displacement: 6.69 um
[02/15 18:47:10   447s] Max displacement: 110.16 um (Instance: U7_banc_registres_reg[7][13]) (249.609, 0.037) -> (359.73, 0)
[02/15 18:47:10   447s] 	Length: 17 sites, height: 1 rows, site name: core, cell type: DFRQX1
[02/15 18:47:10   447s] Total net length = 9.117e+05 (4.518e+05 4.600e+05) (ext = 2.133e+04)
[02/15 18:47:10   447s] Runtime: CPU: 0:00:05.4 REAL: 0:00:04.0 MEM: 1476.8MB
[02/15 18:47:10   447s] [CPU] RefinePlace/total (cpu=0:00:05.4, real=0:00:04.0, mem=1476.8MB) @(0:07:22 - 0:07:27).
[02/15 18:47:10   447s] *** Finished refinePlace (0:07:27 mem=1476.8M) ***
[02/15 18:47:10   447s] Total net length = 9.227e+05 (4.603e+05 4.624e+05) (ext = 2.137e+04)
[02/15 18:47:10   447s] *** End of Placement (cpu=0:03:30, real=0:01:18, mem=1476.8M) ***
[02/15 18:47:10   447s] #spOpts: mergeVia=F 
[02/15 18:47:10   447s] Core basic site is core
[02/15 18:47:10   447s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/15 18:47:10   448s] default core: bins with density >  0.75 = 22.2 % ( 72 / 324 )
[02/15 18:47:10   448s] Density distribution unevenness ratio = 3.815%
[02/15 18:47:10   448s] *** Free Virtual Timing Model ...(mem=1476.8M)
[02/15 18:47:10   448s] Starting IO pin assignment...
[02/15 18:47:10   448s] The design is not routed. Using flight-line based method for pin assignment.
[02/15 18:47:10   448s] Completed IO pin assignment.
[02/15 18:47:10   448s] UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/15 18:47:10   448s] UM:                                                                   final
[02/15 18:47:10   448s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/15 18:47:10   448s] UM:                                                                   global_place
[02/15 18:47:10   448s] congRepair running 8 threads
[02/15 18:47:10   448s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[02/15 18:47:10   448s] Starting congestion repair ...
[02/15 18:47:10   448s] (I)       Reading DB...
[02/15 18:47:10   448s] (I)       congestionReportName   : 
[02/15 18:47:10   448s] [NR-eagl] buildTerm2TermWires    : 1
[02/15 18:47:10   448s] [NR-eagl] doTrackAssignment      : 1
[02/15 18:47:10   448s] (I)       dumpBookshelfFiles     : 0
[02/15 18:47:10   448s] [NR-eagl] numThreads             : 1
[02/15 18:47:10   448s] [NR-eagl] honorMsvRouteConstraint: false
[02/15 18:47:10   448s] (I)       honorPin               : false
[02/15 18:47:10   448s] (I)       honorPinGuide          : true
[02/15 18:47:10   448s] (I)       honorPartition         : false
[02/15 18:47:10   448s] (I)       allowPartitionCrossover: false
[02/15 18:47:10   448s] (I)       honorSingleEntry       : true
[02/15 18:47:10   448s] (I)       honorSingleEntryStrong : true
[02/15 18:47:10   448s] (I)       handleViaSpacingRule   : false
[02/15 18:47:10   448s] (I)       PDConstraint           : none
[02/15 18:47:10   448s] [NR-eagl] honorClockSpecNDR      : 0
[02/15 18:47:10   448s] (I)       routingEffortLevel     : 3
[02/15 18:47:10   448s] [NR-eagl] minRouteLayer          : 2
[02/15 18:47:10   448s] [NR-eagl] maxRouteLayer          : 2147483647
[02/15 18:47:10   448s] (I)       numRowsPerGCell        : 1
[02/15 18:47:10   448s] (I)       speedUpLargeDesign     : 0
[02/15 18:47:10   448s] (I)       speedUpBlkViolationClean: 0
[02/15 18:47:10   448s] (I)       autoGCellMerging       : 1
[02/15 18:47:10   448s] (I)       multiThreadingTA       : 0
[02/15 18:47:10   448s] (I)       punchThroughDistance   : -1
[02/15 18:47:10   448s] (I)       blockedPinEscape       : 0
[02/15 18:47:10   448s] (I)       blkAwareLayerSwitching : 0
[02/15 18:47:10   448s] (I)       betterClockWireModeling: 0
[02/15 18:47:10   448s] (I)       scenicBound            : 1.15
[02/15 18:47:10   448s] (I)       maxScenicToAvoidBlk    : 100.00
[02/15 18:47:10   448s] (I)       source-to-sink ratio   : 0.00
[02/15 18:47:10   448s] (I)       targetCongestionRatio  : 1.00
[02/15 18:47:10   448s] (I)       layerCongestionRatio   : 0.70
[02/15 18:47:10   448s] (I)       m1CongestionRatio      : 0.10
[02/15 18:47:10   448s] (I)       m2m3CongestionRatio    : 0.70
[02/15 18:47:10   448s] (I)       pinAccessEffort        : 0.10
[02/15 18:47:10   448s] (I)       localRouteEffort       : 1.00
[02/15 18:47:10   448s] (I)       numSitesBlockedByOneVia: 8.00
[02/15 18:47:10   448s] (I)       supplyScaleFactorH     : 1.00
[02/15 18:47:10   448s] (I)       supplyScaleFactorV     : 1.00
[02/15 18:47:10   448s] (I)       highlight3DOverflowFactor: 0.00
[02/15 18:47:10   448s] (I)       skipTrackCommand             : 
[02/15 18:47:10   448s] (I)       readTROption           : true
[02/15 18:47:10   448s] (I)       extraSpacingBothSide   : false
[02/15 18:47:10   448s] [NR-eagl] numTracksPerClockWire  : 0
[02/15 18:47:10   448s] (I)       routeSelectedNetsOnly  : false
[02/15 18:47:10   448s] (I)       before initializing RouteDB syMemory usage = 1476.8 MB
[02/15 18:47:10   448s] (I)       starting read tracks
[02/15 18:47:10   448s] (I)       build grid graph
[02/15 18:47:10   448s] (I)       build grid graph start
[02/15 18:47:10   448s] (I)       build grid graph end
[02/15 18:47:10   448s] [NR-eagl] Layer1 has no routable track
[02/15 18:47:10   448s] [NR-eagl] Layer2 has single uniform track structure
[02/15 18:47:10   448s] [NR-eagl] Layer3 has single uniform track structure
[02/15 18:47:10   448s] [NR-eagl] Layer4 has single uniform track structure
[02/15 18:47:10   448s] [NR-eagl] Layer5 has single uniform track structure
[02/15 18:47:10   448s] [NR-eagl] Layer6 has single uniform track structure
[02/15 18:47:10   448s] (I)       Layer1   numNetMinLayer=22123
[02/15 18:47:10   448s] (I)       Layer2   numNetMinLayer=0
[02/15 18:47:10   448s] (I)       Layer3   numNetMinLayer=0
[02/15 18:47:10   448s] (I)       Layer4   numNetMinLayer=0
[02/15 18:47:10   448s] (I)       Layer5   numNetMinLayer=0
[02/15 18:47:10   448s] (I)       Layer6   numNetMinLayer=0
[02/15 18:47:10   448s] [NR-eagl] numViaLayers=5
[02/15 18:47:10   448s] (I)       end build via table
[02/15 18:47:10   448s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5916 numBumpBlks=0 numBoundaryFakeBlks=0
[02/15 18:47:10   448s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[02/15 18:47:10   448s] (I)       num ignored nets =0
[02/15 18:47:10   448s] (I)       readDataFromPlaceDB
[02/15 18:47:10   448s] (I)       Read net information..
[02/15 18:47:10   448s] [NR-eagl] Read numTotalNets=22123  numIgnoredNets=0
[02/15 18:47:10   448s] (I)       Read testcase time = 0.010 seconds
[02/15 18:47:10   448s] 
[02/15 18:47:10   448s] (I)       totalGlobalPin=68533, totalPins=72009
[02/15 18:47:10   448s] (I)       Model blockage into capacity
[02/15 18:47:10   448s] (I)       Read numBlocks=5916  numPreroutedWires=0  numCapScreens=0
[02/15 18:47:11   448s] (I)       blocked area on Layer1 : 0  (0.00%)
[02/15 18:47:11   448s] (I)       blocked area on Layer2 : 86233932000  (12.29%)
[02/15 18:47:11   448s] (I)       blocked area on Layer3 : 0  (0.00%)
[02/15 18:47:11   448s] (I)       blocked area on Layer4 : 0  (0.00%)
[02/15 18:47:11   448s] (I)       blocked area on Layer5 : 0  (0.00%)
[02/15 18:47:11   448s] (I)       blocked area on Layer6 : 0  (0.00%)
[02/15 18:47:11   448s] (I)       Modeling time = 0.010 seconds
[02/15 18:47:11   448s] 
[02/15 18:47:11   448s] [NR-eagl] There are 42 clock nets ( 0 with NDR ).
[02/15 18:47:11   448s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1480.4 MB
[02/15 18:47:11   448s] (I)       Layer1  viaCost=200.00
[02/15 18:47:11   448s] (I)       Layer2  viaCost=100.00
[02/15 18:47:11   448s] (I)       Layer3  viaCost=100.00
[02/15 18:47:11   448s] (I)       Layer4  viaCost=100.00
[02/15 18:47:11   448s] (I)       Layer5  viaCost=200.00
[02/15 18:47:11   448s] (I)       ---------------------Grid Graph Info--------------------
[02/15 18:47:11   448s] (I)       routing area        :  (0, 0) - (841110, 834480)
[02/15 18:47:11   448s] (I)       core area           :  (0, 0) - (841110, 834480)
[02/15 18:47:11   448s] (I)       Site Width          :   630  (dbu)
[02/15 18:47:11   448s] (I)       Row Height          :  4880  (dbu)
[02/15 18:47:11   448s] (I)       GCell Width         :  4880  (dbu)
[02/15 18:47:11   448s] (I)       GCell Height        :  4880  (dbu)
[02/15 18:47:11   448s] (I)       grid                :   173   171     6
[02/15 18:47:11   448s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[02/15 18:47:11   448s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[02/15 18:47:11   448s] (I)       Default wire width  :   230   280   280   280   280   440
[02/15 18:47:11   448s] (I)       Default wire space  :   230   280   280   280   280   460
[02/15 18:47:11   448s] (I)       Default pitch size  :   460   630   610   630   610  1260
[02/15 18:47:11   448s] (I)       First Track Coord   :     0   315   610   315   610  1575
[02/15 18:47:11   448s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[02/15 18:47:11   448s] (I)       Total num of tracks :     0  1335  1367  1335  1367   667
[02/15 18:47:11   448s] (I)       Num of masks        :     1     1     1     1     1     1
[02/15 18:47:11   448s] (I)       --------------------------------------------------------
[02/15 18:47:11   448s] 
[02/15 18:47:11   448s] (I)       After initializing earlyGlobalRoute syMemory usage = 1480.4 MB
[02/15 18:47:11   448s] (I)       Loading and dumping file time : 0.20 seconds
[02/15 18:47:11   448s] (I)       ============= Initialization =============
[02/15 18:47:11   448s] [NR-eagl] EstWL : 222357
[02/15 18:47:11   448s] 
[02/15 18:47:11   448s] (I)       total 2D Cap : 1018472 = (472982 H, 545490 V)
[02/15 18:47:11   448s] (I)       botLay=Layer1  topLay=Layer6  numSeg=47256
[02/15 18:47:11   448s] (I)       ============  Phase 1a Route ============
[02/15 18:47:11   448s] (I)       Phase 1a runs 0.06 seconds
[02/15 18:47:11   448s] [NR-eagl] Usage: 222357 = (111423 H, 110934 V) = (23.56% H, 23.45% V) = (5.437e+05um H, 5.414e+05um V)
[02/15 18:47:11   448s] [NR-eagl] 
[02/15 18:47:11   448s] (I)       ============  Phase 1b Route ============
[02/15 18:47:11   448s] [NR-eagl] Usage: 222357 = (111423 H, 110934 V) = (23.56% H, 23.45% V) = (5.437e+05um H, 5.414e+05um V)
[02/15 18:47:11   448s] [NR-eagl] 
[02/15 18:47:11   448s] (I)       ============  Phase 1c Route ============
[02/15 18:47:11   448s] [NR-eagl] earlyGlobalRoute overflow: 0.02% H + 0.10% V
[02/15 18:47:11   448s] 
[02/15 18:47:11   448s] [NR-eagl] Usage: 222357 = (111423 H, 110934 V) = (23.56% H, 23.45% V) = (5.437e+05um H, 5.414e+05um V)
[02/15 18:47:11   448s] [NR-eagl] 
[02/15 18:47:11   448s] (I)       ============  Phase 1d Route ============
[02/15 18:47:11   448s] [NR-eagl] Usage: 222357 = (111423 H, 110934 V) = (23.56% H, 23.45% V) = (5.437e+05um H, 5.414e+05um V)
[02/15 18:47:11   448s] [NR-eagl] 
[02/15 18:47:11   448s] (I)       ============  Phase 1e Route ============
[02/15 18:47:11   448s] (I)       Phase 1e runs 0.00 seconds
[02/15 18:47:11   448s] [NR-eagl] Usage: 222357 = (111423 H, 110934 V) = (23.56% H, 23.45% V) = (5.437e+05um H, 5.414e+05um V)
[02/15 18:47:11   448s] [NR-eagl] 
[02/15 18:47:11   448s] (I)       [02/15 18:47:11   448s] [NR-eagl] earlyGlobalRoute overflow: 0.02% H + 0.10% V
[02/15 18:47:11   448s] 
============  Phase 1l Route ============
[02/15 18:47:11   448s] (I)       dpBasedLA: time=0.07  totalOF=2799460  totalVia=148775  totalWL=222353  total(Via+WL)=371128 
[02/15 18:47:11   448s] (I)       Total Global Routing Runtime: 0.22 seconds
[02/15 18:47:11   448s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.04% V
[02/15 18:47:11   448s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.05% V
[02/15 18:47:11   448s] 
[02/15 18:47:11   448s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[02/15 18:47:11   448s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/15 18:47:11   448s] 
[02/15 18:47:11   448s] ** np local hotspot detection info verbose **
[02/15 18:47:11   448s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[02/15 18:47:11   448s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[02/15 18:47:11   448s] 
[02/15 18:47:11   448s] describeCongestion: hCong = 0.00 vCong = 0.00
[02/15 18:47:11   448s] Skipped repairing congestion.
[02/15 18:47:11   448s] (I)       ============= track Assignment ============
[02/15 18:47:11   448s] (I)       extract Global 3D Wires
[02/15 18:47:11   448s] (I)       Extract Global WL : time=0.01
[02/15 18:47:11   448s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[02/15 18:47:11   448s] (I)       track assignment initialization runtime=2384 millisecond
[02/15 18:47:11   448s] (I)       #threads=1 for track assignment
[02/15 18:47:11   449s] (I)       track assignment kernel runtime=398282 millisecond
[02/15 18:47:11   449s] (I)       End Greedy Track Assignment
[02/15 18:47:11   449s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 71939
[02/15 18:47:11   449s] [NR-eagl] Layer2(MET2)(V) length: 2.564055e+05um, number of vias: 92440
[02/15 18:47:11   449s] [NR-eagl] Layer3(MET3)(H) length: 3.806878e+05um, number of vias: 15845
[02/15 18:47:11   449s] [NR-eagl] Layer4(MET4)(V) length: 2.579926e+05um, number of vias: 6896
[02/15 18:47:11   449s] [NR-eagl] Layer5(MET5)(H) length: 1.752934e+05um, number of vias: 963
[02/15 18:47:11   449s] [NR-eagl] Layer6(METTP)(V) length: 4.932642e+04um, number of vias: 0
[02/15 18:47:11   449s] [NR-eagl] Total length: 1.119706e+06um, number of vias: 188083
[02/15 18:47:11   449s] End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
[02/15 18:47:11   449s] *** Finishing place_design default flow ***
[02/15 18:47:11   449s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[02/15 18:47:11   449s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[02/15 18:47:11   449s] ***** Total cpu  0:3:41
[02/15 18:47:11   449s] ***** Total real time  0:1:24
[02/15 18:47:11   449s] **place_design ... cpu = 0: 3:41, real = 0: 1:24, mem = 1436.0M **
[02/15 18:47:11   449s] 
[02/15 18:47:11   449s] *** Summary of all messages that are not suppressed in this session:
[02/15 18:47:11   449s] Severity  ID               Count  Summary                                  
[02/15 18:47:11   449s] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[02/15 18:47:11   449s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[02/15 18:47:11   449s] WARNING   IMPSP-270            1  Cannot find a legal location for MASTER ...
[02/15 18:47:11   449s] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[02/15 18:47:11   449s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[02/15 18:47:11   449s] ERROR     IMPSP-2021           1  Could not legalize <%d> instances in the...
[02/15 18:47:11   449s] WARNING   IMPSP-2020           2  Cannot find a legal location for instanc...
[02/15 18:47:11   449s] *** Message Summary: 6 warning(s), 3 error(s)
[02/15 18:47:11   449s] 
[02/15 18:47:11   449s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/15 18:47:11   449s] UM:                                                                   final
[02/15 18:47:12   449s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[02/15 18:47:12   449s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/15 18:47:12   449s] UM:        418.16           1003                                      place_design
[02/15 18:47:12   449s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[02/15 18:47:12   449s] Successfully spread [19] pins.
[02/15 18:47:12   449s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1436.0M).
[02/15 18:47:12   449s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[02/15 18:47:12   449s] Successfully spread [17] pins.
[02/15 18:47:12   449s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1436.0M).
[02/15 18:47:12   449s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[02/15 18:47:12   449s] Successfully spread [18] pins.
[02/15 18:47:12   449s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1436.0M).
[02/15 18:47:12   449s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[02/15 18:47:12   449s] Successfully spread [16] pins.
[02/15 18:47:12   449s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1436.0M).
[02/15 18:47:12   449s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[02/15 18:47:12   449s] (ccopt_design): create_ccopt_clock_tree_spec
[02/15 18:47:12   449s] Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
[02/15 18:47:12   449s] cts_extract_clock_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[02/15 18:47:13   451s] Analyzing clock structure... [02/15 18:47:13   451s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[02/15 18:47:13   451s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[02/15 18:47:13   451s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[02/15 18:47:13   451s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[02/15 18:47:13   451s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[02/15 18:47:13   451s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[02/15 18:47:13   451s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[02/15 18:47:13   451s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[02/15 18:47:13   451s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[02/15 18:47:13   451s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch

[02/15 18:47:13   451s] Analyzing clock structure done.
[02/15 18:47:13   451s] Extracting original clock gating for clock... 
[02/15 18:47:13   451s]   clock_tree clock contains 1723 sinks and 0 clock gates.
[02/15 18:47:13   451s]   Extraction for clock complete.
[02/15 18:47:13   451s] Extracting original clock gating for clock done.
[02/15 18:47:13   451s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[02/15 18:47:13   451s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[02/15 18:47:13   451s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[02/15 18:47:13   451s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[02/15 18:47:13   451s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[02/15 18:47:13   451s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[02/15 18:47:13   451s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[02/15 18:47:13   451s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[02/15 18:47:13   451s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[02/15 18:47:13   451s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[02/15 18:47:13   451s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[02/15 18:47:13   451s] Checking clock tree convergence... 
[02/15 18:47:13   451s] Checking clock tree convergence done.
[02/15 18:47:13   451s] Preferred extra space for top nets is 0
[02/15 18:47:13   451s] Preferred extra space for trunk nets is 1
[02/15 18:47:13   451s] Preferred extra space for leaf nets is 1
[02/15 18:47:13   451s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property cts_change_fences_to_guides has been set to false.
[02/15 18:47:13   451s] Set place::cacheFPlanSiteMark to 1
[02/15 18:47:13   451s] #spOpts: no_cmu 
[02/15 18:47:13   451s] Core basic site is core
[02/15 18:47:13   451s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/15 18:47:14   451s] Begin checking placement ... (start mem=1456.0M, init mem=1456.0M)
[02/15 18:47:14   451s] Overlapping with other instance:	4
[02/15 18:47:14   451s] Orientation Violation:	1
[02/15 18:47:14   451s] *info: Placed = 29090          (Fixed = 7353)
[02/15 18:47:14   451s] *info: Unplaced = 0           
[02/15 18:47:14   451s] Placement Density:68.93%(468179/679233)
[02/15 18:47:14   451s] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=1456.0M)
[02/15 18:47:14   451s] **WARN: (IMPCCOPT-2030):	Found placement violations. Run check_place for more details.
[02/15 18:47:14   451s] Validating CTS configuration... 
[02/15 18:47:14   451s]   Non-default CCOpt properties:
[02/15 18:47:14   451s]   preferred_extra_space is set for at least one key
[02/15 18:47:14   451s]   route_type is set for at least one key
[02/15 18:47:14   451s]   source_output_max_trans is set for at least one key
[02/15 18:47:14   451s] setPlaceMode -reorderScan false
[02/15 18:47:14   451s] Core basic site is core
[02/15 18:47:14   451s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/15 18:47:14   451s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
[02/15 18:47:14   451s] Type 'man IMPSP-270' for more detail.
[02/15 18:47:14   451s]   Route type trimming info:
[02/15 18:47:14   451s]     No route type modifications were made.
[02/15 18:47:14   451s]   Clock tree balancer configuration for clock_tree clock:
[02/15 18:47:14   451s]   Non-default CCOpt properties for clock tree clock:
[02/15 18:47:14   451s]     route_type (leaf): default_route_type_leaf (default: default)
[02/15 18:47:14   451s]     route_type (trunk): default_route_type_nonleaf (default: default)
[02/15 18:47:14   451s]     route_type (top): default_route_type_nonleaf (default: default)
[02/15 18:47:14   451s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[02/15 18:47:14   451s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[02/15 18:47:14   451s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[02/15 18:47:14   451s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[02/15 18:47:14   451s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[02/15 18:47:14   451s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[02/15 18:47:14   451s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[02/15 18:47:14   451s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[02/15 18:47:14   451s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[02/15 18:47:14   451s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[02/15 18:47:14   451s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[02/15 18:47:14   451s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[02/15 18:47:14   451s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[02/15 18:47:14   451s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[02/15 18:47:14   451s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[02/15 18:47:14   451s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[02/15 18:47:14   451s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[02/15 18:47:14   451s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[02/15 18:47:14   451s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[02/15 18:47:14   451s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[02/15 18:47:14   451s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[02/15 18:47:14   451s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[02/15 18:47:14   451s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[02/15 18:47:14   451s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[02/15 18:47:14   451s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[02/15 18:47:14   451s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[02/15 18:47:14   451s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[02/15 18:47:14   451s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[02/15 18:47:14   451s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[02/15 18:47:14   451s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[02/15 18:47:14   451s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[02/15 18:47:14   451s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[02/15 18:47:14   451s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[02/15 18:47:14   451s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[02/15 18:47:14   451s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[02/15 18:47:14   451s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[02/15 18:47:14   451s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[02/15 18:47:14   451s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[02/15 18:47:14   451s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[02/15 18:47:14   451s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[02/15 18:47:14   451s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[02/15 18:47:14   451s] **WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clock. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
[02/15 18:47:14   451s]   For power_domain auto-default and effective power_domain auto-default:
[02/15 18:47:14   451s]     Buffers:     BUX16 BUX12 BUX8 BUX6 BUX4 BUX3 BUX2 BUX1 BUX0 
[02/15 18:47:14   451s]     Inverters:   INX16 INX12 INCX20 INX8 INCX16 INCX12 INX6 INX4 INX3 INX2 INX1 INX0 
[02/15 18:47:14   451s]     Clock gates: 
[02/15 18:47:14   451s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 697031.921um^2
[02/15 18:47:14   451s]   Top Routing info:
[02/15 18:47:14   451s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/15 18:47:14   451s]     Unshielded; Mask Constraint: 0.
[02/15 18:47:14   451s]   Trunk Routing info:
[02/15 18:47:14   451s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/15 18:47:14   451s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[02/15 18:47:14   451s]   Leaf Routing info:
[02/15 18:47:14   451s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[02/15 18:47:14   451s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[02/15 18:47:14   452s] Updating RC grid for preRoute extraction ...
[02/15 18:47:14   452s] Initializing multi-corner capacitance tables ... 
[02/15 18:47:14   452s] Initializing multi-corner resistance tables ...
[02/15 18:47:15   453s]   For timing_corner default_emulate_delay_corner:setup, late:
[02/15 18:47:15   453s]     Slew time target (leaf):    0.373ns
[02/15 18:47:15   453s]     Slew time target (trunk):   0.373ns
[02/15 18:47:15   453s]     Slew time target (top):     0.373ns
[02/15 18:47:15   453s]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.105ns
[02/15 18:47:15   453s]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 2392.578um
[02/15 18:47:15   453s]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[02/15 18:47:16   453s]     Buffer    : {lib_cell:BUX16, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=2360.432um, maxSlew=0.325ns, speed=8181.740um per ns, cellArea=35.167um^2 per 1000um}
[02/15 18:47:17   454s]     Inverter  : {lib_cell:INX8, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=1544.682um, maxSlew=0.250ns, speed=8229.526um per ns, cellArea=19.903um^2 per 1000um}
[02/15 18:47:17   454s] **WARN: (IMPCCOPT-1041):	The cts_source_output_max_transition_time is set for clock_tree clock, but cts_source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.495.
[02/15 18:47:17   454s] Type 'man IMPCCOPT-1041' for more detail.
[02/15 18:47:17   454s]   Clock tree balancer configuration for skew_group clock/default_emulate_constraint_mode:
[02/15 18:47:17   454s]     Sources:                     pin clock
[02/15 18:47:17   454s]     Total number of sinks:       1723
[02/15 18:47:17   454s]     Delay constrained sinks:     1723
[02/15 18:47:17   454s]     Non-leaf sinks:              0
[02/15 18:47:17   454s]     Ignore pins:                 0
[02/15 18:47:17   454s]    Timing corner default_emulate_delay_corner:setup.late:
[02/15 18:47:17   454s]     Skew target:                 0.105ns
[02/15 18:47:17   454s]   
[02/15 18:47:17   454s]   Via Selection for Estimated Routes (rule default):
[02/15 18:47:17   454s]   
[02/15 18:47:17   454s]   --------------------------------------------------------------
[02/15 18:47:17   454s]   Layer    Via Cell      Res.     Cap.     RC       Top of Stack
[02/15 18:47:17   454s]   Range                  (Ohm)    (fF)     (fs)     Only
[02/15 18:47:17   454s]   --------------------------------------------------------------
[02/15 18:47:17   454s]   M1-M2    VIA1_Y        5.962    0.046    0.272    false
[02/15 18:47:17   454s]   M2-M3    VIA2_small    5.962    0.038    0.228    false
[02/15 18:47:17   454s]   M2-M3    VIA2_south    5.962    0.069    0.410    true
[02/15 18:47:17   454s]   M3-M4    VIA3_small    5.962    0.038    0.228    false
[02/15 18:47:17   454s]   M3-M4    VIA3_west     5.962    0.069    0.410    true
[02/15 18:47:17   454s]   M4-M5    VIA4_small    5.962    0.038    0.226    false
[02/15 18:47:17   454s]   M4-M5    VIA4_south    5.962    0.068    0.407    true
[02/15 18:47:17   454s]   M5-M6    VIATP_X       1.987    0.069    0.137    false
[02/15 18:47:17   454s]   --------------------------------------------------------------
[02/15 18:47:17   454s]   
[02/15 18:47:17   454s] Validating CTS configuration done.
[02/15 18:47:17   454s] Innovus will update I/O latencies
[02/15 18:47:17   454s] All good
[02/15 18:47:17   454s] Executing ccopt post-processing.
[02/15 18:47:17   454s] Synthesizing clock trees with CCOpt...
[02/15 18:47:17   454s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/15 18:47:17   454s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[02/15 18:47:17   454s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[02/15 18:47:17   454s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[02/15 18:47:17   454s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[02/15 18:47:17   454s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[02/15 18:47:17   454s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[02/15 18:47:17   454s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[02/15 18:47:17   454s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[02/15 18:47:17   454s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[02/15 18:47:17   454s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[02/15 18:47:17   454s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[02/15 18:47:17   454s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[02/15 18:47:17   454s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[02/15 18:47:17   454s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[02/15 18:47:17   454s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[02/15 18:47:17   454s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[02/15 18:47:17   454s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[02/15 18:47:17   454s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[02/15 18:47:17   454s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[02/15 18:47:17   454s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[02/15 18:47:17   454s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[02/15 18:47:17   454s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[02/15 18:47:17   454s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[02/15 18:47:17   454s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[02/15 18:47:17   454s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[02/15 18:47:17   454s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[02/15 18:47:17   454s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[02/15 18:47:17   454s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[02/15 18:47:17   454s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[02/15 18:47:17   455s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[02/15 18:47:17   455s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[02/15 18:47:17   455s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[02/15 18:47:17   455s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[02/15 18:47:17   455s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[02/15 18:47:17   455s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[02/15 18:47:17   455s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[02/15 18:47:17   455s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[02/15 18:47:17   455s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[02/15 18:47:17   455s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[02/15 18:47:17   455s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[02/15 18:47:17   455s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[02/15 18:47:17   455s] [NR-eagl] Started earlyGlobalRoute kernel
[02/15 18:47:17   455s] [NR-eagl] Initial Peak syMemory usage = 1531.1 MB
[02/15 18:47:17   455s] (I)       Reading DB...
[02/15 18:47:17   455s] (I)       congestionReportName   : 
[02/15 18:47:17   455s] [NR-eagl] buildTerm2TermWires    : 1
[02/15 18:47:17   455s] [NR-eagl] doTrackAssignment      : 1
[02/15 18:47:17   455s] (I)       dumpBookshelfFiles     : 0
[02/15 18:47:17   455s] [NR-eagl] numThreads             : 1
[02/15 18:47:17   455s] [NR-eagl] honorMsvRouteConstraint: false
[02/15 18:47:17   455s] (I)       honorPin               : false
[02/15 18:47:17   455s] (I)       honorPinGuide          : true
[02/15 18:47:17   455s] (I)       honorPartition         : false
[02/15 18:47:17   455s] (I)       allowPartitionCrossover: false
[02/15 18:47:17   455s] (I)       honorSingleEntry       : true
[02/15 18:47:17   455s] (I)       honorSingleEntryStrong : true
[02/15 18:47:17   455s] (I)       handleViaSpacingRule   : false
[02/15 18:47:17   455s] (I)       PDConstraint           : none
[02/15 18:47:17   455s] [NR-eagl] honorClockSpecNDR      : 0
[02/15 18:47:17   455s] (I)       routingEffortLevel     : 3
[02/15 18:47:17   455s] [NR-eagl] minRouteLayer          : 2
[02/15 18:47:17   455s] [NR-eagl] maxRouteLayer          : 2147483647
[02/15 18:47:17   455s] (I)       numRowsPerGCell        : 1
[02/15 18:47:17   455s] (I)       speedUpLargeDesign     : 0
[02/15 18:47:17   455s] (I)       speedUpBlkViolationClean: 0
[02/15 18:47:17   455s] (I)       autoGCellMerging       : 1
[02/15 18:47:17   455s] (I)       multiThreadingTA       : 0
[02/15 18:47:17   455s] (I)       punchThroughDistance   : -1
[02/15 18:47:17   455s] (I)       blockedPinEscape       : 0
[02/15 18:47:17   455s] (I)       blkAwareLayerSwitching : 0
[02/15 18:47:17   455s] (I)       betterClockWireModeling: 0
[02/15 18:47:17   455s] (I)       scenicBound            : 1.15
[02/15 18:47:17   455s] (I)       maxScenicToAvoidBlk    : 100.00
[02/15 18:47:17   455s] (I)       source-to-sink ratio   : 0.00
[02/15 18:47:17   455s] (I)       targetCongestionRatio  : 1.00
[02/15 18:47:17   455s] (I)       layerCongestionRatio   : 0.70
[02/15 18:47:17   455s] (I)       m1CongestionRatio      : 0.10
[02/15 18:47:17   455s] (I)       m2m3CongestionRatio    : 0.70
[02/15 18:47:17   455s] (I)       pinAccessEffort        : 0.10
[02/15 18:47:17   455s] (I)       localRouteEffort       : 1.00
[02/15 18:47:17   455s] (I)       numSitesBlockedByOneVia: 8.00
[02/15 18:47:17   455s] (I)       supplyScaleFactorH     : 1.00
[02/15 18:47:17   455s] (I)       supplyScaleFactorV     : 1.00
[02/15 18:47:17   455s] (I)       highlight3DOverflowFactor: 0.00
[02/15 18:47:17   455s] (I)       skipTrackCommand             : 
[02/15 18:47:17   455s] (I)       readTROption           : true
[02/15 18:47:17   455s] (I)       extraSpacingBothSide   : false
[02/15 18:47:17   455s] [NR-eagl] numTracksPerClockWire  : 0
[02/15 18:47:17   455s] (I)       routeSelectedNetsOnly  : false
[02/15 18:47:17   455s] (I)       before initializing RouteDB syMemory usage = 1531.1 MB
[02/15 18:47:17   455s] (I)       starting read tracks
[02/15 18:47:17   455s] (I)       build grid graph
[02/15 18:47:17   455s] (I)       build grid graph start
[02/15 18:47:17   455s] (I)       build grid graph end
[02/15 18:47:17   455s] [NR-eagl] Layer1 has no routable track
[02/15 18:47:17   455s] [NR-eagl] Layer2 has single uniform track structure
[02/15 18:47:17   455s] [NR-eagl] Layer3 has single uniform track structure
[02/15 18:47:17   455s] [NR-eagl] Layer4 has single uniform track structure
[02/15 18:47:17   455s] [NR-eagl] Layer5 has single uniform track structure
[02/15 18:47:17   455s] [NR-eagl] Layer6 has single uniform track structure
[02/15 18:47:17   455s] (I)       Layer1   numNetMinLayer=22123
[02/15 18:47:17   455s] (I)       Layer2   numNetMinLayer=0
[02/15 18:47:17   455s] (I)       Layer3   numNetMinLayer=0
[02/15 18:47:17   455s] (I)       Layer4   numNetMinLayer=0
[02/15 18:47:17   455s] (I)       Layer5   numNetMinLayer=0
[02/15 18:47:17   455s] (I)       Layer6   numNetMinLayer=0
[02/15 18:47:17   455s] [NR-eagl] numViaLayers=5
[02/15 18:47:17   455s] (I)       end build via table
[02/15 18:47:17   455s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5916 numBumpBlks=0 numBoundaryFakeBlks=0
[02/15 18:47:17   455s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[02/15 18:47:17   455s] (I)       num ignored nets =0
[02/15 18:47:17   455s] (I)       readDataFromPlaceDB
[02/15 18:47:17   455s] (I)       Read net information..
[02/15 18:47:17   455s] [NR-eagl] Read numTotalNets=22123  numIgnoredNets=0
[02/15 18:47:17   455s] (I)       Read testcase time = 0.010 seconds
[02/15 18:47:17   455s] 
[02/15 18:47:17   455s] (I)       totalGlobalPin=68558, totalPins=72009
[02/15 18:47:17   455s] (I)       Model blockage into capacity
[02/15 18:47:17   455s] (I)       Read numBlocks=5916  numPreroutedWires=0  numCapScreens=0
[02/15 18:47:17   455s] (I)       blocked area on Layer1 : 0  (0.00%)
[02/15 18:47:17   455s] (I)       blocked area on Layer2 : 86233932000  (12.29%)
[02/15 18:47:17   455s] (I)       blocked area on Layer3 : 0  (0.00%)
[02/15 18:47:17   455s] (I)       blocked area on Layer4 : 0  (0.00%)
[02/15 18:47:17   455s] (I)       blocked area on Layer5 : 0  (0.00%)
[02/15 18:47:17   455s] (I)       blocked area on Layer6 : 0  (0.00%)
[02/15 18:47:17   455s] (I)       Modeling time = 0.010 seconds
[02/15 18:47:17   455s] 
[02/15 18:47:17   455s] [NR-eagl] There are 42 clock nets ( 0 with NDR ).
[02/15 18:47:17   455s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1531.1 MB
[02/15 18:47:17   455s] (I)       Layer1  viaCost=200.00
[02/15 18:47:17   455s] (I)       Layer2  viaCost=100.00
[02/15 18:47:17   455s] (I)       Layer3  viaCost=100.00
[02/15 18:47:17   455s] (I)       Layer4  viaCost=100.00
[02/15 18:47:17   455s] (I)       Layer5  viaCost=200.00
[02/15 18:47:17   455s] (I)       ---------------------Grid Graph Info--------------------
[02/15 18:47:17   455s] (I)       routing area        :  (0, 0) - (841110, 834480)
[02/15 18:47:17   455s] (I)       core area           :  (0, 0) - (841110, 834480)
[02/15 18:47:17   455s] (I)       Site Width          :   630  (dbu)
[02/15 18:47:17   455s] (I)       Row Height          :  4880  (dbu)
[02/15 18:47:17   455s] (I)       GCell Width         :  4880  (dbu)
[02/15 18:47:17   455s] (I)       GCell Height        :  4880  (dbu)
[02/15 18:47:17   455s] (I)       grid                :   173   171     6
[02/15 18:47:17   455s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[02/15 18:47:17   455s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[02/15 18:47:17   455s] (I)       Default wire width  :   230   280   280   280   280   440
[02/15 18:47:17   455s] (I)       Default wire space  :   230   280   280   280   280   460
[02/15 18:47:17   455s] (I)       Default pitch size  :   460   630   610   630   610  1260
[02/15 18:47:17   455s] (I)       First Track Coord   :     0   315   610   315   610  1575
[02/15 18:47:17   455s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[02/15 18:47:17   455s] (I)       Total num of tracks :     0  1335  1367  1335  1367   667
[02/15 18:47:17   455s] (I)       Num of masks        :     1     1     1     1     1     1
[02/15 18:47:17   455s] (I)       --------------------------------------------------------
[02/15 18:47:17   455s] 
[02/15 18:47:17   455s] (I)       After initializing earlyGlobalRoute syMemory usage = 1531.1 MB
[02/15 18:47:17   455s] (I)       Loading and dumping file time : 0.20 seconds
[02/15 18:47:17   455s] (I)       ============= Initialization =============
[02/15 18:47:17   455s] [NR-eagl] EstWL : 229434
[02/15 18:47:17   455s] 
[02/15 18:47:17   455s] (I)       total 2D Cap : 1018472 = (472982 H, 545490 V)
[02/15 18:47:17   455s] (I)       botLay=Layer1  topLay=Layer6  numSeg=47274
[02/15 18:47:17   455s] (I)       ============  Phase 1a Route ============
[02/15 18:47:17   455s] (I)       Phase 1a runs 0.06 seconds
[02/15 18:47:17   455s] [NR-eagl] Usage: 229434 = (115237 H, 114197 V) = (24.36% H, 24.14% V) = (5.624e+05um H, 5.573e+05um V)
[02/15 18:47:17   455s] [NR-eagl] 
[02/15 18:47:17   455s] (I)       ============  Phase 1b Route ============
[02/15 18:47:17   455s] [NR-eagl] Usage: 229434 = (115237 H, 114197 V) = (24.36% H, 24.14% V) = (5.624e+05um H, 5.573e+05um V)
[02/15 18:47:17   455s] [NR-eagl] 
[02/15 18:47:17   455s] (I)       ============  Phase 1c Route ============
[02/15 18:47:17   455s] [NR-eagl] earlyGlobalRoute overflow: 0.05% H + 0.10% V
[02/15 18:47:17   455s] 
[02/15 18:47:17   455s] [NR-eagl] Usage: 229434 = (115237 H, 114197 V) = (24.36% H, 24.14% V) = (5.624e+05um H, 5.573e+05um V)
[02/15 18:47:17   455s] [NR-eagl] 
[02/15 18:47:17   455s] (I)       ============  Phase 1d Route ============
[02/15 18:47:17   455s] [NR-eagl] Usage: 229434 = (115237 H, 114197 V) = (24.36% H, 24.14% V) = (5.624e+05um H, 5.573e+05um V)
[02/15 18:47:17   455s] [NR-eagl] 
[02/15 18:47:17   455s] (I)       ============  Phase 1e Route ============
[02/15 18:47:17   455s] (I)       Phase 1e runs 0.00 seconds
[02/15 18:47:17   455s] [NR-eagl] Usage: 229434 = (115237 H, 114197 V) = (24.36% H, 24.14% V) = (5.624e+05um H, 5.573e+05um V)
[02/15 18:47:17   455s] [NR-eagl] 
[02/15 18:47:17   455s] (I)       ============  Phase 1l Route ============
[02/15 18:47:17   455s] [NR-eagl] earlyGlobalRoute overflow: 0.05% H + 0.10% V
[02/15 18:47:17   455s] 
[02/15 18:47:17   455s] (I)       dpBasedLA: time=0.06  totalOF=2786143  totalVia=148879  totalWL=229430  total(Via+WL)=378309 
[02/15 18:47:17   455s] (I)       Total Global Routing Runtime: 0.22 seconds
[02/15 18:47:17   455s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.04% V
[02/15 18:47:17   455s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.05% V
[02/15 18:47:17   455s] 
[02/15 18:47:17   455s] (I)       ============= track Assignment ============
[02/15 18:47:17   455s] (I)       extract Global 3D Wires
[02/15 18:47:17   455s] (I)       Extract Global WL : time=0.01
[02/15 18:47:17   455s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[02/15 18:47:17   455s] (I)       track assignment initialization runtime=2941 millisecond
[02/15 18:47:17   455s] (I)       #threads=1 for track assignment
[02/15 18:47:18   455s] (I)       track assignment kernel runtime=366907 millisecond
[02/15 18:47:18   455s] (I)       End Greedy Track Assignment
[02/15 18:47:18   456s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 71939
[02/15 18:47:18   456s] [NR-eagl] Layer2(MET2)(V) length: 2.561722e+05um, number of vias: 92361
[02/15 18:47:18   456s] [NR-eagl] Layer3(MET3)(H) length: 3.844500e+05um, number of vias: 15876
[02/15 18:47:18   456s] [NR-eagl] Layer4(MET4)(V) length: 2.648596e+05um, number of vias: 6964
[02/15 18:47:18   456s] [NR-eagl] Layer5(MET5)(H) length: 1.902964e+05um, number of vias: 968
[02/15 18:47:18   456s] [NR-eagl] Layer6(METTP)(V) length: 5.874970e+04um, number of vias: 0
[02/15 18:47:18   456s] [NR-eagl] Total length: 1.154528e+06um, number of vias: 188108
[02/15 18:47:18   456s] [NR-eagl] End Peak syMemory usage = 1469.4 MB
[02/15 18:47:18   456s] [NR-eagl] Early Global Router Kernel+IO runtime : 1.01 seconds
[02/15 18:47:18   456s] setPlaceMode -reorderScan false
[02/15 18:47:18   456s] Core basic site is core
[02/15 18:47:18   456s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/15 18:47:18   456s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
[02/15 18:47:18   456s] Type 'man IMPSP-270' for more detail.
[02/15 18:47:18   456s] Validating CTS configuration... 
[02/15 18:47:18   456s]   Non-default CCOpt properties:
[02/15 18:47:18   456s]   cts_merge_clock_gates is set for at least one key
[02/15 18:47:18   456s]   cts_merge_clock_logic is set for at least one key
[02/15 18:47:18   456s]   preferred_extra_space is set for at least one key
[02/15 18:47:18   456s]   route_type is set for at least one key
[02/15 18:47:18   456s]   source_output_max_trans is set for at least one key
[02/15 18:47:18   456s]   Route type trimming info:
[02/15 18:47:18   456s]     No route type modifications were made.
[02/15 18:47:18   456s]   Clock tree balancer configuration for clock_tree clock:
[02/15 18:47:18   456s]   Non-default CCOpt properties for clock tree clock:
[02/15 18:47:18   456s]     cts_merge_clock_gates: true (default: false)
[02/15 18:47:18   456s]     cts_merge_clock_logic: true (default: false)
[02/15 18:47:18   456s]     route_type (leaf): default_route_type_leaf (default: default)
[02/15 18:47:18   456s]     route_type (trunk): default_route_type_nonleaf (default: default)
[02/15 18:47:18   456s]     route_type (top): default_route_type_nonleaf (default: default)
[02/15 18:47:18   456s] **WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clock. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
[02/15 18:47:18   456s]   For power_domain auto-default and effective power_domain auto-default:
[02/15 18:47:18   456s]     Buffers:     BUX16 BUX12 BUX8 BUX6 BUX4 BUX3 BUX2 BUX1 BUX0 
[02/15 18:47:18   456s]     Inverters:   INX16 INX12 INCX20 INX8 INCX16 INCX12 INX6 INX4 INX3 INX2 INX1 INX0 
[02/15 18:47:18   456s]     Clock gates: 
[02/15 18:47:18   456s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 701889.473um^2
[02/15 18:47:18   456s]   Top Routing info:
[02/15 18:47:18   456s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/15 18:47:18   456s]     Unshielded; Mask Constraint: 0.
[02/15 18:47:18   456s]   Trunk Routing info:
[02/15 18:47:18   456s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/15 18:47:18   456s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[02/15 18:47:18   456s]   Leaf Routing info:
[02/15 18:47:18   456s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[02/15 18:47:18   456s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[02/15 18:47:18   456s] Updating RC grid for preRoute extraction ...
[02/15 18:47:18   456s] Initializing multi-corner capacitance tables ... 
[02/15 18:47:18   456s] Initializing multi-corner resistance tables ...
[02/15 18:47:19   456s]   For timing_corner default_emulate_delay_corner:setup, late:
[02/15 18:47:19   456s]     Slew time target (leaf):    0.373ns
[02/15 18:47:19   456s]     Slew time target (trunk):   0.373ns
[02/15 18:47:19   456s]     Slew time target (top):     0.373ns
[02/15 18:47:19   456s]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.105ns
[02/15 18:47:19   456s]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 2392.578um
[02/15 18:47:19   456s]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[02/15 18:47:19   457s]     Buffer    : {lib_cell:BUX16, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=2360.432um, maxSlew=0.325ns, speed=8181.740um per ns, cellArea=35.167um^2 per 1000um}
[02/15 18:47:20   458s]     Inverter  : {lib_cell:INX8, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=1544.682um, maxSlew=0.250ns, speed=8229.526um per ns, cellArea=19.903um^2 per 1000um}
[02/15 18:47:20   458s] **WARN: (IMPCCOPT-1041):	The cts_source_output_max_transition_time is set for clock_tree clock, but cts_source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.495.
[02/15 18:47:20   458s] Type 'man IMPCCOPT-1041' for more detail.
[02/15 18:47:20   458s]   Clock tree balancer configuration for skew_group clock/default_emulate_constraint_mode:
[02/15 18:47:20   458s]     Sources:                     pin clock
[02/15 18:47:20   458s]     Total number of sinks:       1723
[02/15 18:47:20   458s]     Delay constrained sinks:     1723
[02/15 18:47:20   458s]     Non-leaf sinks:              0
[02/15 18:47:20   458s]     Ignore pins:                 0
[02/15 18:47:20   458s]    Timing corner default_emulate_delay_corner:setup.late:
[02/15 18:47:20   458s]     Skew target:                 0.105ns
[02/15 18:47:20   458s]   
[02/15 18:47:20   458s]   Via Selection for Estimated Routes (rule default):
[02/15 18:47:20   458s]   
[02/15 18:47:20   458s]   --------------------------------------------------------------
[02/15 18:47:20   458s]   Layer    Via Cell      Res.     Cap.     RC       Top of Stack
[02/15 18:47:20   458s]   Range                  (Ohm)    (fF)     (fs)     Only
[02/15 18:47:20   458s]   --------------------------------------------------------------
[02/15 18:47:20   458s]   M1-M2    VIA1_Y        5.962    0.046    0.272    false
[02/15 18:47:20   458s]   M2-M3    VIA2_small    5.962    0.038    0.228    false
[02/15 18:47:20   458s]   M2-M3    VIA2_south    5.962    0.069    0.410    true
[02/15 18:47:20   458s]   M3-M4    VIA3_small    5.962    0.038    0.228    false
[02/15 18:47:20   458s]   M3-M4    VIA3_west     5.962    0.069    0.410    true
[02/15 18:47:20   458s]   M4-M5    VIA4_small    5.962    0.038    0.226    false
[02/15 18:47:20   458s]   M4-M5    VIA4_south    5.962    0.068    0.407    true
[02/15 18:47:20   458s]   M5-M6    VIATP_X       1.987    0.069    0.137    false
[02/15 18:47:20   458s]   --------------------------------------------------------------
[02/15 18:47:20   458s]   
[02/15 18:47:20   458s] Validating CTS configuration done.
[02/15 18:47:20   458s] Adding driver cell for primary IO roots...
[02/15 18:47:20   458s] Maximizing clock DAG abstraction... 
[02/15 18:47:20   458s] Maximizing clock DAG abstraction done.
[02/15 18:47:20   458s] Synthesizing clock trees... **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
[02/15 18:47:21   458s] Type 'man IMPSP-270' for more detail.
[02/15 18:47:21   458s] 
[02/15 18:47:21   458s]   Merging duplicate siblings in DAG... 
[02/15 18:47:21   458s]     Resynthesising clock tree into netlist... 
[02/15 18:47:21   458s]     Resynthesising clock tree into netlist done.
[02/15 18:47:21   458s]     Summary of the merge of duplicate siblings
[02/15 18:47:21   458s]     
[02/15 18:47:21   458s]     ----------------------------------------------------------
[02/15 18:47:21   458s]     Description                          Number of occurrences
[02/15 18:47:21   458s]     ----------------------------------------------------------
[02/15 18:47:21   458s]     Total clock gates                              0
[02/15 18:47:21   458s]     Globally unique enables                        0
[02/15 18:47:21   458s]     Potentially mergeable clock gates              0
[02/15 18:47:21   458s]     Actually merged                                0
[02/15 18:47:21   458s]     ----------------------------------------------------------
[02/15 18:47:21   458s]     
[02/15 18:47:21   458s]     
[02/15 18:47:21   458s]     Disconnecting clock tree from netlist... 
[02/15 18:47:21   458s]     Disconnecting clock tree from netlist done.
[02/15 18:47:21   458s]   Merging duplicate siblings in DAG done.
[02/15 18:47:21   458s]   Clustering... 
[02/15 18:47:21   458s]     Clock DAG stats before clustering:
[02/15 18:47:21   458s]       cell counts    : b=0, i=0, cg=0, l=41, total=41
[02/15 18:47:21   458s]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=1134.454um^2
[02/15 18:47:21   458s]     Clustering clock_tree clock... 
[02/15 18:47:24   462s]     Clustering clock_tree clock done.
[02/15 18:47:24   462s]     Clock DAG stats after bottom-up phase:
[02/15 18:47:24   462s]       cell counts    : b=93, i=0, cg=0, l=41, total=134
[02/15 18:47:24   462s]       cell areas     : b=7719.818um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=8854.272um^2
[02/15 18:47:24   462s]     Legalizing clock trees... 
[02/15 18:47:24   462s]       Resynthesising clock tree into netlist... 
[02/15 18:47:24   462s]       Resynthesising clock tree into netlist done.
[02/15 18:47:24   462s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
[02/15 18:47:24   462s] Type 'man IMPSP-270' for more detail.
[02/15 18:47:24   462s] *** Starting refinePlace (0:07:42 mem=1531.1M) ***
[02/15 18:47:24   462s] Total net length = 1.029e+06 (5.006e+05 5.284e+05) (ext = 4.651e+04)
[02/15 18:47:24   462s] Starting refinePlace ...
[02/15 18:47:24   462s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/15 18:47:24   462s] default core: bins with density >  0.75 = 22.8 % ( 74 / 324 )
[02/15 18:47:24   462s] Density distribution unevenness ratio = 3.384%
[02/15 18:47:25   463s]   Spread Effort: high, pre-route mode, useDDP on.
[02/15 18:47:25   463s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:01.0, mem=1531.1MB) @(0:07:42 - 0:07:43).
[02/15 18:47:25   463s] Move report: preRPlace moves 1601 insts, mean move: 12.76 um, max move: 87.86 um
[02/15 18:47:25   463s] 	Max move on inst (U9_bus_ctrl_RC_CG_HIER_INST42/CTS_ccd_BUF_CLOCK_NODE_UID_A8a39): (398.79, 829.60) --> (437.85, 780.80)
[02/15 18:47:25   463s] 	Length: 27 sites, height: 1 rows, site name: core, cell type: BUX16
[02/15 18:47:25   463s] wireLenOptFixPriorityInst 1723 inst fixed
[02/15 18:47:25   463s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g89940' (Cell INX20).
[02/15 18:47:25   463s] Type 'man IMPSP-2020' for more detail.
[02/15 18:47:25   463s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g79557' (Cell INX20).
[02/15 18:47:25   463s] Type 'man IMPSP-2020' for more detail.
[02/15 18:47:25   463s] Move report: legalization moves 558 insts, mean move: 5.81 um, max move: 21.10 um
[02/15 18:47:25   463s] 	Max move on inst (U4_ex_EX_adresse_reg[1]): (426.51, 175.68) --> (437.85, 165.92)
[02/15 18:47:25   463s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1531.1MB) @(0:07:43 - 0:07:43).
[02/15 18:47:25   463s] **ERROR: (IMPSP-2021):	Could not legalize <2> instances in the design. Check warning message IMPSP-270, IMPSP-452 or IMPSP-2020 in log file for more details.
[02/15 18:47:25   463s] Type 'man IMPSP-2021' for more detail.
[02/15 18:47:25   463s] Move report: Detail placement moves 1717 insts, mean move: 13.24 um, max move: 87.86 um
[02/15 18:47:25   463s] 	Max move on inst (U9_bus_ctrl_RC_CG_HIER_INST42/CTS_ccd_BUF_CLOCK_NODE_UID_A8a39): (398.79, 829.60) --> (437.85, 780.80)
[02/15 18:47:25   463s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1531.1MB
[02/15 18:47:25   463s] Statistics of distance of Instance movement in refine placement:
[02/15 18:47:25   463s]   maximum (X+Y) =        87.86 um
[02/15 18:47:25   463s]   inst (U9_bus_ctrl_RC_CG_HIER_INST42/CTS_ccd_BUF_CLOCK_NODE_UID_A8a39) with max move: (398.79, 829.6) -> (437.85, 780.8)
[02/15 18:47:25   463s]   mean    (X+Y) =        13.24 um
[02/15 18:47:25   463s] Total instances flipped for legalization: 5
[02/15 18:47:25   463s] Summary Report:
[02/15 18:47:25   463s] Instances move: 1717 (out of 21830 movable)
[02/15 18:47:25   463s] Mean displacement: 13.24 um
[02/15 18:47:25   463s] Max displacement: 87.86 um (Instance: U9_bus_ctrl_RC_CG_HIER_INST42/CTS_ccd_BUF_CLOCK_NODE_UID_A8a39) ([02/15 18:47:25   463s] Total instances moved : 1717
398.79, 829.6) -> (437.85, 780.8)
[02/15 18:47:25   463s] 	Length: 27 sites, height: 1 rows, site name: core, cell type: BUX16
[02/15 18:47:25   463s] Total net length = 1.029e+06 (5.006e+05 5.284e+05) (ext = 4.651e+04)
[02/15 18:47:25   463s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1531.1MB
[02/15 18:47:25   463s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=1531.1MB) @(0:07:42 - 0:07:43).
[02/15 18:47:25   463s] *** Finished refinePlace (0:07:43 mem=1531.1M) ***
[02/15 18:47:25   463s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
[02/15 18:47:25   463s] Type 'man IMPSP-270' for more detail.
[02/15 18:47:25   463s]       Disconnecting clock tree from netlist... 
[02/15 18:47:25   463s]       Disconnecting clock tree from netlist done.
[02/15 18:47:25   464s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
[02/15 18:47:25   464s] Type 'man IMPSP-270' for more detail.
[02/15 18:47:26   464s]       
[02/15 18:47:26   464s]       Clock tree legalization - Histogram:
[02/15 18:47:26   464s]       ====================================
[02/15 18:47:26   464s]       
[02/15 18:47:26   464s]       ----------------------------------
[02/15 18:47:26   464s]       Movement (um)      Number of cells
[02/15 18:47:26   464s]       ----------------------------------
[02/15 18:47:26   464s]       [0,8.786)                140
[02/15 18:47:26   464s]       [8.786,17.572)            24
[02/15 18:47:26   464s]       [17.572,26.358)           40
[02/15 18:47:26   464s]       [26.358,35.144)           21
[02/15 18:47:26   464s]       [35.144,43.93)            18
[02/15 18:47:26   464s]       [43.93,52.716)            30
[02/15 18:47:26   464s]       [52.716,61.502)           15
[02/15 18:47:26   464s]       [61.502,70.288)           13
[02/15 18:47:26   464s]       [70.288,79.074)           13
[02/15 18:47:26   464s]       [79.074,87.86)             4
[02/15 18:47:26   464s]       ----------------------------------
[02/15 18:47:26   464s]       
[02/15 18:47:26   464s]       
[02/15 18:47:26   464s]       Clock tree legalization - Top 10 Movements:
[02/15 18:47:26   464s]       ===========================================
[02/15 18:47:26   464s]       
[02/15 18:47:26   464s]       ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/15 18:47:26   464s]       Movement (um)    Desired              Achieved             Node
[02/15 18:47:26   464s]                        location             location             
[02/15 18:47:26   464s]       ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/15 18:47:26   464s]           87.86        (410.120,832.825)    (449.180,784.025)    ccd clock buffer, uid:A8a39 (a lib_cell BUX16) at (437.850,780.800), in power domain auto-default
[02/15 18:47:26   464s]           85.99        (410.120,832.825)    (333.890,823.065)    ccd clock buffer, uid:A899f (a lib_cell BUX16) at (322.560,819.840), in power domain auto-default
[02/15 18:47:26   464s]           85.97        (410.120,832.825)    (372.950,784.025)    ccd clock buffer, uid:A89a3 (a lib_cell BUX16) at (361.620,780.800), in power domain auto-default
[02/15 18:47:26   464s]           82.96        (410.120,831.255)    (410.120,748.295)    ccd clock buffer, uid:A89c1 (a lib_cell BUX16) at (398.790,746.640), in power domain auto-default
[02/15 18:47:26   464s]           78.12        (410.120,832.825)    (488.240,832.825)    ccd clock buffer, uid:A89c5 (a lib_cell BUX16) at (476.910,829.600), in power domain auto-default
[02/15 18:47:26   464s]           78.1         (410.120,832.825)    (449.180,793.785)    ccd clock buffer, uid:A89c9 (a lib_cell BUX16) at (437.850,790.560), in power domain auto-default
[02/15 18:47:26   464s]           78.08        (410.120,201.735)    (410.120,123.655)    ccd clock buffer, uid:A89b5 (a lib_cell BUX16) at (398.790,122.000), in power domain auto-default
[02/15 18:47:26   464s]           77.79        (402.960,832.905)    (354.450,803.625)    cell U9_bus_ctrl_RC_CG_HIER_INST42/g13 (a lib_cell AND2X4) at (350.280,800.320), in power domain auto-default
[02/15 18:47:26   464s]           77.46        (402.960,832.905)    (384.060,774.345)    cell U8_syscop_RC_CG_HIER_INST41/g12 (a lib_cell AND2X4) at (379.890,771.040), in power domain auto-default
[02/15 18:47:26   464s]           76.23        (410.120,832.825)    (333.890,832.825)    ccd clock buffer, uid:A89d1 (a lib_cell BUX16) at (322.560,829.600), in power domain auto-default
[02/15 18:47:26   464s]       ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/15 18:47:26   464s]       
[02/15 18:47:26   464s]     Legalizing clock trees done.
[02/15 18:47:26   464s]     Clock DAG stats after 'Clustering':
[02/15 18:47:26   464s]       cell counts    : b=93, i=0, cg=0, l=41, total=134
[02/15 18:47:26   464s]       cell areas     : b=7719.818um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=8854.272um^2
[02/15 18:47:26   464s]       wire lengths   : top=0.000um, trunk=14848.477um, leaf=73025.769um, total=87874.246um
[02/15 18:47:26   464s]       capacitance    : wire=12.676pF, gate=10.910pF, total=23.585pF
[02/15 18:47:26   464s]       net violations : underSlew={217,0.346ns} average 0.217ns std.dev 0.090ns
[02/15 18:47:26   464s]     Clock tree state after 'Clustering':
[02/15 18:47:26   464s]       clock_tree clock: worst slew is leaf(0.266),trunk(0.344),top(nil), margined worst slew is leaf(0.266),trunk(0.344),top(nil)
[02/15 18:47:26   464s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.238, max=0.622, avg=0.553, sd=0.060], skew [0.384 vs 0.105*, 81.5% {0.519, 0.572, 0.622}] (wid=0.118 ws=0.094) (gid=0.544 gs=0.331)
[02/15 18:47:26   464s]     Clock network insertion delays are now [0.238ns, 0.622ns] average 0.553ns std.dev 0.060ns
[02/15 18:47:26   464s]   Clustering done.
[02/15 18:47:26   464s]   Resynthesising clock tree into netlist... 
[02/15 18:47:26   464s]   Resynthesising clock tree into netlist done.
[02/15 18:47:26   464s]   Updating congestion map to accurately time the clock tree... *info: There are 10 candidate Buffer cells
[02/15 18:47:26   464s] *info: There are 13 candidate Inverter cells
[02/15 18:47:27   465s] 
[02/15 18:47:27   465s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'minimips' of instances=29183 and nets=22495 using extraction engine 'preRoute' .
[02/15 18:47:27   465s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/15 18:47:27   465s] Type 'man IMPEXT-3530' for more detail.
[02/15 18:47:27   465s] PreRoute RC Extraction called for design minimips.
[02/15 18:47:27   465s] RC Extraction called in multi-corner(1) mode.
[02/15 18:47:27   465s] RCMode: PreRoute
[02/15 18:47:27   465s]       RC Corner Indexes            0   
[02/15 18:47:27   465s] Capacitance Scaling Factor   : 1.00000 
[02/15 18:47:27   465s] Resistance Scaling Factor    : 1.00000 
[02/15 18:47:27   465s] Clock Cap. Scaling Factor    : 1.00000 
[02/15 18:47:27   465s] Clock Res. Scaling Factor    : 1.00000 
[02/15 18:47:27   465s] Shrink Factor                : 1.00000
[02/15 18:47:27   465s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/15 18:47:27   465s] Using capacitance table file ...
[02/15 18:47:27   465s] Updating RC grid for preRoute extraction ...
[02/15 18:47:27   465s] Initializing multi-corner capacitance tables ... 
[02/15 18:47:27   465s] Initializing multi-corner resistance tables ...
[02/15 18:47:27   465s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1518.699M)
[02/15 18:47:27   465s] 
[02/15 18:47:27   465s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[02/15 18:47:27   465s]   Updating congestion map to accurately time the clock tree done.
[02/15 18:47:27   465s]   Disconnecting clock tree from netlist... 
[02/15 18:47:27   466s]   Disconnecting clock tree from netlist done.
[02/15 18:47:28   466s]   Clock DAG stats After congestion update:
[02/15 18:47:28   466s]     cell counts    : b=93, i=0, cg=0, l=41, total=134
[02/15 18:47:28   466s]     cell areas     : b=7719.818um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=8854.272um^2
[02/15 18:47:28   466s]     wire lengths   : top=0.000um, trunk=14848.477um, leaf=73025.769um, total=87874.246um
[02/15 18:47:28   466s]     capacitance    : wire=12.923pF, gate=10.910pF, total=23.833pF
[02/15 18:47:28   466s]     net violations : underSlew={217,0.346ns} average 0.216ns std.dev 0.091ns
[02/15 18:47:28   466s]   Clock tree state After congestion update:
[02/15 18:47:28   466s]     clock_tree clock: worst slew is leaf(0.267),trunk(0.345),top(nil), margined worst slew is leaf(0.267),trunk(0.345),top(nil)
[02/15 18:47:28   466s]     skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.239, max=0.625, avg=0.555, sd=0.061], skew [0.385 vs 0.105*, 81.2% {0.522, 0.575, 0.625}] (wid=0.119 ws=0.094) (gid=0.546 gs=0.332)
[02/15 18:47:28   466s]   Clock network insertion delays are now [0.239ns, 0.625ns] average 0.555ns std.dev 0.061ns
[02/15 18:47:28   466s]   Fixing clock tree slew time and max cap violations... 
[02/15 18:47:28   466s]     Fixing clock tree overload: 
[02/15 18:47:28   466s]     Fixing clock tree overload: .
[02/15 18:47:28   466s]     Fixing clock tree overload: ..
[02/15 18:47:28   466s]     Fixing clock tree overload: ...
[02/15 18:47:28   466s]     Fixing clock tree overload: ... 20% 
[02/15 18:47:28   466s]     Fixing clock tree overload: ... 20% .
[02/15 18:47:28   466s]     Fixing clock tree overload: ... 20% ..
[02/15 18:47:28   466s]     Fixing clock tree overload: ... 20% ...
[02/15 18:47:28   466s]     Fixing clock tree overload: ... 20% ... 40% 
[02/15 18:47:28   466s]     Fixing clock tree overload: ... 20% ... 40% .
[02/15 18:47:28   466s]     Fixing clock tree overload: ... 20% ... 40% ..
[02/15 18:47:28   466s]     Fixing clock tree overload: ... 20% ... 40% ...
[02/15 18:47:28   466s]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[02/15 18:47:28   466s]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[02/15 18:47:28   466s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[02/15 18:47:28   466s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[02/15 18:47:28   466s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[02/15 18:47:28   466s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[02/15 18:47:28   466s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[02/15 18:47:28   466s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[02/15 18:47:28   466s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[02/15 18:47:28   466s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[02/15 18:47:28   466s]       cell counts    : b=93, i=0, cg=0, l=41, total=134
[02/15 18:47:28   466s]       cell areas     : b=7719.818um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=8854.272um^2
[02/15 18:47:28   466s]       wire lengths   : top=0.000um, trunk=14848.477um, leaf=73025.769um, total=87874.246um
[02/15 18:47:28   466s]       capacitance    : wire=12.923pF, gate=10.910pF, total=23.833pF
[02/15 18:47:28   466s]       net violations : underSlew={217,0.346ns} average 0.216ns std.dev 0.091ns
[02/15 18:47:28   466s]     Clock tree state after 'Fixing clock tree slew time and max cap violations':
[02/15 18:47:28   466s]       clock_tree clock: worst slew is leaf(0.267),trunk(0.345),top(nil), margined worst slew is leaf(0.267),trunk(0.345),top(nil)
[02/15 18:47:28   466s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.239, max=0.625, avg=0.555, sd=0.061], skew [0.385 vs 0.105*, 81.2% {0.522, 0.575, 0.625}] (wid=0.119 ws=0.094) (gid=0.546 gs=0.332)
[02/15 18:47:28   466s]     Clock network insertion delays are now [0.239ns, 0.625ns] average 0.555ns std.dev 0.061ns
[02/15 18:47:28   466s]   Fixing clock tree slew time and max cap violations done.
[02/15 18:47:28   466s]   Fixing clock tree slew time and max cap violations - detailed pass... 
[02/15 18:47:28   466s]     Fixing clock tree overload: 
[02/15 18:47:28   466s]     Fixing clock tree overload: .
[02/15 18:47:28   466s]     Fixing clock tree overload: ..
[02/15 18:47:28   466s]     Fixing clock tree overload: ...
[02/15 18:47:28   466s]     Fixing clock tree overload: ... 20% 
[02/15 18:47:28   466s]     Fixing clock tree overload: ... 20% .
[02/15 18:47:28   466s]     Fixing clock tree overload: ... 20% ..
[02/15 18:47:28   466s]     Fixing clock tree overload: ... 20% ...
[02/15 18:47:28   466s]     Fixing clock tree overload: ... 20% ... 40% 
[02/15 18:47:28   466s]     Fixing clock tree overload: ... 20% ... 40% .
[02/15 18:47:28   466s]     Fixing clock tree overload: ... 20% ... 40% ..
[02/15 18:47:28   466s]     Fixing clock tree overload: ... 20% ... 40% ...
[02/15 18:47:28   466s]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[02/15 18:47:28   466s]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[02/15 18:47:28   466s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[02/15 18:47:28   466s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[02/15 18:47:28   466s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[02/15 18:47:28   466s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[02/15 18:47:28   466s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[02/15 18:47:28   466s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[02/15 18:47:28   466s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[02/15 18:47:28   466s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/15 18:47:28   466s]       cell counts    : b=93, i=0, cg=0, l=41, total=134
[02/15 18:47:28   466s]       cell areas     : b=7719.818um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=8854.272um^2
[02/15 18:47:28   466s]       wire lengths   : top=0.000um, trunk=14848.477um, leaf=73025.769um, total=87874.246um
[02/15 18:47:28   466s]       capacitance    : wire=12.923pF, gate=10.910pF, total=23.833pF
[02/15 18:47:28   466s]       net violations : underSlew={217,0.346ns} average 0.216ns std.dev 0.091ns
[02/15 18:47:28   466s]     Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/15 18:47:28   466s]       clock_tree clock: worst slew is leaf(0.267),trunk(0.345),top(nil), margined worst slew is leaf(0.267),trunk(0.345),top(nil)
[02/15 18:47:28   466s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.239, max=0.625, avg=0.555, sd=0.061], skew [0.385 vs 0.105*, 81.2% {0.522, 0.575, 0.625}] (wid=0.119 ws=0.094) (gid=0.546 gs=0.332)
[02/15 18:47:28   466s]     Clock network insertion delays are now [0.239ns, 0.625ns] average 0.555ns std.dev 0.061ns
[02/15 18:47:28   466s]   Fixing clock tree slew time and max cap violations - detailed pass done.
[02/15 18:47:28   466s]   Removing unnecessary root buffering... 
[02/15 18:47:28   466s]     Clock DAG stats after 'Removing unnecessary root buffering':
[02/15 18:47:28   466s]       cell counts    : b=93, i=0, cg=0, l=41, total=134
[02/15 18:47:28   466s]       cell areas     : b=7719.818um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=8854.272um^2
[02/15 18:47:28   466s]       wire lengths   : top=0.000um, trunk=14848.477um, leaf=73025.769um, total=87874.246um
[02/15 18:47:28   466s]       capacitance    : wire=12.923pF, gate=10.910pF, total=23.833pF
[02/15 18:47:28   466s]       net violations : underSlew={217,0.346ns} average 0.216ns std.dev 0.091ns
[02/15 18:47:28   466s]     Clock tree state after 'Removing unnecessary root buffering':
[02/15 18:47:28   466s]       clock_tree clock: worst slew is leaf(0.267),trunk(0.345),top(nil), margined worst slew is leaf(0.267),trunk(0.345),top(nil)
[02/15 18:47:28   466s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.239, max=0.625, avg=0.555, sd=0.061], skew [0.385 vs 0.105*, 81.2% {0.522, 0.575, 0.625}] (wid=0.119 ws=0.094) (gid=0.546 gs=0.332)
[02/15 18:47:28   466s]     Clock network insertion delays are now [0.239ns, 0.625ns] average 0.555ns std.dev 0.061ns
[02/15 18:47:28   466s]   Removing unnecessary root buffering done.
[02/15 18:47:28   466s]   Equalizing net lengths... 
[02/15 18:47:28   466s]     Clock DAG stats after 'Equalizing net lengths':
[02/15 18:47:28   466s]       cell counts    : b=93, i=0, cg=0, l=41, total=134
[02/15 18:47:28   466s]       cell areas     : b=7719.818um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=8854.272um^2
[02/15 18:47:28   466s]       wire lengths   : top=0.000um, trunk=14848.477um, leaf=73025.769um, total=87874.246um
[02/15 18:47:28   466s]       capacitance    : wire=12.923pF, gate=10.910pF, total=23.833pF
[02/15 18:47:28   466s]       net violations : underSlew={217,0.346ns} average 0.216ns std.dev 0.091ns
[02/15 18:47:28   466s]     Clock tree state after 'Equalizing net lengths':
[02/15 18:47:28   466s]       clock_tree clock: worst slew is leaf(0.267),trunk(0.345),top(nil), margined worst slew is leaf(0.267),trunk(0.345),top(nil)
[02/15 18:47:28   466s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.239, max=0.625, avg=0.555, sd=0.061], skew [0.385 vs 0.105*, 81.2% {0.522, 0.575, 0.625}] (wid=0.119 ws=0.094) (gid=0.546 gs=0.332)
[02/15 18:47:28   466s]     Clock network insertion delays are now [0.239ns, 0.625ns] average 0.555ns std.dev 0.061ns
[02/15 18:47:28   466s]   Equalizing net lengths done.
[02/15 18:47:28   466s]   Reducing insertion delay 1... 
[02/15 18:47:29   467s]     Clock DAG stats after 'Reducing insertion delay 1':
[02/15 18:47:29   467s]       cell counts    : b=96, i=0, cg=0, l=41, total=137
[02/15 18:47:29   467s]       cell areas     : b=7968.845um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=9103.298um^2
[02/15 18:47:29   467s]       wire lengths   : top=0.000um, trunk=14931.839um, leaf=73025.769um, total=87957.608um
[02/15 18:47:29   467s]       capacitance    : wire=12.935pF, gate=11.028pF, total=23.963pF
[02/15 18:47:29   467s]       net violations : underSlew={220,0.346ns} average 0.219ns std.dev 0.090ns
[02/15 18:47:29   467s]     Clock tree state after 'Reducing insertion delay 1':
[02/15 18:47:29   467s]       clock_tree clock: worst slew is leaf(0.267),trunk(0.345),top(nil), margined worst slew is leaf(0.267),trunk(0.345),top(nil)
[02/15 18:47:29   467s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.239, max=0.620, avg=0.555, sd=0.060], skew [0.381 vs 0.105*, 81.2% {0.522, 0.575, 0.620}] (wid=0.119 ws=0.094) (gid=0.546 gs=0.332)
[02/15 18:47:29   467s]     Clock network insertion delays are now [0.239ns, 0.620ns] average 0.555ns std.dev 0.060ns
[02/15 18:47:29   467s]   Reducing insertion delay 1 done.
[02/15 18:47:29   467s]   Removing longest path buffering... 
[02/15 18:47:29   467s]     Clock DAG stats after removing longest path buffering:
[02/15 18:47:29   467s]       cell counts    : b=94, i=0, cg=0, l=41, total=135
[02/15 18:47:29   467s]       cell areas     : b=7802.827um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=8937.281um^2
[02/15 18:47:29   467s]       wire lengths   : top=0.000um, trunk=13860.323um, leaf=74088.788um, total=87949.111um
[02/15 18:47:29   467s]       capacitance    : wire=12.934pF, gate=10.949pF, total=23.883pF
[02/15 18:47:29   467s]       net violations : underSlew={218,0.346ns} average 0.216ns std.dev 0.090ns
[02/15 18:47:29   467s]     Clock tree state after removing longest path buffering:
[02/15 18:47:29   467s]       clock_tree clock: worst slew is leaf(0.267),trunk(0.345),top(nil), margined worst slew is leaf(0.267),trunk(0.345),top(nil)
[02/15 18:47:29   467s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.239, max=0.618, avg=0.553, sd=0.060], skew [0.379 vs 0.105*, 82.2% {0.519, 0.571, 0.618}] (wid=0.140 ws=0.116) (gid=0.546 gs=0.332)
[02/15 18:47:29   467s]     Clock network insertion delays are now [0.239ns, 0.618ns] average 0.553ns std.dev 0.060ns
[02/15 18:47:29   467s]     Clock DAG stats after 'Removing longest path buffering':
[02/15 18:47:29   467s]       cell counts    : b=94, i=0, cg=0, l=41, total=135
[02/15 18:47:29   467s]       cell areas     : b=7802.827um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=8937.281um^2
[02/15 18:47:29   467s]       wire lengths   : top=0.000um, trunk=13860.323um, leaf=74088.788um, total=87949.111um
[02/15 18:47:29   467s]       capacitance    : wire=12.934pF, gate=10.949pF, total=23.883pF
[02/15 18:47:29   467s]       net violations : underSlew={218,0.346ns} average 0.216ns std.dev 0.090ns
[02/15 18:47:29   467s]     Clock tree state after 'Removing longest path buffering':
[02/15 18:47:29   467s]       clock_tree clock: worst slew is leaf(0.267),trunk(0.345),top(nil), margined worst slew is leaf(0.267),trunk(0.345),top(nil)
[02/15 18:47:29   467s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.239, max=0.618, avg=0.553, sd=0.060], skew [0.379 vs 0.105*, 82.2% {0.519, 0.571, 0.618}] (wid=0.140 ws=0.116) (gid=0.546 gs=0.332)
[02/15 18:47:29   467s]     Clock network insertion delays are now [0.239ns, 0.618ns] average 0.553ns std.dev 0.060ns
[02/15 18:47:29   467s]   Removing longest path buffering done.
[02/15 18:47:29   467s]   Reducing insertion delay 2... 
[02/15 18:47:37   475s]     Path optimization required 2109 stage delay updates 
[02/15 18:47:37   475s]     Clock DAG stats after 'Reducing insertion delay 2':
[02/15 18:47:37   475s]       cell counts    : b=94, i=0, cg=0, l=41, total=135
[02/15 18:47:37   475s]       cell areas     : b=7738.265um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=8872.718um^2
[02/15 18:47:37   475s]       wire lengths   : top=0.000um, trunk=7977.747um, leaf=79461.985um, total=87439.732um
[02/15 18:47:37   475s]       capacitance    : wire=12.855pF, gate=10.919pF, total=23.774pF
[02/15 18:47:37   475s]       net violations : underSlew={218,0.346ns} average 0.214ns std.dev 0.091ns
[02/15 18:47:37   475s]     Clock tree state after 'Reducing insertion delay 2':
[02/15 18:47:37   475s]       clock_tree clock: worst slew is leaf(0.267),trunk(0.342),top(nil), margined worst slew is leaf(0.267),trunk(0.342),top(nil)
[02/15 18:47:37   475s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.239, max=0.596, avg=0.540, sd=0.053], skew [0.357 vs 0.105*, 87.2% {0.504, 0.556, 0.596}] (wid=0.138 ws=0.113) (gid=0.528 gs=0.314)
[02/15 18:47:37   475s]     Clock network insertion delays are now [0.239ns, 0.596ns] average 0.540ns std.dev 0.053ns
[02/15 18:47:37   475s]   Reducing insertion delay 2 done.
[02/15 18:47:37   475s]   Reducing clock tree power 1... 
[02/15 18:47:37   475s]     Resizing gates: 
[02/15 18:47:37   476s]     Resizing gates: .
[02/15 18:47:38   476s]     Resizing gates: ..
[02/15 18:47:38   476s]     Resizing gates: ...
[02/15 18:47:38   477s]     Resizing gates: ... 20% 
[02/15 18:47:39   477s]     Resizing gates: ... 20% .
[02/15 18:47:41   480s]     Resizing gates: ... 20% ..
[02/15 18:47:43   481s]     Resizing gates: ... 20% ...
[02/15 18:47:43   482s]     Resizing gates: ... 20% ... 40% 
[02/15 18:47:44   482s]     Resizing gates: ... 20% ... 40% .
[02/15 18:47:44   482s]     Resizing gates: ... 20% ... 40% ..
[02/15 18:47:44   482s]     Resizing gates: ... 20% ... 40% ...
[02/15 18:47:44   482s]     Resizing gates: ... 20% ... 40% ... 60% 
[02/15 18:47:44   482s]     Resizing gates: ... 20% ... 40% ... 60% .
[02/15 18:47:44   483s]     Resizing gates: ... 20% ... 40% ... 60% ..
[02/15 18:47:45   483s]     Resizing gates: ... 20% ... 40% ... 60% ...
[02/15 18:47:45   483s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[02/15 18:47:45   483s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[02/15 18:47:45   483s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[02/15 18:47:45   484s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[02/15 18:47:45   484s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[02/15 18:47:45   484s]     Clock DAG stats after 'Reducing clock tree power 1':
[02/15 18:47:45   484s]       cell counts    : b=94, i=0, cg=0, l=41, total=135
[02/15 18:47:45   484s]       cell areas     : b=3344.947um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=4451.731um^2
[02/15 18:47:45   484s]       wire lengths   : top=0.000um, trunk=8056.024um, leaf=79298.793um, total=87354.817um
[02/15 18:47:45   484s]       capacitance    : wire=12.842pF, gate=8.698pF, total=21.540pF
[02/15 18:47:45   484s]       net violations : underSlew={218,0.347ns} average 0.165ns std.dev 0.106ns
[02/15 18:47:45   484s]     Clock tree state after 'Reducing clock tree power 1':
[02/15 18:47:45   484s]       clock_tree clock: worst slew is leaf(0.371),trunk(0.218),top(nil), margined worst slew is leaf(0.371),trunk(0.218),top(nil)
[02/15 18:47:45   484s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.260, max=0.576, avg=0.523, sd=0.039], skew [0.316 vs 0.105*, 95.9% {0.472, 0.524, 0.576}] (wid=0.132 ws=0.120) (gid=0.528 gs=0.300)
[02/15 18:47:45   484s]     Clock network insertion delays are now [0.260ns, 0.576ns] average 0.523ns std.dev 0.039ns
[02/15 18:47:45   484s]   Reducing clock tree power 1 done.
[02/15 18:47:45   484s]   Reducing clock tree power 2... 
[02/15 18:47:52   491s]     Path optimization required 428 stage delay updates 
[02/15 18:47:52   491s]     Clock DAG stats after 'Reducing clock tree power 2':
[02/15 18:47:52   491s]       cell counts    : b=94, i=0, cg=0, l=41, total=135
[02/15 18:47:52   491s]       cell areas     : b=3255.790um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=4362.574um^2
[02/15 18:47:52   491s]       wire lengths   : top=0.000um, trunk=8347.133um, leaf=79531.682um, total=87878.815um
[02/15 18:47:52   491s]       capacitance    : wire=12.908pF, gate=8.654pF, total=21.562pF
[02/15 18:47:52   491s]       net violations : underSlew={218,0.347ns} average 0.164ns std.dev 0.105ns
[02/15 18:47:52   491s]     Clock tree state after 'Reducing clock tree power 2':
[02/15 18:47:52   491s]       clock_tree clock: worst slew is leaf(0.371),trunk(0.218),top(nil), margined worst slew is leaf(0.371),trunk(0.218),top(nil)
[02/15 18:47:52   491s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.260, max=0.569, avg=0.522, sd=0.038], skew [0.309 vs 0.105*, 95.1% {0.472, 0.524, 0.569}] (wid=0.137 ws=0.125) (gid=0.528 gs=0.304)
[02/15 18:47:52   491s]     Clock network insertion delays are now [0.260ns, 0.569ns] average 0.522ns std.dev 0.038ns
[02/15 18:47:52   491s]   Reducing clock tree power 2 done.
[02/15 18:47:52   491s]   Approximately balancing fragments step... 
[02/15 18:47:52   491s]     Resolving skew group constraints... 
[02/15 18:47:52   491s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[02/15 18:47:53   491s]     Resolving skew group constraints done.
[02/15 18:47:53   491s]     Approximately balancing fragments... 
[02/15 18:47:53   491s]       Approximately balancing fragments, wire and cell delays, iteration 1... 
[02/15 18:48:11   509s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/15 18:48:11   509s]           cell counts    : b=154, i=0, cg=0, l=41, total=195
[02/15 18:48:11   509s]           cell areas     : b=4138.142um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=5244.926um^2
[02/15 18:48:11   509s]           wire lengths   : top=0.000um, trunk=11455.613um, leaf=79537.655um, total=90993.268um
[02/15 18:48:11   509s]           capacitance    : wire=13.354pF, gate=8.881pF, total=22.235pF
[02/15 18:48:11   509s]           net violations : underSlew={278,0.347ns} average 0.188ns std.dev 0.107ns
[02/15 18:48:11   509s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[02/15 18:48:11   509s]       Approximately balancing fragments, wire and cell delays, iteration 2... 
[02/15 18:48:11   509s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[02/15 18:48:11   509s]           cell counts    : b=154, i=0, cg=0, l=41, total=195
[02/15 18:48:11   509s]           cell areas     : b=4138.142um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=5244.926um^2
[02/15 18:48:11   509s]           wire lengths   : top=0.000um, trunk=11455.613um, leaf=79537.655um, total=90993.268um
[02/15 18:48:11   509s]           capacitance    : wire=13.354pF, gate=8.881pF, total=22.235pF
[02/15 18:48:11   509s]           net violations : underSlew={278,0.347ns} average 0.188ns std.dev 0.107ns
[02/15 18:48:11   509s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[02/15 18:48:11   509s]     Approximately balancing fragments done.
[02/15 18:48:11   509s]     Clock DAG stats after 'Approximately balancing fragments step':
[02/15 18:48:11   509s]       cell counts    : b=154, i=0, cg=0, l=41, total=195
[02/15 18:48:11   509s]       cell areas     : b=4138.142um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=5244.926um^2
[02/15 18:48:11   509s]       wire lengths   : top=0.000um, trunk=11455.613um, leaf=79537.655um, total=90993.268um
[02/15 18:48:11   509s]       capacitance    : wire=13.354pF, gate=8.881pF, total=22.235pF
[02/15 18:48:11   509s]       net violations : underSlew={278,0.347ns} average 0.188ns std.dev 0.107ns
[02/15 18:48:11   509s]     Clock tree state after 'Approximately balancing fragments step':
[02/15 18:48:11   509s]       clock_tree clock: worst slew is leaf(0.371),trunk(0.364),top(nil), margined worst slew is leaf(0.371),trunk(0.364),top(nil)
[02/15 18:48:11   509s]     Clock network insertion delays are now [0.465ns, 0.570ns] average 0.529ns std.dev 0.023ns
[02/15 18:48:11   509s]   Approximately balancing fragments step done.
[02/15 18:48:11   509s]   Clock DAG stats after Approximately balancing fragments:
[02/15 18:48:11   509s]     cell counts    : b=154, i=0, cg=0, l=41, total=195
[02/15 18:48:11   509s]     cell areas     : b=4138.142um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=5244.926um^2
[02/15 18:48:11   509s]     wire lengths   : top=0.000um, trunk=11455.613um, leaf=79537.655um, total=90993.268um
[02/15 18:48:11   509s]     capacitance    : wire=13.354pF, gate=8.881pF, total=22.235pF
[02/15 18:48:11   509s]     net violations : underSlew={278,0.347ns} average 0.188ns std.dev 0.107ns
[02/15 18:48:11   509s]   Clock tree state after Approximately balancing fragments:
[02/15 18:48:11   509s]     clock_tree clock: worst slew is leaf(0.371),trunk(0.364),top(nil), margined worst slew is leaf(0.371),trunk(0.364),top(nil)
[02/15 18:48:11   509s]     skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.465, max=0.570, avg=0.529, sd=0.023], skew [0.104 vs 0.105, 99.7% {0.474, 0.526, 0.570}] (wid=0.130 ws=0.116) (gid=0.539 gs=0.139)
[02/15 18:48:11   509s]   Clock network insertion delays are now [0.465ns, 0.570ns] average 0.529ns std.dev 0.023ns
[02/15 18:48:11   509s]   Improving fragments clock skew... 
[02/15 18:48:11   509s]     Clock DAG stats after 'Improving fragments clock skew':
[02/15 18:48:11   509s]       cell counts    : b=154, i=0, cg=0, l=41, total=195
[02/15 18:48:11   509s]       cell areas     : b=4138.142um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=5244.926um^2
[02/15 18:48:11   509s]       wire lengths   : top=0.000um, trunk=11455.613um, leaf=79537.655um, total=90993.268um
[02/15 18:48:11   509s]       capacitance    : wire=13.354pF, gate=8.881pF, total=22.235pF
[02/15 18:48:11   509s]       net violations : underSlew={278,0.347ns} average 0.188ns std.dev 0.107ns
[02/15 18:48:11   509s]     Clock tree state after 'Improving fragments clock skew':
[02/15 18:48:11   509s]       clock_tree clock: worst slew is leaf(0.371),trunk(0.364),top(nil), margined worst slew is leaf(0.371),trunk(0.364),top(nil)
[02/15 18:48:11   509s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.465, max=0.570, avg=0.529, sd=0.023], skew [0.104 vs 0.105, 99.7% {0.474, 0.526, 0.570}] (wid=0.130 ws=0.116) (gid=0.539 gs=0.139)
[02/15 18:48:11   509s]     Clock network insertion delays are now [0.465ns, 0.570ns] average 0.529ns std.dev 0.023ns
[02/15 18:48:11   509s]   Improving fragments clock skew done.
[02/15 18:48:11   509s]   Approximately balancing step... 
[02/15 18:48:11   509s]     Resolving skew group constraints... 
[02/15 18:48:11   510s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[02/15 18:48:11   510s]     Resolving skew group constraints done.
[02/15 18:48:11   510s]     Approximately balancing... 
[02/15 18:48:11   510s]       Approximately balancing, wire and cell delays, iteration 1... 
[02/15 18:48:11   510s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[02/15 18:48:11   510s]           cell counts    : b=154, i=0, cg=0, l=41, total=195
[02/15 18:48:11   510s]           cell areas     : b=4138.142um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=5244.926um^2
[02/15 18:48:11   510s]           wire lengths   : top=0.000um, trunk=11455.613um, leaf=79537.655um, total=90993.268um
[02/15 18:48:11   510s]           capacitance    : wire=13.354pF, gate=8.881pF, total=22.235pF
[02/15 18:48:11   510s]           net violations : underSlew={278,0.347ns} average 0.188ns std.dev 0.107ns
[02/15 18:48:11   510s]       Approximately balancing, wire and cell delays, iteration 1 done.
[02/15 18:48:11   510s]     Approximately balancing done.
[02/15 18:48:11   510s]     Clock DAG stats after 'Approximately balancing step':
[02/15 18:48:11   510s]       cell counts    : b=154, i=0, cg=0, l=41, total=195
[02/15 18:48:11   510s]       cell areas     : b=4138.142um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=5244.926um^2
[02/15 18:48:11   510s]       wire lengths   : top=0.000um, trunk=11455.613um, leaf=79537.655um, total=90993.268um
[02/15 18:48:11   510s]       capacitance    : wire=13.354pF, gate=8.881pF, total=22.235pF
[02/15 18:48:11   510s]       net violations : underSlew={278,0.347ns} average 0.188ns std.dev 0.107ns
[02/15 18:48:11   510s]     Clock tree state after 'Approximately balancing step':
[02/15 18:48:11   510s]       clock_tree clock: worst slew is leaf(0.371),trunk(0.364),top(nil), margined worst slew is leaf(0.371),trunk(0.364),top(nil)
[02/15 18:48:12   510s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.465, max=0.570, avg=0.529, sd=0.023], skew [0.104 vs 0.105, 99.7% {0.474, 0.526, 0.570}] (wid=0.130 ws=0.116) (gid=0.539 gs=0.139)
[02/15 18:48:12   510s]     Clock network insertion delays are now [0.465ns, 0.570ns] average 0.529ns std.dev 0.023ns
[02/15 18:48:12   510s] BalancingStep Approximately balancing step has increased max desired latencies (wire and cell)
[02/15 18:48:12   510s] {clock/default_emulate_constraint_mode,WC: 5696.23 -> 5703.23}
[02/15 18:48:12   510s]   Approximately balancing step done.
[02/15 18:48:12   510s]   Fixing clock tree overload... 
[02/15 18:48:12   510s]     Fixing clock tree overload: 
[02/15 18:48:12   510s]     Fixing clock tree overload: .
[02/15 18:48:12   510s]     Fixing clock tree overload: ..
[02/15 18:48:12   510s]     Fixing clock tree overload: ...
[02/15 18:48:12   510s]     Fixing clock tree overload: ... 20% 
[02/15 18:48:12   510s]     Fixing clock tree overload: ... 20% .
[02/15 18:48:12   510s]     Fixing clock tree overload: ... 20% ..
[02/15 18:48:12   510s]     Fixing clock tree overload: ... 20% ...
[02/15 18:48:12   510s]     Fixing clock tree overload: ... 20% ... 40% 
[02/15 18:48:12   510s]     Fixing clock tree overload: ... 20% ... 40% .
[02/15 18:48:12   510s]     Fixing clock tree overload: ... 20% ... 40% ..
[02/15 18:48:12   510s]     Fixing clock tree overload: ... 20% ... 40% ...
[02/15 18:48:12   510s]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[02/15 18:48:12   510s]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[02/15 18:48:12   510s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[02/15 18:48:12   510s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[02/15 18:48:12   510s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[02/15 18:48:12   510s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[02/15 18:48:12   510s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[02/15 18:48:12   510s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[02/15 18:48:12   510s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[02/15 18:48:12   510s]     Clock DAG stats after 'Fixing clock tree overload':
[02/15 18:48:12   510s]       cell counts    : b=154, i=0, cg=0, l=41, total=195
[02/15 18:48:12   510s]       cell areas     : b=4138.142um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=5244.926um^2
[02/15 18:48:12   510s]       wire lengths   : top=0.000um, trunk=11455.613um, leaf=79537.655um, total=90993.268um
[02/15 18:48:12   510s]       capacitance    : wire=13.354pF, gate=8.881pF, total=22.235pF
[02/15 18:48:12   510s]       net violations : underSlew={278,0.347ns} average 0.188ns std.dev 0.107ns
[02/15 18:48:12   510s]     Clock tree state after 'Fixing clock tree overload':
[02/15 18:48:12   510s]       clock_tree clock: worst slew is leaf(0.371),trunk(0.364),top(nil), margined worst slew is leaf(0.371),trunk(0.364),top(nil)
[02/15 18:48:12   510s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.465, max=0.570, avg=0.529, sd=0.023], skew [0.104 vs 0.105, 99.7% {0.474, 0.526, 0.570}] (wid=0.130 ws=0.116) (gid=0.539 gs=0.139)
[02/15 18:48:12   510s]     Clock network insertion delays are now [0.465ns, 0.570ns] average 0.529ns std.dev 0.023ns
[02/15 18:48:12   510s]   Fixing clock tree overload done.
[02/15 18:48:12   510s]   Approximately balancing paths... 
[02/15 18:48:12   510s]     Added 0 buffers.
[02/15 18:48:12   510s]     Clock DAG stats after 'Approximately balancing paths':
[02/15 18:48:12   510s]       cell counts    : b=154, i=0, cg=0, l=41, total=195
[02/15 18:48:12   510s]       cell areas     : b=4138.142um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=5244.926um^2
[02/15 18:48:12   510s]       wire lengths   : top=0.000um, trunk=11455.613um, leaf=79537.655um, total=90993.268um
[02/15 18:48:12   510s]       capacitance    : wire=13.354pF, gate=8.881pF, total=22.235pF
[02/15 18:48:12   510s]       net violations : underSlew={278,0.347ns} average 0.188ns std.dev 0.107ns
[02/15 18:48:12   510s]     Clock tree state after 'Approximately balancing paths':
[02/15 18:48:12   510s]       clock_tree clock: worst slew is leaf(0.371),trunk(0.364),top(nil), margined worst slew is leaf(0.371),trunk(0.364),top(nil)
[02/15 18:48:12   510s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.465, max=0.570, avg=0.529, sd=0.023], skew [0.104 vs 0.105, 99.7% {0.474, 0.526, 0.570}] (wid=0.130 ws=0.116) (gid=0.539 gs=0.139)
[02/15 18:48:12   510s]     Clock network insertion delays are now [0.465ns, 0.570ns] average 0.529ns std.dev 0.023ns
[02/15 18:48:12   510s]   Approximately balancing paths done.
[02/15 18:48:12   510s]   Resynthesising clock tree into netlist... 
[02/15 18:48:12   510s]   Resynthesising clock tree into netlist done.
[02/15 18:48:12   510s]   Updating congestion map to accurately time the clock tree... 
[02/15 18:48:12   511s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'minimips' of instances=29244 and nets=22556 using extraction engine 'preRoute' .
[02/15 18:48:12   511s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/15 18:48:12   511s] Type 'man IMPEXT-3530' for more detail.
[02/15 18:48:12   511s] PreRoute RC Extraction called for design minimips.
[02/15 18:48:12   511s] RC Extraction called in multi-corner(1) mode.
[02/15 18:48:12   511s] RCMode: PreRoute
[02/15 18:48:12   511s]       RC Corner Indexes            0   
[02/15 18:48:12   511s] Capacitance Scaling Factor   : 1.00000 
[02/15 18:48:12   511s] Resistance Scaling Factor    : 1.00000 
[02/15 18:48:12   511s] Clock Cap. Scaling Factor    : 1.00000 
[02/15 18:48:12   511s] Clock Res. Scaling Factor    : 1.00000 
[02/15 18:48:12   511s] Shrink Factor                : 1.00000
[02/15 18:48:12   511s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/15 18:48:12   511s] Using capacitance table file ...
[02/15 18:48:12   511s] Updating RC grid for preRoute extraction ...
[02/15 18:48:12   511s] Initializing multi-corner capacitance tables ... 
[02/15 18:48:12   511s] Initializing multi-corner resistance tables ...
[02/15 18:48:12   511s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1471.828M)
[02/15 18:48:12   511s] 
[02/15 18:48:12   511s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[02/15 18:48:12   511s]   Updating congestion map to accurately time the clock tree done.
[02/15 18:48:12   511s]   Disconnecting clock tree from netlist... 
[02/15 18:48:12   511s]   Disconnecting clock tree from netlist done.
[02/15 18:48:13   511s]   Clock DAG stats After congestion update:
[02/15 18:48:13   511s]     cell counts    : b=154, i=0, cg=0, l=41, total=195
[02/15 18:48:13   511s]     cell areas     : b=4138.142um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=5244.926um^2
[02/15 18:48:13   511s]     wire lengths   : top=0.000um, trunk=11455.613um, leaf=79537.655um, total=90993.268um
[02/15 18:48:13   511s]     capacitance    : wire=13.354pF, gate=8.881pF, total=22.235pF
[02/15 18:48:13   511s]     net violations : underSlew={278,0.347ns} average 0.188ns std.dev 0.107ns
[02/15 18:48:13   511s]   Clock tree state After congestion update:
[02/15 18:48:13   511s]     clock_tree clock: worst slew is leaf(0.371),trunk(0.365),top(nil), margined worst slew is leaf(0.371),trunk(0.365),top(nil)
[02/15 18:48:13   511s]     skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.465, max=0.570, avg=0.529, sd=0.023], skew [0.105 vs 0.105*, 99.7% {0.474, 0.526, 0.570}] (wid=0.130 ws=0.116) (gid=0.540 gs=0.140)
[02/15 18:48:13   511s]   Clock network insertion delays are now [0.465ns, 0.570ns] average 0.529ns std.dev 0.023ns
[02/15 18:48:13   511s]   Improving clock skew... 
[02/15 18:48:13   511s]     Iteration 1... 
[02/15 18:48:13   512s]       Path optimization required 18 stage delay updates 
[02/15 18:48:13   512s]       Path optimization required 0 stage delay updates 
[02/15 18:48:13   512s]     Iteration 1 done.
[02/15 18:48:13   512s]     Clock DAG stats after 'Improving clock skew':
[02/15 18:48:13   512s]       cell counts    : b=154, i=0, cg=0, l=41, total=195
[02/15 18:48:13   512s]       cell areas     : b=4138.142um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=5244.926um^2
[02/15 18:48:13   512s]       wire lengths   : top=0.000um, trunk=11529.792um, leaf=79537.655um, total=91067.447um
[02/15 18:48:13   512s]       capacitance    : wire=13.364pF, gate=8.881pF, total=22.245pF
[02/15 18:48:13   512s]       net violations : underSlew={278,0.347ns} average 0.188ns std.dev 0.107ns
[02/15 18:48:13   512s]     Clock tree state after 'Improving clock skew':
[02/15 18:48:13   512s]       clock_tree clock: worst slew is leaf(0.371),trunk(0.365),top(nil), margined worst slew is leaf(0.371),trunk(0.365),top(nil)
[02/15 18:48:13   512s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.470, max=0.570, avg=0.529, sd=0.023], skew [0.100 vs 0.105, 99.7% {0.474, 0.526, 0.570}] (wid=0.130 ws=0.116) (gid=0.539 gs=0.140)
[02/15 18:48:13   512s]     Clock network insertion delays are now [0.470ns, 0.570ns] average 0.529ns std.dev 0.023ns
[02/15 18:48:13   512s]   Improving clock skew done.
[02/15 18:48:13   512s]   Reducing clock tree power 3... 
[02/15 18:48:13   512s]     Initial gate capacitance is (rise=8.881pF fall=8.881pF).
[02/15 18:48:13   512s]     Resizing gates: 
[02/15 18:48:14   512s]     Resizing gates: .
[02/15 18:48:14   512s]     Resizing gates: ..
[02/15 18:48:14   513s]     Resizing gates: ...
[02/15 18:48:15   513s]     Resizing gates: ... 20% 
[02/15 18:48:15   514s]     Resizing gates: ... 20% .
[02/15 18:48:15   514s]     Resizing gates: ... 20% ..
[02/15 18:48:15   514s]     Resizing gates: ... 20% ...
[02/15 18:48:16   514s]     Resizing gates: ... 20% ... 40% 
[02/15 18:48:16   514s]     Resizing gates: ... 20% ... 40% .
[02/15 18:48:16   515s]     Resizing gates: ... 20% ... 40% ..
[02/15 18:48:16   515s]     Resizing gates: ... 20% ... 40% ...
[02/15 18:48:16   515s]     Resizing gates: ... 20% ... 40% ... 60% 
[02/15 18:48:16   515s]     Resizing gates: ... 20% ... 40% ... 60% .
[02/15 18:48:17   515s]     Resizing gates: ... 20% ... 40% ... 60% ..
[02/15 18:48:17   515s]     Resizing gates: ... 20% ... 40% ... 60% ...
[02/15 18:48:17   515s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[02/15 18:48:17   515s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[02/15 18:48:17   515s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[02/15 18:48:17   515s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[02/15 18:48:17   515s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[02/15 18:48:17   515s]     Iteration 1: gate capacitance is (rise=8.465pF fall=8.465pF).
[02/15 18:48:17   515s]     Resizing gates: 
[02/15 18:48:18   516s]     Resizing gates: .
[02/15 18:48:18   516s]     Resizing gates: ..
[02/15 18:48:18   516s]     Resizing gates: ...
[02/15 18:48:18   517s]     Resizing gates: ... 20% 
[02/15 18:48:19   517s]     Resizing gates: ... 20% .
[02/15 18:48:19   517s]     Resizing gates: ... 20% ..
[02/15 18:48:19   517s]     Resizing gates: ... 20% ...
[02/15 18:48:19   517s]     Resizing gates: ... 20% ... 40% 
[02/15 18:48:19   517s]     Resizing gates: ... 20% ... 40% .
[02/15 18:48:19   518s]     Resizing gates: ... 20% ... 40% ..
[02/15 18:48:20   518s]     Resizing gates: ... 20% ... 40% ...
[02/15 18:48:20   518s]     Resizing gates: ... 20% ... 40% ... 60% 
[02/15 18:48:20   518s]     Resizing gates: ... 20% ... 40% ... 60% .
[02/15 18:48:20   518s]     Resizing gates: ... 20% ... 40% ... 60% ..
[02/15 18:48:20   518s]     Resizing gates: ... 20% ... 40% ... 60% ...
[02/15 18:48:20   518s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[02/15 18:48:20   518s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[02/15 18:48:20   518s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[02/15 18:48:20   518s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[02/15 18:48:20   519s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[02/15 18:48:20   519s]     Stopping in iteration 2: unable to make further power recovery in this step.
[02/15 18:48:20   519s]     Iteration 2: gate capacitance is (rise=8.445pF fall=8.445pF).
[02/15 18:48:20   519s]     Clock DAG stats after 'Reducing clock tree power 3':
[02/15 18:48:20   519s]       cell counts    : b=154, i=0, cg=0, l=41, total=195
[02/15 18:48:20   519s]       cell areas     : b=3354.170um^2, i=0.000um^2, cg=0.000um^2, l=999.180um^2, total=4353.350um^2
[02/15 18:48:20   519s]       wire lengths   : top=0.000um, trunk=11475.111um, leaf=79523.065um, total=90998.176um
[02/15 18:48:20   519s]       capacitance    : wire=13.353pF, gate=8.445pF, total=21.799pF
[02/15 18:48:20   519s]       net violations : underSlew={278,0.347ns} average 0.181ns std.dev 0.105ns
[02/15 18:48:20   519s]     Clock tree state after 'Reducing clock tree power 3':
[02/15 18:48:20   519s]       clock_tree clock: worst slew is leaf(0.371),trunk(0.295),top(nil), margined worst slew is leaf(0.371),trunk(0.295),top(nil)
[02/15 18:48:20   519s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.465, max=0.569, avg=0.539, sd=0.020], skew [0.104 vs 0.105, 99.3% {0.490, 0.542, 0.569}] (wid=0.128 ws=0.115) (gid=0.542 gs=0.119)
[02/15 18:48:20   519s]     Clock network insertion delays are now [0.465ns, 0.569ns] average 0.539ns std.dev 0.020ns
[02/15 18:48:20   519s]   Reducing clock tree power 3 done.
[02/15 18:48:20   519s]   Improving insertion delay... 
[02/15 18:48:20   519s]     Clock DAG stats after improving insertion delay:
[02/15 18:48:20   519s]       cell counts    : b=154, i=0, cg=0, l=41, total=195
[02/15 18:48:20   519s]       cell areas     : b=3354.170um^2, i=0.000um^2, cg=0.000um^2, l=999.180um^2, total=4353.350um^2
[02/15 18:48:20   519s]       wire lengths   : top=0.000um, trunk=11475.111um, leaf=79523.065um, total=90998.176um
[02/15 18:48:20   519s]       capacitance    : wire=13.353pF, gate=8.445pF, total=21.799pF
[02/15 18:48:20   519s]       net violations : underSlew={278,0.347ns} average 0.181ns std.dev 0.105ns
[02/15 18:48:20   519s]     Clock tree state after improving insertion delay:
[02/15 18:48:20   519s]       clock_tree clock: worst slew is leaf(0.371),trunk(0.295),top(nil), margined worst slew is leaf(0.371),trunk(0.295),top(nil)
[02/15 18:48:20   519s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.465, max=0.569, avg=0.539, sd=0.020], skew [0.104 vs 0.105, 99.3% {0.490, 0.542, 0.569}] (wid=0.128 ws=0.115) (gid=0.542 gs=0.119)
[02/15 18:48:20   519s]     Clock network insertion delays are now [0.465ns, 0.569ns] average 0.539ns std.dev 0.020ns
[02/15 18:48:20   519s]     Clock DAG stats after 'Improving insertion delay':
[02/15 18:48:20   519s]       cell counts    : b=154, i=0, cg=0, l=41, total=195
[02/15 18:48:20   519s]       cell areas     : b=3354.170um^2, i=0.000um^2, cg=0.000um^2, l=999.180um^2, total=4353.350um^2
[02/15 18:48:20   519s]       wire lengths   : top=0.000um, trunk=11475.111um, leaf=79523.065um, total=90998.176um
[02/15 18:48:20   519s]       capacitance    : wire=13.353pF, gate=8.445pF, total=21.799pF
[02/15 18:48:20   519s]       net violations : underSlew={278,0.347ns} average 0.181ns std.dev 0.105ns
[02/15 18:48:20   519s]     Clock tree state after 'Improving insertion delay':
[02/15 18:48:20   519s]       clock_tree clock: worst slew is leaf(0.371),trunk(0.295),top(nil), margined worst slew is leaf(0.371),trunk(0.295),top(nil)
[02/15 18:48:20   519s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.465, max=0.569, avg=0.539, sd=0.020], skew [0.104 vs 0.105, 99.3% {0.490, 0.542, 0.569}] (wid=0.128 ws=0.115) (gid=0.542 gs=0.119)
[02/15 18:48:20   519s]     Clock network insertion delays are now [0.465ns, 0.569ns] average 0.539ns std.dev 0.020ns
[02/15 18:48:20   519s]   Improving insertion delay done.
[02/15 18:48:20   519s]   Total capacitance is (rise=21.799pF fall=21.799pF), of which (rise=13.353pF fall=13.353pF) is wire, and (rise=8.445pF fall=8.445pF) is gate.
[02/15 18:48:20   519s]   Legalizer releasing space for clock trees... 
[02/15 18:48:20   519s]   Legalizer releasing space for clock trees done.
[02/15 18:48:20   519s]   Updating netlist... 
[02/15 18:48:21   519s] *
[02/15 18:48:21   519s] * Starting clock placement refinement...
[02/15 18:48:21   519s] *
[02/15 18:48:21   519s] * First pass: Refine non-clock instances...
[02/15 18:48:21   519s] *
[02/15 18:48:21   519s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
[02/15 18:48:21   519s] Type 'man IMPSP-270' for more detail.
[02/15 18:48:21   519s] *** Starting refinePlace (0:08:39 mem=1529.1M) ***
[02/15 18:48:21   519s] Total net length = 1.057e+06 (5.242e+05 5.331e+05) (ext = 4.659e+04)
[02/15 18:48:21   519s] Starting refinePlace ...
[02/15 18:48:21   519s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/15 18:48:21   519s] default core: bins with density >  0.75 =   17 % ( 55 / 324 )
[02/15 18:48:21   519s] Density distribution unevenness ratio = 8.224%
[02/15 18:48:21   520s]   Spread Effort: high, pre-route mode, useDDP on.
[02/15 18:48:21   520s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1529.1MB) @(0:08:39 - 0:08:39).
[02/15 18:48:21   520s] Move report: preRPlace moves 286 insts, mean move: 6.38 um, max move: 24.41 um
[02/15 18:48:21   520s] 	Max move on inst (U4_ex_U1_alu_mul_138_45_g72239): (306.81, 814.96) --> (287.28, 819.84)
[02/15 18:48:21   520s] 	Length: 21 sites, height: 1 rows, site name: core, cell type: FAX2
[02/15 18:48:21   520s] wireLenOptFixPriorityInst 0 inst fixed
[02/15 18:48:21   520s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g89940' (Cell INX20).
[02/15 18:48:21   520s] Type 'man IMPSP-2020' for more detail.
[02/15 18:48:21   520s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g79557' (Cell INX20).
[02/15 18:48:21   520s] Type 'man IMPSP-2020' for more detail.
[02/15 18:48:21   520s] Move report: legalization moves 132 insts, mean move: 5.04 um, max move: 21.89 um
[02/15 18:48:21   520s] 	Max move on inst (U8_syscop_g4820): (360.99, 263.52) --> (343.98, 268.40)
[02/15 18:48:21   520s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1529.1MB) @(0:08:39 - 0:08:40).
[02/15 18:48:21   520s] **ERROR: (IMPSP-2021):	Could not legalize <2> instances in the design. Check warning message IMPSP-270, IMPSP-452 or IMPSP-2020 in log file for more details.
[02/15 18:48:21   520s] Type 'man IMPSP-2021' for more detail.
[02/15 18:48:21   520s] Move report: Detail placement moves 338 insts, mean move: 6.94 um, max move: 29.45 um
[02/15 18:48:21   520s] 	Max move on inst (U4_ex_U1_alu_mul_138_45_g73639): (427.77, 732.00) --> (452.34, 736.88)
[02/15 18:48:21   520s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1529.1MB
[02/15 18:48:21   520s] Statistics of distance of Instance movement in refine placement:
[02/15 18:48:21   520s]   maximum (X+Y) =        29.45 um
[02/15 18:48:21   520s]   inst (U4_ex_U1_alu_mul_138_45_g73639) with max move: (427.77, 732) -> (452.34, 736.88)
[02/15 18:48:21   520s]   mean    (X+Y) =         6.94 um
[02/15 18:48:21   520s] Total instances flipped for legalization: 2
[02/15 18:48:21   520s] Summary Report:
[02/15 18:48:21   520s] Instances move: 338 (out of 19973 movable)
[02/15 18:48:21   520s] Mean displacement: 6.94 um
[02/15 18:48:21   520s] Max displacement: 29.45 um (Instance: U4_ex_U1_alu_mul_138_45_g73639) ([02/15 18:48:21   520s] Total instances moved : 338
427.77, 732) -> (452.34, 736.88)
[02/15 18:48:21   520s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: NA2X1
[02/15 18:48:21   520s] Total net length = 1.057e+06 (5.242e+05 5.331e+05) (ext = 4.659e+04)
[02/15 18:48:21   520s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:00.0, mem=1529.1MB) @(0:08:39 - 0:08:40).
[02/15 18:48:21   520s] Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1529.1MB
[02/15 18:48:21   520s] *** Finished refinePlace (0:08:40 mem=1529.1M) ***
[02/15 18:48:21   520s] *
[02/15 18:48:21   520s] * Second pass: Refine clock instances...
[02/15 18:48:21   520s] *
[02/15 18:48:21   520s] #spOpts: mergeVia=F 
[02/15 18:48:21   520s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
[02/15 18:48:21   520s] Type 'man IMPSP-270' for more detail.
[02/15 18:48:21   520s] *** Starting refinePlace (0:08:40 mem=1529.1M) ***
[02/15 18:48:21   520s] Total net length = 1.060e+06 (5.265e+05 5.338e+05) (ext = 4.660e+04)
[02/15 18:48:21   520s] Starting refinePlace ...
[02/15 18:48:21   520s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/15 18:48:21   520s] default core: bins with density >  0.75 = 21.6 % ( 70 / 324 )
[02/15 18:48:21   520s] Density distribution unevenness ratio = 3.639%
[02/15 18:48:21   520s]   Spread Effort: high, pre-route mode, useDDP on.
[02/15 18:48:21   520s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1529.1MB) @(0:08:40 - 0:08:40).
[02/15 18:48:21   520s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/15 18:48:21   520s] wireLenOptFixPriorityInst 1723 inst fixed
[02/15 18:48:22   520s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g89940' (Cell INX20).
[02/15 18:48:22   520s] Type 'man IMPSP-2020' for more detail.
[02/15 18:48:22   520s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g79557' (Cell INX20).
[02/15 18:48:22   520s] Type 'man IMPSP-2020' for more detail.
[02/15 18:48:22   520s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/15 18:48:22   520s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1529.1MB) @(0:08:40 - 0:08:40).
[02/15 18:48:22   520s] **ERROR: (IMPSP-2021):	Could not legalize <2> instances in the design. Check warning message IMPSP-270, IMPSP-452 or IMPSP-2020 in log file for more details.
[02/15 18:48:22   520s] Type 'man IMPSP-2021' for more detail.
[02/15 18:48:22   520s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/15 18:48:22   520s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1529.1MB
[02/15 18:48:22   520s] Statistics of distance of Instance movement in refine placement:
[02/15 18:48:22   520s]   maximum (X+Y) =         0.00 um
[02/15 18:48:22   520s]   mean    (X+Y) =         0.00 um
[02/15 18:48:22   520s] Total instances moved : 0
[02/15 18:48:22   520s] Summary Report:
[02/15 18:48:22   520s] Instances move: 0 (out of 21891 movable)
[02/15 18:48:22   520s] Mean displacement: 0.00 um
[02/15 18:48:22   520s] Max displacement: 0.00 um 
[02/15 18:48:22   520s] Total net length = 1.060e+06 (5.265e+05 5.338e+05) (ext = 4.660e+04)
[02/15 18:48:22   520s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1529.1MB
[02/15 18:48:22   520s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1529.1MB) @(0:08:40 - 0:08:40).
[02/15 18:48:22   520s] *** Finished refinePlace (0:08:40 mem=1529.1M) ***
[02/15 18:48:22   520s] *
[02/15 18:48:22   520s] * No clock instances moved during refinement.
[02/15 18:48:22   520s] *
[02/15 18:48:22   520s] * Finished with clock placement refinement.
[02/15 18:48:22   520s] *
[02/15 18:48:22   521s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
[02/15 18:48:22   521s] Type 'man IMPSP-270' for more detail.
[02/15 18:48:23   522s] 
[02/15 18:48:23   522s] CCOPT: Starting clock implementation routing.
[02/15 18:48:23   522s] Net route status summary:
[02/15 18:48:23   522s]   Clock:       196 (unrouted=196, trialRouted=0, noStatus=0, routed=0, fixed=0)
[02/15 18:48:23   522s]   Non-clock: 22082 (unrouted=9, trialRouted=22040, noStatus=33, routed=0, fixed=0)
[02/15 18:48:23   522s] (Not counting 278 nets with <2 term connections)
[02/15 18:48:23   522s] 
[02/15 18:48:23   522s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'minimips' of instances=29244 and nets=22556 using extraction engine 'preRoute' .
[02/15 18:48:23   522s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/15 18:48:23   522s] Type 'man IMPEXT-3530' for more detail.
[02/15 18:48:23   522s] PreRoute RC Extraction called for design minimips.
[02/15 18:48:23   522s] RC Extraction called in multi-corner(1) mode.
[02/15 18:48:23   522s] RCMode: PreRoute
[02/15 18:48:23   522s]       RC Corner Indexes            0   
[02/15 18:48:23   522s] Capacitance Scaling Factor   : 1.00000 
[02/15 18:48:23   522s] Resistance Scaling Factor    : 1.00000 
[02/15 18:48:23   522s] Clock Cap. Scaling Factor    : 1.00000 
[02/15 18:48:23   522s] Clock Res. Scaling Factor    : 1.00000 
[02/15 18:48:23   522s] Shrink Factor                : 1.00000
[02/15 18:48:23   522s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/15 18:48:23   522s] Using capacitance table file ...
[02/15 18:48:23   522s] Updating RC grid for preRoute extraction ...
[02/15 18:48:23   522s] Initializing multi-corner capacitance tables ... 
[02/15 18:48:23   522s] Initializing multi-corner resistance tables ...
[02/15 18:48:23   522s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1543.516M)
[02/15 18:48:23   522s] 
[02/15 18:48:23   522s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[02/15 18:48:23   522s] 
[02/15 18:48:23   522s] CCOPT: Preparing to route 196 clock nets with NanoRoute.
[02/15 18:48:23   522s]   All net are default rule.
[02/15 18:48:23   522s]   Removed pre-existing routes for 196 nets.
[02/15 18:48:23   522s]   Preferred NanoRoute mode settings: Current
[02/15 18:48:23   522s] 
[02/15 18:48:23   522s]   drouteAutoStop = "false"
[02/15 18:48:23   522s]   drouteEndIteration = "20"
[02/15 18:48:23   522s]   drouteExpDeterministicMultiThread = "true"
[02/15 18:48:23   522s]   envHonorGlobalRoute = "false"
[02/15 18:48:23   522s]   grouteExpUseNanoRoute2 = "false"
[02/15 18:48:23   522s]   routeAllowPinAsFeedthrough = "false"
[02/15 18:48:23   522s]   routeExpDeterministicMultiThread = "true"
[02/15 18:48:23   522s]   routeSelectedNetOnly = "true"
[02/15 18:48:23   522s]   routeWithEco = "true"
[02/15 18:48:23   522s]   routeWithSiDriven = "false"
[02/15 18:48:23   522s]   routeWithTimingDriven = "false"
[02/15 18:48:23   522s] 
[02/15 18:48:23   522s]   set_multi_cpu_usage -localCpu 8; # current non-default setting
[02/15 18:48:23   522s] 
[02/15 18:48:23   522s] globalDetailRoute
[02/15 18:48:23   522s] 
[02/15 18:48:23   522s] #setNanoRouteMode -drouteAutoStop false
[02/15 18:48:23   522s] #setNanoRouteMode -drouteEndIteration 20
[02/15 18:48:23   522s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[02/15 18:48:23   522s] #setNanoRouteMode -routeSelectedNetOnly true
[02/15 18:48:23   522s] #setNanoRouteMode -routeWithEco true
[02/15 18:48:23   522s] #setNanoRouteMode -routeWithSiDriven false
[02/15 18:48:23   522s] #setNanoRouteMode -routeWithTimingDriven false
[02/15 18:48:23   522s] #Start globalDetailRoute on Wed Feb 15 18:48:23 2023
[02/15 18:48:23   522s] #
[02/15 18:48:23   522s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SP does not have antenna diff area.
[02/15 18:48:23   522s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SMP does not have antenna diff area.
[02/15 18:48:23   522s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8P does not have antenna diff area.
[02/15 18:48:23   522s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SP does not have antenna diff area.
[02/15 18:48:23   522s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SMP does not have antenna diff area.
[02/15 18:48:23   522s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4P does not have antenna diff area.
[02/15 18:48:23   522s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2SP does not have antenna diff area.
[02/15 18:48:23   522s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2P does not have antenna diff area.
[02/15 18:48:23   522s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SP does not have antenna diff area.
[02/15 18:48:23   522s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SMP does not have antenna diff area.
[02/15 18:48:23   522s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24P does not have antenna diff area.
[02/15 18:48:23   522s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT1P does not have antenna diff area.
[02/15 18:48:23   522s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SP does not have antenna diff area.
[02/15 18:48:23   522s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SMP does not have antenna diff area.
[02/15 18:48:23   522s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16P does not have antenna diff area.
[02/15 18:48:23   522s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SP does not have antenna diff area.
[02/15 18:48:23   522s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SMP does not have antenna diff area.
[02/15 18:48:23   522s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8P does not have antenna diff area.
[02/15 18:48:23   522s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SP does not have antenna diff area.
[02/15 18:48:23   522s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SMP does not have antenna diff area.
[02/15 18:48:23   522s] #WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
[02/15 18:48:23   522s] #To increase the message display limit, refer to the product command reference manual.
[02/15 18:48:25   525s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[02/15 18:48:25   525s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[02/15 18:48:26   525s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[02/15 18:48:26   525s] #Using multithreading with 8 threads.
[02/15 18:48:26   525s] #Start routing data preparation.
[02/15 18:48:26   525s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
[02/15 18:48:26   525s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
[02/15 18:48:26   525s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
[02/15 18:48:26   525s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
[02/15 18:48:26   525s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
[02/15 18:48:26   525s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
[02/15 18:48:26   525s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
[02/15 18:48:26   525s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
[02/15 18:48:26   525s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
[02/15 18:48:26   525s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
[02/15 18:48:26   525s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
[02/15 18:48:26   525s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
[02/15 18:48:26   525s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
[02/15 18:48:26   525s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
[02/15 18:48:26   525s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
[02/15 18:48:26   525s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
[02/15 18:48:26   525s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
[02/15 18:48:26   525s] #WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
[02/15 18:48:26   525s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
[02/15 18:48:26   525s] #WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
[02/15 18:48:26   525s] #Minimum voltage of a net in the design = 0.000.
[02/15 18:48:26   525s] #Maximum voltage of a net in the design = 1.800.
[02/15 18:48:26   525s] #Voltage range [0.000 - 0.000] has 4 nets.
[02/15 18:48:26   525s] #Voltage range [0.000 - 1.800] has 22552 nets.
[02/15 18:48:27   530s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[02/15 18:48:27   530s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[02/15 18:48:27   530s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[02/15 18:48:27   530s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[02/15 18:48:27   530s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[02/15 18:48:27   530s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[02/15 18:48:27   531s] #Regenerating Ggrids automatically.
[02/15 18:48:27   531s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[02/15 18:48:27   531s] #Using automatically generated G-grids.
[02/15 18:48:27   531s] #Done routing data preparation.
[02/15 18:48:27   531s] #cpu time = 00:00:06, elapsed time = 00:00:01, memory = 1098.78 (MB), peak = 1362.85 (MB)
[02/15 18:48:27   531s] #Merging special wires using 8 threads...
[02/15 18:48:27   531s] #
[02/15 18:48:27   531s] #Connectivity extraction summary:
[02/15 18:48:27   531s] #22279 (98.77%) nets are without wires.
[02/15 18:48:27   531s] #277 nets are fixed|skipped|trivial (not extracted).
[02/15 18:48:27   531s] #Total number of nets = 22556.
[02/15 18:48:27   531s] #
[02/15 18:48:27   531s] #reading routing guides ......
[02/15 18:48:28   531s] #Number of eco nets is 0
[02/15 18:48:28   531s] #
[02/15 18:48:28   531s] #Start data preparation...
[02/15 18:48:28   531s] #
[02/15 18:48:28   531s] #Data preparation is done on Wed Feb 15 18:48:28 2023
[02/15 18:48:28   531s] #
[02/15 18:48:28   531s] #Analyzing routing resource...
[02/15 18:48:28   531s] #Routing resource analysis is done on Wed Feb 15 18:48:28 2023
[02/15 18:48:28   531s] #
[02/15 18:48:28   531s] #  Resource Analysis:
[02/15 18:48:28   531s] #
[02/15 18:48:28   531s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/15 18:48:28   531s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/15 18:48:28   531s] #  --------------------------------------------------------------
[02/15 18:48:28   531s] #  Metal 1        H        1367           0        7832    88.61%
[02/15 18:48:28   531s] #  Metal 2        V        1335           0        7832     0.00%
[02/15 18:48:28   531s] #  Metal 3        H        1367           0        7832     0.00%
[02/15 18:48:28   531s] #  Metal 4        V        1335           0        7832     0.00%
[02/15 18:48:28   531s] #  Metal 5        H        1367           0        7832     0.00%
[02/15 18:48:28   531s] #  Metal 6        V         667           0        7832     0.00%
[02/15 18:48:28   531s] #  --------------------------------------------------------------
[02/15 18:48:28   531s] #  Total                   7438       0.00%  46992    14.77%
[02/15 18:48:28   531s] #
[02/15 18:48:28   531s] #  196 nets (0.87%) with 1 preferred extra spacing.
[02/15 18:48:28   531s] #
[02/15 18:48:28   531s] #
[02/15 18:48:28   531s] #Routing guide is on.
[02/15 18:48:28   531s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1100.78 (MB), peak = 1362.85 (MB)
[02/15 18:48:28   531s] #
[02/15 18:48:28   531s] #start global routing iteration 1...
[02/15 18:48:28   532s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1110.31 (MB), peak = 1362.85 (MB)
[02/15 18:48:28   532s] #
[02/15 18:48:28   532s] #start global routing iteration 2...
[02/15 18:48:28   532s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1112.42 (MB), peak = 1362.85 (MB)
[02/15 18:48:28   532s] #
[02/15 18:48:28   532s] #
[02/15 18:48:28   532s] #Total number of trivial nets (e.g. < 2 pins) = 277 (skipped).
[02/15 18:48:28   532s] #Total number of selected nets for routing = 196.
[02/15 18:48:28   532s] #Total number of unselected nets (but routable) for routing = 22083 (skipped).
[02/15 18:48:28   532s] #Total number of nets in the design = 22556.
[02/15 18:48:28   532s] #
[02/15 18:48:28   532s] #22083 skipped nets do not have any wires.
[02/15 18:48:28   532s] #196 routable nets have only global wires.
[02/15 18:48:28   532s] #196 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/15 18:48:28   532s] #
[02/15 18:48:28   532s] #Routed net constraints summary:
[02/15 18:48:28   532s] #------------------------------------------------
[02/15 18:48:28   532s] #        Rules   Pref Extra Space   Unconstrained  
[02/15 18:48:28   532s] #------------------------------------------------
[02/15 18:48:28   532s] #      Default                196               0  
[02/15 18:48:28   532s] #------------------------------------------------
[02/15 18:48:28   532s] #        Total                196               0  
[02/15 18:48:28   532s] #------------------------------------------------
[02/15 18:48:28   532s] #
[02/15 18:48:28   532s] #Routing constraints summary of the whole design:
[02/15 18:48:28   532s] #------------------------------------------------
[02/15 18:48:28   532s] #        Rules   Pref Extra Space   Unconstrained  
[02/15 18:48:28   532s] #------------------------------------------------
[02/15 18:48:28   532s] #      Default                196           22083  
[02/15 18:48:28   532s] #------------------------------------------------
[02/15 18:48:28   532s] #        Total                196           22083  
[02/15 18:48:28   532s] #------------------------------------------------
[02/15 18:48:28   532s] #
[02/15 18:48:28   532s] #
[02/15 18:48:28   532s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/15 18:48:28   532s] #
[02/15 18:48:28   532s] #                 OverCon       OverCon       OverCon          
[02/15 18:48:28   532s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[02/15 18:48:28   532s] #     Layer           (1)           (2)           (3)   OverCon
[02/15 18:48:28   532s] #  ------------------------------------------------------------
[02/15 18:48:28   532s] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/15 18:48:28   532s] #   Metal 2      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/15 18:48:28   532s] #   Metal 3      0(0.00%)      1(0.01%)      0(0.00%)   (0.01%)
[02/15 18:48:28   532s] #   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/15 18:48:28   532s] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/15 18:48:28   532s] #   Metal 6      0(0.00%)      0(0.00%)      1(0.01%)   (0.01%)
[02/15 18:48:28   532s] #  ------------------------------------------------------------
[02/15 18:48:28   532s] #     Total      0(0.00%)      1(0.00%)      1(0.00%)   (0.00%)
[02/15 18:48:28   532s] #
[02/15 18:48:28   532s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[02/15 18:48:28   532s] #  Overflow after GR: 0.01% H + 0.00% V
[02/15 18:48:28   532s] #
[02/15 18:48:28   532s] #Complete Global Routing.
[02/15 18:48:28   532s] #Total number of nets with non-default rule or having extra spacing = 196
[02/15 18:48:28   532s] #Total wire length = 91047 um.
[02/15 18:48:28   532s] #Total half perimeter of net bounding box = 64480 um.
[02/15 18:48:28   532s] #Total wire length on LAYER MET1 = 0 um.
[02/15 18:48:28   532s] #Total wire length on LAYER MET2 = 57 um.
[02/15 18:48:28   532s] #Total wire length on LAYER MET3 = 41674 um.
[02/15 18:48:28   532s] #Total wire length on LAYER MET4 = 48833 um.
[02/15 18:48:28   532s] #Total wire length on LAYER MET5 = 151 um.
[02/15 18:48:28   532s] #Total wire length on LAYER METTP = 331 um.
[02/15 18:48:28   532s] #Total number of vias = 6025
[02/15 18:48:28   532s] #Up-Via Summary (total 6025):
[02/15 18:48:28   532s] #           
[02/15 18:48:28   532s] #-----------------------
[02/15 18:48:28   532s] #  Metal 1         2105
[02/15 18:48:28   532s] #  Metal 2         1993
[02/15 18:48:28   532s] #  Metal 3         1882
[02/15 18:48:28   532s] #  Metal 4           27
[02/15 18:48:28   532s] #  Metal 5           18
[02/15 18:48:28   532s] #-----------------------
[02/15 18:48:28   532s] #                  6025 
[02/15 18:48:28   532s] #
[02/15 18:48:28   532s] #Total number of involved priority nets 196
[02/15 18:48:28   532s] #Maximum src to sink distance for priority net 1355.1
[02/15 18:48:28   532s] #Average of max src_to_sink distance for priority net 323.2
[02/15 18:48:28   532s] #Average of ave src_to_sink distance for priority net 267.4
[02/15 18:48:28   532s] #Max overcon = 3 tracks.
[02/15 18:48:28   532s] #Total overcon = 0.00%.
[02/15 18:48:28   532s] #Worst layer Gcell overcon rate = 0.01%.
[02/15 18:48:28   532s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1112.66 (MB), peak = 1362.85 (MB)
[02/15 18:48:28   532s] #
[02/15 18:48:28   532s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1103.77 (MB), peak = 1362.85 (MB)
[02/15 18:48:28   532s] #Start Track Assignment.
[02/15 18:48:29   532s] #Done with 1508 horizontal wires in 1 hboxes and 1420 vertical wires in 1 hboxes.
[02/15 18:48:29   533s] #Done with 213 horizontal wires in 1 hboxes and 185 vertical wires in 1 hboxes.
[02/15 18:48:29   533s] #Complete Track Assignment.
[02/15 18:48:29   533s] #Total number of nets with non-default rule or having extra spacing = 196
[02/15 18:48:29   533s] #Total wire length = 95912 um.
[02/15 18:48:29   533s] #Total half perimeter of net bounding box = 64480 um.
[02/15 18:48:29   533s] #Total wire length on LAYER MET1 = 3307 um.
[02/15 18:48:29   533s] #Total wire length on LAYER MET2 = 61 um.
[02/15 18:48:29   533s] #Total wire length on LAYER MET3 = 42446 um.
[02/15 18:48:29   533s] #Total wire length on LAYER MET4 = 49587 um.
[02/15 18:48:29   533s] #Total wire length on LAYER MET5 = 167 um.
[02/15 18:48:29   533s] #Total wire length on LAYER METTP = 345 um.
[02/15 18:48:29   533s] #Total number of vias = 6025
[02/15 18:48:29   533s] #Up-Via Summary (total 6025):
[02/15 18:48:29   533s] #           
[02/15 18:48:29   533s] #-----------------------
[02/15 18:48:29   533s] #  Metal 1         2105
[02/15 18:48:29   533s] #  Metal 2         1993
[02/15 18:48:29   533s] #  Metal 3         1882
[02/15 18:48:29   533s] #  Metal 4           27
[02/15 18:48:29   533s] #  Metal 5           18
[02/15 18:48:29   533s] #-----------------------
[02/15 18:48:29   533s] #                  6025 
[02/15 18:48:29   533s] #
[02/15 18:48:29   533s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1112.91 (MB), peak = 1362.85 (MB)
[02/15 18:48:29   533s] #
[02/15 18:48:29   533s] #Cpu time = 00:00:07
[02/15 18:48:29   533s] #Elapsed time = 00:00:03
[02/15 18:48:29   533s] #Increased memory = 26.37 (MB)
[02/15 18:48:29   533s] #Total memory = 1112.91 (MB)
[02/15 18:48:29   533s] #Peak memory = 1362.85 (MB)
[02/15 18:48:29   533s] #Using multithreading with 8 threads.
[02/15 18:48:29   533s] #
[02/15 18:48:29   533s] #Start Detail Routing..
[02/15 18:48:29   533s] #start initial detail routing ...
[02/15 18:48:32   551s] # ECO: 13.3% of the total area was rechecked for DRC, and 53.8% required routing.
[02/15 18:48:32   551s] #    number of violations = 161
[02/15 18:48:32   551s] #
[02/15 18:48:32   551s] #    By Layer and Type :
[02/15 18:48:32   551s] #	         MetSpc    Short   WreExt   Totals
[02/15 18:48:32   551s] #	MET1          0        2        0        2
[02/15 18:48:32   551s] #	MET2         70       14       75      159
[02/15 18:48:32   551s] #	Totals       70       16       75      161
[02/15 18:48:32   551s] #cpu time = 00:00:18, elapsed time = 00:00:03, memory = 1331.54 (MB), peak = 1362.85 (MB)
[02/15 18:48:32   551s] #start 1st optimization iteration ...
[02/15 18:48:33   555s] #    number of violations = 88
[02/15 18:48:33   555s] #
[02/15 18:48:33   555s] #    By Layer and Type :
[02/15 18:48:33   555s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/15 18:48:33   555s] #	MET1          0        0        0        0        0
[02/15 18:48:33   555s] #	MET2         43        3        3       39       88
[02/15 18:48:33   555s] #	Totals       43        3        3       39       88
[02/15 18:48:33   555s] #    number of process antenna violations = 97
[02/15 18:48:33   555s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1214.55 (MB), peak = 1362.85 (MB)
[02/15 18:48:33   555s] #start 2nd optimization iteration ...
[02/15 18:48:33   557s] #    number of violations = 61
[02/15 18:48:33   557s] #
[02/15 18:48:33   557s] #    By Layer and Type :
[02/15 18:48:33   557s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/15 18:48:33   557s] #	MET1          0        0        0        0        0
[02/15 18:48:33   557s] #	MET2         25        6        5       25       61
[02/15 18:48:33   557s] #	Totals       25        6        5       25       61
[02/15 18:48:33   557s] #    number of process antenna violations = 96
[02/15 18:48:33   557s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1199.51 (MB), peak = 1362.85 (MB)
[02/15 18:48:33   557s] #start 3rd optimization iteration ...
[02/15 18:48:34   559s] #    number of violations = 60
[02/15 18:48:34   559s] #
[02/15 18:48:34   559s] #    By Layer and Type :
[02/15 18:48:34   559s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/15 18:48:34   559s] #	MET1          0        0        0        0        0
[02/15 18:48:34   559s] #	MET2         28        3        2       27       60
[02/15 18:48:34   559s] #	Totals       28        3        2       27       60
[02/15 18:48:34   559s] #    number of process antenna violations = 88
[02/15 18:48:34   559s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1192.89 (MB), peak = 1362.85 (MB)
[02/15 18:48:34   559s] #start 4th optimization iteration ...
[02/15 18:48:34   560s] #    number of violations = 61
[02/15 18:48:34   560s] #
[02/15 18:48:34   560s] #    By Layer and Type :
[02/15 18:48:34   560s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/15 18:48:34   560s] #	MET1          0        0        0        0        0
[02/15 18:48:34   560s] #	MET2         25        6        5       25       61
[02/15 18:48:34   560s] #	Totals       25        6        5       25       61
[02/15 18:48:34   560s] #    number of process antenna violations = 96
[02/15 18:48:34   560s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1194.12 (MB), peak = 1362.85 (MB)
[02/15 18:48:34   560s] #start 5th optimization iteration ...
[02/15 18:48:35   562s] #    number of violations = 58
[02/15 18:48:35   562s] #
[02/15 18:48:35   562s] #    By Layer and Type :
[02/15 18:48:35   562s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/15 18:48:35   562s] #	MET1          0        0        0        0        0
[02/15 18:48:35   562s] #	MET2         29        2        1       26       58
[02/15 18:48:35   562s] #	Totals       29        2        1       26       58
[02/15 18:48:35   562s] #    number of process antenna violations = 88
[02/15 18:48:35   562s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1193.97 (MB), peak = 1362.85 (MB)
[02/15 18:48:35   562s] #start 6th optimization iteration ...
[02/15 18:48:35   565s] #    number of violations = 58
[02/15 18:48:35   565s] #
[02/15 18:48:35   565s] #    By Layer and Type :
[02/15 18:48:35   565s] #	         MetSpc    Short   WreExt   Totals
[02/15 18:48:35   565s] #	MET1          0        0        0        0
[02/15 18:48:35   565s] #	MET2         25        5       28       58
[02/15 18:48:35   565s] #	Totals       25        5       28       58
[02/15 18:48:35   565s] #    number of process antenna violations = 96
[02/15 18:48:35   565s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1289.72 (MB), peak = 1362.85 (MB)
[02/15 18:48:35   565s] #start 7th optimization iteration ...
[02/15 18:48:36   568s] #    number of violations = 51
[02/15 18:48:36   568s] #
[02/15 18:48:36   568s] #    By Layer and Type :
[02/15 18:48:36   568s] #	         MetSpc    Short   WreExt   Totals
[02/15 18:48:36   568s] #	MET1          0        0        0        0
[02/15 18:48:36   568s] #	MET2         23        3       25       51
[02/15 18:48:36   568s] #	Totals       23        3       25       51
[02/15 18:48:36   568s] #    number of process antenna violations = 88
[02/15 18:48:36   568s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1291.59 (MB), peak = 1362.85 (MB)
[02/15 18:48:36   568s] #start 8th optimization iteration ...
[02/15 18:48:37   571s] #    number of violations = 44
[02/15 18:48:37   571s] #
[02/15 18:48:37   571s] #    By Layer and Type :
[02/15 18:48:37   571s] #	         MetSpc    Short   WreExt   Totals
[02/15 18:48:37   571s] #	MET1          0        0        0        0
[02/15 18:48:37   571s] #	MET2         18        4       22       44
[02/15 18:48:37   571s] #	Totals       18        4       22       44
[02/15 18:48:37   571s] #    number of process antenna violations = 85
[02/15 18:48:37   571s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1293.71 (MB), peak = 1362.85 (MB)
[02/15 18:48:37   571s] #start 9th optimization iteration ...
[02/15 18:48:37   573s] #    number of violations = 44
[02/15 18:48:37   573s] #
[02/15 18:48:37   573s] #    By Layer and Type :
[02/15 18:48:37   573s] #	         MetSpc    Short   WreExt   Totals
[02/15 18:48:37   573s] #	MET1          0        0        0        0
[02/15 18:48:37   573s] #	MET2         17        5       22       44
[02/15 18:48:37   573s] #	Totals       17        5       22       44
[02/15 18:48:37   573s] #    number of process antenna violations = 85
[02/15 18:48:37   573s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1284.96 (MB), peak = 1362.85 (MB)
[02/15 18:48:37   573s] #start 10th optimization iteration ...
[02/15 18:48:38   576s] #    number of violations = 43
[02/15 18:48:38   576s] #
[02/15 18:48:38   576s] #    By Layer and Type :
[02/15 18:48:38   576s] #	         MetSpc    Short   WreExt   Totals
[02/15 18:48:38   576s] #	MET1          0        0        0        0
[02/15 18:48:38   576s] #	MET2         17        5       21       43
[02/15 18:48:38   576s] #	Totals       17        5       21       43
[02/15 18:48:38   576s] #    number of process antenna violations = 85
[02/15 18:48:38   576s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1287.41 (MB), peak = 1362.85 (MB)
[02/15 18:48:38   576s] #start 11th optimization iteration ...
[02/15 18:48:39   581s] #    number of violations = 38
[02/15 18:48:39   581s] #
[02/15 18:48:39   581s] #    By Layer and Type :
[02/15 18:48:39   581s] #	         MetSpc    Short   WreExt   Totals
[02/15 18:48:39   581s] #	MET1          0        0        0        0
[02/15 18:48:39   581s] #	MET2         19        2       17       38
[02/15 18:48:39   581s] #	Totals       19        2       17       38
[02/15 18:48:39   581s] #    number of process antenna violations = 85
[02/15 18:48:39   581s] #cpu time = 00:00:05, elapsed time = 00:00:01, memory = 1403.91 (MB), peak = 1406.41 (MB)
[02/15 18:48:39   581s] #start 12th optimization iteration ...
[02/15 18:48:40   584s] #    number of violations = 33
[02/15 18:48:40   584s] #
[02/15 18:48:40   584s] #    By Layer and Type :
[02/15 18:48:40   584s] #	         MetSpc    Short   WreExt   Totals
[02/15 18:48:40   584s] #	MET1          0        0        0        0
[02/15 18:48:40   584s] #	MET2         13        4       16       33
[02/15 18:48:40   584s] #	Totals       13        4       16       33
[02/15 18:48:40   584s] #    number of process antenna violations = 83
[02/15 18:48:40   584s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1370.39 (MB), peak = 1406.41 (MB)
[02/15 18:48:40   584s] #start 13th optimization iteration ...
[02/15 18:48:41   588s] #    number of violations = 29
[02/15 18:48:41   588s] #
[02/15 18:48:41   588s] #    By Layer and Type :
[02/15 18:48:41   588s] #	         MetSpc    Short   WreExt   Totals
[02/15 18:48:41   588s] #	MET1          0        0        0        0
[02/15 18:48:41   588s] #	MET2         12        3       14       29
[02/15 18:48:41   588s] #	Totals       12        3       14       29
[02/15 18:48:41   588s] #    number of process antenna violations = 83
[02/15 18:48:41   588s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1366.54 (MB), peak = 1406.41 (MB)
[02/15 18:48:41   588s] #start 14th optimization iteration ...
[02/15 18:48:42   590s] #    number of violations = 30
[02/15 18:48:42   590s] #
[02/15 18:48:42   590s] #    By Layer and Type :
[02/15 18:48:42   590s] #	         MetSpc    Short   WreExt   Totals
[02/15 18:48:42   590s] #	MET1          0        0        0        0
[02/15 18:48:42   590s] #	MET2         11        4       15       30
[02/15 18:48:42   590s] #	Totals       11        4       15       30
[02/15 18:48:42   590s] #    number of process antenna violations = 83
[02/15 18:48:42   590s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1329.83 (MB), peak = 1406.41 (MB)
[02/15 18:48:42   590s] #start 15th optimization iteration ...
[02/15 18:48:43   593s] #    number of violations = 6
[02/15 18:48:43   593s] #
[02/15 18:48:43   593s] #    By Layer and Type :
[02/15 18:48:43   593s] #	         MetSpc    Short   WreExt   Totals
[02/15 18:48:43   593s] #	MET1          0        0        0        0
[02/15 18:48:43   593s] #	MET2          1        2        3        6
[02/15 18:48:43   593s] #	Totals        1        2        3        6
[02/15 18:48:43   593s] #    number of process antenna violations = 83
[02/15 18:48:43   593s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1343.99 (MB), peak = 1406.41 (MB)
[02/15 18:48:43   593s] #start 16th optimization iteration ...
[02/15 18:48:43   594s] #    number of violations = 6
[02/15 18:48:43   594s] #
[02/15 18:48:43   594s] #    By Layer and Type :
[02/15 18:48:43   594s] #	          Short   WreExt   Totals
[02/15 18:48:43   594s] #	MET1          0        0        0
[02/15 18:48:43   594s] #	MET2          3        3        6
[02/15 18:48:43   594s] #	Totals        3        3        6
[02/15 18:48:43   594s] #    number of process antenna violations = 83
[02/15 18:48:43   594s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1283.91 (MB), peak = 1406.41 (MB)
[02/15 18:48:43   594s] #start 17th optimization iteration ...
[02/15 18:48:44   595s] #    number of violations = 6
[02/15 18:48:44   595s] #
[02/15 18:48:44   595s] #    By Layer and Type :
[02/15 18:48:44   595s] #	         MetSpc    Short   WreExt   Totals
[02/15 18:48:44   595s] #	MET1          0        0        0        0
[02/15 18:48:44   595s] #	MET2          2        1        3        6
[02/15 18:48:44   595s] #	Totals        2        1        3        6
[02/15 18:48:44   595s] #    number of process antenna violations = 83
[02/15 18:48:44   595s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1283.29 (MB), peak = 1406.41 (MB)
[02/15 18:48:44   595s] #start 18th optimization iteration ...
[02/15 18:48:44   596s] #    number of violations = 6
[02/15 18:48:44   596s] #
[02/15 18:48:44   596s] #    By Layer and Type :
[02/15 18:48:44   596s] #	          Short   WreExt   Totals
[02/15 18:48:44   596s] #	MET1          0        0        0
[02/15 18:48:44   596s] #	MET2          3        3        6
[02/15 18:48:44   596s] #	Totals        3        3        6
[02/15 18:48:44   596s] #    number of process antenna violations = 83
[02/15 18:48:44   596s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1283.63 (MB), peak = 1406.41 (MB)
[02/15 18:48:44   596s] #start 19th optimization iteration ...
[02/15 18:48:45   597s] #    number of violations = 6
[02/15 18:48:45   597s] #
[02/15 18:48:45   597s] #    By Layer and Type :
[02/15 18:48:45   597s] #	          Short   WreExt   Totals
[02/15 18:48:45   597s] #	MET1          0        0        0
[02/15 18:48:45   597s] #	MET2          3        3        6
[02/15 18:48:45   597s] #	Totals        3        3        6
[02/15 18:48:45   597s] #    number of process antenna violations = 83
[02/15 18:48:45   597s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1283.67 (MB), peak = 1406.41 (MB)
[02/15 18:48:45   597s] #start 20th optimization iteration ...
[02/15 18:48:45   598s] #    number of violations = 6
[02/15 18:48:45   598s] #
[02/15 18:48:45   598s] #    By Layer and Type :
[02/15 18:48:45   598s] #	         MetSpc    Short   WreExt   Totals
[02/15 18:48:45   598s] #	MET1          0        0        0        0
[02/15 18:48:45   598s] #	MET2          1        2        3        6
[02/15 18:48:45   598s] #	Totals        1        2        3        6
[02/15 18:48:45   598s] #    number of process antenna violations = 83
[02/15 18:48:45   598s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1283.12 (MB), peak = 1406.41 (MB)
[02/15 18:48:45   598s] #Complete Detail Routing.
[02/15 18:48:45   598s] #Total number of nets with non-default rule or having extra spacing = 196
[02/15 18:48:45   598s] #Total wire length = 93690 um.
[02/15 18:48:45   598s] #Total half perimeter of net bounding box = 64480 um.
[02/15 18:48:45   598s] #Total wire length on LAYER MET1 = 91 um.
[02/15 18:48:45   598s] #Total wire length on LAYER MET2 = 2827 um.
[02/15 18:48:45   598s] #Total wire length on LAYER MET3 = 42131 um.
[02/15 18:48:45   598s] #Total wire length on LAYER MET4 = 48641 um.
[02/15 18:48:45   598s] #Total wire length on LAYER MET5 = 0 um.
[02/15 18:48:45   598s] #Total wire length on LAYER METTP = 0 um.
[02/15 18:48:45   598s] #Total number of vias = 6427
[02/15 18:48:45   598s] #Up-Via Summary (total 6427):
[02/15 18:48:45   598s] #           
[02/15 18:48:45   598s] #-----------------------
[02/15 18:48:45   598s] #  Metal 1         2109
[02/15 18:48:45   598s] #  Metal 2         2050
[02/15 18:48:45   598s] #  Metal 3         2268
[02/15 18:48:45   598s] #-----------------------
[02/15 18:48:45   598s] #                  6427 
[02/15 18:48:45   598s] #
[02/15 18:48:45   598s] #Total number of DRC violations = 6
[02/15 18:48:45   598s] #Total number of violations on LAYER MET1 = 0
[02/15 18:48:45   598s] #Total number of violations on LAYER MET2 = 6
[02/15 18:48:45   598s] #Total number of violations on LAYER MET3 = 0
[02/15 18:48:45   598s] #Total number of violations on LAYER MET4 = 0
[02/15 18:48:45   598s] #Total number of violations on LAYER MET5 = 0
[02/15 18:48:45   598s] #Total number of violations on LAYER METTP = 0
[02/15 18:48:45   598s] #Cpu time = 00:01:06
[02/15 18:48:45   598s] #Elapsed time = 00:00:16
[02/15 18:48:45   598s] #Increased memory = 0.12 (MB)
[02/15 18:48:45   598s] #Total memory = 1113.04 (MB)
[02/15 18:48:45   598s] #Peak memory = 1406.41 (MB)
[02/15 18:48:45   598s] #detailRoute Statistics:
[02/15 18:48:45   598s] #Cpu time = 00:01:06
[02/15 18:48:45   598s] #Elapsed time = 00:00:16
[02/15 18:48:45   598s] #Increased memory = 0.13 (MB)
[02/15 18:48:45   598s] #Total memory = 1113.04 (MB)
[02/15 18:48:45   598s] #Peak memory = 1406.41 (MB)
[02/15 18:48:45   599s] #
[02/15 18:48:45   599s] #globalDetailRoute statistics:
[02/15 18:48:45   599s] #Cpu time = 00:01:17
[02/15 18:48:45   599s] #Elapsed time = 00:00:22
[02/15 18:48:45   599s] #Increased memory = 79.29 (MB)
[02/15 18:48:45   599s] #Total memory = 1095.14 (MB)
[02/15 18:48:45   599s] #Peak memory = 1406.41 (MB)
[02/15 18:48:45   599s] #Number of warnings = 43
[02/15 18:48:45   599s] #Total number of warnings = 43
[02/15 18:48:45   599s] #Number of fails = 0
[02/15 18:48:45   599s] #Total number of fails = 0
[02/15 18:48:45   599s] #Complete globalDetailRoute on Wed Feb 15 18:48:45 2023
[02/15 18:48:45   599s] #
[02/15 18:48:45   599s] Checking guided vs. routed lengths for 196 nets...
[02/15 18:48:45   599s] 
[02/15 18:48:45   599s]     
[02/15 18:48:45   599s]     Guided max path lengths
[02/15 18:48:45   599s]     =======================
[02/15 18:48:45   599s]     
[02/15 18:48:45   599s]     ----------------------------------------
[02/15 18:48:45   599s]     From (um)    To (um)     Number of paths
[02/15 18:48:45   599s]     ----------------------------------------
[02/15 18:48:45   599s]        0.000      200.000          105
[02/15 18:48:45   599s]      200.000      400.000           30
[02/15 18:48:45   599s]      400.000      600.000           21
[02/15 18:48:45   599s]      600.000      800.000           16
[02/15 18:48:45   599s]      800.000     1000.000           12
[02/15 18:48:45   599s]     1000.000     1200.000            7
[02/15 18:48:45   599s]     1200.000     1400.000            5
[02/15 18:48:45   599s]     ----------------------------------------
[02/15 18:48:45   599s]     
[02/15 18:48:45   599s]     Deviation of routing from guided max path lengths
[02/15 18:48:45   599s]     =================================================
[02/15 18:48:45   599s]     
[02/15 18:48:45   599s]     -------------------------------------
[02/15 18:48:45   599s]     From (%)    To (%)    Number of paths
[02/15 18:48:45   599s]     -------------------------------------
[02/15 18:48:45   599s]     below        0.000           30
[02/15 18:48:45   599s]       0.000      5.000          130
[02/15 18:48:45   599s]       5.000     10.000           24
[02/15 18:48:45   599s]      10.000     15.000            8
[02/15 18:48:45   599s]      15.000     20.000            2
[02/15 18:48:45   599s]      20.000     25.000            1
[02/15 18:48:45   599s]      25.000     30.000            0
[02/15 18:48:45   599s]      30.000     35.000            0
[02/15 18:48:45   599s]      35.000     40.000            0
[02/15 18:48:45   599s]      40.000     45.000            1
[02/15 18:48:45   599s]     -------------------------------------
[02/15 18:48:45   599s]     
[02/15 18:48:45   599s] 
[02/15 18:48:45   599s]     Top 10 notable deviations of routed length from guided length
[02/15 18:48:45   599s]     =============================================================
[02/15 18:48:45   599s] 
[02/15 18:48:45   599s]     Net CTS_48 (68 terminals)
[02/15 18:48:45   599s]     Guided length:  max path =   248.038um, total =  1354.630um
[02/15 18:48:45   599s]     Routed length:  max path =   355.990um, total =  1432.045um
[02/15 18:48:45   599s]     Deviation:      max path =    43.522%,  total =     5.715%
[02/15 18:48:45   599s] 
[02/15 18:48:45   599s]     Net CTS_52 (101 terminals)
[02/15 18:48:45   599s]     Guided length:  max path =   334.891um, total =  1348.518um
[02/15 18:48:45   599s]     Routed length:  max path =   377.340um, total =  1435.655um
[02/15 18:48:45   599s]     Deviation:      max path =    12.675%,  total =     6.462%
[02/15 18:48:45   599s] 
[02/15 18:48:45   599s]     Net CTS_46 (38 terminals)
[02/15 18:48:45   599s]     Guided length:  max path =   411.470um, total =  1152.184um
[02/15 18:48:45   599s]     Routed length:  max path =   463.010um, total =  1170.865um
[02/15 18:48:45   599s]     Deviation:      max path =    12.526%,  total =     1.621%
[02/15 18:48:45   599s] 
[02/15 18:48:45   599s]     Net CTS_50 (6 terminals)
[02/15 18:48:45   599s]     Guided length:  max path =   144.180um, total =   248.783um
[02/15 18:48:45   599s]     Routed length:  max path =   153.800um, total =   277.000um
[02/15 18:48:45   599s]     Deviation:      max path =     6.672%,  total =    11.342%
[02/15 18:48:45   599s] 
[02/15 18:48:45   599s]     Net U4_ex_U1_alu_rc_gclk (33 terminals)
[02/15 18:48:45   599s]     Guided length:  max path =   378.180um, total =   471.907um
[02/15 18:48:45   599s]     Routed length:  max path =   390.510um, total =   522.955um
[02/15 18:48:45   599s]     Deviation:      max path =     3.260%,  total =    10.817%
[02/15 18:48:45   599s] 
[02/15 18:48:45   599s]     Net CTS_47 (33 terminals)
[02/15 18:48:45   599s]     Guided length:  max path =   131.735um, total =   573.175um
[02/15 18:48:45   599s]     Routed length:  max path =   145.090um, total =   614.605um
[02/15 18:48:45   599s]     Deviation:      max path =    10.138%,  total =     7.228%
[02/15 18:48:45   599s] 
[02/15 18:48:45   599s]     Net CTS_54 (88 terminals)
[02/15 18:48:45   599s]     Guided length:  max path =   404.922um, total =  1365.044um
[02/15 18:48:45   599s]     Routed length:  max path =   442.810um, total =  1445.840um
[02/15 18:48:45   599s]     Deviation:      max path =     9.357%,  total =     5.919%
[02/15 18:48:45   599s] 
[02/15 18:48:45   599s]     Net CTS_53 (88 terminals)
[02/15 18:48:45   599s]     Guided length:  max path =   533.291um, total =  1641.888um
[02/15 18:48:45   599s]     Routed length:  max path =   579.140um, total =  1741.570um
[02/15 18:48:45   599s]     Deviation:      max path =     8.597%,  total =     6.071%
[02/15 18:48:45   599s] 
[02/15 18:48:45   599s]     Net U7_banc_rc_gclk_13975 (33 terminals)
[02/15 18:48:45   599s]     Guided length:  max path =   337.237um, total =  1027.555um
[02/15 18:48:45   599s]     Routed length:  max path =   365.410um, total =  1071.275um
[02/15 18:48:45   599s]     Deviation:      max path =     8.354%,  total =     4.255%
[02/15 18:48:45   599s] 
[02/15 18:48:45   599s]     Net U8_syscop_rc_gclk_5742 (32 terminals)
[02/15 18:48:45   599s]     Guided length:  max path =   345.852um, total =   709.323um
[02/15 18:48:45   599s]     Routed length:  max path =   339.400um, total =   766.600um
[02/15 18:48:45   599s]     Deviation:      max path =    -1.866%,  total =     8.075%
[02/15 18:48:45   599s] 
[02/15 18:48:45   599s] Set FIXED routing status on 196 net(s)
[02/15 18:48:45   599s] Set FIXED placed status on 195 instance(s)
[02/15 18:48:45   599s] Net route status summary:
[02/15 18:48:45   599s]   Clock:       196 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=196)
[02/15 18:48:45   599s]   Non-clock: 22082 (unrouted=22082, trialRouted=0, noStatus=0, routed=0, fixed=0)
[02/15 18:48:45   599s] (Not counting 278 nets with <2 term connections)
[02/15 18:48:45   599s] 
[02/15 18:48:45   599s] CCOPT: Done with clock implementation routing.
[02/15 18:48:45   599s] 
[02/15 18:48:45   599s] 
[02/15 18:48:45   599s] CCOPT: Starting congestion repair using flow wrapper.
[02/15 18:48:45   599s] Trial Route Overflow 0(H) 0(V)
[02/15 18:48:45   599s] congRepair running 8 threads
[02/15 18:48:45   599s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[02/15 18:48:45   599s] Starting congestion repair ...
[02/15 18:48:45   599s] (I)       Reading DB...
[02/15 18:48:46   599s] (I)       congestionReportName   : 
[02/15 18:48:46   599s] [NR-eagl] buildTerm2TermWires    : 1
[02/15 18:48:46   599s] [NR-eagl] doTrackAssignment      : 1
[02/15 18:48:46   599s] (I)       dumpBookshelfFiles     : 0
[02/15 18:48:46   599s] [NR-eagl] numThreads             : 1
[02/15 18:48:46   599s] [NR-eagl] honorMsvRouteConstraint: false
[02/15 18:48:46   599s] (I)       honorPin               : false
[02/15 18:48:46   599s] (I)       honorPinGuide          : true
[02/15 18:48:46   599s] (I)       honorPartition         : false
[02/15 18:48:46   599s] (I)       allowPartitionCrossover: false
[02/15 18:48:46   599s] (I)       honorSingleEntry       : true
[02/15 18:48:46   599s] (I)       honorSingleEntryStrong : true
[02/15 18:48:46   599s] (I)       handleViaSpacingRule   : false
[02/15 18:48:46   599s] (I)       PDConstraint           : none
[02/15 18:48:46   599s] [NR-eagl] honorClockSpecNDR      : 0
[02/15 18:48:46   599s] (I)       routingEffortLevel     : 3
[02/15 18:48:46   599s] [NR-eagl] minRouteLayer          : 2
[02/15 18:48:46   599s] [NR-eagl] maxRouteLayer          : 2147483647
[02/15 18:48:46   599s] (I)       numRowsPerGCell        : 1
[02/15 18:48:46   599s] (I)       speedUpLargeDesign     : 0
[02/15 18:48:46   599s] (I)       speedUpBlkViolationClean: 0
[02/15 18:48:46   599s] (I)       autoGCellMerging       : 1
[02/15 18:48:46   599s] (I)       multiThreadingTA       : 0
[02/15 18:48:46   599s] (I)       punchThroughDistance   : -1
[02/15 18:48:46   599s] (I)       blockedPinEscape       : 0
[02/15 18:48:46   599s] (I)       blkAwareLayerSwitching : 0
[02/15 18:48:46   599s] (I)       betterClockWireModeling: 0
[02/15 18:48:46   599s] (I)       scenicBound            : 1.15
[02/15 18:48:46   599s] (I)       maxScenicToAvoidBlk    : 100.00
[02/15 18:48:46   599s] (I)       source-to-sink ratio   : 0.00
[02/15 18:48:46   599s] (I)       targetCongestionRatio  : 1.00
[02/15 18:48:46   599s] (I)       layerCongestionRatio   : 0.70
[02/15 18:48:46   599s] (I)       m1CongestionRatio      : 0.10
[02/15 18:48:46   599s] (I)       m2m3CongestionRatio    : 0.70
[02/15 18:48:46   599s] (I)       pinAccessEffort        : 0.10
[02/15 18:48:46   599s] (I)       localRouteEffort       : 1.00
[02/15 18:48:46   599s] (I)       numSitesBlockedByOneVia: 8.00
[02/15 18:48:46   599s] (I)       supplyScaleFactorH     : 1.00
[02/15 18:48:46   599s] (I)       supplyScaleFactorV     : 1.00
[02/15 18:48:46   599s] (I)       highlight3DOverflowFactor: 0.00
[02/15 18:48:46   599s] (I)       skipTrackCommand             : 
[02/15 18:48:46   599s] (I)       readTROption           : true
[02/15 18:48:46   599s] (I)       extraSpacingBothSide   : false
[02/15 18:48:46   599s] [NR-eagl] numTracksPerClockWire  : 0
[02/15 18:48:46   599s] (I)       routeSelectedNetsOnly  : false
[02/15 18:48:46   599s] (I)       before initializing RouteDB syMemory usage = 1653.4 MB
[02/15 18:48:46   599s] (I)       starting read tracks
[02/15 18:48:46   599s] (I)       build grid graph
[02/15 18:48:46   599s] (I)       build grid graph start
[02/15 18:48:46   599s] (I)       build grid graph end
[02/15 18:48:46   599s] [NR-eagl] Layer1 has no routable track
[02/15 18:48:46   599s] [NR-eagl] Layer2 has single uniform track structure
[02/15 18:48:46   599s] [NR-eagl] Layer3 has single uniform track structure
[02/15 18:48:46   599s] [NR-eagl] Layer4 has single uniform track structure
[02/15 18:48:46   599s] [NR-eagl] Layer5 has single uniform track structure
[02/15 18:48:46   599s] [NR-eagl] Layer6 has single uniform track structure
[02/15 18:48:46   599s] (I)       Layer1   numNetMinLayer=22081
[02/15 18:48:46   599s] (I)       Layer2   numNetMinLayer=196
[02/15 18:48:46   599s] (I)       Layer3   numNetMinLayer=0
[02/15 18:48:46   599s] (I)       Layer4   numNetMinLayer=0
[02/15 18:48:46   599s] (I)       Layer5   numNetMinLayer=0
[02/15 18:48:46   599s] (I)       Layer6   numNetMinLayer=0
[02/15 18:48:46   599s] [NR-eagl] numViaLayers=5
[02/15 18:48:46   599s] (I)       end build via table
[02/15 18:48:46   599s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5916 numBumpBlks=0 numBoundaryFakeBlks=0
[02/15 18:48:46   599s] [NR-eagl] numPreroutedNet = 196  numPreroutedWires = 4142
[02/15 18:48:46   599s] (I)       num ignored nets =0
[02/15 18:48:46   599s] (I)       readDataFromPlaceDB
[02/15 18:48:46   599s] (I)       Read net information..
[02/15 18:48:46   599s] [NR-eagl] Read numTotalNets=22277  numIgnoredNets=196
[02/15 18:48:46   599s] (I)       Read testcase time = 0.020 seconds
[02/15 18:48:46   599s] 
[02/15 18:48:46   599s] (I)       totalGlobalPin=66796, totalPins=70203
[02/15 18:48:46   599s] (I)       Model blockage into capacity
[02/15 18:48:46   599s] (I)       Read numBlocks=5916  numPreroutedWires=4142  numCapScreens=0
[02/15 18:48:46   599s] (I)       blocked area on Layer1 : 0  (0.00%)
[02/15 18:48:46   599s] (I)       blocked area on Layer2 : 86233932000  (12.29%)
[02/15 18:48:46   599s] (I)       blocked area on Layer3 : 0  (0.00%)
[02/15 18:48:46   599s] (I)       blocked area on Layer4 : 0  (0.00%)
[02/15 18:48:46   599s] (I)       blocked area on Layer5 : 0  (0.00%)
[02/15 18:48:46   599s] (I)       blocked area on Layer6 : 0  (0.00%)
[02/15 18:48:46   599s] (I)       Modeling time = 0.010 seconds
[02/15 18:48:46   599s] 
[02/15 18:48:46   599s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1656.9 MB
[02/15 18:48:46   599s] (I)       Layer1  viaCost=200.00
[02/15 18:48:46   599s] (I)       Layer2  viaCost=100.00
[02/15 18:48:46   599s] (I)       Layer3  viaCost=100.00
[02/15 18:48:46   599s] (I)       Layer4  viaCost=100.00
[02/15 18:48:46   599s] (I)       Layer5  viaCost=200.00
[02/15 18:48:46   599s] (I)       ---------------------Grid Graph Info--------------------
[02/15 18:48:46   599s] (I)       routing area        :  (0, 0) - (841110, 834480)
[02/15 18:48:46   599s] (I)       core area           :  (0, 0) - (841110, 834480)
[02/15 18:48:46   599s] (I)       Site Width          :   630  (dbu)
[02/15 18:48:46   599s] (I)       Row Height          :  4880  (dbu)
[02/15 18:48:46   599s] (I)       GCell Width         :  4880  (dbu)
[02/15 18:48:46   599s] (I)       GCell Height        :  4880  (dbu)
[02/15 18:48:46   599s] (I)       grid                :   173   171     6
[02/15 18:48:46   599s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[02/15 18:48:46   599s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[02/15 18:48:46   599s] (I)       Default wire width  :   230   280   280   280   280   440
[02/15 18:48:46   599s] (I)       Default wire space  :   230   280   280   280   280   460
[02/15 18:48:46   599s] (I)       Default pitch size  :   460   630   610   630   610  1260
[02/15 18:48:46   599s] (I)       First Track Coord   :     0   315   610   315   610  1575
[02/15 18:48:46   599s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[02/15 18:48:46   599s] (I)       Total num of tracks :     0  1335  1367  1335  1367   667
[02/15 18:48:46   599s] (I)       Num of masks        :     1     1     1     1     1     1
[02/15 18:48:46   599s] (I)       --------------------------------------------------------
[02/15 18:48:46   599s] 
[02/15 18:48:46   599s] (I)       After initializing earlyGlobalRoute syMemory usage = 1656.9 MB
[02/15 18:48:46   599s] (I)       Loading and dumping file time : 0.23 seconds
[02/15 18:48:46   599s] (I)       ============= Initialization =============
[02/15 18:48:46   599s] [NR-eagl] EstWL : 226732
[02/15 18:48:46   599s] 
[02/15 18:48:46   599s] (I)       total 2D Cap : 1018472 = (472982 H, 545490 V)
[02/15 18:48:46   599s] (I)       botLay=Layer1  topLay=Layer6  numSeg=45543
[02/15 18:48:46   599s] (I)       ============  Phase 1a Route ============
[02/15 18:48:46   599s] (I)       Phase 1a runs 0.06 seconds
[02/15 18:48:46   599s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[02/15 18:48:46   599s] [NR-eagl] Usage: 226732 = (114291 H, 112441 V) = (24.16% H, 23.77% V) = (5.577e+05um H, 5.487e+05um V)
[02/15 18:48:46   599s] [NR-eagl] 
[02/15 18:48:46   599s] (I)       ============  Phase 1b Route ============
[02/15 18:48:46   599s] (I)       Phase 1b runs 0.02 seconds
[02/15 18:48:46   599s] [NR-eagl] Usage: 226853 = (114349 H, 112504 V) = (24.18% H, 23.79% V) = (5.580e+05um H, 5.490e+05um V)
[02/15 18:48:46   599s] [NR-eagl] 
[02/15 18:48:46   599s] (I)       ============  Phase 1c Route ============
[02/15 18:48:46   599s] [NR-eagl] earlyGlobalRoute overflow: 0.21% H + 0.09% V
[02/15 18:48:46   599s] 
[02/15 18:48:46   599s] (I)       Level2 Grid: 35 x 35
[02/15 18:48:46   599s] (I)       Phase 1c runs 0.01 seconds
[02/15 18:48:46   599s] [NR-eagl] Usage: 226853 = (114349 H, 112504 V) = (24.18% H, 23.79% V) = (5.580e+05um H, 5.490e+05um V)
[02/15 18:48:46   599s] [NR-eagl] 
[02/15 18:48:46   599s] (I)       ============  Phase 1d Route ============
[02/15 18:48:46   599s] (I)       Phase 1d runs 0.01 seconds
[02/15 18:48:46   599s] [NR-eagl] Usage: 226871 = (114353 H, 112518 V) = (24.18% H, 23.79% V) = (5.580e+05um H, 5.491e+05um V)
[02/15 18:48:46   599s] [NR-eagl] 
[02/15 18:48:46   599s] (I)       ============  Phase 1e Route ============
[02/15 18:48:46   599s] (I)       Phase 1e runs 0.00 seconds
[02/15 18:48:46   599s] [NR-eagl] Usage: 226871 = (114353 H, 112518 V) = (24.18% H, 23.79% V) = (5.580e+05um H, 5.491e+05um V)
[02/15 18:48:46   599s] [NR-eagl] 
[02/15 18:48:46   599s] (I)       ============  Phase 1l Route ============
[02/15 18:48:46   599s] [NR-eagl] earlyGlobalRoute overflow: 0.12% H + 0.09% V
[02/15 18:48:46   599s] 
[02/15 18:48:46   599s] (I)       dpBasedLA: time=0.07  totalOF=6670739  totalVia=153554  totalWL=226863  total(Via+WL)=380417 
[02/15 18:48:46   599s] (I)       Total Global Routing Runtime: 0.28 seconds
[02/15 18:48:46   599s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.34% H + 0.15% V
[02/15 18:48:46   599s] [NR-eagl] Overflow after earlyGlobalRoute 0.42% H + 0.18% V
[02/15 18:48:46   599s] 
[02/15 18:48:46   599s] Local HotSpot Analysis: normalized congestion hotspot area = 3.11/4.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[02/15 18:48:46   599s] Local HotSpot Analysis: normalized max congestion hotspot area = 3.11, normalized total congestion hotspot area = 4.00 (area is in unit of 4 std-cell row bins)
[02/15 18:48:46   599s] HotSpot [1] box (312.32 156.16 429.44 273.28)
[02/15 18:48:46   599s] HotSpot [1] area 4.00
[02/15 18:48:46   599s] 
[02/15 18:48:46   599s] ** np local hotspot detection info verbose **
[02/15 18:48:46   599s] level 0: max group area = 2.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[02/15 18:48:46   599s] level 1: max group area = 4.00 (0.00%) total group area = 4.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[02/15 18:48:46   599s] 
[02/15 18:48:46   599s] describeCongestion: hCong = 0.00 vCong = 0.00
[02/15 18:48:46   599s] Skipped repairing congestion.
[02/15 18:48:46   599s] (I)       ============= track Assignment ============
[02/15 18:48:46   599s] (I)       extract Global 3D Wires
[02/15 18:48:46   599s] (I)       Extract Global WL : time=0.01
[02/15 18:48:46   599s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[02/15 18:48:46   599s] (I)       track assignment initialization runtime=2899 millisecond
[02/15 18:48:46   599s] (I)       #threads=1 for track assignment
[02/15 18:48:46   600s] (I)       track assignment kernel runtime=356855 millisecond
[02/15 18:48:46   600s] (I)       End Greedy Track Assignment
[02/15 18:48:46   600s] [NR-eagl] Layer1(MET1)(F) length: 9.060000e+01um, number of vias: 72243
[02/15 18:48:46   600s] [NR-eagl] Layer2(MET2)(V) length: 2.552188e+05um, number of vias: 91817
[02/15 18:48:46   600s] [NR-eagl] Layer3(MET3)(H) length: 3.620270e+05um, number of vias: 20034
[02/15 18:48:46   600s] [NR-eagl] Layer4(MET4)(V) length: 2.710607e+05um, number of vias: 11482
[02/15 18:48:46   600s] [NR-eagl] Layer5(MET5)(H) length: 2.511361e+05um, number of vias: 2217
[02/15 18:48:46   600s] [NR-eagl] Layer6(METTP)(V) length: 9.612415e+04um, number of vias: 0
[02/15 18:48:46   600s] [NR-eagl] Total length: 1.235657e+06um, number of vias: 197793
[02/15 18:48:46   600s] End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
[02/15 18:48:47   600s] 
[02/15 18:48:47   600s] CCOPT: Done with congestion repair using flow wrapper.
[02/15 18:48:47   600s] 
[02/15 18:48:47   600s] Core basic site is core
[02/15 18:48:47   600s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/15 18:48:47   600s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
[02/15 18:48:47   600s] Type 'man IMPSP-270' for more detail.
[02/15 18:48:47   600s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'minimips' of instances=29244 and nets=22556 using extraction engine 'preRoute' .
[02/15 18:48:47   600s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/15 18:48:47   600s] Type 'man IMPEXT-3530' for more detail.
[02/15 18:48:47   600s] PreRoute RC Extraction called for design minimips.
[02/15 18:48:47   600s] RC Extraction called in multi-corner(1) mode.
[02/15 18:48:47   600s] RCMode: PreRoute
[02/15 18:48:47   600s]       RC Corner Indexes            0   
[02/15 18:48:47   600s] Capacitance Scaling Factor   : 1.00000 
[02/15 18:48:47   600s] Resistance Scaling Factor    : 1.00000 
[02/15 18:48:47   600s] Clock Cap. Scaling Factor    : 1.00000 
[02/15 18:48:47   600s] Clock Res. Scaling Factor    : 1.00000 
[02/15 18:48:47   600s] Shrink Factor                : 1.00000
[02/15 18:48:47   600s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/15 18:48:47   600s] Using capacitance table file ...
[02/15 18:48:47   600s] Updating RC grid for preRoute extraction ...
[02/15 18:48:47   600s] Initializing multi-corner capacitance tables ... 
[02/15 18:48:47   600s] Initializing multi-corner resistance tables ...
[02/15 18:48:47   600s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1638.910M)
[02/15 18:48:47   600s] 
[02/15 18:48:47   600s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[02/15 18:48:48   601s] There was no routing performed, so no routing correlation information will be displayed.
[02/15 18:48:48   601s]     
[02/15 18:48:48   601s]     Routing Correlation Report
[02/15 18:48:48   601s]     ==========================
[02/15 18:48:48   601s]     
[02/15 18:48:48   601s]     No data available
[02/15 18:48:48   601s]     
[02/15 18:48:48   601s]     
[02/15 18:48:48   601s]     Clock DAG stats after routing clock trees:
[02/15 18:48:48   601s]       cell counts    : b=154, i=0, cg=0, l=41, total=195
[02/15 18:48:48   601s]       cell areas     : b=3354.170um^2, i=0.000um^2, cg=0.000um^2, l=999.180um^2, total=4353.350um^2
[02/15 18:48:48   601s]       wire lengths   : top=0.000um, trunk=11742.605um, leaf=81947.325um, total=93689.930um
[02/15 18:48:48   601s]       capacitance    : wire=13.323pF, gate=8.445pF, total=21.768pF
[02/15 18:48:48   601s]       net violations : underSlew={278,0.369ns} average 0.291ns std.dev 0.043ns
[02/15 18:48:48   601s]     Clock tree state after routing clock trees:
[02/15 18:48:48   601s]       clock_tree clock: worst slew is leaf(0.215),trunk(0.172),top(nil), margined worst slew is leaf(0.215),trunk(0.172),top(nil)
[02/15 18:48:48   601s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.232, max=0.440, avg=0.378, sd=0.039], skew [0.208 vs 0.105*, 69.5% {0.324, 0.376, 0.428}] (wid=0.000 ws=0.000) (gid=0.440 gs=0.208)
[02/15 18:48:48   601s]     Clock network insertion delays are now [0.232ns, 0.440ns] average 0.378ns std.dev 0.039ns
[02/15 18:48:48   601s]     Legalizer reserving space for clock trees... 
[02/15 18:48:48   601s]     Legalizer reserving space for clock trees done.
[02/15 18:48:48   601s]     PostConditioning... 
[02/15 18:48:48   601s]       Update timing... 
[02/15 18:48:48   601s]         Updating timing graph... 
[02/15 18:48:48   601s]           
[02/15 18:48:48   602s] #################################################################################
[02/15 18:48:48   602s] # Design Stage: PreRoute
[02/15 18:48:48   602s] # Design Name: minimips
[02/15 18:48:48   602s] # Design Mode: 90nm
[02/15 18:48:48   602s] # Analysis Mode: MMMC Non-OCV 
[02/15 18:48:48   602s] # Parasitics Mode: No SPEF/RCDB
[02/15 18:48:48   602s] # Signoff Settings: SI Off 
[02/15 18:48:48   602s] #################################################################################
[02/15 18:48:49   602s] Calculate delays in Single mode...
[02/15 18:48:49   603s] Topological Sorting (CPU = 0:00:00.0, MEM = 1702.1M, InitMEM = 1702.1M)
[02/15 18:48:50   609s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/15 18:48:50   609s] End delay calculation. (MEM=2156.24 CPU=0:00:06.5 REAL=0:00:01.0)
[02/15 18:48:50   609s] *** CDM Built up (cpu=0:00:07.6  real=0:00:02.0  mem= 2156.2M) ***
[02/15 18:48:50   609s]         Updating timing graph done.
[02/15 18:48:50   609s]         Updating latch analysis... 
[02/15 18:48:51   610s]         Updating latch analysis done.
[02/15 18:48:51   610s]       Update timing done.
[02/15 18:48:51   610s]       Invalidating timing
[02/15 18:48:51   610s]       PostConditioning active optimizations:
[02/15 18:48:51   610s]        - DRV fixing with cell sizing
[02/15 18:48:51   610s]       
[02/15 18:48:51   610s]       Currently running CTS, using active skew data
[02/15 18:48:51   610s]       Resetting previous bufferability status so that PostConditioning will attempt to fix all clock tree violations
[02/15 18:48:51   610s]       Clock DAG stats PostConditioning initial state:
[02/15 18:48:51   610s]         cell counts    : b=154, i=0, cg=0, l=41, total=195
[02/15 18:48:51   610s]         cell areas     : b=3354.170um^2, i=0.000um^2, cg=0.000um^2, l=999.180um^2, total=4353.350um^2
[02/15 18:48:51   610s]         wire lengths   : top=0.000um, trunk=11742.605um, leaf=81947.325um, total=93689.930um
[02/15 18:48:51   610s]         capacitance    : wire=13.323pF, gate=8.445pF, total=21.768pF
[02/15 18:48:51   610s]         net violations : overSlew={4,0.012ns} average 0.008ns std.dev 0.005ns, overSlew (inc. unfixable)={4,0.012ns} average 0.008ns std.dev 0.005ns, underSlew={274,0.345ns} average 0.183ns std.dev 0.104ns
[02/15 18:48:51   610s]       Recomputing CTS skew targets... 
[02/15 18:48:51   610s]         Resolving skew group constraints... 
[02/15 18:48:52   611s]           Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[02/15 18:48:52   611s]         Resolving skew group constraints done.
[02/15 18:48:52   611s]       Recomputing CTS skew targets done.
[02/15 18:48:52   611s]       Fixing DRVs... 
[02/15 18:48:52   611s]         Fixing clock tree DRVs: 
[02/15 18:48:52   611s]         Fixing clock tree DRVs: .
[02/15 18:48:52   611s]         Fixing clock tree DRVs: ..
[02/15 18:48:52   611s]         Fixing clock tree DRVs: ...
[02/15 18:48:52   611s]         Fixing clock tree DRVs: ... 20% 
[02/15 18:48:52   611s]         Fixing clock tree DRVs: ... 20% .
[02/15 18:48:52   611s]         Fixing clock tree DRVs: ... 20% ..
[02/15 18:48:52   611s]         Fixing clock tree DRVs: ... 20% ...
[02/15 18:48:52   611s]         Fixing clock tree DRVs: ... 20% ... 40% 
[02/15 18:48:52   611s]         Fixing clock tree DRVs: ... 20% ... 40% .
[02/15 18:48:52   611s]         Fixing clock tree DRVs: ... 20% ... 40% ..
[02/15 18:48:52   611s]         Fixing clock tree DRVs: ... 20% ... 40% ...
[02/15 18:48:52   611s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
[02/15 18:48:52   611s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
[02/15 18:48:52   611s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
[02/15 18:48:52   611s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
[02/15 18:48:52   611s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
[02/15 18:48:52   611s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
[02/15 18:48:52   611s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
[02/15 18:48:52   611s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
[02/15 18:48:52   611s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
[02/15 18:48:52   611s]         CCOpt-PostConditioning: considered: 196, tested: 196, violation detected: 2, cannot run: 0, attempted: 2, failed: 0, sized: 2
[02/15 18:48:52   611s]         
[02/15 18:48:52   611s]         PRO Statistics: Fix DRVs (cell sizing):
[02/15 18:48:52   611s]         =======================================
[02/15 18:48:52   611s]         
[02/15 18:48:52   611s]         Cell changes by Net Type:
[02/15 18:48:52   611s]         
[02/15 18:48:52   611s]         ------------------------------
[02/15 18:48:52   611s]         Net Type    Attempted    Sized
[02/15 18:48:52   611s]         ------------------------------
[02/15 18:48:52   611s]         top             0          0
[02/15 18:48:52   611s]         trunk           0          0
[02/15 18:48:52   611s]         leaf            2          2
[02/15 18:48:52   611s]         ------------------------------
[02/15 18:48:52   611s]         Total           2          2
[02/15 18:48:52   611s]         ------------------------------
[02/15 18:48:52   611s]         
[02/15 18:48:52   611s]         Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 18.446um^2
[02/15 18:48:52   611s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[02/15 18:48:52   611s]         
[02/15 18:48:52   611s]         Clock DAG stats PostConditioning after DRV fixing:
[02/15 18:48:52   611s]           cell counts    : b=154, i=0, cg=0, l=41, total=195
[02/15 18:48:52   611s]           cell areas     : b=3372.617um^2, i=0.000um^2, cg=0.000um^2, l=999.180um^2, total=4371.797um^2
[02/15 18:48:52   611s]           wire lengths   : top=0.000um, trunk=11742.605um, leaf=81947.325um, total=93689.930um
[02/15 18:48:52   611s]           capacitance    : wire=13.323pF, gate=8.455pF, total=21.778pF
[02/15 18:48:52   611s]           net violations : underSlew={278,0.345ns} average 0.182ns std.dev 0.104ns
[02/15 18:48:52   611s]         Clock tree state PostConditioning after DRV fixing:
[02/15 18:48:52   611s]           clock_tree clock: worst slew is leaf(0.373),trunk(0.293),top(nil), margined worst slew is leaf(0.373),trunk(0.293),top(nil)
[02/15 18:48:52   611s]           skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.464, max=0.575, avg=0.539, sd=0.021], skew [0.111 vs 0.105*, 99.2% {0.491, 0.543, 0.575}] (wid=0.140 ws=0.125) (gid=0.537 gs=0.123)
[02/15 18:48:52   611s]         Clock network insertion delays are now [0.464ns, 0.575ns] average 0.539ns std.dev 0.021ns
[02/15 18:48:52   611s]       Fixing DRVs done.
[02/15 18:48:52   611s]       
[02/15 18:48:52   611s]       Slew Diagnostics: After DRV fixing
[02/15 18:48:52   611s]       ==================================
[02/15 18:48:52   611s]       
[02/15 18:48:52   611s]       Global causes: DRV fixing with buffering is disabled
[02/15 18:48:52   611s]       
[02/15 18:48:52   611s]       Top 5 overslews:
[02/15 18:48:52   611s]       
[02/15 18:48:52   611s]       ---------------------------------
[02/15 18:48:52   611s]       Node    Net    Overslew    Causes
[02/15 18:48:52   611s]       ---------------------------------
[02/15 18:48:52   611s]         (empty table)
[02/15 18:48:52   611s]       ---------------------------------
[02/15 18:48:52   611s]       
[02/15 18:48:52   611s]       Reconnecting optimized routes... 
[02/15 18:48:52   611s]       Reconnecting optimized routes done.
[02/15 18:48:52   611s]       Refining placement... 
[02/15 18:48:52   611s] *
[02/15 18:48:52   611s] * Starting clock placement refinement...
[02/15 18:48:52   611s] *
[02/15 18:48:52   611s] * First pass: Refine non-clock instances...
[02/15 18:48:52   611s] *
[02/15 18:48:52   611s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
[02/15 18:48:52   611s] Type 'man IMPSP-270' for more detail.
[02/15 18:48:52   611s] *** Starting refinePlace (0:10:11 mem=1631.6M) ***
[02/15 18:48:52   611s] Total net length = 1.048e+06 (5.161e+05 5.320e+05) (ext = 4.656e+04)
[02/15 18:48:52   611s] Starting refinePlace ...
[02/15 18:48:52   611s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/15 18:48:52   611s] default core: bins with density >  0.75 =   17 % ( 55 / 324 )
[02/15 18:48:52   611s] Density distribution unevenness ratio = 8.239%
[02/15 18:48:52   611s]   Spread Effort: high, pre-route mode, useDDP on.
[02/15 18:48:52   611s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1631.6MB) @(0:10:11 - 0:10:11).
[02/15 18:48:52   611s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/15 18:48:52   611s] wireLenOptFixPriorityInst 0 inst fixed
[02/15 18:48:52   611s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g89940' (Cell INX20).
[02/15 18:48:52   611s] Type 'man IMPSP-2020' for more detail.
[02/15 18:48:52   611s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g79557' (Cell INX20).
[02/15 18:48:52   611s] Type 'man IMPSP-2020' for more detail.
[02/15 18:48:52   611s] Move report: legalization moves 7 insts, mean move: 4.25 um, max move: 9.29 um
[02/15 18:48:52   611s] 	Max move on inst (U4_ex_U1_alu_mul_138_45_g75042): (374.85, 751.52) --> (379.26, 746.64)
[02/15 18:48:52   611s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1631.6MB) @(0:10:11 - 0:10:11).
[02/15 18:48:52   611s] **ERROR: (IMPSP-2021):	Could not legalize <2> instances in the design. Check warning message IMPSP-270, IMPSP-452 or IMPSP-2020 in log file for more details.
[02/15 18:48:52   611s] Type 'man IMPSP-2021' for more detail.
[02/15 18:48:52   611s] Move report: Detail placement moves 7 insts, mean move: 4.25 um, max move: 9.29 um
[02/15 18:48:52   611s] 	Max move on inst (U4_ex_U1_alu_mul_138_45_g75042): (374.85, 751.52) --> (379.26, 746.64)
[02/15 18:48:52   611s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1631.6MB
[02/15 18:48:52   611s] Statistics of distance of Instance movement in refine placement:
[02/15 18:48:52   611s]   maximum (X+Y) =         9.29 um
[02/15 18:48:52   611s]   inst (U4_ex_U1_alu_mul_138_45_g75042) with max move: (374.85, 751.52) -> (379.26, 746.64)
[02/15 18:48:52   611s]   mean    (X+Y) =         4.25 um
[02/15 18:48:52   611s] Summary Report:
[02/15 18:48:52   611s] Instances move: 7 (out of 19973 movable)
[02/15 18:48:52   611s] Mean displacement: 4.25 um
[02/15 18:48:52   611s] Max displacement: 9.29 um (Instance: U4_ex_U1_alu_mul_138_45_g75042) (374.85, [02/15 18:48:52   611s] Total instances moved : 7
751.52) -> (379.26, 746.64)
[02/15 18:48:52   611s] 	Length: 5 sites, height: 1 rows, site name: core, cell type: NO2X2
[02/15 18:48:52   611s] Total net length = 1.048e+06 (5.161e+05 5.320e+05) (ext = 4.656e+04)
[02/15 18:48:52   611s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1631.6MB
[02/15 18:48:52   611s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1631.6MB) @(0:10:11 - 0:10:11).
[02/15 18:48:52   611s] *** Finished refinePlace (0:10:11 mem=1631.6M) ***
[02/15 18:48:52   611s] *
[02/15 18:48:52   611s] * Second pass: Refine clock instances...
[02/15 18:48:52   611s] *
[02/15 18:48:52   612s] #spOpts: mergeVia=F 
[02/15 18:48:53   612s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
[02/15 18:48:53   612s] Type 'man IMPSP-270' for more detail.
[02/15 18:48:53   612s] *** Starting refinePlace (0:10:11 mem=1631.6M) ***
[02/15 18:48:53   612s] Total net length = 1.048e+06 (5.161e+05 5.321e+05) (ext = 4.656e+04)
[02/15 18:48:53   612s] Starting refinePlace ...
[02/15 18:48:53   612s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/15 18:48:53   612s] default core: bins with density >  0.75 = 21.6 % ( 70 / 324 )
[02/15 18:48:53   612s] Density distribution unevenness ratio = 3.637%
[02/15 18:48:53   612s]   Spread Effort: high, pre-route mode, useDDP on.
[02/15 18:48:53   612s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1633.8MB) @(0:10:11 - 0:10:12).
[02/15 18:48:53   612s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/15 18:48:53   612s] wireLenOptFixPriorityInst 1723 inst fixed
[02/15 18:48:53   612s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g89940' (Cell INX20).
[02/15 18:48:53   612s] Type 'man IMPSP-2020' for more detail.
[02/15 18:48:53   612s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g79557' (Cell INX20).
[02/15 18:48:53   612s] Type 'man IMPSP-2020' for more detail.
[02/15 18:48:53   612s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/15 18:48:53   612s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1633.8MB) @(0:10:12 - 0:10:12).
[02/15 18:48:53   612s] **ERROR: (IMPSP-2021):	Could not legalize <2> instances in the design. Check warning message IMPSP-270, IMPSP-452 or IMPSP-2020 in log file for more details.
[02/15 18:48:53   612s] Type 'man IMPSP-2021' for more detail.
[02/15 18:48:53   612s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/15 18:48:53   612s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1633.8MB
[02/15 18:48:53   612s] Statistics of distance of Instance movement in refine placement:
[02/15 18:48:53   612s]   maximum (X+Y) =         0.00 um
[02/15 18:48:53   612s]   mean    (X+Y) =         0.00 um
[02/15 18:48:53   612s] Total instances moved : 0
[02/15 18:48:53   612s] Summary Report:
[02/15 18:48:53   612s] Instances move: 0 (out of 21891 movable)
[02/15 18:48:53   612s] Mean displacement: 0.00 um
[02/15 18:48:53   612s] Max displacement: 0.00 um 
[02/15 18:48:53   612s] Total net length = 1.048e+06 (5.161e+05 5.321e+05) (ext = 4.656e+04)
[02/15 18:48:53   612s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1633.8MB) @(0:10:11 - 0:10:12).
[02/15 18:48:53   612s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1633.8MB
[02/15 18:48:53   612s] *** Finished refinePlace (0:10:12 mem=1633.8M) ***
[02/15 18:48:53   612s] *
[02/15 18:48:53   612s] * No clock instances moved during refinement.
[02/15 18:48:53   612s] *
[02/15 18:48:53   612s] * Finished with clock placement refinement.
[02/15 18:48:53   612s] *
[02/15 18:48:53   612s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
[02/15 18:48:53   612s] Type 'man IMPSP-270' for more detail.
[02/15 18:48:53   612s] 
[02/15 18:48:53   612s]       Refining placement done.
[02/15 18:48:53   612s]       Set dirty flag on 11 insts, 8 nets
[02/15 18:48:53   612s]       Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'minimips' of instances=29244 and nets=22556 using extraction engine 'preRoute' .
[02/15 18:48:53   612s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/15 18:48:53   612s] Type 'man IMPEXT-3530' for more detail.
[02/15 18:48:53   612s] PreRoute RC Extraction called for design minimips.
[02/15 18:48:53   612s] RC Extraction called in multi-corner(1) mode.
[02/15 18:48:53   612s] RCMode: PreRoute
[02/15 18:48:53   612s]       RC Corner Indexes            0   
[02/15 18:48:53   612s] Capacitance Scaling Factor   : 1.00000 
[02/15 18:48:53   612s] Resistance Scaling Factor    : 1.00000 
[02/15 18:48:53   612s] Clock Cap. Scaling Factor    : 1.00000 
[02/15 18:48:53   612s] Clock Res. Scaling Factor    : 1.00000 
[02/15 18:48:53   612s] Shrink Factor                : 1.00000
[02/15 18:48:53   612s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/15 18:48:53   612s] Using capacitance table file ...
[02/15 18:48:53   612s] Updating RC grid for preRoute extraction ...
[02/15 18:48:53   612s] Initializing multi-corner capacitance tables ... 
[02/15 18:48:53   612s] Initializing multi-corner resistance tables ...
[02/15 18:48:53   612s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1631.605M)
[02/15 18:48:53   613s] 
[02/15 18:48:53   613s]       Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[02/15 18:48:55   614s]       Clock DAG stats PostConditioning final:
[02/15 18:48:55   614s]         cell counts    : b=154, i=0, cg=0, l=41, total=195
[02/15 18:48:55   614s]         cell areas     : b=3372.617um^2, i=0.000um^2, cg=0.000um^2, l=999.180um^2, total=4371.797um^2
[02/15 18:48:55   614s]         wire lengths   : top=0.000um, trunk=11742.605um, leaf=81947.325um, total=93689.930um
[02/15 18:48:55   614s]         capacitance    : wire=13.323pF, gate=8.455pF, total=21.778pF
[02/15 18:48:55   614s]         net violations : underSlew={278,0.345ns} average 0.182ns std.dev 0.104ns
[02/15 18:48:55   614s]     PostConditioning done.
[02/15 18:48:55   614s] Net route status summary:
[02/15 18:48:55   614s]   Clock:       196 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=196)
[02/15 18:48:55   614s]   Non-clock: 22082 (unrouted=1, trialRouted=22081, noStatus=0, routed=0, fixed=0)
[02/15 18:48:55   614s] (Not counting 278 nets with <2 term connections)
[02/15 18:48:55   614s]     Clock DAG stats after post-conditioning:
[02/15 18:48:55   614s]       cell counts    : b=154, i=0, cg=0, l=41, total=195
[02/15 18:48:55   614s]       cell areas     : b=3372.617um^2, i=0.000um^2, cg=0.000um^2, l=999.180um^2, total=4371.797um^2
[02/15 18:48:55   614s]       wire lengths   : top=0.000um, trunk=11742.605um, leaf=81947.325um, total=93689.930um
[02/15 18:48:55   614s]       capacitance    : wire=13.323pF, gate=8.455pF, total=21.778pF
[02/15 18:48:55   614s]       net violations : underSlew={278,0.345ns} average 0.182ns std.dev 0.104ns
[02/15 18:48:55   614s]     Clock tree state after post-conditioning:
[02/15 18:48:55   614s]       clock_tree clock: worst slew is leaf(0.373),trunk(0.293),top(nil), margined worst slew is leaf(0.373),trunk(0.293),top(nil)
[02/15 18:48:55   614s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.464, max=0.575, avg=0.539, sd=0.021], skew [0.111 vs 0.105*, 99.2% {0.491, 0.543, 0.575}] (wid=0.140 ws=0.125) (gid=0.537 gs=0.123)
[02/15 18:48:55   614s]     Clock network insertion delays are now [0.464ns, 0.575ns] average 0.539ns std.dev 0.021ns
[02/15 18:48:55   614s]   Updating netlist done.
[02/15 18:48:55   614s]   
[02/15 18:48:55   614s]   Clock DAG stats at end of CTS:
[02/15 18:48:55   614s]   ==============================
[02/15 18:48:55   614s]   
[02/15 18:48:55   614s]   --------------------------------
[02/15 18:48:55   614s]   Cell type      Count    Area
[02/15 18:48:55   614s]   --------------------------------
[02/15 18:48:55   614s]   Buffers         154     3372.617
[02/15 18:48:55   614s]   Inverters         0        0.000
[02/15 18:48:55   614s]   Clock Gates       0        0.000
[02/15 18:48:55   614s]   Clock Logic      41      999.180
[02/15 18:48:55   614s]   All             195     4371.797
[02/15 18:48:55   614s]   --------------------------------
[02/15 18:48:55   614s]   
[02/15 18:48:55   614s]   
[02/15 18:48:55   614s]   Clock DAG wire lengths at end of CTS:
[02/15 18:48:55   614s]   =====================================
[02/15 18:48:55   614s]   
[02/15 18:48:55   614s]   --------------------
[02/15 18:48:55   614s]   Type     Wire Length
[02/15 18:48:55   614s]   --------------------
[02/15 18:48:55   614s]   Top           0.000
[02/15 18:48:55   614s]   Trunk     11742.605
[02/15 18:48:55   614s]   Leaf      81947.325
[02/15 18:48:55   614s]   Total     93689.930
[02/15 18:48:55   614s]   --------------------
[02/15 18:48:55   614s]   
[02/15 18:48:55   614s]   
[02/15 18:48:55   614s]   Clock DAG capacitances at end of CTS:
[02/15 18:48:55   614s]   =====================================
[02/15 18:48:55   614s]   
[02/15 18:48:55   614s]   --------------------
[02/15 18:48:55   614s]   Type     Capacitance
[02/15 18:48:55   614s]   --------------------
[02/15 18:48:55   614s]   Wire       13.323
[02/15 18:48:55   614s]   Gate        8.455
[02/15 18:48:55   614s]   Total      21.778
[02/15 18:48:55   614s]   --------------------
[02/15 18:48:55   614s]   
[02/15 18:48:55   614s]   
[02/15 18:48:55   614s]   Clock DAG net violations at end of CTS:
[02/15 18:48:55   614s]   =======================================
[02/15 18:48:55   614s]   
[02/15 18:48:55   614s]   ------------------------------------------------------
[02/15 18:48:55   614s]   Type         Count    Max viol    Average    Std. Dev.
[02/15 18:48:55   614s]   ------------------------------------------------------
[02/15 18:48:55   614s]   underSlew     278     0.345ns     0.182ns     0.104ns
[02/15 18:48:55   614s]   ------------------------------------------------------
[02/15 18:48:55   614s]   
[02/15 18:48:55   614s]   
[02/15 18:48:55   614s]   Clock tree summary at end of CTS:
[02/15 18:48:55   614s]   =================================
[02/15 18:48:55   614s]   
[02/15 18:48:55   614s]   -------------------------------------------------------
[02/15 18:48:55   614s]   Clock Tree          Worst Trunk Slew    Worst Leaf Slew
[02/15 18:48:55   614s]   -------------------------------------------------------
[02/15 18:48:55   614s]   clock_tree clock         0.293               0.373
[02/15 18:48:55   614s]   -------------------------------------------------------
[02/15 18:48:55   614s]   
[02/15 18:48:55   614s]   
[02/15 18:48:55   614s]   Skew group summary at end of CTS:
[02/15 18:48:55   614s]   =================================
[02/15 18:48:55   614s]   
[02/15 18:48:55   614s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/15 18:48:55   614s]   Half-corner                                Skew Group                               Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[02/15 18:48:55   614s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/15 18:48:55   614s]   default_emulate_delay_corner:setup.late    clock/default_emulate_constraint_mode    0.464     0.575     0.111    0.105*           0.125           0.075           0.539        0.021     99.2% {0.491, 0.543, 0.575}
[02/15 18:48:55   614s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/15 18:48:55   614s]   
[02/15 18:48:55   614s]   
[02/15 18:48:55   614s]   Min/max skew group path pins for unmet skew targets:
[02/15 18:48:55   614s]   ====================================================
[02/15 18:48:55   614s]   
[02/15 18:48:55   614s]   --------------------------------------------------------------------------------------------------------------------------------------------
[02/15 18:48:55   614s]   Half-corner                                Skew Group                               Min/Max    Delay    Pin
[02/15 18:48:55   614s]   --------------------------------------------------------------------------------------------------------------------------------------------
[02/15 18:48:55   614s]   default_emulate_delay_corner:setup.late    clock/default_emulate_constraint_mode    Min        0.464    U7_banc_RC_CG_HIER_INST33/enl_reg/GN
[02/15 18:48:55   614s]   default_emulate_delay_corner:setup.late    clock/default_emulate_constraint_mode    Max        0.575    U8_syscop_scp_reg_reg[14][7]/C
[02/15 18:48:55   614s]   --------------------------------------------------------------------------------------------------------------------------------------------
[02/15 18:48:55   614s]   
[02/15 18:48:55   614s]   Clock network insertion delays are now [0.464ns, 0.575ns] average 0.539ns std.dev 0.021ns
[02/15 18:48:55   614s]   
[02/15 18:48:55   614s]   Found a total of 0 clock tree pins with a slew violation.
[02/15 18:48:55   614s]   
[02/15 18:48:55   614s] Synthesizing clock trees done.
[02/15 18:48:55   614s] Connecting clock gate test enables... 
[02/15 18:48:55   614s] Connecting clock gate test enables done.
[02/15 18:48:55   614s] Innovus updating I/O latencies
[02/15 18:48:55   614s] #################################################################################
[02/15 18:48:55   614s] # Design Stage: PreRoute
[02/15 18:48:55   614s] # Design Name: minimips
[02/15 18:48:55   614s] # Design Mode: 90nm
[02/15 18:48:55   614s] # Analysis Mode: MMMC Non-OCV 
[02/15 18:48:55   614s] # Parasitics Mode: No SPEF/RCDB
[02/15 18:48:55   614s] # Signoff Settings: SI Off 
[02/15 18:48:55   614s] #################################################################################
[02/15 18:48:56   615s] Calculate delays in Single mode...
[02/15 18:48:56   615s] Topological Sorting (CPU = 0:00:00.0, MEM = 1701.7M, InitMEM = 1698.4M)
[02/15 18:48:56   616s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/15 18:48:56   616s] End delay calculation. (MEM=2159.59 CPU=0:00:00.5 REAL=0:00:00.0)
[02/15 18:48:56   616s] *** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 2159.6M) ***
[02/15 18:48:56   616s] 	Current asserted source latency: 0
[02/15 18:48:56   616s] 	Executing: set_clock_latency -source -early -max -rise -0.53897 [get_pins 
[02/15 18:48:56   616s] clock]
[02/15 18:48:56   616s] 	Current asserted source latency: 0
[02/15 18:48:56   616s] 	Executing: set_clock_latency -source -late -max -rise -0.53897 [get_pins clock]
[02/15 18:48:56   616s] 	Current asserted source latency: 0
[02/15 18:48:56   616s] 	Executing: set_clock_latency -source -early -max -fall -0.560659 [get_pins 
[02/15 18:48:56   616s] clock]
[02/15 18:48:56   616s] 	Current asserted source latency: 0
[02/15 18:48:56   616s] 	Executing: set_clock_latency -source -late -max -fall -0.560659 [get_pins 
[02/15 18:48:56   616s] clock]
[02/15 18:48:56   616s] Setting all clocks to propagated mode.
[02/15 18:48:56   616s] Resetting all latency settings from fanout cone of clock 'clock'
[02/15 18:48:57   616s] Clock DAG stats after update timingGraph:
[02/15 18:48:57   616s]   cell counts    : b=154, i=0, cg=0, l=41, total=195
[02/15 18:48:57   616s]   cell areas     : b=3372.617um^2, i=0.000um^2, cg=0.000um^2, l=999.180um^2, total=4371.797um^2
[02/15 18:48:57   616s]   wire lengths   : top=0.000um, trunk=11742.605um, leaf=81947.325um, total=93689.930um
[02/15 18:48:57   616s]   capacitance    : wire=13.323pF, gate=8.455pF, total=21.778pF
[02/15 18:48:57   616s]   net violations : underSlew={278,0.345ns} average 0.182ns std.dev 0.104ns
[02/15 18:48:57   616s] Clock tree state after update timingGraph:
[02/15 18:48:57   616s]   clock_tree clock: worst slew is leaf(0.373),trunk(0.293),top(nil), margined worst slew is leaf(0.373),trunk(0.293),top(nil)
[02/15 18:48:57   616s]   skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.464, max=0.575, avg=0.539, sd=0.021], skew [0.111 vs 0.105*, 99.2% {0.491, 0.543, 0.575}] (wid=0.140 ws=0.125) (gid=0.537 gs=0.123)
[02/15 18:48:57   616s] Clock network insertion delays are now [0.464ns, 0.575ns] average 0.539ns std.dev 0.021ns
[02/15 18:48:57   616s] Logging CTS constraint violations... 
[02/15 18:48:57   616s]   No violations found.
[02/15 18:48:57   616s] Logging CTS constraint violations done.
[02/15 18:48:57   616s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/15 18:48:57   616s] Synthesizing clock trees with CCOpt done.
[02/15 18:48:57   616s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/15 18:48:57   616s] UM:                                                                   cts
[02/15 18:48:57   616s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/15 18:48:57   617s] #spOpts: mergeVia=F 
[02/15 18:48:57   617s] Info: 8 threads available for lower-level modules during optimization.
[02/15 18:48:57   617s] GigaOpt running with 8 threads.
[02/15 18:49:00   619s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1624.9M, totSessionCpu=0:10:19 **
[02/15 18:49:00   619s] Added -handlePreroute to trialRouteMode
[02/15 18:49:00   619s] *** opt_design -post_cts ***
[02/15 18:49:00   619s] DRC Margin: user margin 0.0; extra margin 0.2
[02/15 18:49:00   619s] Hold Target Slack: user slack 0
[02/15 18:49:00   619s] Setup Target Slack: user slack 0; extra slack 0.1
[02/15 18:49:00   619s] setUsefulSkewMode -noEcoRoute
[02/15 18:49:00   619s] **INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[02/15 18:49:00   619s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[02/15 18:49:00   619s] 'set_default_switching_activity' finished successfully.
[02/15 18:49:00   620s] Multi-VT timing optimization disabled based on library information.
[02/15 18:49:00   620s] Summary for sequential cells idenfication: 
[02/15 18:49:00   620s] Identified SBFF number: 128
[02/15 18:49:00   620s] Identified MBFF number: 0
[02/15 18:49:00   620s] Not identified SBFF number: 0
[02/15 18:49:00   620s] Not identified MBFF number: 0
[02/15 18:49:00   620s] Number of sequential cells which are not FFs: 106
[02/15 18:49:00   620s] 
[02/15 18:49:00   620s] Start to check current routing status for nets...
[02/15 18:49:00   620s] Using hname+ instead name for net compare
[02/15 18:49:00   620s] Activating lazyNetListOrdering
[02/15 18:49:00   620s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[02/15 18:49:00   620s] All nets are already routed correctly.
[02/15 18:49:00   620s] End to check current routing status for nets (mem=1624.9M)
[02/15 18:49:01   621s] Compute RC Scale Done ...
[02/15 18:49:02   622s] #################################################################################
[02/15 18:49:02   622s] # Design Stage: PreRoute
[02/15 18:49:02   622s] # Design Name: minimips
[02/15 18:49:02   622s] # Design Mode: 90nm
[02/15 18:49:02   622s] # Analysis Mode: MMMC Non-OCV 
[02/15 18:49:02   622s] # Parasitics Mode: No SPEF/RCDB
[02/15 18:49:02   622s] # Signoff Settings: SI Off 
[02/15 18:49:02   622s] #################################################################################
[02/15 18:49:02   623s] Calculate delays in Single mode...
[02/15 18:49:02   623s] Topological Sorting (CPU = 0:00:00.0, MEM = 1782.4M, InitMEM = 1782.4M)
[02/15 18:49:03   629s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/15 18:49:03   629s] End delay calculation. (MEM=2221.16 CPU=0:00:06.3 REAL=0:00:01.0)
[02/15 18:49:03   629s] *** CDM Built up (cpu=0:00:07.7  real=0:00:01.0  mem= 2221.2M) ***
[02/15 18:49:04   630s] *** Done Building Timing Graph (cpu=0:00:08.7 real=0:00:02.0 totSessionCpu=0:10:30 mem=2221.2M)
[02/15 18:49:04   631s] 
[02/15 18:49:04   631s] ------------------------------------------------------------
[02/15 18:49:04   631s]              Initial Summary                             
[02/15 18:49:04   631s] ------------------------------------------------------------
[02/15 18:49:04   631s] 
[02/15 18:49:04   631s] Setup views included:
[02/15 18:49:04   631s]  default_emulate_view 
[02/15 18:49:04   631s] 
[02/15 18:49:04   631s] +--------------------+---------+
[02/15 18:49:04   631s] |     Setup mode     |   all   |
[02/15 18:49:04   631s] +--------------------+---------+
[02/15 18:49:04   631s] |           WNS (ns):| -3.031  |
[02/15 18:49:04   631s] |           TNS (ns):|-766.071 |
[02/15 18:49:04   631s] |    Violating Paths:|   499   |
[02/15 18:49:04   631s] |          All Paths:|  1765   |
[02/15 18:49:04   631s] +--------------------+---------+
[02/15 18:49:04   631s] 
[02/15 18:49:04   631s] +----------------+-------------------------------+------------------+
[02/15 18:49:04   631s] |                |              Real             |       Total      |
[02/15 18:49:04   631s] |    DRVs        +------------------+------------+------------------|
[02/15 18:49:04   631s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/15 18:49:04   631s] +----------------+------------------+------------+------------------+
[02/15 18:49:04   631s] |   max_cap      |      1 (1)       |   -0.204   |     27 (27)      |
[02/15 18:49:04   631s] |   max_tran     |      1 (89)      |   -1.520   |     26 (114)     |
[02/15 18:49:04   631s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/15 18:49:04   631s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/15 18:49:04   631s] +----------------+------------------+------------+------------------+
[02/15 18:49:04   631s] 
[02/15 18:49:04   631s] Density: 69.497%
[02/15 18:49:04   631s] ------------------------------------------------------------
[02/15 18:49:04   631s] **opt_design ... cpu = 0:00:12, real = 0:00:04, mem = 1752.9M, totSessionCpu=0:10:31 **
[02/15 18:49:04   631s] ** INFO : this run is activating low effort ccoptDesign flow
[02/15 18:49:04   631s] PhyDesignGrid: maxLocalDensity 0.98
[02/15 18:49:04   631s] #spOpts: mergeVia=F 
[02/15 18:49:04   631s] **ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.
[02/15 18:49:04   631s] **ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.
[02/15 18:49:04   631s] **ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.
[02/15 18:49:04   631s] 
[02/15 18:49:04   631s] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (default_emulate_view) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_db power_view <view_name>".
[02/15 18:49:04   631s] 
[02/15 18:49:04   631s] Type 'man IMPOPT-3663' for more detail.
[02/15 18:49:05   631s] 
[02/15 18:49:05   631s] Power view               = default_emulate_view
[02/15 18:49:05   631s] Number of VT partitions  = 3
[02/15 18:49:05   631s] Standard cells in design = 810
[02/15 18:49:05   631s] Instances in design      = 21891
[02/15 18:49:05   631s] 
[02/15 18:49:05   631s] Instance distribution across the VT partitions:
[02/15 18:49:05   631s] 
[02/15 18:49:05   631s]  LVT : inst = 13829 (63.2%), cells = 557 (69%)
[02/15 18:49:05   631s]    Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 13829 (63.2%)
[02/15 18:49:05   631s] 
[02/15 18:49:05   631s]  SVT : inst = 8061 (36.8%), cells = 197 (24%)
[02/15 18:49:05   631s]    Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 8061 (36.8%)
[02/15 18:49:05   631s] 
[02/15 18:49:05   631s]  HVT : inst = 1 (0.0%), cells = 29 (4%)
[02/15 18:49:05   631s]    Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 1 (0.0%)
[02/15 18:49:05   631s] 
[02/15 18:49:05   631s] Reporting took 0 sec
[02/15 18:49:05   631s] **INFO : Setting latch borrow mode to budget during optimization
[02/15 18:49:06   633s] *** Starting optimizing excluded clock nets MEM= 1752.9M) ***
[02/15 18:49:06   633s] *info: No excluded clock nets to be optimized.
[02/15 18:49:06   633s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1752.9M) ***
[02/15 18:49:06   633s] *** Starting optimizing excluded clock nets MEM= 1752.9M) ***
[02/15 18:49:06   633s] *info: No excluded clock nets to be optimized.
[02/15 18:49:06   633s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1752.9M) ***
[02/15 18:49:07   635s] **INFO: Num dontuse cells 532, Num usable cells 749
[02/15 18:49:07   635s] optDesignOneStep: Leakage Power Flow
[02/15 18:49:07   635s] **INFO: Num dontuse cells 532, Num usable cells 749
[02/15 18:49:07   635s] Begin: GigaOpt DRV Optimization
[02/15 18:49:07   635s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[02/15 18:49:07   635s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[02/15 18:49:07   635s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[02/15 18:49:07   635s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[02/15 18:49:07   635s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[02/15 18:49:07   635s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[02/15 18:49:07   635s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[02/15 18:49:07   635s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[02/15 18:49:07   635s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[02/15 18:49:07   635s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[02/15 18:49:07   635s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[02/15 18:49:07   635s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[02/15 18:49:07   635s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[02/15 18:49:07   635s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[02/15 18:49:07   635s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[02/15 18:49:07   635s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[02/15 18:49:07   635s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[02/15 18:49:07   635s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[02/15 18:49:07   635s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[02/15 18:49:07   635s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[02/15 18:49:07   635s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[02/15 18:49:07   635s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[02/15 18:49:07   635s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[02/15 18:49:07   635s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[02/15 18:49:07   635s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[02/15 18:49:07   635s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[02/15 18:49:07   635s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[02/15 18:49:07   635s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[02/15 18:49:07   635s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[02/15 18:49:07   635s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[02/15 18:49:07   635s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[02/15 18:49:07   635s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[02/15 18:49:07   635s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[02/15 18:49:07   635s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[02/15 18:49:07   635s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[02/15 18:49:07   635s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[02/15 18:49:07   635s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[02/15 18:49:07   635s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[02/15 18:49:07   635s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[02/15 18:49:07   635s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[02/15 18:49:07   635s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[02/15 18:49:07   635s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[02/15 18:49:07   635s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[02/15 18:49:07   635s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[02/15 18:49:07   635s] Info: 196 nets with fixed/cover wires excluded.
[02/15 18:49:07   635s] Info: 196 clock nets excluded from IPO operation.
[02/15 18:49:07   635s] Summary for sequential cells idenfication: 
[02/15 18:49:07   635s] Identified SBFF number: 128
[02/15 18:49:07   635s] Identified MBFF number: 0
[02/15 18:49:07   635s] Not identified SBFF number: 0
[02/15 18:49:07   635s] Not identified MBFF number: 0
[02/15 18:49:07   635s] Number of sequential cells which are not FFs: 106
[02/15 18:49:07   635s] 
[02/15 18:49:07   635s] PhyDesignGrid: maxLocalDensity 3.00
[02/15 18:49:15   643s] DEBUG: @coeDRVCandCache::init.
[02/15 18:49:15   643s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/15 18:49:15   643s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[02/15 18:49:15   643s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/15 18:49:15   643s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[02/15 18:49:15   643s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/15 18:49:15   643s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[02/15 18:49:15   643s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[02/15 18:49:15   643s] Info: violation cost 211.064972 (cap = 1.262377, tran = 202.802612, len = 0.000000, fanout load = 0.000000, fanout count = 7.000000, glitch 0.000000)
[02/15 18:49:15   643s] |    32   |   514   |    31   |     31  |     0   |     0   |     0   |     0   | -3.03 |          0|          0|          0|  69.50  |            |           |
[02/15 18:49:18   651s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[02/15 18:49:18   651s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[02/15 18:49:18   651s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/15 18:49:19   651s] |    28   |    28   |    28   |     28  |     0   |     0   |     0   |     0   | -3.04 |         28|          0|          6|  69.56  |   0:00:03.0|    2484.0M|
[02/15 18:49:19   651s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[02/15 18:49:19   651s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[02/15 18:49:19   651s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/15 18:49:19   651s] |    28   |    28   |    28   |     28  |     0   |     0   |     0   |     0   | -3.04 |          0|          0|          0|  69.56  |   0:00:00.0|    2484.0M|
[02/15 18:49:19   651s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/15 18:49:19   651s] 
[02/15 18:49:19   651s] *** Finish DRV Fixing (cpu=0:00:09.0 real=0:00:05.0 mem=2484.0M) ***
[02/15 18:49:19   651s] 
[02/15 18:49:19   652s] *** Starting refinePlace (0:10:51 mem=2484.0M) ***
[02/15 18:49:19   652s] Total net length = 1.055e+06 (5.199e+05 5.353e+05) (ext = 4.568e+04)
[02/15 18:49:19   652s] *** Checked 2 GNC rules.
[02/15 18:49:19   652s] *** Applying global-net connections...
[02/15 18:49:19   652s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[02/15 18:49:19   652s] **WARN: (IMPSP-315):	Found 29272 instances insts with no PG Term connections.
[02/15 18:49:19   652s] Type 'man IMPSP-315' for more detail.
[02/15 18:49:19   652s] default core: bins with density >  0.75 =   25 % ( 81 / 324 )
[02/15 18:49:19   652s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2484.0MB) @(0:10:51 - 0:10:51).
[02/15 18:49:19   652s] Starting refinePlace ...
[02/15 18:49:19   652s] Density distribution unevenness ratio = 4.261%
[02/15 18:49:19   652s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/15 18:49:19   652s] default core: bins with density >  0.75 = 21.9 % ( 71 / 324 )
[02/15 18:49:19   652s] Density distribution unevenness ratio = 4.153%
[02/15 18:49:19   652s]   Spread Effort: high, pre-route mode, useDDP on.
[02/15 18:49:19   652s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=2487.7MB) @(0:10:51 - 0:10:52).
[02/15 18:49:19   652s] Move report: preRPlace moves 80 insts, mean move: 2.39 um, max move: 8.82 um
[02/15 18:49:19   652s] 	Max move on inst (U8_syscop_g4771): (343.35, 156.16) --> (334.53, 156.16)
[02/15 18:49:19   652s] 	Length: 8 sites, height: 1 rows, site name: core, cell type: AO221X1
[02/15 18:49:19   652s] wireLenOptFixPriorityInst 1723 inst fixed
[02/15 18:49:19   652s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g89940' (Cell INX20).
[02/15 18:49:19   652s] Type 'man IMPSP-2020' for more detail.
[02/15 18:49:19   652s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g79557' (Cell INX20).
[02/15 18:49:19   652s] Type 'man IMPSP-2020' for more detail.
[02/15 18:49:19   653s] Move report: legalization moves 43 insts, mean move: 3.02 um, max move: 13.23 um
[02/15 18:49:19   653s] 	Max move on inst (U3_di_g7727): (354.06, 156.16) --> (340.83, 156.16)
[02/15 18:49:19   653s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2487.7MB) @(0:10:52 - 0:10:52).
[02/15 18:49:19   653s] **ERROR: (IMPSP-2021):	Could not legalize <2> instances in the design. Check warning message IMPSP-270, IMPSP-452 or IMPSP-2020 in log file for more details.
[02/15 18:49:19   653s] Type 'man IMPSP-2021' for more detail.
[02/15 18:49:19   653s] Move report: Detail placement moves 89 insts, mean move: 3.06 um, max move: 18.90 um
[02/15 18:49:19   653s] 	Max move on inst (U3_di_g7727): (359.73, 156.16) --> (340.83, 156.16)
[02/15 18:49:19   653s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 2487.7MB
[02/15 18:49:19   653s] Statistics of distance of Instance movement in refine placement:
[02/15 18:49:19   653s]   maximum (X+Y) =        18.90 um
[02/15 18:49:19   653s]   inst (U3_di_g7727) with max move: (359.73, 156.16) -> (340.83, 156.16)
[02/15 18:49:19   653s]   mean    (X+Y) =         3.06 um
[02/15 18:49:19   653s] Total instances flipped for legalization: 3
[02/15 18:49:19   653s] Summary Report:
[02/15 18:49:19   653s] Instances move: 89 (out of 21724 movable)
[02/15 18:49:19   653s] Mean displacement: 3.06 um
[02/15 18:49:19   653s] Max displacement: 18.90 um [02/15 18:49:19   653s] Total instances moved : 89
(Instance: U3_di_g7727) (359.73, 156.16) -> (340.83, 156.16)
[02/15 18:49:19   653s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: AN21X1
[02/15 18:49:19   653s] Total net length = 1.055e+06 (5.199e+05 5.353e+05) (ext = 4.568e+04)
[02/15 18:49:19   653s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:00.0, mem=2487.7MB) @(0:10:51 - 0:10:52).
[02/15 18:49:19   653s] Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 2487.7MB
[02/15 18:49:19   653s] *** Finished refinePlace (0:10:52 mem=2487.7M) ***
[02/15 18:49:19   653s] *** maximum move = 18.90 um ***
[02/15 18:49:19   653s] *** Finished re-routing un-routed nets (2487.7M) ***
[02/15 18:49:20   653s] 
[02/15 18:49:20   653s] *** Finish Physical Update (cpu=0:00:01.7 real=0:00:01.0 mem=2487.7M) ***
[02/15 18:49:20   653s] DEBUG: @coeDRVCandCache::cleanup.
[02/15 18:49:20   653s] End: GigaOpt DRV Optimization
[02/15 18:49:20   653s] GigaOpt DRV: restore maxLocalDensity to 0.98
[02/15 18:49:20   653s] GigaOpt DRV: restore maxLocalDensity to 0.98
[02/15 18:49:21   654s] 
[02/15 18:49:21   654s] ------------------------------------------------------------
[02/15 18:49:21   654s]      Summary (cpu=0.31min real=0.22min mem=1762.4M)                             
[02/15 18:49:21   654s] ------------------------------------------------------------
[02/15 18:49:21   654s] 
[02/15 18:49:21   654s] Setup views included:
[02/15 18:49:21   654s]  default_emulate_view 
[02/15 18:49:21   654s] 
[02/15 18:49:21   654s] +--------------------+---------+
[02/15 18:49:21   654s] |     Setup mode     |   all   |
[02/15 18:49:21   654s] +--------------------+---------+
[02/15 18:49:21   654s] |           WNS (ns):| -3.043  |
[02/15 18:49:21   654s] |           TNS (ns):|-349.241 |
[02/15 18:49:21   654s] |    Violating Paths:|   431   |
[02/15 18:49:21   654s] |          All Paths:|  1765   |
[02/15 18:49:21   654s] +--------------------+---------+
[02/15 18:49:21   654s] 
[02/15 18:49:21   654s] +----------------+-------------------------------+------------------+
[02/15 18:49:21   654s] |                |              Real             |       Total      |
[02/15 18:49:21   654s] |    DRVs        +------------------+------------+------------------|
[02/15 18:49:21   654s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/15 18:49:21   654s] +----------------+------------------+------------+------------------+
[02/15 18:49:21   654s] |   max_cap      |      0 (0)       |   0.000    |     26 (26)      |
[02/15 18:49:21   654s] |   max_tran     |      0 (0)       |   0.000    |     25 (25)      |
[02/15 18:49:21   654s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/15 18:49:21   654s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/15 18:49:21   654s] +----------------+------------------+------------+------------------+
[02/15 18:49:21   654s] 
[02/15 18:49:21   654s] Density: 69.560%
[02/15 18:49:21   654s] Routing Overflow: 0.42% H and 0.18% V
[02/15 18:49:21   654s] ------------------------------------------------------------
[02/15 18:49:21   654s] **opt_design ... cpu = 0:00:35, real = 0:00:21, mem = 1762.4M, totSessionCpu=0:10:54 **
[02/15 18:49:21   654s] 
[02/15 18:49:21   654s] Active setup views:
[02/15 18:49:21   654s]  default_emulate_view
[02/15 18:49:21   654s]   Dominating endpoints: 0
[02/15 18:49:21   654s]   Dominating TNS: -0.000
[02/15 18:49:21   654s] 
[02/15 18:49:21   654s] *** Timing NOT met, worst failing slack is -3.043
[02/15 18:49:21   654s] *** Check timing (0:00:00.0)
[02/15 18:49:21   654s] **INFO: Num dontuse cells 532, Num usable cells 749
[02/15 18:49:21   654s] optDesignOneStep: Leakage Power Flow
[02/15 18:49:21   654s] **INFO: Num dontuse cells 532, Num usable cells 749
[02/15 18:49:21   654s] Begin: GigaOpt Optimization in TNS mode
[02/15 18:49:21   654s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[02/15 18:49:21   654s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[02/15 18:49:21   654s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[02/15 18:49:21   654s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[02/15 18:49:21   654s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[02/15 18:49:21   654s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[02/15 18:49:21   654s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[02/15 18:49:21   654s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[02/15 18:49:21   654s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[02/15 18:49:21   654s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[02/15 18:49:21   654s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[02/15 18:49:21   654s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[02/15 18:49:21   654s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[02/15 18:49:21   654s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[02/15 18:49:21   654s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[02/15 18:49:21   654s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[02/15 18:49:21   654s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[02/15 18:49:21   654s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[02/15 18:49:21   654s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[02/15 18:49:21   654s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[02/15 18:49:21   654s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[02/15 18:49:21   654s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[02/15 18:49:21   654s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[02/15 18:49:21   654s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[02/15 18:49:21   654s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[02/15 18:49:21   654s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[02/15 18:49:21   654s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[02/15 18:49:21   654s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[02/15 18:49:21   654s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[02/15 18:49:21   654s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[02/15 18:49:21   654s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[02/15 18:49:21   654s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[02/15 18:49:21   654s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[02/15 18:49:21   654s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[02/15 18:49:21   654s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[02/15 18:49:21   654s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[02/15 18:49:21   654s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[02/15 18:49:21   654s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[02/15 18:49:21   654s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[02/15 18:49:21   654s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[02/15 18:49:21   654s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[02/15 18:49:21   654s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[02/15 18:49:21   654s] Info: 196 nets with fixed/cover wires excluded.
[02/15 18:49:21   654s] Info: 196 clock nets excluded from IPO operation.
[02/15 18:49:21   654s] PhyDesignGrid: maxLocalDensity 0.95
[02/15 18:49:26   660s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[02/15 18:49:26   660s] *info: 196 clock nets excluded
[02/15 18:49:26   660s] *info: 7 special nets excluded.
[02/15 18:49:26   660s] *info: 32 multi-driver nets excluded.
[02/15 18:49:26   660s] *info: 141 no-driver nets excluded.
[02/15 18:49:26   660s] *info: 196 nets with fixed/cover wires excluded.
[02/15 18:49:27   661s] Effort level <high> specified for reg2reg path_group
[02/15 18:49:27   661s] Effort level <high> specified for reg2cgate path_group
[02/15 18:49:28   663s] ** GigaOpt Optimizer WNS Slack -3.043 TNS Slack -349.241 Density 69.56
[02/15 18:49:28   663s] Optimizer TNS Opt
[02/15 18:49:29   664s] Active Path Group: reg2cgate reg2reg  
[02/15 18:49:29   664s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[02/15 18:49:29   664s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                End Point                 |
[02/15 18:49:29   664s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[02/15 18:49:29   664s] |  -3.043|   -3.043|-349.241| -349.241|    69.56%|   0:00:00.0| 2555.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[28]/D              |
[02/15 18:49:30   665s] |  -2.533|   -2.533|-348.685| -348.685|    69.57%|   0:00:01.0| 2573.3M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[31]/D              |
[02/15 18:49:31   667s] |  -2.228|   -2.228|-337.445| -337.445|    69.58%|   0:00:01.0| 2577.3M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[31]/D              |
[02/15 18:49:31   667s] |  -2.162|   -2.162|-336.999| -336.999|    69.58%|   0:00:00.0| 2581.1M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[28]/D              |
[02/15 18:49:32   671s] |  -2.125|   -2.125|-327.454| -327.454|    69.59%|   0:00:01.0| 2633.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[31]/D              |
[02/15 18:49:33   673s] |  -2.040|   -2.040|-323.907| -323.907|    69.60%|   0:00:01.0| 2633.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[31]/D              |
[02/15 18:49:34   675s] |  -1.988|   -1.988|-322.980| -322.980|    69.60%|   0:00:01.0| 2633.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[31]/D              |
[02/15 18:49:34   677s] |  -1.957|   -1.957|-304.116| -304.116|    69.61%|   0:00:00.0| 2633.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[31]/D              |
[02/15 18:49:35   679s] |  -1.893|   -1.893|-303.787| -303.787|    69.62%|   0:00:01.0| 2633.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[18]/D              |
[02/15 18:49:36   682s] |  -1.827|   -1.827|-303.027| -303.027|    69.63%|   0:00:01.0| 2629.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[18]/D              |
[02/15 18:49:37   684s] |  -1.811|   -1.811|-300.510| -300.510|    69.64%|   0:00:01.0| 2648.3M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[30]/D              |
[02/15 18:49:38   687s] |  -1.758|   -1.758|-297.638| -297.638|    69.66%|   0:00:01.0| 2686.4M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[30]/D              |
[02/15 18:49:39   689s] |  -1.738|   -1.738|-296.997| -296.997|    69.67%|   0:00:01.0| 2686.4M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[30]/D              |
[02/15 18:49:39   690s] |  -1.722|   -1.722|-295.081| -295.081|    69.67%|   0:00:00.0| 2686.4M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[28]/D              |
[02/15 18:49:40   691s] |  -1.667|   -1.667|-294.663| -294.663|    69.67%|   0:00:01.0| 2686.4M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[30]/D              |
[02/15 18:49:40   694s] |  -1.599|   -1.599|-293.873| -293.873|    69.68%|   0:00:00.0| 2686.4M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[50]/D              |
[02/15 18:49:41   697s] |  -1.520|   -1.520|-289.484| -289.484|    69.70%|   0:00:01.0| 2686.4M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[27]/D              |
[02/15 18:49:42   699s] |  -1.484|   -1.484|-287.126| -287.126|    69.72%|   0:00:01.0| 2686.4M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[20]/D              |
[02/15 18:49:42   702s] |  -1.439|   -1.439|-278.740| -278.740|    69.73%|   0:00:00.0| 2686.4M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[50]/D              |
[02/15 18:49:43   704s] |  -1.379|   -1.379|-277.155| -277.155|    69.74%|   0:00:01.0| 2667.3M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[39]/D              |
[02/15 18:49:43   705s] |  -1.266|   -1.266|-271.466| -271.466|    69.74%|   0:00:00.0| 2667.3M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[50]/D              |
[02/15 18:49:44   707s] |  -1.224|   -1.224|-270.354| -270.354|    69.75%|   0:00:01.0| 2667.3M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[50]/D              |
[02/15 18:49:44   709s] |  -1.148|   -1.148|-265.029| -265.029|    69.76%|   0:00:00.0| 2667.3M|default_emulate_view|  reg2reg| U3_di_DI_op2_reg[3]/D                    |
[02/15 18:49:45   710s] |  -1.093|   -1.093|-229.118| -229.118|    69.76%|   0:00:01.0| 2667.3M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[20]/D              |
[02/15 18:49:45   711s] |  -1.034|   -1.034|-226.229| -226.229|    69.77%|   0:00:00.0| 2667.3M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[30]/D              |
[02/15 18:49:46   715s] |  -1.014|   -1.014|-225.647| -225.647|    69.79%|   0:00:01.0| 2667.3M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[39]/D              |
[02/15 18:49:47   717s] |  -0.968|   -0.968|-223.049| -223.049|    69.80%|   0:00:01.0| 2667.3M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[20]/D              |
[02/15 18:49:47   719s] |  -0.928|   -0.928|-207.045| -207.045|    69.81%|   0:00:00.0| 2667.3M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[39]/D              |
[02/15 18:49:48   723s] |  -0.908|   -0.908|-154.596| -154.596|    69.83%|   0:00:01.0| 2667.5M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[39]/D              |
[02/15 18:49:49   728s] |  -0.903|   -0.903|-147.585| -147.585|    69.83%|   0:00:01.0| 2667.5M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[50]/D              |
[02/15 18:49:50   731s] |  -0.862|   -0.862|-145.687| -145.687|    69.85%|   0:00:01.0| 2667.5M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[39]/D              |
[02/15 18:49:51   735s] |  -0.839|   -0.839|-140.574| -140.574|    69.86%|   0:00:01.0| 2667.5M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[39]/D              |
[02/15 18:49:51   739s] |  -0.820|   -0.820|-135.397| -135.397|    69.89%|   0:00:00.0| 2667.5M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[39]/D              |
[02/15 18:49:52   743s] |  -0.799|   -0.799|-133.482| -133.482|    69.92%|   0:00:01.0| 2667.5M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[50]/D              |
[02/15 18:49:53   747s] |  -0.795|   -0.795|-130.692| -130.692|    69.95%|   0:00:01.0| 2667.5M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[39]/D              |
[02/15 18:49:53   749s] |  -0.779|   -0.779|-129.190| -129.190|    69.95%|   0:00:00.0| 2667.5M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[39]/D              |
[02/15 18:49:54   751s] |  -0.762|   -0.762|-128.510| -128.510|    69.97%|   0:00:01.0| 2667.5M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[50]/D              |
[02/15 18:49:55   754s] |  -0.744|   -0.744|-127.156| -127.156|    69.98%|   0:00:01.0| 2667.5M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[50]/D              |
[02/15 18:49:55   756s] |  -0.730|   -0.730|-123.501| -123.501|    70.01%|   0:00:00.0| 2667.5M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[39]/D              |
[02/15 18:49:56   759s] |  -0.717|   -0.717|-122.990| -122.990|    70.05%|   0:00:01.0| 2667.5M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[39]/D              |
[02/15 18:49:57   764s] |  -0.706|   -0.706|-118.170| -118.170|    70.09%|   0:00:01.0| 2667.5M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[39]/D              |
[02/15 18:49:58   767s] |  -0.683|   -0.683|-115.984| -115.984|    70.12%|   0:00:01.0| 2667.5M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[39]/D              |
[02/15 18:49:59   771s] |  -0.652|   -0.652|-113.867| -113.867|    70.14%|   0:00:01.0| 2667.5M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:49:59   775s] |  -0.643|   -0.643|-110.208| -110.208|    70.18%|   0:00:00.0| 2667.5M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:50:01   780s] |  -0.643|   -0.643|-105.854| -105.854|    70.19%|   0:00:02.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:50:01   782s] |  -0.629|   -0.629|-105.242| -105.242|    70.20%|   0:00:00.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:50:02   786s] |  -0.629|   -0.629|-102.150| -102.150|    70.26%|   0:00:01.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:50:03   787s] |  -0.621|   -0.621|-101.852| -101.852|    70.27%|   0:00:01.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:50:04   793s] |  -0.621|   -0.621|-101.280| -101.280|    70.30%|   0:00:01.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:50:04   796s] |  -0.606|   -0.606|-100.931| -100.931|    70.36%|   0:00:00.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:50:06   800s] |  -0.605|   -0.605| -97.681|  -97.681|    70.42%|   0:00:02.0| 2705.6M|default_emulate_view|reg2cgate| U1_pf_RC_CG_HIER_INST1/g12/B             |
[02/15 18:50:06   802s] |  -0.605|   -0.605| -97.291|  -97.291|    70.43%|   0:00:00.0| 2705.6M|default_emulate_view|reg2cgate| U1_pf_RC_CG_HIER_INST1/g12/B             |
[02/15 18:50:07   807s] |  -0.605|   -0.605| -97.116|  -97.116|    70.46%|   0:00:01.0| 2705.6M|default_emulate_view|reg2cgate| U1_pf_RC_CG_HIER_INST1/g12/B             |
[02/15 18:50:08   808s] |  -0.605|   -0.605| -96.579|  -96.579|    70.47%|   0:00:01.0| 2705.6M|default_emulate_view|reg2cgate| U1_pf_RC_CG_HIER_INST1/g12/B             |
[02/15 18:50:09   812s] |  -0.605|   -0.605| -96.428|  -96.428|    70.48%|   0:00:01.0| 2705.6M|default_emulate_view|reg2cgate| U1_pf_RC_CG_HIER_INST1/g12/B             |
[02/15 18:50:09   813s] |  -0.605|   -0.605| -96.359|  -96.359|    70.48%|   0:00:00.0| 2705.6M|default_emulate_view|reg2cgate| U1_pf_RC_CG_HIER_INST1/g12/B             |
[02/15 18:50:10   816s] |  -0.605|   -0.605| -93.258|  -93.258|    70.50%|   0:00:01.0| 2705.6M|default_emulate_view|reg2cgate| U2_ei_RC_CG_HIER_INST2/g12/B             |
[02/15 18:50:11   820s] |  -0.605|   -0.605| -92.900|  -92.900|    70.55%|   0:00:01.0| 2724.7M|default_emulate_view|reg2cgate| U2_ei_RC_CG_HIER_INST2/g12/B             |
[02/15 18:50:12   824s] |  -0.605|   -0.605| -92.843|  -92.843|    70.55%|   0:00:01.0| 2724.7M|default_emulate_view|reg2cgate| U2_ei_RC_CG_HIER_INST2/g12/B             |
[02/15 18:50:12   826s] |  -0.605|   -0.605| -92.784|  -92.784|    70.57%|   0:00:00.0| 2724.7M|default_emulate_view|reg2cgate| U2_ei_RC_CG_HIER_INST2/g12/B             |
[02/15 18:50:13   828s] |  -0.605|   -0.605| -90.986|  -90.986|    70.59%|   0:00:01.0| 2724.7M|default_emulate_view|reg2cgate| U2_ei_RC_CG_HIER_INST2/g12/B             |
[02/15 18:50:13   831s] |  -0.605|   -0.605| -87.959|  -87.959|    70.66%|   0:00:00.0| 2724.7M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST30/g13/B          |
[02/15 18:50:14   834s] |  -0.605|   -0.605| -87.956|  -87.956|    70.67%|   0:00:01.0| 2724.7M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST30/g13/B          |
[02/15 18:50:14   834s] |  -0.605|   -0.605| -87.788|  -87.788|    70.67%|   0:00:00.0| 2724.7M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST30/g13/B          |
[02/15 18:50:15   835s] |  -0.605|   -0.605| -87.679|  -87.679|    70.67%|   0:00:01.0| 2705.6M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST30/g13/B          |
[02/15 18:50:16   839s] |  -0.605|   -0.605| -72.213|  -72.213|    70.72%|   0:00:01.0| 2705.6M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST39/g13/B          |
[02/15 18:50:16   839s] |  -0.605|   -0.605| -72.151|  -72.151|    70.72%|   0:00:00.0| 2705.6M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST39/g13/B          |
[02/15 18:50:16   841s] |  -0.605|   -0.605| -71.610|  -71.610|    70.73%|   0:00:00.0| 2705.6M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST39/g13/B          |
[02/15 18:50:17   844s] |  -0.605|   -0.605| -70.932|  -70.932|    70.72%|   0:00:01.0| 2705.6M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST39/g13/B          |
[02/15 18:50:18   848s] |  -0.605|   -0.605| -55.245|  -55.245|    70.74%|   0:00:01.0| 2705.6M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST36/g13/B          |
[02/15 18:50:18   849s] |  -0.605|   -0.605| -54.876|  -54.876|    70.76%|   0:00:00.0| 2705.6M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST36/g13/B          |
[02/15 18:50:19   853s] |  -0.605|   -0.605| -53.858|  -53.858|    70.80%|   0:00:01.0| 2705.6M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST36/g13/B          |
[02/15 18:50:19   854s] |  -0.605|   -0.605| -53.504|  -53.504|    70.82%|   0:00:00.0| 2705.6M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST36/g13/B          |
[02/15 18:50:21   863s] |  -0.605|   -0.605| -51.574|  -51.574|    70.87%|   0:00:02.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:50:21   866s] |  -0.605|   -0.605| -49.915|  -49.915|    70.89%|   0:00:00.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:50:22   869s] |  -0.605|   -0.605| -48.746|  -48.746|    70.92%|   0:00:01.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:50:23   873s] |  -0.605|   -0.605| -47.497|  -47.497|    70.96%|   0:00:01.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[38]/D              |
[02/15 18:50:24   878s] |  -0.605|   -0.605| -46.649|  -46.649|    70.98%|   0:00:01.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:50:25   881s] |  -0.605|   -0.605| -46.215|  -46.215|    71.02%|   0:00:01.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:50:25   884s] |  -0.605|   -0.605| -45.995|  -45.995|    71.05%|   0:00:00.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:50:27   887s] |  -0.605|   -0.605| -45.696|  -45.696|    71.07%|   0:00:02.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:50:27   888s] |  -0.605|   -0.605| -45.447|  -45.447|    71.09%|   0:00:00.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:50:28   891s] |  -0.605|   -0.605| -44.626|  -44.626|    71.12%|   0:00:01.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:50:29   896s] |  -0.605|   -0.605| -42.834|  -42.834|    71.16%|   0:00:01.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:50:30   900s] |  -0.605|   -0.605| -42.350|  -42.350|    71.20%|   0:00:01.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:50:31   902s] |  -0.605|   -0.605| -41.892|  -41.892|    71.20%|   0:00:01.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[61]/D              |
[02/15 18:50:32   905s] |  -0.605|   -0.605| -39.162|  -39.162|    71.28%|   0:00:01.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:50:32   907s] |  -0.605|   -0.605| -38.862|  -38.862|    71.30%|   0:00:00.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[51]/D              |
[02/15 18:50:33   910s] |  -0.605|   -0.605| -38.124|  -38.124|    71.32%|   0:00:01.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:50:33   912s] |  -0.605|   -0.605| -37.889|  -37.889|    71.34%|   0:00:00.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:50:34   913s] |  -0.605|   -0.605| -37.829|  -37.829|    71.35%|   0:00:01.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:50:34   913s] |  -0.605|   -0.605| -37.789|  -37.789|    71.35%|   0:00:00.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:50:34   916s] |  -0.605|   -0.605| -35.700|  -35.700|    71.42%|   0:00:00.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[47]/D              |
[02/15 18:50:35   919s] |  -0.605|   -0.605| -34.829|  -34.829|    71.45%|   0:00:01.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[47]/D              |
[02/15 18:50:36   923s] |  -0.605|   -0.605| -31.108|  -31.108|    71.47%|   0:00:01.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[54]/D              |
[02/15 18:50:37   925s] |  -0.605|   -0.605| -30.683|  -30.683|    71.49%|   0:00:01.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[54]/D              |
[02/15 18:50:38   927s] |  -0.605|   -0.605| -30.010|  -30.010|    71.51%|   0:00:01.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[54]/D              |
[02/15 18:50:38   928s] |  -0.605|   -0.605| -29.929|  -29.929|    71.52%|   0:00:00.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[54]/D              |
[02/15 18:50:38   930s] |  -0.605|   -0.605| -29.920|  -29.920|    71.54%|   0:00:00.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[54]/D              |
[02/15 18:50:39   932s] |  -0.605|   -0.605| -28.162|  -28.162|    71.53%|   0:00:01.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[56]/D              |
[02/15 18:50:39   932s] |  -0.605|   -0.605| -28.112|  -28.112|    71.53%|   0:00:00.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[56]/D              |
[02/15 18:50:39   933s] |  -0.605|   -0.605| -27.951|  -27.951|    71.54%|   0:00:00.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[56]/D              |
[02/15 18:50:40   934s] |  -0.605|   -0.605| -26.766|  -26.766|    71.55%|   0:00:01.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[29]/D              |
[02/15 18:50:40   934s] |  -0.605|   -0.605| -26.744|  -26.744|    71.55%|   0:00:00.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[29]/D              |
[02/15 18:50:41   937s] |  -0.605|   -0.605| -25.512|  -25.512|    71.59%|   0:00:01.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[37]/D              |
[02/15 18:50:41   939s] |  -0.605|   -0.605| -24.992|  -24.992|    71.59%|   0:00:00.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[37]/D              |
[02/15 18:50:42   940s] |  -0.605|   -0.605| -24.984|  -24.984|    71.59%|   0:00:01.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[37]/D              |
[02/15 18:50:42   941s] |  -0.605|   -0.605| -24.605|  -24.605|    71.63%|   0:00:00.0| 2705.6M|default_emulate_view|  reg2reg| U3_di_DI_op1_reg[0]/D                    |
[02/15 18:50:42   942s] |  -0.605|   -0.605| -24.567|  -24.567|    71.63%|   0:00:00.0| 2705.6M|default_emulate_view|  reg2reg| U3_di_DI_op1_reg[0]/D                    |
[02/15 18:50:42   942s] |  -0.605|   -0.605| -24.529|  -24.529|    71.64%|   0:00:00.0| 2705.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[36]/D              |
[02/15 18:50:42   942s] |  -0.606|   -0.606| -24.529|  -24.529|    71.64%|   0:00:00.0| 2705.6M|default_emulate_view|reg2cgate| U1_pf_RC_CG_HIER_INST1/g12/B             |
[02/15 18:50:42   942s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[02/15 18:50:42   942s] 
[02/15 18:50:42   942s] *** Finish Core Optimize Step (cpu=0:04:38 real=0:01:13 mem=2705.6M) ***
[02/15 18:50:42   942s] 
[02/15 18:50:42   942s] *** Finished Optimize Step Cumulative (cpu=0:04:38 real=0:01:13 mem=2705.6M) ***
[02/15 18:50:42   942s] ** GigaOpt Optimizer WNS Slack -0.606 TNS Slack -24.529 Density 71.64
[02/15 18:50:42   942s] Placement Snapshot: Density distribution:
[02/15 18:50:42   942s] [1.00 -  +++]: 1 (0.35%)
[02/15 18:50:42   942s] [0.95 - 1.00]: 1 (0.35%)
[02/15 18:50:42   942s] [0.90 - 0.95]: 0 (0.00%)
[02/15 18:50:42   942s] [0.85 - 0.90]: 0 (0.00%)
[02/15 18:50:42   942s] [0.80 - 0.85]: 0 (0.00%)
[02/15 18:50:42   942s] [0.75 - 0.80]: 1 (0.35%)
[02/15 18:50:42   942s] [0.70 - 0.75]: 2 (0.69%)
[02/15 18:50:42   942s] [0.65 - 0.70]: 0 (0.00%)
[02/15 18:50:42   942s] [0.60 - 0.65]: 1 (0.35%)
[02/15 18:50:42   942s] [0.55 - 0.60]: 1 (0.35%)
[02/15 18:50:42   942s] [0.50 - 0.55]: 3 (1.04%)
[02/15 18:50:42   942s] [0.45 - 0.50]: 7 (2.42%)
[02/15 18:50:42   942s] [0.40 - 0.45]: 8 (2.77%)
[02/15 18:50:42   942s] [0.35 - 0.40]: 46 (15.92%)
[02/15 18:50:42   942s] [0.30 - 0.35]: 106 (36.68%)
[02/15 18:50:42   942s] [0.25 - 0.30]: 69 (23.88%)
[02/15 18:50:42   942s] [0.20 - 0.25]: 27 (9.34%)
[02/15 18:50:42   942s] [0.15 - 0.20]: 11 (3.81%)
[02/15 18:50:42   942s] [0.10 - 0.15]: 2 (0.69%)
[02/15 18:50:42   942s] [0.05 - 0.10]: 3 (1.04%)
[02/15 18:50:42   942s] [0.00 - 0.05]: 0 (0.00%)
[02/15 18:50:42   942s] Begin: Area Reclaim Optimization
[02/15 18:50:43   943s] Reclaim Optimization WNS Slack -0.606  TNS Slack -24.529 Density 71.64
[02/15 18:50:43   943s] +----------+---------+--------+--------+------------+--------+
[02/15 18:50:43   943s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/15 18:50:43   943s] +----------+---------+--------+--------+------------+--------+
[02/15 18:50:43   943s] |    71.64%|        -|  -0.606| -24.529|   0:00:00.0| 2705.6M|
[02/15 18:50:44   946s] |    71.46%|       81|  -0.605| -24.529|   0:00:01.0| 2705.6M|
[02/15 18:50:52   979s] |    69.19%|     2388|  -0.605| -23.614|   0:00:08.0| 2705.6M|
[02/15 18:50:53   981s] |    69.16%|       37|  -0.605| -23.614|   0:00:01.0| 2705.6M|
[02/15 18:50:53   981s] |    69.15%|        1|  -0.605| -23.614|   0:00:00.0| 2705.6M|
[02/15 18:50:53   981s] |    69.15%|        0|  -0.605| -23.614|   0:00:00.0| 2705.6M|
[02/15 18:50:53   981s] 
[02/15 18:50:53   981s] ** Summary: Restruct = 0 Buffer Deletion = 35 Declone = 47 Resize = 2006 **
[02/15 18:50:53   981s] +----------+---------+--------+--------+------------+--------+
[02/15 18:50:53   981s] Reclaim Optimization End WNS Slack -0.606  TNS Slack -23.614 Density 69.15
[02/15 18:50:53   981s] --------------------------------------------------------------
[02/15 18:50:53   981s] |                                   | Total     | Sequential |
[02/15 18:50:53   981s] --------------------------------------------------------------
[02/15 18:50:53   981s] | Num insts resized                 |    1971  |      10    |
[02/15 18:50:53   981s] | Num insts undone                  |     419  |       0    |
[02/15 18:50:53   981s] | Num insts Downsized               |    1971  |      10    |
[02/15 18:50:53   981s] | Num insts Samesized               |       0  |       0    |
[02/15 18:50:53   981s] | Num insts Upsized                 |       0  |       0    |
[02/15 18:50:53   981s] | Num multiple commits+uncommits    |      37  |       -    |
[02/15 18:50:53   981s] --------------------------------------------------------------
[02/15 18:50:53   981s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:38.8) (real = 0:00:11.0) **
[02/15 18:50:53   981s] *** Finished Area Reclaim Optimization (cpu=0:00:39, real=0:00:11, mem=2667.65M, totSessionCpu=0:16:21).
[02/15 18:50:53   981s] Placement Snapshot: Density distribution:
[02/15 18:50:53   981s] [1.00 -  +++]: 1 (0.35%)
[02/15 18:50:53   981s] [0.95 - 1.00]: 1 (0.35%)
[02/15 18:50:53   981s] [0.90 - 0.95]: 0 (0.00%)
[02/15 18:50:53   981s] [0.85 - 0.90]: 0 (0.00%)
[02/15 18:50:53   981s] [0.80 - 0.85]: 0 (0.00%)
[02/15 18:50:53   981s] [0.75 - 0.80]: 2 (0.69%)
[02/15 18:50:53   981s] [0.70 - 0.75]: 1 (0.35%)
[02/15 18:50:53   981s] [0.65 - 0.70]: 0 (0.00%)
[02/15 18:50:53   981s] [0.60 - 0.65]: 1 (0.35%)
[02/15 18:50:53   981s] [0.55 - 0.60]: 1 (0.35%)
[02/15 18:50:53   981s] [0.50 - 0.55]: 4 (1.38%)
[02/15 18:50:53   981s] [0.45 - 0.50]: 8 (2.77%)
[02/15 18:50:53   981s] [0.40 - 0.45]: 30 (10.38%)
[02/15 18:50:53   981s] [0.35 - 0.40]: 73 (25.26%)
[02/15 18:50:53   981s] [0.30 - 0.35]: 101 (34.95%)
[02/15 18:50:53   981s] [0.25 - 0.30]: 36 (12.46%)
[02/15 18:50:53   981s] [0.20 - 0.25]: 19 (6.57%)
[02/15 18:50:53   981s] [0.15 - 0.20]: 8 (2.77%)
[02/15 18:50:53   981s] [0.10 - 0.15]: 2 (0.69%)
[02/15 18:50:53   981s] [0.05 - 0.10]: 1 (0.35%)
[02/15 18:50:53   981s] [0.00 - 0.05]: 0 (0.00%)
[02/15 18:50:53   981s] *** Starting refinePlace (0:16:21 mem=2672.7M) ***
[02/15 18:50:53   981s] Total net length = 1.136e+06 (5.599e+05 5.757e+05) (ext = 4.568e+04)
[02/15 18:50:53   981s] *** Checked 2 GNC rules.
[02/15 18:50:53   981s] *** Applying global-net connections...
[02/15 18:50:53   981s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[02/15 18:50:53   981s] **WARN: (IMPSP-315):	Found 29896 instances insts with no PG Term connections.
[02/15 18:50:53   981s] Type 'man IMPSP-315' for more detail.
[02/15 18:50:53   981s] default core: bins with density >  0.75 = 20.4 % ( 66 / 324 )
[02/15 18:50:53   981s] Density distribution unevenness ratio = 4.793%
[02/15 18:50:53   981s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2672.7MB) @(0:16:21 - 0:16:21).
[02/15 18:50:53   981s] Starting refinePlace ...
[02/15 18:50:53   981s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/15 18:50:53   981s] default core: bins with density >  0.75 = 18.2 % ( 59 / 324 )
[02/15 18:50:53   981s] Density distribution unevenness ratio = 4.725%
[02/15 18:50:53   982s]   Spread Effort: high, pre-route mode, useDDP on.
[02/15 18:50:53   982s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=2704.4MB) @(0:16:21 - 0:16:22).
[02/15 18:50:53   982s] Move report: preRPlace moves 2791 insts, mean move: 7.00 um, max move: 62.84 um
[02/15 18:50:53   982s] 	Max move on inst (FE_OCPC145_DI_op1_1_): (497.07, 219.60) --> (555.03, 224.48)
[02/15 18:50:53   982s] 	Length: 14 sites, height: 1 rows, site name: core, cell type: BUX8
[02/15 18:50:53   982s] wireLenOptFixPriorityInst 1723 inst fixed
[02/15 18:50:53   982s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g79557' (Cell INX20).
[02/15 18:50:53   982s] Type 'man IMPSP-2020' for more detail.
[02/15 18:50:53   982s] Move report: legalization moves 872 insts, mean move: 4.49 um, max move: 29.91 um
[02/15 18:50:53   982s] 	Max move on inst (FE_OCPC843_EI_instr_3_): (565.74, 195.20) --> (566.37, 224.48)
[02/15 18:50:53   982s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2704.4MB) @(0:16:22 - 0:16:22).
[02/15 18:50:53   982s] **ERROR: (IMPSP-2021):	Could not legalize <1> instances in the design. Check warning message IMPSP-270, IMPSP-452 or IMPSP-2020 in log file for more details.
[02/15 18:50:53   982s] Type 'man IMPSP-2021' for more detail.
[02/15 18:50:53   982s] Move report: Detail placement moves 2947 insts, mean move: 7.61 um, max move: 67.25 um
[02/15 18:50:53   982s] 	Max move on inst (U3_di_g7700): (512.82, 224.48) --> (575.19, 219.60)
[02/15 18:50:53   982s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 2704.4MB
[02/15 18:50:53   982s] Statistics of distance of Instance movement in refine placement:
[02/15 18:50:53   982s]   maximum (X+Y) =        67.25 um
[02/15 18:50:53   982s]   inst (U3_di_g7700) with max move: (512.82, 224.48) -> (575.19, 219.6)
[02/15 18:50:53   982s]   mean    (X+Y) =         7.61 um
[02/15 18:50:53   982s] Total instances flipped for legalization: 32
[02/15 18:50:53   982s] Total instances moved : 2947
[02/15 18:50:53   982s] Summary Report:
[02/15 18:50:53   982s] Instances move: 2947 (out of 22348 movable)
[02/15 18:50:53   982s] Mean displacement: 7.61 um
[02/15 18:50:53   982s] Max displacement: 67.25 um (Instance: U3_di_g7700) (512.82, 224.48) -> (575.19, 219.6)
[02/15 18:50:53   982s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: NA2X1
[02/15 18:50:53   982s] Total net length = 1.136e+06 (5.599e+05 5.757e+05) (ext = 4.568e+04)
[02/15 18:50:53   982s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:00.0, mem=2704.4MB) @(0:16:21 - 0:16:22).
[02/15 18:50:53   982s] Runtime: CPU: 0:00:01.0 REAL: 0:00:00.0 MEM: 2704.4MB
[02/15 18:50:53   982s] *** Finished refinePlace (0:16:22 mem=2704.4M) ***
[02/15 18:50:54   983s] *** maximum move = 67.25 um ***
[02/15 18:50:54   983s] *** Finished re-routing un-routed nets (2704.4M) ***
[02/15 18:50:54   983s] 
[02/15 18:50:54   983s] *** Finish Physical Update (cpu=0:00:02.4 real=0:00:01.0 mem=2704.4M) ***
[02/15 18:50:54   984s] ** GigaOpt Optimizer WNS Slack -0.355 TNS Slack -15.140 Density 69.15
[02/15 18:50:54   984s] 
[02/15 18:50:54   984s] *** Finish post-CTS Setup Fixing (cpu=0:05:23 real=0:01:27 mem=2704.4M) ***
[02/15 18:50:54   984s] 
[02/15 18:50:55   984s] End: GigaOpt Optimization in TNS mode
[02/15 18:50:55   985s] 
[02/15 18:50:55   985s] ------------------------------------------------------------
[02/15 18:50:55   985s]      Summary (cpu=5.50min real=1.57min mem=1972.4M)                             
[02/15 18:50:55   985s] ------------------------------------------------------------
[02/15 18:50:55   985s] 
[02/15 18:50:55   985s] Setup views included:
[02/15 18:50:55   985s]  default_emulate_view 
[02/15 18:50:55   985s] 
[02/15 18:50:55   985s] +--------------------+---------+---------+---------+---------+
[02/15 18:50:55   985s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[02/15 18:50:55   985s] +--------------------+---------+---------+---------+---------+
[02/15 18:50:55   985s] |           WNS (ns):| -0.355  | -0.355  | -0.163  |  2.220  |
[02/15 18:50:55   985s] |           TNS (ns):| -15.140 | -11.747 | -3.393  |  0.000  |
[02/15 18:50:55   985s] |    Violating Paths:|   119   |   86    |   33    |    0    |
[02/15 18:50:55   985s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[02/15 18:50:55   985s] +--------------------+---------+---------+---------+---------+
[02/15 18:50:55   985s] 
[02/15 18:50:55   985s] +----------------+-------------------------------+------------------+
[02/15 18:50:55   985s] |                |              Real             |       Total      |
[02/15 18:50:55   985s] |    DRVs        +------------------+------------+------------------|
[02/15 18:50:55   985s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/15 18:50:55   985s] +----------------+------------------+------------+------------------+
[02/15 18:50:55   985s] |   max_cap      |      0 (0)       |   0.000    |     26 (26)      |
[02/15 18:50:55   985s] |   max_tran     |      0 (0)       |   0.000    |     25 (25)      |
[02/15 18:50:55   985s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/15 18:50:55   985s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/15 18:50:55   985s] +----------------+------------------+------------+------------------+
[02/15 18:50:55   985s] 
[02/15 18:50:55   985s] Density: 69.155%
[02/15 18:50:55   985s] Routing Overflow: 0.42% H and 0.18% V
[02/15 18:50:55   985s] ------------------------------------------------------------
[02/15 18:50:55   985s] **opt_design ... cpu = 0:06:06, real = 0:01:55, mem = 1972.4M, totSessionCpu=0:16:25 **
[02/15 18:50:55   985s] **INFO: Num dontuse cells 532, Num usable cells 749
[02/15 18:50:55   985s] optDesignOneStep: Leakage Power Flow
[02/15 18:50:56   985s] **INFO: Num dontuse cells 532, Num usable cells 749
[02/15 18:50:56   985s] Begin: GigaOpt Optimization in WNS mode
[02/15 18:50:56   985s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[02/15 18:50:56   985s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[02/15 18:50:56   985s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[02/15 18:50:56   985s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[02/15 18:50:56   985s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[02/15 18:50:56   985s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[02/15 18:50:56   985s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[02/15 18:50:56   985s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[02/15 18:50:56   985s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[02/15 18:50:56   985s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[02/15 18:50:56   985s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[02/15 18:50:56   985s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[02/15 18:50:56   985s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[02/15 18:50:56   985s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[02/15 18:50:56   985s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[02/15 18:50:56   985s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[02/15 18:50:56   985s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[02/15 18:50:56   985s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[02/15 18:50:56   985s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[02/15 18:50:56   985s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[02/15 18:50:56   985s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[02/15 18:50:56   985s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[02/15 18:50:56   985s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[02/15 18:50:56   985s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[02/15 18:50:56   985s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[02/15 18:50:56   985s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[02/15 18:50:56   985s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[02/15 18:50:56   985s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[02/15 18:50:56   985s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[02/15 18:50:56   985s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[02/15 18:50:56   985s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[02/15 18:50:56   985s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[02/15 18:50:56   985s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[02/15 18:50:56   985s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[02/15 18:50:56   985s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[02/15 18:50:56   985s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[02/15 18:50:56   985s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[02/15 18:50:56   985s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[02/15 18:50:56   985s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[02/15 18:50:56   985s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[02/15 18:50:56   985s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[02/15 18:50:56   985s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[02/15 18:50:56   985s] Info: 196 nets with fixed/cover wires excluded.
[02/15 18:50:56   985s] Info: 196 clock nets excluded from IPO operation.
[02/15 18:50:56   985s] PhyDesignGrid: maxLocalDensity 1.00
[02/15 18:51:02   991s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[02/15 18:51:02   991s] *info: 196 clock nets excluded
[02/15 18:51:02   991s] *info: 7 special nets excluded.
[02/15 18:51:02   991s] *info: 32 multi-driver nets excluded.
[02/15 18:51:02   991s] *info: 141 no-driver nets excluded.
[02/15 18:51:02   991s] *info: 196 nets with fixed/cover wires excluded.
[02/15 18:51:03   992s] ** GigaOpt Optimizer WNS Slack -0.355 TNS Slack -15.140 Density 69.15
[02/15 18:51:03   992s] Optimizer WNS Pass 0
[02/15 18:51:03   993s] Active Path Group: reg2cgate reg2reg  
[02/15 18:51:03   993s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[02/15 18:51:03   993s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                End Point                 |
[02/15 18:51:03   993s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[02/15 18:51:03   993s] |  -0.355|   -0.355| -15.140|  -15.140|    69.15%|   0:00:00.0| 2697.5M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:51:04   994s] |  -0.342|   -0.342| -14.042|  -14.042|    69.16%|   0:00:01.0| 2697.5M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:51:05   995s] |  -0.313|   -0.313| -14.190|  -14.190|    69.16%|   0:00:01.0| 2697.5M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:51:05   996s] |  -0.293|   -0.293| -12.894|  -12.894|    69.17%|   0:00:00.0| 2697.5M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:51:05   997s] |  -0.293|   -0.293| -12.754|  -12.754|    69.19%|   0:00:00.0| 2697.5M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:51:06   998s] |  -0.273|   -0.273| -12.462|  -12.462|    69.19%|   0:00:01.0| 2697.5M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:51:06   999s] |  -0.273|   -0.273| -12.367|  -12.367|    69.20%|   0:00:00.0| 2735.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:51:06  1000s] |  -0.255|   -0.255| -12.121|  -12.121|    69.20%|   0:00:00.0| 2735.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:51:06  1001s] |  -0.231|   -0.231| -11.628|  -11.628|    69.25%|   0:00:00.0| 2735.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:51:07  1003s] |  -0.221|   -0.221| -11.529|  -11.529|    69.28%|   0:00:01.0| 2735.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:51:07  1006s] |  -0.206|   -0.206| -11.258|  -11.258|    69.32%|   0:00:00.0| 2754.7M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:51:08  1008s] |  -0.189|   -0.189| -11.060|  -11.060|    69.35%|   0:00:01.0| 2754.7M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:51:09  1012s] |  -0.180|   -0.180| -11.049|  -11.049|    69.41%|   0:00:01.0| 2792.9M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:51:09  1014s] |  -0.163|   -0.163|  -7.440|   -7.440|    69.44%|   0:00:00.0| 2792.9M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:51:10  1018s] |  -0.159|   -0.159|  -6.989|   -6.989|    69.51%|   0:00:01.0| 2792.9M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST20/g13/B          |
[02/15 18:51:10  1019s] |  -0.157|   -0.157|  -6.786|   -6.786|    69.54%|   0:00:00.0| 2792.9M|default_emulate_view|reg2cgate| U2_ei_RC_CG_HIER_INST3/g12/B             |
[02/15 18:51:11  1019s] |  -0.154|   -0.154|  -6.741|   -6.741|    69.55%|   0:00:01.0| 2792.9M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST20/g13/B          |
[02/15 18:51:11  1020s] |  -0.154|   -0.154|  -6.665|   -6.665|    69.55%|   0:00:00.0| 2792.9M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST20/g13/B          |
[02/15 18:51:11  1021s] |  -0.146|   -0.146|  -6.498|   -6.498|    69.57%|   0:00:00.0| 2792.9M|default_emulate_view|reg2cgate| U2_ei_RC_CG_HIER_INST3/g12/B             |
[02/15 18:51:11  1022s] |  -0.146|   -0.146|  -6.401|   -6.401|    69.58%|   0:00:00.0| 2792.9M|default_emulate_view|reg2cgate| U2_ei_RC_CG_HIER_INST3/g12/B             |
[02/15 18:51:12  1022s] |  -0.146|   -0.146|  -6.394|   -6.394|    69.59%|   0:00:01.0| 2792.9M|default_emulate_view|reg2cgate| U2_ei_RC_CG_HIER_INST3/g12/B             |
[02/15 18:51:12  1024s] |  -0.142|   -0.142|  -6.214|   -6.214|    69.63%|   0:00:00.0| 2792.9M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST29/g13/B          |
[02/15 18:51:12  1025s] |  -0.142|   -0.142|  -6.210|   -6.210|    69.63%|   0:00:00.0| 2792.9M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST29/g13/B          |
[02/15 18:51:13  1027s] |  -0.134|   -0.134|  -6.006|   -6.006|    69.70%|   0:00:01.0| 2792.9M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST37/g13/B          |
[02/15 18:51:13  1028s] |  -0.134|   -0.134|  -5.987|   -5.987|    69.71%|   0:00:00.0| 2792.9M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST37/g13/B          |
[02/15 18:51:13  1029s] |  -0.130|   -0.130|  -5.889|   -5.889|    69.74%|   0:00:00.0| 2792.9M|default_emulate_view|reg2cgate| U2_ei_RC_CG_HIER_INST3/g12/B             |
[02/15 18:51:14  1031s] |  -0.123|   -0.123|  -5.849|   -5.849|    69.76%|   0:00:01.0| 2792.9M|default_emulate_view|reg2cgate| U2_ei_RC_CG_HIER_INST2/g12/B             |
[02/15 18:51:14  1033s] |  -0.123|   -0.123|  -5.499|   -5.499|    69.78%|   0:00:00.0| 2792.9M|default_emulate_view|reg2cgate| U2_ei_RC_CG_HIER_INST2/g12/B             |
[02/15 18:51:14  1034s] |  -0.115|   -0.115|  -5.367|   -5.367|    69.78%|   0:00:00.0| 2792.9M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST28/g13/B          |
[02/15 18:51:15  1034s] |  -0.115|   -0.115|  -5.332|   -5.332|    69.79%|   0:00:01.0| 2792.9M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST28/g13/B          |
[02/15 18:51:15  1035s] |  -0.112|   -0.112|  -5.023|   -5.023|    69.79%|   0:00:00.0| 2792.9M|default_emulate_view|reg2cgate| U1_pf_RC_CG_HIER_INST1/g12/B             |
[02/15 18:51:16  1038s] Set minLayer = 5 on net FE_RN_1 and NDR default
[02/15 18:51:16  1038s] |  -0.105|   -0.105|  -4.507|   -4.507|    69.81%|   0:00:01.0| 2792.9M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST21/g13/B          |
[02/15 18:51:16  1039s] |  -0.105|   -0.105|  -4.315|   -4.315|    69.81%|   0:00:00.0| 2792.9M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST21/g13/B          |
[02/15 18:51:16  1039s] |  -0.100|   -0.100|  -4.175|   -4.175|    69.82%|   0:00:00.0| 2792.9M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST18/g13/B          |
[02/15 18:51:16  1040s] |  -0.100|   -0.100|  -4.162|   -4.162|    69.82%|   0:00:00.0| 2792.9M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST18/g13/B          |
[02/15 18:51:16  1040s] |  -0.094|   -0.094|  -3.984|   -3.984|    69.82%|   0:00:00.0| 2792.9M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST24/g13/B          |
[02/15 18:51:17  1041s] |  -0.094|   -0.094|  -3.961|   -3.961|    69.83%|   0:00:01.0| 2792.9M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST24/g13/B          |
[02/15 18:51:17  1041s] |  -0.094|   -0.094|  -3.945|   -3.945|    69.83%|   0:00:00.0| 2792.9M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST24/g13/B          |
[02/15 18:51:17  1042s] |  -0.089|   -0.089|  -3.511|   -3.511|    69.84%|   0:00:00.0| 2792.9M|default_emulate_view|reg2cgate| U2_ei_RC_CG_HIER_INST3/g12/B             |
[02/15 18:51:17  1043s] |  -0.089|   -0.089|  -3.478|   -3.478|    69.85%|   0:00:00.0| 2792.9M|default_emulate_view|reg2cgate| U2_ei_RC_CG_HIER_INST3/g12/B             |
[02/15 18:51:17  1044s] |  -0.085|   -0.085|  -3.227|   -3.227|    69.85%|   0:00:00.0| 2792.9M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST17/g13/B          |
[02/15 18:51:18  1044s] |  -0.085|   -0.085|  -3.223|   -3.223|    69.86%|   0:00:01.0| 2792.9M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST17/g13/B          |
[02/15 18:51:18  1046s] |  -0.083|   -0.083|  -3.039|   -3.039|    69.87%|   0:00:00.0| 2792.9M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST39/g13/B          |
[02/15 18:51:18  1047s] |  -0.079|   -0.079|  -2.556|   -2.556|    69.90%|   0:00:00.0| 2792.9M|default_emulate_view|reg2cgate| U1_pf_RC_CG_HIER_INST1/g12/B             |
[02/15 18:51:18  1048s] |  -0.077|   -0.077|  -2.242|   -2.242|    69.91%|   0:00:00.0| 2792.9M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST15/g13/B          |
[02/15 18:51:19  1049s] |  -0.073|   -0.073|  -2.000|   -2.000|    69.93%|   0:00:01.0| 2792.9M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST23/g13/B          |
[02/15 18:51:19  1050s] |  -0.073|   -0.073|  -1.982|   -1.982|    69.93%|   0:00:00.0| 2792.9M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST23/g13/B          |
[02/15 18:51:20  1053s] Set minLayer = 5 on net FE_RN_2 and NDR default
[02/15 18:51:20  1054s] |  -0.070|   -0.070|  -1.906|   -1.906|    69.99%|   0:00:01.0| 2792.9M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST27/g13/B          |
[02/15 18:51:20  1054s] |  -0.070|   -0.070|  -1.870|   -1.870|    69.99%|   0:00:00.0| 2792.9M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST27/g13/B          |
[02/15 18:51:20  1055s] |  -0.067|   -0.067|  -1.688|   -1.688|    70.00%|   0:00:00.0| 2792.9M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST30/g13/B          |
[02/15 18:51:20  1055s] |  -0.067|   -0.067|  -1.684|   -1.684|    70.00%|   0:00:00.0| 2792.9M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST30/g13/B          |
[02/15 18:51:22  1060s] |  -0.059|   -0.059|  -1.172|   -1.172|    70.05%|   0:00:02.0| 2792.9M|default_emulate_view|reg2cgate| U1_pf_RC_CG_HIER_INST1/g12/B             |
[02/15 18:51:22  1061s] |  -0.059|   -0.059|  -1.147|   -1.147|    70.06%|   0:00:00.0| 2792.9M|default_emulate_view|reg2cgate| U1_pf_RC_CG_HIER_INST1/g12/B             |
[02/15 18:51:23  1064s] |  -0.055|   -0.055|  -1.002|   -1.002|    70.07%|   0:00:01.0| 2792.9M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:51:24  1066s] |  -0.047|   -0.047|  -0.823|   -0.823|    70.12%|   0:00:01.0| 2792.9M|default_emulate_view|reg2cgate| U2_ei_RC_CG_HIER_INST2/g12/B             |
[02/15 18:51:24  1067s] |  -0.047|   -0.047|  -0.729|   -0.729|    70.17%|   0:00:00.0| 2792.9M|default_emulate_view|reg2cgate| U2_ei_RC_CG_HIER_INST2/g12/B             |
[02/15 18:51:24  1068s] |  -0.047|   -0.047|  -0.724|   -0.724|    70.18%|   0:00:00.0| 2792.9M|default_emulate_view|reg2cgate| U2_ei_RC_CG_HIER_INST2/g12/B             |
[02/15 18:51:24  1069s] |  -0.043|   -0.043|  -0.583|   -0.583|    70.22%|   0:00:00.0| 2792.9M|default_emulate_view|reg2cgate| U2_ei_RC_CG_HIER_INST3/g12/B             |
[02/15 18:51:26  1074s] |  -0.034|   -0.034|  -0.492|   -0.492|    70.25%|   0:00:02.0| 2792.9M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST29/g13/B          |
[02/15 18:51:27  1076s] |  -0.034|   -0.034|  -0.465|   -0.465|    70.31%|   0:00:01.0| 2792.9M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST29/g13/B          |
[02/15 18:51:27  1076s] |  -0.034|   -0.034|  -0.462|   -0.462|    70.31%|   0:00:00.0| 2792.9M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST29/g13/B          |
[02/15 18:51:28  1079s] |  -0.032|   -0.032|  -0.378|   -0.378|    70.33%|   0:00:01.0| 2792.9M|default_emulate_view|reg2cgate| U2_ei_RC_CG_HIER_INST3/g12/B             |
[02/15 18:51:28  1079s] |  -0.032|   -0.032|  -0.372|   -0.372|    70.34%|   0:00:00.0| 2792.9M|default_emulate_view|reg2cgate| U2_ei_RC_CG_HIER_INST3/g12/B             |
[02/15 18:51:28  1081s] |  -0.030|   -0.030|  -0.324|   -0.324|    70.39%|   0:00:00.0| 2792.9M|default_emulate_view|reg2cgate| U1_pf_RC_CG_HIER_INST1/g12/B             |
[02/15 18:51:28  1081s] |  -0.030|   -0.030|  -0.313|   -0.313|    70.40%|   0:00:00.0| 2792.9M|default_emulate_view|reg2cgate| U1_pf_RC_CG_HIER_INST1/g12/B             |
[02/15 18:51:30  1087s] |  -0.022|   -0.022|  -0.159|   -0.159|    70.51%|   0:00:02.0| 2792.9M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[51]/D              |
[02/15 18:51:31  1090s] |  -0.020|   -0.020|  -0.141|   -0.141|    70.52%|   0:00:01.0| 2792.9M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[61]/D              |
[02/15 18:51:31  1092s] |  -0.019|   -0.019|  -0.132|   -0.132|    70.56%|   0:00:00.0| 2792.9M|default_emulate_view|reg2cgate| U2_ei_RC_CG_HIER_INST3/g12/B             |
[02/15 18:51:31  1092s] |  -0.019|   -0.019|  -0.125|   -0.125|    70.57%|   0:00:00.0| 2792.9M|default_emulate_view|reg2cgate| U2_ei_RC_CG_HIER_INST3/g12/B             |
[02/15 18:51:33  1099s] |  -0.014|   -0.014|  -0.077|   -0.077|    70.60%|   0:00:02.0| 2793.1M|default_emulate_view|reg2cgate| U2_ei_RC_CG_HIER_INST3/g12/B             |
[02/15 18:51:33  1101s] |  -0.014|   -0.014|  -0.074|   -0.074|    70.61%|   0:00:00.0| 2793.1M|default_emulate_view|reg2cgate| U2_ei_RC_CG_HIER_INST3/g12/B             |
[02/15 18:51:34  1104s] |  -0.009|   -0.009|  -0.054|   -0.054|    70.62%|   0:00:01.0| 2793.1M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST14/g13/B          |
[02/15 18:51:35  1105s] |  -0.009|   -0.009|  -0.052|   -0.052|    70.63%|   0:00:01.0| 2793.1M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST14/g13/B          |
[02/15 18:51:35  1107s] |  -0.007|   -0.007|  -0.020|   -0.020|    70.63%|   0:00:00.0| 2793.1M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST16/g13/B          |
[02/15 18:51:36  1110s] |  -0.004|   -0.004|  -0.011|   -0.011|    70.66%|   0:00:01.0| 2812.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[54]/D              |
[02/15 18:51:36  1110s] |  -0.004|   -0.004|  -0.006|   -0.006|    70.66%|   0:00:00.0| 2812.2M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST13/g13/B          |
[02/15 18:51:38  1114s] |   0.007|    0.007|   0.000|    0.000|    70.80%|   0:00:02.0| 2812.2M|default_emulate_view|reg2cgate| U2_ei_RC_CG_HIER_INST3/g12/B             |
[02/15 18:51:39  1118s] Set minLayer = 5 on net FE_RN_5 and NDR default
[02/15 18:51:40  1118s] |   0.009|    0.009|   0.000|    0.000|    70.83%|   0:00:02.0| 2812.2M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST18/g13/B          |
[02/15 18:51:41  1121s] |   0.016|    0.016|   0.000|    0.000|    70.90%|   0:00:01.0| 2812.2M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST22/g13/B          |
[02/15 18:51:42  1127s] |   0.019|    0.019|   0.000|    0.000|    70.94%|   0:00:01.0| 2812.2M|default_emulate_view|reg2cgate| U1_pf_RC_CG_HIER_INST1/g12/B             |
[02/15 18:51:42  1129s] |   0.021|    0.021|   0.000|    0.000|    70.97%|   0:00:00.0| 2812.2M|default_emulate_view|reg2cgate| U2_ei_RC_CG_HIER_INST2/g12/B             |
[02/15 18:51:43  1130s] |   0.025|    0.025|   0.000|    0.000|    71.01%|   0:00:01.0| 2812.2M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST26/g13/B          |
[02/15 18:51:45  1138s] |   0.028|    0.028|   0.000|    0.000|    71.07%|   0:00:02.0| 2831.3M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST17/g13/B          |
[02/15 18:51:46  1140s] |   0.030|    0.030|   0.000|    0.000|    71.10%|   0:00:01.0| 2831.3M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST11/g13/B          |
[02/15 18:51:46  1141s] |   0.033|    0.033|   0.000|    0.000|    71.14%|   0:00:00.0| 2831.3M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST12/g13/B          |
[02/15 18:51:47  1142s] |   0.035|    0.035|   0.000|    0.000|    71.18%|   0:00:01.0| 2831.3M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST23/g13/B          |
[02/15 18:51:47  1143s] |   0.037|    0.037|   0.000|    0.000|    71.19%|   0:00:00.0| 2831.3M|default_emulate_view|reg2cgate| U2_ei_RC_CG_HIER_INST2/g12/B             |
[02/15 18:51:47  1143s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[02/15 18:51:47  1143s] 
[02/15 18:51:47  1143s] *** Finish Core Optimize Step (cpu=0:02:30 real=0:00:44.0 mem=2831.3M) ***
[02/15 18:51:47  1143s] 
[02/15 18:51:47  1143s] *** Finished Optimize Step Cumulative (cpu=0:02:30 real=0:00:44.0 mem=2831.3M) ***
[02/15 18:51:47  1143s] ** GigaOpt Optimizer WNS Slack 0.037 TNS Slack 0.000 Density 71.19
[02/15 18:51:47  1143s] Placement Snapshot: Density distribution:
[02/15 18:51:47  1143s] [1.00 -  +++]: 1 (0.35%)
[02/15 18:51:47  1143s] [0.95 - 1.00]: 1 (0.35%)
[02/15 18:51:47  1143s] [0.90 - 0.95]: 0 (0.00%)
[02/15 18:51:47  1143s] [0.85 - 0.90]: 0 (0.00%)
[02/15 18:51:47  1143s] [0.80 - 0.85]: 0 (0.00%)
[02/15 18:51:47  1143s] [0.75 - 0.80]: 2 (0.69%)
[02/15 18:51:47  1143s] [0.70 - 0.75]: 1 (0.35%)
[02/15 18:51:47  1143s] [0.65 - 0.70]: 0 (0.00%)
[02/15 18:51:47  1143s] [0.60 - 0.65]: 1 (0.35%)
[02/15 18:51:47  1143s] [0.55 - 0.60]: 0 (0.00%)
[02/15 18:51:47  1143s] [0.50 - 0.55]: 5 (1.73%)
[02/15 18:51:47  1143s] [0.45 - 0.50]: 4 (1.38%)
[02/15 18:51:47  1143s] [0.40 - 0.45]: 20 (6.92%)
[02/15 18:51:47  1143s] [0.35 - 0.40]: 59 (20.42%)
[02/15 18:51:47  1143s] [0.30 - 0.35]: 81 (28.03%)
[02/15 18:51:47  1143s] [0.25 - 0.30]: 77 (26.64%)
[02/15 18:51:47  1143s] [0.20 - 0.25]: 26 (9.00%)
[02/15 18:51:47  1143s] [0.15 - 0.20]: 6 (2.08%)
[02/15 18:51:47  1143s] [0.10 - 0.15]: 2 (0.69%)
[02/15 18:51:47  1143s] [0.05 - 0.10]: 1 (0.35%)
[02/15 18:51:47  1143s] [0.00 - 0.05]: 2 (0.69%)
[02/15 18:51:47  1143s] Begin: Area Reclaim Optimization
[02/15 18:51:47  1144s] Reclaim Optimization WNS Slack 0.037  TNS Slack 0.000 Density 71.19
[02/15 18:51:47  1144s] +----------+---------+--------+--------+------------+--------+
[02/15 18:51:47  1144s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/15 18:51:47  1144s] +----------+---------+--------+--------+------------+--------+
[02/15 18:51:47  1144s] |    71.19%|        -|   0.037|   0.000|   0:00:00.0| 2831.3M|
[02/15 18:51:48  1148s] |    70.84%|      124|   0.037|   0.000|   0:00:01.0| 2831.3M|
[02/15 18:51:56  1181s] |    66.55%|     3417|   0.037|   0.000|   0:00:08.0| 2831.3M|
[02/15 18:51:57  1182s] |    66.47%|       90|   0.037|   0.000|   0:00:01.0| 2831.3M|
[02/15 18:51:57  1183s] |    66.47%|        7|   0.037|   0.000|   0:00:00.0| 2831.3M|
[02/15 18:51:57  1183s] |    66.47%|        0|   0.037|   0.000|   0:00:00.0| 2831.3M|
[02/15 18:51:57  1183s] 
[02/15 18:51:57  1183s] ** Summary: Restruct = 0 Buffer Deletion = 50 Declone = 80 Resize = 3464 **
[02/15 18:51:57  1183s] +----------+---------+--------+--------+------------+--------+
[02/15 18:51:57  1183s] Reclaim Optimization End WNS Slack 0.037  TNS Slack 0.000 Density 66.47
[02/15 18:51:57  1183s] --------------------------------------------------------------
[02/15 18:51:57  1183s] |                                   | Total     | Sequential |
[02/15 18:51:57  1183s] --------------------------------------------------------------
[02/15 18:51:57  1183s] | Num insts resized                 |    3377  |       7    |
[02/15 18:51:57  1183s] | Num insts undone                  |      49  |       0    |
[02/15 18:51:57  1183s] | Num insts Downsized               |    3377  |       7    |
[02/15 18:51:57  1183s] | Num insts Samesized               |       0  |       0    |
[02/15 18:51:57  1183s] | Num insts Upsized                 |       0  |       0    |
[02/15 18:51:57  1183s] | Num multiple commits+uncommits    |      89  |       -    |
[02/15 18:51:57  1183s] --------------------------------------------------------------
[02/15 18:51:57  1183s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:39.9) (real = 0:00:10.0) **
[02/15 18:51:57  1183s] Placement Snapshot: Density distribution:
[02/15 18:51:57  1183s] *** Finished Area Reclaim Optimization (cpu=0:00:40, real=0:00:10, mem=2775.10M, totSessionCpu=0:19:43).
[02/15 18:51:57  1183s] [1.00 -  +++]: 1 (0.35%)
[02/15 18:51:57  1183s] [0.95 - 1.00]: 1 (0.35%)
[02/15 18:51:57  1183s] [0.90 - 0.95]: 0 (0.00%)
[02/15 18:51:57  1183s] [0.85 - 0.90]: 0 (0.00%)
[02/15 18:51:57  1183s] [0.80 - 0.85]: 1 (0.35%)
[02/15 18:51:57  1183s] [0.75 - 0.80]: 1 (0.35%)
[02/15 18:51:57  1183s] [0.70 - 0.75]: 1 (0.35%)
[02/15 18:51:57  1183s] [0.65 - 0.70]: 0 (0.00%)
[02/15 18:51:57  1183s] [0.60 - 0.65]: 2 (0.69%)
[02/15 18:51:57  1183s] [0.55 - 0.60]: 0 (0.00%)
[02/15 18:51:57  1183s] [0.50 - 0.55]: 6 (2.08%)
[02/15 18:51:57  1183s] [0.45 - 0.50]: 26 (9.00%)
[02/15 18:51:57  1183s] [0.40 - 0.45]: 55 (19.03%)
[02/15 18:51:57  1183s] [0.35 - 0.40]: 80 (27.68%)
[02/15 18:51:57  1183s] [0.30 - 0.35]: 62 (21.45%)
[02/15 18:51:57  1183s] [0.25 - 0.30]: 34 (11.76%)
[02/15 18:51:57  1183s] [0.20 - 0.25]: 13 (4.50%)
[02/15 18:51:57  1183s] [0.15 - 0.20]: 2 (0.69%)
[02/15 18:51:57  1183s] [0.10 - 0.15]: 3 (1.04%)
[02/15 18:51:57  1183s] [0.05 - 0.10]: 1 (0.35%)
[02/15 18:51:57  1183s] [0.00 - 0.05]: 0 (0.00%)
[02/15 18:51:57  1183s] *** Starting refinePlace (0:19:43 mem=2775.1M) ***
[02/15 18:51:57  1183s] Total net length = 1.176e+06 (5.929e+05 5.830e+05) (ext = 4.571e+04)
[02/15 18:51:57  1183s] *** Checked 2 GNC rules.
[02/15 18:51:57  1183s] *** Applying global-net connections...
[02/15 18:51:57  1183s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[02/15 18:51:57  1183s] **WARN: (IMPSP-315):	Found 30025 instances insts with no PG Term connections.
[02/15 18:51:57  1183s] Type 'man IMPSP-315' for more detail.
[02/15 18:51:57  1183s] default core: bins with density >  0.75 = 14.2 % ( 46 / 324 )
[02/15 18:51:57  1183s] Density distribution unevenness ratio = 5.46[02/15 18:51:57  1183s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2775.1MB) @(0:19:43 - 0:19:43).
3%
[02/15 18:51:57  1183s] Starting refinePlace ...
[02/15 18:51:57  1183s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/15 18:51:57  1183s] default core: bins with density >  0.75 = 13.3 % ( 43 / 324 )
[02/15 18:51:57  1183s] Density distribution unevenness ratio = 5.407%
[02/15 18:51:57  1184s]   Spread Effort: high, pre-route mode, useDDP on.
[02/15 18:51:57  1184s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:00.0, mem=2775.1MB) @(0:19:43 - 0:19:44).
[02/15 18:51:57  1184s] Move report: preRPlace moves 2400 insts, mean move: 4.98 um, max move: 36.54 um
[02/15 18:51:57  1184s] 	Max move on inst (U4_ex_U1_alu_g17917): (557.55, 244.00) --> (594.09, 244.00)
[02/15 18:51:57  1184s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: AO21X1
[02/15 18:51:57  1184s] wireLenOptFixPriorityInst 1723 inst fixed
[02/15 18:51:58  1184s] Move report: legalization moves 592 insts, mean move: 3.45 um, max move: 14.33 um
[02/15 18:51:58  1184s] 	Max move on inst (U4_ex_U1_alu_g18770): (386.82, 468.48) --> (396.27, 463.60)
[02/15 18:51:58  1184s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=2775.1MB) @(0:19:44 - 0:19:44).
[02/15 18:51:58  1184s] Move report: Detail placement moves 2481 insts, mean move: 5.43 um, max move: 40.16 um
[02/15 18:51:58  1184s] 	Max move on inst (U4_ex_U1_alu_final_adder_add_125_73_g1043): (565.74, 244.00) --> (601.02, 239.12)
[02/15 18:51:58  1184s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2775.1MB
[02/15 18:51:58  1184s] Statistics of distance of Instance movement in refine placement:
[02/15 18:51:58  1184s]   maximum (X+Y) =        40.16 um
[02/15 18:51:58  1184s]   inst (U4_ex_U1_alu_final_adder_add_125_73_g1043) with max move: (565.74, 244) -> (601.02, 239.12)
[02/15 18:51:58  1184s]   mean    (X+Y) =         5.43 um
[02/15 18:51:58  1184s] Total instances flipped for legalization: 33
[02/15 18:51:58  1184s] Total instances moved : 2481
[02/15 18:51:58  1184s] Summary Report:
[02/15 18:51:58  1184s] Instances move: 2481 (out of 22477 movable)
[02/15 18:51:58  1184s] Mean displacement: 5.43 um
[02/15 18:51:58  1184s] Max displacement: 40.16 um (Instance: U4_ex_U1_alu_final_adder_add_125_73_g1043) (565.74, 244) -> (601.02, 239.12)
[02/15 18:51:58  1184s] 	Length: 5 sites, height: 1 rows, site name: core, cell type: AN31X1
[02/15 18:51:58  1184s] Total net length = 1.176e+06 (5.929e+05 5.830e+05) (ext = 4.571e+04)
[02/15 18:51:58  1184s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=2775.1MB) @(0:19:43 - 0:19:44).
[02/15 18:51:58  1184s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2775.1MB
[02/15 18:51:58  1184s] *** Finished refinePlace (0:19:44 mem=2775.1M) ***
[02/15 18:51:58  1185s] *** maximum move = 40.16 um ***
[02/15 18:51:58  1185s] *** Finished re-routing un-routed nets (2775.1M) ***
[02/15 18:51:58  1185s] 
[02/15 18:51:58  1185s] *** Finish Physical Update (cpu=0:00:02.2 real=0:00:01.0 mem=2775.1M) ***
[02/15 18:51:58  1186s] ** GigaOpt Optimizer WNS Slack -0.052 TNS Slack -0.092 Density 66.47
[02/15 18:51:58  1186s] Skipped Place ECO bump recovery (WNS opt)
[02/15 18:51:58  1186s] Optimizer WNS Pass 1
[02/15 18:51:59  1186s] Active Path Group: reg2cgate reg2reg  
[02/15 18:51:59  1186s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[02/15 18:51:59  1186s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                End Point                 |
[02/15 18:51:59  1186s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[02/15 18:51:59  1186s] |  -0.052|   -0.052|  -0.092|   -0.092|    66.47%|   0:00:00.0| 2775.1M|default_emulate_view|  reg2reg| U4_ex_EX_exc_cause_reg[1]/D              |
[02/15 18:51:59  1186s] |   0.010|    0.010|   0.000|    0.000|    66.47%|   0:00:00.0| 2775.1M|default_emulate_view|  reg2reg| U3_di_DI_op2_reg[11]/D                   |
[02/15 18:51:59  1187s] |   0.032|    0.032|   0.000|    0.000|    66.48%|   0:00:00.0| 2775.1M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
[02/15 18:52:00  1191s] |   0.038|    0.038|   0.000|    0.000|    66.51%|   0:00:01.0| 2794.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[43]/D              |
[02/15 18:52:00  1191s] |   0.038|    0.038|   0.000|    0.000|    66.51%|   0:00:00.0| 2794.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[43]/D              |
[02/15 18:52:00  1191s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[02/15 18:52:00  1191s] 
[02/15 18:52:00  1191s] *** Finish Core Optimize Step (cpu=0:00:05.4 real=0:00:01.0 mem=2794.2M) ***
[02/15 18:52:00  1191s] 
[02/15 18:52:00  1191s] *** Finished Optimize Step Cumulative (cpu=0:00:05.5 real=0:00:01.0 mem=2794.2M) ***
[02/15 18:52:00  1191s] ** GigaOpt Optimizer WNS Slack 0.038 TNS Slack 0.000 Density 66.51
[02/15 18:52:01  1192s] *** Starting refinePlace (0:19:51 mem=2794.2M) ***
[02/15 18:52:01  1192s] Total net length = 1.191e+06 (6.059e+05 5.847e+05) (ext = 4.571e+04)
[02/15 18:52:01  1192s] *** Checked 2 GNC rules.
[02/15 18:52:01  1192s] *** Applying global-net connections...
[02/15 18:52:01  1192s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[02/15 18:52:01  1192s] **WARN: (IMPSP-315):	Found 30032 instances insts with no PG Term connections.
[02/15 18:52:01  1192s] Type 'man IMPSP-315' for more detail.
[02/15 18:52:01  1192s] default core: bins with density >  0.75 = 13.9 % ( 45 / 324 )
[02/15 18:52:01  1192s] Density distribution unevenness ratio = 5.331%
[02/15 18:52:01  1192s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2794.2MB) @(0:19:51 - 0:19:51).
[02/15 18:52:01  1192s] Starting refinePlace ...
[02/15 18:52:01  1192s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/15 18:52:01  1192s] default core: bins with density >  0.75 =   13 % ( 42 / 324 )
[02/15 18:52:01  1192s] Density distribution unevenness ratio = 5.278%
[02/15 18:52:01  1192s]   Spread Effort: high, pre-route mode, useDDP on.
[02/15 18:52:01  1192s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2794.2MB) @(0:19:51 - 0:19:52).
[02/15 18:52:01  1192s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/15 18:52:01  1192s] wireLenOptFixPriorityInst 1723 inst fixed
[02/15 18:52:01  1192s] Move report: legalization moves 68 insts, mean move: 5.34 um, max move: 14.17 um
[02/15 18:52:01  1192s] 	Max move on inst (FE_OCPC1026_DI_op1_21_): (398.79, 200.08) --> (403.20, 209.84)
[02/15 18:52:01  1192s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2794.2MB) @(0:19:52 - 0:19:52).
[02/15 18:52:01  1192s] Move report: Detail placement moves 68 insts, mean move: 5.34 um, max move: 14.17 um
[02/15 18:52:01  1192s] 	Max move on inst (FE_OCPC1026_DI_op1_21_): (398.79, 200.08) --> (403.20, 209.84)
[02/15 18:52:01  1192s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2794.2MB
[02/15 18:52:01  1192s] Statistics of distance of Instance movement in refine placement:
[02/15 18:52:01  1192s]   maximum (X+Y) =        14.17 um
[02/15 18:52:01  1192s]   inst (FE_OCPC1026_DI_op1_21_) with max move: (398.79, 200.08) -> (403.2, 209.84)
[02/15 18:52:01  1192s]   mean    (X+Y) =         5.34 um
[02/15 18:52:01  1192s] Total instances moved : 68
[02/15 18:52:01  1192s] Summary Report:
[02/15 18:52:01  1192s] Instances move: 68 (out of 22484 movable)
[02/15 18:52:01  1192s] Mean displacement: 5.34 um
[02/15 18:52:01  1192s] Max displacement: 14.17 um (Instance: FE_OCPC1026_DI_op1_21_) (398.79, 200.08) -> (403.2, 209.84)
[02/15 18:52:01  1192s] 	Length: 5 sites, height: 1 rows, site name: core, cell type: BUX2
[02/15 18:52:01  1192s] Total net length = 1.191e+06 (6.059e+05 5.847e+05) (ext = 4.571e+04)
[02/15 18:52:01  1192s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=2794.2MB) @(0:19:51 - 0:19:52).
[02/15 18:52:01  1192s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2794.2MB
[02/15 18:52:01  1192s] *** Finished refinePlace (0:19:52 mem=2794.2M) ***
[02/15 18:52:01  1192s] *** maximum move = 14.17 um ***
[02/15 18:52:01  1192s] *** Finished re-routing un-routed nets (2794.2M) ***
[02/15 18:52:01  1192s] 
[02/15 18:52:01  1192s] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=2794.2M) ***
[02/15 18:52:02  1193s] ** GigaOpt Optimizer WNS Slack 0.038 TNS Slack 0.000 Density 66.51
[02/15 18:52:02  1193s] 
[02/15 18:52:02  1193s] *** Finish post-CTS Setup Fixing (cpu=0:03:21 real=0:00:59.0 mem=2794.2M) ***
[02/15 18:52:02  1193s] 
[02/15 18:52:02  1193s] End: GigaOpt Optimization in WNS mode
[02/15 18:52:02  1194s] 
[02/15 18:52:02  1194s] ------------------------------------------------------------
[02/15 18:52:02  1194s]      Summary (cpu=3.46min real=1.10min mem=2050.0M)                             
[02/15 18:52:02  1194s] ------------------------------------------------------------
[02/15 18:52:02  1194s] 
[02/15 18:52:02  1194s] Setup views included:
[02/15 18:52:02  1194s]  default_emulate_view 
[02/15 18:52:02  1194s] 
[02/15 18:52:02  1194s] +--------------------+---------+---------+---------+---------+
[02/15 18:52:02  1194s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[02/15 18:52:02  1194s] +--------------------+---------+---------+---------+---------+
[02/15 18:52:02  1194s] |           WNS (ns):|  0.038  |  0.038  |  0.052  |  2.005  |
[02/15 18:52:02  1194s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[02/15 18:52:02  1194s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[02/15 18:52:02  1194s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[02/15 18:52:02  1194s] +--------------------+---------+---------+---------+---------+
[02/15 18:52:02  1194s] 
[02/15 18:52:02  1194s] +----------------+-------------------------------+------------------+
[02/15 18:52:02  1194s] |                |              Real             |       Total      |
[02/15 18:52:02  1194s] |    DRVs        +------------------+------------+------------------|
[02/15 18:52:02  1194s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/15 18:52:02  1194s] +----------------+------------------+------------+------------------+
[02/15 18:52:02  1194s] |   max_cap      |      0 (0)       |   0.000    |     26 (26)      |
[02/15 18:52:02  1194s] |   max_tran     |      0 (0)       |   0.000    |     25 (25)      |
[02/15 18:52:02  1194s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/15 18:52:02  1194s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/15 18:52:02  1194s] +----------------+------------------+------------+------------------+
[02/15 18:52:02  1194s] 
[02/15 18:52:02  1194s] Density: 66.514%
[02/15 18:52:02  1194s] Routing Overflow: 0.42% H and 0.18% V
[02/15 18:52:02  1194s] ------------------------------------------------------------
[02/15 18:52:02  1194s] **opt_design ... cpu = 0:09:35, real = 0:03:02, mem = 2040.0M, totSessionCpu=0:19:54 **
[02/15 18:52:03  1194s] **INFO: Num dontuse cells 532, Num usable cells 749
[02/15 18:52:03  1194s] optDesignOneStep: Leakage Power Flow
[02/15 18:52:03  1194s] **INFO: Num dontuse cells 532, Num usable cells 749
[02/15 18:52:03  1194s] **INFO: Flow update: Design timing is met.
[02/15 18:52:03  1195s] 
[02/15 18:52:03  1195s] ------------------------------------------------------------
[02/15 18:52:03  1195s]      Summary (cpu=0.00min real=0.00min mem=2038.0M)                             
[02/15 18:52:03  1195s] ------------------------------------------------------------
[02/15 18:52:03  1195s] 
[02/15 18:52:03  1195s] Setup views included:
[02/15 18:52:03  1195s]  default_emulate_view 
[02/15 18:52:03  1195s] 
[02/15 18:52:03  1195s] +--------------------+---------+---------+---------+---------+
[02/15 18:52:03  1195s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[02/15 18:52:03  1195s] +--------------------+---------+---------+---------+---------+
[02/15 18:52:03  1195s] |           WNS (ns):|  0.038  |  0.038  |  0.052  |  2.005  |
[02/15 18:52:03  1195s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[02/15 18:52:03  1195s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[02/15 18:52:03  1195s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[02/15 18:52:03  1195s] +--------------------+---------+---------+---------+---------+
[02/15 18:52:03  1195s] 
[02/15 18:52:03  1195s] +----------------+-------------------------------+------------------+
[02/15 18:52:03  1195s] |                |              Real             |       Total      |
[02/15 18:52:03  1195s] |    DRVs        +------------------+------------+------------------|
[02/15 18:52:03  1195s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/15 18:52:03  1195s] +----------------+------------------+------------+------------------+
[02/15 18:52:03  1195s] |   max_cap      |      0 (0)       |   0.000    |     26 (26)      |
[02/15 18:52:03  1195s] |   max_tran     |      0 (0)       |   0.000    |     25 (25)      |
[02/15 18:52:03  1195s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/15 18:52:03  1195s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/15 18:52:03  1195s] +----------------+------------------+------------+------------------+
[02/15 18:52:03  1195s] 
[02/15 18:52:03  1195s] Density: 66.514%
[02/15 18:52:03  1195s] Routing Overflow: 0.42% H and 0.18% V
[02/15 18:52:03  1195s] ------------------------------------------------------------
[02/15 18:52:03  1195s] **opt_design ... cpu = 0:09:36, real = 0:03:03, mem = 2036.0M, totSessionCpu=0:19:55 **
[02/15 18:52:03  1195s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[02/15 18:52:03  1195s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[02/15 18:52:03  1195s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[02/15 18:52:03  1195s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[02/15 18:52:03  1195s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[02/15 18:52:03  1195s] Info: 196 nets with fixed/cover wires excluded.
[02/15 18:52:03  1195s] Info: 196 clock nets excluded from IPO operation.
[02/15 18:52:06  1198s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[02/15 18:52:06  1198s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[02/15 18:52:06  1198s] [PSP] Started earlyGlobalRoute kernel
[02/15 18:52:06  1198s] [PSP] Initial Peak syMemory usage = 2040.0 MB
[02/15 18:52:06  1198s] (I)       Reading DB...
[02/15 18:52:07  1198s] (I)       congestionReportName   : 
[02/15 18:52:07  1198s] [NR-eagl] buildTerm2TermWires    : 1
[02/15 18:52:07  1198s] [NR-eagl] doTrackAssignment      : 1
[02/15 18:52:07  1198s] (I)       dumpBookshelfFiles     : 0
[02/15 18:52:07  1198s] [NR-eagl] numThreads             : 1
[02/15 18:52:07  1198s] [NR-eagl] honorMsvRouteConstraint: false
[02/15 18:52:07  1198s] (I)       honorPin               : false
[02/15 18:52:07  1198s] (I)       honorPinGuide          : true
[02/15 18:52:07  1198s] (I)       honorPartition         : false
[02/15 18:52:07  1198s] (I)       allowPartitionCrossover: false
[02/15 18:52:07  1198s] (I)       honorSingleEntry       : true
[02/15 18:52:07  1198s] (I)       honorSingleEntryStrong : true
[02/15 18:52:07  1198s] (I)       handleViaSpacingRule   : false
[02/15 18:52:07  1198s] (I)       PDConstraint           : none
[02/15 18:52:07  1198s] [NR-eagl] honorClockSpecNDR      : 0
[02/15 18:52:07  1198s] (I)       routingEffortLevel     : 3
[02/15 18:52:07  1198s] [NR-eagl] minRouteLayer          : 2
[02/15 18:52:07  1198s] [NR-eagl] maxRouteLayer          : 2147483647
[02/15 18:52:07  1198s] (I)       numRowsPerGCell        : 1
[02/15 18:52:07  1198s] (I)       speedUpLargeDesign     : 0
[02/15 18:52:07  1198s] (I)       speedUpBlkViolationClean: 0
[02/15 18:52:07  1198s] (I)       autoGCellMerging       : 1
[02/15 18:52:07  1198s] (I)       multiThreadingTA       : 0
[02/15 18:52:07  1198s] (I)       punchThroughDistance   : -1
[02/15 18:52:07  1198s] (I)       blockedPinEscape       : 0
[02/15 18:52:07  1198s] (I)       blkAwareLayerSwitching : 0
[02/15 18:52:07  1198s] (I)       betterClockWireModeling: 0
[02/15 18:52:07  1198s] (I)       scenicBound            : 1.15
[02/15 18:52:07  1198s] (I)       maxScenicToAvoidBlk    : 100.00
[02/15 18:52:07  1198s] (I)       source-to-sink ratio   : 0.00
[02/15 18:52:07  1198s] (I)       targetCongestionRatio  : 1.00
[02/15 18:52:07  1198s] (I)       layerCongestionRatio   : 0.70
[02/15 18:52:07  1198s] (I)       m1CongestionRatio      : 0.10
[02/15 18:52:07  1198s] (I)       m2m3CongestionRatio    : 0.70
[02/15 18:52:07  1198s] (I)       pinAccessEffort        : 0.10
[02/15 18:52:07  1198s] (I)       localRouteEffort       : 1.00
[02/15 18:52:07  1198s] (I)       numSitesBlockedByOneVia: 8.00
[02/15 18:52:07  1198s] (I)       supplyScaleFactorH     : 1.00
[02/15 18:52:07  1198s] (I)       supplyScaleFactorV     : 1.00
[02/15 18:52:07  1198s] (I)       highlight3DOverflowFactor: 0.00
[02/15 18:52:07  1198s] (I)       skipTrackCommand             : 
[02/15 18:52:07  1198s] (I)       readTROption           : true
[02/15 18:52:07  1198s] (I)       extraSpacingBothSide   : false
[02/15 18:52:07  1198s] [NR-eagl] numTracksPerClockWire  : 0
[02/15 18:52:07  1198s] (I)       routeSelectedNetsOnly  : false
[02/15 18:52:07  1198s] (I)       before initializing RouteDB syMemory usage = 2057.6 MB
[02/15 18:52:07  1198s] (I)       starting read tracks
[02/15 18:52:07  1198s] (I)       build grid graph
[02/15 18:52:07  1198s] (I)       build grid graph start
[02/15 18:52:07  1198s] (I)       build grid graph end
[02/15 18:52:07  1198s] [NR-eagl] Layer1 has no routable track
[02/15 18:52:07  1198s] [NR-eagl] Layer2 has single uniform track structure
[02/15 18:52:07  1198s] [NR-eagl] Layer3 has single uniform track structure
[02/15 18:52:07  1198s] [NR-eagl] Layer4 has single uniform track structure
[02/15 18:52:07  1198s] [NR-eagl] Layer5 has single uniform track structure
[02/15 18:52:07  1198s] [NR-eagl] Layer6 has single uniform track structure
[02/15 18:52:07  1198s] (I)       Layer1   numNetMinLayer=22824
[02/15 18:52:07  1198s] (I)       Layer2   numNetMinLayer=196
[02/15 18:52:07  1198s] (I)       Layer3   numNetMinLayer=0
[02/15 18:52:07  1198s] (I)       Layer4   numNetMinLayer=40
[02/15 18:52:07  1198s] (I)       Layer5   numNetMinLayer=0
[02/15 18:52:07  1198s] (I)       Layer6   numNetMinLayer=0
[02/15 18:52:07  1198s] [NR-eagl] numViaLayers=5
[02/15 18:52:07  1198s] (I)       end build via table
[02/15 18:52:07  1198s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5916 numBumpBlks=0 numBoundaryFakeBlks=0
[02/15 18:52:07  1198s] [NR-eagl] numPreroutedNet = 196  numPreroutedWires = 4159
[02/15 18:52:07  1198s] (I)       num ignored nets =0
[02/15 18:52:07  1198s] (I)       readDataFromPlaceDB
[02/15 18:52:07  1198s] (I)       Read net information..
[02/15 18:52:07  1198s] [NR-eagl] Read numTotalNets=23060  numIgnoredNets=196
[02/15 18:52:07  1198s] (I)       Read testcase time = 0.010 seconds
[02/15 18:52:07  1198s] 
[02/15 18:52:07  1198s] (I)       totalGlobalPin=68547, totalPins=71760
[02/15 18:52:07  1198s] (I)       Model blockage into capacity
[02/15 18:52:07  1198s] (I)       Read numBlocks=5916  numPreroutedWires=4159  numCapScreens=0
[02/15 18:52:07  1198s] (I)       blocked area on Layer1 : 0  (0.00%)
[02/15 18:52:07  1198s] (I)       blocked area on Layer2 : 86233932000  (12.29%)
[02/15 18:52:07  1198s] (I)       blocked area on Layer3 : 0  (0.00%)
[02/15 18:52:07  1198s] (I)       blocked area on Layer4 : 0  (0.00%)
[02/15 18:52:07  1198s] (I)       blocked area on Layer5 : 0  (0.00%)
[02/15 18:52:07  1198s] (I)       blocked area on Layer6 : 0  (0.00%)
[02/15 18:52:07  1198s] (I)       Modeling time = 0.010 seconds
[02/15 18:52:07  1198s] 
[02/15 18:52:07  1198s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2057.6 MB
[02/15 18:52:07  1198s] (I)       Layer1  viaCost=200.00
[02/15 18:52:07  1198s] (I)       Layer2  viaCost=100.00
[02/15 18:52:07  1198s] (I)       Layer3  viaCost=100.00
[02/15 18:52:07  1198s] (I)       Layer4  viaCost=100.00
[02/15 18:52:07  1198s] (I)       Layer5  viaCost=200.00
[02/15 18:52:07  1198s] (I)       ---------------------Grid Graph Info--------------------
[02/15 18:52:07  1198s] (I)       routing area        :  (0, 0) - (841110, 834480)
[02/15 18:52:07  1198s] (I)       core area           :  (0, 0) - (841110, 834480)
[02/15 18:52:07  1198s] (I)       Site Width          :   630  (dbu)
[02/15 18:52:07  1198s] (I)       Row Height          :  4880  (dbu)
[02/15 18:52:07  1198s] (I)       GCell Width         :  4880  (dbu)
[02/15 18:52:07  1198s] (I)       GCell Height        :  4880  (dbu)
[02/15 18:52:07  1198s] (I)       grid                :   173   171     6
[02/15 18:52:07  1198s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[02/15 18:52:07  1198s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[02/15 18:52:07  1198s] (I)       Default wire width  :   230   280   280   280   280   440
[02/15 18:52:07  1198s] (I)       Default wire space  :   230   280   280   280   280   460
[02/15 18:52:07  1198s] (I)       Default pitch size  :   460   630   610   630   610  1260
[02/15 18:52:07  1198s] (I)       First Track Coord   :     0   315   610   315   610  1575
[02/15 18:52:07  1198s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[02/15 18:52:07  1198s] (I)       Total num of tracks :     0  1335  1367  1335  1367   667
[02/15 18:52:07  1198s] (I)       Num of masks        :     1     1     1     1     1     1
[02/15 18:52:07  1198s] (I)       --------------------------------------------------------
[02/15 18:52:07  1198s] 
[02/15 18:52:07  1198s] (I)       After initializing earlyGlobalRoute syMemory usage = 2057.6 MB
[02/15 18:52:07  1198s] (I)       Loading and dumping file time : 0.27 seconds
[02/15 18:52:07  1198s] (I)       ============= Initialization =============
[02/15 18:52:07  1198s] [NR-eagl] EstWL : 248009
[02/15 18:52:07  1198s] 
[02/15 18:52:07  1198s] (I)       total 2D Cap : 350548 = (236491 H, 114057 V)
[02/15 18:52:07  1198s] (I)       botLay=Layer5  topLay=Layer6  numSeg=305
[02/15 18:52:07  1198s] (I)       ============  Phase 1a Route ============
[02/15 18:52:07  1198s] (I)       Phase 1a runs 0.00 seconds
[02/15 18:52:07  1198s] [NR-eagl] Usage: 4567 = (1803 H, 2764 V) = (0.76% H, 1.17% V) = (8.799e+03um H, 1.349e+04um V)
[02/15 18:52:07  1198s] [NR-eagl] 
[02/15 18:52:07  1198s] (I)       ============  Phase 1b Route ============
[02/15 18:52:07  1198s] [NR-eagl] Usage: 4567 = (1803 H, 2764 V) = (0.76% H, 1.17% V) = (8.799e+03um H, 1.349e+04um V)
[02/15 18:52:07  1198s] [NR-eagl] 
[02/15 18:52:07  1198s] (I)       ============  Phase 1c Route ============
[02/15 18:52:07  1198s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V
[02/15 18:52:07  1198s] 
[02/15 18:52:07  1198s] [NR-eagl] Usage: 4567 = (1803 H, 2764 V) = (0.76% H, 1.17% V) = (8.799e+03um H, 1.349e+04um V)
[02/15 18:52:07  1198s] [NR-eagl] 
[02/15 18:52:07  1198s] (I)       ============  Phase 1d Route ============
[02/15 18:52:07  1198s] [NR-eagl] Usage: 4567 = (1803 H, 2764 V) = (0.76% H, 1.17% V) = (8.799e+03um H, 1.349e+04um V)
[02/15 18:52:07  1198s] [NR-eagl] 
[02/15 18:52:07  1198s] (I)       ============  Phase 1e Route ============
[02/15 18:52:07  1198s] (I)       Phase 1e runs 0.00 seconds
[02/15 18:52:07  1198s] [NR-eagl] Usage: 4567 = (1803 H, 2764 V) = (0.76% H, 1.17% V) = (8.799e+03um H, 1.349e+04um V)
[02/15 18:52:07  1198s] [NR-eagl] 
[02/15 18:52:07  1198s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V
[02/15 18:52:07  1198s] 
[02/15 18:52:07  1198s] (I)       dpBasedLA: time=0.00  totalOF=1283861  totalVia=1751  totalWL=4567  total(Via+WL)=6318 
[02/15 18:52:07  1198s] (I)       total 2D Cap : 1018472 = (472982 H, 545490 V)
[02/15 18:52:07  1198s] (I)       botLay=Layer1  topLay=Layer6  numSeg=46136
[02/15 18:52:07  1198s] (I)       ============  Phase 1a Route ============
[02/15 18:52:07  1198s] (I)       Phase 1a runs 0.08 seconds
[02/15 18:52:07  1198s] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[02/15 18:52:07  1198s] [NR-eagl] Usage: 248009 = (127657 H, 120352 V) = (26.99% H, 25.45% V) = (6.230e+05um H, 5.873e+05um V)
[02/15 18:52:07  1198s] [NR-eagl] 
[02/15 18:52:07  1198s] (I)       ============  Phase 1b Route ============
[02/15 18:52:07  1199s] (I)       Phase 1b runs 0.03 seconds
[02/15 18:52:07  1199s] [NR-eagl] Usage: 248219 = (127725 H, 120494 V) = (27.00% H, 25.48% V) = (6.233e+05um H, 5.880e+05um V)
[02/15 18:52:07  1199s] [NR-eagl] 
[02/15 18:52:07  1199s] (I)       ============  Phase 1c Route ============
[02/15 18:52:07  1199s] [NR-eagl] earlyGlobalRoute overflow: 0.26% H + 0.16% V
[02/15 18:52:07  1199s] 
[02/15 18:52:07  1199s] (I)       Level2 Grid: 35 x 35
[02/15 18:52:07  1199s] (I)       Phase 1c runs 0.00 seconds
[02/15 18:52:07  1199s] [NR-eagl] Usage: 248219 = (127725 H, 120494 V) = (27.00% H, 25.48% V) = (6.233e+05um H, 5.880e+05um V)
[02/15 18:52:07  1199s] [NR-eagl] 
[02/15 18:52:07  1199s] (I)       ============  Phase 1d Route ============
[02/15 18:52:07  1199s] (I)       Phase 1d runs 0.02 seconds
[02/15 18:52:07  1199s] [NR-eagl] Usage: 248245 = (127726 H, 120519 V) = (27.00% H, 25.48% V) = (6.233e+05um H, 5.881e+05um V)
[02/15 18:52:07  1199s] [NR-eagl] 
[02/15 18:52:07  1199s] (I)       ============  Phase 1e Route ============
[02/15 18:52:07  1199s] (I)       Phase 1e runs 0.00 seconds
[02/15 18:52:07  1199s] [NR-eagl] Usage: 248245 = (127726 H, 120519 V) = (27.00% H, 25.48% V) = (6.233e+05um H, 5.881e+05um V)
[02/15 18:52:07  1199s] [NR-eagl] 
[02/15 18:52:07  1199s] [NR-eagl] earlyGlobalRoute overflow: 0.20% H + 0.15% V
[02/15 18:52:07  1199s] 
[02/15 18:52:07  1199s] (I)       dpBasedLA: time=0.09  totalOF=7793587  totalVia=160443  totalWL=243667  total(Via+WL)=404110 
[02/15 18:52:07  1199s] (I)       ============  Phase 1l Route ============
[02/15 18:52:07  1199s] (I)       Total Global Routing Runtime: 0.43 seconds
[02/15 18:52:07  1199s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.39% H + 0.21% V
[02/15 18:52:07  1199s] [NR-eagl] Overflow after earlyGlobalRoute 0.49% H + 0.25% V
[02/15 18:52:07  1199s] 
[02/15 18:52:07  1199s] (I)       ============= track Assignment ============
[02/15 18:52:07  1199s] (I)       extract Global 3D Wires
[02/15 18:52:07  1199s] (I)       Extract Global WL : time=0.02
[02/15 18:52:07  1199s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[02/15 18:52:07  1199s] (I)       track assignment initialization runtime=3655 millisecond
[02/15 18:52:07  1199s] (I)       #threads=1 for track assignment
[02/15 18:52:08  1199s] (I)       track assignment kernel runtime=379928 millisecond
[02/15 18:52:08  1199s] (I)       End Greedy Track Assignment
[02/15 18:52:08  1199s] [NR-eagl] Layer1(MET1)(F) length: 9.060000e+01um, number of vias: 73800
[02/15 18:52:08  1199s] [NR-eagl] Layer2(MET2)(V) length: 2.561042e+05um, number of vias: 93740
[02/15 18:52:08  1199s] [NR-eagl] Layer3(MET3)(H) length: 3.758371e+05um, number of vias: 21668
[02/15 18:52:08  1199s] [NR-eagl] Layer4(MET4)(V) length: 2.913895e+05um, number of vias: 13080
[02/15 18:52:08  1199s] [NR-eagl] Layer5(MET5)(H) length: 3.020759e+05um, number of vias: 2779
[02/15 18:52:08  1199s] [NR-eagl] Layer6(METTP)(V) length: 1.162562e+05um, number of vias: 0
[02/15 18:52:08  1199s] [NR-eagl] Total length: 1.341754e+06um, number of vias: 205067
[02/15 18:52:08  1200s] [NR-eagl] End Peak syMemory usage = 1964.5 MB
[02/15 18:52:08  1200s] [NR-eagl] Early Global Router Kernel+IO runtime : 1.54 seconds
[02/15 18:52:08  1200s] Extraction called for design 'minimips' of instances=30032 and nets=23339 using extraction engine 'preRoute' .
[02/15 18:52:08  1200s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/15 18:52:08  1200s] Type 'man IMPEXT-3530' for more detail.
[02/15 18:52:08  1200s] PreRoute RC Extraction called for design minimips.
[02/15 18:52:08  1200s] RC Extraction called in multi-corner(1) mode.
[02/15 18:52:08  1200s] RCMode: PreRoute
[02/15 18:52:08  1200s]       RC Corner Indexes            0   
[02/15 18:52:08  1200s] Capacitance Scaling Factor   : 1.00000 
[02/15 18:52:08  1200s] Resistance Scaling Factor    : 1.00000 
[02/15 18:52:08  1200s] Clock Cap. Scaling Factor    : 1.00000 
[02/15 18:52:08  1200s] Clock Res. Scaling Factor    : 1.00000 
[02/15 18:52:08  1200s] Shrink Factor                : 1.00000
[02/15 18:52:08  1200s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/15 18:52:08  1200s] Using capacitance table file ...
[02/15 18:52:08  1200s] Updating RC grid for preRoute extraction ...
[02/15 18:52:08  1200s] Initializing multi-corner capacitance tables ... 
[02/15 18:52:08  1200s] Initializing multi-corner resistance tables ...
[02/15 18:52:08  1200s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1960.840M)
[02/15 18:52:09  1201s] Compute RC Scale Done ...
[02/15 18:52:09  1201s] Local HotSpot Analysis: normalized congestion hotspot area = 3.11/4.89 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[02/15 18:52:09  1201s] Local HotSpot Analysis: normalized max congestion hotspot area = 3.11, normalized total congestion hotspot area = 4.89 (area is in unit of 4 std-cell row bins)
[02/15 18:52:09  1201s] HotSpot [1] area 4.44
[02/15 18:52:09  1201s] HotSpot [1] box (312.32 136.64 429.44 [02/15 18:52:09  1201s] HotSpot [2] area 0.44
273.28)
[02/15 18:52:09  1201s] HotSpot [2] box (507.52 214.72 566.08 273.28)
[02/15 18:52:09  1201s] Top 2 hotspots total area: 4.89
[02/15 18:52:09  1201s] 
[02/15 18:52:09  1201s] ** np local hotspot detection info verbose **
[02/15 18:52:09  1201s] level 0: max group area = 2.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[02/15 18:52:09  1201s] level 1: max group area = 4.00 (0.00%) total group area = 4.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[02/15 18:52:09  1201s] 
[02/15 18:52:09  1201s] Adjusting target slack by 0.1 ns for power optimization
[02/15 18:52:09  1201s] #################################################################################
[02/15 18:52:09  1201s] # Design Stage: PreRoute
[02/15 18:52:09  1201s] # Design Name: minimips
[02/15 18:52:09  1201s] # Design Mode: 90nm
[02/15 18:52:09  1201s] # Analysis Mode: MMMC Non-OCV 
[02/15 18:52:09  1201s] # Parasitics Mode: No SPEF/RCDB
[02/15 18:52:09  1201s] # Signoff Settings: SI Off 
[02/15 18:52:09  1201s] #################################################################################
[02/15 18:52:10  1202s] Calculate delays in Single mode...
[02/15 18:52:10  1202s] Topological Sorting (CPU = 0:00:00.0, MEM = 2026.1M, InitMEM = 2026.1M)
[02/15 18:52:11  1209s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/15 18:52:11  1209s] End delay calculation. (MEM=2479.21 CPU=0:00:06.5 REAL=0:00:01.0)
[02/15 18:52:11  1209s] *** CDM Built up (cpu=0:00:08.2  real=0:00:02.0  mem= 2479.2M) ***
[02/15 18:52:12  1212s] 
[02/15 18:52:12  1212s] ------------------------------------------------------------
[02/15 18:52:12  1212s]         Before Power Reclaim                             
[02/15 18:52:12  1212s] ------------------------------------------------------------
[02/15 18:52:12  1212s] 
[02/15 18:52:12  1212s] Setup views included:
[02/15 18:52:12  1212s]  default_emulate_view 
[02/15 18:52:12  1212s] 
[02/15 18:52:12  1212s] +--------------------+---------+---------+---------+---------+
[02/15 18:52:12  1212s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[02/15 18:52:12  1212s] +--------------------+---------+---------+---------+---------+
[02/15 18:52:12  1212s] |           WNS (ns):| -0.152  | -0.152  |  0.015  |  1.997  |
[02/15 18:52:12  1212s] |           TNS (ns):| -2.752  | -2.752  |  0.000  |  0.000  |
[02/15 18:52:12  1212s] |    Violating Paths:|   53    |   53    |    0    |    0    |
[02/15 18:52:12  1212s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[02/15 18:52:12  1212s] +--------------------+---------+---------+---------+---------+
[02/15 18:52:12  1212s] 
[02/15 18:52:12  1212s] +----------------+-------------------------------+------------------+
[02/15 18:52:12  1212s] |                |              Real             |       Total      |
[02/15 18:52:12  1212s] |    DRVs        +------------------+------------+------------------|
[02/15 18:52:12  1212s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/15 18:52:12  1212s] +----------------+------------------+------------+------------------+
[02/15 18:52:12  1212s] |   max_cap      |      0 (0)       |   0.000    |     26 (26)      |
[02/15 18:52:12  1212s] |   max_tran     |      0 (0)       |   0.000    |     26 (26)      |
[02/15 18:52:12  1212s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/15 18:52:12  1212s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/15 18:52:12  1212s] +----------------+------------------+------------+------------------+
[02/15 18:52:12  1212s] 
[02/15 18:52:12  1212s] Density: 66.514%
[02/15 18:52:12  1212s] ------------------------------------------------------------
[02/15 18:52:12  1212s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[02/15 18:52:12  1212s] Info: 196 nets with fixed/cover wires excluded.
[02/15 18:52:12  1212s] Info: 196 clock nets excluded from IPO operation.
[02/15 18:52:12  1212s] 
[02/15 18:52:12  1212s] Power Net Detected:
[02/15 18:52:12  1212s]     Voltage	    Name
[02/15 18:52:12  1212s]     0.00V	    gnd!
[02/15 18:52:12  1212s]     0.00V	    gnd
[02/15 18:52:12  1212s]     0.00V	    GND
[02/15 18:52:12  1212s]     0.00V	    VSS
[02/15 18:52:12  1212s]     0.00V	    vdd!
[02/15 18:52:12  1212s]     0.00V	    vdd
[02/15 18:52:12  1212s]     0.00V	    VDD
[02/15 18:52:12  1212s] 
[02/15 18:52:12  1212s] Begin Power Analysis
[02/15 18:52:12  1212s] 
[02/15 18:52:12  1212s]     0.00V	    gnd!
[02/15 18:52:12  1212s]     0.00V	    gnd
[02/15 18:52:12  1212s]     0.00V	    GND
[02/15 18:52:12  1212s]     0.00V	    VSS
[02/15 18:52:12  1212s]     0.00V	    vdd!
[02/15 18:52:12  1212s]     0.00V	    vdd
[02/15 18:52:12  1212s]     0.00V	    VDD
[02/15 18:52:12  1212s] 
[02/15 18:52:12  1212s] Warning:
[02/15 18:52:12  1212s]   There are 7 power/gnd nets that are not connected
[02/15 18:52:12  1212s] VDD gnd GND VSS ...
[02/15 18:52:12  1212s] Use 'globalNetConnect' to define rail connections.
[02/15 18:52:12  1212s] ** WARN:  (VOLTUS_POWR-2035): There are 7 power/gnd nets that are not connected
[02/15 18:52:12  1212s] VDD gnd GND VSS ...
[02/15 18:52:12  1212s] Use 'globalNetConnect' to define rail connections.
[02/15 18:52:12  1212s] 
[02/15 18:52:12  1212s] 
[02/15 18:52:12  1212s] 
[02/15 18:52:12  1212s] Begin Processing Timing Library for Power Calculation
[02/15 18:52:12  1212s] 
[02/15 18:52:12  1212s] Begin Processing Timing Library for Power Calculation
[02/15 18:52:12  1212s] 
[02/15 18:52:12  1212s] 
[02/15 18:52:12  1212s] 
[02/15 18:52:12  1212s] Begin Processing Power Net/Grid for Power Calculation
[02/15 18:52:12  1212s] 
[02/15 18:52:12  1212s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1468.84MB/1468.84MB)
[02/15 18:52:12  1212s] 
[02/15 18:52:12  1212s] Begin Processing Timing Window Data for Power Calculation
[02/15 18:52:12  1212s] 
[02/15 18:52:12  1212s] clock(250MHz) CK: assigning clock clock to net clock
[02/15 18:52:13  1212s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1468.94MB/1468.94MB)
[02/15 18:52:13  1212s] 
[02/15 18:52:13  1212s] Begin Processing User Attributes
[02/15 18:52:13  1212s] 
[02/15 18:52:13  1212s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1468.98MB/1468.98MB)
[02/15 18:52:13  1212s] 
[02/15 18:52:13  1212s] Begin Processing Signal Activity
[02/15 18:52:13  1212s] 
[02/15 18:52:13  1212s] 
[02/15 18:52:13  1212s] Starting Levelizing
[02/15 18:52:13  1212s] 2023-Feb-15 18:52:13 (2023-Feb-15 23:52:13 GMT)
[02/15 18:52:13  1212s] 2023-Feb-15 18:52:13 (2023-Feb-15 23:52:13 GMT): 10%
[02/15 18:52:13  1212s] 2023-Feb-15 18:52:13 (2023-Feb-15 23:52:13 GMT): 20%
[02/15 18:52:13  1212s] 2023-Feb-15 18:52:13 (2023-Feb-15 23:52:13 GMT): 30%
[02/15 18:52:13  1212s] 2023-Feb-15 18:52:13 (2023-Feb-15 23:52:13 GMT): 40%
[02/15 18:52:13  1212s] 2023-Feb-15 18:52:13 (2023-Feb-15 23:52:13 GMT): 50%
[02/15 18:52:13  1212s] 2023-Feb-15 18:52:13 (2023-Feb-15 23:52:13 GMT): 60%
[02/15 18:52:13  1212s] 2023-Feb-15 18:52:13 (2023-Feb-15 23:52:13 GMT): 70%
[02/15 18:52:13  1212s] 2023-Feb-15 18:52:13 (2023-Feb-15 23:52:13 GMT): 80%
[02/15 18:52:13  1212s] 2023-Feb-15 18:52:13 (2023-Feb-15 23:52:13 GMT): 90%
[02/15 18:52:13  1212s] 
[02/15 18:52:13  1212s] Finished Levelizing
[02/15 18:52:13  1212s] 2023-Feb-15 18:52:13 (2023-Feb-15 23:52:13 GMT)
[02/15 18:52:13  1213s] 
[02/15 18:52:13  1213s] Starting Activity Propagation
[02/15 18:52:13  1213s] 2023-Feb-15 18:52:13 (2023-Feb-15 23:52:13 GMT)
[02/15 18:52:13  1213s] ** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
[02/15 18:52:13  1213s] Use 'set_default_switching_activity -input_activity' command to change the default activity value.
[02/15 18:52:13  1213s] 
[02/15 18:52:13  1213s] 2023-Feb-15 18:52:13 (2023-Feb-15 23:52:13 GMT): 10%
[02/15 18:52:13  1213s] 2023-Feb-15 18:52:13 (2023-Feb-15 23:52:13 GMT): 20%
[02/15 18:52:13  1213s] 2023-Feb-15 18:52:13 (2023-Feb-15 23:52:13 GMT): 30%
[02/15 18:52:14  1213s] 
[02/15 18:52:14  1213s] Finished Activity Propagation
[02/15 18:52:14  1213s] 2023-Feb-15 18:52:14 (2023-Feb-15 23:52:14 GMT)
[02/15 18:52:14  1213s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1470.21MB/1470.21MB)
[02/15 18:52:14  1213s] 
[02/15 18:52:14  1213s] Begin Power Computation
[02/15 18:52:14  1213s] 
[02/15 18:52:14  1213s]       ----------------------------------------------------------
[02/15 18:52:14  1213s]       # of cell(s) missing both power/leakage table: 0
[02/15 18:52:14  1213s]       # of cell(s) missing power table: 0
[02/15 18:52:14  1213s]       # of cell(s) missing leakage table: 0
[02/15 18:52:14  1213s]       # of MSMV cell(s) missing power_level: 0
[02/15 18:52:14  1213s]       ----------------------------------------------------------
[02/15 18:52:14  1213s] 
[02/15 18:52:14  1213s] 
[02/15 18:52:14  1213s] 
[02/15 18:52:14  1213s] Starting Calculating power
[02/15 18:52:14  1213s] 2023-Feb-15 18:52:14 (2023-Feb-15 23:52:14 GMT)
[02/15 18:52:14  1214s] 2023-Feb-15 18:52:14 (2023-Feb-15 23:52:14 GMT): 10%
[02/15 18:52:14  1214s] 2023-Feb-15 18:52:14 (2023-Feb-15 23:52:14 GMT): 20%
[02/15 18:52:14  1214s] 2023-Feb-15 18:52:14 (2023-Feb-15 23:52:14 GMT): 30%
[02/15 18:52:14  1214s] 2023-Feb-15 18:52:14 (2023-Feb-15 23:52:14 GMT): 40%
[02/15 18:52:14  1214s] 2023-Feb-15 18:52:14 (2023-Feb-15 23:52:14 GMT): 50%
[02/15 18:52:14  1214s] 2023-Feb-15 18:52:14 (2023-Feb-15 23:52:14 GMT): 60%
[02/15 18:52:14  1214s] 2023-Feb-15 18:52:14 (2023-Feb-15 23:52:14 GMT): 70%
[02/15 18:52:14  1214s] 2023-Feb-15 18:52:14 (2023-Feb-15 23:52:14 GMT): 80%
[02/15 18:52:14  1214s] 2023-Feb-15 18:52:14 (2023-Feb-15 23:52:14 GMT): 90%
[02/15 18:52:14  1214s] 
[02/15 18:52:14  1214s] Finished Calculating power
[02/15 18:52:14  1214s] 2023-Feb-15 18:52:14 (2023-Feb-15 23:52:14 GMT)
[02/15 18:52:14  1214s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1485.81MB/1485.81MB)
[02/15 18:52:14  1214s] 
[02/15 18:52:14  1214s] Begin Processing User Attributes
[02/15 18:52:14  1214s] 
[02/15 18:52:14  1214s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1485.81MB/1485.81MB)
[02/15 18:52:14  1214s] 
[02/15 18:52:14  1214s] Ended Power Analysis: (cpu=0:00:02, real=0:00:01, mem(process/total)=1485.84MB/1485.84MB)
[02/15 18:52:14  1214s] 
[02/15 18:52:14  1214s] Begin Static Power Report Generation
[02/15 18:52:14  1214s] *----------------------------------------------------------------------------------------
[02/15 18:52:14  1214s] *	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[02/15 18:52:14  1214s] *	
[02/15 18:52:14  1214s] *
[02/15 18:52:14  1214s] * 	Date & Time:	2023-Feb-15 18:52:14 (2023-Feb-15 23:52:14 GMT)
[02/15 18:52:14  1214s] *
[02/15 18:52:14  1214s] *----------------------------------------------------------------------------------------
[02/15 18:52:14  1214s] *
[02/15 18:52:14  1214s] *	Design: minimips
[02/15 18:52:14  1214s] *
[02/15 18:52:14  1214s] *	Liberty Libraries used:
[02/15 18:52:14  1214s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
[02/15 18:52:14  1214s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
[02/15 18:52:14  1214s] *
[02/15 18:52:14  1214s] *	Power Domain used:
[02/15 18:52:14  1214s] *
[02/15 18:52:14  1214s] *       Power View : default_emulate_view
[02/15 18:52:14  1214s] *
[02/15 18:52:14  1214s] *       User-Defined Activity : N.A.
[02/15 18:52:14  1214s] *
[02/15 18:52:14  1214s] *       Activity File: N.A.
[02/15 18:52:14  1214s] *
[02/15 18:52:14  1214s] *       Hierarchical Global Activity: N.A.
[02/15 18:52:14  1214s] *
[02/15 18:52:14  1214s] *       Global Activity: N.A.
[02/15 18:52:14  1214s] *
[02/15 18:52:14  1214s] *       Sequential Element Activity: 0.200000
[02/15 18:52:14  1214s] *
[02/15 18:52:14  1214s] *       Primary Input Activity: 0.200000
[02/15 18:52:14  1214s] *
[02/15 18:52:14  1214s] *       Default icg ratio: N.A.
[02/15 18:52:14  1214s] *
[02/15 18:52:14  1214s] *       Global Comb ClockGate Ratio: N.A.
[02/15 18:52:14  1214s] *
[02/15 18:52:14  1214s] *	Power Units = 1mW
[02/15 18:52:14  1214s] *
[02/15 18:52:14  1214s] *	Time Units = 1e-09 secs
[02/15 18:52:14  1214s] *
[02/15 18:52:14  1214s] *       report_power -leakage
[02/15 18:52:14  1214s] *
[02/15 18:52:14  1214s] -----------------------------------------------------------------------------------------
[02/15 18:52:14  1214s] 
[02/15 18:52:14  1214s] 
[02/15 18:52:14  1214s] Total Power
[02/15 18:52:14  1214s] -----------------------------------------------------------------------------------------
[02/15 18:52:14  1214s] Total Leakage Power:         0.00119009
[02/15 18:52:14  1214s] -----------------------------------------------------------------------------------------
[02/15 18:52:14  1214s] 
[02/15 18:52:14  1214s] 
[02/15 18:52:14  1214s] Group                           Leakage       Percentage 
[02/15 18:52:14  1214s]                                 Power         (%)        
[02/15 18:52:14  1214s] -----------------------------------------------------------------------------------------
[02/15 18:52:14  1214s] Sequential                      0.000258       21.33
[02/15 18:52:14  1214s] Macro                          2.206e-08    0.001823
[02/15 18:52:14  1214s] IO                                     0           0
[02/15 18:52:14  1214s] Combinational                  0.0009124       75.41
[02/15 18:52:14  1214s] Clock (Combinational)          1.971e-05       1.629
[02/15 18:52:14  1214s] Clock (Sequential)                     0           0
[02/15 18:52:14  1214s] -----------------------------------------------------------------------------------------
[02/15 18:52:14  1214s] Total                            0.00119         100
[02/15 18:52:14  1214s] -----------------------------------------------------------------------------------------
[02/15 18:52:14  1214s] 
[02/15 18:52:14  1214s] 
[02/15 18:52:14  1214s] Rail                  Voltage   Leakage       Percentage 
[02/15 18:52:14  1214s]                                 Power         (%)        
[02/15 18:52:14  1214s] -----------------------------------------------------------------------------------------
[02/15 18:52:14  1214s] Default                   1.8    0.00119         100
[02/15 18:52:14  1214s] 
[02/15 18:52:14  1214s] 
[02/15 18:52:14  1214s] Clock                           Leakage       Percentage 
[02/15 18:52:14  1214s]                                 Power         (%)        
[02/15 18:52:14  1214s] -----------------------------------------------------------------------------------------
[02/15 18:52:14  1214s] clock                          1.971e-05       1.656
[02/15 18:52:14  1214s] -----------------------------------------------------------------------------------------
[02/15 18:52:14  1214s] Total                          1.971e-05       1.656
[02/15 18:52:14  1214s] -----------------------------------------------------------------------------------------
[02/15 18:52:14  1214s]  
[02/15 18:52:14  1214s]  
[02/15 18:52:14  1214s] -----------------------------------------------------------------------------------------
[02/15 18:52:14  1214s] *	Power Distribution Summary: 
[02/15 18:52:14  1214s] * 		Highest Average Power: CTS_ccl_BUF_clock_G0_L1_1 (BUX16): 	 5.073e-07
[02/15 18:52:14  1214s] * 		Highest Leakage Power: CTS_ccl_BUF_clock_G0_L1_1 (BUX16): 	 5.073e-07
[02/15 18:52:15  1214s] * 		Total Cap: 	4.99773e-10 F
[02/15 18:52:15  1214s] * 		Total instances in design: 30032
[02/15 18:52:15  1214s] * 		Total instances in design with no power:     0
[02/15 18:52:15  1214s] *                Total instances in design with no activty:     0
[02/15 18:52:15  1214s] 
[02/15 18:52:15  1214s] * 		Total Fillers and Decap:  7353
[02/15 18:52:15  1214s] -----------------------------------------------------------------------------------------
[02/15 18:52:15  1214s]  
[02/15 18:52:15  1215s] Total leakage power = 0.00119009 mW
[02/15 18:52:15  1215s] Cell usage statistics:  
[02/15 18:52:15  1215s] Library D_CELLS_MOSST_typ_1_80V_25C , 30032 cells ( 100.000000%) , 0.00119009 mW ( 100.000000% ) 
[02/15 18:52:15  1215s] Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
[02/15 18:52:15  1215s] mem(process/total)=1486.21MB/1486.21MB)
[02/15 18:52:15  1215s] 
[02/15 18:52:15  1215s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/15 18:52:15  1215s] UM:                                         -2.752            -0.152  report_power
[02/15 18:52:15  1215s] Begin: Leakage Power Optimization
[02/15 18:52:18  1217s] PhyDesignGrid: maxLocalDensity 0.98
[02/15 18:52:18  1217s] #spOpts: mergeVia=F 
[02/15 18:52:19  1218s] Reclaim Optimization WNS Slack -0.152  TNS Slack -2.751 Density 66.51
[02/15 18:52:19  1218s] +----------+---------+--------+--------+------------+--------+
[02/15 18:52:19  1218s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/15 18:52:19  1218s] +----------+---------+--------+--------+------------+--------+
[02/15 18:52:19  1218s] |    66.51%|        -|  -0.152|  -2.751|   0:00:00.0| 2751.5M|
[02/15 18:52:36  1236s] |    66.51%|        0|  -0.152|  -2.751|   0:00:17.0| 2753.8M|
[02/15 18:52:36  1236s] |    66.51%|        0|  -0.152|  -2.751|   0:00:00.0| 2753.8M|
[02/15 18:52:36  1236s] +----------+---------+--------+--------+------------+--------+
[02/15 18:52:36  1236s] Reclaim Optimization End WNS Slack -0.152  TNS Slack -2.751 Density 66.51
[02/15 18:52:36  1236s] 
[02/15 18:52:36  1236s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[02/15 18:52:36  1236s] --------------------------------------------------------------
[02/15 18:52:36  1236s] |                                   | Total     | Sequential |
[02/15 18:52:36  1236s] --------------------------------------------------------------
[02/15 18:52:36  1236s] | Num insts resized                 |       0  |       0    |
[02/15 18:52:36  1236s] | Num insts undone                  |       0  |       0    |
[02/15 18:52:36  1236s] | Num insts Downsized               |       0  |       0    |
[02/15 18:52:36  1236s] | Num insts Samesized               |       0  |       0    |
[02/15 18:52:36  1236s] | Num insts Upsized                 |       0  |       0    |
[02/15 18:52:36  1236s] | Num multiple commits+uncommits    |       0  |       -    |
[02/15 18:52:36  1236s] --------------------------------------------------------------
[02/15 18:52:36  1236s] ** Finished Core Leakage Power Optimization (cpu = 0:00:21.3) (real = 0:00:21.0) **
[02/15 18:52:36  1236s] *** Finished Leakage Power Optimization (cpu=0:00:21, real=0:00:21, mem=2044.44M, totSessionCpu=0:20:36).
[02/15 18:52:36  1236s] Begin: GigaOpt postEco DRV Optimization
[02/15 18:52:36  1236s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[02/15 18:52:36  1236s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[02/15 18:52:36  1236s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[02/15 18:52:36  1236s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[02/15 18:52:36  1236s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[02/15 18:52:36  1236s] Info: 196 nets with fixed/cover wires excluded.
[02/15 18:52:36  1236s] Info: 196 clock nets excluded from IPO operation.
[02/15 18:52:36  1236s] PhyDesignGrid: maxLocalDensity 0.98
[02/15 18:52:36  1236s] #spOpts: mergeVia=F 
[02/15 18:52:38  1239s] DEBUG: @coeDRVCandCache::init.
[02/15 18:52:38  1239s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/15 18:52:38  1239s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[02/15 18:52:38  1239s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/15 18:52:38  1239s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[02/15 18:52:38  1239s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/15 18:52:39  1239s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[02/15 18:52:39  1239s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[02/15 18:52:39  1239s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/15 18:52:39  1239s] |    28   |    28   |    28   |     28  |     0   |     0   |     0   |     0   | -0.15 |          0|          0|          0|  66.51  |            |           |
[02/15 18:52:39  1239s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[02/15 18:52:39  1239s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[02/15 18:52:39  1239s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/15 18:52:39  1239s] |    28   |    28   |    28   |     28  |     0   |     0   |     0   |     0   | -0.15 |          0|          0|          0|  66.51  |   0:00:00.0|    2767.5M|
[02/15 18:52:39  1239s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/15 18:52:39  1239s] 
[02/15 18:52:39  1239s] *** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2767.5M) ***
[02/15 18:52:39  1239s] 
[02/15 18:52:39  1239s] DEBUG: @coeDRVCandCache::cleanup.
[02/15 18:52:39  1239s] End: GigaOpt postEco DRV Optimization
[02/15 18:52:39  1240s] GigaOpt: WNS changes after routing: 0.038 -> -0.152 (bump = 0.19)
[02/15 18:52:39  1240s] Begin: GigaOpt postEco optimization
[02/15 18:52:39  1240s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[02/15 18:52:39  1240s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[02/15 18:52:39  1240s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[02/15 18:52:39  1240s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[02/15 18:52:39  1240s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[02/15 18:52:39  1240s] Info: 196 nets with fixed/cover wires excluded.
[02/15 18:52:39  1240s] Info: 196 clock nets excluded from IPO operation.
[02/15 18:52:39  1240s] PhyDesignGrid: maxLocalDensity 1.00
[02/15 18:52:39  1240s] #spOpts: mergeVia=F 
[02/15 18:52:42  1243s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[02/15 18:52:42  1243s] *info: 196 clock nets excluded
[02/15 18:52:42  1243s] *info: 7 special nets excluded.
[02/15 18:52:43  1243s] *info: 32 multi-driver nets excluded.
[02/15 18:52:43  1243s] *info: 141 no-driver nets excluded.
[02/15 18:52:43  1243s] *info: 196 nets with fixed/cover wires excluded.
[02/15 18:52:43  1244s] ** GigaOpt Optimizer WNS Slack -0.152 TNS Slack -2.751 Density 66.51
[02/15 18:52:43  1244s] Optimizer WNS Pass 0
[02/15 18:52:44  1244s] Active Path Group: reg2cgate reg2reg  
[02/15 18:52:44  1244s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[02/15 18:52:44  1244s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                End Point                 |
[02/15 18:52:44  1244s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[02/15 18:52:44  1244s] |  -0.152|   -0.152|  -2.751|   -2.751|    66.51%|   0:00:00.0| 2767.5M|default_emulate_view|  reg2reg| U4_ex_EX_data_ual_reg[31]/D              |
[02/15 18:52:45  1248s] |  -0.061|   -0.061|  -1.501|   -1.501|    66.54%|   0:00:01.0| 2773.0M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[50]/D              |
[02/15 18:52:46  1251s] |  -0.045|   -0.045|  -1.143|   -1.143|    66.54%|   0:00:01.0| 2773.0M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[50]/D              |
[02/15 18:52:47  1256s] |  -0.030|   -0.030|  -0.335|   -0.335|    66.56%|   0:00:01.0| 2773.0M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[38]/D              |
[02/15 18:52:49  1267s] |  -0.031|   -0.031|  -0.270|   -0.270|    66.63%|   0:00:02.0| 2792.1M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[38]/D              |
[02/15 18:52:49  1270s] |  -0.012|   -0.012|  -0.125|   -0.125|    66.65%|   0:00:00.0| 2792.1M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[38]/D              |
[02/15 18:52:53  1282s] |  -0.008|   -0.008|  -0.041|   -0.041|    66.73%|   0:00:04.0| 2792.1M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[55]/D              |
[02/15 18:52:53  1284s] |  -0.004|   -0.004|  -0.009|   -0.009|    66.75%|   0:00:00.0| 2792.1M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[61]/D              |
[02/15 18:52:53  1284s] |   0.000|    0.000|   0.000|    0.000|    66.75%|   0:00:00.0| 2792.1M|                  NA|       NA| NA                                       |
[02/15 18:52:53  1284s] |   0.000|    0.000|   0.000|    0.000|    66.75%|   0:00:00.0| 2792.1M|default_emulate_view|       NA| NA                                       |
[02/15 18:52:53  1284s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[02/15 18:52:53  1284s] 
[02/15 18:52:53  1284s] *** Finish Core Optimize Step (cpu=0:00:39.7 real=0:00:09.0 mem=2792.1M) ***
[02/15 18:52:53  1284s] 
[02/15 18:52:53  1284s] *** Finished Optimize Step Cumulative (cpu=0:00:39.8 real=0:00:09.0 mem=2792.1M) ***
[02/15 18:52:53  1284s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 66.75
[02/15 18:52:53  1285s] *** Starting refinePlace (0:21:24 mem=2792.1M) ***
[02/15 18:52:53  1285s] Total net length = 1.173e+06 (5.903e+05 5.824e+05) (ext = 4.570e+04)
[02/15 18:52:53  1285s] *** Checked 2 GNC rules.
[02/15 18:52:53  1285s] *** Applying global-net connections...
[02/15 18:52:53  1285s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[02/15 18:52:53  1285s] **WARN: (IMPSP-315):	Found 30088 instances insts with no PG Term connections.
[02/15 18:52:53  1285s] Type 'man IMPSP-315' for more detail.
[02/15 18:52:53  1285s] Starting refinePlace ...
[02/15 18:52:54  1285s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/15 18:52:54  1285s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/15 18:52:54  1285s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2792.1MB) @(0:21:24 - 0:21:25).
[02/15 18:52:54  1285s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/15 18:52:54  1285s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2792.1MB
[02/15 18:52:54  1285s] Statistics of distance of Instance movement in refine placement:
[02/15 18:52:54  1285s]   maximum (X+Y) =         0.00 um
[02/15 18:52:54  1285s]   mean    (X+Y) =         0.00 um
[02/15 18:52:54  1285s] Total instances moved : 0
[02/15 18:52:54  1285s] Summary Report:
[02/15 18:52:54  1285s] Instances move: 0 (out of 22540 movable)
[02/15 18:52:54  1285s] Mean displacement: 0.00 um
[02/15 18:52:54  1285s] Max displacement: 0.00 um 
[02/15 18:52:54  1285s] Total net length = 1.173e+06 (5.903e+05 5.824e+05) (ext = 4.570e+04)
[02/15 18:52:54  1285s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2792.1MB
[02/15 18:52:54  1285s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=2792.1MB) @(0:21:24 - 0:21:25).
[02/15 18:52:54  1285s] *** Finished refinePlace (0:21:25 mem=2792.1M) ***
[02/15 18:52:54  1285s] *** maximum move = 0.00 um ***
[02/15 18:52:54  1285s] *** Finished re-routing un-routed nets (2792.1M) ***
[02/15 18:52:54  1285s] 
[02/15 18:52:54  1285s] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=2792.1M) ***
[02/15 18:52:54  1286s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 66.75
[02/15 18:52:54  1286s] 
[02/15 18:52:54  1286s] *** Finish post-CTS Setup Fixing (cpu=0:00:41.7 real=0:00:11.0 mem=2792.1M) ***
[02/15 18:52:54  1286s] 
[02/15 18:52:54  1286s] End: GigaOpt postEco optimization
[02/15 18:52:54  1286s] **INFO: Flow update: Design timing is met.
[02/15 18:52:54  1286s] **INFO: Flow update: Design timing is met.
[02/15 18:52:54  1286s] *** Steiner Routed Nets: 0.584%; Threshold: 100; Threshold for Hold: 100
[02/15 18:52:54  1286s] Re-routed 0 nets
[02/15 18:52:54  1286s] **INFO: Flow update: Design timing is met.
[02/15 18:52:54  1286s] **INFO : Latch borrow mode reset to max_borrow
[02/15 18:52:55  1286s] Multi-CPU acceleration using 8 CPU(s).
[02/15 18:52:56  1286s] 
[02/15 18:52:56  1286s] Begin Power Analysis
[02/15 18:52:56  1286s] 
[02/15 18:52:56  1286s]     0.00V	    gnd!
[02/15 18:52:56  1286s]     0.00V	    gnd
[02/15 18:52:56  1286s]     0.00V	    GND
[02/15 18:52:56  1286s]     0.00V	    VSS
[02/15 18:52:56  1286s]     0.00V	    vdd!
[02/15 18:52:56  1286s]     0.00V	    vdd
[02/15 18:52:56  1286s]     0.00V	    VDD
[02/15 18:52:56  1286s] 
[02/15 18:52:56  1286s] Warning:
[02/15 18:52:56  1286s]   There are 7 power/gnd nets that are not connected
[02/15 18:52:56  1286s] VDD gnd GND VSS ...
[02/15 18:52:56  1286s] Use 'globalNetConnect' to define rail connections.
[02/15 18:52:56  1286s] ** WARN:  (VOLTUS_POWR-2035): There are 7 power/gnd nets that are not connected
[02/15 18:52:56  1286s] VDD gnd GND VSS ...
[02/15 18:52:56  1286s] Use 'globalNetConnect' to define rail connections.
[02/15 18:52:56  1286s] 
[02/15 18:52:56  1286s] 
[02/15 18:52:56  1286s] 
[02/15 18:52:56  1286s] Begin Processing Timing Library for Power Calculation
[02/15 18:52:56  1286s] 
[02/15 18:52:56  1286s] Begin Processing Timing Library for Power Calculation
[02/15 18:52:56  1286s] 
[02/15 18:52:56  1286s] 
[02/15 18:52:56  1286s] 
[02/15 18:52:56  1286s] Begin Processing Power Net/Grid for Power Calculation
[02/15 18:52:56  1286s] 
[02/15 18:52:56  1286s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1578.04MB/1578.04MB)
[02/15 18:52:56  1286s] 
[02/15 18:52:56  1286s] Begin Processing Timing Window Data for Power Calculation
[02/15 18:52:56  1286s] 
[02/15 18:52:56  1286s] CK: assigning clock clock to net clock
[02/15 18:52:56  1286s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1578.27MB/1578.27MB)
[02/15 18:52:56  1286s] 
[02/15 18:52:56  1286s] Begin Processing User Attributes
[02/15 18:52:56  1286s] 
[02/15 18:52:56  1286s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1578.32MB/1578.32MB)
[02/15 18:52:56  1286s] 
[02/15 18:52:56  1286s] Begin Processing Signal Activity
[02/15 18:52:56  1286s] 
[02/15 18:52:56  1286s] 
[02/15 18:52:56  1286s] Starting Levelizing
[02/15 18:52:56  1286s] 2023-Feb-15 18:52:56 (2023-Feb-15 23:52:56 GMT)
[02/15 18:52:56  1286s] 2023-Feb-15 18:52:56 (2023-Feb-15 23:52:56 GMT): 10%
[02/15 18:52:56  1286s] 2023-Feb-15 18:52:56 (2023-Feb-15 23:52:56 GMT): 20%
[02/15 18:52:56  1286s] 2023-Feb-15 18:52:56 (2023-Feb-15 23:52:56 GMT): 30%
[02/15 18:52:56  1286s] 2023-Feb-15 18:52:56 (2023-Feb-15 23:52:56 GMT): 40%
[02/15 18:52:56  1286s] 2023-Feb-15 18:52:56 (2023-Feb-15 23:52:56 GMT): 50%
[02/15 18:52:56  1286s] 2023-Feb-15 18:52:56 (2023-Feb-15 23:52:56 GMT): 60%
[02/15 18:52:56  1286s] 2023-Feb-15 18:52:56 (2023-Feb-15 23:52:56 GMT): 70%
[02/15 18:52:56  1286s] 2023-Feb-15 18:52:56 (2023-Feb-15 23:52:56 GMT): 80%
[02/15 18:52:56  1286s] 2023-Feb-15 18:52:56 (2023-Feb-15 23:52:56 GMT): 90%
[02/15 18:52:56  1286s] 
[02/15 18:52:56  1286s] Finished Levelizing
[02/15 18:52:56  1286s] 2023-Feb-15 18:52:56 (2023-Feb-15 23:52:56 GMT)
[02/15 18:52:56  1286s] 
[02/15 18:52:56  1286s] Starting Activity Propagation
[02/15 18:52:56  1286s] 2023-Feb-15 18:52:56 (2023-Feb-15 23:52:56 GMT)
[02/15 18:52:57  1286s] 2023-Feb-15 18:52:57 (2023-Feb-15 23:52:57 GMT): 10%
[02/15 18:52:57  1286s] 2023-Feb-15 18:52:57 (2023-Feb-15 23:52:57 GMT): 20%
[02/15 18:52:57  1286s] 2023-Feb-15 18:52:57 (2023-Feb-15 23:52:57 GMT): 30%
[02/15 18:52:57  1286s] 
[02/15 18:52:57  1286s] Finished Activity Propagation
[02/15 18:52:57  1286s] 2023-Feb-15 18:52:57 (2023-Feb-15 23:52:57 GMT)
[02/15 18:52:57  1286s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1578.70MB/1578.70MB)
[02/15 18:52:57  1286s] 
[02/15 18:52:57  1286s] Begin Power Computation
[02/15 18:52:57  1286s] 
[02/15 18:52:57  1286s]       ----------------------------------------------------------
[02/15 18:52:57  1286s]       # of cell(s) missing both power/leakage table: 0
[02/15 18:52:57  1286s]       # of cell(s) missing power table: 0
[02/15 18:52:57  1286s]       # of cell(s) missing leakage table: 0
[02/15 18:52:57  1286s]       # of MSMV cell(s) missing power_level: 0
[02/15 18:52:57  1286s]       ----------------------------------------------------------
[02/15 18:52:57  1286s] 
[02/15 18:52:57  1286s] 
[02/15 18:52:57  1286s] 
[02/15 18:52:57  1286s] Starting Calculating power
[02/15 18:52:57  1286s] 2023-Feb-15 18:52:57 (2023-Feb-15 23:52:57 GMT)
[02/15 18:52:58  1286s] 2023-Feb-15 18:52:58 (2023-Feb-15 23:52:58 GMT): 10%
[02/15 18:52:58  1286s] 2023-Feb-15 18:52:58 (2023-Feb-15 23:52:58 GMT): 20%
[02/15 18:52:58  1286s] 2023-Feb-15 18:52:58 (2023-Feb-15 23:52:58 GMT): 30%
[02/15 18:52:58  1286s] 2023-Feb-15 18:52:58 (2023-Feb-15 23:52:58 GMT): 40%
[02/15 18:52:58  1286s] 2023-Feb-15 18:52:58 (2023-Feb-15 23:52:58 GMT): 50%
[02/15 18:52:58  1286s] 2023-Feb-15 18:52:58 (2023-Feb-15 23:52:58 GMT): 60%
[02/15 18:52:58  1286s] 2023-Feb-15 18:52:58 (2023-Feb-15 23:52:58 GMT): 70%
[02/15 18:52:58  1286s] 2023-Feb-15 18:52:58 (2023-Feb-15 23:52:58 GMT): 80%
[02/15 18:52:58  1286s] 2023-Feb-15 18:52:58 (2023-Feb-15 23:52:58 GMT): 90%
[02/15 18:52:58  1286s] 
[02/15 18:52:58  1286s] Finished Calculating power
[02/15 18:52:58  1286s] 2023-Feb-15 18:52:58 (2023-Feb-15 23:52:58 GMT)
[02/15 18:52:58  1286s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1546.71MB/1546.71MB)
[02/15 18:52:58  1286s] 
[02/15 18:52:58  1286s] Begin Processing User Attributes
[02/15 18:52:58  1286s] 
[02/15 18:52:58  1286s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1546.71MB/1546.71MB)
[02/15 18:52:58  1286s] 
[02/15 18:52:58  1286s] Ended Power Analysis: (cpu=0:00:01, real=0:00:02, mem(process/total)=1546.74MB/1546.74MB)
[02/15 18:52:58  1286s] 
[02/15 18:52:58  1286s] Begin Static Power Report Generation
[02/15 18:52:58  1286s] *----------------------------------------------------------------------------------------
[02/15 18:52:58  1286s] *	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[02/15 18:52:58  1286s] *	
[02/15 18:52:58  1286s] *
[02/15 18:52:58  1286s] * 	Date & Time:	2023-Feb-15 18:52:58 (2023-Feb-15 23:52:58 GMT)
[02/15 18:52:58  1286s] *
[02/15 18:52:58  1286s] *----------------------------------------------------------------------------------------
[02/15 18:52:58  1286s] *
[02/15 18:52:58  1286s] *	Design: minimips
[02/15 18:52:58  1286s] *
[02/15 18:52:58  1286s] *	Liberty Libraries used:
[02/15 18:52:58  1286s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
[02/15 18:52:58  1286s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
[02/15 18:52:58  1286s] *
[02/15 18:52:58  1286s] *	Power Domain used:
[02/15 18:52:58  1286s] *
[02/15 18:52:58  1286s] *       Power View : default_emulate_view
[02/15 18:52:58  1286s] *
[02/15 18:52:58  1286s] *       User-Defined Activity : N.A.
[02/15 18:52:58  1286s] *
[02/15 18:52:58  1286s] *       Activity File: N.A.
[02/15 18:52:58  1286s] *
[02/15 18:52:58  1286s] *       Hierarchical Global Activity: N.A.
[02/15 18:52:58  1286s] *
[02/15 18:52:58  1286s] *       Global Activity: N.A.
[02/15 18:52:58  1286s] *
[02/15 18:52:58  1286s] *       Sequential Element Activity: 0.200000
[02/15 18:52:58  1286s] *
[02/15 18:52:58  1286s] *       Primary Input Activity: 0.200000
[02/15 18:52:58  1286s] *
[02/15 18:52:58  1286s] *       Default icg ratio: N.A.
[02/15 18:52:58  1286s] *
[02/15 18:52:58  1286s] *       Global Comb ClockGate Ratio: N.A.
[02/15 18:52:58  1286s] *
[02/15 18:52:58  1286s] *	Power Units = 1mW
[02/15 18:52:58  1286s] *
[02/15 18:52:58  1286s] *	Time Units = 1e-09 secs
[02/15 18:52:58  1286s] *
[02/15 18:52:58  1286s] *       report_power -leakage
[02/15 18:52:58  1286s] *
[02/15 18:52:58  1286s] -----------------------------------------------------------------------------------------
[02/15 18:52:58  1286s] 
[02/15 18:52:58  1286s] 
[02/15 18:52:58  1286s] Total Power
[02/15 18:52:58  1286s] -----------------------------------------------------------------------------------------
[02/15 18:52:58  1286s] Total Leakage Power:         0.00119672
[02/15 18:52:58  1286s] -----------------------------------------------------------------------------------------
[02/15 18:52:58  1286s] 
[02/15 18:52:58  1286s] 
[02/15 18:52:58  1286s] Group                           Leakage       Percentage 
[02/15 18:52:58  1286s]                                 Power         (%)        
[02/15 18:52:58  1286s] -----------------------------------------------------------------------------------------
[02/15 18:52:58  1286s] Sequential                      0.000258       21.21
[02/15 18:52:58  1286s] Macro                          2.206e-08    0.001813
[02/15 18:52:58  1286s] IO                                     0           0
[02/15 18:52:58  1286s] Combinational                  0.0009189       75.54
[02/15 18:52:58  1286s] Clock (Combinational)          1.971e-05       1.621
[02/15 18:52:58  1286s] Clock (Sequential)                     0           0
[02/15 18:52:58  1286s] -----------------------------------------------------------------------------------------
[02/15 18:52:58  1286s] Total                           0.001197         100
[02/15 18:52:58  1286s] -----------------------------------------------------------------------------------------
[02/15 18:52:58  1286s] 
[02/15 18:52:58  1286s] 
[02/15 18:52:58  1286s] Rail                  Voltage   Leakage       Percentage 
[02/15 18:52:58  1286s]                                 Power         (%)        
[02/15 18:52:58  1286s] -----------------------------------------------------------------------------------------
[02/15 18:52:58  1286s] Default                   1.8   0.001197         100
[02/15 18:52:58  1286s] 
[02/15 18:52:58  1286s] 
[02/15 18:52:58  1286s] Clock                           Leakage       Percentage 
[02/15 18:52:58  1286s]                                 Power         (%)        
[02/15 18:52:58  1286s] -----------------------------------------------------------------------------------------
[02/15 18:52:58  1286s] clock                          1.971e-05       1.647
[02/15 18:52:58  1286s] -----------------------------------------------------------------------------------------
[02/15 18:52:58  1286s] Total                          1.971e-05       1.647
[02/15 18:52:58  1286s] -----------------------------------------------------------------------------------------
[02/15 18:52:58  1286s]  
[02/15 18:52:58  1286s]  
[02/15 18:52:58  1286s] -----------------------------------------------------------------------------------------
[02/15 18:52:58  1286s] *	Power Distribution Summary: 
[02/15 18:52:58  1286s] * 		Highest Average Power: CTS_ccl_BUF_clock_G0_L1_1 (BUX16): 	 5.073e-07
[02/15 18:52:58  1286s] * 		Highest Leakage Power: CTS_ccl_BUF_clock_G0_L1_1 (BUX16): 	 5.073e-07
[02/15 18:52:58  1286s] * 		Total Cap: 	5.00373e-10 F
[02/15 18:52:58  1286s] * 		Total instances in design: 30088
[02/15 18:52:58  1286s] * 		Total instances in design with no power:     0
[02/15 18:52:58  1286s] *                Total instances in design with no activty:     0
[02/15 18:52:58  1286s] 
[02/15 18:52:58  1286s] * 		Total Fillers and Decap:  7353
[02/15 18:52:58  1286s] -----------------------------------------------------------------------------------------
[02/15 18:52:58  1286s]  
[02/15 18:52:58  1286s] Total leakage power = 0.00119672 mW
[02/15 18:52:58  1286s] Cell usage statistics:  
[02/15 18:52:58  1286s] Library D_CELLS_MOSST_typ_1_80V_25C , 30088 cells ( 100.000000%) , 0.00119672 mW ( 100.000000% ) 
[02/15 18:52:58  1286s] Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
[02/15 18:52:58  1286s] mem(process/total)=1547.14MB/1547.14MB)
[02/15 18:52:58  1286s] 
[02/15 18:52:59  1286s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/15 18:52:59  1286s] UM:                                                                   report_power
[02/15 18:52:59  1290s] doiPBLastSyncSlave
[02/15 18:52:59  1290s] <optDesign CMD> Restore Using all VT Cells
[02/15 18:52:59  1291s] Reported timing to dir ./timingReports
[02/15 18:52:59  1291s] **opt_design ... cpu = 0:11:10, real = 0:03:59, mem = 2047.9M, totSessionCpu=0:21:29 **
[02/15 18:53:01  1293s] 
[02/15 18:53:01  1293s] ------------------------------------------------------------
[02/15 18:53:01  1293s]      opt_design Final Summary                             
[02/15 18:53:01  1293s] ------------------------------------------------------------
[02/15 18:53:01  1293s] 
[02/15 18:53:01  1293s] Setup views included:
[02/15 18:53:01  1293s]  default_emulate_view 
[02/15 18:53:01  1293s] 
[02/15 18:53:01  1293s] +--------------------+---------+---------+---------+---------+
[02/15 18:53:01  1293s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[02/15 18:53:01  1293s] +--------------------+---------+---------+---------+---------+
[02/15 18:53:01  1293s] |           WNS (ns):|  0.000  |  0.000  |  0.030  |  0.879  |
[02/15 18:53:01  1293s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[02/15 18:53:01  1293s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[02/15 18:53:01  1293s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[02/15 18:53:01  1293s] +--------------------+---------+---------+---------+---------+
[02/15 18:53:01  1293s] 
[02/15 18:53:01  1293s] +----------------+-------------------------------+------------------+
[02/15 18:53:01  1293s] |                |              Real             |       Total      |
[02/15 18:53:01  1293s] |    DRVs        +------------------+------------+------------------|
[02/15 18:53:01  1293s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/15 18:53:01  1293s] +----------------+------------------+------------+------------------+
[02/15 18:53:01  1293s] |   max_cap      |      0 (0)       |   0.000    |     26 (26)      |
[02/15 18:53:01  1293s] |   max_tran     |      0 (0)       |   0.000    |     26 (26)      |
[02/15 18:53:01  1293s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/15 18:53:01  1293s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/15 18:53:01  1293s] +----------------+------------------+------------+------------------+
[02/15 18:53:01  1293s] 
[02/15 18:53:01  1293s] Density: 66.754%
[02/15 18:53:01  1293s] Routing Overflow: 0.49% H and 0.25% V
[02/15 18:53:01  1293s] ------------------------------------------------------------
[02/15 18:53:01  1293s] **opt_design ... cpu = 0:11:12, real = 0:04:01, mem = 2047.9M, totSessionCpu=0:21:31 **
[02/15 18:53:01  1293s] *** Finished opt_design ***
[02/15 18:53:01  1293s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/15 18:53:01  1293s] UM:                                          0.000             0.000  final
[02/15 18:53:01  1293s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[02/15 18:53:01  1293s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/15 18:53:01  1293s] UM:                                                                   opt_design_postcts
[02/15 18:53:01  1293s] 
[02/15 18:53:01  1293s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:11:48 real=  0:04:23)
[02/15 18:53:01  1293s] 	OPT_RUNTIME:          phyUpdate (count =  5): (cpu=0:00:07.9 real=0:00:05.6)
[02/15 18:53:01  1293s] 	OPT_RUNTIME:                tns (count =  2): (cpu=  0:05:39 real=  0:01:42)
[02/15 18:53:01  1293s] 	OPT_RUNTIME:             tnsOpt (count =  1): (cpu=  0:04:39 real=  0:01:14)
[02/15 18:53:01  1293s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=  0:01:19 real=0:00:20.8)
[02/15 18:53:01  1293s] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:03:35 real=  0:01:13)
[02/15 18:53:01  1293s] 	OPT_RUNTIME:             wnsOpt (count =  3): (cpu=  0:03:17 real=0:00:55.6)
[02/15 18:53:01  1293s] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=0:00:57.8 real=0:00:26.3)
[02/15 18:53:01  1293s] Info: pop threads available for lower-level modules during optimization.
[02/15 18:53:01  1293s] Check Priority Inst Failed: U1_pf_pc_interne_reg[10], Center Move (423.675,246.440)->(462.735,246.440). Limit box is: 
[02/15 18:53:01  1293s] addCustomLine AAA 394.395 217.160 394.395 275.720
[02/15 18:53:01  1293s] addCustomLine AAA 394.395 217.160 452.955 217.160
[02/15 18:53:01  1293s] addCustomLine AAA 394.395 275.720 452.955 275.720
[02/15 18:53:01  1293s] addCustomLine AAA 452.955 217.160 452.955 275.720
[02/15 18:53:01  1293s] 
[02/15 18:53:01  1293s] Check Priority Inst Failed: U5_mem_MEM_data_ecr_reg[3], Center Move (482.265,226.920)->(521.325,226.920). Limit box is: 
[02/15 18:53:01  1293s] addCustomLine AAA 452.985 197.640 452.985 256.200
[02/15 18:53:01  1293s] addCustomLine AAA 452.985 197.640 511.545 197.640
[02/15 18:53:01  1293s] addCustomLine AAA 452.985 256.200 511.545 256.200
[02/15 18:53:01  1293s] addCustomLine AAA 511.545 197.640 511.545 256.200
[02/15 18:53:01  1293s] 
[02/15 18:53:01  1293s] Check Priority Inst Failed: U3_di_DI_op1_reg[30], Center Move (309.645,378.200)->(273.735,378.200). Limit box is: 
[02/15 18:53:01  1293s] addCustomLine AAA 280.365 348.920 280.365 407.480
[02/15 18:53:01  1293s] addCustomLine AAA 280.365 348.920 338.925 348.920
[02/15 18:53:01  1293s] addCustomLine AAA 280.365 407.480 338.925 407.480
[02/15 18:53:01  1293s] addCustomLine AAA 338.925 348.920 338.925 407.480
[02/15 18:53:01  1293s] 
[02/15 18:53:01  1293s] Check Priority Inst Failed: U5_mem_MEM_data_ecr_reg[5], Center Move (482.265,246.440)->(524.475,246.440). Limit box is: 
[02/15 18:53:01  1293s] addCustomLine AAA 452.985 217.160 452.985 275.720
[02/15 18:53:01  1293s] addCustomLine AAA 452.985 217.160 511.545 217.160
[02/15 18:53:01  1293s] addCustomLine AAA 452.985 275.720 511.545 275.720
[02/15 18:53:01  1293s] addCustomLine AAA 511.545 217.160 511.545 275.720
[02/15 18:53:01  1293s] 
[02/15 18:53:01  1293s] Check Priority Inst Failed: U8_syscop_scp_reg_reg[14][10], Center Move (392.805,246.440)->(423.675,246.440). Limit box is: 
[02/15 18:53:01  1293s] addCustomLine AAA 363.525 217.160 363.525 275.720
[02/15 18:53:01  1293s] addCustomLine AAA 363.525 217.160 422.085 217.160
[02/15 18:53:01  1293s] addCustomLine AAA 363.525 275.720 422.085 275.720
[02/15 18:53:01  1293s] addCustomLine AAA 422.085 217.160 422.085 275.720
[02/15 18:53:01  1293s] 
[02/15 18:53:01  1293s] Check Priority Inst Failed: U8_syscop_scp_reg_reg[14][3], Center Move (404.145,226.920)->(443.205,226.920). Limit box is: 
[02/15 18:53:01  1293s] addCustomLine AAA 374.865 197.640 374.865 256.200
[02/15 18:53:01  1293s] addCustomLine AAA 374.865 197.640 433.425 197.640
[02/15 18:53:01  1293s] addCustomLine AAA 374.865 256.200 433.425 256.200
[02/15 18:53:01  1293s] addCustomLine AAA 433.425 197.640 433.425 256.200
[02/15 18:53:01  1293s] 
[02/15 18:53:01  1293s] Check Priority Inst Failed: U3_di_DI_offset_reg[3], Center Move (525.735,246.440)->(579.915,246.440). Limit box is: 
[02/15 18:53:01  1293s] addCustomLine AAA 496.455 217.160 496.455 275.720
[02/15 18:53:01  1293s] addCustomLine AAA 496.455 217.160 555.015 217.160
[02/15 18:53:01  1293s] addCustomLine AAA 496.455 275.720 555.015 275.720
[02/15 18:53:01  1293s] addCustomLine AAA 555.015 217.160 555.015 275.720
[02/15 18:53:01  1293s] 
[02/15 18:53:01  1293s] Check Priority Inst Failed: U3_di_DI_offset_reg[27], Center Move (501.795,226.920)->(540.855,226.920). Limit box is: 
[02/15 18:53:01  1293s] addCustomLine AAA 472.515 197.640 472.515 256.200
[02/15 18:53:01  1293s] addCustomLine AAA 472.515 197.640 531.075 197.640
[02/15 18:53:01  1293s] addCustomLine AAA 472.515 256.200 531.075 256.200
[02/15 18:53:01  1293s] addCustomLine AAA 531.075 197.640 531.075 256.200
[02/15 18:53:01  1293s] 
[02/15 18:53:01  1293s] Check Priority Inst Failed: U8_syscop_scp_reg_reg[13][10], Center Move (365.085,226.920)->(404.145,226.920). Limit box is: 
[02/15 18:53:01  1293s] addCustomLine AAA 335.805 197.640 335.805 256.200
[02/15 18:53:01  1293s] addCustomLine AAA 335.805 197.640 394.365 197.640
[02/15 18:53:01  1293s] addCustomLine AAA 335.805 256.200 394.365 256.200
[02/15 18:53:01  1293s] addCustomLine AAA 394.365 197.640 394.365 256.200
[02/15 18:53:01  1293s] 
[02/15 18:53:01  1293s] Check Priority Inst Failed: U4_ex_EX_data_ual_reg[4], Center Move (544.005,226.920)->(599.445,226.920). Limit box is: 
[02/15 18:53:01  1293s] addCustomLine AAA 514.725 197.640 514.725 256.200
[02/15 18:53:01  1293s] addCustomLine AAA 514.725 197.640 573.285 197.640
[02/15 18:53:01  1293s] addCustomLine AAA 514.725 256.200 573.285 256.200
[02/15 18:53:01  1293s] addCustomLine AAA 573.285 197.640 573.285 256.200
[02/15 18:53:01  1293s] 
[02/15 18:53:01  1293s] Check Priority Inst Failed: U5_mem_MEM_data_ecr_reg[8], Center Move (462.735,246.440)->(501.795,246.440). Limit box is: 
[02/15 18:53:01  1293s] addCustomLine AAA 433.455 217.160 433.455 275.720
[02/15 18:53:01  1293s] addCustomLine AAA 433.455 217.160 492.015 217.160
[02/15 18:53:01  1293s] addCustomLine AAA 433.455 275.720 492.015 275.720
[02/15 18:53:01  1293s] addCustomLine AAA 492.015 217.160 492.015 275.720
[02/15 18:53:01  1293s] 
[02/15 18:53:01  1293s] Check Priority Inst Failed: U9_bus_ctrl_ei_buffer_reg[7], Center Move (560.385,226.920)->(618.975,226.920). Limit box is: 
[02/15 18:53:01  1293s] addCustomLine AAA 531.105 197.640 531.105 256.200
[02/15 18:53:01  1293s] addCustomLine AAA 531.105 197.640 589.665 197.640
[02/15 18:53:01  1293s] addCustomLine AAA 531.105 256.200 589.665 256.200
[02/15 18:53:01  1293s] addCustomLine AAA 589.665 197.640 589.665 256.200
[02/15 18:53:01  1293s] 
[02/15 18:53:01  1293s] Check Priority Inst Failed: U5_mem_MEM_adr_reg[3], Center Move (428.715,226.920)->(467.775,226.920). Limit box is: 
[02/15 18:53:01  1293s] addCustomLine AAA 399.435 197.640 399.435 256.200
[02/15 18:53:01  1293s] addCustomLine AAA 399.435 197.640 457.995 197.640
[02/15 18:53:01  1293s] addCustomLine AAA 399.435 256.200 457.995 256.200
[02/15 18:53:01  1293s] addCustomLine AAA 457.995 197.640 457.995 256.200
[02/15 18:53:01  1293s] 
[02/15 18:53:01  1293s] Check Priority Inst Failed: U5_mem_MEM_adr_reg[24], Center Move (404.775,246.440)->(443.205,246.440). Limit box is: 
[02/15 18:53:01  1293s] addCustomLine AAA 375.495 217.160 375.495 275.720
[02/15 18:53:01  1293s] addCustomLine AAA 375.495 217.160 434.055 217.160
[02/15 18:53:01  1293s] addCustomLine AAA 375.495 275.720 434.055 275.720
[02/15 18:53:01  1293s] addCustomLine AAA 434.055 217.160 434.055 275.720
[02/15 18:53:01  1293s] 
[02/15 18:53:01  1293s] Check Priority Inst Failed: U4_ex_EX_adr_reg[4], Center Move (443.520,226.920)->(482.580,226.920). Limit box is: 
[02/15 18:53:01  1293s] addCustomLine AAA 414.240 197.640 414.240 256.200
[02/15 18:53:01  1293s] addCustomLine AAA 414.240 197.640 472.800 197.640
[02/15 18:53:01  1293s] addCustomLine AAA 414.240 256.200 472.800 256.200
[02/15 18:53:01  1293s] addCustomLine AAA 472.800 197.640 472.800 256.200
[02/15 18:53:01  1293s] 
[02/15 18:53:01  1293s] Check Priority Inst Failed: U4_ex_EX_adr_reg[2], Center Move (463.050,226.920)->(502.110,226.920). Limit box is: 
[02/15 18:53:01  1293s] addCustomLine AAA 433.770 197.640 433.770 256.200
[02/15 18:53:01  1293s] addCustomLine AAA 433.770 197.640 492.330 197.640
[02/15 18:53:01  1293s] addCustomLine AAA 433.770 256.200 492.330 256.200
[02/15 18:53:01  1293s] addCustomLine AAA 492.330 197.640 492.330 256.200
[02/15 18:53:01  1293s] 
[02/15 18:53:01  1293s] Check Priority Inst Failed: U8_syscop_scp_reg_reg[12][10], Center Move (372.645,246.440)->(404.145,246.440). Limit box is: 
[02/15 18:53:01  1293s] addCustomLine AAA 343.365 217.160 343.365 275.720
[02/15 18:53:01  1293s] addCustomLine AAA 343.365 217.160 401.925 217.160
[02/15 18:53:01  1293s] addCustomLine AAA 343.365 275.720 401.925 275.720
[02/15 18:53:01  1293s] addCustomLine AAA 401.925 217.160 401.925 275.720
[02/15 18:53:01  1293s] 
[02/15 18:53:01  1293s] Check Priority Inst Failed: U8_syscop_scp_reg_reg[15][10], Center Move (443.205,246.440)->(482.265,246.440). Limit box is: 
[02/15 18:53:01  1293s] addCustomLine AAA 413.925 217.160 413.925 275.720
[02/15 18:53:01  1293s] addCustomLine AAA 413.925 217.160 472.485 217.160
[02/15 18:53:01  1293s] addCustomLine AAA 413.925 275.720 472.485 275.720
[02/15 18:53:01  1293s] addCustomLine AAA 472.485 217.160 472.485 275.720
[02/15 18:53:01  1293s] 
[02/15 18:53:01  1293s] Check Priority Inst Failed: U8_syscop_scp_reg_reg[15][3], Center Move (387.765,226.920)->(423.675,226.920). Limit box is: 
[02/15 18:53:01  1293s] addCustomLine AAA 358.485 197.640 358.485 256.200
[02/15 18:53:01  1293s] addCustomLine AAA 358.485 197.640 417.045 197.640
[02/15 18:53:01  1293s] addCustomLine AAA 358.485 256.200 417.045 256.200
[02/15 18:53:01  1293s] addCustomLine AAA 417.045 197.640 417.045 256.200
[02/15 18:53:01  1293s] 
[02/15 18:53:01  1294s] Set place::cacheFPlanSiteMark to 0
[02/15 18:53:01  1294s] (ccopt_design): dumping clock statistics to metric
[02/15 18:53:02  1294s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/15 18:53:02  1294s] UM:                                                                   report_ccopt_clock_trees
[02/15 18:53:02  1294s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/15 18:53:02  1294s] UM:                                                                   report_ccopt_skew_groups
[02/15 18:53:02  1294s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[02/15 18:53:02  1294s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/15 18:53:02  1294s] UM:        681.78            350             0.000             0.000  ccopt_design
[02/15 18:53:02  1294s] 
[02/15 18:53:02  1294s] *** Summary of all messages that are not suppressed in this session:
[02/15 18:53:02  1294s] Severity  ID               Count  Summary                                  
[02/15 18:53:02  1294s] ERROR     IMPSE-212            3  Syntax mapping: Un-mached '{' and '}' fo...
[02/15 18:53:02  1294s] WARNING   IMPEXT-3530          6  The process node is not set. Use the com...
[02/15 18:53:02  1294s] WARNING   IMPSP-270           13  Cannot find a legal location for MASTER ...
[02/15 18:53:02  1294s] WARNING   IMPSP-315            5  Found %d instances insts with no PG Term...
[02/15 18:53:02  1294s] ERROR     IMPSP-2021           7  Could not legalize <%d> instances in the...
[02/15 18:53:02  1294s] WARNING   IMPSP-2020          13  Cannot find a legal location for instanc...
[02/15 18:53:02  1294s] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[02/15 18:53:02  1294s] WARNING   IMPCCOPT-1041        2  The cts_source_output_max_transition_tim...
[02/15 18:53:02  1295s] WARNING   IMPCCOPT-1182        2  The cts_clock_gating_cells property has ...
[02/15 18:53:02  1295s] WARNING   IMPCCOPT-2030        1  Found placement violations. Run check_pl...
[02/15 18:53:02  1295s] *** Message Summary: 43 warning(s), 10 error(s)
[02/15 18:53:02  1295s] 
[02/15 18:53:02  1295s] **ccopt_design ... cpu = 0:14:04, real = 0:05:50, mem = 2006.4M, totSessionCpu=0:21:33 **
[02/15 18:53:02  1295s] ###############################################################
[02/15 18:53:02  1295s] #  Generated by:      Cadence Innovus 15.20-p005_1
[02/15 18:53:02  1295s] #  OS:                Linux x86_64(Host ID pgmicro04)
[02/15 18:53:02  1295s] #  Generated on:      Wed Feb 15 18:53:02 2023
[02/15 18:53:02  1295s] #  Design:            minimips
[02/15 18:53:02  1295s] #  Command:           report_timing
[02/15 18:53:02  1295s] ###############################################################
[02/15 18:53:02  1295s] Path 1: MET (0.000 ns) Latch Borrowed Time Check with Pin U4_ex_U1_alu_RC_CG_HIER_INST6/enl_reg/GN->D 
[02/15 18:53:02  1295s]              View:default_emulate_view
[02/15 18:53:02  1295s]             Group:clock
[02/15 18:53:02  1295s]        Startpoint:(R) U3_di_DI_code_ual_reg[19]/C
[02/15 18:53:02  1295s]             Clock:(R) clock
[02/15 18:53:02  1295s]          Endpoint:(R) U4_ex_U1_alu_RC_CG_HIER_INST6/enl_reg/D
[02/15 18:53:02  1295s]             Clock:(F) clock
[02/15 18:53:02  1295s]  
[02/15 18:53:02  1295s]                            Capture             Launch
[02/15 18:53:02  1295s]        Clock Edge:+          2.000              0.000
[02/15 18:53:02  1295s]       Src Latency:+         -0.561             -0.539
[02/15 18:53:02  1295s]       Net Latency:+          0.613 (P)          0.567 (P)
[02/15 18:53:02  1295s]           Arrival:=          2.052              0.028
[02/15 18:53:02  1295s]  
[02/15 18:53:02  1295s]     Time Borrowed:+          0.404
[02/15 18:53:02  1295s]     Required Time:=          2.456
[02/15 18:53:02  1295s]      Launch Clock:-          0.028
[02/15 18:53:02  1295s]         Data Path:-          2.428
[02/15 18:53:02  1295s]             Slack:=          0.000
[02/15 18:53:02  1295s] 
[02/15 18:53:02  1295s] #-------------------------------------------------------------------------------------------------------
[02/15 18:53:02  1295s] # Timing Point                             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
[02/15 18:53:02  1295s] #                                                                                  (ns)    (ns)     (ns)  
[02/15 18:53:02  1295s] #-------------------------------------------------------------------------------------------------------
[02/15 18:53:02  1295s]   U3_di_DI_code_ual_reg[19]/C              -      C      R     (arrival)      87  0.256       -    0.028  
[02/15 18:53:02  1295s]   U3_di_DI_code_ual_reg[19]/Q              -      C->Q   F     DFRQX1          5      -   0.373    0.401  
[02/15 18:53:02  1295s]   U4_ex_U1_alu_g4075/Q                     -      A->Q   F     OR4X2           3  0.197   0.187    0.588  
[02/15 18:53:02  1295s]   g92265/Q                                 -      A->Q   F     OR4X2           5  0.093   0.256    0.844  
[02/15 18:53:02  1295s]   FE_OCPC652_n_14878/Q                     -      A->Q   R     INX1            3  0.238   0.101    0.945  
[02/15 18:53:02  1295s]   U4_ex_U1_alu_g4055/Q                     -      A->Q   R     AND2X4         65  0.108   0.624    1.569  
[02/15 18:53:02  1295s]   U4_ex_U1_alu_g4053/Q                     -      A->Q   F     INX1            2  1.271   0.133    1.702  
[02/15 18:53:02  1295s]   U4_ex_U1_alu_g4052/Q                     -      B->Q   F     AND4X1          2  0.260   0.313    2.016  
[02/15 18:53:02  1295s]   U4_ex_U1_alu_g4100/Q                     -      AN->Q  F     NA2I1X1         1  0.226   0.178    2.194  
[02/15 18:53:02  1295s]   U4_ex_U1_alu_g4099/Q                     -      B->Q   R     NA2I1X1         1  0.163   0.097    2.291  
[02/15 18:53:02  1295s]   U4_ex_U1_alu_RC_CG_HIER_INST6/g7/Q       -      A->Q   R     OR2X1           1  0.100   0.165    2.456  
[02/15 18:53:02  1295s]   U4_ex_U1_alu_RC_CG_HIER_INST6/enl_reg/D  -      D      R     DLLQX1          1  0.160   0.001    2.456  
[02/15 18:53:02  1295s] #-------------------------------------------------------------------------------------------------------
[02/15 18:53:02  1295s] 
[02/15 18:53:02  1295s] [DEV]innovus 4> source physical/4_nano_route.tcl 
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1446.05 (MB), peak = 1831.82 (MB)
[02/15 19:27:47  1653s] #**INFO: setDesignMode -flowEffort standard
[02/15 19:27:47  1653s] #**INFO: mulit-cut via swapping is disabled by user.
[02/15 19:27:47  1653s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[02/15 19:27:47  1653s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[02/15 19:27:47  1653s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[02/15 19:27:47  1653s] #spOpts: no_cmu 
[02/15 19:27:47  1653s] Core basic site is core
[02/15 19:27:48  1653s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/15 19:27:48  1653s] Begin checking placement ... (start mem=2100.0M, init mem=2100.0M)
[02/15 19:27:48  1653s] *info: Placed = 30088          (Fixed = 7548)
[02/15 19:27:48  1653s] *info: Unplaced = 0           
[02/15 19:27:48  1653s] Placement Density:66.75%(453416/679233)
[02/15 19:27:48  1653s] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=2100.0M)
[02/15 19:27:48  1653s] #**INFO: auto set of routeWithTimingDriven to true
[02/15 19:27:48  1653s] #**INFO: auto set of routeWithSiDriven to true
[02/15 19:27:48  1653s] 
[02/15 19:27:48  1653s] changeUseClockNetStatus Option :  -noFixedNetWires 
[02/15 19:27:48  1653s] *** Changed status on (196) nets in Clock.
[02/15 19:27:48  1653s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2100.0M) ***
[02/15 19:27:48  1653s] 
[02/15 19:27:48  1653s] globalRoute
[02/15 19:27:48  1653s] 
[02/15 19:27:48  1653s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[02/15 19:27:48  1653s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[02/15 19:27:48  1653s] #setNanoRouteMode -routeWithSiDriven true
[02/15 19:27:48  1653s] #setNanoRouteMode -routeWithTimingDriven true
[02/15 19:27:48  1653s] #Start globalRoute on Wed Feb 15 19:27:48 2023
[02/15 19:27:48  1653s] #
[02/15 19:27:48  1654s] Initializing multi-corner capacitance tables ... 
[02/15 19:27:48  1654s] Initializing multi-corner resistance tables ...
[02/15 19:27:48  1654s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST U3_di_DI_offset_reg[11] connects to NET CTS_54 at location ( 521.955 217.160 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/15 19:27:48  1654s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST U3_di_DI_op2_reg[3] connects to NET CTS_54 at location ( 582.435 250.710 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/15 19:27:48  1654s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST U3_di_DI_offset_reg[2] connects to NET CTS_54 at location ( 547.785 202.520 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/15 19:27:48  1654s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST U3_di_DI_offset_reg[24] connects to NET CTS_54 at location ( 521.955 202.520 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/15 19:27:48  1654s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST U3_di_DI_op2_reg[0] connects to NET CTS_54 at location ( 489.825 192.150 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/15 19:27:48  1654s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST U3_di_DI_code_ual_reg[17] connects to NET CTS_54 at location ( 624.015 119.560 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/15 19:27:48  1654s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST U3_di_DI_code_ual_reg[20] connects to NET CTS_54 at location ( 658.665 109.800 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/15 19:27:48  1654s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST U3_di_DI_code_ual_reg[22] connects to NET CTS_54 at location ( 639.135 109.800 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/15 19:27:48  1654s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST U3_di_DI_code_ual_reg[18] connects to NET CTS_54 at location ( 619.605 109.800 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/15 19:27:48  1654s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST U3_di_DI_offset_reg[0] connects to NET CTS_54 at location ( 561.015 143.960 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/15 19:27:48  1654s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST U3_di_DI_code_ual_reg[6] connects to NET CTS_54 at location ( 567.945 124.440 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/15 19:27:48  1654s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST U3_di_DI_code_ual_reg[11] connects to NET CTS_54 at location ( 567.945 119.560 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/15 19:27:48  1654s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST U3_di_DI_offset_reg[21] connects to NET CTS_54 at location ( 559.755 100.040 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/15 19:27:48  1654s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST U3_di_DI_offset_reg[20] connects to NET CTS_54 at location ( 544.635 70.760 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/15 19:27:48  1654s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST U3_di_DI_offset_reg[13] connects to NET CTS_54 at location ( 544.005 109.800 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/15 19:27:48  1654s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST U3_di_DI_adr_reg[13] connects to NET CTS_54 at location ( 528.885 109.800 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/15 19:27:48  1654s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST U3_di_DI_adr_reg_dest_reg[1] connects to NET CTS_54 at location ( 432.495 41.480 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/15 19:27:48  1654s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST U3_di_DI_offset_reg[12] connects to NET CTS_54 at location ( 468.405 129.320 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/15 19:27:48  1654s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST U3_di_DI_offset_reg[26] connects to NET CTS_54 at location ( 462.105 212.280 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/15 19:27:48  1654s] #WARNING (NRIG-44) Imported NET CTS_54 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/15 19:27:48  1654s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST U3_di_DI_op1_reg[30] connects to NET CTS_53 at location ( 310.905 377.590 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[02/15 19:27:48  1654s] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[02/15 19:27:48  1654s] #To increase the message display limit, refer to the product command reference manual.
[02/15 19:27:48  1654s] #WARNING (NRIG-44) Imported NET CTS_53 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/15 19:27:48  1654s] #WARNING (NRIG-44) Imported NET CTS_52 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/15 19:27:48  1654s] #WARNING (NRIG-44) Imported NET CTS_51 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/15 19:27:48  1654s] #WARNING (NRIG-44) Imported NET CTS_48 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/15 19:27:48  1654s] #WARNING (NRIG-44) Imported NET U7_banc_RC_CG_HIER_INST12/CTS_6 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/15 19:27:48  1654s] #WARNING (NRIG-44) Imported NET U7_banc_RC_CG_HIER_INST15/CTS_6 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/15 19:27:48  1654s] #WARNING (NRIG-44) Imported NET U7_banc_RC_CG_HIER_INST22/CTS_6 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/15 19:27:48  1654s] #WARNING (NRIG-44) Imported NET U7_banc_RC_CG_HIER_INST26/CTS_6 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/15 19:27:48  1654s] #WARNING (NRIG-44) Imported NET U7_banc_RC_CG_HIER_INST38/CTS_6 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/15 19:27:48  1654s] #WARNING (NRIG-44) Imported NET U7_banc_RC_CG_HIER_INST39/CTS_6 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/15 19:27:48  1654s] #WARNING (NRIG-44) Imported NET CTS_43 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/15 19:27:48  1654s] #WARNING (NRIG-44) Imported NET U1_pf_RC_CG_HIER_INST1/CTS_6 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/15 19:27:48  1654s] #WARNING (NRIG-44) Imported NET U2_ei_RC_CG_HIER_INST2/CTS_6 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/15 19:27:48  1654s] #WARNING (NRIG-44) Imported NET U7_banc_RC_CG_HIER_INST14/CTS_8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/15 19:27:48  1654s] #WARNING (NRIG-44) Imported NET U7_banc_RC_CG_HIER_INST16/CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/15 19:27:48  1654s] #WARNING (NRIG-44) Imported NET U7_banc_RC_CG_HIER_INST29/CTS_6 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/15 19:27:48  1654s] #WARNING (NRIG-44) Imported NET CTS_42 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/15 19:27:48  1654s] #WARNING (NRIG-44) Imported NET U7_banc_RC_CG_HIER_INST32/CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/15 19:27:48  1654s] #WARNING (NRIG-44) Imported NET U7_banc_RC_CG_HIER_INST33/CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/15 19:27:48  1654s] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[02/15 19:27:48  1654s] #To increase the message display limit, refer to the product command reference manual.
[02/15 19:27:48  1654s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[02/15 19:27:48  1654s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[02/15 19:27:49  1654s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[02/15 19:27:49  1654s] #Using multithreading with 8 threads.
[02/15 19:27:49  1654s] #Start routing data preparation.
[02/15 19:27:49  1654s] #Minimum voltage of a net in the design = 0.000.
[02/15 19:27:49  1654s] #Maximum voltage of a net in the design = 1.800.
[02/15 19:27:49  1654s] #Voltage range [0.000 - 0.000] has 4 nets.
[02/15 19:27:49  1654s] #Voltage range [0.000 - 1.800] has 23391 nets.
[02/15 19:27:49  1656s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[02/15 19:27:49  1656s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[02/15 19:27:49  1656s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[02/15 19:27:49  1656s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[02/15 19:27:49  1656s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[02/15 19:27:49  1656s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[02/15 19:27:50  1656s] #40/23118 = 0% of signal nets have been set as priority nets
[02/15 19:27:50  1656s] #Regenerating Ggrids automatically.
[02/15 19:27:50  1656s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[02/15 19:27:50  1656s] #Using automatically generated G-grids.
[02/15 19:27:50  1656s] #Done routing data preparation.
[02/15 19:27:50  1656s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1424.90 (MB), peak = 1831.82 (MB)
[02/15 19:27:50  1656s] #Merging special wires using 8 threads...
[02/15 19:27:50  1656s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 276.065 285.565 ) on MET1 for NET CTS_42. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/15 19:27:50  1656s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 294.710 168.445 ) on MET1 for NET CTS_42. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/15 19:27:50  1656s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 289.925 309.790 ) on MET1 for NET CTS_42. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/15 19:27:50  1656s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 467.110 758.765 ) on MET1 for NET CTS_43. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/15 19:27:50  1656s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 345.995 309.790 ) on MET1 for NET CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/15 19:27:50  1656s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 442.760 227.005 ) on MET1 for NET CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/15 19:27:50  1656s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 482.705 197.725 ) on MET1 for NET CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/15 19:27:50  1656s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 332.765 300.030 ) on MET1 for NET CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/15 19:27:50  1656s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 326.465 309.790 ) on MET1 for NET CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/15 19:27:50  1656s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 364.640 295.325 ) on MET1 for NET CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/15 19:27:50  1656s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 468.845 202.430 ) on MET1 for NET CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/15 19:27:50  1656s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 446.165 143.870 ) on MET1 for NET CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/15 19:27:50  1656s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 405.590 56.030 ) on MET1 for NET CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/15 19:27:50  1656s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 388.835 65.790 ) on MET1 for NET CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/15 19:27:50  1656s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 423.230 246.525 ) on MET1 for NET CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/15 19:27:50  1656s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 294.710 241.470 ) on MET1 for NET CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/15 19:27:50  1656s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 331.250 266.045 ) on MET1 for NET CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/15 19:27:50  1656s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 315.125 241.470 ) on MET1 for NET CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/15 19:27:50  1656s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 311.090 227.005 ) on MET1 for NET CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/15 19:27:50  1656s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 331.250 168.445 ) on MET1 for NET CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/15 19:27:50  1656s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[02/15 19:27:50  1656s] #To increase the message display limit, refer to the product command reference manual.
[02/15 19:27:50  1657s] #
[02/15 19:27:50  1657s] #Connectivity extraction summary:
[02/15 19:27:50  1657s] #63 routed nets are extracted.
[02/15 19:27:50  1657s] #    59 (0.25%) extracted nets are partially routed.
[02/15 19:27:50  1657s] #133 routed nets are imported.
[02/15 19:27:50  1657s] #22922 (97.98%) nets are without wires.
[02/15 19:27:50  1657s] #277 nets are fixed|skipped|trivial (not extracted).
[02/15 19:27:50  1657s] #Total number of nets = 23395.
[02/15 19:27:50  1657s] #
[02/15 19:27:50  1657s] #Number of eco nets is 59
[02/15 19:27:50  1657s] #
[02/15 19:27:50  1657s] #Start data preparation...
[02/15 19:27:50  1657s] #
[02/15 19:27:50  1657s] #Data preparation is done on Wed Feb 15 19:27:50 2023
[02/15 19:27:50  1657s] #
[02/15 19:27:50  1657s] #Analyzing routing resource...
[02/15 19:27:50  1657s] #Routing resource analysis is done on Wed Feb 15 19:27:50 2023
[02/15 19:27:50  1657s] #
[02/15 19:27:50  1657s] #  Resource Analysis:
[02/15 19:27:50  1657s] #
[02/15 19:27:50  1657s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/15 19:27:50  1657s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/15 19:27:50  1657s] #  --------------------------------------------------------------
[02/15 19:27:50  1657s] #  Metal 1        H        1367           0        7832    85.27%
[02/15 19:27:50  1657s] #  Metal 2        V        1335           0        7832     0.00%
[02/15 19:27:50  1657s] #  Metal 3        H        1367           0        7832     0.00%
[02/15 19:27:50  1657s] #  Metal 4        V        1335           0        7832     0.00%
[02/15 19:27:50  1657s] #  Metal 5        H        1367           0        7832     0.00%
[02/15 19:27:50  1657s] #  Metal 6        V         667           0        7832     0.00%
[02/15 19:27:50  1657s] #  --------------------------------------------------------------
[02/15 19:27:50  1657s] #  Total                   7438       0.00%  46992    14.21%
[02/15 19:27:50  1657s] #
[02/15 19:27:50  1657s] #  196 nets (0.84%) with 1 preferred extra spacing.
[02/15 19:27:50  1657s] #
[02/15 19:27:50  1657s] #
[02/15 19:27:50  1657s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1426.75 (MB), peak = 1831.82 (MB)
[02/15 19:27:50  1657s] #
[02/15 19:27:50  1657s] #start global routing iteration 1...
[02/15 19:27:50  1657s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1428.52 (MB), peak = 1831.82 (MB)
[02/15 19:27:50  1657s] #
[02/15 19:27:50  1657s] #start global routing iteration 2...
[02/15 19:28:17  1683s] #cpu time = 00:00:26, elapsed time = 00:00:26, memory = 1511.30 (MB), peak = 1831.82 (MB)
[02/15 19:28:17  1683s] #
[02/15 19:28:17  1683s] #start global routing iteration 3...
[02/15 19:28:20  1687s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1511.64 (MB), peak = 1831.82 (MB)
[02/15 19:28:20  1687s] #
[02/15 19:28:20  1687s] #
[02/15 19:28:20  1687s] #Total number of trivial nets (e.g. < 2 pins) = 277 (skipped).
[02/15 19:28:20  1687s] #Total number of routable nets = 23118.
[02/15 19:28:20  1687s] #Total number of nets in the design = 23395.
[02/15 19:28:20  1687s] #
[02/15 19:28:20  1687s] #22981 routable nets have only global wires.
[02/15 19:28:20  1687s] #137 routable nets have only detail routed wires.
[02/15 19:28:20  1687s] #101 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/15 19:28:20  1687s] #137 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/15 19:28:20  1687s] #
[02/15 19:28:20  1687s] #Routed nets constraints summary:
[02/15 19:28:20  1687s] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[02/15 19:28:20  1687s] #-------------------------------------------------------------------
[02/15 19:28:20  1687s] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[02/15 19:28:20  1687s] #-------------------------------------------------------------------
[02/15 19:28:20  1687s] #      Default                 59                 42           22880  
[02/15 19:28:20  1687s] #-------------------------------------------------------------------
[02/15 19:28:20  1687s] #        Total                 59                 42           22880  
[02/15 19:28:20  1687s] #-------------------------------------------------------------------
[02/15 19:28:20  1687s] #
[02/15 19:28:20  1687s] #Routing constraints summary of the whole design:
[02/15 19:28:20  1687s] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[02/15 19:28:20  1687s] #-------------------------------------------------------------------
[02/15 19:28:20  1687s] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[02/15 19:28:20  1687s] #-------------------------------------------------------------------
[02/15 19:28:20  1687s] #      Default                196                 42           22880  
[02/15 19:28:20  1687s] #-------------------------------------------------------------------
[02/15 19:28:20  1687s] #        Total                196                 42           22880  
[02/15 19:28:20  1687s] #-------------------------------------------------------------------
[02/15 19:28:20  1687s] #
[02/15 19:28:21  1687s] #
[02/15 19:28:21  1687s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/15 19:28:21  1687s] #
[02/15 19:28:21  1687s] #                 OverCon       OverCon          
[02/15 19:28:21  1687s] #                  #Gcell        #Gcell    %Gcell
[02/15 19:28:21  1687s] #     Layer           (1)           (2)   OverCon
[02/15 19:28:21  1687s] #  ----------------------------------------------
[02/15 19:28:21  1687s] #   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
[02/15 19:28:21  1687s] #   Metal 2      0(0.00%)      0(0.00%)   (0.00%)
[02/15 19:28:21  1687s] #   Metal 3     29(0.37%)      7(0.09%)   (0.46%)
[02/15 19:28:21  1687s] #   Metal 4      3(0.04%)      0(0.00%)   (0.04%)
[02/15 19:28:21  1687s] #   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
[02/15 19:28:21  1687s] #   Metal 6      1(0.01%)      0(0.00%)   (0.01%)
[02/15 19:28:21  1687s] #  ----------------------------------------------
[02/15 19:28:21  1687s] #     Total     33(0.08%)      7(0.02%)   (0.10%)
[02/15 19:28:21  1687s] #
[02/15 19:28:21  1687s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[02/15 19:28:21  1687s] #  Overflow after GR: 0.20% H + 0.02% V
[02/15 19:28:21  1687s] #
[02/15 19:28:21  1687s] #Complete Global Routing.
[02/15 19:28:21  1687s] #Total number of nets with non-default rule or having extra spacing = 196
[02/15 19:28:21  1687s] #Total wire length = 1315603 um.
[02/15 19:28:21  1687s] #Total half perimeter of net bounding box = 1218057 um.
[02/15 19:28:21  1687s] #Total wire length on LAYER MET1 = 91 um.
[02/15 19:28:21  1687s] #Total wire length on LAYER MET2 = 188810 um.
[02/15 19:28:21  1687s] #Total wire length on LAYER MET3 = 385910 um.
[02/15 19:28:21  1687s] #Total wire length on LAYER MET4 = 352075 um.
[02/15 19:28:21  1687s] #Total wire length on LAYER MET5 = 283831 um.
[02/15 19:28:21  1687s] #Total wire length on LAYER METTP = 104887 um.
[02/15 19:28:21  1687s] #Total number of vias = 144608
[02/15 19:28:21  1687s] #Up-Via Summary (total 144608):
[02/15 19:28:21  1687s] #           
[02/15 19:28:21  1687s] #-----------------------
[02/15 19:28:21  1687s] #  Metal 1        69700
[02/15 19:28:21  1687s] #  Metal 2        46991
[02/15 19:28:21  1687s] #  Metal 3        18210
[02/15 19:28:21  1687s] #  Metal 4         7834
[02/15 19:28:21  1687s] #  Metal 5         1873
[02/15 19:28:21  1687s] #-----------------------
[02/15 19:28:21  1687s] #                144608 
[02/15 19:28:21  1687s] #
[02/15 19:28:21  1687s] #Max overcon = 2 tracks.
[02/15 19:28:21  1687s] #Total overcon = 0.10%.
[02/15 19:28:21  1687s] #Worst layer Gcell overcon rate = 0.46%.
[02/15 19:28:21  1687s] #cpu time = 00:00:31, elapsed time = 00:00:31, memory = 1511.64 (MB), peak = 1831.82 (MB)
[02/15 19:28:21  1687s] #
[02/15 19:28:21  1688s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1449.62 (MB), peak = 1831.82 (MB)
[02/15 19:28:21  1688s] #Start Track Assignment.
[02/15 19:28:25  1692s] #Done with 31639 horizontal wires in 1 hboxes and 29648 vertical wires in 1 hboxes.
[02/15 19:28:30  1697s] #Done with 9091 horizontal wires in 1 hboxes and 6247 vertical wires in 1 hboxes.
[02/15 19:28:30  1697s] #Complete Track Assignment.
[02/15 19:28:30  1697s] #Total number of nets with non-default rule or having extra spacing = 196
[02/15 19:28:30  1697s] #Total wire length = 1388266 um.
[02/15 19:28:30  1697s] #Total half perimeter of net bounding box = 1218057 um.
[02/15 19:28:30  1697s] #Total wire length on LAYER MET1 = 51069 um.
[02/15 19:28:30  1697s] #Total wire length on LAYER MET2 = 184023 um.
[02/15 19:28:30  1697s] #Total wire length on LAYER MET3 = 405754 um.
[02/15 19:28:30  1697s] #Total wire length on LAYER MET4 = 353400 um.
[02/15 19:28:30  1697s] #Total wire length on LAYER MET5 = 288584 um.
[02/15 19:28:30  1697s] #Total wire length on LAYER METTP = 105435 um.
[02/15 19:28:30  1697s] #Total number of vias = 144550
[02/15 19:28:30  1697s] #Up-Via Summary (total 144550):
[02/15 19:28:30  1697s] #           
[02/15 19:28:30  1697s] #-----------------------
[02/15 19:28:30  1697s] #  Metal 1        69673
[02/15 19:28:30  1697s] #  Metal 2        46964
[02/15 19:28:30  1697s] #  Metal 3        18206
[02/15 19:28:30  1697s] #  Metal 4         7834
[02/15 19:28:30  1697s] #  Metal 5         1873
[02/15 19:28:30  1697s] #-----------------------
[02/15 19:28:30  1697s] #                144550 
[02/15 19:28:30  1697s] #
[02/15 19:28:30  1697s] #cpu time = 00:00:10, elapsed time = 00:00:09, memory = 1465.92 (MB), peak = 1831.82 (MB)
[02/15 19:28:30  1697s] #
[02/15 19:28:31  1698s] #
[02/15 19:28:31  1698s] #globalRoute statistics:
[02/15 19:28:31  1698s] #Cpu time = 00:00:45
[02/15 19:28:31  1698s] #Elapsed time = 00:00:43
[02/15 19:28:31  1698s] #Increased memory = -29.82 (MB)
[02/15 19:28:31  1698s] #Total memory = 1416.30 (MB)
[02/15 19:28:31  1698s] #Peak memory = 1831.82 (MB)
[02/15 19:28:31  1698s] #Number of warnings = 65
[02/15 19:28:31  1698s] #Total number of warnings = 108
[02/15 19:28:31  1698s] #Number of fails = 0
[02/15 19:28:31  1698s] #Total number of fails = 0
[02/15 19:28:31  1698s] #Complete globalRoute on Wed Feb 15 19:28:31 2023
[02/15 19:28:31  1698s] #
[02/15 19:28:31  1698s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/15 19:28:31  1698s] UM:                                                                   final
[02/15 19:28:31  1698s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[02/15 19:28:31  1698s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/15 19:28:31  1698s] UM:        403.77           2129                                      route_design
[02/15 19:28:31  1698s] #routeDesign: cpu time = 00:00:45, elapsed time = 00:00:44, memory = 1327.30 (MB), peak = 1831.82 (MB)
[02/15 19:28:31  1698s] *** Message Summary: 0 warning(s), 0 error(s)
[02/15 19:28:31  1698s] 
[02/15 19:28:31  1698s] 
[02/15 19:28:31  1698s] detailRoute
[02/15 19:28:31  1698s] 
[02/15 19:28:31  1698s] #Start detailRoute on Wed Feb 15 19:28:31 2023
[02/15 19:28:31  1698s] #
[02/15 19:28:33  1700s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[02/15 19:28:33  1700s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[02/15 19:28:33  1700s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[02/15 19:28:33  1700s] #Using multithreading with 8 threads.
[02/15 19:28:33  1700s] #Start routing data preparation.
[02/15 19:28:34  1701s] #Minimum voltage of a net in the design = 0.000.
[02/15 19:28:34  1701s] #Maximum voltage of a net in the design = 1.800.
[02/15 19:28:34  1701s] #Voltage range [0.000 - 0.000] has 4 nets.
[02/15 19:28:34  1701s] #Voltage range [0.000 - 1.800] has 23391 nets.
[02/15 19:28:34  1701s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[02/15 19:28:34  1701s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[02/15 19:28:34  1701s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[02/15 19:28:34  1701s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[02/15 19:28:34  1701s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[02/15 19:28:34  1701s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[02/15 19:28:35  1701s] #40/23118 = 0% of signal nets have been set as priority nets
[02/15 19:28:35  1701s] #Using user defined Ggrids in DB.
[02/15 19:28:35  1702s] #Done routing data preparation.
[02/15 19:28:35  1702s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1331.98 (MB), peak = 1831.82 (MB)
[02/15 19:28:35  1702s] #Merging special wires using 8 threads...
[02/15 19:28:35  1702s] #
[02/15 19:28:35  1702s] #Connectivity extraction summary:
[02/15 19:28:35  1702s] #2 routed nets are extracted.
[02/15 19:28:35  1702s] #23116 routed nets are imported.
[02/15 19:28:35  1702s] #277 nets are fixed|skipped|trivial (not extracted).
[02/15 19:28:35  1702s] #Total number of nets = 23395.
[02/15 19:28:35  1702s] #
[02/15 19:28:35  1702s] #
[02/15 19:28:35  1702s] #Start Detail Routing..
[02/15 19:28:35  1702s] #start initial detail routing ...
[02/15 19:28:58  1844s] #    number of violations = 1799
[02/15 19:28:58  1844s] #
[02/15 19:28:58  1844s] #    By Layer and Type :
[02/15 19:28:58  1844s] #	         MetSpc    Short     Loop      Mar   WreExt   Totals
[02/15 19:28:58  1844s] #	MET1        400      105        6        0        0      511
[02/15 19:28:58  1844s] #	MET2        653       88        2       19      509     1271
[02/15 19:28:58  1844s] #	MET3          3       13        0        0        1       17
[02/15 19:28:58  1844s] #	Totals     1056      206        8       19      510     1799
[02/15 19:28:58  1844s] #9531 out of 30088 instances need to be verified(marked ipoed).
[02/15 19:28:58  1844s] #Performing a full-chip drc check
[02/15 19:29:00  1859s] #    number of violations = 1814
[02/15 19:29:00  1859s] #
[02/15 19:29:00  1859s] #    By Layer and Type :
[02/15 19:29:00  1859s] #	         MetSpc    Short     Loop      Mar   WreExt   Totals
[02/15 19:29:00  1859s] #	MET1        401      106        6        0        0      513
[02/15 19:29:00  1859s] #	MET2        655       87        2       19      521     1284
[02/15 19:29:00  1859s] #	MET3          3       13        0        0        1       17
[02/15 19:29:00  1859s] #	Totals     1059      206        8       19      522     1814
[02/15 19:29:00  1859s] #cpu time = 00:02:37, elapsed time = 00:00:25, memory = 1810.62 (MB), peak = 1869.53 (MB)
[02/15 19:29:00  1859s] #start 1st optimization iteration ...
[02/15 19:29:07  1913s] #    number of violations = 555
[02/15 19:29:07  1913s] #
[02/15 19:29:07  1913s] #    By Layer and Type :
[02/15 19:29:07  1913s] #	         MetSpc    Short     Loop      Mar   WreExt   Totals
[02/15 19:29:07  1913s] #	MET1         73       26        2        0        0      101
[02/15 19:29:07  1913s] #	MET2        233       54        0        3      153      443
[02/15 19:29:07  1913s] #	MET3          3        7        0        0        1       11
[02/15 19:29:07  1913s] #	Totals      309       87        2        3      154      555
[02/15 19:29:07  1913s] #    number of process antenna violations = 191
[02/15 19:29:07  1913s] #cpu time = 00:00:54, elapsed time = 00:00:07, memory = 1510.44 (MB), peak = 1869.53 (MB)
[02/15 19:29:07  1913s] #start 2nd optimization iteration ...
[02/15 19:29:10  1934s] #    number of violations = 227
[02/15 19:29:10  1934s] #
[02/15 19:29:10  1934s] #    By Layer and Type :
[02/15 19:29:10  1934s] #	         MetSpc    Short     Loop   WreExt   Totals
[02/15 19:29:10  1934s] #	MET1         30       11        1        0       42
[02/15 19:29:10  1934s] #	MET2        106       23        0       52      181
[02/15 19:29:10  1934s] #	MET3          0        3        0        1        4
[02/15 19:29:10  1934s] #	Totals      136       37        1       53      227
[02/15 19:29:10  1934s] #    number of process antenna violations = 193
[02/15 19:29:10  1934s] #cpu time = 00:00:20, elapsed time = 00:00:03, memory = 1486.99 (MB), peak = 1869.53 (MB)
[02/15 19:29:10  1934s] #start 3rd optimization iteration ...
[02/15 19:29:12  1943s] #    number of violations = 122
[02/15 19:29:12  1943s] #
[02/15 19:29:12  1943s] #    By Layer and Type :
[02/15 19:29:12  1943s] #	         MetSpc    Short     Loop   WreExt   Totals
[02/15 19:29:12  1943s] #	MET1         24        3        1        0       28
[02/15 19:29:12  1943s] #	MET2         51        6        0       37       94
[02/15 19:29:12  1943s] #	Totals       75        9        1       37      122
[02/15 19:29:12  1943s] #    number of process antenna violations = 289
[02/15 19:29:12  1943s] #cpu time = 00:00:10, elapsed time = 00:00:02, memory = 1470.45 (MB), peak = 1869.53 (MB)
[02/15 19:29:12  1943s] #start 4th optimization iteration ...
[02/15 19:29:13  1948s] #    number of violations = 122
[02/15 19:29:13  1948s] #
[02/15 19:29:13  1948s] #    By Layer and Type :
[02/15 19:29:13  1948s] #	         MetSpc    Short     Loop   WreExt   Totals
[02/15 19:29:13  1948s] #	MET1         21        7        1        0       29
[02/15 19:29:13  1948s] #	MET2         47        5        0       41       93
[02/15 19:29:13  1948s] #	Totals       68       12        1       41      122
[02/15 19:29:13  1948s] #    number of process antenna violations = 289
[02/15 19:29:13  1948s] #cpu time = 00:00:05, elapsed time = 00:00:01, memory = 1447.12 (MB), peak = 1869.53 (MB)
[02/15 19:29:13  1948s] #start 5th optimization iteration ...
[02/15 19:29:14  1953s] #    number of violations = 113
[02/15 19:29:14  1953s] #
[02/15 19:29:14  1953s] #    By Layer and Type :
[02/15 19:29:14  1953s] #	         MetSpc    Short     Loop   WreExt   Totals
[02/15 19:29:14  1953s] #	MET1         24        2        1        0       27
[02/15 19:29:14  1953s] #	MET2         47        6        0       33       86
[02/15 19:29:14  1953s] #	Totals       71        8        1       33      113
[02/15 19:29:14  1953s] #    number of process antenna violations = 289
[02/15 19:29:14  1953s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1441.08 (MB), peak = 1869.53 (MB)
[02/15 19:29:14  1953s] #start 6th optimization iteration ...
[02/15 19:29:15  1960s] #    number of violations = 107
[02/15 19:29:15  1960s] #
[02/15 19:29:15  1960s] #    By Layer and Type :
[02/15 19:29:15  1960s] #	         MetSpc    Short     Loop   WreExt   Totals
[02/15 19:29:15  1960s] #	MET1         25        6        1        0       32
[02/15 19:29:15  1960s] #	MET2         40        6        0       29       75
[02/15 19:29:15  1960s] #	Totals       65       12        1       29      107
[02/15 19:29:15  1960s] #    number of process antenna violations = 289
[02/15 19:29:15  1960s] #cpu time = 00:00:07, elapsed time = 00:00:01, memory = 1565.81 (MB), peak = 1869.53 (MB)
[02/15 19:29:15  1960s] #start 7th optimization iteration ...
[02/15 19:29:16  1968s] #    number of violations = 103
[02/15 19:29:16  1968s] #
[02/15 19:29:16  1968s] #    By Layer and Type :
[02/15 19:29:16  1968s] #	         MetSpc    Short     Loop   WreExt   Totals
[02/15 19:29:16  1968s] #	MET1         23        4        1        0       28
[02/15 19:29:16  1968s] #	MET2         45        3        0       27       75
[02/15 19:29:16  1968s] #	Totals       68        7        1       27      103
[02/15 19:29:16  1968s] #    number of process antenna violations = 289
[02/15 19:29:16  1968s] #cpu time = 00:00:08, elapsed time = 00:00:01, memory = 1565.07 (MB), peak = 1869.53 (MB)
[02/15 19:29:16  1968s] #start 8th optimization iteration ...
[02/15 19:29:18  1975s] #    number of violations = 107
[02/15 19:29:18  1975s] #
[02/15 19:29:18  1975s] #    By Layer and Type :
[02/15 19:29:18  1975s] #	         MetSpc    Short     Loop   WreExt   Totals
[02/15 19:29:18  1975s] #	MET1         24        4        1        0       29
[02/15 19:29:18  1975s] #	MET2         39        7        0       32       78
[02/15 19:29:18  1975s] #	Totals       63       11        1       32      107
[02/15 19:29:18  1975s] #    number of process antenna violations = 289
[02/15 19:29:18  1975s] #cpu time = 00:00:07, elapsed time = 00:00:01, memory = 1560.73 (MB), peak = 1869.53 (MB)
[02/15 19:29:18  1975s] #start 9th optimization iteration ...
[02/15 19:29:19  1983s] #    number of violations = 104
[02/15 19:29:19  1983s] #
[02/15 19:29:19  1983s] #    By Layer and Type :
[02/15 19:29:19  1983s] #	         MetSpc    Short     Loop   WreExt   Totals
[02/15 19:29:19  1983s] #	MET1         23        4        1        0       28
[02/15 19:29:19  1983s] #	MET2         44        4        0       28       76
[02/15 19:29:19  1983s] #	Totals       67        8        1       28      104
[02/15 19:29:19  1983s] #    number of process antenna violations = 289
[02/15 19:29:19  1983s] #cpu time = 00:00:07, elapsed time = 00:00:01, memory = 1564.38 (MB), peak = 1869.53 (MB)
[02/15 19:29:19  1983s] #start 10th optimization iteration ...
[02/15 19:29:20  1990s] #    number of violations = 104
[02/15 19:29:20  1990s] #
[02/15 19:29:20  1990s] #    By Layer and Type :
[02/15 19:29:20  1990s] #	         MetSpc    Short     Loop   WreExt   Totals
[02/15 19:29:20  1990s] #	MET1         24        4        1        0       29
[02/15 19:29:20  1990s] #	MET2         39        7        0       29       75
[02/15 19:29:20  1990s] #	Totals       63       11        1       29      104
[02/15 19:29:20  1990s] #    number of process antenna violations = 289
[02/15 19:29:20  1990s] #cpu time = 00:00:07, elapsed time = 00:00:01, memory = 1559.42 (MB), peak = 1869.53 (MB)
[02/15 19:29:20  1990s] #start 11th optimization iteration ...
[02/15 19:29:23  2004s] #    number of violations = 84
[02/15 19:29:23  2004s] #
[02/15 19:29:23  2004s] #    By Layer and Type :
[02/15 19:29:23  2004s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/15 19:29:23  2004s] #	MET1         18        2        0        0       20
[02/15 19:29:23  2004s] #	MET2         35        4        2       23       64
[02/15 19:29:23  2004s] #	Totals       53        6        2       23       84
[02/15 19:29:23  2004s] #    number of process antenna violations = 289
[02/15 19:29:23  2004s] #cpu time = 00:00:15, elapsed time = 00:00:03, memory = 1739.77 (MB), peak = 1869.53 (MB)
[02/15 19:29:23  2004s] #start 12th optimization iteration ...
[02/15 19:29:25  2016s] #    number of violations = 84
[02/15 19:29:25  2016s] #
[02/15 19:29:25  2016s] #    By Layer and Type :
[02/15 19:29:25  2016s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/15 19:29:25  2016s] #	MET1         14        1        0        0       15
[02/15 19:29:25  2016s] #	MET2         33        6        1       28       68
[02/15 19:29:25  2016s] #	MET3          0        1        0        0        1
[02/15 19:29:25  2016s] #	Totals       47        8        1       28       84
[02/15 19:29:25  2016s] #    number of process antenna violations = 287
[02/15 19:29:25  2016s] #cpu time = 00:00:12, elapsed time = 00:00:02, memory = 1734.21 (MB), peak = 1869.53 (MB)
[02/15 19:29:25  2016s] #start 13th optimization iteration ...
[02/15 19:29:27  2028s] #    number of violations = 77
[02/15 19:29:27  2028s] #
[02/15 19:29:27  2028s] #    By Layer and Type :
[02/15 19:29:27  2028s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/15 19:29:27  2028s] #	MET1         18        2        0        0       20
[02/15 19:29:27  2028s] #	MET2         28        5        2       22       57
[02/15 19:29:27  2028s] #	Totals       46        7        2       22       77
[02/15 19:29:27  2028s] #    number of process antenna violations = 287
[02/15 19:29:27  2028s] #cpu time = 00:00:12, elapsed time = 00:00:02, memory = 1743.18 (MB), peak = 1869.53 (MB)
[02/15 19:29:27  2028s] #start 14th optimization iteration ...
[02/15 19:29:29  2040s] #    number of violations = 82
[02/15 19:29:29  2040s] #
[02/15 19:29:29  2040s] #    By Layer and Type :
[02/15 19:29:29  2040s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/15 19:29:29  2040s] #	MET1         15        1        0        0       16
[02/15 19:29:29  2040s] #	MET2         31        5        1       29       66
[02/15 19:29:29  2040s] #	Totals       46        6        1       29       82
[02/15 19:29:29  2040s] #    number of process antenna violations = 287
[02/15 19:29:29  2040s] #cpu time = 00:00:12, elapsed time = 00:00:02, memory = 1743.60 (MB), peak = 1869.53 (MB)
[02/15 19:29:29  2040s] #start 15th optimization iteration ...
[02/15 19:29:32  2054s] #    number of violations = 46
[02/15 19:29:32  2054s] #
[02/15 19:29:32  2054s] #    By Layer and Type :
[02/15 19:29:32  2054s] #	         MetSpc    Short   WreExt   Totals
[02/15 19:29:32  2054s] #	MET1          8        3        0       11
[02/15 19:29:32  2054s] #	MET2         18        3       14       35
[02/15 19:29:32  2054s] #	Totals       26        6       14       46
[02/15 19:29:32  2054s] #    number of process antenna violations = 287
[02/15 19:29:32  2054s] #cpu time = 00:00:14, elapsed time = 00:00:03, memory = 1772.44 (MB), peak = 1869.53 (MB)
[02/15 19:29:32  2054s] #start 16th optimization iteration ...
[02/15 19:29:35  2067s] #    number of violations = 45
[02/15 19:29:35  2067s] #
[02/15 19:29:35  2067s] #    By Layer and Type :
[02/15 19:29:35  2067s] #	         MetSpc    Short   WreExt   Totals
[02/15 19:29:35  2067s] #	MET1          3        1        0        4
[02/15 19:29:35  2067s] #	MET2         17        6       18       41
[02/15 19:29:35  2067s] #	Totals       20        7       18       45
[02/15 19:29:35  2067s] #    number of process antenna violations = 287
[02/15 19:29:35  2067s] #cpu time = 00:00:13, elapsed time = 00:00:03, memory = 1922.99 (MB), peak = 1927.84 (MB)
[02/15 19:29:35  2067s] #start 17th optimization iteration ...
[02/15 19:29:38  2079s] #    number of violations = 38
[02/15 19:29:38  2079s] #
[02/15 19:29:38  2079s] #    By Layer and Type :
[02/15 19:29:38  2079s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/15 19:29:38  2079s] #	MET1          4        0        0        0        4
[02/15 19:29:38  2079s] #	MET2         14        5        1       14       34
[02/15 19:29:38  2079s] #	Totals       18        5        1       14       38
[02/15 19:29:38  2079s] #    number of process antenna violations = 287
[02/15 19:29:38  2079s] #cpu time = 00:00:12, elapsed time = 00:00:03, memory = 1937.71 (MB), peak = 1942.28 (MB)
[02/15 19:29:38  2079s] #start 18th optimization iteration ...
[02/15 19:29:41  2090s] #    number of violations = 37
[02/15 19:29:41  2090s] #
[02/15 19:29:41  2090s] #    By Layer and Type :
[02/15 19:29:41  2090s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/15 19:29:41  2090s] #	MET1          3        1        0        0        4
[02/15 19:29:41  2090s] #	MET2         13        6        1       13       33
[02/15 19:29:41  2090s] #	Totals       16        7        1       13       37
[02/15 19:29:41  2090s] #    number of process antenna violations = 287
[02/15 19:29:41  2090s] #cpu time = 00:00:11, elapsed time = 00:00:03, memory = 1932.65 (MB), peak = 1942.28 (MB)
[02/15 19:29:41  2090s] #start 19th optimization iteration ...
[02/15 19:29:45  2102s] #    number of violations = 35
[02/15 19:29:45  2102s] #
[02/15 19:29:45  2102s] #    By Layer and Type :
[02/15 19:29:45  2102s] #	         MetSpc    Short   WreExt   Totals
[02/15 19:29:45  2102s] #	MET1          2        0        0        2
[02/15 19:29:45  2102s] #	MET2         16        4       13       33
[02/15 19:29:45  2102s] #	Totals       18        4       13       35
[02/15 19:29:45  2102s] #    number of process antenna violations = 287
[02/15 19:29:45  2102s] #cpu time = 00:00:12, elapsed time = 00:00:03, memory = 1938.11 (MB), peak = 1943.48 (MB)
[02/15 19:29:45  2102s] #start 20th optimization iteration ...
[02/15 19:29:48  2112s] #    number of violations = 37
[02/15 19:29:48  2112s] #
[02/15 19:29:48  2112s] #    By Layer and Type :
[02/15 19:29:48  2112s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/15 19:29:48  2112s] #	MET1          3        2        0        0        5
[02/15 19:29:48  2112s] #	MET2         14        5        1       12       32
[02/15 19:29:48  2112s] #	Totals       17        7        1       12       37
[02/15 19:29:48  2112s] #    number of process antenna violations = 287
[02/15 19:29:48  2112s] #cpu time = 00:00:10, elapsed time = 00:00:03, memory = 1907.41 (MB), peak = 1943.48 (MB)
[02/15 19:29:48  2112s] #Complete Detail Routing.
[02/15 19:29:48  2112s] #Total number of nets with non-default rule or having extra spacing = 196
[02/15 19:29:48  2112s] #Total wire length = 1357382 um.
[02/15 19:29:48  2112s] #Total half perimeter of net bounding box = 1218057 um.
[02/15 19:29:48  2112s] #Total wire length on LAYER MET1 = 40936 um.
[02/15 19:29:48  2112s] #Total wire length on LAYER MET2 = 280573 um.
[02/15 19:29:48  2112s] #Total wire length on LAYER MET3 = 402544 um.
[02/15 19:29:48  2112s] #Total wire length on LAYER MET4 = 292409 um.
[02/15 19:29:48  2112s] #Total wire length on LAYER MET5 = 245535 um.
[02/15 19:29:48  2112s] #Total wire length on LAYER METTP = 95386 um.
[02/15 19:29:48  2112s] #Total number of vias = 164355
[02/15 19:29:48  2112s] #Up-Via Summary (total 164355):
[02/15 19:29:48  2112s] #           
[02/15 19:29:48  2112s] #-----------------------
[02/15 19:29:48  2112s] #  Metal 1        74028
[02/15 19:29:48  2112s] #  Metal 2        63234
[02/15 19:29:48  2112s] #  Metal 3        17825
[02/15 19:29:48  2112s] #  Metal 4         7568
[02/15 19:29:48  2112s] #  Metal 5         1700
[02/15 19:29:48  2112s] #-----------------------
[02/15 19:29:48  2112s] #                164355 
[02/15 19:29:48  2112s] #
[02/15 19:29:48  2112s] #Total number of DRC violations = 37
[02/15 19:29:48  2112s] #Total number of violations on LAYER MET1 = 5
[02/15 19:29:48  2112s] #Total number of violations on LAYER MET2 = 32
[02/15 19:29:48  2112s] #Total number of violations on LAYER MET3 = 0
[02/15 19:29:48  2112s] #Total number of violations on LAYER MET4 = 0
[02/15 19:29:48  2112s] #Total number of violations on LAYER MET5 = 0
[02/15 19:29:48  2112s] #Total number of violations on LAYER METTP = 0
[02/15 19:29:48  2113s] #Cpu time = 00:06:52
[02/15 19:29:48  2113s] #Elapsed time = 00:01:15
[02/15 19:29:48  2113s] #Increased memory = 18.84 (MB)
[02/15 19:29:48  2113s] #Total memory = 1350.43 (MB)
[02/15 19:29:48  2113s] #Peak memory = 1943.48 (MB)
[02/15 19:29:48  2113s] #
[02/15 19:29:48  2113s] #Start Post Routing Optimization.
[02/15 19:29:48  2113s] #start 1st post routing optimization iteration ...
[02/15 19:29:55  2123s] #    number of DRC violations = 37
[02/15 19:29:55  2123s] #
[02/15 19:29:55  2123s] #    By Layer and Type :
[02/15 19:29:55  2123s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/15 19:29:55  2123s] #	MET1          3        2        0        0        5
[02/15 19:29:55  2123s] #	MET2         14        5        1       12       32
[02/15 19:29:55  2123s] #	Totals       17        7        1       12       37
[02/15 19:29:55  2123s] #cpu time = 00:00:10, elapsed time = 00:00:07, memory = 1357.41 (MB), peak = 1943.48 (MB)
[02/15 19:29:55  2123s] #Complete Post Routing Optimization.
[02/15 19:29:55  2123s] #Cpu time = 00:00:10
[02/15 19:29:55  2123s] #Elapsed time = 00:00:07
[02/15 19:29:55  2123s] #Increased memory = 6.98 (MB)
[02/15 19:29:55  2123s] #Total memory = 1357.41 (MB)
[02/15 19:29:55  2123s] #Peak memory = 1943.48 (MB)
[02/15 19:29:55  2123s] #Total number of nets with non-default rule or having extra spacing = 196
[02/15 19:29:55  2123s] #Total wire length = 1357382 um.
[02/15 19:29:55  2123s] #Total half perimeter of net bounding box = 1218057 um.
[02/15 19:29:55  2123s] #Total wire length on LAYER MET1 = 40936 um.
[02/15 19:29:55  2123s] #Total wire length on LAYER MET2 = 280573 um.
[02/15 19:29:55  2123s] #Total wire length on LAYER MET3 = 402544 um.
[02/15 19:29:55  2123s] #Total wire length on LAYER MET4 = 292409 um.
[02/15 19:29:55  2123s] #Total wire length on LAYER MET5 = 245535 um.
[02/15 19:29:55  2123s] #Total wire length on LAYER METTP = 95386 um.
[02/15 19:29:55  2123s] #Total number of vias = 164355
[02/15 19:29:55  2123s] #Up-Via Summary (total 164355):
[02/15 19:29:55  2123s] #           
[02/15 19:29:55  2123s] #-----------------------
[02/15 19:29:55  2123s] #  Metal 1        74028
[02/15 19:29:55  2123s] #  Metal 2        63234
[02/15 19:29:55  2123s] #  Metal 3        17825
[02/15 19:29:55  2123s] #  Metal 4         7568
[02/15 19:29:55  2123s] #  Metal 5         1700
[02/15 19:29:55  2123s] #-----------------------
[02/15 19:29:55  2123s] #                164355 
[02/15 19:29:55  2123s] #
[02/15 19:29:55  2123s] #Total number of DRC violations = 37
[02/15 19:29:55  2123s] #Total number of violations on LAYER MET1 = 5
[02/15 19:29:55  2123s] #Total number of violations on LAYER MET2 = 32
[02/15 19:29:55  2123s] #Total number of violations on LAYER MET3 = 0
[02/15 19:29:55  2123s] #Total number of violations on LAYER MET4 = 0
[02/15 19:29:55  2123s] #Total number of violations on LAYER MET5 = 0
[02/15 19:29:55  2123s] #Total number of violations on LAYER METTP = 0
[02/15 19:29:55  2123s] #
[02/15 19:29:55  2123s] #start routing for process antenna violation fix ...
[02/15 19:29:56  2125s] #
[02/15 19:29:56  2125s] #    By Layer and Type :
[02/15 19:29:56  2125s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/15 19:29:56  2125s] #	MET1          3        2        0        0        5
[02/15 19:29:56  2125s] #	MET2         14        5        1       12       32
[02/15 19:29:56  2125s] #	Totals       17        7        1       12       37
[02/15 19:29:56  2125s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1341.92 (MB), peak = 1943.48 (MB)
[02/15 19:29:56  2125s] #
[02/15 19:29:56  2125s] #Total number of nets with non-default rule or having extra spacing = 196
[02/15 19:29:56  2125s] #Total wire length = 1357612 um.
[02/15 19:29:56  2125s] #Total half perimeter of net bounding box = 1218057 um.
[02/15 19:29:56  2125s] #Total wire length on LAYER MET1 = 40936 um.
[02/15 19:29:56  2125s] #Total wire length on LAYER MET2 = 280562 um.
[02/15 19:29:56  2125s] #Total wire length on LAYER MET3 = 402450 um.
[02/15 19:29:56  2125s] #Total wire length on LAYER MET4 = 292248 um.
[02/15 19:29:56  2125s] #Total wire length on LAYER MET5 = 245680 um.
[02/15 19:29:56  2125s] #Total wire length on LAYER METTP = 95737 um.
[02/15 19:29:56  2125s] #Total number of vias = 164885
[02/15 19:29:56  2125s] #Up-Via Summary (total 164885):
[02/15 19:29:56  2125s] #           
[02/15 19:29:56  2125s] #-----------------------
[02/15 19:29:56  2125s] #  Metal 1        74028
[02/15 19:29:56  2125s] #  Metal 2        63240
[02/15 19:29:56  2125s] #  Metal 3        18045
[02/15 19:29:56  2125s] #  Metal 4         7694
[02/15 19:29:56  2125s] #  Metal 5         1878
[02/15 19:29:56  2125s] #-----------------------
[02/15 19:29:56  2125s] #                164885 
[02/15 19:29:56  2125s] #
[02/15 19:29:56  2125s] #Total number of DRC violations = 37
[02/15 19:29:56  2125s] #Total number of net violated process antenna rule = 2
[02/15 19:29:56  2125s] #Total number of violations on LAYER MET1 = 5
[02/15 19:29:56  2125s] #Total number of violations on LAYER MET2 = 32
[02/15 19:29:56  2125s] #Total number of violations on LAYER MET3 = 0
[02/15 19:29:56  2125s] #Total number of violations on LAYER MET4 = 0
[02/15 19:29:56  2125s] #Total number of violations on LAYER MET5 = 0
[02/15 19:29:56  2125s] #Total number of violations on LAYER METTP = 0
[02/15 19:29:56  2125s] #
[02/15 19:29:56  2125s] #
[02/15 19:29:56  2125s] #start delete and reroute for process antenna violation fix ...
[02/15 19:29:58  2128s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1339.69 (MB), peak = 1943.48 (MB)
[02/15 19:29:58  2128s] #Total number of nets with non-default rule or having extra spacing = 196
[02/15 19:29:58  2128s] #Total wire length = 1357612 um.
[02/15 19:29:58  2128s] #Total half perimeter of net bounding box = 1218057 um.
[02/15 19:29:58  2128s] #Total wire length on LAYER MET1 = 40936 um.
[02/15 19:29:58  2128s] #Total wire length on LAYER MET2 = 280562 um.
[02/15 19:29:58  2128s] #Total wire length on LAYER MET3 = 402450 um.
[02/15 19:29:58  2128s] #Total wire length on LAYER MET4 = 292248 um.
[02/15 19:29:58  2128s] #Total wire length on LAYER MET5 = 245680 um.
[02/15 19:29:58  2128s] #Total wire length on LAYER METTP = 95737 um.
[02/15 19:29:58  2128s] #Total number of vias = 164885
[02/15 19:29:58  2128s] #Up-Via Summary (total 164885):
[02/15 19:29:58  2128s] #           
[02/15 19:29:58  2128s] #-----------------------
[02/15 19:29:58  2128s] #  Metal 1        74028
[02/15 19:29:58  2128s] #  Metal 2        63240
[02/15 19:29:58  2128s] #  Metal 3        18045
[02/15 19:29:58  2128s] #  Metal 4         7694
[02/15 19:29:58  2128s] #  Metal 5         1878
[02/15 19:29:58  2128s] #-----------------------
[02/15 19:29:58  2128s] #                164885 
[02/15 19:29:58  2128s] #
[02/15 19:29:58  2128s] #Total number of DRC violations = 37
[02/15 19:29:58  2128s] #Total number of net violated process antenna rule = 2
[02/15 19:29:58  2128s] #Total number of violations on LAYER MET1 = 5
[02/15 19:29:58  2128s] #Total number of violations on LAYER MET2 = 32
[02/15 19:29:58  2128s] #Total number of violations on LAYER MET3 = 0
[02/15 19:29:58  2128s] #Total number of violations on LAYER MET4 = 0
[02/15 19:29:58  2128s] #Total number of violations on LAYER MET5 = 0
[02/15 19:29:58  2128s] #Total number of violations on LAYER METTP = 0
[02/15 19:29:58  2128s] #
[02/15 19:29:59  2129s] #
[02/15 19:29:59  2129s] #detailRoute statistics:
[02/15 19:29:59  2129s] #Cpu time = 00:07:11
[02/15 19:29:59  2129s] #Elapsed time = 00:01:28
[02/15 19:29:59  2129s] #Increased memory = -2.33 (MB)
[02/15 19:29:59  2129s] #Total memory = 1324.96 (MB)
[02/15 19:29:59  2129s] #Peak memory = 1943.48 (MB)
[02/15 19:29:59  2129s] #Number of warnings = 2
[02/15 19:29:59  2129s] #Total number of warnings = 110
[02/15 19:29:59  2129s] #Number of fails = 0
[02/15 19:29:59  2129s] #Total number of fails = 0
[02/15 19:29:59  2129s] #Complete detailRoute on Wed Feb 15 19:29:59 2023
[02/15 19:29:59  2129s] #
[02/15 19:29:59  2129s] 
[02/15 19:29:59  2129s] globalDetailRoute
[02/15 19:29:59  2129s] 
[02/15 19:29:59  2129s] #Start globalDetailRoute on Wed Feb 15 19:29:59 2023
[02/15 19:29:59  2129s] #
[02/15 19:30:02  2132s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[02/15 19:30:02  2132s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[02/15 19:30:03  2133s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[02/15 19:30:03  2133s] #Using multithreading with 8 threads.
[02/15 19:30:03  2133s] #Start routing data preparation.
[02/15 19:30:03  2133s] #Minimum voltage of a net in the design = 0.000.
[02/15 19:30:03  2133s] #Maximum voltage of a net in the design = 1.800.
[02/15 19:30:03  2133s] #Voltage range [0.000 - 0.000] has 4 nets.
[02/15 19:30:03  2133s] #Voltage range [0.000 - 1.800] has 23391 nets.
[02/15 19:30:03  2133s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[02/15 19:30:03  2133s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[02/15 19:30:03  2133s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[02/15 19:30:03  2133s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[02/15 19:30:03  2133s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[02/15 19:30:03  2133s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[02/15 19:30:04  2134s] #40/23118 = 0% of signal nets have been set as priority nets
[02/15 19:30:04  2134s] #Regenerating Ggrids automatically.
[02/15 19:30:04  2134s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[02/15 19:30:04  2134s] #Using automatically generated G-grids.
[02/15 19:30:04  2134s] #Done routing data preparation.
[02/15 19:30:04  2134s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1339.75 (MB), peak = 1943.48 (MB)
[02/15 19:30:04  2134s] #Merging special wires using 8 threads...
[02/15 19:30:04  2134s] #WARNING (NRGR-22) Design is already detail routed.
[02/15 19:30:04  2135s] #Cpu time = 00:00:02
[02/15 19:30:04  2135s] #Elapsed time = 00:00:01
[02/15 19:30:04  2135s] #Increased memory = 2.93 (MB)
[02/15 19:30:04  2135s] #Total memory = 1341.06 (MB)
[02/15 19:30:04  2135s] #Peak memory = 1943.48 (MB)
[02/15 19:30:04  2135s] #Using multithreading with 8 threads.
[02/15 19:30:04  2135s] #
[02/15 19:30:04  2135s] #Start Detail Routing..
[02/15 19:30:04  2135s] #start 1st optimization iteration ...
[02/15 19:30:05  2137s] #    number of violations = 32
[02/15 19:30:05  2137s] #
[02/15 19:30:05  2137s] #    By Layer and Type :
[02/15 19:30:05  2137s] #	         MetSpc    Short   WreExt   Totals
[02/15 19:30:05  2137s] #	MET1          3        3        0        6
[02/15 19:30:05  2137s] #	MET2         13        4        9       26
[02/15 19:30:05  2137s] #	Totals       16        7        9       32
[02/15 19:30:05  2137s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1433.25 (MB), peak = 1943.48 (MB)
[02/15 19:30:05  2137s] #start 2nd optimization iteration ...
[02/15 19:30:05  2138s] #    number of violations = 35
[02/15 19:30:05  2138s] #
[02/15 19:30:05  2138s] #    By Layer and Type :
[02/15 19:30:05  2138s] #	         MetSpc    Short   WreExt   Totals
[02/15 19:30:05  2138s] #	MET1          4        3        0        7
[02/15 19:30:05  2138s] #	MET2         10        6       12       28
[02/15 19:30:05  2138s] #	Totals       14        9       12       35
[02/15 19:30:05  2138s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1443.39 (MB), peak = 1943.48 (MB)
[02/15 19:30:05  2138s] #start 3rd optimization iteration ...
[02/15 19:30:06  2140s] #    number of violations = 35
[02/15 19:30:06  2140s] #
[02/15 19:30:06  2140s] #    By Layer and Type :
[02/15 19:30:06  2140s] #	         MetSpc    Short   WreExt   Totals
[02/15 19:30:06  2140s] #	MET1          2        1        0        3
[02/15 19:30:06  2140s] #	MET2         14        4       14       32
[02/15 19:30:06  2140s] #	Totals       16        5       14       35
[02/15 19:30:06  2140s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1445.86 (MB), peak = 1943.48 (MB)
[02/15 19:30:06  2140s] #start 4th optimization iteration ...
[02/15 19:30:06  2141s] #    number of violations = 35
[02/15 19:30:06  2141s] #
[02/15 19:30:06  2141s] #    By Layer and Type :
[02/15 19:30:06  2141s] #	         MetSpc    Short   WreExt   Totals
[02/15 19:30:06  2141s] #	MET1          3        1        0        4
[02/15 19:30:06  2141s] #	MET2         10        7       14       31
[02/15 19:30:06  2141s] #	Totals       13        8       14       35
[02/15 19:30:06  2141s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1445.92 (MB), peak = 1943.48 (MB)
[02/15 19:30:06  2141s] #start 5th optimization iteration ...
[02/15 19:30:06  2143s] #    number of violations = 36
[02/15 19:30:06  2143s] #
[02/15 19:30:06  2143s] #    By Layer and Type :
[02/15 19:30:06  2143s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/15 19:30:06  2143s] #	MET1          1        1        0        0        2
[02/15 19:30:06  2143s] #	MET2         15        5        1       13       34
[02/15 19:30:06  2143s] #	Totals       16        6        1       13       36
[02/15 19:30:06  2143s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1445.40 (MB), peak = 1943.48 (MB)
[02/15 19:30:06  2143s] #start 6th optimization iteration ...
[02/15 19:30:07  2146s] #    number of violations = 37
[02/15 19:30:07  2146s] #
[02/15 19:30:07  2146s] #    By Layer and Type :
[02/15 19:30:07  2146s] #	         MetSpc    Short   WreExt   Totals
[02/15 19:30:07  2146s] #	MET1          1        0        0        1
[02/15 19:30:07  2146s] #	MET2         17        6       13       36
[02/15 19:30:07  2146s] #	Totals       18        6       13       37
[02/15 19:30:07  2146s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1593.32 (MB), peak = 1943.48 (MB)
[02/15 19:30:07  2146s] #start 7th optimization iteration ...
[02/15 19:30:08  2150s] #    number of violations = 32
[02/15 19:30:08  2150s] #
[02/15 19:30:08  2150s] #    By Layer and Type :
[02/15 19:30:08  2150s] #	         MetSpc    Short   WreExt   Totals
[02/15 19:30:08  2150s] #	MET1          1        0        0        1
[02/15 19:30:08  2150s] #	MET2         17        4       10       31
[02/15 19:30:08  2150s] #	Totals       18        4       10       32
[02/15 19:30:08  2150s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1604.34 (MB), peak = 1943.48 (MB)
[02/15 19:30:08  2150s] #start 8th optimization iteration ...
[02/15 19:30:08  2153s] #    number of violations = 39
[02/15 19:30:08  2153s] #
[02/15 19:30:08  2153s] #    By Layer and Type :
[02/15 19:30:08  2153s] #	         MetSpc    Short   WreExt   Totals
[02/15 19:30:08  2153s] #	MET1          1        0        0        1
[02/15 19:30:08  2153s] #	MET2         15        6       16       37
[02/15 19:30:08  2153s] #	MET3          0        1        0        1
[02/15 19:30:08  2153s] #	Totals       16        7       16       39
[02/15 19:30:08  2153s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1603.98 (MB), peak = 1943.48 (MB)
[02/15 19:30:08  2153s] #start 9th optimization iteration ...
[02/15 19:30:09  2156s] #    number of violations = 33
[02/15 19:30:09  2156s] #
[02/15 19:30:09  2156s] #    By Layer and Type :
[02/15 19:30:09  2156s] #	         MetSpc    Short   WreExt   Totals
[02/15 19:30:09  2156s] #	MET1          1        0        0        1
[02/15 19:30:09  2156s] #	MET2         14        5       13       32
[02/15 19:30:09  2156s] #	Totals       15        5       13       33
[02/15 19:30:09  2156s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1602.19 (MB), peak = 1943.48 (MB)
[02/15 19:30:09  2156s] #start 10th optimization iteration ...
[02/15 19:30:09  2159s] #    number of violations = 34
[02/15 19:30:09  2159s] #
[02/15 19:30:09  2159s] #    By Layer and Type :
[02/15 19:30:09  2159s] #	         MetSpc    Short   WreExt   Totals
[02/15 19:30:09  2159s] #	MET1          1        0        0        1
[02/15 19:30:09  2159s] #	MET2         14        5       14       33
[02/15 19:30:09  2159s] #	Totals       15        5       14       34
[02/15 19:30:09  2159s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1600.27 (MB), peak = 1943.48 (MB)
[02/15 19:30:09  2159s] #start 11th optimization iteration ...
[02/15 19:30:11  2167s] #    number of violations = 35
[02/15 19:30:11  2167s] #
[02/15 19:30:11  2167s] #    By Layer and Type :
[02/15 19:30:11  2167s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/15 19:30:11  2167s] #	MET1          1        0        0        0        1
[02/15 19:30:11  2167s] #	MET2         13        6        1       14       34
[02/15 19:30:11  2167s] #	Totals       14        6        1       14       35
[02/15 19:30:11  2167s] #cpu time = 00:00:07, elapsed time = 00:00:01, memory = 1797.55 (MB), peak = 1943.48 (MB)
[02/15 19:30:11  2167s] #start 12th optimization iteration ...
[02/15 19:30:12  2173s] #    number of violations = 33
[02/15 19:30:12  2173s] #
[02/15 19:30:12  2173s] #    By Layer and Type :
[02/15 19:30:12  2173s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/15 19:30:12  2173s] #	MET1          1        0        0        0        1
[02/15 19:30:12  2173s] #	MET2         15        4        2       11       32
[02/15 19:30:12  2173s] #	Totals       16        4        2       11       33
[02/15 19:30:12  2173s] #cpu time = 00:00:06, elapsed time = 00:00:01, memory = 1796.43 (MB), peak = 1943.48 (MB)
[02/15 19:30:12  2173s] #Complete Detail Routing.
[02/15 19:30:12  2173s] #Total number of nets with non-default rule or having extra spacing = 196
[02/15 19:30:12  2173s] #Total wire length = 1357591 um.
[02/15 19:30:12  2173s] #Total half perimeter of net bounding box = 1218057 um.
[02/15 19:30:12  2173s] #Total wire length on LAYER MET1 = 40919 um.
[02/15 19:30:12  2173s] #Total wire length on LAYER MET2 = 280589 um.
[02/15 19:30:12  2173s] #Total wire length on LAYER MET3 = 402469 um.
[02/15 19:30:12  2173s] #Total wire length on LAYER MET4 = 292207 um.
[02/15 19:30:12  2173s] #Total wire length on LAYER MET5 = 245658 um.
[02/15 19:30:12  2173s] #Total wire length on LAYER METTP = 95750 um.
[02/15 19:30:12  2173s] #Total number of vias = 164882
[02/15 19:30:12  2173s] #Up-Via Summary (total 164882):
[02/15 19:30:12  2173s] #           
[02/15 19:30:12  2173s] #-----------------------
[02/15 19:30:12  2173s] #  Metal 1        74031
[02/15 19:30:12  2173s] #  Metal 2        63242
[02/15 19:30:12  2173s] #  Metal 3        18039
[02/15 19:30:12  2173s] #  Metal 4         7692
[02/15 19:30:12  2173s] #  Metal 5         1878
[02/15 19:30:12  2173s] #-----------------------
[02/15 19:30:12  2173s] #                164882 
[02/15 19:30:12  2173s] #
[02/15 19:30:12  2173s] #Total number of DRC violations = 33
[02/15 19:30:12  2173s] #Total number of violations on LAYER MET1 = 1
[02/15 19:30:12  2173s] #Total number of violations on LAYER MET2 = 32
[02/15 19:30:12  2173s] #Total number of violations on LAYER MET3 = 0
[02/15 19:30:12  2173s] #Total number of violations on LAYER MET4 = 0
[02/15 19:30:12  2173s] #Total number of violations on LAYER MET5 = 0
[02/15 19:30:12  2173s] #Total number of violations on LAYER METTP = 0
[02/15 19:30:12  2173s] #Cpu time = 00:00:38
[02/15 19:30:12  2173s] #Elapsed time = 00:00:08
[02/15 19:30:12  2173s] #Increased memory = 5.58 (MB)
[02/15 19:30:12  2173s] #Total memory = 1346.64 (MB)
[02/15 19:30:12  2173s] #Peak memory = 1943.48 (MB)
[02/15 19:30:12  2173s] #
[02/15 19:30:12  2173s] #Start Post Routing Optimization.
[02/15 19:30:12  2173s] #start 1st post routing optimization iteration ...
[02/15 19:30:18  2181s] #    number of DRC violations = 33
[02/15 19:30:18  2181s] #
[02/15 19:30:18  2181s] #    By Layer and Type :
[02/15 19:30:18  2181s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/15 19:30:18  2181s] #	MET1          1        0        0        0        1
[02/15 19:30:18  2181s] #	MET2         15        4        2       11       32
[02/15 19:30:18  2181s] #	Totals       16        4        2       11       33
[02/15 19:30:18  2181s] #cpu time = 00:00:08, elapsed time = 00:00:06, memory = 1348.23 (MB), peak = 1943.48 (MB)
[02/15 19:30:18  2181s] #Complete Post Routing Optimization.
[02/15 19:30:18  2181s] #Cpu time = 00:00:08
[02/15 19:30:18  2181s] #Elapsed time = 00:00:06
[02/15 19:30:18  2181s] #Increased memory = 1.60 (MB)
[02/15 19:30:18  2181s] #Total memory = 1348.23 (MB)
[02/15 19:30:18  2181s] #Peak memory = 1943.48 (MB)
[02/15 19:30:18  2181s] #Total number of nets with non-default rule or having extra spacing = 196
[02/15 19:30:18  2181s] #Total wire length = 1357591 um.
[02/15 19:30:18  2181s] #Total half perimeter of net bounding box = 1218057 um.
[02/15 19:30:18  2181s] #Total wire length on LAYER MET1 = 40919 um.
[02/15 19:30:18  2181s] #Total wire length on LAYER MET2 = 280589 um.
[02/15 19:30:18  2181s] #Total wire length on LAYER MET3 = 402469 um.
[02/15 19:30:18  2181s] #Total wire length on LAYER MET4 = 292207 um.
[02/15 19:30:18  2181s] #Total wire length on LAYER MET5 = 245658 um.
[02/15 19:30:18  2181s] #Total wire length on LAYER METTP = 95750 um.
[02/15 19:30:18  2181s] #Total number of vias = 164882
[02/15 19:30:18  2181s] #Up-Via Summary (total 164882):
[02/15 19:30:18  2181s] #           
[02/15 19:30:18  2181s] #-----------------------
[02/15 19:30:18  2181s] #  Metal 1        74031
[02/15 19:30:18  2181s] #  Metal 2        63242
[02/15 19:30:18  2181s] #  Metal 3        18039
[02/15 19:30:18  2181s] #  Metal 4         7692
[02/15 19:30:18  2181s] #  Metal 5         1878
[02/15 19:30:18  2181s] #-----------------------
[02/15 19:30:18  2181s] #                164882 
[02/15 19:30:18  2181s] #
[02/15 19:30:18  2181s] #Total number of DRC violations = 33
[02/15 19:30:18  2181s] #Total number of violations on LAYER MET1 = 1
[02/15 19:30:18  2181s] #Total number of violations on LAYER MET2 = 32
[02/15 19:30:18  2181s] #Total number of violations on LAYER MET3 = 0
[02/15 19:30:18  2181s] #Total number of violations on LAYER MET4 = 0
[02/15 19:30:18  2181s] #Total number of violations on LAYER MET5 = 0
[02/15 19:30:18  2181s] #Total number of violations on LAYER METTP = 0
[02/15 19:30:18  2181s] #
[02/15 19:30:18  2181s] #start routing for process antenna violation fix ...
[02/15 19:30:18  2182s] #
[02/15 19:30:18  2182s] #    By Layer and Type :
[02/15 19:30:18  2182s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/15 19:30:18  2182s] #	MET1          1        0        0        0        1
[02/15 19:30:18  2182s] #	MET2         15        4        2       11       32
[02/15 19:30:18  2182s] #	Totals       16        4        2       11       33
[02/15 19:30:18  2182s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1341.54 (MB), peak = 1943.48 (MB)
[02/15 19:30:18  2182s] #
[02/15 19:30:18  2182s] #Total number of nets with non-default rule or having extra spacing = 196
[02/15 19:30:18  2182s] #Total wire length = 1357591 um.
[02/15 19:30:18  2182s] #Total half perimeter of net bounding box = 1218057 um.
[02/15 19:30:18  2182s] #Total wire length on LAYER MET1 = 40919 um.
[02/15 19:30:18  2182s] #Total wire length on LAYER MET2 = 280589 um.
[02/15 19:30:18  2182s] #Total wire length on LAYER MET3 = 402469 um.
[02/15 19:30:18  2182s] #Total wire length on LAYER MET4 = 292207 um.
[02/15 19:30:18  2182s] #Total wire length on LAYER MET5 = 245658 um.
[02/15 19:30:18  2182s] #Total wire length on LAYER METTP = 95750 um.
[02/15 19:30:18  2182s] #Total number of vias = 164882
[02/15 19:30:18  2182s] #Up-Via Summary (total 164882):
[02/15 19:30:18  2182s] #           
[02/15 19:30:18  2182s] #-----------------------
[02/15 19:30:18  2182s] #  Metal 1        74031
[02/15 19:30:18  2182s] #  Metal 2        63242
[02/15 19:30:18  2182s] #  Metal 3        18039
[02/15 19:30:18  2182s] #  Metal 4         7692
[02/15 19:30:18  2182s] #  Metal 5         1878
[02/15 19:30:18  2182s] #-----------------------
[02/15 19:30:18  2182s] #                164882 
[02/15 19:30:18  2182s] #
[02/15 19:30:18  2182s] #Total number of DRC violations = 33
[02/15 19:30:18  2182s] #Total number of net violated process antenna rule = 2
[02/15 19:30:18  2182s] #Total number of violations on LAYER MET1 = 1
[02/15 19:30:18  2182s] #Total number of violations on LAYER MET2 = 32
[02/15 19:30:18  2182s] #Total number of violations on LAYER MET3 = 0
[02/15 19:30:18  2182s] #Total number of violations on LAYER MET4 = 0
[02/15 19:30:18  2182s] #Total number of violations on LAYER MET5 = 0
[02/15 19:30:18  2182s] #Total number of violations on LAYER METTP = 0
[02/15 19:30:18  2182s] #
[02/15 19:30:18  2182s] #
[02/15 19:30:18  2182s] #start delete and reroute for process antenna violation fix ...
[02/15 19:30:20  2185s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1341.53 (MB), peak = 1943.48 (MB)
[02/15 19:30:20  2185s] #Total number of nets with non-default rule or having extra spacing = 196
[02/15 19:30:20  2185s] #Total wire length = 1357591 um.
[02/15 19:30:20  2185s] #Total half perimeter of net bounding box = 1218057 um.
[02/15 19:30:20  2185s] #Total wire length on LAYER MET1 = 40919 um.
[02/15 19:30:20  2185s] #Total wire length on LAYER MET2 = 280589 um.
[02/15 19:30:20  2185s] #Total wire length on LAYER MET3 = 402469 um.
[02/15 19:30:20  2185s] #Total wire length on LAYER MET4 = 292207 um.
[02/15 19:30:20  2185s] #Total wire length on LAYER MET5 = 245658 um.
[02/15 19:30:20  2185s] #Total wire length on LAYER METTP = 95750 um.
[02/15 19:30:20  2185s] #Total number of vias = 164882
[02/15 19:30:20  2185s] #Up-Via Summary (total 164882):
[02/15 19:30:20  2185s] #           
[02/15 19:30:20  2185s] #-----------------------
[02/15 19:30:20  2185s] #  Metal 1        74031
[02/15 19:30:20  2185s] #  Metal 2        63242
[02/15 19:30:20  2185s] #  Metal 3        18039
[02/15 19:30:20  2185s] #  Metal 4         7692
[02/15 19:30:20  2185s] #  Metal 5         1878
[02/15 19:30:20  2185s] #-----------------------
[02/15 19:30:20  2185s] #                164882 
[02/15 19:30:20  2185s] #
[02/15 19:30:20  2185s] #Total number of DRC violations = 33
[02/15 19:30:20  2185s] #Total number of net violated process antenna rule = 2
[02/15 19:30:20  2185s] #Total number of violations on LAYER MET1 = 1
[02/15 19:30:20  2185s] #Total number of violations on LAYER MET2 = 32
[02/15 19:30:20  2185s] #Total number of violations on LAYER MET3 = 0
[02/15 19:30:20  2185s] #Total number of violations on LAYER MET4 = 0
[02/15 19:30:20  2185s] #Total number of violations on LAYER MET5 = 0
[02/15 19:30:20  2185s] #Total number of violations on LAYER METTP = 0
[02/15 19:30:20  2185s] #
[02/15 19:30:21  2185s] #detailRoute Statistics:
[02/15 19:30:21  2185s] #Cpu time = 00:00:51
[02/15 19:30:21  2185s] #Elapsed time = 00:00:17
[02/15 19:30:21  2185s] #Increased memory = -1.04 (MB)
[02/15 19:30:21  2185s] #Total memory = 1340.02 (MB)
[02/15 19:30:21  2185s] #Peak memory = 1943.48 (MB)
[02/15 19:30:21  2186s] #
[02/15 19:30:21  2186s] #globalDetailRoute statistics:
[02/15 19:30:21  2186s] #Cpu time = 00:00:57
[02/15 19:30:21  2186s] #Elapsed time = 00:00:22
[02/15 19:30:21  2186s] #Increased memory = 4.20 (MB)
[02/15 19:30:21  2186s] #Total memory = 1329.17 (MB)
[02/15 19:30:21  2186s] #Peak memory = 1943.48 (MB)
[02/15 19:30:21  2186s] #Number of warnings = 3
[02/15 19:30:21  2186s] #Total number of warnings = 113
[02/15 19:30:21  2186s] #Number of fails = 0
[02/15 19:30:21  2186s] #Total number of fails = 0
[02/15 19:30:21  2186s] #Complete globalDetailRoute on Wed Feb 15 19:30:21 2023
[02/15 19:30:21  2186s] #
[02/15 19:30:21  2186s] Creating directory checkDesign.
[02/15 19:30:21  2186s] #spOpts: no_cmu 
[02/15 19:30:21  2186s] Core basic site is core
[02/15 19:30:22  2186s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/15 19:30:22  2186s] Begin checking placement ... (start mem=1982.5M, init mem=1982.5M)
[02/15 19:30:22  2187s] *info: Recommended don't use cell = 0           
[02/15 19:30:22  2187s] *info: Placed = 30088          (Fixed = 7548)
[02/15 19:30:22  2187s] *info: Unplaced = 0           
[02/15 19:30:22  2187s] Placement Density:66.75%(453416/679233)
[02/15 19:30:22  2187s] Finished checkPlace (cpu: total=0:00:00.4, vio checks=0:00:00.1; mem=1982.5M)
[02/15 19:30:22  2187s] ############################################################################
[02/15 19:30:22  2187s] # Innovus Netlist Design Rule Check
[02/15 19:30:22  2187s] # Wed Feb 15 19:30:22 2023
[02/15 19:30:22  2187s] 
[02/15 19:30:22  2187s] ############################################################################
[02/15 19:30:22  2187s] Design: minimips
[02/15 19:30:22  2187s] 
[02/15 19:30:22  2187s] ------ Design Summary:
[02/15 19:30:22  2187s] Total Standard Cell Number   (cells) : 30088
[02/15 19:30:22  2187s] Total Block Cell Number      (cells) : 0
[02/15 19:30:22  2187s] Total I/O Pad Cell Number    (cells) : 0
[02/15 19:30:22  2187s] Total Standard Cell Area     ( um^2) : 476021.65
[02/15 19:30:22  2187s] Total Block Cell Area        ( um^2) : 0.00
[02/15 19:30:22  2187s] Total I/O Pad Cell Area      ( um^2) : 0.00
[02/15 19:30:22  2187s] 
[02/15 19:30:22  2187s] ------ Design Statistics:
[02/15 19:30:22  2187s] 
[02/15 19:30:22  2187s] Number of Instances            : 30088
[02/15 19:30:22  2187s] Number of Nets                 : 23395
[02/15 19:30:22  2187s] Average number of Pins per Net : 3.17
[02/15 19:30:22  2187s] Maximum number of Pins in Net  : 101
[02/15 19:30:22  2187s] 
[02/15 19:30:22  2187s] ------ I/O Port summary
[02/15 19:30:22  2187s] 
[02/15 19:30:22  2187s] Number of Primary I/O Ports    : 70
[02/15 19:30:22  2187s] Number of Input Ports          : 4
[02/15 19:30:22  2187s] Number of Output Ports         : 34
[02/15 19:30:22  2187s] Number of Bidirectional Ports  : 32
[02/15 19:30:22  2187s] Number of Power/Ground Ports   : 2
[02/15 19:30:22  2187s] Number of Floating Ports                     *: 0
[02/15 19:30:22  2187s] Number of Ports Connected to Multiple Pads   *: 0
[02/15 19:30:22  2187s] Number of Ports Connected to Core Instances   : 70
[02/15 19:30:22  2187s] 
[02/15 19:30:22  2187s] ------ Design Rule Checking:
[02/15 19:30:22  2187s] 
[02/15 19:30:22  2187s] Number of Output Pins connect to Power/Ground *: 0
[02/15 19:30:22  2187s] Number of Insts with Input Pins tied together ?: 2
[02/15 19:30:22  2187s] **WARN: (IMPDB-2148):	TieHi term 'D' of instance 'U9_bus_ctrl_req_allowed_reg' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'RC_CG_DECLONE_HIER_INST/g7' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U8_syscop_RC_CG_HIER_INST41/g7' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U8_syscop_RC_CG_HIER_INST40/g7' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U3_di_RC_CG_HIER_INST4/g7' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST9/g7' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST39/g7' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST38/g7' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST37/g7' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST36/g7' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST35/g7' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST34/g7' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST33/g7' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST32/g7' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST31/g7' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST30/g7' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST29/g7' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST28/g7' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST27/g7' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST26/g7' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/15 19:30:22  2187s] **WARN: (EMS-27):	Message (IMPDB-2148) has exceeded the current message display limit of 20.
[02/15 19:30:22  2187s] To increase the message display limit, refer to the product command reference manual.
[02/15 19:30:22  2187s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 42
[02/15 19:30:22  2187s] Number of Input/InOut Floating Pins            : 0
[02/15 19:30:22  2187s] Number of Output Floating Pins                 : 0
[02/15 19:30:22  2187s] Number of Output Term Marked TieHi/Lo         *: 0
[02/15 19:30:22  2187s] 
[02/15 19:30:22  2187s] Number of nets with tri-state drivers          : 32
[02/15 19:30:22  2187s] Number of nets with parallel drivers           : 0
[02/15 19:30:22  2187s] Number of nets with multiple drivers           : 0
[02/15 19:30:22  2187s] Number of nets with no driver (No FanIn)       : 0
[02/15 19:30:22  2187s] Number of Output Floating nets (No FanOut)     : 272
[02/15 19:30:22  2187s] Number of High Fanout nets (>50)               : 25
[02/15 19:30:22  2187s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/15 19:30:22  2187s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/15 19:30:22  2187s] **WARN: (EMS-27):	Message (IMPDB-2139) has exceeded the current message display limit of 20.
[02/15 19:30:22  2187s] To increase the message display limit, refer to the product command reference manual.
[02/15 19:30:22  2187s] 
[02/15 19:30:22  2187s] # Number of cells of input netlist marked dont_use = 7353.
[02/15 19:30:22  2187s] 
[02/15 19:30:22  2187s] Checking routing tracks.....
[02/15 19:30:22  2187s] Checking other grids.....
[02/15 19:30:22  2187s] Checking FINFET Grid is on Manufacture Grid.....
[02/15 19:30:22  2187s] 
[02/15 19:30:22  2187s] Checking core/die box is on Grid.....
[02/15 19:30:22  2187s] 
[02/15 19:30:22  2187s] WARNING (IMPFP-9999): DIE's corner: (841.110 , 834.480)is NOT on PlacementGrid,  Please use command fpiGetSnapRule to check current Grid settings. And use command fpiSetSnapRule to change which grid to snap to. Command floorplan can be used to fix this issue.
[02/15 19:30:22  2187s] WARNING (IMPFP-9999): CORE's corner: (841.110 , 834.480)is NOT on PlacementGrid,  Please use command fpiGetSnapRule to check current Grid settings. And use command fpiSetSnapRule to change which grid to snap to. Command floorplan can be used to fix this issue.
[02/15 19:30:22  2187s] Checking snap rule ......
[02/15 19:30:22  2187s] 
[02/15 19:30:22  2187s] Checking Row is on grid......
[02/15 19:30:22  2187s] 
[02/15 19:30:22  2187s] Checking AreaIO row.....
[02/15 19:30:22  2187s] Checking routing blockage.....
[02/15 19:30:22  2187s] Checking components.....
[02/15 19:30:22  2187s] Checking IO Pins.....
[02/15 19:30:22  2187s] Checking constraints (guide/region/fence).....
[02/15 19:30:22  2187s] Checking groups.....
[02/15 19:30:22  2187s] 
[02/15 19:30:22  2187s] Checking Ptn Pins .....
[02/15 19:30:22  2187s] Checking Ptn Core Box.....
[02/15 19:30:22  2187s] 
[02/15 19:30:22  2187s] Checking Preroutes.....
[02/15 19:30:22  2187s] No. of regular pre-routes not on tracks : 0 
[02/15 19:30:22  2187s]  Design check done.
[02/15 19:30:22  2187s] Report saved in file checkDesign/minimips.main.htm.ascii.
[02/15 19:30:22  2187s] 
[02/15 19:30:22  2187s] *** Summary of all messages that are not suppressed in this session:
[02/15 19:30:22  2187s] Severity  ID               Count  Summary                                  
[02/15 19:30:22  2187s] WARNING   IMPDB-2139        7353  Input netlist has a cell %s which is mar...
[02/15 19:30:22  2187s] WARNING   IMPDB-2148          42  %sterm '%s' of %sinstance '%s' is tied t...
[02/15 19:30:22  2187s] *** Message Summary: 7395 warning(s), 0 error(s)
[02/15 19:30:22  2187s] 
[02/15 19:30:22  2187s] ###############################################################
[02/15 19:30:22  2187s] #  Generated by:      Cadence Innovus 15.20-p005_1
[02/15 19:30:22  2187s] #  OS:                Linux x86_64(Host ID pgmicro04)
[02/15 19:30:22  2187s] #  Generated on:      Wed Feb 15 19:30:22 2023
[02/15 19:30:22  2187s] #  Design:            minimips
[02/15 19:30:22  2187s] #  Command:           report_timing
[02/15 19:30:22  2187s] ###############################################################
[02/15 19:30:22  2187s] #################################################################################
[02/15 19:30:22  2187s] # Design Stage: PostRoute
[02/15 19:30:22  2187s] # Design Name: minimips
[02/15 19:30:22  2187s] # Design Mode: 90nm
[02/15 19:30:22  2187s] # Analysis Mode: MMMC Non-OCV 
[02/15 19:30:22  2187s] # Parasitics Mode: No SPEF/RCDB
[02/15 19:30:22  2187s] # Signoff Settings: SI Off 
[02/15 19:30:22  2187s] #################################################################################
[02/15 19:30:22  2187s] Extraction called for design 'minimips' of instances=30088 and nets=23395 using extraction engine 'preRoute' .
[02/15 19:30:22  2187s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/15 19:30:22  2187s] Type 'man IMPEXT-3530' for more detail.
[02/15 19:30:22  2187s] PreRoute RC Extraction called for design minimips.
[02/15 19:30:22  2187s] RC Extraction called in multi-corner(1) mode.
[02/15 19:30:22  2187s] RCMode: PreRoute
[02/15 19:30:22  2187s]       RC Corner Indexes            0   
[02/15 19:30:22  2187s] Capacitance Scaling Factor   : 1.00000 
[02/15 19:30:22  2187s] Resistance Scaling Factor    : 1.00000 
[02/15 19:30:22  2187s] Clock Cap. Scaling Factor    : 1.00000 
[02/15 19:30:22  2187s] Clock Res. Scaling Factor    : 1.00000 
[02/15 19:30:22  2187s] Shrink Factor                : 1.00000
[02/15 19:30:22  2187s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/15 19:30:22  2187s] Using capacitance table file ...
[02/15 19:30:22  2187s] Updating RC grid for preRoute extraction ...
[02/15 19:30:22  2187s] Initializing multi-corner capacitance tables ... 
[02/15 19:30:22  2187s] Initializing multi-corner resistance tables ...
[02/15 19:30:22  2187s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1982.512M)
[02/15 19:30:23  2188s] Calculate delays in Single mode...
[02/15 19:30:23  2188s] Topological Sorting (CPU = 0:00:00.1, MEM = 2016.9M, InitMEM = 2013.4M)
[02/15 19:30:24  2195s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/15 19:30:24  2195s] End delay calculation. (MEM=2474.75 CPU=0:00:06.5 REAL=0:00:01.0)
[02/15 19:30:24  2195s] *** CDM Built up (cpu=0:00:08.3  real=0:00:02.0  mem= 2474.8M) ***
[02/15 19:30:24  2196s] Path 1: VIOLATED (-0.136 ns) Setup Check with Pin U4_ex_U1_alu_hilo_reg[52]/C->D 
[02/15 19:30:24  2196s]              View:default_emulate_view
[02/15 19:30:24  2196s]             Group:clock
[02/15 19:30:24  2196s]        Startpoint:(R) U3_di_DI_op1_reg[23]/C
[02/15 19:30:24  2196s]             Clock:(R) clock
[02/15 19:30:24  2196s]          Endpoint:(F) U4_ex_U1_alu_hilo_reg[52]/D
[02/15 19:30:24  2196s]             Clock:(R) clock
[02/15 19:30:24  2196s]  
[02/15 19:30:24  2196s]                            Capture             Launch
[02/15 19:30:24  2196s]        Clock Edge:+          4.000              0.000
[02/15 19:30:24  2196s]       Src Latency:+         -0.539             -0.539
[02/15 19:30:24  2196s]       Net Latency:+          0.532 (P)          0.557 (P)
[02/15 19:30:24  2196s]           Arrival:=          3.994              0.018
[02/15 19:30:24  2196s]  
[02/15 19:30:24  2196s]             Setup:-          0.099
[02/15 19:30:24  2196s]     Required Time:=          3.894
[02/15 19:30:24  2196s]      Launch Clock:-          0.018
[02/15 19:30:24  2196s]         Data Path:-          4.013
[02/15 19:30:24  2196s]             Slack:=         -0.136
[02/15 19:30:24  2196s] 
[02/15 19:30:24  2196s] #----------------------------------------------------------------------------------------------------
[02/15 19:30:24  2196s] # Timing Point                          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
[02/15 19:30:24  2196s] #                                                                               (ns)    (ns)     (ns)  
[02/15 19:30:24  2196s] #----------------------------------------------------------------------------------------------------
[02/15 19:30:24  2196s]   U3_di_DI_op1_reg[23]/C                -      C      R     (arrival)      87  0.263       -    0.018  
[02/15 19:30:24  2196s]   U3_di_DI_op1_reg[23]/Q                -      C->Q   F     DFRQX4          2      -   0.372    0.390  
[02/15 19:30:24  2196s]   FE_OCPC1034_DI_op1_23_/Q              -      A->Q   F     BUX8           40  0.179   0.360    0.750  
[02/15 19:30:24  2196s]   U4_ex_U1_alu_mul_139_47_g88833/Q      -      A->Q   R     NA2X1           2  0.507   0.207    0.957  
[02/15 19:30:24  2196s]   U4_ex_U1_alu_mul_139_47_g90117/Q      -      B->Q   R     AND2X4          2  0.205   0.114    1.071  
[02/15 19:30:24  2196s]   U4_ex_U1_alu_mul_139_47_g90116/Q      -      A->Q   F     NO2X2           1  0.067   0.049    1.120  
[02/15 19:30:24  2196s]   U4_ex_U1_alu_mul_139_47_g90115/Q      -      B->Q   R     NO2X4           2  0.080   0.081    1.202  
[02/15 19:30:24  2196s]   U4_ex_U1_alu_mul_139_47_g78582/Q      -      A->Q   F     INX2            2  0.095   0.043    1.245  
[02/15 19:30:24  2196s]   U4_ex_U1_alu_mul_139_47_g77695/Q      -      B->Q   R     NA2X2           1  0.047   0.084    1.329  
[02/15 19:30:24  2196s]   U4_ex_U1_alu_mul_139_47_g77140/Q      -      B->Q   F     NA2X4           2  0.115   0.044    1.373  
[02/15 19:30:24  2196s]   U4_ex_U1_alu_mul_139_47_g76482/Q      -      A->Q   R     NO2X2           1  0.052   0.063    1.435  
[02/15 19:30:24  2196s]   U4_ex_U1_alu_mul_139_47_g76161/Q      -      AN->Q  R     NA2I1X4         4  0.102   0.126    1.561  
[02/15 19:30:24  2196s]   U4_ex_U1_alu_mul_139_47_g75272/Q      -      B->Q   F     NO2X2           1  0.131   0.057    1.618  
[02/15 19:30:24  2196s]   U4_ex_U1_alu_mul_139_47_g74972/Q      -      AN->Q  F     NA2I1X4         2  0.065   0.104    1.722  
[02/15 19:30:24  2196s]   U4_ex_U1_alu_mul_139_47_g84145/Q      -      AN->Q  F     NA2I1X4         1  0.061   0.101    1.822  
[02/15 19:30:24  2196s]   U4_ex_U1_alu_mul_139_47_g74536/Q      -      A->Q   R     NA2X4           3  0.051   0.058    1.880  
[02/15 19:30:24  2196s]   FE_RC_132_0/Q                         -      B->Q   R     EN3X1           3  0.089   0.397    2.277  
[02/15 19:30:24  2196s]   U4_ex_U1_alu_mul_139_47_g72985/Q      -      A->Q   F     INX1            2  0.310   0.075    2.352  
[02/15 19:30:24  2196s]   U4_ex_U1_alu_mul_139_47_g72479/Q      -      B->Q   R     NA2X1           1  0.098   0.127    2.479  
[02/15 19:30:24  2196s]   U4_ex_U1_alu_mul_139_47_g72403/Q      -      B->Q   F     NA2I1X4         2  0.172   0.054    2.533  
[02/15 19:30:24  2196s]   U4_ex_U1_alu_mul_139_47_g85815/Q      -      A->Q   R     INX2            1  0.065   0.034    2.566  
[02/15 19:30:24  2196s]   U4_ex_U1_alu_mul_139_47_g72252/Q      -      A->Q   F     NO2X2           1  0.039   0.043    2.610  
[02/15 19:30:24  2196s]   U4_ex_U1_alu_mul_139_47_g88064/Q      -      B->Q   R     NO2X4           2  0.068   0.084    2.694  
[02/15 19:30:24  2196s]   U4_ex_U1_alu_mul_139_47_g88066/Q      -      A->Q   F     NA2X4           3  0.103   0.050    2.744  
[02/15 19:30:24  2196s]   g88155/Q                              -      AN->Q  F     NO2I1X4         1  0.067   0.130    2.874  
[02/15 19:30:24  2196s]   g88154/Q                              -      A->Q   R     NO2X4           2  0.056   0.139    3.014  
[02/15 19:30:24  2196s]   U4_ex_U1_alu_mul_139_47_g71758/Q      -      B->Q   F     NO2X4           1  0.233   0.062    3.076  
[02/15 19:30:24  2196s]   U4_ex_U1_alu_mul_139_47_g71743/Q      -      B->Q   R     NO2I1X4         1  0.071   0.071    3.147  
[02/15 19:30:24  2196s]   FE_RC_59_0/Q                          -      A->Q   F     INX4            3  0.104   0.046    3.193  
[02/15 19:30:24  2196s]   FE_RC_58_0_dup/Q                      -      AN->Q  F     NA2I1X4         1  0.050   0.145    3.338  
[02/15 19:30:24  2196s]   U4_ex_U1_alu_mul_139_47_g91344/Q      -      A->Q   R     NA2X4           1  0.125   0.076    3.414  
[02/15 19:30:24  2196s]   U4_ex_U1_alu_mul_139_47_g91343/Q      -      A->Q   F     INX4            2  0.090   0.037    3.452  
[02/15 19:30:24  2196s]   U4_ex_U1_alu_mul_139_47_g71699/Q      -      A->Q   R     NO2X4           2  0.041   0.058    3.510  
[02/15 19:30:24  2196s]   U4_ex_U1_alu_mul_139_47_g71688/Q      -      A->Q   F     NO2X4           1  0.094   0.037    3.547  
[02/15 19:30:24  2196s]   U4_ex_U1_alu_mul_139_47_g71676/Q      -      A->Q   R     NO2X4           1  0.048   0.056    3.604  
[02/15 19:30:24  2196s]   U4_ex_U1_alu_mul_139_47_g71654/Q      -      A->Q   F     NO2X4           2  0.089   0.047    3.650  
[02/15 19:30:24  2196s]   U4_ex_U1_alu_mul_139_47_g71640_dup/Q  -      B->Q   R     NO2I1X4         2  0.070   0.060    3.710  
[02/15 19:30:24  2196s]   FE_RC_101_0/Q                         -      B->Q   F     NO2I1X2         1  0.085   0.035    3.745  
[02/15 19:30:24  2196s]   FE_RC_170_0/Q                         -      A->Q   R     ON21X1          1  0.053   0.104    3.849  
[02/15 19:30:24  2196s]   FE_RC_86_0/Q                          -      A->Q   F     NA2X2           1  0.154   0.052    3.901  
[02/15 19:30:24  2196s]   U4_ex_U1_alu_g88435/Q                 -      A->Q   R     NA2X2           1  0.067   0.050    3.951  
[02/15 19:30:24  2196s]   FE_RC_18_0/Q                          -      C->Q   F     AN31X1          1  0.125   0.080    4.031  
[02/15 19:30:24  2196s]   U4_ex_U1_alu_hilo_reg[52]/D           -      D      F     DFRQX0          1  0.216   0.000    4.031  
[02/15 19:30:24  2196s] #----------------------------------------------------------------------------------------------------
[02/15 19:30:24  2196s] 
[02/15 19:30:24  2196s]  *** Starting Verify DRC (MEM: 2474.8) ***
[02/15 19:30:24  2196s] 
[02/15 19:30:24  2196s]   VERIFY DRC ...... Starting Verification
[02/15 19:30:24  2196s]   VERIFY DRC ...... Initializing
[02/15 19:30:24  2196s]   VERIFY DRC ...... Deleting Existing Violations
[02/15 19:30:24  2196s]   VERIFY DRC ...... Creating Sub-Areas
[02/15 19:30:24  2196s] **WARN: (IMPVFG-1198):	The number of CPUs requested 8 is larger than that check_drc used 1. In Multithreading mode, the number of CPUs check_drc used is not larger than the number of subareas.
[02/15 19:30:24  2196s]  Use 'set_multi_cpu_usage -local_cpu' to specify the less cup number if the verify area is not large.
[02/15 19:30:24  2196s]   VERIFY DRC ...... Using new threading
[02/15 19:30:24  2196s]   VERIFY DRC ...... Sub-Area : 1 of 1
[02/15 19:31:14  2246s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[02/15 19:31:14  2246s] 
[02/15 19:31:14  2246s]   Verification Complete : 1000 Viols.
[02/15 19:31:14  2246s] 
[02/15 19:31:14  2246s]  *** End Verify DRC (CPU: 0:00:50.1  ELAPSED TIME: 50.00  MEM: 269.6M) ***
[02/15 19:31:14  2246s] 
[02/15 19:31:14  2246s] [DEV]innovus 5> source physical/5_fillers_reports.tcl 
[02/15 19:32:39  2262s] invalid command name "S"
[DEV]innovus 6> source physical/5_fillers_reports.tcl 
**WARN: (IMPSP-5217):	add_fillers command is running on a postRoute database. It is recommended to be followed by eco_route command to make the DRC clean.
[02/15 19:34:01  2276s] Type 'man IMPSP-5217' for more detail.
[02/15 19:34:01  2276s] #spOpts: no_cmu 
[02/15 19:34:01  2276s] Core basic site is core
[02/15 19:34:01  2276s]   Signal wire search tree: 349235 elements. (cpu=0:00:00.2, mem=0.0M)
[02/15 19:34:01  2276s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/15 19:34:01  2277s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED25. Please check whether it is specified correctly.
[02/15 19:34:01  2277s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED15. Please check whether it is specified correctly.
[02/15 19:34:01  2277s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED10. Please check whether it is specified correctly.
[02/15 19:34:01  2277s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED7. Please check whether it is specified correctly.
[02/15 19:34:01  2277s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED5. Please check whether it is specified correctly.
[02/15 19:34:01  2277s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED3. Please check whether it is specified correctly.
[02/15 19:34:01  2277s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED2. Please check whether it is specified correctly.
[02/15 19:34:01  2277s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED1. Please check whether it is specified correctly.
[02/15 19:34:01  2277s] **WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
[02/15 19:34:03  2278s] *INFO: Adding fillers to top-module.
[02/15 19:34:03  2278s] *INFO:   Added 120 filler insts (cell FEED25 / prefix FILLER).
[02/15 19:34:03  2278s] *INFO:   Added 223 filler insts (cell FEED15 / prefix FILLER).
[02/15 19:34:03  2278s] *INFO:   Added 1191 filler insts (cell FEED10 / prefix FILLER).
[02/15 19:34:03  2278s] *INFO:   Added 1508 filler insts (cell FEED7 / prefix FILLER).
[02/15 19:34:03  2278s] *INFO:   Added 2684 filler insts (cell FEED5 / prefix FILLER).
[02/15 19:34:03  2278s] *INFO:   Added 4964 filler insts (cell FEED3 / prefix FILLER).
[02/15 19:34:03  2278s] *INFO:   Added 4448 filler insts (cell FEED2 / prefix FILLER).
[02/15 19:34:03  2278s] *INFO:   Added 7432 filler insts (cell FEED1 / prefix FILLER).
[02/15 19:34:03  2278s] *INFO: Total 22570 filler insts added - prefix FILLER (CPU: 0:00:02.4).
[02/15 19:34:03  2278s] For 22570 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[02/15 19:34:03  2279s] Start to collect the design information.
[02/15 19:34:03  2279s] Build netlist information for Cell minimips.
[02/15 19:34:03  2279s] Finished collecting the design information.
[02/15 19:34:03  2279s] Generating standard cells used in the design report.
[02/15 19:34:03  2279s] Analyze library ... 
[02/15 19:34:03  2279s] ** NOTE: Created directory path 'minimips_via_layer_VIATP.htmsummaryReport' for file 'minimips_via_layer_VIATP.htmsummaryReport/minimips_via_layer_VIA4.htm'.
[02/15 19:34:03  2279s] ** NOTE: Created directory path 'minimips_via_layer_VIA4.htmsummaryReport' for file 'minimips_via_layer_VIA4.htmsummaryReport/minimips_via_layer_VIA3.htm'.
[02/15 19:34:04  2279s] ** NOTE: Created directory path 'minimips_via_layer_VIA3.htmsummaryReport' for file 'minimips_via_layer_VIA3.htmsummaryReport/minimips_via_layer_VIA2.htm'.
[02/15 19:34:04  2279s] ** NOTE: Created directory path 'minimips_via_layer_VIA2.htmsummaryReport' for file 'minimips_via_layer_VIA2.htmsummaryReport/minimips_via_layer_VIA1.htm'.
[02/15 19:34:04  2279s] Analyze netlist ... 
[02/15 19:34:04  2279s] Generate no-driven nets information report.
[02/15 19:34:04  2279s] Analyze timing ... 
[02/15 19:34:04  2279s] Analyze floorplan/placement ... 
[02/15 19:34:04  2280s] Analysis Routing ...
[02/15 19:34:04  2280s] Report saved in file summaryReport/minimips.main.htm.ascii.
[02/15 19:34:04  2280s] Switching SI Aware to true by default in postroute mode   
[02/15 19:34:04  2280s] 
[02/15 19:34:04  2280s] **ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'set_db timing_analysis_type onChipVariation'. It is also recommended to set 'timing_analysis_cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.
[02/15 19:34:04  2280s] 
[02/15 19:34:04  2280s]  *** Starting Verify Geometry (MEM: 2290.5) ***
[02/15 19:34:04  2280s] 
[02/15 19:34:04  2280s]   VERIFY GEOMETRY ...... Starting Verification
[02/15 19:34:04  2280s]   VERIFY GEOMETRY ...... Initializing
[02/15 19:34:04  2280s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[02/15 19:34:04  2280s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[02/15 19:34:04  2280s]                   ...... bin size: 4160
[02/15 19:34:04  2280s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[02/15 19:34:04  2280s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
[02/15 19:34:04  2280s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[02/15 19:34:11  2286s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[02/15 19:34:11  2286s] 
[02/15 19:34:19  2295s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[02/15 19:34:19  2295s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[02/15 19:34:19  2295s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[02/15 19:34:19  2295s]   VERIFY GEOMETRY ...... Wiring         :  31 Viols.
[02/15 19:34:19  2295s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[02/15 19:34:19  2295s]   VERIFY GEOMETRY ...... Wiring         :  31 Viols.
[02/15 19:34:19  2295s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[02/15 19:34:19  2295s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[02/15 19:34:19  2295s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 31 Viols. 0 Wrngs.
[02/15 19:34:19  2295s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 31 Viols. 0 Wrngs.
[02/15 19:34:19  2295s] VG: elapsed time: 15.00
[02/15 19:34:19  2295s] Begin Summary ...
[02/15 19:34:19  2295s]   Cells       : 0
[02/15 19:34:19  2295s]   SameNet     : 0
[02/15 19:34:19  2295s]   Wiring      : 27
[02/15 19:34:19  2295s]   Antenna     : 0
[02/15 19:34:19  2295s]   Short       : 4
[02/15 19:34:19  2295s]   Overlap     : 0
[02/15 19:34:19  2295s] End Summary
[02/15 19:34:19  2295s] 
[02/15 19:34:19  2295s]   Verification Complete : 31 Viols.  0 Wrngs.
[02/15 19:34:19  2295s] 
[02/15 19:34:19  2295s] **********End: VERIFY GEOMETRY**********
[02/15 19:34:19  2295s]  *** verify geometry (CPU: 0:00:15.0  MEM: 193.4M)
[02/15 19:34:19  2295s] 
[02/15 19:34:19  2295s] [DEV]innovus 7> source physical/6_netlist_sdf.tcl 
Writing Netlist "busca_padrao.v" ...
[02/15 19:35:46  2313s] Extraction called for design 'minimips' of instances=52658 and nets=23395 using extraction engine 'preRoute' .
[02/15 19:35:46  2313s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/15 19:35:46  2313s] Type 'man IMPEXT-3530' for more detail.
[02/15 19:35:46  2313s] PreRoute RC Extraction called for design minimips.
[02/15 19:35:46  2313s] RC Extraction called in multi-corner(1) mode.
[02/15 19:35:46  2313s] RCMode: PreRoute
[02/15 19:35:46  2313s]       RC Corner Indexes            0   
[02/15 19:35:46  2313s] Capacitance Scaling Factor   : 1.00000 
[02/15 19:35:46  2313s] Resistance Scaling Factor    : 1.00000 
[02/15 19:35:46  2313s] Clock Cap. Scaling Factor    : 1.00000 
[02/15 19:35:46  2313s] Clock Res. Scaling Factor    : 1.00000 
[02/15 19:35:46  2313s] Shrink Factor                : 1.00000
[02/15 19:35:46  2313s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/15 19:35:46  2313s] Using capacitance table file ...
[02/15 19:35:47  2314s] Updating RC grid for preRoute extraction ...
[02/15 19:35:47  2314s] Initializing multi-corner capacitance tables ... 
[02/15 19:35:47  2314s] Initializing multi-corner resistance tables ...
[02/15 19:35:47  2314s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 2188.676M)
[02/15 19:35:47  2314s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[02/15 19:35:47  2314s] Starting SI iteration 1 using Infinite Timing Windows
[02/15 19:35:47  2314s] #################################################################################
[02/15 19:35:47  2314s] # Design Stage: PostRoute
[02/15 19:35:47  2314s] # Design Name: minimips
[02/15 19:35:47  2314s] # Design Mode: 90nm
[02/15 19:35:47  2314s] # Analysis Mode: MMMC Non-OCV 
[02/15 19:35:47  2314s] # Parasitics Mode: No SPEF/RCDB
[02/15 19:35:47  2314s] # Signoff Settings: SI On 
[02/15 19:35:47  2314s] #################################################################################
[02/15 19:35:48  2316s] Setting infinite Tws ...
[02/15 19:35:48  2316s] First Iteration Infinite Tw... 
[02/15 19:35:48  2316s] Topological Sorting (CPU = 0:00:00.0, MEM = 2200.2M, InitMEM = 2196.7M)
[02/15 19:35:48  2316s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/15 19:35:49  2326s] AAE_INFO-618: Total number of nets in the design is 23395,  99.9 percent of the nets selected for SI analysis
[02/15 19:35:49  2326s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[02/15 19:35:49  2326s] End delay calculation. (MEM=2673.62 CPU=0:00:09.1 REAL=0:00:01.0)
[02/15 19:35:49  2326s] *** CDM Built up (cpu=0:00:11.9  real=0:00:02.0  mem= 2673.6M) ***
[02/15 19:35:50  2328s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2673.6M)
[02/15 19:35:50  2328s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/15 19:35:50  2328s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2673.6M)
[02/15 19:35:50  2328s] Starting SI iteration 2
[02/15 19:35:50  2328s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/15 19:35:51  2330s] AAE_INFO-618: Total number of nets in the design is 23395,  0.0 percent of the nets selected for SI analysis
[02/15 19:35:51  2330s] End delay calculation. (MEM=2632.07 CPU=0:00:00.3 REAL=0:00:00.0)
[02/15 19:35:51  2330s] *** CDM Built up (cpu=0:00:01.8  real=0:00:01.0  mem= 2632.1M) ***
[02/15 19:35:52  2332s] [DEV]innovus 8> gui_pan_center 468.961 440.021
[02/15 19:36:30  2342s] 
[02/15 19:36:30  2342s] *** Memory Usage v#1 (Current mem = 2247.039M, initial mem = 170.871M) ***
[02/15 19:36:30  2342s] 
[02/15 19:36:30  2342s] *** Summary of all messages that are not suppressed in this session:
[02/15 19:36:30  2342s] Severity  ID               Count  Summary                                  
[02/15 19:36:30  2342s] WARNING   IMPLF-200          434  Pin '%s' in macro '%s' has no ANTENNAGAT...
[02/15 19:36:30  2342s] WARNING   IMPLF-201          362  Pin '%s' in macro '%s' has no ANTENNADIF...
[02/15 19:36:30  2342s] ERROR     IMPSE-212            3  Syntax mapping: Un-mached '{' and '}' fo...
[02/15 19:36:30  2342s] WARNING   IMPFP-3961           1  The techSite '%s' has no related cells i...
[02/15 19:36:30  2342s] ERROR     IMPFP-993            1  Cannot find site '%s'  to create rows. C...
[02/15 19:36:30  2342s] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[02/15 19:36:30  2342s] WARNING   IMPTS-282           30  Cell '%s' is not a level shifter cell bu...
[02/15 19:36:30  2342s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[02/15 19:36:30  2342s] WARNING   IMPEXT-3530          8  The process node is not set. Use the com...
[02/15 19:36:30  2342s] WARNING   IMPVL-159         1620  Pin '%s' of cell '%s' is defined in LEF ...
[02/15 19:36:30  2342s] WARNING   IMPDB-2139        7353  Input netlist has a cell %s which is mar...
[02/15 19:36:30  2342s] WARNING   IMPDB-2148          42  %sterm '%s' of %sinstance '%s' is tied t...
[02/15 19:36:30  2342s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[02/15 19:36:30  2342s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[02/15 19:36:30  2342s] WARNING   IMPVFG-1198          1  The number of CPUs requested %d is large...
[02/15 19:36:30  2342s] WARNING   IMPVFG-47            1  This warning message means the PG pin of...
[02/15 19:36:30  2342s] WARNING   IMPVFG-198           1  Area to be verified is small to see any ...
[02/15 19:36:30  2342s] WARNING   IMPVFG-1103          1  VERIFY DRC did not complete:             
[02/15 19:36:30  2342s] WARNING   IMPPP-136            2  The currently specified %s spacing %.4f ...
[02/15 19:36:30  2342s] WARNING   IMPPP-4051           1  Fail to add rings. Gaps among IO cells m...
[02/15 19:36:30  2342s] WARNING   IMPPP-4055           1  The run time of add_stripes will degrade...
[02/15 19:36:30  2342s] WARNING   IMPPP-4063           1  Multi-CPU is set to 4 in add_stripes.  W...
[02/15 19:36:30  2342s] WARNING   IMPPP-220            1  The power planner does not create core r...
[02/15 19:36:30  2342s] WARNING   IMPSR-468            4  Cannot find any standard cell pin connec...
[02/15 19:36:30  2342s] WARNING   IMPSR-1253           2  Cannot find any standard cell pin connec...
[02/15 19:36:30  2342s] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[02/15 19:36:30  2342s] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[02/15 19:36:30  2342s] WARNING   IMPSP-5134           2  Setting %s to %0.3f (microns) as a multi...
[02/15 19:36:30  2342s] WARNING   IMPSP-270           14  Cannot find a legal location for MASTER ...
[02/15 19:36:30  2342s] WARNING   IMPSP-315            5  Found %d instances insts with no PG Term...
[02/15 19:36:30  2342s] WARNING   IMPSP-5213           1  Option -fitGap is set to true when one s...
[02/15 19:36:30  2342s] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[02/15 19:36:30  2342s] WARNING   IMPSP-5217           1  add_fillers command is running on a post...
[02/15 19:36:30  2342s] WARNING   IMPSP-5219           8  There is no any metal geometry in filler...
[02/15 19:36:30  2342s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[02/15 19:36:30  2342s] ERROR     IMPSP-2021           8  Could not legalize <%d> instances in the...
[02/15 19:36:30  2342s] WARNING   IMPSP-2020          15  Cannot find a legal location for instanc...
[02/15 19:36:30  2342s] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[02/15 19:36:30  2342s] ERROR     IMPOPT-7027          1  The analysis mode needs to be set to 'OC...
[02/15 19:36:30  2342s] WARNING   IMPCCOPT-1041        2  The cts_source_output_max_transition_tim...
[02/15 19:36:30  2342s] WARNING   IMPCCOPT-1182        2  The cts_clock_gating_cells property has ...
[02/15 19:36:30  2342s] WARNING   IMPCCOPT-2030        1  Found placement violations. Run check_pl...
[02/15 19:36:30  2342s] *** Message Summary: 9928 warning(s), 15 error(s)
[02/15 19:36:30  2342s] 
[02/15 19:36:30  2342s] --- Ending "Innovus" (totcpu=0:39:00, real=1:07:00, mem=2247.0M) ---
