Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9875ebc8f9db4757b58dba3fde8b790e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Volladdierer_tb_behav xil_defaultlib.Volladdierer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.andGate [andgate_default]
Compiling architecture behavioral of entity xil_defaultlib.xorGate [xorgate_default]
Compiling architecture behavioral of entity xil_defaultlib.halbaddierer [halbaddierer_default]
Compiling architecture behavioral of entity xil_defaultlib.orGate [orgate_default]
Compiling architecture behavioral of entity xil_defaultlib.Volladdierer [volladdierer_default]
Compiling architecture behavioral of entity xil_defaultlib.volladdierer_tb
Built simulation snapshot Volladdierer_tb_behav
