#
# Copyright (c) 2021 Intel Corporation
#
# SPDX-License-Identifier: MIT-0
#

package require -exact qsys 21.3

# create the system "test_sys"
proc do_create_test_sys {} {
	# create the system
	create_system test_sys
	set_project_property DEVICE {10AS066N3F40E2SG}
	set_project_property DEVICE_FAMILY {Arria 10}
	set_project_property HIDE_FROM_IP_CATALOG {false}
	set_use_testbench_naming_pattern 0 {}

	# add HDL parameters

	# add the components
	add_component clock_in ip/test_sys/clock_in.ip altera_clock_bridge clock_in
	load_component clock_in
	set_component_parameter_value EXPLICIT_CLOCK_RATE {50000000.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation clock_in
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {50000000}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {true}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {50000000}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component default_subordinate_0 ip/test_sys/default_subordinate_0.ip default_subordinate default_subordinate_0
	load_component default_subordinate_0
	set_component_parameter_value ALLOW_ARREADY {1}
	set_component_parameter_value ALLOW_AWREADY {1}
	set_component_parameter_value ALLOW_BVALID {1}
	set_component_parameter_value ALLOW_RVALID {1}
	set_component_parameter_value DEFAULT_BRESP {0}
	set_component_parameter_value DEFAULT_RDATA {111}
	set_component_parameter_value DEFAULT_RRESP {0}
	set_component_parameter_value USE_ANY_VALID_COND {1}
	set_component_parameter_value USE_ANY_VALID_IRQ {1}
	set_component_parameter_value USE_ANY_VALID_RESET {1}
	set_component_parameter_value USE_ARVALID_COND {1}
	set_component_parameter_value USE_ARVALID_IRQ {1}
	set_component_parameter_value USE_ARVALID_RESET {1}
	set_component_parameter_value USE_AWVALID_COND {1}
	set_component_parameter_value USE_AWVALID_IRQ {1}
	set_component_parameter_value USE_AWVALID_RESET {1}
	set_component_parameter_value USE_WVALID_COND {1}
	set_component_parameter_value USE_WVALID_IRQ {1}
	set_component_parameter_value USE_WVALID_RESET {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation default_subordinate_0
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clock clock INPUT
	set_instantiation_interface_parameter_value clock clockRate {0}
	set_instantiation_interface_parameter_value clock externallyDriven {false}
	set_instantiation_interface_parameter_value clock ptfSchematicName {}
	add_instantiation_interface_port clock clk clk 1 STD_LOGIC Input
	add_instantiation_interface reset reset INPUT
	set_instantiation_interface_parameter_value reset associatedClock {clock}
	set_instantiation_interface_parameter_value reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset reset reset 1 STD_LOGIC Input
	add_instantiation_interface default_sub axi4lite INPUT
	set_instantiation_interface_parameter_value default_sub associatedClock {clock}
	set_instantiation_interface_parameter_value default_sub associatedReset {reset}
	set_instantiation_interface_parameter_value default_sub bridgesToMaster {}
	set_instantiation_interface_parameter_value default_sub combinedAcceptanceCapability {1}
	set_instantiation_interface_parameter_value default_sub maximumOutstandingReads {1}
	set_instantiation_interface_parameter_value default_sub maximumOutstandingTransactions {1}
	set_instantiation_interface_parameter_value default_sub maximumOutstandingWrites {1}
	set_instantiation_interface_parameter_value default_sub readAcceptanceCapability {1}
	set_instantiation_interface_parameter_value default_sub readDataReorderingDepth {1}
	set_instantiation_interface_parameter_value default_sub trustzoneAware {true}
	set_instantiation_interface_parameter_value default_sub writeAcceptanceCapability {1}
	add_instantiation_interface_port default_sub default_sub_araddr araddr 12 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port default_sub default_sub_arprot arprot 3 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port default_sub default_sub_arready arready 1 STD_LOGIC Output
	add_instantiation_interface_port default_sub default_sub_arvalid arvalid 1 STD_LOGIC Input
	add_instantiation_interface_port default_sub default_sub_awaddr awaddr 12 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port default_sub default_sub_awprot awprot 3 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port default_sub default_sub_awready awready 1 STD_LOGIC Output
	add_instantiation_interface_port default_sub default_sub_awvalid awvalid 1 STD_LOGIC Input
	add_instantiation_interface_port default_sub default_sub_bready bready 1 STD_LOGIC Input
	add_instantiation_interface_port default_sub default_sub_bresp bresp 2 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port default_sub default_sub_bvalid bvalid 1 STD_LOGIC Output
	add_instantiation_interface_port default_sub default_sub_rdata rdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port default_sub default_sub_rready rready 1 STD_LOGIC Input
	add_instantiation_interface_port default_sub default_sub_rresp rresp 2 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port default_sub default_sub_rvalid rvalid 1 STD_LOGIC Output
	add_instantiation_interface_port default_sub default_sub_wdata wdata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port default_sub default_sub_wready wready 1 STD_LOGIC Output
	add_instantiation_interface_port default_sub default_sub_wstrb wstrb 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port default_sub default_sub_wvalid wvalid 1 STD_LOGIC Input
	add_instantiation_interface awvalid_reset reset OUTPUT
	set_instantiation_interface_parameter_value awvalid_reset associatedClock {}
	set_instantiation_interface_parameter_value awvalid_reset associatedDirectReset {}
	set_instantiation_interface_parameter_value awvalid_reset associatedResetSinks {reset}
	set_instantiation_interface_parameter_value awvalid_reset synchronousEdges {NONE}
	add_instantiation_interface_port awvalid_reset awvalid_reset reset 1 STD_LOGIC Output
	add_instantiation_interface wvalid_reset reset OUTPUT
	set_instantiation_interface_parameter_value wvalid_reset associatedClock {}
	set_instantiation_interface_parameter_value wvalid_reset associatedDirectReset {}
	set_instantiation_interface_parameter_value wvalid_reset associatedResetSinks {reset}
	set_instantiation_interface_parameter_value wvalid_reset synchronousEdges {NONE}
	add_instantiation_interface_port wvalid_reset wvalid_reset reset 1 STD_LOGIC Output
	add_instantiation_interface arvalid_reset reset OUTPUT
	set_instantiation_interface_parameter_value arvalid_reset associatedClock {}
	set_instantiation_interface_parameter_value arvalid_reset associatedDirectReset {}
	set_instantiation_interface_parameter_value arvalid_reset associatedResetSinks {reset}
	set_instantiation_interface_parameter_value arvalid_reset synchronousEdges {NONE}
	add_instantiation_interface_port arvalid_reset arvalid_reset reset 1 STD_LOGIC Output
	add_instantiation_interface any_valid_reset reset OUTPUT
	set_instantiation_interface_parameter_value any_valid_reset associatedClock {}
	set_instantiation_interface_parameter_value any_valid_reset associatedDirectReset {}
	set_instantiation_interface_parameter_value any_valid_reset associatedResetSinks {reset}
	set_instantiation_interface_parameter_value any_valid_reset synchronousEdges {NONE}
	add_instantiation_interface_port any_valid_reset any_valid_reset reset 1 STD_LOGIC Output
	add_instantiation_interface awvalid_irq interrupt INPUT
	set_instantiation_interface_parameter_value awvalid_irq associatedAddressablePoint {}
	set_instantiation_interface_parameter_value awvalid_irq associatedClock {clock}
	set_instantiation_interface_parameter_value awvalid_irq associatedReset {reset}
	set_instantiation_interface_parameter_value awvalid_irq bridgedReceiverOffset {0}
	set_instantiation_interface_parameter_value awvalid_irq bridgesToReceiver {}
	set_instantiation_interface_parameter_value awvalid_irq irqScheme {NONE}
	add_instantiation_interface_port awvalid_irq awvalid_irq irq 1 STD_LOGIC Output
	add_instantiation_interface wvalid_irq interrupt INPUT
	set_instantiation_interface_parameter_value wvalid_irq associatedAddressablePoint {}
	set_instantiation_interface_parameter_value wvalid_irq associatedClock {clock}
	set_instantiation_interface_parameter_value wvalid_irq associatedReset {reset}
	set_instantiation_interface_parameter_value wvalid_irq bridgedReceiverOffset {0}
	set_instantiation_interface_parameter_value wvalid_irq bridgesToReceiver {}
	set_instantiation_interface_parameter_value wvalid_irq irqScheme {NONE}
	add_instantiation_interface_port wvalid_irq wvalid_irq irq 1 STD_LOGIC Output
	add_instantiation_interface arvalid_irq interrupt INPUT
	set_instantiation_interface_parameter_value arvalid_irq associatedAddressablePoint {}
	set_instantiation_interface_parameter_value arvalid_irq associatedClock {clock}
	set_instantiation_interface_parameter_value arvalid_irq associatedReset {reset}
	set_instantiation_interface_parameter_value arvalid_irq bridgedReceiverOffset {0}
	set_instantiation_interface_parameter_value arvalid_irq bridgesToReceiver {}
	set_instantiation_interface_parameter_value arvalid_irq irqScheme {NONE}
	add_instantiation_interface_port arvalid_irq arvalid_irq irq 1 STD_LOGIC Output
	add_instantiation_interface any_valid_irq interrupt INPUT
	set_instantiation_interface_parameter_value any_valid_irq associatedAddressablePoint {}
	set_instantiation_interface_parameter_value any_valid_irq associatedClock {clock}
	set_instantiation_interface_parameter_value any_valid_irq associatedReset {reset}
	set_instantiation_interface_parameter_value any_valid_irq bridgedReceiverOffset {0}
	set_instantiation_interface_parameter_value any_valid_irq bridgesToReceiver {}
	set_instantiation_interface_parameter_value any_valid_irq irqScheme {NONE}
	add_instantiation_interface_port any_valid_irq any_valid_irq irq 1 STD_LOGIC Output
	add_instantiation_interface awvalid_cond conduit INPUT
	set_instantiation_interface_parameter_value awvalid_cond associatedClock {clock}
	set_instantiation_interface_parameter_value awvalid_cond associatedReset {reset}
	set_instantiation_interface_parameter_value awvalid_cond prSafe {false}
	add_instantiation_interface_port awvalid_cond awvalid_conduit awvalid_cond 1 STD_LOGIC Output
	add_instantiation_interface wvalid_cond conduit INPUT
	set_instantiation_interface_parameter_value wvalid_cond associatedClock {clock}
	set_instantiation_interface_parameter_value wvalid_cond associatedReset {reset}
	set_instantiation_interface_parameter_value wvalid_cond prSafe {false}
	add_instantiation_interface_port wvalid_cond wvalid_conduit wvalid_cond 1 STD_LOGIC Output
	add_instantiation_interface arvalid_cond conduit INPUT
	set_instantiation_interface_parameter_value arvalid_cond associatedClock {clock}
	set_instantiation_interface_parameter_value arvalid_cond associatedReset {reset}
	set_instantiation_interface_parameter_value arvalid_cond prSafe {false}
	add_instantiation_interface_port arvalid_cond arvalid_conduit arvalid_cond 1 STD_LOGIC Output
	add_instantiation_interface any_valid_cond conduit INPUT
	set_instantiation_interface_parameter_value any_valid_cond associatedClock {clock}
	set_instantiation_interface_parameter_value any_valid_cond associatedReset {reset}
	set_instantiation_interface_parameter_value any_valid_cond prSafe {false}
	add_instantiation_interface_port any_valid_cond any_valid_conduit any_valid_cond 1 STD_LOGIC Output
	save_instantiation
	add_component default_subordinate_1 ip/test_sys/default_subordinate_1.ip default_subordinate default_subordinate_1
	load_component default_subordinate_1
	set_component_parameter_value ALLOW_ARREADY {1}
	set_component_parameter_value ALLOW_AWREADY {1}
	set_component_parameter_value ALLOW_BVALID {1}
	set_component_parameter_value ALLOW_RVALID {1}
	set_component_parameter_value DEFAULT_BRESP {2}
	set_component_parameter_value DEFAULT_RDATA {111}
	set_component_parameter_value DEFAULT_RRESP {2}
	set_component_parameter_value USE_ANY_VALID_COND {0}
	set_component_parameter_value USE_ANY_VALID_IRQ {0}
	set_component_parameter_value USE_ANY_VALID_RESET {0}
	set_component_parameter_value USE_ARVALID_COND {0}
	set_component_parameter_value USE_ARVALID_IRQ {0}
	set_component_parameter_value USE_ARVALID_RESET {0}
	set_component_parameter_value USE_AWVALID_COND {0}
	set_component_parameter_value USE_AWVALID_IRQ {0}
	set_component_parameter_value USE_AWVALID_RESET {0}
	set_component_parameter_value USE_WVALID_COND {0}
	set_component_parameter_value USE_WVALID_IRQ {0}
	set_component_parameter_value USE_WVALID_RESET {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation default_subordinate_1
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clock clock INPUT
	set_instantiation_interface_parameter_value clock clockRate {0}
	set_instantiation_interface_parameter_value clock externallyDriven {false}
	set_instantiation_interface_parameter_value clock ptfSchematicName {}
	add_instantiation_interface_port clock clk clk 1 STD_LOGIC Input
	add_instantiation_interface reset reset INPUT
	set_instantiation_interface_parameter_value reset associatedClock {clock}
	set_instantiation_interface_parameter_value reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset reset reset 1 STD_LOGIC Input
	add_instantiation_interface default_sub axi4lite INPUT
	set_instantiation_interface_parameter_value default_sub associatedClock {clock}
	set_instantiation_interface_parameter_value default_sub associatedReset {reset}
	set_instantiation_interface_parameter_value default_sub bridgesToMaster {}
	set_instantiation_interface_parameter_value default_sub combinedAcceptanceCapability {1}
	set_instantiation_interface_parameter_value default_sub maximumOutstandingReads {1}
	set_instantiation_interface_parameter_value default_sub maximumOutstandingTransactions {1}
	set_instantiation_interface_parameter_value default_sub maximumOutstandingWrites {1}
	set_instantiation_interface_parameter_value default_sub readAcceptanceCapability {1}
	set_instantiation_interface_parameter_value default_sub readDataReorderingDepth {1}
	set_instantiation_interface_parameter_value default_sub trustzoneAware {true}
	set_instantiation_interface_parameter_value default_sub writeAcceptanceCapability {1}
	add_instantiation_interface_port default_sub default_sub_araddr araddr 12 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port default_sub default_sub_arprot arprot 3 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port default_sub default_sub_arready arready 1 STD_LOGIC Output
	add_instantiation_interface_port default_sub default_sub_arvalid arvalid 1 STD_LOGIC Input
	add_instantiation_interface_port default_sub default_sub_awaddr awaddr 12 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port default_sub default_sub_awprot awprot 3 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port default_sub default_sub_awready awready 1 STD_LOGIC Output
	add_instantiation_interface_port default_sub default_sub_awvalid awvalid 1 STD_LOGIC Input
	add_instantiation_interface_port default_sub default_sub_bready bready 1 STD_LOGIC Input
	add_instantiation_interface_port default_sub default_sub_bresp bresp 2 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port default_sub default_sub_bvalid bvalid 1 STD_LOGIC Output
	add_instantiation_interface_port default_sub default_sub_rdata rdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port default_sub default_sub_rready rready 1 STD_LOGIC Input
	add_instantiation_interface_port default_sub default_sub_rresp rresp 2 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port default_sub default_sub_rvalid rvalid 1 STD_LOGIC Output
	add_instantiation_interface_port default_sub default_sub_wdata wdata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port default_sub default_sub_wready wready 1 STD_LOGIC Output
	add_instantiation_interface_port default_sub default_sub_wstrb wstrb 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port default_sub default_sub_wvalid wvalid 1 STD_LOGIC Input
	save_instantiation
	add_component default_subordinate_2 ip/test_sys/default_subordinate_2.ip default_subordinate default_subordinate_2
	load_component default_subordinate_2
	set_component_parameter_value ALLOW_ARREADY {1}
	set_component_parameter_value ALLOW_AWREADY {1}
	set_component_parameter_value ALLOW_BVALID {1}
	set_component_parameter_value ALLOW_RVALID {1}
	set_component_parameter_value DEFAULT_BRESP {3}
	set_component_parameter_value DEFAULT_RDATA {111}
	set_component_parameter_value DEFAULT_RRESP {3}
	set_component_parameter_value USE_ANY_VALID_COND {0}
	set_component_parameter_value USE_ANY_VALID_IRQ {0}
	set_component_parameter_value USE_ANY_VALID_RESET {0}
	set_component_parameter_value USE_ARVALID_COND {0}
	set_component_parameter_value USE_ARVALID_IRQ {0}
	set_component_parameter_value USE_ARVALID_RESET {0}
	set_component_parameter_value USE_AWVALID_COND {0}
	set_component_parameter_value USE_AWVALID_IRQ {0}
	set_component_parameter_value USE_AWVALID_RESET {0}
	set_component_parameter_value USE_WVALID_COND {0}
	set_component_parameter_value USE_WVALID_IRQ {0}
	set_component_parameter_value USE_WVALID_RESET {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation default_subordinate_2
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clock clock INPUT
	set_instantiation_interface_parameter_value clock clockRate {0}
	set_instantiation_interface_parameter_value clock externallyDriven {false}
	set_instantiation_interface_parameter_value clock ptfSchematicName {}
	add_instantiation_interface_port clock clk clk 1 STD_LOGIC Input
	add_instantiation_interface reset reset INPUT
	set_instantiation_interface_parameter_value reset associatedClock {clock}
	set_instantiation_interface_parameter_value reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset reset reset 1 STD_LOGIC Input
	add_instantiation_interface default_sub axi4lite INPUT
	set_instantiation_interface_parameter_value default_sub associatedClock {clock}
	set_instantiation_interface_parameter_value default_sub associatedReset {reset}
	set_instantiation_interface_parameter_value default_sub bridgesToMaster {}
	set_instantiation_interface_parameter_value default_sub combinedAcceptanceCapability {1}
	set_instantiation_interface_parameter_value default_sub maximumOutstandingReads {1}
	set_instantiation_interface_parameter_value default_sub maximumOutstandingTransactions {1}
	set_instantiation_interface_parameter_value default_sub maximumOutstandingWrites {1}
	set_instantiation_interface_parameter_value default_sub readAcceptanceCapability {1}
	set_instantiation_interface_parameter_value default_sub readDataReorderingDepth {1}
	set_instantiation_interface_parameter_value default_sub trustzoneAware {true}
	set_instantiation_interface_parameter_value default_sub writeAcceptanceCapability {1}
	add_instantiation_interface_port default_sub default_sub_araddr araddr 12 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port default_sub default_sub_arprot arprot 3 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port default_sub default_sub_arready arready 1 STD_LOGIC Output
	add_instantiation_interface_port default_sub default_sub_arvalid arvalid 1 STD_LOGIC Input
	add_instantiation_interface_port default_sub default_sub_awaddr awaddr 12 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port default_sub default_sub_awprot awprot 3 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port default_sub default_sub_awready awready 1 STD_LOGIC Output
	add_instantiation_interface_port default_sub default_sub_awvalid awvalid 1 STD_LOGIC Input
	add_instantiation_interface_port default_sub default_sub_bready bready 1 STD_LOGIC Input
	add_instantiation_interface_port default_sub default_sub_bresp bresp 2 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port default_sub default_sub_bvalid bvalid 1 STD_LOGIC Output
	add_instantiation_interface_port default_sub default_sub_rdata rdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port default_sub default_sub_rready rready 1 STD_LOGIC Input
	add_instantiation_interface_port default_sub default_sub_rresp rresp 2 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port default_sub default_sub_rvalid rvalid 1 STD_LOGIC Output
	add_instantiation_interface_port default_sub default_sub_wdata wdata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port default_sub default_sub_wready wready 1 STD_LOGIC Output
	add_instantiation_interface_port default_sub default_sub_wstrb wstrb 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port default_sub default_sub_wvalid wvalid 1 STD_LOGIC Input
	save_instantiation
	add_component default_subordinate_3 ip/test_sys/default_subordinate_3.ip default_subordinate default_subordinate_3
	load_component default_subordinate_3
	set_component_parameter_value ALLOW_ARREADY {1}
	set_component_parameter_value ALLOW_AWREADY {1}
	set_component_parameter_value ALLOW_BVALID {0}
	set_component_parameter_value ALLOW_RVALID {0}
	set_component_parameter_value DEFAULT_BRESP {0}
	set_component_parameter_value DEFAULT_RDATA {111}
	set_component_parameter_value DEFAULT_RRESP {0}
	set_component_parameter_value USE_ANY_VALID_COND {0}
	set_component_parameter_value USE_ANY_VALID_IRQ {0}
	set_component_parameter_value USE_ANY_VALID_RESET {0}
	set_component_parameter_value USE_ARVALID_COND {0}
	set_component_parameter_value USE_ARVALID_IRQ {0}
	set_component_parameter_value USE_ARVALID_RESET {0}
	set_component_parameter_value USE_AWVALID_COND {0}
	set_component_parameter_value USE_AWVALID_IRQ {0}
	set_component_parameter_value USE_AWVALID_RESET {0}
	set_component_parameter_value USE_WVALID_COND {0}
	set_component_parameter_value USE_WVALID_IRQ {0}
	set_component_parameter_value USE_WVALID_RESET {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation default_subordinate_3
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clock clock INPUT
	set_instantiation_interface_parameter_value clock clockRate {0}
	set_instantiation_interface_parameter_value clock externallyDriven {false}
	set_instantiation_interface_parameter_value clock ptfSchematicName {}
	add_instantiation_interface_port clock clk clk 1 STD_LOGIC Input
	add_instantiation_interface reset reset INPUT
	set_instantiation_interface_parameter_value reset associatedClock {clock}
	set_instantiation_interface_parameter_value reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset reset reset 1 STD_LOGIC Input
	add_instantiation_interface default_sub axi4lite INPUT
	set_instantiation_interface_parameter_value default_sub associatedClock {clock}
	set_instantiation_interface_parameter_value default_sub associatedReset {reset}
	set_instantiation_interface_parameter_value default_sub bridgesToMaster {}
	set_instantiation_interface_parameter_value default_sub combinedAcceptanceCapability {1}
	set_instantiation_interface_parameter_value default_sub maximumOutstandingReads {1}
	set_instantiation_interface_parameter_value default_sub maximumOutstandingTransactions {1}
	set_instantiation_interface_parameter_value default_sub maximumOutstandingWrites {1}
	set_instantiation_interface_parameter_value default_sub readAcceptanceCapability {1}
	set_instantiation_interface_parameter_value default_sub readDataReorderingDepth {1}
	set_instantiation_interface_parameter_value default_sub trustzoneAware {true}
	set_instantiation_interface_parameter_value default_sub writeAcceptanceCapability {1}
	add_instantiation_interface_port default_sub default_sub_araddr araddr 12 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port default_sub default_sub_arprot arprot 3 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port default_sub default_sub_arready arready 1 STD_LOGIC Output
	add_instantiation_interface_port default_sub default_sub_arvalid arvalid 1 STD_LOGIC Input
	add_instantiation_interface_port default_sub default_sub_awaddr awaddr 12 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port default_sub default_sub_awprot awprot 3 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port default_sub default_sub_awready awready 1 STD_LOGIC Output
	add_instantiation_interface_port default_sub default_sub_awvalid awvalid 1 STD_LOGIC Input
	add_instantiation_interface_port default_sub default_sub_bready bready 1 STD_LOGIC Input
	add_instantiation_interface_port default_sub default_sub_bresp bresp 2 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port default_sub default_sub_bvalid bvalid 1 STD_LOGIC Output
	add_instantiation_interface_port default_sub default_sub_rdata rdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port default_sub default_sub_rready rready 1 STD_LOGIC Input
	add_instantiation_interface_port default_sub default_sub_rresp rresp 2 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port default_sub default_sub_rvalid rvalid 1 STD_LOGIC Output
	add_instantiation_interface_port default_sub default_sub_wdata wdata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port default_sub default_sub_wready wready 1 STD_LOGIC Output
	add_instantiation_interface_port default_sub default_sub_wstrb wstrb 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port default_sub default_sub_wvalid wvalid 1 STD_LOGIC Input
	save_instantiation
	add_component default_subordinate_4 ip/test_sys/default_subordinate_4.ip default_subordinate default_subordinate_4
	load_component default_subordinate_4
	set_component_parameter_value ALLOW_ARREADY {0}
	set_component_parameter_value ALLOW_AWREADY {0}
	set_component_parameter_value ALLOW_BVALID {1}
	set_component_parameter_value ALLOW_RVALID {1}
	set_component_parameter_value DEFAULT_BRESP {0}
	set_component_parameter_value DEFAULT_RDATA {111}
	set_component_parameter_value DEFAULT_RRESP {0}
	set_component_parameter_value USE_ANY_VALID_COND {0}
	set_component_parameter_value USE_ANY_VALID_IRQ {0}
	set_component_parameter_value USE_ANY_VALID_RESET {0}
	set_component_parameter_value USE_ARVALID_COND {0}
	set_component_parameter_value USE_ARVALID_IRQ {0}
	set_component_parameter_value USE_ARVALID_RESET {0}
	set_component_parameter_value USE_AWVALID_COND {0}
	set_component_parameter_value USE_AWVALID_IRQ {0}
	set_component_parameter_value USE_AWVALID_RESET {0}
	set_component_parameter_value USE_WVALID_COND {0}
	set_component_parameter_value USE_WVALID_IRQ {0}
	set_component_parameter_value USE_WVALID_RESET {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation default_subordinate_4
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clock clock INPUT
	set_instantiation_interface_parameter_value clock clockRate {0}
	set_instantiation_interface_parameter_value clock externallyDriven {false}
	set_instantiation_interface_parameter_value clock ptfSchematicName {}
	add_instantiation_interface_port clock clk clk 1 STD_LOGIC Input
	add_instantiation_interface reset reset INPUT
	set_instantiation_interface_parameter_value reset associatedClock {clock}
	set_instantiation_interface_parameter_value reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset reset reset 1 STD_LOGIC Input
	add_instantiation_interface default_sub axi4lite INPUT
	set_instantiation_interface_parameter_value default_sub associatedClock {clock}
	set_instantiation_interface_parameter_value default_sub associatedReset {reset}
	set_instantiation_interface_parameter_value default_sub bridgesToMaster {}
	set_instantiation_interface_parameter_value default_sub combinedAcceptanceCapability {1}
	set_instantiation_interface_parameter_value default_sub maximumOutstandingReads {1}
	set_instantiation_interface_parameter_value default_sub maximumOutstandingTransactions {1}
	set_instantiation_interface_parameter_value default_sub maximumOutstandingWrites {1}
	set_instantiation_interface_parameter_value default_sub readAcceptanceCapability {1}
	set_instantiation_interface_parameter_value default_sub readDataReorderingDepth {1}
	set_instantiation_interface_parameter_value default_sub trustzoneAware {true}
	set_instantiation_interface_parameter_value default_sub writeAcceptanceCapability {1}
	add_instantiation_interface_port default_sub default_sub_araddr araddr 12 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port default_sub default_sub_arprot arprot 3 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port default_sub default_sub_arready arready 1 STD_LOGIC Output
	add_instantiation_interface_port default_sub default_sub_arvalid arvalid 1 STD_LOGIC Input
	add_instantiation_interface_port default_sub default_sub_awaddr awaddr 12 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port default_sub default_sub_awprot awprot 3 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port default_sub default_sub_awready awready 1 STD_LOGIC Output
	add_instantiation_interface_port default_sub default_sub_awvalid awvalid 1 STD_LOGIC Input
	add_instantiation_interface_port default_sub default_sub_bready bready 1 STD_LOGIC Input
	add_instantiation_interface_port default_sub default_sub_bresp bresp 2 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port default_sub default_sub_bvalid bvalid 1 STD_LOGIC Output
	add_instantiation_interface_port default_sub default_sub_rdata rdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port default_sub default_sub_rready rready 1 STD_LOGIC Input
	add_instantiation_interface_port default_sub default_sub_rresp rresp 2 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port default_sub default_sub_rvalid rvalid 1 STD_LOGIC Output
	add_instantiation_interface_port default_sub default_sub_wdata wdata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port default_sub default_sub_wready wready 1 STD_LOGIC Output
	add_instantiation_interface_port default_sub default_sub_wstrb wstrb 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port default_sub default_sub_wvalid wvalid 1 STD_LOGIC Input
	save_instantiation
	add_component intel_niosv_m_0 ip/test_sys/test_sys_intel_niosv_m_0.ip intel_niosv_m intel_niosv_m_0
	load_component intel_niosv_m_0
	set_component_parameter_value enableDebug {0}
	set_component_parameter_value exceptionOffset {32}
	set_component_parameter_value exceptionSlave {intel_onchip_memory_0.s1}
	set_component_parameter_value numGpr {32}
	set_component_parameter_value resetOffset {0}
	set_component_parameter_value resetSlave {intel_onchip_memory_0.s1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation intel_niosv_m_0
	remove_instantiation_interfaces_and_ports
	set_instantiation_assignment_value embeddedsw.CMacro.CPU_FREQ {50000000u}
	set_instantiation_assignment_value embeddedsw.CMacro.DATA_ADDR_WIDTH {32}
	set_instantiation_assignment_value embeddedsw.CMacro.DCACHE_LINE_SIZE {0}
	set_instantiation_assignment_value embeddedsw.CMacro.DCACHE_LINE_SIZE_LOG2 {0}
	set_instantiation_assignment_value embeddedsw.CMacro.DCACHE_SIZE {0}
	set_instantiation_assignment_value embeddedsw.CMacro.EXCEPTION_ADDR {0x00000020}
	set_instantiation_assignment_value embeddedsw.CMacro.ICACHE_LINE_SIZE {0}
	set_instantiation_assignment_value embeddedsw.CMacro.ICACHE_LINE_SIZE_LOG2 {0}
	set_instantiation_assignment_value embeddedsw.CMacro.ICACHE_SIZE {0}
	set_instantiation_assignment_value embeddedsw.CMacro.INST_ADDR_WIDTH {32}
	set_instantiation_assignment_value embeddedsw.CMacro.MTIME_OFFSET {0x00020000}
	set_instantiation_assignment_value embeddedsw.CMacro.NUM_GPR {32}
	set_instantiation_assignment_value embeddedsw.CMacro.RESET_ADDR {0x00000000}
	set_instantiation_assignment_value embeddedsw.CMacro.TICKS_PER_SEC {no_quote(NIOSV_INTERNAL_TIMER_TICKS_PER_SECOND)}
	set_instantiation_assignment_value embeddedsw.CMacro.TIMER_DEVICE_TYPE {2}
	set_instantiation_assignment_value embeddedsw.configuration.HDLSimCachesCleared {1}
	set_instantiation_assignment_value embeddedsw.configuration.cpuArchitecture {Abbotts Lake}
	set_instantiation_assignment_value embeddedsw.configuration.exceptionOffset {32}
	set_instantiation_assignment_value embeddedsw.configuration.exceptionSlave {intel_onchip_memory_0.s1}
	set_instantiation_assignment_value embeddedsw.configuration.isTimerDevice {1}
	set_instantiation_assignment_value embeddedsw.configuration.numGpr {32}
	set_instantiation_assignment_value embeddedsw.configuration.resetOffset {0}
	set_instantiation_assignment_value embeddedsw.configuration.resetSlave {intel_onchip_memory_0.s1}
	set_instantiation_assignment_value embeddedsw.dts.params.altr,exception-addr {0x00000020}
	set_instantiation_assignment_value embeddedsw.dts.params.altr,reset-addr {0x00000000}
	set_instantiation_assignment_value embeddedsw.dts.params.clock-frequency {50000000u}
	set_instantiation_assignment_value embeddedsw.dts.params.dcache-line-size {0}
	set_instantiation_assignment_value embeddedsw.dts.params.dcache-size {0}
	set_instantiation_assignment_value embeddedsw.dts.params.icache-line-size {0}
	set_instantiation_assignment_value embeddedsw.dts.params.icache-size {0}
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface reset reset INPUT
	set_instantiation_interface_parameter_value reset associatedClock {clk}
	set_instantiation_interface_parameter_value reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset reset_reset reset 1 STD_LOGIC Input
	add_instantiation_interface platform_irq_rx interrupt OUTPUT
	set_instantiation_interface_parameter_value platform_irq_rx associatedAddressablePoint {}
	set_instantiation_interface_parameter_value platform_irq_rx associatedClock {clk}
	set_instantiation_interface_parameter_value platform_irq_rx associatedReset {reset}
	set_instantiation_interface_parameter_value platform_irq_rx irqMap {}
	set_instantiation_interface_parameter_value platform_irq_rx irqScheme {INDIVIDUAL_REQUESTS}
	add_instantiation_interface_port platform_irq_rx platform_irq_rx_irq irq 16 STD_LOGIC_VECTOR Input
	add_instantiation_interface instruction_manager axi4 OUTPUT
	set_instantiation_interface_parameter_value instruction_manager associatedClock {clk}
	set_instantiation_interface_parameter_value instruction_manager associatedReset {reset}
	set_instantiation_interface_parameter_value instruction_manager combinedIssuingCapability {2}
	set_instantiation_interface_parameter_value instruction_manager issuesFIXEDBursts {true}
	set_instantiation_interface_parameter_value instruction_manager issuesINCRBursts {true}
	set_instantiation_interface_parameter_value instruction_manager issuesWRAPBursts {true}
	set_instantiation_interface_parameter_value instruction_manager maximumOutstandingReads {1}
	set_instantiation_interface_parameter_value instruction_manager maximumOutstandingTransactions {1}
	set_instantiation_interface_parameter_value instruction_manager maximumOutstandingWrites {1}
	set_instantiation_interface_parameter_value instruction_manager readIssuingCapability {2}
	set_instantiation_interface_parameter_value instruction_manager trustzoneAware {true}
	set_instantiation_interface_parameter_value instruction_manager writeIssuingCapability {1}
	add_instantiation_interface_port instruction_manager instruction_manager_awaddr awaddr 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port instruction_manager instruction_manager_awsize awsize 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port instruction_manager instruction_manager_awprot awprot 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port instruction_manager instruction_manager_awvalid awvalid 1 STD_LOGIC Output
	add_instantiation_interface_port instruction_manager instruction_manager_awready awready 1 STD_LOGIC Input
	add_instantiation_interface_port instruction_manager instruction_manager_wdata wdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port instruction_manager instruction_manager_wstrb wstrb 4 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port instruction_manager instruction_manager_wlast wlast 1 STD_LOGIC Output
	add_instantiation_interface_port instruction_manager instruction_manager_wvalid wvalid 1 STD_LOGIC Output
	add_instantiation_interface_port instruction_manager instruction_manager_wready wready 1 STD_LOGIC Input
	add_instantiation_interface_port instruction_manager instruction_manager_bresp bresp 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port instruction_manager instruction_manager_bvalid bvalid 1 STD_LOGIC Input
	add_instantiation_interface_port instruction_manager instruction_manager_bready bready 1 STD_LOGIC Output
	add_instantiation_interface_port instruction_manager instruction_manager_araddr araddr 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port instruction_manager instruction_manager_arsize arsize 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port instruction_manager instruction_manager_arprot arprot 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port instruction_manager instruction_manager_arvalid arvalid 1 STD_LOGIC Output
	add_instantiation_interface_port instruction_manager instruction_manager_arready arready 1 STD_LOGIC Input
	add_instantiation_interface_port instruction_manager instruction_manager_rdata rdata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port instruction_manager instruction_manager_rresp rresp 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port instruction_manager instruction_manager_rvalid rvalid 1 STD_LOGIC Input
	add_instantiation_interface_port instruction_manager instruction_manager_rready rready 1 STD_LOGIC Output
	add_instantiation_interface data_manager axi4 OUTPUT
	set_instantiation_interface_parameter_value data_manager associatedClock {clk}
	set_instantiation_interface_parameter_value data_manager associatedReset {reset}
	set_instantiation_interface_parameter_value data_manager combinedIssuingCapability {1}
	set_instantiation_interface_parameter_value data_manager issuesFIXEDBursts {true}
	set_instantiation_interface_parameter_value data_manager issuesINCRBursts {true}
	set_instantiation_interface_parameter_value data_manager issuesWRAPBursts {true}
	set_instantiation_interface_parameter_value data_manager maximumOutstandingReads {1}
	set_instantiation_interface_parameter_value data_manager maximumOutstandingTransactions {1}
	set_instantiation_interface_parameter_value data_manager maximumOutstandingWrites {1}
	set_instantiation_interface_parameter_value data_manager readIssuingCapability {1}
	set_instantiation_interface_parameter_value data_manager trustzoneAware {true}
	set_instantiation_interface_parameter_value data_manager writeIssuingCapability {1}
	add_instantiation_interface_port data_manager data_manager_awaddr awaddr 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port data_manager data_manager_awsize awsize 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port data_manager data_manager_awprot awprot 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port data_manager data_manager_awvalid awvalid 1 STD_LOGIC Output
	add_instantiation_interface_port data_manager data_manager_awready awready 1 STD_LOGIC Input
	add_instantiation_interface_port data_manager data_manager_wdata wdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port data_manager data_manager_wstrb wstrb 4 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port data_manager data_manager_wlast wlast 1 STD_LOGIC Output
	add_instantiation_interface_port data_manager data_manager_wvalid wvalid 1 STD_LOGIC Output
	add_instantiation_interface_port data_manager data_manager_wready wready 1 STD_LOGIC Input
	add_instantiation_interface_port data_manager data_manager_bresp bresp 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port data_manager data_manager_bvalid bvalid 1 STD_LOGIC Input
	add_instantiation_interface_port data_manager data_manager_bready bready 1 STD_LOGIC Output
	add_instantiation_interface_port data_manager data_manager_araddr araddr 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port data_manager data_manager_arsize arsize 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port data_manager data_manager_arprot arprot 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port data_manager data_manager_arvalid arvalid 1 STD_LOGIC Output
	add_instantiation_interface_port data_manager data_manager_arready arready 1 STD_LOGIC Input
	add_instantiation_interface_port data_manager data_manager_rdata rdata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port data_manager data_manager_rresp rresp 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port data_manager data_manager_rvalid rvalid 1 STD_LOGIC Input
	add_instantiation_interface_port data_manager data_manager_rready rready 1 STD_LOGIC Output
	add_instantiation_interface timer_sw_agent avalon INPUT
	set_instantiation_interface_parameter_value timer_sw_agent addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value timer_sw_agent addressGroup {0}
	set_instantiation_interface_parameter_value timer_sw_agent addressSpan {64}
	set_instantiation_interface_parameter_value timer_sw_agent addressUnits {SYMBOLS}
	set_instantiation_interface_parameter_value timer_sw_agent alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value timer_sw_agent associatedClock {clk}
	set_instantiation_interface_parameter_value timer_sw_agent associatedReset {reset}
	set_instantiation_interface_parameter_value timer_sw_agent bitsPerSymbol {8}
	set_instantiation_interface_parameter_value timer_sw_agent bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value timer_sw_agent bridgesToMaster {}
	set_instantiation_interface_parameter_value timer_sw_agent burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value timer_sw_agent burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value timer_sw_agent constantBurstBehavior {false}
	set_instantiation_interface_parameter_value timer_sw_agent explicitAddressSpan {0}
	set_instantiation_interface_parameter_value timer_sw_agent holdTime {0}
	set_instantiation_interface_parameter_value timer_sw_agent interleaveBursts {false}
	set_instantiation_interface_parameter_value timer_sw_agent isBigEndian {false}
	set_instantiation_interface_parameter_value timer_sw_agent isFlash {false}
	set_instantiation_interface_parameter_value timer_sw_agent isMemoryDevice {false}
	set_instantiation_interface_parameter_value timer_sw_agent isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value timer_sw_agent linewrapBursts {false}
	set_instantiation_interface_parameter_value timer_sw_agent maximumPendingReadTransactions {2}
	set_instantiation_interface_parameter_value timer_sw_agent maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value timer_sw_agent minimumReadLatency {1}
	set_instantiation_interface_parameter_value timer_sw_agent minimumResponseLatency {1}
	set_instantiation_interface_parameter_value timer_sw_agent minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value timer_sw_agent prSafe {false}
	set_instantiation_interface_parameter_value timer_sw_agent printableDevice {false}
	set_instantiation_interface_parameter_value timer_sw_agent readLatency {0}
	set_instantiation_interface_parameter_value timer_sw_agent readWaitStates {1}
	set_instantiation_interface_parameter_value timer_sw_agent readWaitTime {1}
	set_instantiation_interface_parameter_value timer_sw_agent registerIncomingSignals {false}
	set_instantiation_interface_parameter_value timer_sw_agent registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value timer_sw_agent setupTime {0}
	set_instantiation_interface_parameter_value timer_sw_agent timingUnits {Cycles}
	set_instantiation_interface_parameter_value timer_sw_agent transparentBridge {false}
	set_instantiation_interface_parameter_value timer_sw_agent waitrequestAllowance {0}
	set_instantiation_interface_parameter_value timer_sw_agent wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value timer_sw_agent writeLatency {0}
	set_instantiation_interface_parameter_value timer_sw_agent writeWaitStates {0}
	set_instantiation_interface_parameter_value timer_sw_agent writeWaitTime {0}
	set_instantiation_interface_assignment_value timer_sw_agent embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value timer_sw_agent embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value timer_sw_agent embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value timer_sw_agent embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_assignment_value timer_sw_agent qsys.ui.connect {data_manager}
	set_instantiation_interface_sysinfo_parameter_value timer_sw_agent address_map {<address-map><slave name='timer_sw_agent' start='0x0' end='0x40' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value timer_sw_agent address_width {6}
	set_instantiation_interface_sysinfo_parameter_value timer_sw_agent max_slave_data_width {32}
	add_instantiation_interface_port timer_sw_agent timer_sw_agent_write write 1 STD_LOGIC Input
	add_instantiation_interface_port timer_sw_agent timer_sw_agent_writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port timer_sw_agent timer_sw_agent_byteenable byteenable 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port timer_sw_agent timer_sw_agent_address address 6 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port timer_sw_agent timer_sw_agent_read read 1 STD_LOGIC Input
	add_instantiation_interface_port timer_sw_agent timer_sw_agent_readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port timer_sw_agent timer_sw_agent_readdatavalid readdatavalid 1 STD_LOGIC Output
	save_instantiation
	add_component intel_onchip_memory_0 ip/test_sys/test_sys_intel_onchip_memory_0.ip intel_onchip_memory intel_onchip_memory_0
	load_component intel_onchip_memory_0
	set_component_parameter_value allowInSystemMemoryContentEditor {0}
	set_component_parameter_value blockType {AUTO}
	set_component_parameter_value clockEnable {0}
	set_component_parameter_value dataWidth {32}
	set_component_parameter_value dataWidth2 {32}
	set_component_parameter_value dualPort {0}
	set_component_parameter_value enPRInitMode {0}
	set_component_parameter_value enableDiffWidth {0}
	set_component_parameter_value gui_debugaccess {0}
	set_component_parameter_value initMemContent {1}
	set_component_parameter_value initializationFileName {onchip_mem.hex}
	set_component_parameter_value instanceID {NONE}
	set_component_parameter_value lvl1OutputRegA {0}
	set_component_parameter_value lvl1OutputRegB {0}
	set_component_parameter_value lvl2OutputRegA {0}
	set_component_parameter_value lvl2OutputRegB {0}
	set_component_parameter_value memorySize {131072.0}
	set_component_parameter_value readDuringWriteMode_Mixed {DONT_CARE}
	set_component_parameter_value resetrequest_enabled {1}
	set_component_parameter_value singleClockOperation {0}
	set_component_parameter_value useNonDefaultInitFile {0}
	set_component_parameter_value writable {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation intel_onchip_memory_0
	remove_instantiation_interfaces_and_ports
	set_instantiation_assignment_value embeddedsw.CMacro.ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR {0}
	set_instantiation_assignment_value embeddedsw.CMacro.CONTENTS_INFO {""}
	set_instantiation_assignment_value embeddedsw.CMacro.DUAL_PORT {0}
	set_instantiation_assignment_value embeddedsw.CMacro.GUI_RAM_BLOCK_TYPE {AUTO}
	set_instantiation_assignment_value embeddedsw.CMacro.INIT_CONTENTS_FILE {test_sys_intel_onchip_memory_0_intel_onchip_memory_0}
	set_instantiation_assignment_value embeddedsw.CMacro.INIT_MEM_CONTENT {1}
	set_instantiation_assignment_value embeddedsw.CMacro.INSTANCE_ID {NONE}
	set_instantiation_assignment_value embeddedsw.CMacro.NON_DEFAULT_INIT_FILE_ENABLED {0}
	set_instantiation_assignment_value embeddedsw.CMacro.RAM_BLOCK_TYPE {AUTO}
	set_instantiation_assignment_value embeddedsw.CMacro.READ_DURING_WRITE_MODE {DONT_CARE}
	set_instantiation_assignment_value embeddedsw.CMacro.SINGLE_CLOCK_OP {0}
	set_instantiation_assignment_value embeddedsw.CMacro.SIZE_MULTIPLE {1}
	set_instantiation_assignment_value embeddedsw.CMacro.SIZE_VALUE {131072}
	set_instantiation_assignment_value embeddedsw.CMacro.WRITABLE {1}
	set_instantiation_assignment_value embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR {SIM_DIR}
	set_instantiation_assignment_value embeddedsw.memoryInfo.GENERATE_DAT_SYM {1}
	set_instantiation_assignment_value embeddedsw.memoryInfo.GENERATE_HEX {1}
	set_instantiation_assignment_value embeddedsw.memoryInfo.HAS_BYTE_LANE {0}
	set_instantiation_assignment_value embeddedsw.memoryInfo.HEX_INSTALL_DIR {QPF_DIR}
	set_instantiation_assignment_value embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH {32}
	set_instantiation_assignment_value embeddedsw.memoryInfo.MEM_INIT_FILENAME {test_sys_intel_onchip_memory_0_intel_onchip_memory_0}
	set_instantiation_assignment_value postgeneration.simulation.init_file.param_name {INIT_FILE}
	set_instantiation_assignment_value postgeneration.simulation.init_file.type {MEM_INIT}
	add_instantiation_interface clk1 clock INPUT
	set_instantiation_interface_parameter_value clk1 clockRate {0}
	set_instantiation_interface_parameter_value clk1 externallyDriven {false}
	set_instantiation_interface_parameter_value clk1 ptfSchematicName {}
	add_instantiation_interface_port clk1 clk clk 1 STD_LOGIC Input
	add_instantiation_interface s1 avalon INPUT
	set_instantiation_interface_parameter_value s1 addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value s1 addressGroup {0}
	set_instantiation_interface_parameter_value s1 addressSpan {131072}
	set_instantiation_interface_parameter_value s1 addressUnits {WORDS}
	set_instantiation_interface_parameter_value s1 alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value s1 associatedClock {clk1}
	set_instantiation_interface_parameter_value s1 associatedReset {reset1}
	set_instantiation_interface_parameter_value s1 bitsPerSymbol {8}
	set_instantiation_interface_parameter_value s1 bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value s1 bridgesToMaster {}
	set_instantiation_interface_parameter_value s1 burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value s1 burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value s1 constantBurstBehavior {false}
	set_instantiation_interface_parameter_value s1 explicitAddressSpan {131072}
	set_instantiation_interface_parameter_value s1 holdTime {0}
	set_instantiation_interface_parameter_value s1 interleaveBursts {false}
	set_instantiation_interface_parameter_value s1 isBigEndian {false}
	set_instantiation_interface_parameter_value s1 isFlash {false}
	set_instantiation_interface_parameter_value s1 isMemoryDevice {true}
	set_instantiation_interface_parameter_value s1 isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value s1 linewrapBursts {false}
	set_instantiation_interface_parameter_value s1 maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value s1 maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value s1 minimumReadLatency {1}
	set_instantiation_interface_parameter_value s1 minimumResponseLatency {1}
	set_instantiation_interface_parameter_value s1 minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value s1 prSafe {false}
	set_instantiation_interface_parameter_value s1 printableDevice {false}
	set_instantiation_interface_parameter_value s1 readLatency {1}
	set_instantiation_interface_parameter_value s1 readWaitStates {0}
	set_instantiation_interface_parameter_value s1 readWaitTime {0}
	set_instantiation_interface_parameter_value s1 registerIncomingSignals {false}
	set_instantiation_interface_parameter_value s1 registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value s1 setupTime {0}
	set_instantiation_interface_parameter_value s1 timingUnits {Cycles}
	set_instantiation_interface_parameter_value s1 transparentBridge {false}
	set_instantiation_interface_parameter_value s1 waitrequestAllowance {0}
	set_instantiation_interface_parameter_value s1 wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value s1 writeLatency {0}
	set_instantiation_interface_parameter_value s1 writeWaitStates {0}
	set_instantiation_interface_parameter_value s1 writeWaitTime {0}
	set_instantiation_interface_assignment_value s1 embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value s1 embeddedsw.configuration.isMemoryDevice {1}
	set_instantiation_interface_assignment_value s1 embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value s1 embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value s1 address_map {<address-map><slave name='s1' start='0x0' end='0x20000' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value s1 address_width {17}
	set_instantiation_interface_sysinfo_parameter_value s1 max_slave_data_width {32}
	add_instantiation_interface_port s1 address address 15 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s1 read read 1 STD_LOGIC Input
	add_instantiation_interface_port s1 readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port s1 byteenable byteenable 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s1 write write 1 STD_LOGIC Input
	add_instantiation_interface_port s1 writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface reset1 reset INPUT
	set_instantiation_interface_parameter_value reset1 associatedClock {clk1}
	set_instantiation_interface_parameter_value reset1 synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset1 reset reset 1 STD_LOGIC Input
	add_instantiation_interface_port reset1 reset_req reset_req 1 STD_LOGIC Input
	save_instantiation
	add_component reset_in ip/test_sys/reset_in.ip altera_reset_bridge reset_in
	load_component reset_in
	set_component_parameter_value ACTIVE_LOW_RESET {0}
	set_component_parameter_value NUM_RESET_OUTPUTS {1}
	set_component_parameter_value SYNCHRONOUS_EDGES {deassert}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_RESET_REQUEST {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation reset_in
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface in_reset reset INPUT
	set_instantiation_interface_parameter_value in_reset associatedClock {clk}
	set_instantiation_interface_parameter_value in_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port in_reset in_reset reset 1 STD_LOGIC Input
	add_instantiation_interface out_reset reset OUTPUT
	set_instantiation_interface_parameter_value out_reset associatedClock {clk}
	set_instantiation_interface_parameter_value out_reset associatedDirectReset {in_reset}
	set_instantiation_interface_parameter_value out_reset associatedResetSinks {in_reset}
	set_instantiation_interface_parameter_value out_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port out_reset out_reset reset 1 STD_LOGIC Output
	save_instantiation

	# add wirelevel expressions

	# preserve ports for debug

	# add the connections
	add_connection clock_in.out_clk/default_subordinate_0.clock
	set_connection_parameter_value clock_in.out_clk/default_subordinate_0.clock clockDomainSysInfo {1}
	set_connection_parameter_value clock_in.out_clk/default_subordinate_0.clock clockRateSysInfo {50000000.0}
	set_connection_parameter_value clock_in.out_clk/default_subordinate_0.clock clockResetSysInfo {}
	set_connection_parameter_value clock_in.out_clk/default_subordinate_0.clock resetDomainSysInfo {1}
	add_connection clock_in.out_clk/default_subordinate_1.clock
	set_connection_parameter_value clock_in.out_clk/default_subordinate_1.clock clockDomainSysInfo {1}
	set_connection_parameter_value clock_in.out_clk/default_subordinate_1.clock clockRateSysInfo {50000000.0}
	set_connection_parameter_value clock_in.out_clk/default_subordinate_1.clock clockResetSysInfo {}
	set_connection_parameter_value clock_in.out_clk/default_subordinate_1.clock resetDomainSysInfo {1}
	add_connection clock_in.out_clk/default_subordinate_2.clock
	set_connection_parameter_value clock_in.out_clk/default_subordinate_2.clock clockDomainSysInfo {1}
	set_connection_parameter_value clock_in.out_clk/default_subordinate_2.clock clockRateSysInfo {50000000.0}
	set_connection_parameter_value clock_in.out_clk/default_subordinate_2.clock clockResetSysInfo {}
	set_connection_parameter_value clock_in.out_clk/default_subordinate_2.clock resetDomainSysInfo {1}
	add_connection clock_in.out_clk/default_subordinate_3.clock
	set_connection_parameter_value clock_in.out_clk/default_subordinate_3.clock clockDomainSysInfo {1}
	set_connection_parameter_value clock_in.out_clk/default_subordinate_3.clock clockRateSysInfo {50000000.0}
	set_connection_parameter_value clock_in.out_clk/default_subordinate_3.clock clockResetSysInfo {}
	set_connection_parameter_value clock_in.out_clk/default_subordinate_3.clock resetDomainSysInfo {1}
	add_connection clock_in.out_clk/default_subordinate_4.clock
	set_connection_parameter_value clock_in.out_clk/default_subordinate_4.clock clockDomainSysInfo {1}
	set_connection_parameter_value clock_in.out_clk/default_subordinate_4.clock clockRateSysInfo {50000000.0}
	set_connection_parameter_value clock_in.out_clk/default_subordinate_4.clock clockResetSysInfo {}
	set_connection_parameter_value clock_in.out_clk/default_subordinate_4.clock resetDomainSysInfo {1}
	add_connection clock_in.out_clk/intel_niosv_m_0.clk
	set_connection_parameter_value clock_in.out_clk/intel_niosv_m_0.clk clockDomainSysInfo {1}
	set_connection_parameter_value clock_in.out_clk/intel_niosv_m_0.clk clockRateSysInfo {50000000.0}
	set_connection_parameter_value clock_in.out_clk/intel_niosv_m_0.clk clockResetSysInfo {}
	set_connection_parameter_value clock_in.out_clk/intel_niosv_m_0.clk resetDomainSysInfo {1}
	add_connection clock_in.out_clk/intel_onchip_memory_0.clk1
	set_connection_parameter_value clock_in.out_clk/intel_onchip_memory_0.clk1 clockDomainSysInfo {1}
	set_connection_parameter_value clock_in.out_clk/intel_onchip_memory_0.clk1 clockRateSysInfo {50000000.0}
	set_connection_parameter_value clock_in.out_clk/intel_onchip_memory_0.clk1 clockResetSysInfo {}
	set_connection_parameter_value clock_in.out_clk/intel_onchip_memory_0.clk1 resetDomainSysInfo {1}
	add_connection clock_in.out_clk/reset_in.clk
	set_connection_parameter_value clock_in.out_clk/reset_in.clk clockDomainSysInfo {1}
	set_connection_parameter_value clock_in.out_clk/reset_in.clk clockRateSysInfo {50000000.0}
	set_connection_parameter_value clock_in.out_clk/reset_in.clk clockResetSysInfo {}
	set_connection_parameter_value clock_in.out_clk/reset_in.clk resetDomainSysInfo {1}
	add_connection intel_niosv_m_0.data_manager/default_subordinate_0.default_sub
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_0.default_sub addressMapSysInfo {<address-map><slave name='intel_onchip_memory_0.s1' start='0x0' end='0x20000' datawidth='32' /><slave name='intel_niosv_m_0.timer_sw_agent' start='0x20000' end='0x20040' datawidth='32' /><slave name='default_subordinate_0.default_sub' start='0x21000' end='0x22000' datawidth='32' /><slave name='default_subordinate_1.default_sub' start='0x22000' end='0x23000' datawidth='32' /><slave name='default_subordinate_2.default_sub' start='0x23000' end='0x24000' datawidth='32' /><slave name='default_subordinate_3.default_sub' start='0x24000' end='0x25000' datawidth='32' /><slave name='default_subordinate_4.default_sub' start='0x25000' end='0x26000' datawidth='32' /></address-map>}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_0.default_sub addressWidthSysInfo {18}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_0.default_sub arbitrationPriority {1}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_0.default_sub baseAddress {0x00021000}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_0.default_sub defaultConnection {0}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_0.default_sub domainAlias {}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_0.default_sub qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_0.default_sub qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_0.default_sub qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_0.default_sub qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_0.default_sub qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_0.default_sub qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_0.default_sub qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_0.default_sub qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_0.default_sub qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_0.default_sub qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_0.default_sub qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_0.default_sub qsys_mm.syncResets {TRUE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_0.default_sub qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_0.default_sub slaveDataWidthSysInfo {-1}
	add_connection intel_niosv_m_0.data_manager/default_subordinate_1.default_sub
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_1.default_sub addressMapSysInfo {<address-map><slave name='intel_onchip_memory_0.s1' start='0x0' end='0x20000' datawidth='32' /><slave name='intel_niosv_m_0.timer_sw_agent' start='0x20000' end='0x20040' datawidth='32' /><slave name='default_subordinate_0.default_sub' start='0x21000' end='0x22000' datawidth='32' /><slave name='default_subordinate_1.default_sub' start='0x22000' end='0x23000' datawidth='32' /><slave name='default_subordinate_2.default_sub' start='0x23000' end='0x24000' datawidth='32' /><slave name='default_subordinate_3.default_sub' start='0x24000' end='0x25000' datawidth='32' /><slave name='default_subordinate_4.default_sub' start='0x25000' end='0x26000' datawidth='32' /></address-map>}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_1.default_sub addressWidthSysInfo {18}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_1.default_sub arbitrationPriority {1}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_1.default_sub baseAddress {0x00022000}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_1.default_sub defaultConnection {0}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_1.default_sub domainAlias {}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_1.default_sub qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_1.default_sub qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_1.default_sub qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_1.default_sub qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_1.default_sub qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_1.default_sub qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_1.default_sub qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_1.default_sub qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_1.default_sub qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_1.default_sub qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_1.default_sub qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_1.default_sub qsys_mm.syncResets {TRUE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_1.default_sub qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_1.default_sub slaveDataWidthSysInfo {-1}
	add_connection intel_niosv_m_0.data_manager/default_subordinate_2.default_sub
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_2.default_sub addressMapSysInfo {<address-map><slave name='intel_onchip_memory_0.s1' start='0x0' end='0x20000' datawidth='32' /><slave name='intel_niosv_m_0.timer_sw_agent' start='0x20000' end='0x20040' datawidth='32' /><slave name='default_subordinate_0.default_sub' start='0x21000' end='0x22000' datawidth='32' /><slave name='default_subordinate_1.default_sub' start='0x22000' end='0x23000' datawidth='32' /><slave name='default_subordinate_2.default_sub' start='0x23000' end='0x24000' datawidth='32' /><slave name='default_subordinate_3.default_sub' start='0x24000' end='0x25000' datawidth='32' /><slave name='default_subordinate_4.default_sub' start='0x25000' end='0x26000' datawidth='32' /></address-map>}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_2.default_sub addressWidthSysInfo {18}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_2.default_sub arbitrationPriority {1}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_2.default_sub baseAddress {0x00023000}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_2.default_sub defaultConnection {0}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_2.default_sub domainAlias {}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_2.default_sub qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_2.default_sub qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_2.default_sub qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_2.default_sub qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_2.default_sub qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_2.default_sub qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_2.default_sub qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_2.default_sub qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_2.default_sub qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_2.default_sub qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_2.default_sub qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_2.default_sub qsys_mm.syncResets {TRUE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_2.default_sub qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_2.default_sub slaveDataWidthSysInfo {-1}
	add_connection intel_niosv_m_0.data_manager/default_subordinate_3.default_sub
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_3.default_sub addressMapSysInfo {<address-map><slave name='intel_onchip_memory_0.s1' start='0x0' end='0x20000' datawidth='32' /><slave name='intel_niosv_m_0.timer_sw_agent' start='0x20000' end='0x20040' datawidth='32' /><slave name='default_subordinate_0.default_sub' start='0x21000' end='0x22000' datawidth='32' /><slave name='default_subordinate_1.default_sub' start='0x22000' end='0x23000' datawidth='32' /><slave name='default_subordinate_2.default_sub' start='0x23000' end='0x24000' datawidth='32' /><slave name='default_subordinate_3.default_sub' start='0x24000' end='0x25000' datawidth='32' /><slave name='default_subordinate_4.default_sub' start='0x25000' end='0x26000' datawidth='32' /></address-map>}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_3.default_sub addressWidthSysInfo {18}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_3.default_sub arbitrationPriority {1}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_3.default_sub baseAddress {0x00024000}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_3.default_sub defaultConnection {0}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_3.default_sub domainAlias {}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_3.default_sub qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_3.default_sub qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_3.default_sub qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_3.default_sub qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_3.default_sub qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_3.default_sub qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_3.default_sub qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_3.default_sub qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_3.default_sub qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_3.default_sub qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_3.default_sub qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_3.default_sub qsys_mm.syncResets {TRUE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_3.default_sub qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_3.default_sub slaveDataWidthSysInfo {-1}
	add_connection intel_niosv_m_0.data_manager/default_subordinate_4.default_sub
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_4.default_sub addressMapSysInfo {<address-map><slave name='intel_onchip_memory_0.s1' start='0x0' end='0x20000' datawidth='32' /><slave name='intel_niosv_m_0.timer_sw_agent' start='0x20000' end='0x20040' datawidth='32' /><slave name='default_subordinate_0.default_sub' start='0x21000' end='0x22000' datawidth='32' /><slave name='default_subordinate_1.default_sub' start='0x22000' end='0x23000' datawidth='32' /><slave name='default_subordinate_2.default_sub' start='0x23000' end='0x24000' datawidth='32' /><slave name='default_subordinate_3.default_sub' start='0x24000' end='0x25000' datawidth='32' /><slave name='default_subordinate_4.default_sub' start='0x25000' end='0x26000' datawidth='32' /></address-map>}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_4.default_sub addressWidthSysInfo {18}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_4.default_sub arbitrationPriority {1}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_4.default_sub baseAddress {0x00025000}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_4.default_sub defaultConnection {0}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_4.default_sub domainAlias {}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_4.default_sub qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_4.default_sub qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_4.default_sub qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_4.default_sub qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_4.default_sub qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_4.default_sub qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_4.default_sub qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_4.default_sub qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_4.default_sub qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_4.default_sub qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_4.default_sub qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_4.default_sub qsys_mm.syncResets {TRUE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_4.default_sub qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value intel_niosv_m_0.data_manager/default_subordinate_4.default_sub slaveDataWidthSysInfo {-1}
	add_connection intel_niosv_m_0.data_manager/intel_niosv_m_0.timer_sw_agent
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_niosv_m_0.timer_sw_agent addressMapSysInfo {<address-map><slave name='intel_onchip_memory_0.s1' start='0x0' end='0x20000' datawidth='32' /><slave name='intel_niosv_m_0.timer_sw_agent' start='0x20000' end='0x20040' datawidth='32' /><slave name='default_subordinate_0.default_sub' start='0x21000' end='0x22000' datawidth='32' /><slave name='default_subordinate_1.default_sub' start='0x22000' end='0x23000' datawidth='32' /><slave name='default_subordinate_2.default_sub' start='0x23000' end='0x24000' datawidth='32' /><slave name='default_subordinate_3.default_sub' start='0x24000' end='0x25000' datawidth='32' /><slave name='default_subordinate_4.default_sub' start='0x25000' end='0x26000' datawidth='32' /></address-map>}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_niosv_m_0.timer_sw_agent addressWidthSysInfo {18}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_niosv_m_0.timer_sw_agent arbitrationPriority {1}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_niosv_m_0.timer_sw_agent baseAddress {0x00020000}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_niosv_m_0.timer_sw_agent defaultConnection {0}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_niosv_m_0.timer_sw_agent domainAlias {}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_niosv_m_0.timer_sw_agent qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_niosv_m_0.timer_sw_agent qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_niosv_m_0.timer_sw_agent qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_niosv_m_0.timer_sw_agent qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_niosv_m_0.timer_sw_agent qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_niosv_m_0.timer_sw_agent qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_niosv_m_0.timer_sw_agent qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_niosv_m_0.timer_sw_agent qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_niosv_m_0.timer_sw_agent qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_niosv_m_0.timer_sw_agent qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_niosv_m_0.timer_sw_agent qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_niosv_m_0.timer_sw_agent qsys_mm.syncResets {TRUE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_niosv_m_0.timer_sw_agent qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_niosv_m_0.timer_sw_agent slaveDataWidthSysInfo {-1}
	add_connection intel_niosv_m_0.data_manager/intel_onchip_memory_0.s1
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_onchip_memory_0.s1 addressMapSysInfo {<address-map><slave name='intel_onchip_memory_0.s1' start='0x0' end='0x20000' datawidth='32' /><slave name='intel_niosv_m_0.timer_sw_agent' start='0x20000' end='0x20040' datawidth='32' /><slave name='default_subordinate_0.default_sub' start='0x21000' end='0x22000' datawidth='32' /><slave name='default_subordinate_1.default_sub' start='0x22000' end='0x23000' datawidth='32' /><slave name='default_subordinate_2.default_sub' start='0x23000' end='0x24000' datawidth='32' /><slave name='default_subordinate_3.default_sub' start='0x24000' end='0x25000' datawidth='32' /><slave name='default_subordinate_4.default_sub' start='0x25000' end='0x26000' datawidth='32' /></address-map>}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_onchip_memory_0.s1 addressWidthSysInfo {18}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_onchip_memory_0.s1 arbitrationPriority {1}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_onchip_memory_0.s1 baseAddress {0x0000}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_onchip_memory_0.s1 defaultConnection {0}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_onchip_memory_0.s1 domainAlias {}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_onchip_memory_0.s1 qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_onchip_memory_0.s1 qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_onchip_memory_0.s1 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_onchip_memory_0.s1 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_onchip_memory_0.s1 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_onchip_memory_0.s1 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_onchip_memory_0.s1 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_onchip_memory_0.s1 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_onchip_memory_0.s1 qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_onchip_memory_0.s1 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_onchip_memory_0.s1 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_onchip_memory_0.s1 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_onchip_memory_0.s1 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value intel_niosv_m_0.data_manager/intel_onchip_memory_0.s1 slaveDataWidthSysInfo {-1}
	add_connection intel_niosv_m_0.instruction_manager/default_subordinate_0.default_sub
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_0.default_sub addressMapSysInfo {<address-map><slave name='intel_onchip_memory_0.s1' start='0x0' end='0x20000' datawidth='32' /><slave name='default_subordinate_0.default_sub' start='0x21000' end='0x22000' datawidth='32' /><slave name='default_subordinate_1.default_sub' start='0x22000' end='0x23000' datawidth='32' /><slave name='default_subordinate_2.default_sub' start='0x23000' end='0x24000' datawidth='32' /><slave name='default_subordinate_3.default_sub' start='0x24000' end='0x25000' datawidth='32' /><slave name='default_subordinate_4.default_sub' start='0x25000' end='0x26000' datawidth='32' /></address-map>}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_0.default_sub addressWidthSysInfo {18}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_0.default_sub arbitrationPriority {1}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_0.default_sub baseAddress {0x00021000}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_0.default_sub defaultConnection {0}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_0.default_sub domainAlias {}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_0.default_sub qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_0.default_sub qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_0.default_sub qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_0.default_sub qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_0.default_sub qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_0.default_sub qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_0.default_sub qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_0.default_sub qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_0.default_sub qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_0.default_sub qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_0.default_sub qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_0.default_sub qsys_mm.syncResets {TRUE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_0.default_sub qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_0.default_sub slaveDataWidthSysInfo {-1}
	add_connection intel_niosv_m_0.instruction_manager/default_subordinate_1.default_sub
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_1.default_sub addressMapSysInfo {<address-map><slave name='intel_onchip_memory_0.s1' start='0x0' end='0x20000' datawidth='32' /><slave name='default_subordinate_0.default_sub' start='0x21000' end='0x22000' datawidth='32' /><slave name='default_subordinate_1.default_sub' start='0x22000' end='0x23000' datawidth='32' /><slave name='default_subordinate_2.default_sub' start='0x23000' end='0x24000' datawidth='32' /><slave name='default_subordinate_3.default_sub' start='0x24000' end='0x25000' datawidth='32' /><slave name='default_subordinate_4.default_sub' start='0x25000' end='0x26000' datawidth='32' /></address-map>}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_1.default_sub addressWidthSysInfo {18}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_1.default_sub arbitrationPriority {1}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_1.default_sub baseAddress {0x00022000}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_1.default_sub defaultConnection {0}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_1.default_sub domainAlias {}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_1.default_sub qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_1.default_sub qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_1.default_sub qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_1.default_sub qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_1.default_sub qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_1.default_sub qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_1.default_sub qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_1.default_sub qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_1.default_sub qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_1.default_sub qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_1.default_sub qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_1.default_sub qsys_mm.syncResets {TRUE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_1.default_sub qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_1.default_sub slaveDataWidthSysInfo {-1}
	add_connection intel_niosv_m_0.instruction_manager/default_subordinate_2.default_sub
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_2.default_sub addressMapSysInfo {<address-map><slave name='intel_onchip_memory_0.s1' start='0x0' end='0x20000' datawidth='32' /><slave name='default_subordinate_0.default_sub' start='0x21000' end='0x22000' datawidth='32' /><slave name='default_subordinate_1.default_sub' start='0x22000' end='0x23000' datawidth='32' /><slave name='default_subordinate_2.default_sub' start='0x23000' end='0x24000' datawidth='32' /><slave name='default_subordinate_3.default_sub' start='0x24000' end='0x25000' datawidth='32' /><slave name='default_subordinate_4.default_sub' start='0x25000' end='0x26000' datawidth='32' /></address-map>}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_2.default_sub addressWidthSysInfo {18}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_2.default_sub arbitrationPriority {1}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_2.default_sub baseAddress {0x00023000}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_2.default_sub defaultConnection {0}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_2.default_sub domainAlias {}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_2.default_sub qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_2.default_sub qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_2.default_sub qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_2.default_sub qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_2.default_sub qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_2.default_sub qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_2.default_sub qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_2.default_sub qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_2.default_sub qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_2.default_sub qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_2.default_sub qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_2.default_sub qsys_mm.syncResets {TRUE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_2.default_sub qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_2.default_sub slaveDataWidthSysInfo {-1}
	add_connection intel_niosv_m_0.instruction_manager/default_subordinate_3.default_sub
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_3.default_sub addressMapSysInfo {<address-map><slave name='intel_onchip_memory_0.s1' start='0x0' end='0x20000' datawidth='32' /><slave name='default_subordinate_0.default_sub' start='0x21000' end='0x22000' datawidth='32' /><slave name='default_subordinate_1.default_sub' start='0x22000' end='0x23000' datawidth='32' /><slave name='default_subordinate_2.default_sub' start='0x23000' end='0x24000' datawidth='32' /><slave name='default_subordinate_3.default_sub' start='0x24000' end='0x25000' datawidth='32' /><slave name='default_subordinate_4.default_sub' start='0x25000' end='0x26000' datawidth='32' /></address-map>}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_3.default_sub addressWidthSysInfo {18}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_3.default_sub arbitrationPriority {1}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_3.default_sub baseAddress {0x00024000}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_3.default_sub defaultConnection {0}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_3.default_sub domainAlias {}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_3.default_sub qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_3.default_sub qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_3.default_sub qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_3.default_sub qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_3.default_sub qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_3.default_sub qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_3.default_sub qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_3.default_sub qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_3.default_sub qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_3.default_sub qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_3.default_sub qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_3.default_sub qsys_mm.syncResets {TRUE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_3.default_sub qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_3.default_sub slaveDataWidthSysInfo {-1}
	add_connection intel_niosv_m_0.instruction_manager/default_subordinate_4.default_sub
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_4.default_sub addressMapSysInfo {<address-map><slave name='intel_onchip_memory_0.s1' start='0x0' end='0x20000' datawidth='32' /><slave name='default_subordinate_0.default_sub' start='0x21000' end='0x22000' datawidth='32' /><slave name='default_subordinate_1.default_sub' start='0x22000' end='0x23000' datawidth='32' /><slave name='default_subordinate_2.default_sub' start='0x23000' end='0x24000' datawidth='32' /><slave name='default_subordinate_3.default_sub' start='0x24000' end='0x25000' datawidth='32' /><slave name='default_subordinate_4.default_sub' start='0x25000' end='0x26000' datawidth='32' /></address-map>}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_4.default_sub addressWidthSysInfo {18}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_4.default_sub arbitrationPriority {1}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_4.default_sub baseAddress {0x00025000}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_4.default_sub defaultConnection {0}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_4.default_sub domainAlias {}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_4.default_sub qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_4.default_sub qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_4.default_sub qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_4.default_sub qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_4.default_sub qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_4.default_sub qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_4.default_sub qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_4.default_sub qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_4.default_sub qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_4.default_sub qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_4.default_sub qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_4.default_sub qsys_mm.syncResets {TRUE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_4.default_sub qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/default_subordinate_4.default_sub slaveDataWidthSysInfo {-1}
	add_connection intel_niosv_m_0.instruction_manager/intel_onchip_memory_0.s1
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/intel_onchip_memory_0.s1 addressMapSysInfo {<address-map><slave name='intel_onchip_memory_0.s1' start='0x0' end='0x20000' datawidth='32' /><slave name='default_subordinate_0.default_sub' start='0x21000' end='0x22000' datawidth='32' /><slave name='default_subordinate_1.default_sub' start='0x22000' end='0x23000' datawidth='32' /><slave name='default_subordinate_2.default_sub' start='0x23000' end='0x24000' datawidth='32' /><slave name='default_subordinate_3.default_sub' start='0x24000' end='0x25000' datawidth='32' /><slave name='default_subordinate_4.default_sub' start='0x25000' end='0x26000' datawidth='32' /></address-map>}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/intel_onchip_memory_0.s1 addressWidthSysInfo {18}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/intel_onchip_memory_0.s1 arbitrationPriority {1}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/intel_onchip_memory_0.s1 baseAddress {0x0000}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/intel_onchip_memory_0.s1 defaultConnection {0}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/intel_onchip_memory_0.s1 domainAlias {}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/intel_onchip_memory_0.s1 qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/intel_onchip_memory_0.s1 qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/intel_onchip_memory_0.s1 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/intel_onchip_memory_0.s1 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/intel_onchip_memory_0.s1 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/intel_onchip_memory_0.s1 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/intel_onchip_memory_0.s1 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/intel_onchip_memory_0.s1 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/intel_onchip_memory_0.s1 qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/intel_onchip_memory_0.s1 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/intel_onchip_memory_0.s1 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/intel_onchip_memory_0.s1 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/intel_onchip_memory_0.s1 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value intel_niosv_m_0.instruction_manager/intel_onchip_memory_0.s1 slaveDataWidthSysInfo {-1}
	add_connection reset_in.out_reset/default_subordinate_0.reset
	set_connection_parameter_value reset_in.out_reset/default_subordinate_0.reset clockDomainSysInfo {2}
	set_connection_parameter_value reset_in.out_reset/default_subordinate_0.reset clockResetSysInfo {}
	set_connection_parameter_value reset_in.out_reset/default_subordinate_0.reset resetDomainSysInfo {2}
	add_connection reset_in.out_reset/default_subordinate_1.reset
	set_connection_parameter_value reset_in.out_reset/default_subordinate_1.reset clockDomainSysInfo {2}
	set_connection_parameter_value reset_in.out_reset/default_subordinate_1.reset clockResetSysInfo {}
	set_connection_parameter_value reset_in.out_reset/default_subordinate_1.reset resetDomainSysInfo {2}
	add_connection reset_in.out_reset/default_subordinate_2.reset
	set_connection_parameter_value reset_in.out_reset/default_subordinate_2.reset clockDomainSysInfo {2}
	set_connection_parameter_value reset_in.out_reset/default_subordinate_2.reset clockResetSysInfo {}
	set_connection_parameter_value reset_in.out_reset/default_subordinate_2.reset resetDomainSysInfo {2}
	add_connection reset_in.out_reset/default_subordinate_3.reset
	set_connection_parameter_value reset_in.out_reset/default_subordinate_3.reset clockDomainSysInfo {2}
	set_connection_parameter_value reset_in.out_reset/default_subordinate_3.reset clockResetSysInfo {}
	set_connection_parameter_value reset_in.out_reset/default_subordinate_3.reset resetDomainSysInfo {2}
	add_connection reset_in.out_reset/default_subordinate_4.reset
	set_connection_parameter_value reset_in.out_reset/default_subordinate_4.reset clockDomainSysInfo {2}
	set_connection_parameter_value reset_in.out_reset/default_subordinate_4.reset clockResetSysInfo {}
	set_connection_parameter_value reset_in.out_reset/default_subordinate_4.reset resetDomainSysInfo {2}
	add_connection reset_in.out_reset/intel_niosv_m_0.reset
	set_connection_parameter_value reset_in.out_reset/intel_niosv_m_0.reset clockDomainSysInfo {2}
	set_connection_parameter_value reset_in.out_reset/intel_niosv_m_0.reset clockResetSysInfo {}
	set_connection_parameter_value reset_in.out_reset/intel_niosv_m_0.reset resetDomainSysInfo {2}
	add_connection reset_in.out_reset/intel_onchip_memory_0.reset1
	set_connection_parameter_value reset_in.out_reset/intel_onchip_memory_0.reset1 clockDomainSysInfo {2}
	set_connection_parameter_value reset_in.out_reset/intel_onchip_memory_0.reset1 clockResetSysInfo {}
	set_connection_parameter_value reset_in.out_reset/intel_onchip_memory_0.reset1 resetDomainSysInfo {2}

	# add the exports
	set_interface_property clk EXPORT_OF clock_in.in_clk
	set_interface_property awvalid_reset EXPORT_OF default_subordinate_0.awvalid_reset
	set_interface_property wvalid_reset EXPORT_OF default_subordinate_0.wvalid_reset
	set_interface_property arvalid_reset EXPORT_OF default_subordinate_0.arvalid_reset
	set_interface_property any_valid_reset EXPORT_OF default_subordinate_0.any_valid_reset
	set_interface_property awvalid_irq EXPORT_OF default_subordinate_0.awvalid_irq
	set_interface_property wvalid_irq EXPORT_OF default_subordinate_0.wvalid_irq
	set_interface_property arvalid_irq EXPORT_OF default_subordinate_0.arvalid_irq
	set_interface_property any_valid_irq EXPORT_OF default_subordinate_0.any_valid_irq
	set_interface_property awvalid_cond EXPORT_OF default_subordinate_0.awvalid_cond
	set_interface_property wvalid_cond EXPORT_OF default_subordinate_0.wvalid_cond
	set_interface_property arvalid_cond EXPORT_OF default_subordinate_0.arvalid_cond
	set_interface_property any_valid_cond EXPORT_OF default_subordinate_0.any_valid_cond
	set_interface_property reset EXPORT_OF reset_in.in_reset

	# set values for exposed HDL parameters
	set_domain_assignment intel_niosv_m_0.data_manager qsys_mm.burstAdapterImplementation GENERIC_CONVERTER
	set_domain_assignment intel_niosv_m_0.data_manager qsys_mm.clockCrossingAdapter HANDSHAKE
	set_domain_assignment intel_niosv_m_0.data_manager qsys_mm.enableAllPipelines FALSE
	set_domain_assignment intel_niosv_m_0.data_manager qsys_mm.enableEccProtection FALSE
	set_domain_assignment intel_niosv_m_0.data_manager qsys_mm.enableInstrumentation FALSE
	set_domain_assignment intel_niosv_m_0.data_manager qsys_mm.insertDefaultSlave FALSE
	set_domain_assignment intel_niosv_m_0.data_manager qsys_mm.interconnectResetSource DEFAULT
	set_domain_assignment intel_niosv_m_0.data_manager qsys_mm.interconnectType STANDARD
	set_domain_assignment intel_niosv_m_0.data_manager qsys_mm.maxAdditionalLatency 1
	set_domain_assignment intel_niosv_m_0.data_manager qsys_mm.optimizeRdFifoSize FALSE
	set_domain_assignment intel_niosv_m_0.data_manager qsys_mm.piplineType PIPELINE_STAGE
	set_domain_assignment intel_niosv_m_0.data_manager qsys_mm.syncResets TRUE
	set_domain_assignment intel_niosv_m_0.data_manager qsys_mm.widthAdapterImplementation GENERIC_CONVERTER

	# set the the module properties
	set_module_property BONUS_DATA {<?xml version="1.0" encoding="UTF-8"?>
<bonusData>
 <element __value="clock_in">
  <datum __value="_sortIndex" value="0" type="int" />
 </element>
 <element __value="default_subordinate_0">
  <datum __value="_sortIndex" value="4" type="int" />
 </element>
 <element __value="default_subordinate_0.default_sub">
  <datum __value="baseAddress" value="135168" type="String" />
 </element>
 <element __value="default_subordinate_1">
  <datum __value="_sortIndex" value="5" type="int" />
 </element>
 <element __value="default_subordinate_1.default_sub">
  <datum __value="baseAddress" value="139264" type="String" />
 </element>
 <element __value="default_subordinate_2">
  <datum __value="_sortIndex" value="6" type="int" />
 </element>
 <element __value="default_subordinate_2.default_sub">
  <datum __value="baseAddress" value="143360" type="String" />
 </element>
 <element __value="default_subordinate_3">
  <datum __value="_sortIndex" value="7" type="int" />
 </element>
 <element __value="default_subordinate_3.default_sub">
  <datum __value="baseAddress" value="147456" type="String" />
 </element>
 <element __value="default_subordinate_4">
  <datum __value="_sortIndex" value="8" type="int" />
 </element>
 <element __value="default_subordinate_4.default_sub">
  <datum __value="baseAddress" value="151552" type="String" />
 </element>
 <element __value="intel_niosv_m_0">
  <datum __value="_sortIndex" value="2" type="int" />
 </element>
 <element __value="intel_niosv_m_0.timer_sw_agent">
  <datum __value="baseAddress" value="131072" type="String" />
 </element>
 <element __value="intel_onchip_memory_0">
  <datum __value="_sortIndex" value="3" type="int" />
 </element>
 <element __value="reset_in">
  <datum __value="_sortIndex" value="1" type="int" />
 </element>
</bonusData>
}
	set_module_property FILE {test_sys.qsys}
	set_module_property GENERATION_ID {0x00000000}
	set_module_property NAME {test_sys}

	# save the system
	sync_sysinfo_parameters
	save_system test_sys
}

proc do_set_exported_interface_sysinfo_parameters {} {
	load_system test_sys.qsys
	set_exported_interface_sysinfo_parameter_value clk clock_rate {50000000}
	save_system test_sys.qsys
}

# create all the systems, from bottom up
do_create_test_sys

# set system info parameters on exported interface, from bottom up
do_set_exported_interface_sysinfo_parameters
