#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55bfff6437a0 .scope module, "Registers_tb" "Registers_tb" 2 3;
 .timescale -9 -12;
v0x55bfff673500_0 .var "RDaddr_i", 4 0;
v0x55bfff6735e0_0 .var "RDdata_i", 31 0;
v0x55bfff673680_0 .var "RS1addr_i", 4 0;
v0x55bfff673780_0 .net/s "RS1data_o", 31 0, L_0x55bfff683fd0;  1 drivers
v0x55bfff673850_0 .var "RS2addr_i", 4 0;
v0x55bfff6738f0_0 .net/s "RS2data_o", 31 0, L_0x55bfff684590;  1 drivers
v0x55bfff6739c0_0 .var "RegWrite_i", 0 0;
v0x55bfff673a90_0 .var "clk_i", 0 0;
v0x55bfff673b60_0 .var "rst_i", 0 0;
S_0x55bfff64fde0 .scope module, "uut" "Registers" 2 19, 3 1 0, S_0x55bfff6437a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_i";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 5 "RS1addr_i";
    .port_info 3 /INPUT 5 "RS2addr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RS1data_o";
    .port_info 8 /OUTPUT 32 "RS2data_o";
v0x55bfff641c20_0 .net "RDaddr_i", 4 0, v0x55bfff673500_0;  1 drivers
v0x55bfff641cc0_0 .net "RDdata_i", 31 0, v0x55bfff6735e0_0;  1 drivers
v0x55bfff672210_0 .net "RS1addr_i", 4 0, v0x55bfff673680_0;  1 drivers
v0x55bfff6722d0_0 .net/s "RS1data_o", 31 0, L_0x55bfff683fd0;  alias, 1 drivers
v0x55bfff6723b0_0 .net "RS2addr_i", 4 0, v0x55bfff673850_0;  1 drivers
v0x55bfff6724e0_0 .net/s "RS2data_o", 31 0, L_0x55bfff684590;  alias, 1 drivers
v0x55bfff6725c0_0 .net "RegWrite_i", 0 0, v0x55bfff6739c0_0;  1 drivers
L_0x7f061a614018 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55bfff672680_0 .net/2u *"_ivl_0", 4 0, L_0x7f061a614018;  1 drivers
L_0x7f061a6140a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bfff672760_0 .net *"_ivl_11", 1 0, L_0x7f061a6140a8;  1 drivers
L_0x7f061a6140f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55bfff672840_0 .net/2u *"_ivl_14", 4 0, L_0x7f061a6140f0;  1 drivers
v0x55bfff672920_0 .net *"_ivl_16", 0 0, L_0x55bfff6841e0;  1 drivers
L_0x7f061a614138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bfff6729e0_0 .net/2u *"_ivl_18", 31 0, L_0x7f061a614138;  1 drivers
v0x55bfff672ac0_0 .net *"_ivl_2", 0 0, L_0x55bfff673c60;  1 drivers
v0x55bfff672b80_0 .net *"_ivl_20", 31 0, L_0x55bfff684370;  1 drivers
v0x55bfff672c60_0 .net *"_ivl_22", 6 0, L_0x55bfff684450;  1 drivers
L_0x7f061a614180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bfff672d40_0 .net *"_ivl_25", 1 0, L_0x7f061a614180;  1 drivers
L_0x7f061a614060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bfff672e20_0 .net/2u *"_ivl_4", 31 0, L_0x7f061a614060;  1 drivers
v0x55bfff672f00_0 .net *"_ivl_6", 31 0, L_0x55bfff683d90;  1 drivers
v0x55bfff672fe0_0 .net *"_ivl_8", 6 0, L_0x55bfff683e90;  1 drivers
v0x55bfff6730c0_0 .net "clk_i", 0 0, v0x55bfff673a90_0;  1 drivers
v0x55bfff673180_0 .var/i "i", 31 0;
v0x55bfff673260 .array/s "register", 31 0, 31 0;
v0x55bfff673320_0 .net "rst_i", 0 0, v0x55bfff673b60_0;  1 drivers
E_0x55bfff64cfd0/0 .event negedge, v0x55bfff673320_0;
E_0x55bfff64cfd0/1 .event posedge, v0x55bfff6730c0_0;
E_0x55bfff64cfd0 .event/or E_0x55bfff64cfd0/0, E_0x55bfff64cfd0/1;
L_0x55bfff673c60 .cmp/eq 5, v0x55bfff673680_0, L_0x7f061a614018;
L_0x55bfff683d90 .array/port v0x55bfff673260, L_0x55bfff683e90;
L_0x55bfff683e90 .concat [ 5 2 0 0], v0x55bfff673680_0, L_0x7f061a6140a8;
L_0x55bfff683fd0 .functor MUXZ 32, L_0x55bfff683d90, L_0x7f061a614060, L_0x55bfff673c60, C4<>;
L_0x55bfff6841e0 .cmp/eq 5, v0x55bfff673850_0, L_0x7f061a6140f0;
L_0x55bfff684370 .array/port v0x55bfff673260, L_0x55bfff684450;
L_0x55bfff684450 .concat [ 5 2 0 0], v0x55bfff673850_0, L_0x7f061a614180;
L_0x55bfff684590 .functor MUXZ 32, L_0x55bfff684370, L_0x7f061a614138, L_0x55bfff6841e0, C4<>;
    .scope S_0x55bfff64fde0;
T_0 ;
    %wait E_0x55bfff64cfd0;
    %load/vec4 v0x55bfff673320_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bfff673180_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x55bfff673180_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55bfff673180_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bfff673260, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55bfff673180_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55bfff673180_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55bfff6725c0_0;
    %load/vec4 v0x55bfff641c20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x55bfff641cc0_0;
    %load/vec4 v0x55bfff641c20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bfff673260, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55bfff6437a0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfff673a90_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x55bfff6437a0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x55bfff673a90_0;
    %inv;
    %store/vec4 v0x55bfff673a90_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55bfff6437a0;
T_3 ;
    %vpi_call 2 37 "$dumpfile", "Registers_test.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55bfff6437a0 {0 0 0};
    %vpi_call 2 39 "$display", "Starting Registers Testbench..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfff673b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfff6739c0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55bfff673500_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bfff6735e0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfff673b60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55bfff673500_0, 0, 5;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x55bfff6735e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfff6739c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55bfff673680_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfff6739c0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 60 "$display", "Test 1: Write/Read register 1. RS1data_o = %h (Expected: DEADBEEF)", v0x55bfff673780_0 {0 0 0};
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55bfff673500_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55bfff6735e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfff6739c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55bfff673500_0, 0, 5;
    %pushi/vec4 2882400001, 0, 32;
    %store/vec4 v0x55bfff6735e0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55bfff673680_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55bfff673850_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfff6739c0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 76 "$display", "Test 2: RS1data_o = %h (Expected: 12345678), RS2data_o = %h (Expected: ABCDEF01)", v0x55bfff673780_0, v0x55bfff6738f0_0 {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55bfff673500_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x55bfff6735e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfff6739c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55bfff673680_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfff6739c0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 87 "$display", "Test 3: Write/Read register 0. RS1data_o = %h (Expected: 00000000)", v0x55bfff673780_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfff673b60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfff673b60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55bfff673680_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55bfff673850_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 98 "$display", "Test 4: After reset, RS1data_o = %h (Expected: 00000000), RS2data_o = %h (Expected: 00000000)", v0x55bfff673780_0, v0x55bfff6738f0_0 {0 0 0};
    %vpi_call 2 100 "$display", "Registers Testbench Completed." {0 0 0};
    %vpi_call 2 101 "$stop" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Registers_tb.v";
    "Registers.v";
