Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 3d7152bcb93e451b8a1b95c302f1e71e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TEST_CNT60_ALL_behav xil_defaultlib.TEST_CNT60_ALL xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1037] module CNT60_ALL does not have a parameter named SEC1_MAX [Z:/github/Vivado/CNT60_ALL/TEST_CNT60_ALL.v:9]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CNT60
Compiling module xil_defaultlib.DECODER7
Compiling module xil_defaultlib.DCOUNT
Compiling module xil_defaultlib.ENABLE_GEN
Compiling module xil_defaultlib.CNT60_ALL
Compiling module xil_defaultlib.TEST_CNT60_ALL
Compiling module xil_defaultlib.glbl
Built simulation snapshot TEST_CNT60_ALL_behav
