strict digraph "compose( ,  )" {
	node [label="\N"];
	"28:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5da17fc0d0>",
		fillcolor=springgreen,
		label="28:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"29:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5da17fc350>",
		fillcolor=firebrick,
		label="29:NS
RegOut <= RegInit;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5da17fc350>]",
		style=filled,
		typ=NonblockingSubstitution];
	"28:IF" -> "29:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=28];
	"30:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5da1ae1ad0>",
		fillcolor=springgreen,
		label="30:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"28:IF" -> "30:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=28];
	"27:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f5da17fced0>",
		clk_sens=False,
		fillcolor=gold,
		label="27:AL",
		sens="['Reset', 'Clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'CCSB', 'CA_reg_set', 'CD_in_reg', 'CA_reg', 'CWR_pulse', 'RegInit']"];
	"27:AL" -> "28:IF"	 [cond="[]",
		lineno=None];
	"31:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5da16adf90>",
		fillcolor=firebrick,
		label="31:NS
RegOut <= CD_in_reg;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5da16adf90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_27:AL"	 [def_var="['RegOut']",
		label="Leaf_27:AL"];
	"31:NS" -> "Leaf_27:AL"	 [cond="[]",
		lineno=None];
	"29:NS" -> "Leaf_27:AL"	 [cond="[]",
		lineno=None];
	"30:IF" -> "31:NS"	 [cond="['CWR_pulse', 'CCSB', 'CA_reg', 'CA_reg_set']",
		label="(CWR_pulse && !CCSB && (CA_reg[7:1] == CA_reg_set[6:0]))",
		lineno=30];
}
