
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-2
Install: C:\lscc\radiant\2024.2\synpbase
OS: Windows 10 or later
Hostname: L101448

Implementation : impl_1
Synopsys HDL compiler and linker, Version comp202309synp1, Build 364R, Built Oct  3 2024 00:23:20, @

Modified Files: 110
FID:  path (prevtimestamp, timestamp)
139      C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09)
140      C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.5.0\rtl\cpu0.v (2024-04-08 01:04:47, N/A)
197      C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18)
141      C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27)
142      C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.0\rtl\lscc_i2cm1.v (2024-04-08 01:04:50, N/A)
198      C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03)
143      C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39)
144      C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-04-26 16:42:34, N/A)
199      C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33)
145      C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11)
146      C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v (2024-04-08 01:04:55, N/A)
200      C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46)
147      C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v (2024-04-08 01:04:55, N/A)
201      C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00)
148      C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.0\rtl\apb0.v (2024-04-08 01:04:56, N/A)
202      C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34)
149      C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59)
150      C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41)
151      C:\lscc\radiant\2024.1\ip\pmi\../common/adder/rtl/lscc_adder.v (2024-08-02 02:07:31, N/A)
152      C:\lscc\radiant\2024.1\ip\pmi\../common/adder_subtractor/rtl/lscc_add_sub.v (2023-05-07 19:30:52, N/A)
153      C:\lscc\radiant\2024.1\ip\pmi\../common/complex_mult/rtl/lscc_complex_mult.v (2023-10-25 02:09:00, N/A)
154      C:\lscc\radiant\2024.1\ip\pmi\../common/counter/rtl/lscc_cntr.v (2019-08-05 00:41:47, N/A)
155      C:\lscc\radiant\2024.1\ip\pmi\../common/distributed_dpram/rtl/lscc_distributed_dpram.v (2023-09-17 23:20:57, N/A)
156      C:\lscc\radiant\2024.1\ip\pmi\../common/distributed_rom/rtl/lscc_distributed_rom.v (2023-09-17 23:21:20, N/A)
157      C:\lscc\radiant\2024.1\ip\pmi\../common/distributed_spram/rtl/lscc_distributed_spram.v (2023-09-17 23:21:44, N/A)
158      C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl/lscc_fifo.v (2024-07-08 22:37:48, N/A)
159      C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl/lscc_fifo_dc.v (2024-07-08 22:37:08, N/A)
160      C:\lscc\radiant\2024.1\ip\pmi\../common/mult_accumulate/rtl/lscc_mult_accumulate.v (2023-10-25 02:39:25, N/A)
161      C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub/rtl/lscc_mult_add_sub.v (2023-10-25 02:44:01, N/A)
162      C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v (2023-10-25 02:46:56, N/A)
163      C:\lscc\radiant\2024.1\ip\pmi\../common/multiplier/rtl/lscc_multiplier.v (2023-10-25 02:49:49, N/A)
164      C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl/lscc_ram_dp.v (2024-04-10 16:27:09, N/A)
165      C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl/lscc_ram_dp_true.v (2024-08-28 01:15:32, N/A)
166      C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dq/rtl/lscc_ram_dq.v (2024-03-31 07:52:16, N/A)
167      C:\lscc\radiant\2024.1\ip\pmi\../common/ram_shift_reg/rtl/lscc_shift_register.v (2023-09-17 23:37:22, N/A)
168      C:\lscc\radiant\2024.1\ip\pmi\../common/rom/rtl/lscc_rom.v (2024-03-31 08:13:20, N/A)
169      C:\lscc\radiant\2024.1\ip\pmi\../common/subtractor/rtl/lscc_subtractor.v (2019-08-05 00:43:15, N/A)
170      C:\lscc\radiant\2024.1\ip\pmi\pmi_add.v (2019-07-10 16:12:46, N/A)
171      C:\lscc\radiant\2024.1\ip\pmi\pmi_addsub.v (2019-07-10 16:13:20, N/A)
172      C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v (2019-07-10 16:14:03, N/A)
173      C:\lscc\radiant\2024.1\ip\pmi\pmi_counter.v (2019-07-10 16:14:35, N/A)
174      C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_dpram.v (2019-08-05 19:55:15, N/A)
175      C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_rom.v (2019-08-05 19:55:15, N/A)
176      C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v (2022-10-18 01:05:48, N/A)
177      C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_spram.v (2019-08-05 19:55:15, N/A)
178      C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo.v (2024-09-11 23:24:35, N/A)
179      C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo_dc.v (2024-09-11 23:24:35, N/A)
180      C:\lscc\radiant\2024.1\ip\pmi\pmi_lifcl.v (2020-05-10 18:31:25, N/A)
181      C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v (2019-07-10 16:15:11, N/A)
182      C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v (2019-07-10 16:15:37, N/A)
183      C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v (2019-07-10 16:16:06, N/A)
184      C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v (2019-07-10 16:16:55, N/A)
185      C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp.v (2024-05-23 18:20:09, N/A)
186      C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_be.v (2024-04-10 17:35:29, N/A)
187      C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_true.v (2024-05-23 18:36:54, N/A)
188      C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq.v (2024-05-23 18:39:31, N/A)
189      C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq_be.v (2024-04-10 17:35:39, N/A)
190      C:\lscc\radiant\2024.1\ip\pmi\pmi_rom.v (2024-04-10 17:35:41, N/A)
191      C:\lscc\radiant\2024.1\ip\pmi\pmi_sub.v (2019-07-10 16:17:30, N/A)
192      C:\lscc\radiant\2024.1\synpbase\lib\lucent\lifcl.v (2024-06-18 19:15:53, N/A)
193      C:\lscc\radiant\2024.1\synpbase\lib\lucent\pmi_def.v (2024-05-15 10:52:00, N/A)
194      C:\lscc\radiant\2024.1\synpbase\lib\vlog\hypermods.v (2024-05-15 10:52:21, N/A)
195      C:\lscc\radiant\2024.1\synpbase\lib\vlog\scemi_objects.v (2024-05-15 10:52:21, N/A)
196      C:\lscc\radiant\2024.1\synpbase\lib\vlog\scemi_pipes.svh (2024-05-15 10:52:21, N/A)
203      C:\lscc\radiant\2024.2\ip\pmi\../common/adder/rtl/lscc_adder.v (N/A, 2024-08-01 22:26:31)
204      C:\lscc\radiant\2024.2\ip\pmi\../common/adder_subtractor/rtl/lscc_add_sub.v (N/A, 2023-10-30 22:42:37)
205      C:\lscc\radiant\2024.2\ip\pmi\../common/complex_mult/rtl/lscc_complex_mult.v (N/A, 2023-10-25 02:09:00)
206      C:\lscc\radiant\2024.2\ip\pmi\../common/counter/rtl/lscc_cntr.v (N/A, 2019-08-05 00:41:47)
207      C:\lscc\radiant\2024.2\ip\pmi\../common/distributed_dpram/rtl/lscc_distributed_dpram.v (N/A, 2023-09-17 23:20:57)
208      C:\lscc\radiant\2024.2\ip\pmi\../common/distributed_rom/rtl/lscc_distributed_rom.v (N/A, 2023-09-17 23:21:20)
209      C:\lscc\radiant\2024.2\ip\pmi\../common/distributed_spram/rtl/lscc_distributed_spram.v (N/A, 2023-09-17 23:21:44)
210      C:\lscc\radiant\2024.2\ip\pmi\../common/fifo/rtl/lscc_fifo.v (N/A, 2024-07-08 22:32:46)
211      C:\lscc\radiant\2024.2\ip\pmi\../common/fifo_dc/rtl/lscc_fifo_dc.v (N/A, 2024-07-02 18:04:59)
212      C:\lscc\radiant\2024.2\ip\pmi\../common/mult_accumulate/rtl/lscc_mult_accumulate.v (N/A, 2023-10-25 02:39:25)
213      C:\lscc\radiant\2024.2\ip\pmi\../common/mult_add_sub/rtl/lscc_mult_add_sub.v (N/A, 2023-10-25 02:44:01)
214      C:\lscc\radiant\2024.2\ip\pmi\../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v (N/A, 2023-10-25 02:46:56)
215      C:\lscc\radiant\2024.2\ip\pmi\../common/multiplier/rtl/lscc_multiplier.v (N/A, 2023-10-25 02:49:49)
216      C:\lscc\radiant\2024.2\ip\pmi\../common/ram_dp/rtl/lscc_ram_dp.v (N/A, 2024-04-10 16:27:09)
217      C:\lscc\radiant\2024.2\ip\pmi\../common/ram_dp_true/rtl/lscc_ram_dp_true.v (N/A, 2024-08-28 01:15:32)
218      C:\lscc\radiant\2024.2\ip\pmi\../common/ram_dq/rtl/lscc_ram_dq.v (N/A, 2024-03-31 07:52:16)
219      C:\lscc\radiant\2024.2\ip\pmi\../common/ram_shift_reg/rtl/lscc_shift_register.v (N/A, 2023-09-17 23:37:22)
220      C:\lscc\radiant\2024.2\ip\pmi\../common/rom/rtl/lscc_rom.v (N/A, 2024-03-31 08:13:20)
221      C:\lscc\radiant\2024.2\ip\pmi\../common/subtractor/rtl/lscc_subtractor.v (N/A, 2019-08-05 00:43:15)
222      C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46)
223      C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20)
224      C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03)
225      C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35)
226      C:\lscc\radiant\2024.2\ip\pmi\pmi_distributed_dpram.v (N/A, 2019-08-05 19:55:15)
227      C:\lscc\radiant\2024.2\ip\pmi\pmi_distributed_rom.v (N/A, 2019-08-05 19:55:15)
228      C:\lscc\radiant\2024.2\ip\pmi\pmi_distributed_shift_reg.v (N/A, 2022-10-18 01:05:48)
229      C:\lscc\radiant\2024.2\ip\pmi\pmi_distributed_spram.v (N/A, 2019-08-05 19:55:15)
230      C:\lscc\radiant\2024.2\ip\pmi\pmi_fifo.v (N/A, 2024-06-18 03:10:05)
231      C:\lscc\radiant\2024.2\ip\pmi\pmi_fifo_dc.v (N/A, 2024-06-18 03:10:13)
232      C:\lscc\radiant\2024.2\ip\pmi\pmi_lifcl.v (N/A, 2020-05-10 18:31:25)
233      C:\lscc\radiant\2024.2\ip\pmi\pmi_mac.v (N/A, 2019-07-10 16:15:11)
234      C:\lscc\radiant\2024.2\ip\pmi\pmi_mult.v (N/A, 2019-07-10 16:15:37)
235      C:\lscc\radiant\2024.2\ip\pmi\pmi_multaddsub.v (N/A, 2019-07-10 16:16:06)
236      C:\lscc\radiant\2024.2\ip\pmi\pmi_multaddsubsum.v (N/A, 2019-07-10 16:16:55)
237      C:\lscc\radiant\2024.2\ip\pmi\pmi_ram_dp.v (N/A, 2024-05-23 18:20:09)
238      C:\lscc\radiant\2024.2\ip\pmi\pmi_ram_dp_be.v (N/A, 2024-04-10 17:35:29)
239      C:\lscc\radiant\2024.2\ip\pmi\pmi_ram_dp_true.v (N/A, 2024-05-23 18:36:54)
240      C:\lscc\radiant\2024.2\ip\pmi\pmi_ram_dq.v (N/A, 2024-05-23 18:39:31)
241      C:\lscc\radiant\2024.2\ip\pmi\pmi_ram_dq_be.v (N/A, 2024-04-10 17:35:39)
242      C:\lscc\radiant\2024.2\ip\pmi\pmi_rom.v (N/A, 2024-04-10 17:35:41)
243      C:\lscc\radiant\2024.2\ip\pmi\pmi_sub.v (N/A, 2019-07-10 16:17:30)
244      C:\lscc\radiant\2024.2\synpbase\lib\lucent\lifcl.v (N/A, 2024-10-31 22:23:27)
245      C:\lscc\radiant\2024.2\synpbase\lib\lucent\pmi_def.v (N/A, 2024-10-03 15:39:25)
246      C:\lscc\radiant\2024.2\synpbase\lib\vlog\hypermods.v (N/A, 2024-10-03 15:39:33)
247      C:\lscc\radiant\2024.2\synpbase\lib\vlog\scemi_objects.v (N/A, 2024-10-03 15:39:33)
248      C:\lscc\radiant\2024.2\synpbase\lib\vlog\scemi_pipes.svh (N/A, 2024-10-03 15:39:33)

*******************************************************************
Modules that may have changed as a result of file changes: 254
MID:  lib.cell.view
0        work.AHBL_to_LMMI_converter.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
1        work.HW_ver_gpio.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
2        work.HW_ver_gpio_ipgen_lscc_apb2lmmi.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
3        work.HW_ver_gpio_ipgen_lscc_gpio.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
4        work.HW_ver_gpio_ipgen_lscc_gpio_lmmi.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
5        work.ahbl0.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
6        work.ahbl0_ipgen_lscc_ahbl_arbiter.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
7        work.ahbl0_ipgen_lscc_ahbl_arbmux.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
8        work.ahbl0_ipgen_lscc_ahbl_bus.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
9        work.ahbl0_ipgen_lscc_ahbl_crossbar.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
10       work.ahbl0_ipgen_lscc_ahbl_decoder.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
11       work.ahbl0_ipgen_lscc_ahbl_decoder_comp.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
12       work.ahbl0_ipgen_lscc_ahbl_decoder_prim.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
13       work.ahbl0_ipgen_lscc_ahbl_default_slv.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
14       work.ahbl0_ipgen_lscc_ahbl_fair_arb.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
15       work.ahbl0_ipgen_lscc_ahbl_input_stage.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
16       work.ahbl0_ipgen_lscc_ahbl_interconnect.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
17       work.ahbl0_ipgen_lscc_ahbl_multiplexor.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
18       work.ahbl0_ipgen_lscc_ahbl_prio_arb.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
19       work.ahbl2apb0.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
20       work.ahbl2apb0_ipgen_lscc_ahbl2apb.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
21       work.apb0.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
22       work.apb0_ipgen_lscc_apb_arbiter.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
23       work.apb0_ipgen_lscc_apb_arbmux.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
24       work.apb0_ipgen_lscc_apb_bus.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
25       work.apb0_ipgen_lscc_apb_crossbar.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
26       work.apb0_ipgen_lscc_apb_decoder.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
27       work.apb0_ipgen_lscc_apb_decoder_comp.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
28       work.apb0_ipgen_lscc_apb_decoder_prim.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
29       work.apb0_ipgen_lscc_apb_interconnect.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
30       work.apb0_ipgen_lscc_apb_multiplexor.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
31       work.apb0_ipgen_lscc_apb_prio_arb.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
32       work.apb0_ipgen_lscc_apb_thermo_mask.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
33       work.axi4_interconnect.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
34       work.axi4_interconnect_ipgen_ard_cdc_ifc.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
35       work.axi4_interconnect_ipgen_awr_cdc_ifc.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
36       work.axi4_interconnect_ipgen_axi_cdc.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
37       work.axi4_interconnect_ipgen_axi_cross_bar.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
38       work.axi4_interconnect_ipgen_b_cdc_ifc.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
39       work.axi4_interconnect_ipgen_def_slave.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
40       work.axi4_interconnect_ipgen_ext_mas_adr_dec.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
41       work.axi4_interconnect_ipgen_ext_mas_ard_ifc.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
42       work.axi4_interconnect_ipgen_ext_mas_awr_ifc.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
43       work.axi4_interconnect_ipgen_ext_mas_dwr_ifc.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
44       work.axi4_interconnect_ipgen_ext_mas_port.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
45       work.axi4_interconnect_ipgen_ext_mas_rdresp_arb.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
46       work.axi4_interconnect_ipgen_ext_mas_rdresp_ord_suprt_arb.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
47       work.axi4_interconnect_ipgen_ext_mas_wrresp_arb.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
48       work.axi4_interconnect_ipgen_ext_mas_wrresp_ord_suprt_arb.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
49       work.axi4_interconnect_ipgen_ext_slv_ard_arb.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
50       work.axi4_interconnect_ipgen_ext_slv_awr_arb.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
51       work.axi4_interconnect_ipgen_ext_slv_dwr_arb.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
52       work.axi4_interconnect_ipgen_ext_slv_port.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
53       work.axi4_interconnect_ipgen_ext_slv_rdresp_ifc.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
54       work.axi4_interconnect_ipgen_ext_slv_wrresp_ifc.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
55       work.axi4_interconnect_ipgen_fixed_arb.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
56       work.axi4_interconnect_ipgen_fixed_arb_ext_mas.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
57       work.axi4_interconnect_ipgen_gen_fifo.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
58       work.axi4_interconnect_ipgen_gen_fifo_async_ctl.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
59       work.axi4_interconnect_ipgen_gen_fifo_async_rdctl.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
60       work.axi4_interconnect_ipgen_gen_fifo_async_wrctl.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
61       work.axi4_interconnect_ipgen_gen_gray2binary.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
62       work.axi4_interconnect_ipgen_gen_gray_counter.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
63       work.axi4_interconnect_ipgen_gen_memfile.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
64       work.axi4_interconnect_ipgen_gen_mux2.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
65       work.axi4_interconnect_ipgen_gen_sync_scalar.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
66       work.axi4_interconnect_ipgen_lscc_axi_interconnect.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
67       work.axi4_interconnect_ipgen_lscc_sync_axi_interconnect.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
68       work.axi4_interconnect_ipgen_mem_1w1r.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
69       work.axi4_interconnect_ipgen_rdata_cdc_ifc.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
70       work.axi4_interconnect_ipgen_rr_arb.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
71       work.axi4_interconnect_ipgen_wdata_cdc_ifc.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
72       work.axi4_to_ahbl_bridge.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
73       work.axi4_to_ahbl_bridge_ipgen_lscc_axi2ahb_lite.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
74       work.axi64_to_ahbl32_conv.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
75       work.clock_debug.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
76       work.cpu0.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
77       work.cpu0_ipgen_BufferCC_1_.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
78       work.cpu0_ipgen_DataCache_Cache_Dbg_I.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
79       work.cpu0_ipgen_DataCache_Cache_Dbg_IC.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
275      work.cpu0_ipgen_DataCache_Cache_Dbg_IMC.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
81       work.cpu0_ipgen_DataCache_Cache_NoDbg_I.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
82       work.cpu0_ipgen_DataCache_Cache_NoDbg_IC.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
276      work.cpu0_ipgen_DataCache_Cache_NoDbg_IMC.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
277      work.cpu0_ipgen_DataCache_Dbg_IMC_CFU.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
84       work.cpu0_ipgen_FlowCCByToggle.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
85       work.cpu0_ipgen_InstructionCache_Cache_Dbg_I.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
86       work.cpu0_ipgen_InstructionCache_Cache_Dbg_IC.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
278      work.cpu0_ipgen_InstructionCache_Cache_Dbg_IMC.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
88       work.cpu0_ipgen_InstructionCache_Cache_NoDbg_I.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
89       work.cpu0_ipgen_InstructionCache_Cache_NoDbg_IC.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
279      work.cpu0_ipgen_InstructionCache_Cache_NoDbg_IMC.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
280      work.cpu0_ipgen_InstructionCache_Dbg_IMC_CFU.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
91       work.cpu0_ipgen_JtagBridge.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
92       work.cpu0_ipgen_Riscv_Cache_Dbg_I.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
93       work.cpu0_ipgen_Riscv_Cache_Dbg_IC.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
281      work.cpu0_ipgen_Riscv_Cache_Dbg_IMC.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
282      work.cpu0_ipgen_Riscv_Cache_Dbg_IMC_CFU.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
95       work.cpu0_ipgen_Riscv_Cache_NoDbg_I.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
96       work.cpu0_ipgen_Riscv_Cache_NoDbg_IC.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
283      work.cpu0_ipgen_Riscv_Cache_NoDbg_IMC.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
98       work.cpu0_ipgen_Riscv_Dbg_I.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
99       work.cpu0_ipgen_Riscv_Dbg_IC.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
284      work.cpu0_ipgen_Riscv_Dbg_IMC.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
285      work.cpu0_ipgen_Riscv_Dbg_IMC_CFU.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
101      work.cpu0_ipgen_Riscv_NoDbg_I.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
102      work.cpu0_ipgen_Riscv_NoDbg_IC.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
286      work.cpu0_ipgen_Riscv_NoDbg_IMC.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
104      work.cpu0_ipgen_StreamFifoLowLatency_Dbg_I.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
105      work.cpu0_ipgen_StreamFifoLowLatency_Dbg_IC.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
287      work.cpu0_ipgen_StreamFifoLowLatency_Dbg_IMC.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
288      work.cpu0_ipgen_StreamFifoLowLatency_Dbg_IMC_CFU.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
107      work.cpu0_ipgen_StreamFifoLowLatency_NoDbg_I.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
108      work.cpu0_ipgen_StreamFifoLowLatency_NoDbg_IC.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
289      work.cpu0_ipgen_StreamFifoLowLatency_NoDbg_IMC.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
290      work.cpu0_ipgen_StreamFifo_Dbg_I.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
291      work.cpu0_ipgen_StreamFifo_Dbg_IC.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
292      work.cpu0_ipgen_StreamFifo_Dbg_IMC.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
293      work.cpu0_ipgen_StreamFifo_Dbg_IMC_CFU.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
294      work.cpu0_ipgen_StreamFifo_NoDbg_I.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
295      work.cpu0_ipgen_StreamFifo_NoDbg_IC.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
296      work.cpu0_ipgen_StreamFifo_NoDbg_IMC.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
110      work.cpu0_ipgen_SystemDebugger.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
297      work.cpu0_ipgen_cfu_mux.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
111      work.cpu0_ipgen_d_ff_plain_rst_t.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
112      work.cpu0_ipgen_d_ff_plain_rst_we_t.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
113      work.cpu0_ipgen_lscc_cpu_ahbl_mux.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
114      work.cpu0_ipgen_pic.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
115      work.cpu0_ipgen_riscvsmall.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
116      work.cpu0_ipgen_timer_32.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
117      work.cpu0_ipgen_vex_debug.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
118      work.cpu0_ipgen_vex_jtag_bridge.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
119      work.gpio0.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
120      work.gpio0_ipgen_lscc_apb2lmmi.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
121      work.gpio0_ipgen_lscc_gpio.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
122      work.gpio0_ipgen_lscc_gpio_lmmi.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
123      work.lscc_add_sub.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (module definition)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
124      work.lscc_adder.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (module definition)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
125      work.lscc_cntr.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
126      work.lscc_complex_mult.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
127      work.lscc_distributed_dpram.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
128      work.lscc_distributed_rom.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
129      work.lscc_distributed_spram.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
130      work.lscc_fifo.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
131      work.lscc_fifo_dc.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
132      work.lscc_fifo_dc_fwft_fabric.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
133      work.lscc_fifo_dc_hw_core.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
134      work.lscc_fifo_dc_main.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
135      work.lscc_fifo_fwft_fabric.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
136      work.lscc_fifo_hw_core.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
137      work.lscc_fifo_main.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
139      work.lscc_fifo_mem_core.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
140      work.lscc_fifo_mem_main.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
273      work.lscc_fifo_soft_mem.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
141      work.lscc_hard_fifo.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
142      work.lscc_hard_fifo_dc.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
241      work.lscc_i2cm1.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
242      work.lscc_i2cm1_ipgen_lscc_apb2lmmi.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
243      work.lscc_i2cm1_ipgen_lscc_delay_gen.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
244      work.lscc_i2cm1_ipgen_lscc_i2c_bus_cntrl_fsm_top.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
245      work.lscc_i2cm1_ipgen_lscc_i2c_glitch_filter.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
246      work.lscc_i2cm1_ipgen_lscc_i2c_master.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
247      work.lscc_i2cm1_ipgen_lscc_i2c_master_arbtr.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
248      work.lscc_i2cm1_ipgen_lscc_i2c_master_byte_rx_fsm.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
249      work.lscc_i2cm1_ipgen_lscc_i2c_master_byte_tx_fsm.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
250      work.lscc_i2cm1_ipgen_lscc_i2c_master_cntrl_fsm.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
251      work.lscc_i2cm1_ipgen_lscc_i2c_master_cntrl_fsm_top.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
252      work.lscc_i2cm1_ipgen_lscc_i2c_master_controller.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
253      work.lscc_i2cm1_ipgen_lscc_i2c_master_lmmi.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
254      work.lscc_i2cm1_ipgen_lscc_i2c_master_native.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
255      work.lscc_i2cm1_ipgen_lscc_i2c_master_start_gen.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
256      work.lscc_i2cm1_ipgen_lscc_i2c_master_stop_gen.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
257      work.lscc_i2cm1_ipgen_lscc_sclk_gen.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
143      work.lscc_mult_accumulate.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
144      work.lscc_mult_add_sub.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
145      work.lscc_mult_add_sub_sum.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
146      work.lscc_multiplier.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
147      work.lscc_multiplier_dsp.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
148      work.lscc_multiplier_lut.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
149      work.lscc_ram_dp.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (module definition)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
150      work.lscc_ram_dp_core.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (module definition)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
151      work.lscc_ram_dp_main.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (module definition)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
152      work.lscc_ram_dp_true.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (module definition)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
153      work.lscc_ram_dp_true_core.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (module definition)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
154      work.lscc_ram_dp_true_inst.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (module definition)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
155      work.lscc_ram_dp_true_main.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (module definition)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
156      work.lscc_ram_dq.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
157      work.lscc_ram_dq_core.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
158      work.lscc_ram_dq_inst.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
159      work.lscc_ram_dq_main.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
274      work.lscc_reset_async.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
160      work.lscc_rom.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (module definition)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
161      work.lscc_rom_inst.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (module definition)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
162      work.lscc_rom_inst_core.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (module definition)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
163      work.lscc_shift_register.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
164      work.lscc_soft_fifo.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
165      work.lscc_soft_fifo_dc.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
265      work.lscc_spim1.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
266      work.lscc_spim1_ipgen_lscc_ahbl2lmmi.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
267      work.lscc_spim1_ipgen_lscc_apb2lmmi.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
268      work.lscc_spim1_ipgen_lscc_spi_master.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
269      work.lscc_spim1_ipgen_lscc_spi_master_lmmi.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
270      work.lscc_spim1_ipgen_lscc_spi_master_lmmi_device.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
271      work.lscc_spim1_ipgen_lscc_spi_master_native.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
272      work.lscc_spim1_ipgen_lscc_spi_master_ssn_gen.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
166      work.lscc_subtractor.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (module definition)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
167      work.lscc_write_through.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (module definition)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
168      work.pll_60m.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
169      work.pll_60m_ipgen_lscc_apb2lmmi.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
170      work.pll_60m_ipgen_lscc_pll.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
171      work.pmi_add.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (module definition)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
172      work.pmi_addsub.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (module definition)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
173      work.pmi_complex_mult.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
174      work.pmi_counter.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
175      work.pmi_distributed_dpram.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
176      work.pmi_distributed_rom.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
177      work.pmi_distributed_shift_reg.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
178      work.pmi_distributed_spram.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
179      work.pmi_fifo.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
180      work.pmi_fifo_dc.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
181      work.pmi_mac.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
182      work.pmi_mult.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (module definition)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
183      work.pmi_multaddsub.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (module definition)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
184      work.pmi_multaddsubsum.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
185      work.pmi_ram_dp.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (module definition)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
186      work.pmi_ram_dp_be.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (module definition)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
187      work.pmi_ram_dp_true.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (module definition)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
188      work.pmi_ram_dq.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
189      work.pmi_ram_dq_be.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
190      work.pmi_rom.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
191      work.pmi_sub.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\HW_ver_gpio\1.6.2\rtl\HW_ver_gpio.v (2024-04-08 01:04:50, 2024-11-06 17:01:09) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv (N/A, 2024-11-06 16:52:18) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_i2cm1\2.0.1\rtl\lscc_i2cm1.v (N/A, 2024-11-06 17:02:03) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v (2024-04-09 20:41:18, 2024-11-06 17:01:39) <-- (module definition)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\sysmem0\2.3.0\rtl\sysmem0.v (N/A, 2024-11-06 17:03:33) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-04-08 01:04:54, 2024-11-06 17:02:11) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl0\1.3.2\rtl\ahbl0.v (N/A, 2024-11-06 16:53:46) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv (N/A, 2024-11-06 17:00:00) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2024-11-06 17:00:34) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\module\u23_config_intf_feedthrough\1.0.0\rtl\u23_config_intf_feedthrough.v (2024-04-08 01:04:56, 2024-11-06 17:00:59) <-- (may instantiate this module)
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr_des.v (2024-04-26 16:42:58, 2024-11-06 17:03:41) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (N/A, 2019-07-10 16:12:46) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (N/A, 2019-07-10 16:13:20) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (N/A, 2019-07-10 16:14:03) <-- (may instantiate this module)
                        C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (N/A, 2019-07-10 16:14:35) <-- (may instantiate this module)
    (18 more file changes not listed)
192      work.resetn_sync.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
219      work.sysmem0.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
220      work.sysmem0_ipgen_lscc_ahblmem_arbiter.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
221      work.sysmem0_ipgen_lscc_ahblmem_subordinate.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
222      work.sysmem0_ipgen_lscc_axi4mem_arbiter.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
223      work.sysmem0_ipgen_lscc_axi4mem_subordinate.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
224      work.sysmem0_ipgen_lscc_axi4stream_rx.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
225      work.sysmem0_ipgen_lscc_fifo_streamer.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
226      work.sysmem0_ipgen_lscc_lram_core.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
227      work.sysmem0_ipgen_lscc_mem.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
228      work.sysmem0_ipgen_lscc_smem_lram.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
229      work.sysmem0_ipgen_lscc_sys_mem.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
230      work.u23_config_intf_feedthrough.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
231      work.u23_config_intf_feedthrough_ipgen_lscc_ahb_lite_feedthrough.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
232      work.u23_lifcl_nx33u_evalbd_ibd.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (module definition)
233      work.u23_lifclu_nx33_prpl_bldr_des.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
234      work.uart0.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
235      work.uart0_ipgen_lscc_uart.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
236      work.uart0_ipgen_lscc_uart_intface.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
237      work.uart0_ipgen_lscc_uart_rxcver.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
238      work.uart0_ipgen_lscc_uart_rxcver_fifo.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
239      work.uart0_ipgen_lscc_uart_txcver_fifo.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)
240      work.uart0_ipgen_lscc_uart_txmitt.verilog may have changed because the following files changed:
                        C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\lib\latticesemi.com\ip\gpio0\1.6.2\rtl\gpio0.v (2024-04-08 01:04:49, 2024-11-06 17:01:27) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 8
FID:  path (timestamp)
131      C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\documents\development_doc\lattice_example\verilog_modules\AHBL_to_LMMI_converter.v (2024-04-08 01:04:33)
132      C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\axi64_to_ahbl32_conv.v (2024-04-08 01:04:33)
133      C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_interconnect\1.2.2\rtl\axi4_interconnect.sv (2024-04-08 01:04:33)
134      C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\remote_files\sources\rtl\source\axi64_to_ahbl32_conv\lib\latticesemi.com\ip\axi4_to_ahbl_bridge\1.1.1\rtl\axi4_to_ahbl_bridge.v (2024-04-08 01:04:34)
135      C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\clock_debug.sv (2024-05-28 14:22:51)
136      C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\pll\pll_60m\rtl\pll_60m.v (2024-04-08 01:04:34)
137      C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\resetn_sync.sv (2024-05-28 14:22:18)
138      C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RD_IOA_USB2_REVB\Design\rtl\u23_lifcl_nx33u_evalbd_ibd.sv (2024-05-28 14:23:21)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
