tb_core_top_axi_bram_ctrl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/tb_core_top/ip/tb_core_top_axi_bram_ctrl_0_0/sim/tb_core_top_axi_bram_ctrl_0_0.vhd,incdir="$ref_dir/../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/8b3d"incdir="$ref_dir/../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/ec67/hdl"incdir="../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/8b3d"incdir="../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/ec67/hdl"
tb_core_top_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/tb_core_top/ip/tb_core_top_blk_mem_gen_0_0/sim/tb_core_top_blk_mem_gen_0_0.v,incdir="$ref_dir/../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/8b3d"incdir="$ref_dir/../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/ec67/hdl"incdir="../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/8b3d"incdir="../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/ec67/hdl"
tb_core_top_clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/tb_core_top/ip/tb_core_top_clk_wiz_0/tb_core_top_clk_wiz_0_clk_wiz.v,incdir="$ref_dir/../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/8b3d"incdir="$ref_dir/../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/ec67/hdl"incdir="../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/8b3d"incdir="../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/ec67/hdl"
tb_core_top_clk_wiz_0.v,verilog,xil_defaultlib,../../../bd/tb_core_top/ip/tb_core_top_clk_wiz_0/tb_core_top_clk_wiz_0.v,incdir="$ref_dir/../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/8b3d"incdir="$ref_dir/../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/ec67/hdl"incdir="../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/8b3d"incdir="../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/ec67/hdl"
tb_core_top_rst_clk_wiz_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/tb_core_top/ip/tb_core_top_rst_clk_wiz_100M_0/sim/tb_core_top_rst_clk_wiz_100M_0.vhd,incdir="$ref_dir/../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/8b3d"incdir="$ref_dir/../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/ec67/hdl"incdir="../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/8b3d"incdir="../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/ec67/hdl"
tb_core_top_tb_clk_gen_0_0.v,verilog,xil_defaultlib,../../../bd/tb_core_top/ip/tb_core_top_tb_clk_gen_0_0/sim/tb_core_top_tb_clk_gen_0_0.v,incdir="$ref_dir/../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/8b3d"incdir="$ref_dir/../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/ec67/hdl"incdir="../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/8b3d"incdir="../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/ec67/hdl"
tb_core_top_core_top_wrapper_0_0.v,verilog,xil_defaultlib,../../../bd/tb_core_top/ip/tb_core_top_core_top_wrapper_0_0/sim/tb_core_top_core_top_wrapper_0_0.v,incdir="$ref_dir/../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/8b3d"incdir="$ref_dir/../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/ec67/hdl"incdir="../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/8b3d"incdir="../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/ec67/hdl"
core_wrapper_v1_0_m_instr.v,verilog,xil_defaultlib,../../../bd/tb_core_top/ipshared/0cc6/hdl/core_wrapper_v1_0_m_instr.v,incdir="$ref_dir/../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/8b3d"incdir="$ref_dir/../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/ec67/hdl"incdir="../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/8b3d"incdir="../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/ec67/hdl"
core_wrapper_v1_0_m_data.v,verilog,xil_defaultlib,../../../bd/tb_core_top/ipshared/0cc6/hdl/core_wrapper_v1_0_m_data.v,incdir="$ref_dir/../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/8b3d"incdir="$ref_dir/../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/ec67/hdl"incdir="../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/8b3d"incdir="../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/ec67/hdl"
core_wrapper_v1_0.v,verilog,xil_defaultlib,../../../bd/tb_core_top/ipshared/0cc6/hdl/core_wrapper_v1_0.v,incdir="$ref_dir/../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/8b3d"incdir="$ref_dir/../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/ec67/hdl"incdir="../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/8b3d"incdir="../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/ec67/hdl"
tb_core_top_core_wrapper_0_1.v,verilog,xil_defaultlib,../../../bd/tb_core_top/ip/tb_core_top_core_wrapper_0_1/sim/tb_core_top_core_wrapper_0_1.v,incdir="$ref_dir/../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/8b3d"incdir="$ref_dir/../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/ec67/hdl"incdir="../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/8b3d"incdir="../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/ec67/hdl"
tb_core_top_axi_bram_ctrl_0_2.vhd,vhdl,xil_defaultlib,../../../bd/tb_core_top/ip/tb_core_top_axi_bram_ctrl_0_2/sim/tb_core_top_axi_bram_ctrl_0_2.vhd,incdir="$ref_dir/../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/8b3d"incdir="$ref_dir/../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/ec67/hdl"incdir="../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/8b3d"incdir="../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/ec67/hdl"
tb_core_top_blk_mem_gen_0_2.v,verilog,xil_defaultlib,../../../bd/tb_core_top/ip/tb_core_top_blk_mem_gen_0_2/sim/tb_core_top_blk_mem_gen_0_2.v,incdir="$ref_dir/../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/8b3d"incdir="$ref_dir/../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/ec67/hdl"incdir="../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/8b3d"incdir="../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/ec67/hdl"
tb_core_top_xbar_0.v,verilog,xil_defaultlib,../../../bd/tb_core_top/ip/tb_core_top_xbar_0/sim/tb_core_top_xbar_0.v,incdir="$ref_dir/../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/8b3d"incdir="$ref_dir/../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/ec67/hdl"incdir="../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/8b3d"incdir="../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/ec67/hdl"
tb_core_top.v,verilog,xil_defaultlib,../../../bd/tb_core_top/sim/tb_core_top.v,incdir="$ref_dir/../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/8b3d"incdir="$ref_dir/../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/ec67/hdl"incdir="../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/8b3d"incdir="../../../../multicore_fpga.srcs/sim_1/bd/tb_core_top/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
