Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Master_Thesis/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_21 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RegSRx8_tb_behav xil_defaultlib.RegSRx8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.RegSRx8_veri_axi_vip_0_0_pkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xil_defaultlib.$unit_RegSRx8_tb_sv
Compiling module xil_defaultlib.Bit
Compiling module xil_defaultlib.rejestr_default
Compiling module xil_defaultlib.RegSRx8_slave_lite_v1_0_S00_AXI_...
Compiling module xil_defaultlib.RegSRx8
Compiling module xil_defaultlib.RegSRx8_veri_RegSRx8_0_0
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_21.axi_vip_v1_1_21_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.RegSRx8_veri_axi_vip_0_0
Compiling module xil_defaultlib.RegSRx8_veri
Compiling module xil_defaultlib.RegSRx8_veri_wrapper
Compiling module xil_defaultlib.RegSRx8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RegSRx8_tb_behav
