// Seed: 1660677755
`default_nettype id_0
`define pp_1 0
`define pp_2 0
`default_nettype `pp_1 `default_nettype id_0
`define pp_3 0
`define pp_4 0
`default_nettype wire `timescale 1ps / 1ps
module module_0 ();
  reg id_0;
  reg id_1 = 1;
  always @(1 or id_0) begin
    if (1) id_1 <= id_0;
  end
endmodule
