<strong>vhdl-actual-port-name</strong> is a variable defined in `<code>vhdl-mode.el</code>'.<br/>
Its value is (".*" . "\\&")<br/>
<br/>
Documentation:<br/>
Specifies how actual port names are obtained from formal port names.<br/>
In a component instantiation, an actual port name can be obtained by<br/>
modifying the formal port name (e.g. attaching or stripping off a substring).<br/>
<br/>
FROM REGEXP is a regular expression matching the original name:<br/>
  ".*"       matches the entire string<br/>
  "\(...\)"  matches a substring<br/>
TO STRING specifies the string to be inserted as new name:<br/>
  "\&"  means substitute entire matched text<br/>
  "\N"  means substitute what matched the Nth "\(...\)"<br/>
Examples:<br/>
  ".*"           "\&"    inserts original string<br/>
  ".*"           "\&_i"  attaches "_i" to original string<br/>
  "\(.*\)_[io]$" "\1"    strips off "_i" or "_o" from original string<br/>
  ".*"           "foo"   inserts constant string "foo"<br/>
  ".*"           ""      inserts empty string<br/>
<br/>
You can customize this variable.