INFO: [VRFC 10-163] Analyzing VHDL file "/home/jtrieloff/pwm_led/pwm_led.srcs/sources_1/imports/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jtrieloff/pwm_led/pwm_led.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
