{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681398689615 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681398689617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 11:11:14 2023 " "Processing started: Thu Apr 13 11:11:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681398689617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681398689617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off marc_antoine_nadeau_jatin_patel_vhdl4 -c marc_antoine_nadeau_jatin_patel_vhdl4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off marc_antoine_nadeau_jatin_patel_vhdl4 -c marc_antoine_nadeau_jatin_patel_vhdl4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681398689617 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681398690098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marc_antoine_nadeau_jatin_patel_rca_behavioral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file marc_antoine_nadeau_jatin_patel_rca_behavioral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 marc_antoine_nadeau_jatin_patel_rca_behavioral-behavioral " "Found design unit 1: marc_antoine_nadeau_jatin_patel_rca_behavioral-behavioral" {  } { { "marc_antoine_nadeau_jatin_patel_rca_behavioral.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_rca_behavioral.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681398696751 ""} { "Info" "ISGN_ENTITY_NAME" "1 marc_antoine_nadeau_jatin_patel_rca_behavioral " "Found entity 1: marc_antoine_nadeau_jatin_patel_rca_behavioral" {  } { { "marc_antoine_nadeau_jatin_patel_rca_behavioral.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_rca_behavioral.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681398696751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681398696751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_decoder-decoder " "Found design unit 1: seven_segment_decoder-decoder" {  } { { "seven_segment_decoder.vhd" "" { Text "P:/vhdl4/seven_segment_decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681398696755 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder " "Found entity 1: seven_segment_decoder" {  } { { "seven_segment_decoder.vhd" "" { Text "P:/vhdl4/seven_segment_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681398696755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681398696755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marc_antoine_nadeau_jatin_patel_bcd_behavioral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file marc_antoine_nadeau_jatin_patel_bcd_behavioral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 marc_antoine_nadeau_jatin_patel_bcd_behavioral-BEHAVIORAL " "Found design unit 1: marc_antoine_nadeau_jatin_patel_bcd_behavioral-BEHAVIORAL" {  } { { "marc_antoine_nadeau_jatin_patel_bcd_behavioral.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_bcd_behavioral.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681398696759 ""} { "Info" "ISGN_ENTITY_NAME" "1 marc_antoine_nadeau_jatin_patel_bcd_behavioral " "Found entity 1: marc_antoine_nadeau_jatin_patel_bcd_behavioral" {  } { { "marc_antoine_nadeau_jatin_patel_bcd_behavioral.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_bcd_behavioral.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681398696759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681398696759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marc_antoine_nadeau_jatin_patel_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file marc_antoine_nadeau_jatin_patel_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 marc_antoine_nadeau_jatin_patel_comparator-Structural " "Found design unit 1: marc_antoine_nadeau_jatin_patel_comparator-Structural" {  } { { "marc_antoine_nadeau_jatin_patel_comparator.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_comparator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681398696764 ""} { "Info" "ISGN_ENTITY_NAME" "1 marc_antoine_nadeau_jatin_patel_comparator " "Found entity 1: marc_antoine_nadeau_jatin_patel_comparator" {  } { { "marc_antoine_nadeau_jatin_patel_comparator.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681398696764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681398696764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marc_antoine_nadeau_jatin_patel_jkff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file marc_antoine_nadeau_jatin_patel_jkff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 marc_antoine_nadeau_jatin_patel_jkff-behavioral " "Found design unit 1: marc_antoine_nadeau_jatin_patel_jkff-behavioral" {  } { { "marc_antoine_nadeau_jatin_patel_jkff.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_jkff.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681398696767 ""} { "Info" "ISGN_ENTITY_NAME" "1 marc_antoine_nadeau_jatin_patel_jkff " "Found entity 1: marc_antoine_nadeau_jatin_patel_jkff" {  } { { "marc_antoine_nadeau_jatin_patel_jkff.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_jkff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681398696767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681398696767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marc_antoine_nadeau_jatin_patel_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file marc_antoine_nadeau_jatin_patel_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 marc_antoine_nadeau_jatin_patel_counter-behavioral " "Found design unit 1: marc_antoine_nadeau_jatin_patel_counter-behavioral" {  } { { "marc_antoine_nadeau_jatin_patel_counter.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681398696771 ""} { "Info" "ISGN_ENTITY_NAME" "1 marc_antoine_nadeau_jatin_patel_counter " "Found entity 1: marc_antoine_nadeau_jatin_patel_counter" {  } { { "marc_antoine_nadeau_jatin_patel_counter.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681398696771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681398696771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marc_antoine_nadeau_jatin_patel_clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file marc_antoine_nadeau_jatin_patel_clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 marc_antoine_nadeau_jatin_patel_clock_divider-behavioral " "Found design unit 1: marc_antoine_nadeau_jatin_patel_clock_divider-behavioral" {  } { { "marc_antoine_nadeau_jatin_patel_clock_divider.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_clock_divider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681398696774 ""} { "Info" "ISGN_ENTITY_NAME" "1 marc_antoine_nadeau_jatin_patel_clock_divider " "Found entity 1: marc_antoine_nadeau_jatin_patel_clock_divider" {  } { { "marc_antoine_nadeau_jatin_patel_clock_divider.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_clock_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681398696774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681398696774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marc_antoine_nadeau_jatin_patel_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file marc_antoine_nadeau_jatin_patel_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 marc_antoine_nadeau_jatin_patel_FSM-behavioral " "Found design unit 1: marc_antoine_nadeau_jatin_patel_FSM-behavioral" {  } { { "marc_antoine_nadeau_jatin_patel_FSM.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_FSM.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681398696778 ""} { "Info" "ISGN_ENTITY_NAME" "1 marc_antoine_nadeau_jatin_patel_FSM " "Found entity 1: marc_antoine_nadeau_jatin_patel_FSM" {  } { { "marc_antoine_nadeau_jatin_patel_FSM.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681398696778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681398696778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marc_antoine_nadeau_jatin_patel_sequence_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file marc_antoine_nadeau_jatin_patel_sequence_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 marc_antoine_nadeau_jatin_patel_sequence_detector-behavioral " "Found design unit 1: marc_antoine_nadeau_jatin_patel_sequence_detector-behavioral" {  } { { "marc_antoine_nadeau_jatin_patel_sequence_detector.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_sequence_detector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681398696783 ""} { "Info" "ISGN_ENTITY_NAME" "1 marc_antoine_nadeau_jatin_patel_sequence_detector " "Found entity 1: marc_antoine_nadeau_jatin_patel_sequence_detector" {  } { { "marc_antoine_nadeau_jatin_patel_sequence_detector.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_sequence_detector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681398696783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681398696783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-arch " "Found design unit 1: ROM-arch" {  } { { "ROM.vhd" "" { Text "P:/vhdl4/ROM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681398696788 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "P:/vhdl4/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681398696788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681398696788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marc_antoine_nadeau_jatin_patel_wrapper2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file marc_antoine_nadeau_jatin_patel_wrapper2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 marc_antoine_nadeau_jatin_patel_wrapper2-behavioral " "Found design unit 1: marc_antoine_nadeau_jatin_patel_wrapper2-behavioral" {  } { { "marc_antoine_nadeau_jatin_patel_wrapper2.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_wrapper2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681398696792 ""} { "Info" "ISGN_ENTITY_NAME" "1 marc_antoine_nadeau_jatin_patel_wrapper2 " "Found entity 1: marc_antoine_nadeau_jatin_patel_wrapper2" {  } { { "marc_antoine_nadeau_jatin_patel_wrapper2.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_wrapper2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681398696792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681398696792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marc_antoine_nadeau_jatin_patel_wrapper_vhdl6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file marc_antoine_nadeau_jatin_patel_wrapper_vhdl6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 marc_antoine_nadeau_jatin_patel_wrapper_VHDL6-behavioral " "Found design unit 1: marc_antoine_nadeau_jatin_patel_wrapper_VHDL6-behavioral" {  } { { "marc_antoine_nadeau_jatin_patel_wrapper_VHDL6.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_wrapper_VHDL6.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681398696796 ""} { "Info" "ISGN_ENTITY_NAME" "1 marc_antoine_nadeau_jatin_patel_wrapper_VHDL6 " "Found entity 1: marc_antoine_nadeau_jatin_patel_wrapper_VHDL6" {  } { { "marc_antoine_nadeau_jatin_patel_wrapper_VHDL6.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_wrapper_VHDL6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681398696796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681398696796 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "marc_antoine_nadeau_jatin_patel_wrapper2 " "Elaborating entity \"marc_antoine_nadeau_jatin_patel_wrapper2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681398696881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "marc_antoine_nadeau_jatin_patel_clock_divider marc_antoine_nadeau_jatin_patel_clock_divider:clock_divider " "Elaborating entity \"marc_antoine_nadeau_jatin_patel_clock_divider\" for hierarchy \"marc_antoine_nadeau_jatin_patel_clock_divider:clock_divider\"" {  } { { "marc_antoine_nadeau_jatin_patel_wrapper2.vhd" "clock_divider" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_wrapper2.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681398696887 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "clk_cycles marc_antoine_nadeau_jatin_patel_clock_divider.vhd(13) " "VHDL Signal Declaration warning at marc_antoine_nadeau_jatin_patel_clock_divider.vhd(13): used explicit default value for signal \"clk_cycles\" because signal was never assigned a value" {  } { { "marc_antoine_nadeau_jatin_patel_clock_divider.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_clock_divider.vhd" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1681398696891 "|marc_antoine_nadeau_jatin_patel_clock_divider"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_cycles marc_antoine_nadeau_jatin_patel_clock_divider.vhd(22) " "VHDL Process Statement warning at marc_antoine_nadeau_jatin_patel_clock_divider.vhd(22): signal \"clk_cycles\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "marc_antoine_nadeau_jatin_patel_clock_divider.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_clock_divider.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681398696891 "|marc_antoine_nadeau_jatin_patel_clock_divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:rom_component " "Elaborating entity \"ROM\" for hierarchy \"ROM:rom_component\"" {  } { { "marc_antoine_nadeau_jatin_patel_wrapper2.vhd" "rom_component" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_wrapper2.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681398696892 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sevenSegment_ROM ROM.vhd(18) " "VHDL Signal Declaration warning at ROM.vhd(18): used explicit default value for signal \"sevenSegment_ROM\" because signal was never assigned a value" {  } { { "ROM.vhd" "" { Text "P:/vhdl4/ROM.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1681398696897 "|marc_antoine_nadeau_jatin_patel_wrapper2|ROM:rom_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "marc_antoine_nadeau_jatin_patel_sequence_detector marc_antoine_nadeau_jatin_patel_sequence_detector:sequence_detector " "Elaborating entity \"marc_antoine_nadeau_jatin_patel_sequence_detector\" for hierarchy \"marc_antoine_nadeau_jatin_patel_sequence_detector:sequence_detector\"" {  } { { "marc_antoine_nadeau_jatin_patel_wrapper2.vhd" "sequence_detector" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_wrapper2.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681398696897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "marc_antoine_nadeau_jatin_patel_FSM marc_antoine_nadeau_jatin_patel_sequence_detector:sequence_detector\|marc_antoine_nadeau_jatin_patel_FSM:fsm " "Elaborating entity \"marc_antoine_nadeau_jatin_patel_FSM\" for hierarchy \"marc_antoine_nadeau_jatin_patel_sequence_detector:sequence_detector\|marc_antoine_nadeau_jatin_patel_FSM:fsm\"" {  } { { "marc_antoine_nadeau_jatin_patel_sequence_detector.vhd" "fsm" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_sequence_detector.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681398696901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "marc_antoine_nadeau_jatin_patel_counter marc_antoine_nadeau_jatin_patel_sequence_detector:sequence_detector\|marc_antoine_nadeau_jatin_patel_counter:sequence_counter1 " "Elaborating entity \"marc_antoine_nadeau_jatin_patel_counter\" for hierarchy \"marc_antoine_nadeau_jatin_patel_sequence_detector:sequence_detector\|marc_antoine_nadeau_jatin_patel_counter:sequence_counter1\"" {  } { { "marc_antoine_nadeau_jatin_patel_sequence_detector.vhd" "sequence_counter1" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_sequence_detector.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681398696906 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_temporary_signal marc_antoine_nadeau_jatin_patel_counter.vhd(30) " "VHDL Process Statement warning at marc_antoine_nadeau_jatin_patel_counter.vhd(30): signal \"internal_temporary_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "marc_antoine_nadeau_jatin_patel_counter.vhd" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_counter.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681398696910 "|marc_antoine_nadeau_jatin_patel_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_decoder seven_segment_decoder:HEX0_seven_segment " "Elaborating entity \"seven_segment_decoder\" for hierarchy \"seven_segment_decoder:HEX0_seven_segment\"" {  } { { "marc_antoine_nadeau_jatin_patel_wrapper2.vhd" "HEX0_seven_segment" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_wrapper2.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681398696911 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1681398698178 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681398698665 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681398699493 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681398699493 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681398700119 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681398700119 ""} { "Info" "ICUT_CUT_TM_LCELLS" "102 " "Implemented 102 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681398700119 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681398700119 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5084 " "Peak virtual memory: 5084 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681398700394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 13 11:11:40 2023 " "Processing ended: Thu Apr 13 11:11:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681398700394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681398700394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681398700394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681398700394 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1681398720192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681398720197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 11:11:44 2023 " "Processing started: Thu Apr 13 11:11:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681398720197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1681398720197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off marc_antoine_nadeau_jatin_patel_vhdl4 -c marc_antoine_nadeau_jatin_patel_vhdl4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off marc_antoine_nadeau_jatin_patel_vhdl4 -c marc_antoine_nadeau_jatin_patel_vhdl4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1681398720197 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1681398720276 ""}
{ "Info" "0" "" "Project  = marc_antoine_nadeau_jatin_patel_vhdl4" {  } {  } 0 0 "Project  = marc_antoine_nadeau_jatin_patel_vhdl4" 0 0 "Fitter" 0 0 1681398720277 ""}
{ "Info" "0" "" "Revision = marc_antoine_nadeau_jatin_patel_vhdl4" {  } {  } 0 0 "Revision = marc_antoine_nadeau_jatin_patel_vhdl4" 0 0 "Fitter" 0 0 1681398720277 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1681398720552 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "marc_antoine_nadeau_jatin_patel_vhdl4 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"marc_antoine_nadeau_jatin_patel_vhdl4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1681398720769 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1681398720803 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1681398720803 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1681398721196 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1681398721296 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1681398729753 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 32 global CLKCTRL_G6 " "clk~inputCLKENA0 with 32 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1681398729804 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1681398729804 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681398729804 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1681398729806 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1681398729807 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1681398729807 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1681398729807 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1681398729808 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1681398729808 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1681398729808 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1681398729810 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1681398729810 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681398729830 ""}
{ "Info" "ISTA_SDC_FOUND" "marc_antoine_nadeau_jatin_patel_sdc_wrapper.sdc " "Reading SDC File: 'marc_antoine_nadeau_jatin_patel_sdc_wrapper.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1681398734131 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "marc_antoine_nadeau_jatin_patel_sdc_wrapper.sdc 1 enable port " "Ignored filter at marc_antoine_nadeau_jatin_patel_sdc_wrapper.sdc(1): enable could not be matched with a port" {  } { { "P:/vhdl4/marc_antoine_nadeau_jatin_patel_sdc_wrapper.sdc" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_sdc_wrapper.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1681398734137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay marc_antoine_nadeau_jatin_patel_sdc_wrapper.sdc 1 Argument <from> is an empty collection " "Ignored set_max_delay at marc_antoine_nadeau_jatin_patel_sdc_wrapper.sdc(1): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_ports enable\] -to \[get_ports HEX0\[*\]\] 1 " "set_max_delay -from \[get_ports enable\] -to \[get_ports HEX0\[*\]\] 1" {  } { { "P:/vhdl4/marc_antoine_nadeau_jatin_patel_sdc_wrapper.sdc" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_sdc_wrapper.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681398734138 ""}  } { { "P:/vhdl4/marc_antoine_nadeau_jatin_patel_sdc_wrapper.sdc" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_sdc_wrapper.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1681398734138 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1681398734226 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1681398734231 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1681398734231 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1681398734232 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681398734232 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681398734232 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681398734232 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 marc_antoine_nadeau_jatin_patel_clock_divider:clock_divider\|en_out " "   1.000 marc_antoine_nadeau_jatin_patel_clock_divider:clock_divider\|en_out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681398734232 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1681398734232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1681398734235 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1681398734306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681398735485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1681398736633 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1681398737924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681398737924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1681398739289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "P:/vhdl4/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1681398741772 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1681398741772 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1681398746390 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1681398746390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681398746396 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.21 " "Total time spent on timing analysis during the Fitter is 0.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1681398747048 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1681398747374 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1681398747643 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1681398747935 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1681398748196 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681398750278 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "P:/vhdl4/output_files/marc_antoine_nadeau_jatin_patel_vhdl4.fit.smsg " "Generated suppressed messages file P:/vhdl4/output_files/marc_antoine_nadeau_jatin_patel_vhdl4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1681398750628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7227 " "Peak virtual memory: 7227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681398753526 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 13 11:12:33 2023 " "Processing ended: Thu Apr 13 11:12:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681398753526 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681398753526 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:27 " "Total CPU time (on all processors): 00:01:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681398753526 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1681398753526 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1681398774016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681398774019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 11:12:38 2023 " "Processing started: Thu Apr 13 11:12:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681398774019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1681398774019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off marc_antoine_nadeau_jatin_patel_vhdl4 -c marc_antoine_nadeau_jatin_patel_vhdl4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off marc_antoine_nadeau_jatin_patel_vhdl4 -c marc_antoine_nadeau_jatin_patel_vhdl4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1681398774019 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1681398778965 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5018 " "Peak virtual memory: 5018 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681398785009 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 13 11:13:05 2023 " "Processing ended: Thu Apr 13 11:13:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681398785009 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681398785009 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681398785009 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1681398785009 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1681398785773 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1681398804053 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681398804057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 11:13:08 2023 " "Processing started: Thu Apr 13 11:13:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681398804057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398804057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta marc_antoine_nadeau_jatin_patel_vhdl4 -c marc_antoine_nadeau_jatin_patel_vhdl4 " "Command: quartus_sta marc_antoine_nadeau_jatin_patel_vhdl4 -c marc_antoine_nadeau_jatin_patel_vhdl4" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398804057 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1681398804146 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398804808 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398804843 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398804843 ""}
{ "Info" "ISTA_SDC_FOUND" "marc_antoine_nadeau_jatin_patel_sdc_wrapper.sdc " "Reading SDC File: 'marc_antoine_nadeau_jatin_patel_sdc_wrapper.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398805671 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "marc_antoine_nadeau_jatin_patel_sdc_wrapper.sdc 1 enable port " "Ignored filter at marc_antoine_nadeau_jatin_patel_sdc_wrapper.sdc(1): enable could not be matched with a port" {  } { { "P:/vhdl4/marc_antoine_nadeau_jatin_patel_sdc_wrapper.sdc" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_sdc_wrapper.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398805677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay marc_antoine_nadeau_jatin_patel_sdc_wrapper.sdc 1 Argument <from> is an empty collection " "Ignored set_max_delay at marc_antoine_nadeau_jatin_patel_sdc_wrapper.sdc(1): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_ports enable\] -to \[get_ports HEX0\[*\]\] 1 " "set_max_delay -from \[get_ports enable\] -to \[get_ports HEX0\[*\]\] 1" {  } { { "P:/vhdl4/marc_antoine_nadeau_jatin_patel_sdc_wrapper.sdc" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_sdc_wrapper.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1681398805678 ""}  } { { "P:/vhdl4/marc_antoine_nadeau_jatin_patel_sdc_wrapper.sdc" "" { Text "P:/vhdl4/marc_antoine_nadeau_jatin_patel_sdc_wrapper.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398805678 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398805768 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1681398805769 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name marc_antoine_nadeau_jatin_patel_clock_divider:clock_divider\|en_out marc_antoine_nadeau_jatin_patel_clock_divider:clock_divider\|en_out " "create_clock -period 1.000 -name marc_antoine_nadeau_jatin_patel_clock_divider:clock_divider\|en_out marc_antoine_nadeau_jatin_patel_clock_divider:clock_divider\|en_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1681398805769 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398805769 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398805772 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398805778 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1681398805780 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1681398805898 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1681398805991 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398805991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.744 " "Worst-case setup slack is -2.744" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398806100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398806100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.744             -83.326 clk  " "   -2.744             -83.326 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398806100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.229             -52.774 marc_antoine_nadeau_jatin_patel_clock_divider:clock_divider\|en_out  " "   -2.229             -52.774 marc_antoine_nadeau_jatin_patel_clock_divider:clock_divider\|en_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398806100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398806100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.460 " "Worst-case hold slack is 0.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398806191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398806191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 clk  " "    0.460               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398806191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.553               0.000 marc_antoine_nadeau_jatin_patel_clock_divider:clock_divider\|en_out  " "    0.553               0.000 marc_antoine_nadeau_jatin_patel_clock_divider:clock_divider\|en_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398806191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398806191 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398806271 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398806363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398806454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398806454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -20.535 clk  " "   -0.394             -20.535 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398806454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -16.952 marc_antoine_nadeau_jatin_patel_clock_divider:clock_divider\|en_out  " "   -0.394             -16.952 marc_antoine_nadeau_jatin_patel_clock_divider:clock_divider\|en_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398806454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398806454 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1681398806551 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398806605 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398807540 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398807863 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1681398807948 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398807948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.994 " "Worst-case setup slack is -2.994" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398808024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398808024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.994             -83.783 clk  " "   -2.994             -83.783 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398808024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.253             -53.668 marc_antoine_nadeau_jatin_patel_clock_divider:clock_divider\|en_out  " "   -2.253             -53.668 marc_antoine_nadeau_jatin_patel_clock_divider:clock_divider\|en_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398808024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398808024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.459 " "Worst-case hold slack is 0.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398808106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398808106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 clk  " "    0.459               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398808106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.498               0.000 marc_antoine_nadeau_jatin_patel_clock_divider:clock_divider\|en_out  " "    0.498               0.000 marc_antoine_nadeau_jatin_patel_clock_divider:clock_divider\|en_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398808106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398808106 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398808199 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398808284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.437 " "Worst-case minimum pulse width slack is -0.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398808364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398808364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.437             -22.165 clk  " "   -0.437             -22.165 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398808364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -16.909 marc_antoine_nadeau_jatin_patel_clock_divider:clock_divider\|en_out  " "   -0.394             -16.909 marc_antoine_nadeau_jatin_patel_clock_divider:clock_divider\|en_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398808364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398808364 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1681398808458 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398808762 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398809297 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398809589 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1681398809592 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398809592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.355 " "Worst-case setup slack is -1.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398809679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398809679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.355             -33.122 clk  " "   -1.355             -33.122 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398809679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.955             -20.755 marc_antoine_nadeau_jatin_patel_clock_divider:clock_divider\|en_out  " "   -0.955             -20.755 marc_antoine_nadeau_jatin_patel_clock_divider:clock_divider\|en_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398809679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398809679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.249 " "Worst-case hold slack is 0.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398809770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398809770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 clk  " "    0.249               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398809770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 marc_antoine_nadeau_jatin_patel_clock_divider:clock_divider\|en_out  " "    0.265               0.000 marc_antoine_nadeau_jatin_patel_clock_divider:clock_divider\|en_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398809770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398809770 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398809871 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398809962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.473 " "Worst-case minimum pulse width slack is -0.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398810051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398810051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.473              -3.846 clk  " "   -0.473              -3.846 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398810051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.061               0.000 marc_antoine_nadeau_jatin_patel_clock_divider:clock_divider\|en_out  " "    0.061               0.000 marc_antoine_nadeau_jatin_patel_clock_divider:clock_divider\|en_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398810051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398810051 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1681398810141 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398810491 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1681398810492 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398810492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.311 " "Worst-case setup slack is -1.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398810585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398810585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.311             -29.391 clk  " "   -1.311             -29.391 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398810585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.844             -18.276 marc_antoine_nadeau_jatin_patel_clock_divider:clock_divider\|en_out  " "   -0.844             -18.276 marc_antoine_nadeau_jatin_patel_clock_divider:clock_divider\|en_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398810585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398810585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.222 " "Worst-case hold slack is 0.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398810659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398810659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 marc_antoine_nadeau_jatin_patel_clock_divider:clock_divider\|en_out  " "    0.222               0.000 marc_antoine_nadeau_jatin_patel_clock_divider:clock_divider\|en_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398810659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 clk  " "    0.236               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398810659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398810659 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398810755 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398810833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.490 " "Worst-case minimum pulse width slack is -0.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398810913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398810913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.490              -3.834 clk  " "   -0.490              -3.834 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398810913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 marc_antoine_nadeau_jatin_patel_clock_divider:clock_divider\|en_out  " "    0.081               0.000 marc_antoine_nadeau_jatin_patel_clock_divider:clock_divider\|en_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681398810913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398810913 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398813205 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398813207 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5381 " "Peak virtual memory: 5381 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681398813978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 13 11:13:33 2023 " "Processing ended: Thu Apr 13 11:13:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681398813978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681398813978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681398813978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398813978 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681398833262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681398833267 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 11:13:37 2023 " "Processing started: Thu Apr 13 11:13:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681398833267 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1681398833267 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off marc_antoine_nadeau_jatin_patel_vhdl4 -c marc_antoine_nadeau_jatin_patel_vhdl4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off marc_antoine_nadeau_jatin_patel_vhdl4 -c marc_antoine_nadeau_jatin_patel_vhdl4" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1681398833268 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "EDA Netlist Writer" 0 -1 1681398834130 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "marc_antoine_nadeau_jatin_patel_vhdl4.vho P:/vhdl4/simulation/modelsim/ simulation " "Generated file marc_antoine_nadeau_jatin_patel_vhdl4.vho in folder \"P:/vhdl4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1681398834330 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4924 " "Peak virtual memory: 4924 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681398834651 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 13 11:13:54 2023 " "Processing ended: Thu Apr 13 11:13:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681398834651 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681398834651 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681398834651 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1681398834651 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Quartus Prime Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1681398835548 ""}
