
TunaBMS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001fc0  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08002148  08002148  00012148  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002178  08002178  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002178  08002178  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002178  08002178  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002178  08002178  00012178  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800217c  0800217c  0001217c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002180  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000084  2000000c  0800218c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000090  0800218c  00020090  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00005d89  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000011ee  00000000  00000000  00025e08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000005d0  00000000  00000000  00026ff8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000450  00000000  00000000  000275c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a774  00000000  00000000  00027a18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00007e8a  00000000  00000000  0004218c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009d606  00000000  00000000  0004a016  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000165c  00000000  00000000  000e761c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  000e8c78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002130 	.word	0x08002130

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08002130 	.word	0x08002130

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001cc:	f000 f998 	bl	8000500 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d0:	f000 f80f 	bl	80001f2 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d4:	f000 f880 	bl	80002d8 <MX_GPIO_Init>
  MX_SPI2_Init();
 80001d8:	f000 f846 	bl	8000268 <MX_SPI2_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80001dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80001e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80001e4:	f000 fc8e 	bl	8000b04 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 80001e8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80001ec:	f000 f9ee 	bl	80005cc <HAL_Delay>
	  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80001f0:	e7f4      	b.n	80001dc <main+0x14>

080001f2 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001f2:	b580      	push	{r7, lr}
 80001f4:	b090      	sub	sp, #64	; 0x40
 80001f6:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001f8:	f107 0318 	add.w	r3, r7, #24
 80001fc:	2228      	movs	r2, #40	; 0x28
 80001fe:	2100      	movs	r1, #0
 8000200:	4618      	mov	r0, r3
 8000202:	f001 ff68 	bl	80020d6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000206:	1d3b      	adds	r3, r7, #4
 8000208:	2200      	movs	r2, #0
 800020a:	601a      	str	r2, [r3, #0]
 800020c:	605a      	str	r2, [r3, #4]
 800020e:	609a      	str	r2, [r3, #8]
 8000210:	60da      	str	r2, [r3, #12]
 8000212:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000214:	2302      	movs	r3, #2
 8000216:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000218:	2301      	movs	r3, #1
 800021a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800021c:	2310      	movs	r3, #16
 800021e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000220:	2300      	movs	r3, #0
 8000222:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000224:	f107 0318 	add.w	r3, r7, #24
 8000228:	4618      	mov	r0, r3
 800022a:	f000 fc85 	bl	8000b38 <HAL_RCC_OscConfig>
 800022e:	4603      	mov	r3, r0
 8000230:	2b00      	cmp	r3, #0
 8000232:	d001      	beq.n	8000238 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000234:	f000 f890 	bl	8000358 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000238:	230f      	movs	r3, #15
 800023a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800023c:	2300      	movs	r3, #0
 800023e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000240:	2300      	movs	r3, #0
 8000242:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000244:	2300      	movs	r3, #0
 8000246:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000248:	2300      	movs	r3, #0
 800024a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800024c:	1d3b      	adds	r3, r7, #4
 800024e:	2100      	movs	r1, #0
 8000250:	4618      	mov	r0, r3
 8000252:	f001 fcaf 	bl	8001bb4 <HAL_RCC_ClockConfig>
 8000256:	4603      	mov	r3, r0
 8000258:	2b00      	cmp	r3, #0
 800025a:	d001      	beq.n	8000260 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800025c:	f000 f87c 	bl	8000358 <Error_Handler>
  }
}
 8000260:	bf00      	nop
 8000262:	3740      	adds	r7, #64	; 0x40
 8000264:	46bd      	mov	sp, r7
 8000266:	bd80      	pop	{r7, pc}

08000268 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000268:	b580      	push	{r7, lr}
 800026a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800026c:	4b18      	ldr	r3, [pc, #96]	; (80002d0 <MX_SPI2_Init+0x68>)
 800026e:	4a19      	ldr	r2, [pc, #100]	; (80002d4 <MX_SPI2_Init+0x6c>)
 8000270:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 8000272:	4b17      	ldr	r3, [pc, #92]	; (80002d0 <MX_SPI2_Init+0x68>)
 8000274:	2200      	movs	r2, #0
 8000276:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000278:	4b15      	ldr	r3, [pc, #84]	; (80002d0 <MX_SPI2_Init+0x68>)
 800027a:	2200      	movs	r2, #0
 800027c:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 800027e:	4b14      	ldr	r3, [pc, #80]	; (80002d0 <MX_SPI2_Init+0x68>)
 8000280:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000284:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000286:	4b12      	ldr	r3, [pc, #72]	; (80002d0 <MX_SPI2_Init+0x68>)
 8000288:	2200      	movs	r2, #0
 800028a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800028c:	4b10      	ldr	r3, [pc, #64]	; (80002d0 <MX_SPI2_Init+0x68>)
 800028e:	2200      	movs	r2, #0
 8000290:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 8000292:	4b0f      	ldr	r3, [pc, #60]	; (80002d0 <MX_SPI2_Init+0x68>)
 8000294:	2200      	movs	r2, #0
 8000296:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000298:	4b0d      	ldr	r3, [pc, #52]	; (80002d0 <MX_SPI2_Init+0x68>)
 800029a:	2200      	movs	r2, #0
 800029c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800029e:	4b0c      	ldr	r3, [pc, #48]	; (80002d0 <MX_SPI2_Init+0x68>)
 80002a0:	2200      	movs	r2, #0
 80002a2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80002a4:	4b0a      	ldr	r3, [pc, #40]	; (80002d0 <MX_SPI2_Init+0x68>)
 80002a6:	2200      	movs	r2, #0
 80002a8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80002aa:	4b09      	ldr	r3, [pc, #36]	; (80002d0 <MX_SPI2_Init+0x68>)
 80002ac:	2207      	movs	r2, #7
 80002ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80002b0:	4b07      	ldr	r3, [pc, #28]	; (80002d0 <MX_SPI2_Init+0x68>)
 80002b2:	2200      	movs	r2, #0
 80002b4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80002b6:	4b06      	ldr	r3, [pc, #24]	; (80002d0 <MX_SPI2_Init+0x68>)
 80002b8:	2200      	movs	r2, #0
 80002ba:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80002bc:	4804      	ldr	r0, [pc, #16]	; (80002d0 <MX_SPI2_Init+0x68>)
 80002be:	f001 fe5f 	bl	8001f80 <HAL_SPI_Init>
 80002c2:	4603      	mov	r3, r0
 80002c4:	2b00      	cmp	r3, #0
 80002c6:	d001      	beq.n	80002cc <MX_SPI2_Init+0x64>
  {
    Error_Handler();
 80002c8:	f000 f846 	bl	8000358 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80002cc:	bf00      	nop
 80002ce:	bd80      	pop	{r7, pc}
 80002d0:	20000028 	.word	0x20000028
 80002d4:	40003800 	.word	0x40003800

080002d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	b088      	sub	sp, #32
 80002dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002de:	f107 030c 	add.w	r3, r7, #12
 80002e2:	2200      	movs	r2, #0
 80002e4:	601a      	str	r2, [r3, #0]
 80002e6:	605a      	str	r2, [r3, #4]
 80002e8:	609a      	str	r2, [r3, #8]
 80002ea:	60da      	str	r2, [r3, #12]
 80002ec:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002ee:	4b19      	ldr	r3, [pc, #100]	; (8000354 <MX_GPIO_Init+0x7c>)
 80002f0:	695b      	ldr	r3, [r3, #20]
 80002f2:	4a18      	ldr	r2, [pc, #96]	; (8000354 <MX_GPIO_Init+0x7c>)
 80002f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80002f8:	6153      	str	r3, [r2, #20]
 80002fa:	4b16      	ldr	r3, [pc, #88]	; (8000354 <MX_GPIO_Init+0x7c>)
 80002fc:	695b      	ldr	r3, [r3, #20]
 80002fe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000302:	60bb      	str	r3, [r7, #8]
 8000304:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000306:	4b13      	ldr	r3, [pc, #76]	; (8000354 <MX_GPIO_Init+0x7c>)
 8000308:	695b      	ldr	r3, [r3, #20]
 800030a:	4a12      	ldr	r2, [pc, #72]	; (8000354 <MX_GPIO_Init+0x7c>)
 800030c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000310:	6153      	str	r3, [r2, #20]
 8000312:	4b10      	ldr	r3, [pc, #64]	; (8000354 <MX_GPIO_Init+0x7c>)
 8000314:	695b      	ldr	r3, [r3, #20]
 8000316:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800031a:	607b      	str	r3, [r7, #4]
 800031c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800031e:	2200      	movs	r2, #0
 8000320:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000324:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000328:	f000 fbd4 	bl	8000ad4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800032c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000330:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000332:	2301      	movs	r3, #1
 8000334:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000336:	2302      	movs	r3, #2
 8000338:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800033a:	2300      	movs	r3, #0
 800033c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800033e:	f107 030c 	add.w	r3, r7, #12
 8000342:	4619      	mov	r1, r3
 8000344:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000348:	f000 fa4a 	bl	80007e0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800034c:	bf00      	nop
 800034e:	3720      	adds	r7, #32
 8000350:	46bd      	mov	sp, r7
 8000352:	bd80      	pop	{r7, pc}
 8000354:	40021000 	.word	0x40021000

08000358 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000358:	b480      	push	{r7}
 800035a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800035c:	b672      	cpsid	i
}
 800035e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000360:	e7fe      	b.n	8000360 <Error_Handler+0x8>
	...

08000364 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000364:	b480      	push	{r7}
 8000366:	b083      	sub	sp, #12
 8000368:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800036a:	4b0f      	ldr	r3, [pc, #60]	; (80003a8 <HAL_MspInit+0x44>)
 800036c:	699b      	ldr	r3, [r3, #24]
 800036e:	4a0e      	ldr	r2, [pc, #56]	; (80003a8 <HAL_MspInit+0x44>)
 8000370:	f043 0301 	orr.w	r3, r3, #1
 8000374:	6193      	str	r3, [r2, #24]
 8000376:	4b0c      	ldr	r3, [pc, #48]	; (80003a8 <HAL_MspInit+0x44>)
 8000378:	699b      	ldr	r3, [r3, #24]
 800037a:	f003 0301 	and.w	r3, r3, #1
 800037e:	607b      	str	r3, [r7, #4]
 8000380:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000382:	4b09      	ldr	r3, [pc, #36]	; (80003a8 <HAL_MspInit+0x44>)
 8000384:	69db      	ldr	r3, [r3, #28]
 8000386:	4a08      	ldr	r2, [pc, #32]	; (80003a8 <HAL_MspInit+0x44>)
 8000388:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800038c:	61d3      	str	r3, [r2, #28]
 800038e:	4b06      	ldr	r3, [pc, #24]	; (80003a8 <HAL_MspInit+0x44>)
 8000390:	69db      	ldr	r3, [r3, #28]
 8000392:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000396:	603b      	str	r3, [r7, #0]
 8000398:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800039a:	bf00      	nop
 800039c:	370c      	adds	r7, #12
 800039e:	46bd      	mov	sp, r7
 80003a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a4:	4770      	bx	lr
 80003a6:	bf00      	nop
 80003a8:	40021000 	.word	0x40021000

080003ac <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b08a      	sub	sp, #40	; 0x28
 80003b0:	af00      	add	r7, sp, #0
 80003b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003b4:	f107 0314 	add.w	r3, r7, #20
 80003b8:	2200      	movs	r2, #0
 80003ba:	601a      	str	r2, [r3, #0]
 80003bc:	605a      	str	r2, [r3, #4]
 80003be:	609a      	str	r2, [r3, #8]
 80003c0:	60da      	str	r2, [r3, #12]
 80003c2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	4a17      	ldr	r2, [pc, #92]	; (8000428 <HAL_SPI_MspInit+0x7c>)
 80003ca:	4293      	cmp	r3, r2
 80003cc:	d128      	bne.n	8000420 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80003ce:	4b17      	ldr	r3, [pc, #92]	; (800042c <HAL_SPI_MspInit+0x80>)
 80003d0:	69db      	ldr	r3, [r3, #28]
 80003d2:	4a16      	ldr	r2, [pc, #88]	; (800042c <HAL_SPI_MspInit+0x80>)
 80003d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80003d8:	61d3      	str	r3, [r2, #28]
 80003da:	4b14      	ldr	r3, [pc, #80]	; (800042c <HAL_SPI_MspInit+0x80>)
 80003dc:	69db      	ldr	r3, [r3, #28]
 80003de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80003e2:	613b      	str	r3, [r7, #16]
 80003e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80003e6:	4b11      	ldr	r3, [pc, #68]	; (800042c <HAL_SPI_MspInit+0x80>)
 80003e8:	695b      	ldr	r3, [r3, #20]
 80003ea:	4a10      	ldr	r2, [pc, #64]	; (800042c <HAL_SPI_MspInit+0x80>)
 80003ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80003f0:	6153      	str	r3, [r2, #20]
 80003f2:	4b0e      	ldr	r3, [pc, #56]	; (800042c <HAL_SPI_MspInit+0x80>)
 80003f4:	695b      	ldr	r3, [r3, #20]
 80003f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80003fa:	60fb      	str	r3, [r7, #12]
 80003fc:	68fb      	ldr	r3, [r7, #12]
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80003fe:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000402:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000404:	2302      	movs	r3, #2
 8000406:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000408:	2300      	movs	r3, #0
 800040a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800040c:	2303      	movs	r3, #3
 800040e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000410:	2305      	movs	r3, #5
 8000412:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000414:	f107 0314 	add.w	r3, r7, #20
 8000418:	4619      	mov	r1, r3
 800041a:	4805      	ldr	r0, [pc, #20]	; (8000430 <HAL_SPI_MspInit+0x84>)
 800041c:	f000 f9e0 	bl	80007e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000420:	bf00      	nop
 8000422:	3728      	adds	r7, #40	; 0x28
 8000424:	46bd      	mov	sp, r7
 8000426:	bd80      	pop	{r7, pc}
 8000428:	40003800 	.word	0x40003800
 800042c:	40021000 	.word	0x40021000
 8000430:	48000400 	.word	0x48000400

08000434 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000434:	b480      	push	{r7}
 8000436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000438:	e7fe      	b.n	8000438 <NMI_Handler+0x4>

0800043a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800043a:	b480      	push	{r7}
 800043c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800043e:	e7fe      	b.n	800043e <HardFault_Handler+0x4>

08000440 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000440:	b480      	push	{r7}
 8000442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000444:	e7fe      	b.n	8000444 <MemManage_Handler+0x4>

08000446 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000446:	b480      	push	{r7}
 8000448:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800044a:	e7fe      	b.n	800044a <BusFault_Handler+0x4>

0800044c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800044c:	b480      	push	{r7}
 800044e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000450:	e7fe      	b.n	8000450 <UsageFault_Handler+0x4>

08000452 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000452:	b480      	push	{r7}
 8000454:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000456:	bf00      	nop
 8000458:	46bd      	mov	sp, r7
 800045a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800045e:	4770      	bx	lr

08000460 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000460:	b480      	push	{r7}
 8000462:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000464:	bf00      	nop
 8000466:	46bd      	mov	sp, r7
 8000468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046c:	4770      	bx	lr

0800046e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800046e:	b480      	push	{r7}
 8000470:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000472:	bf00      	nop
 8000474:	46bd      	mov	sp, r7
 8000476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800047a:	4770      	bx	lr

0800047c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000480:	f000 f884 	bl	800058c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000484:	bf00      	nop
 8000486:	bd80      	pop	{r7, pc}

08000488 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000488:	b480      	push	{r7}
 800048a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800048c:	4b06      	ldr	r3, [pc, #24]	; (80004a8 <SystemInit+0x20>)
 800048e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000492:	4a05      	ldr	r2, [pc, #20]	; (80004a8 <SystemInit+0x20>)
 8000494:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000498:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800049c:	bf00      	nop
 800049e:	46bd      	mov	sp, r7
 80004a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a4:	4770      	bx	lr
 80004a6:	bf00      	nop
 80004a8:	e000ed00 	.word	0xe000ed00

080004ac <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80004ac:	f8df d034 	ldr.w	sp, [pc, #52]	; 80004e4 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80004b0:	f7ff ffea 	bl	8000488 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004b4:	480c      	ldr	r0, [pc, #48]	; (80004e8 <LoopForever+0x6>)
  ldr r1, =_edata
 80004b6:	490d      	ldr	r1, [pc, #52]	; (80004ec <LoopForever+0xa>)
  ldr r2, =_sidata
 80004b8:	4a0d      	ldr	r2, [pc, #52]	; (80004f0 <LoopForever+0xe>)
  movs r3, #0
 80004ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004bc:	e002      	b.n	80004c4 <LoopCopyDataInit>

080004be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004c2:	3304      	adds	r3, #4

080004c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004c8:	d3f9      	bcc.n	80004be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004ca:	4a0a      	ldr	r2, [pc, #40]	; (80004f4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80004cc:	4c0a      	ldr	r4, [pc, #40]	; (80004f8 <LoopForever+0x16>)
  movs r3, #0
 80004ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004d0:	e001      	b.n	80004d6 <LoopFillZerobss>

080004d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004d4:	3204      	adds	r2, #4

080004d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004d8:	d3fb      	bcc.n	80004d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80004da:	f001 fe05 	bl	80020e8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80004de:	f7ff fe73 	bl	80001c8 <main>

080004e2 <LoopForever>:

LoopForever:
    b LoopForever
 80004e2:	e7fe      	b.n	80004e2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80004e4:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 80004e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004ec:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80004f0:	08002180 	.word	0x08002180
  ldr r2, =_sbss
 80004f4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80004f8:	20000090 	.word	0x20000090

080004fc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80004fc:	e7fe      	b.n	80004fc <ADC1_2_IRQHandler>
	...

08000500 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000504:	4b08      	ldr	r3, [pc, #32]	; (8000528 <HAL_Init+0x28>)
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	4a07      	ldr	r2, [pc, #28]	; (8000528 <HAL_Init+0x28>)
 800050a:	f043 0310 	orr.w	r3, r3, #16
 800050e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000510:	2003      	movs	r0, #3
 8000512:	f000 f931 	bl	8000778 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000516:	200f      	movs	r0, #15
 8000518:	f000 f808 	bl	800052c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800051c:	f7ff ff22 	bl	8000364 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000520:	2300      	movs	r3, #0
}
 8000522:	4618      	mov	r0, r3
 8000524:	bd80      	pop	{r7, pc}
 8000526:	bf00      	nop
 8000528:	40022000 	.word	0x40022000

0800052c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b082      	sub	sp, #8
 8000530:	af00      	add	r7, sp, #0
 8000532:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000534:	4b12      	ldr	r3, [pc, #72]	; (8000580 <HAL_InitTick+0x54>)
 8000536:	681a      	ldr	r2, [r3, #0]
 8000538:	4b12      	ldr	r3, [pc, #72]	; (8000584 <HAL_InitTick+0x58>)
 800053a:	781b      	ldrb	r3, [r3, #0]
 800053c:	4619      	mov	r1, r3
 800053e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000542:	fbb3 f3f1 	udiv	r3, r3, r1
 8000546:	fbb2 f3f3 	udiv	r3, r2, r3
 800054a:	4618      	mov	r0, r3
 800054c:	f000 f93b 	bl	80007c6 <HAL_SYSTICK_Config>
 8000550:	4603      	mov	r3, r0
 8000552:	2b00      	cmp	r3, #0
 8000554:	d001      	beq.n	800055a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000556:	2301      	movs	r3, #1
 8000558:	e00e      	b.n	8000578 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	2b0f      	cmp	r3, #15
 800055e:	d80a      	bhi.n	8000576 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000560:	2200      	movs	r2, #0
 8000562:	6879      	ldr	r1, [r7, #4]
 8000564:	f04f 30ff 	mov.w	r0, #4294967295
 8000568:	f000 f911 	bl	800078e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800056c:	4a06      	ldr	r2, [pc, #24]	; (8000588 <HAL_InitTick+0x5c>)
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000572:	2300      	movs	r3, #0
 8000574:	e000      	b.n	8000578 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000576:	2301      	movs	r3, #1
}
 8000578:	4618      	mov	r0, r3
 800057a:	3708      	adds	r7, #8
 800057c:	46bd      	mov	sp, r7
 800057e:	bd80      	pop	{r7, pc}
 8000580:	20000000 	.word	0x20000000
 8000584:	20000008 	.word	0x20000008
 8000588:	20000004 	.word	0x20000004

0800058c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800058c:	b480      	push	{r7}
 800058e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000590:	4b06      	ldr	r3, [pc, #24]	; (80005ac <HAL_IncTick+0x20>)
 8000592:	781b      	ldrb	r3, [r3, #0]
 8000594:	461a      	mov	r2, r3
 8000596:	4b06      	ldr	r3, [pc, #24]	; (80005b0 <HAL_IncTick+0x24>)
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	4413      	add	r3, r2
 800059c:	4a04      	ldr	r2, [pc, #16]	; (80005b0 <HAL_IncTick+0x24>)
 800059e:	6013      	str	r3, [r2, #0]
}
 80005a0:	bf00      	nop
 80005a2:	46bd      	mov	sp, r7
 80005a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop
 80005ac:	20000008 	.word	0x20000008
 80005b0:	2000008c 	.word	0x2000008c

080005b4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005b4:	b480      	push	{r7}
 80005b6:	af00      	add	r7, sp, #0
  return uwTick;  
 80005b8:	4b03      	ldr	r3, [pc, #12]	; (80005c8 <HAL_GetTick+0x14>)
 80005ba:	681b      	ldr	r3, [r3, #0]
}
 80005bc:	4618      	mov	r0, r3
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	2000008c 	.word	0x2000008c

080005cc <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b084      	sub	sp, #16
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80005d4:	f7ff ffee 	bl	80005b4 <HAL_GetTick>
 80005d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005de:	68fb      	ldr	r3, [r7, #12]
 80005e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005e4:	d005      	beq.n	80005f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80005e6:	4b0a      	ldr	r3, [pc, #40]	; (8000610 <HAL_Delay+0x44>)
 80005e8:	781b      	ldrb	r3, [r3, #0]
 80005ea:	461a      	mov	r2, r3
 80005ec:	68fb      	ldr	r3, [r7, #12]
 80005ee:	4413      	add	r3, r2
 80005f0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80005f2:	bf00      	nop
 80005f4:	f7ff ffde 	bl	80005b4 <HAL_GetTick>
 80005f8:	4602      	mov	r2, r0
 80005fa:	68bb      	ldr	r3, [r7, #8]
 80005fc:	1ad3      	subs	r3, r2, r3
 80005fe:	68fa      	ldr	r2, [r7, #12]
 8000600:	429a      	cmp	r2, r3
 8000602:	d8f7      	bhi.n	80005f4 <HAL_Delay+0x28>
  {
  }
}
 8000604:	bf00      	nop
 8000606:	bf00      	nop
 8000608:	3710      	adds	r7, #16
 800060a:	46bd      	mov	sp, r7
 800060c:	bd80      	pop	{r7, pc}
 800060e:	bf00      	nop
 8000610:	20000008 	.word	0x20000008

08000614 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000614:	b480      	push	{r7}
 8000616:	b085      	sub	sp, #20
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	f003 0307 	and.w	r3, r3, #7
 8000622:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000624:	4b0c      	ldr	r3, [pc, #48]	; (8000658 <__NVIC_SetPriorityGrouping+0x44>)
 8000626:	68db      	ldr	r3, [r3, #12]
 8000628:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800062a:	68ba      	ldr	r2, [r7, #8]
 800062c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000630:	4013      	ands	r3, r2
 8000632:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000634:	68fb      	ldr	r3, [r7, #12]
 8000636:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000638:	68bb      	ldr	r3, [r7, #8]
 800063a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800063c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000640:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000644:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000646:	4a04      	ldr	r2, [pc, #16]	; (8000658 <__NVIC_SetPriorityGrouping+0x44>)
 8000648:	68bb      	ldr	r3, [r7, #8]
 800064a:	60d3      	str	r3, [r2, #12]
}
 800064c:	bf00      	nop
 800064e:	3714      	adds	r7, #20
 8000650:	46bd      	mov	sp, r7
 8000652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000656:	4770      	bx	lr
 8000658:	e000ed00 	.word	0xe000ed00

0800065c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800065c:	b480      	push	{r7}
 800065e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000660:	4b04      	ldr	r3, [pc, #16]	; (8000674 <__NVIC_GetPriorityGrouping+0x18>)
 8000662:	68db      	ldr	r3, [r3, #12]
 8000664:	0a1b      	lsrs	r3, r3, #8
 8000666:	f003 0307 	and.w	r3, r3, #7
}
 800066a:	4618      	mov	r0, r3
 800066c:	46bd      	mov	sp, r7
 800066e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000672:	4770      	bx	lr
 8000674:	e000ed00 	.word	0xe000ed00

08000678 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000678:	b480      	push	{r7}
 800067a:	b083      	sub	sp, #12
 800067c:	af00      	add	r7, sp, #0
 800067e:	4603      	mov	r3, r0
 8000680:	6039      	str	r1, [r7, #0]
 8000682:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000684:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000688:	2b00      	cmp	r3, #0
 800068a:	db0a      	blt.n	80006a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800068c:	683b      	ldr	r3, [r7, #0]
 800068e:	b2da      	uxtb	r2, r3
 8000690:	490c      	ldr	r1, [pc, #48]	; (80006c4 <__NVIC_SetPriority+0x4c>)
 8000692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000696:	0112      	lsls	r2, r2, #4
 8000698:	b2d2      	uxtb	r2, r2
 800069a:	440b      	add	r3, r1
 800069c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006a0:	e00a      	b.n	80006b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006a2:	683b      	ldr	r3, [r7, #0]
 80006a4:	b2da      	uxtb	r2, r3
 80006a6:	4908      	ldr	r1, [pc, #32]	; (80006c8 <__NVIC_SetPriority+0x50>)
 80006a8:	79fb      	ldrb	r3, [r7, #7]
 80006aa:	f003 030f 	and.w	r3, r3, #15
 80006ae:	3b04      	subs	r3, #4
 80006b0:	0112      	lsls	r2, r2, #4
 80006b2:	b2d2      	uxtb	r2, r2
 80006b4:	440b      	add	r3, r1
 80006b6:	761a      	strb	r2, [r3, #24]
}
 80006b8:	bf00      	nop
 80006ba:	370c      	adds	r7, #12
 80006bc:	46bd      	mov	sp, r7
 80006be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c2:	4770      	bx	lr
 80006c4:	e000e100 	.word	0xe000e100
 80006c8:	e000ed00 	.word	0xe000ed00

080006cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006cc:	b480      	push	{r7}
 80006ce:	b089      	sub	sp, #36	; 0x24
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	60f8      	str	r0, [r7, #12]
 80006d4:	60b9      	str	r1, [r7, #8]
 80006d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006d8:	68fb      	ldr	r3, [r7, #12]
 80006da:	f003 0307 	and.w	r3, r3, #7
 80006de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006e0:	69fb      	ldr	r3, [r7, #28]
 80006e2:	f1c3 0307 	rsb	r3, r3, #7
 80006e6:	2b04      	cmp	r3, #4
 80006e8:	bf28      	it	cs
 80006ea:	2304      	movcs	r3, #4
 80006ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006ee:	69fb      	ldr	r3, [r7, #28]
 80006f0:	3304      	adds	r3, #4
 80006f2:	2b06      	cmp	r3, #6
 80006f4:	d902      	bls.n	80006fc <NVIC_EncodePriority+0x30>
 80006f6:	69fb      	ldr	r3, [r7, #28]
 80006f8:	3b03      	subs	r3, #3
 80006fa:	e000      	b.n	80006fe <NVIC_EncodePriority+0x32>
 80006fc:	2300      	movs	r3, #0
 80006fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000700:	f04f 32ff 	mov.w	r2, #4294967295
 8000704:	69bb      	ldr	r3, [r7, #24]
 8000706:	fa02 f303 	lsl.w	r3, r2, r3
 800070a:	43da      	mvns	r2, r3
 800070c:	68bb      	ldr	r3, [r7, #8]
 800070e:	401a      	ands	r2, r3
 8000710:	697b      	ldr	r3, [r7, #20]
 8000712:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000714:	f04f 31ff 	mov.w	r1, #4294967295
 8000718:	697b      	ldr	r3, [r7, #20]
 800071a:	fa01 f303 	lsl.w	r3, r1, r3
 800071e:	43d9      	mvns	r1, r3
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000724:	4313      	orrs	r3, r2
         );
}
 8000726:	4618      	mov	r0, r3
 8000728:	3724      	adds	r7, #36	; 0x24
 800072a:	46bd      	mov	sp, r7
 800072c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000730:	4770      	bx	lr
	...

08000734 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	3b01      	subs	r3, #1
 8000740:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000744:	d301      	bcc.n	800074a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000746:	2301      	movs	r3, #1
 8000748:	e00f      	b.n	800076a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800074a:	4a0a      	ldr	r2, [pc, #40]	; (8000774 <SysTick_Config+0x40>)
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	3b01      	subs	r3, #1
 8000750:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000752:	210f      	movs	r1, #15
 8000754:	f04f 30ff 	mov.w	r0, #4294967295
 8000758:	f7ff ff8e 	bl	8000678 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800075c:	4b05      	ldr	r3, [pc, #20]	; (8000774 <SysTick_Config+0x40>)
 800075e:	2200      	movs	r2, #0
 8000760:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000762:	4b04      	ldr	r3, [pc, #16]	; (8000774 <SysTick_Config+0x40>)
 8000764:	2207      	movs	r2, #7
 8000766:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000768:	2300      	movs	r3, #0
}
 800076a:	4618      	mov	r0, r3
 800076c:	3708      	adds	r7, #8
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}
 8000772:	bf00      	nop
 8000774:	e000e010 	.word	0xe000e010

08000778 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b082      	sub	sp, #8
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000780:	6878      	ldr	r0, [r7, #4]
 8000782:	f7ff ff47 	bl	8000614 <__NVIC_SetPriorityGrouping>
}
 8000786:	bf00      	nop
 8000788:	3708      	adds	r7, #8
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}

0800078e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800078e:	b580      	push	{r7, lr}
 8000790:	b086      	sub	sp, #24
 8000792:	af00      	add	r7, sp, #0
 8000794:	4603      	mov	r3, r0
 8000796:	60b9      	str	r1, [r7, #8]
 8000798:	607a      	str	r2, [r7, #4]
 800079a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800079c:	2300      	movs	r3, #0
 800079e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80007a0:	f7ff ff5c 	bl	800065c <__NVIC_GetPriorityGrouping>
 80007a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007a6:	687a      	ldr	r2, [r7, #4]
 80007a8:	68b9      	ldr	r1, [r7, #8]
 80007aa:	6978      	ldr	r0, [r7, #20]
 80007ac:	f7ff ff8e 	bl	80006cc <NVIC_EncodePriority>
 80007b0:	4602      	mov	r2, r0
 80007b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007b6:	4611      	mov	r1, r2
 80007b8:	4618      	mov	r0, r3
 80007ba:	f7ff ff5d 	bl	8000678 <__NVIC_SetPriority>
}
 80007be:	bf00      	nop
 80007c0:	3718      	adds	r7, #24
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}

080007c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007c6:	b580      	push	{r7, lr}
 80007c8:	b082      	sub	sp, #8
 80007ca:	af00      	add	r7, sp, #0
 80007cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80007ce:	6878      	ldr	r0, [r7, #4]
 80007d0:	f7ff ffb0 	bl	8000734 <SysTick_Config>
 80007d4:	4603      	mov	r3, r0
}
 80007d6:	4618      	mov	r0, r3
 80007d8:	3708      	adds	r7, #8
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}
	...

080007e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007e0:	b480      	push	{r7}
 80007e2:	b087      	sub	sp, #28
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
 80007e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80007ea:	2300      	movs	r3, #0
 80007ec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80007ee:	e154      	b.n	8000a9a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80007f0:	683b      	ldr	r3, [r7, #0]
 80007f2:	681a      	ldr	r2, [r3, #0]
 80007f4:	2101      	movs	r1, #1
 80007f6:	697b      	ldr	r3, [r7, #20]
 80007f8:	fa01 f303 	lsl.w	r3, r1, r3
 80007fc:	4013      	ands	r3, r2
 80007fe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	2b00      	cmp	r3, #0
 8000804:	f000 8146 	beq.w	8000a94 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000808:	683b      	ldr	r3, [r7, #0]
 800080a:	685b      	ldr	r3, [r3, #4]
 800080c:	f003 0303 	and.w	r3, r3, #3
 8000810:	2b01      	cmp	r3, #1
 8000812:	d005      	beq.n	8000820 <HAL_GPIO_Init+0x40>
 8000814:	683b      	ldr	r3, [r7, #0]
 8000816:	685b      	ldr	r3, [r3, #4]
 8000818:	f003 0303 	and.w	r3, r3, #3
 800081c:	2b02      	cmp	r3, #2
 800081e:	d130      	bne.n	8000882 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	689b      	ldr	r3, [r3, #8]
 8000824:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000826:	697b      	ldr	r3, [r7, #20]
 8000828:	005b      	lsls	r3, r3, #1
 800082a:	2203      	movs	r2, #3
 800082c:	fa02 f303 	lsl.w	r3, r2, r3
 8000830:	43db      	mvns	r3, r3
 8000832:	693a      	ldr	r2, [r7, #16]
 8000834:	4013      	ands	r3, r2
 8000836:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000838:	683b      	ldr	r3, [r7, #0]
 800083a:	68da      	ldr	r2, [r3, #12]
 800083c:	697b      	ldr	r3, [r7, #20]
 800083e:	005b      	lsls	r3, r3, #1
 8000840:	fa02 f303 	lsl.w	r3, r2, r3
 8000844:	693a      	ldr	r2, [r7, #16]
 8000846:	4313      	orrs	r3, r2
 8000848:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	693a      	ldr	r2, [r7, #16]
 800084e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	685b      	ldr	r3, [r3, #4]
 8000854:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000856:	2201      	movs	r2, #1
 8000858:	697b      	ldr	r3, [r7, #20]
 800085a:	fa02 f303 	lsl.w	r3, r2, r3
 800085e:	43db      	mvns	r3, r3
 8000860:	693a      	ldr	r2, [r7, #16]
 8000862:	4013      	ands	r3, r2
 8000864:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000866:	683b      	ldr	r3, [r7, #0]
 8000868:	685b      	ldr	r3, [r3, #4]
 800086a:	091b      	lsrs	r3, r3, #4
 800086c:	f003 0201 	and.w	r2, r3, #1
 8000870:	697b      	ldr	r3, [r7, #20]
 8000872:	fa02 f303 	lsl.w	r3, r2, r3
 8000876:	693a      	ldr	r2, [r7, #16]
 8000878:	4313      	orrs	r3, r2
 800087a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	693a      	ldr	r2, [r7, #16]
 8000880:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000882:	683b      	ldr	r3, [r7, #0]
 8000884:	685b      	ldr	r3, [r3, #4]
 8000886:	f003 0303 	and.w	r3, r3, #3
 800088a:	2b03      	cmp	r3, #3
 800088c:	d017      	beq.n	80008be <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	68db      	ldr	r3, [r3, #12]
 8000892:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000894:	697b      	ldr	r3, [r7, #20]
 8000896:	005b      	lsls	r3, r3, #1
 8000898:	2203      	movs	r2, #3
 800089a:	fa02 f303 	lsl.w	r3, r2, r3
 800089e:	43db      	mvns	r3, r3
 80008a0:	693a      	ldr	r2, [r7, #16]
 80008a2:	4013      	ands	r3, r2
 80008a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80008a6:	683b      	ldr	r3, [r7, #0]
 80008a8:	689a      	ldr	r2, [r3, #8]
 80008aa:	697b      	ldr	r3, [r7, #20]
 80008ac:	005b      	lsls	r3, r3, #1
 80008ae:	fa02 f303 	lsl.w	r3, r2, r3
 80008b2:	693a      	ldr	r2, [r7, #16]
 80008b4:	4313      	orrs	r3, r2
 80008b6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	693a      	ldr	r2, [r7, #16]
 80008bc:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80008be:	683b      	ldr	r3, [r7, #0]
 80008c0:	685b      	ldr	r3, [r3, #4]
 80008c2:	f003 0303 	and.w	r3, r3, #3
 80008c6:	2b02      	cmp	r3, #2
 80008c8:	d123      	bne.n	8000912 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80008ca:	697b      	ldr	r3, [r7, #20]
 80008cc:	08da      	lsrs	r2, r3, #3
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	3208      	adds	r2, #8
 80008d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80008d6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80008d8:	697b      	ldr	r3, [r7, #20]
 80008da:	f003 0307 	and.w	r3, r3, #7
 80008de:	009b      	lsls	r3, r3, #2
 80008e0:	220f      	movs	r2, #15
 80008e2:	fa02 f303 	lsl.w	r3, r2, r3
 80008e6:	43db      	mvns	r3, r3
 80008e8:	693a      	ldr	r2, [r7, #16]
 80008ea:	4013      	ands	r3, r2
 80008ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80008ee:	683b      	ldr	r3, [r7, #0]
 80008f0:	691a      	ldr	r2, [r3, #16]
 80008f2:	697b      	ldr	r3, [r7, #20]
 80008f4:	f003 0307 	and.w	r3, r3, #7
 80008f8:	009b      	lsls	r3, r3, #2
 80008fa:	fa02 f303 	lsl.w	r3, r2, r3
 80008fe:	693a      	ldr	r2, [r7, #16]
 8000900:	4313      	orrs	r3, r2
 8000902:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000904:	697b      	ldr	r3, [r7, #20]
 8000906:	08da      	lsrs	r2, r3, #3
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	3208      	adds	r2, #8
 800090c:	6939      	ldr	r1, [r7, #16]
 800090e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000918:	697b      	ldr	r3, [r7, #20]
 800091a:	005b      	lsls	r3, r3, #1
 800091c:	2203      	movs	r2, #3
 800091e:	fa02 f303 	lsl.w	r3, r2, r3
 8000922:	43db      	mvns	r3, r3
 8000924:	693a      	ldr	r2, [r7, #16]
 8000926:	4013      	ands	r3, r2
 8000928:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800092a:	683b      	ldr	r3, [r7, #0]
 800092c:	685b      	ldr	r3, [r3, #4]
 800092e:	f003 0203 	and.w	r2, r3, #3
 8000932:	697b      	ldr	r3, [r7, #20]
 8000934:	005b      	lsls	r3, r3, #1
 8000936:	fa02 f303 	lsl.w	r3, r2, r3
 800093a:	693a      	ldr	r2, [r7, #16]
 800093c:	4313      	orrs	r3, r2
 800093e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	693a      	ldr	r2, [r7, #16]
 8000944:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000946:	683b      	ldr	r3, [r7, #0]
 8000948:	685b      	ldr	r3, [r3, #4]
 800094a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800094e:	2b00      	cmp	r3, #0
 8000950:	f000 80a0 	beq.w	8000a94 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000954:	4b58      	ldr	r3, [pc, #352]	; (8000ab8 <HAL_GPIO_Init+0x2d8>)
 8000956:	699b      	ldr	r3, [r3, #24]
 8000958:	4a57      	ldr	r2, [pc, #348]	; (8000ab8 <HAL_GPIO_Init+0x2d8>)
 800095a:	f043 0301 	orr.w	r3, r3, #1
 800095e:	6193      	str	r3, [r2, #24]
 8000960:	4b55      	ldr	r3, [pc, #340]	; (8000ab8 <HAL_GPIO_Init+0x2d8>)
 8000962:	699b      	ldr	r3, [r3, #24]
 8000964:	f003 0301 	and.w	r3, r3, #1
 8000968:	60bb      	str	r3, [r7, #8]
 800096a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800096c:	4a53      	ldr	r2, [pc, #332]	; (8000abc <HAL_GPIO_Init+0x2dc>)
 800096e:	697b      	ldr	r3, [r7, #20]
 8000970:	089b      	lsrs	r3, r3, #2
 8000972:	3302      	adds	r3, #2
 8000974:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000978:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800097a:	697b      	ldr	r3, [r7, #20]
 800097c:	f003 0303 	and.w	r3, r3, #3
 8000980:	009b      	lsls	r3, r3, #2
 8000982:	220f      	movs	r2, #15
 8000984:	fa02 f303 	lsl.w	r3, r2, r3
 8000988:	43db      	mvns	r3, r3
 800098a:	693a      	ldr	r2, [r7, #16]
 800098c:	4013      	ands	r3, r2
 800098e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000996:	d019      	beq.n	80009cc <HAL_GPIO_Init+0x1ec>
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	4a49      	ldr	r2, [pc, #292]	; (8000ac0 <HAL_GPIO_Init+0x2e0>)
 800099c:	4293      	cmp	r3, r2
 800099e:	d013      	beq.n	80009c8 <HAL_GPIO_Init+0x1e8>
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	4a48      	ldr	r2, [pc, #288]	; (8000ac4 <HAL_GPIO_Init+0x2e4>)
 80009a4:	4293      	cmp	r3, r2
 80009a6:	d00d      	beq.n	80009c4 <HAL_GPIO_Init+0x1e4>
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	4a47      	ldr	r2, [pc, #284]	; (8000ac8 <HAL_GPIO_Init+0x2e8>)
 80009ac:	4293      	cmp	r3, r2
 80009ae:	d007      	beq.n	80009c0 <HAL_GPIO_Init+0x1e0>
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	4a46      	ldr	r2, [pc, #280]	; (8000acc <HAL_GPIO_Init+0x2ec>)
 80009b4:	4293      	cmp	r3, r2
 80009b6:	d101      	bne.n	80009bc <HAL_GPIO_Init+0x1dc>
 80009b8:	2304      	movs	r3, #4
 80009ba:	e008      	b.n	80009ce <HAL_GPIO_Init+0x1ee>
 80009bc:	2305      	movs	r3, #5
 80009be:	e006      	b.n	80009ce <HAL_GPIO_Init+0x1ee>
 80009c0:	2303      	movs	r3, #3
 80009c2:	e004      	b.n	80009ce <HAL_GPIO_Init+0x1ee>
 80009c4:	2302      	movs	r3, #2
 80009c6:	e002      	b.n	80009ce <HAL_GPIO_Init+0x1ee>
 80009c8:	2301      	movs	r3, #1
 80009ca:	e000      	b.n	80009ce <HAL_GPIO_Init+0x1ee>
 80009cc:	2300      	movs	r3, #0
 80009ce:	697a      	ldr	r2, [r7, #20]
 80009d0:	f002 0203 	and.w	r2, r2, #3
 80009d4:	0092      	lsls	r2, r2, #2
 80009d6:	4093      	lsls	r3, r2
 80009d8:	693a      	ldr	r2, [r7, #16]
 80009da:	4313      	orrs	r3, r2
 80009dc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80009de:	4937      	ldr	r1, [pc, #220]	; (8000abc <HAL_GPIO_Init+0x2dc>)
 80009e0:	697b      	ldr	r3, [r7, #20]
 80009e2:	089b      	lsrs	r3, r3, #2
 80009e4:	3302      	adds	r3, #2
 80009e6:	693a      	ldr	r2, [r7, #16]
 80009e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80009ec:	4b38      	ldr	r3, [pc, #224]	; (8000ad0 <HAL_GPIO_Init+0x2f0>)
 80009ee:	689b      	ldr	r3, [r3, #8]
 80009f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009f2:	68fb      	ldr	r3, [r7, #12]
 80009f4:	43db      	mvns	r3, r3
 80009f6:	693a      	ldr	r2, [r7, #16]
 80009f8:	4013      	ands	r3, r2
 80009fa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80009fc:	683b      	ldr	r3, [r7, #0]
 80009fe:	685b      	ldr	r3, [r3, #4]
 8000a00:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d003      	beq.n	8000a10 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8000a08:	693a      	ldr	r2, [r7, #16]
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	4313      	orrs	r3, r2
 8000a0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000a10:	4a2f      	ldr	r2, [pc, #188]	; (8000ad0 <HAL_GPIO_Init+0x2f0>)
 8000a12:	693b      	ldr	r3, [r7, #16]
 8000a14:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000a16:	4b2e      	ldr	r3, [pc, #184]	; (8000ad0 <HAL_GPIO_Init+0x2f0>)
 8000a18:	68db      	ldr	r3, [r3, #12]
 8000a1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	43db      	mvns	r3, r3
 8000a20:	693a      	ldr	r2, [r7, #16]
 8000a22:	4013      	ands	r3, r2
 8000a24:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000a26:	683b      	ldr	r3, [r7, #0]
 8000a28:	685b      	ldr	r3, [r3, #4]
 8000a2a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d003      	beq.n	8000a3a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8000a32:	693a      	ldr	r2, [r7, #16]
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	4313      	orrs	r3, r2
 8000a38:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000a3a:	4a25      	ldr	r2, [pc, #148]	; (8000ad0 <HAL_GPIO_Init+0x2f0>)
 8000a3c:	693b      	ldr	r3, [r7, #16]
 8000a3e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000a40:	4b23      	ldr	r3, [pc, #140]	; (8000ad0 <HAL_GPIO_Init+0x2f0>)
 8000a42:	685b      	ldr	r3, [r3, #4]
 8000a44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a46:	68fb      	ldr	r3, [r7, #12]
 8000a48:	43db      	mvns	r3, r3
 8000a4a:	693a      	ldr	r2, [r7, #16]
 8000a4c:	4013      	ands	r3, r2
 8000a4e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000a50:	683b      	ldr	r3, [r7, #0]
 8000a52:	685b      	ldr	r3, [r3, #4]
 8000a54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d003      	beq.n	8000a64 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8000a5c:	693a      	ldr	r2, [r7, #16]
 8000a5e:	68fb      	ldr	r3, [r7, #12]
 8000a60:	4313      	orrs	r3, r2
 8000a62:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000a64:	4a1a      	ldr	r2, [pc, #104]	; (8000ad0 <HAL_GPIO_Init+0x2f0>)
 8000a66:	693b      	ldr	r3, [r7, #16]
 8000a68:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000a6a:	4b19      	ldr	r3, [pc, #100]	; (8000ad0 <HAL_GPIO_Init+0x2f0>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	43db      	mvns	r3, r3
 8000a74:	693a      	ldr	r2, [r7, #16]
 8000a76:	4013      	ands	r3, r2
 8000a78:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	685b      	ldr	r3, [r3, #4]
 8000a7e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d003      	beq.n	8000a8e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8000a86:	693a      	ldr	r2, [r7, #16]
 8000a88:	68fb      	ldr	r3, [r7, #12]
 8000a8a:	4313      	orrs	r3, r2
 8000a8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000a8e:	4a10      	ldr	r2, [pc, #64]	; (8000ad0 <HAL_GPIO_Init+0x2f0>)
 8000a90:	693b      	ldr	r3, [r7, #16]
 8000a92:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000a94:	697b      	ldr	r3, [r7, #20]
 8000a96:	3301      	adds	r3, #1
 8000a98:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a9a:	683b      	ldr	r3, [r7, #0]
 8000a9c:	681a      	ldr	r2, [r3, #0]
 8000a9e:	697b      	ldr	r3, [r7, #20]
 8000aa0:	fa22 f303 	lsr.w	r3, r2, r3
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	f47f aea3 	bne.w	80007f0 <HAL_GPIO_Init+0x10>
  }
}
 8000aaa:	bf00      	nop
 8000aac:	bf00      	nop
 8000aae:	371c      	adds	r7, #28
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab6:	4770      	bx	lr
 8000ab8:	40021000 	.word	0x40021000
 8000abc:	40010000 	.word	0x40010000
 8000ac0:	48000400 	.word	0x48000400
 8000ac4:	48000800 	.word	0x48000800
 8000ac8:	48000c00 	.word	0x48000c00
 8000acc:	48001000 	.word	0x48001000
 8000ad0:	40010400 	.word	0x40010400

08000ad4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	b083      	sub	sp, #12
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
 8000adc:	460b      	mov	r3, r1
 8000ade:	807b      	strh	r3, [r7, #2]
 8000ae0:	4613      	mov	r3, r2
 8000ae2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000ae4:	787b      	ldrb	r3, [r7, #1]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d003      	beq.n	8000af2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000aea:	887a      	ldrh	r2, [r7, #2]
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000af0:	e002      	b.n	8000af8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000af2:	887a      	ldrh	r2, [r7, #2]
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000af8:	bf00      	nop
 8000afa:	370c      	adds	r7, #12
 8000afc:	46bd      	mov	sp, r7
 8000afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b02:	4770      	bx	lr

08000b04 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000b04:	b480      	push	{r7}
 8000b06:	b085      	sub	sp, #20
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
 8000b0c:	460b      	mov	r3, r1
 8000b0e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	695b      	ldr	r3, [r3, #20]
 8000b14:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000b16:	887a      	ldrh	r2, [r7, #2]
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	4013      	ands	r3, r2
 8000b1c:	041a      	lsls	r2, r3, #16
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	43d9      	mvns	r1, r3
 8000b22:	887b      	ldrh	r3, [r7, #2]
 8000b24:	400b      	ands	r3, r1
 8000b26:	431a      	orrs	r2, r3
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	619a      	str	r2, [r3, #24]
}
 8000b2c:	bf00      	nop
 8000b2e:	3714      	adds	r7, #20
 8000b30:	46bd      	mov	sp, r7
 8000b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b36:	4770      	bx	lr

08000b38 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000b3e:	af00      	add	r7, sp, #0
 8000b40:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000b44:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000b48:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000b4a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000b4e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d102      	bne.n	8000b5e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000b58:	2301      	movs	r3, #1
 8000b5a:	f001 b823 	b.w	8001ba4 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000b62:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	f003 0301 	and.w	r3, r3, #1
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	f000 817d 	beq.w	8000e6e <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000b74:	4bbc      	ldr	r3, [pc, #752]	; (8000e68 <HAL_RCC_OscConfig+0x330>)
 8000b76:	685b      	ldr	r3, [r3, #4]
 8000b78:	f003 030c 	and.w	r3, r3, #12
 8000b7c:	2b04      	cmp	r3, #4
 8000b7e:	d00c      	beq.n	8000b9a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000b80:	4bb9      	ldr	r3, [pc, #740]	; (8000e68 <HAL_RCC_OscConfig+0x330>)
 8000b82:	685b      	ldr	r3, [r3, #4]
 8000b84:	f003 030c 	and.w	r3, r3, #12
 8000b88:	2b08      	cmp	r3, #8
 8000b8a:	d15c      	bne.n	8000c46 <HAL_RCC_OscConfig+0x10e>
 8000b8c:	4bb6      	ldr	r3, [pc, #728]	; (8000e68 <HAL_RCC_OscConfig+0x330>)
 8000b8e:	685b      	ldr	r3, [r3, #4]
 8000b90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b98:	d155      	bne.n	8000c46 <HAL_RCC_OscConfig+0x10e>
 8000b9a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000b9e:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ba2:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8000ba6:	fa93 f3a3 	rbit	r3, r3
 8000baa:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000bae:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bb2:	fab3 f383 	clz	r3, r3
 8000bb6:	b2db      	uxtb	r3, r3
 8000bb8:	095b      	lsrs	r3, r3, #5
 8000bba:	b2db      	uxtb	r3, r3
 8000bbc:	f043 0301 	orr.w	r3, r3, #1
 8000bc0:	b2db      	uxtb	r3, r3
 8000bc2:	2b01      	cmp	r3, #1
 8000bc4:	d102      	bne.n	8000bcc <HAL_RCC_OscConfig+0x94>
 8000bc6:	4ba8      	ldr	r3, [pc, #672]	; (8000e68 <HAL_RCC_OscConfig+0x330>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	e015      	b.n	8000bf8 <HAL_RCC_OscConfig+0xc0>
 8000bcc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000bd0:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bd4:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8000bd8:	fa93 f3a3 	rbit	r3, r3
 8000bdc:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000be0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000be4:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000be8:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8000bec:	fa93 f3a3 	rbit	r3, r3
 8000bf0:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8000bf4:	4b9c      	ldr	r3, [pc, #624]	; (8000e68 <HAL_RCC_OscConfig+0x330>)
 8000bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bf8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000bfc:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8000c00:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000c04:	fa92 f2a2 	rbit	r2, r2
 8000c08:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8000c0c:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8000c10:	fab2 f282 	clz	r2, r2
 8000c14:	b2d2      	uxtb	r2, r2
 8000c16:	f042 0220 	orr.w	r2, r2, #32
 8000c1a:	b2d2      	uxtb	r2, r2
 8000c1c:	f002 021f 	and.w	r2, r2, #31
 8000c20:	2101      	movs	r1, #1
 8000c22:	fa01 f202 	lsl.w	r2, r1, r2
 8000c26:	4013      	ands	r3, r2
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	f000 811f 	beq.w	8000e6c <HAL_RCC_OscConfig+0x334>
 8000c2e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000c32:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	685b      	ldr	r3, [r3, #4]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	f040 8116 	bne.w	8000e6c <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8000c40:	2301      	movs	r3, #1
 8000c42:	f000 bfaf 	b.w	8001ba4 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000c4a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	685b      	ldr	r3, [r3, #4]
 8000c52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c56:	d106      	bne.n	8000c66 <HAL_RCC_OscConfig+0x12e>
 8000c58:	4b83      	ldr	r3, [pc, #524]	; (8000e68 <HAL_RCC_OscConfig+0x330>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	4a82      	ldr	r2, [pc, #520]	; (8000e68 <HAL_RCC_OscConfig+0x330>)
 8000c5e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c62:	6013      	str	r3, [r2, #0]
 8000c64:	e036      	b.n	8000cd4 <HAL_RCC_OscConfig+0x19c>
 8000c66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000c6a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	685b      	ldr	r3, [r3, #4]
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d10c      	bne.n	8000c90 <HAL_RCC_OscConfig+0x158>
 8000c76:	4b7c      	ldr	r3, [pc, #496]	; (8000e68 <HAL_RCC_OscConfig+0x330>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	4a7b      	ldr	r2, [pc, #492]	; (8000e68 <HAL_RCC_OscConfig+0x330>)
 8000c7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c80:	6013      	str	r3, [r2, #0]
 8000c82:	4b79      	ldr	r3, [pc, #484]	; (8000e68 <HAL_RCC_OscConfig+0x330>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	4a78      	ldr	r2, [pc, #480]	; (8000e68 <HAL_RCC_OscConfig+0x330>)
 8000c88:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c8c:	6013      	str	r3, [r2, #0]
 8000c8e:	e021      	b.n	8000cd4 <HAL_RCC_OscConfig+0x19c>
 8000c90:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000c94:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	685b      	ldr	r3, [r3, #4]
 8000c9c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000ca0:	d10c      	bne.n	8000cbc <HAL_RCC_OscConfig+0x184>
 8000ca2:	4b71      	ldr	r3, [pc, #452]	; (8000e68 <HAL_RCC_OscConfig+0x330>)
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	4a70      	ldr	r2, [pc, #448]	; (8000e68 <HAL_RCC_OscConfig+0x330>)
 8000ca8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000cac:	6013      	str	r3, [r2, #0]
 8000cae:	4b6e      	ldr	r3, [pc, #440]	; (8000e68 <HAL_RCC_OscConfig+0x330>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	4a6d      	ldr	r2, [pc, #436]	; (8000e68 <HAL_RCC_OscConfig+0x330>)
 8000cb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000cb8:	6013      	str	r3, [r2, #0]
 8000cba:	e00b      	b.n	8000cd4 <HAL_RCC_OscConfig+0x19c>
 8000cbc:	4b6a      	ldr	r3, [pc, #424]	; (8000e68 <HAL_RCC_OscConfig+0x330>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	4a69      	ldr	r2, [pc, #420]	; (8000e68 <HAL_RCC_OscConfig+0x330>)
 8000cc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000cc6:	6013      	str	r3, [r2, #0]
 8000cc8:	4b67      	ldr	r3, [pc, #412]	; (8000e68 <HAL_RCC_OscConfig+0x330>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	4a66      	ldr	r2, [pc, #408]	; (8000e68 <HAL_RCC_OscConfig+0x330>)
 8000cce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000cd2:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000cd4:	4b64      	ldr	r3, [pc, #400]	; (8000e68 <HAL_RCC_OscConfig+0x330>)
 8000cd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cd8:	f023 020f 	bic.w	r2, r3, #15
 8000cdc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000ce0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	689b      	ldr	r3, [r3, #8]
 8000ce8:	495f      	ldr	r1, [pc, #380]	; (8000e68 <HAL_RCC_OscConfig+0x330>)
 8000cea:	4313      	orrs	r3, r2
 8000cec:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000cee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000cf2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	685b      	ldr	r3, [r3, #4]
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d059      	beq.n	8000db2 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cfe:	f7ff fc59 	bl	80005b4 <HAL_GetTick>
 8000d02:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d06:	e00a      	b.n	8000d1e <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d08:	f7ff fc54 	bl	80005b4 <HAL_GetTick>
 8000d0c:	4602      	mov	r2, r0
 8000d0e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000d12:	1ad3      	subs	r3, r2, r3
 8000d14:	2b64      	cmp	r3, #100	; 0x64
 8000d16:	d902      	bls.n	8000d1e <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8000d18:	2303      	movs	r3, #3
 8000d1a:	f000 bf43 	b.w	8001ba4 <HAL_RCC_OscConfig+0x106c>
 8000d1e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d22:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d26:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8000d2a:	fa93 f3a3 	rbit	r3, r3
 8000d2e:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8000d32:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d36:	fab3 f383 	clz	r3, r3
 8000d3a:	b2db      	uxtb	r3, r3
 8000d3c:	095b      	lsrs	r3, r3, #5
 8000d3e:	b2db      	uxtb	r3, r3
 8000d40:	f043 0301 	orr.w	r3, r3, #1
 8000d44:	b2db      	uxtb	r3, r3
 8000d46:	2b01      	cmp	r3, #1
 8000d48:	d102      	bne.n	8000d50 <HAL_RCC_OscConfig+0x218>
 8000d4a:	4b47      	ldr	r3, [pc, #284]	; (8000e68 <HAL_RCC_OscConfig+0x330>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	e015      	b.n	8000d7c <HAL_RCC_OscConfig+0x244>
 8000d50:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d54:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d58:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8000d5c:	fa93 f3a3 	rbit	r3, r3
 8000d60:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000d64:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d68:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000d6c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8000d70:	fa93 f3a3 	rbit	r3, r3
 8000d74:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8000d78:	4b3b      	ldr	r3, [pc, #236]	; (8000e68 <HAL_RCC_OscConfig+0x330>)
 8000d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d7c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000d80:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8000d84:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000d88:	fa92 f2a2 	rbit	r2, r2
 8000d8c:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8000d90:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8000d94:	fab2 f282 	clz	r2, r2
 8000d98:	b2d2      	uxtb	r2, r2
 8000d9a:	f042 0220 	orr.w	r2, r2, #32
 8000d9e:	b2d2      	uxtb	r2, r2
 8000da0:	f002 021f 	and.w	r2, r2, #31
 8000da4:	2101      	movs	r1, #1
 8000da6:	fa01 f202 	lsl.w	r2, r1, r2
 8000daa:	4013      	ands	r3, r2
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d0ab      	beq.n	8000d08 <HAL_RCC_OscConfig+0x1d0>
 8000db0:	e05d      	b.n	8000e6e <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000db2:	f7ff fbff 	bl	80005b4 <HAL_GetTick>
 8000db6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dba:	e00a      	b.n	8000dd2 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000dbc:	f7ff fbfa 	bl	80005b4 <HAL_GetTick>
 8000dc0:	4602      	mov	r2, r0
 8000dc2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000dc6:	1ad3      	subs	r3, r2, r3
 8000dc8:	2b64      	cmp	r3, #100	; 0x64
 8000dca:	d902      	bls.n	8000dd2 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8000dcc:	2303      	movs	r3, #3
 8000dce:	f000 bee9 	b.w	8001ba4 <HAL_RCC_OscConfig+0x106c>
 8000dd2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000dd6:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dda:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8000dde:	fa93 f3a3 	rbit	r3, r3
 8000de2:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8000de6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dea:	fab3 f383 	clz	r3, r3
 8000dee:	b2db      	uxtb	r3, r3
 8000df0:	095b      	lsrs	r3, r3, #5
 8000df2:	b2db      	uxtb	r3, r3
 8000df4:	f043 0301 	orr.w	r3, r3, #1
 8000df8:	b2db      	uxtb	r3, r3
 8000dfa:	2b01      	cmp	r3, #1
 8000dfc:	d102      	bne.n	8000e04 <HAL_RCC_OscConfig+0x2cc>
 8000dfe:	4b1a      	ldr	r3, [pc, #104]	; (8000e68 <HAL_RCC_OscConfig+0x330>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	e015      	b.n	8000e30 <HAL_RCC_OscConfig+0x2f8>
 8000e04:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e08:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e0c:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8000e10:	fa93 f3a3 	rbit	r3, r3
 8000e14:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000e18:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e1c:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000e20:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8000e24:	fa93 f3a3 	rbit	r3, r3
 8000e28:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8000e2c:	4b0e      	ldr	r3, [pc, #56]	; (8000e68 <HAL_RCC_OscConfig+0x330>)
 8000e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e30:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000e34:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8000e38:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000e3c:	fa92 f2a2 	rbit	r2, r2
 8000e40:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8000e44:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8000e48:	fab2 f282 	clz	r2, r2
 8000e4c:	b2d2      	uxtb	r2, r2
 8000e4e:	f042 0220 	orr.w	r2, r2, #32
 8000e52:	b2d2      	uxtb	r2, r2
 8000e54:	f002 021f 	and.w	r2, r2, #31
 8000e58:	2101      	movs	r1, #1
 8000e5a:	fa01 f202 	lsl.w	r2, r1, r2
 8000e5e:	4013      	ands	r3, r2
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d1ab      	bne.n	8000dbc <HAL_RCC_OscConfig+0x284>
 8000e64:	e003      	b.n	8000e6e <HAL_RCC_OscConfig+0x336>
 8000e66:	bf00      	nop
 8000e68:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e6e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000e72:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	f003 0302 	and.w	r3, r3, #2
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	f000 817d 	beq.w	800117e <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000e84:	4ba6      	ldr	r3, [pc, #664]	; (8001120 <HAL_RCC_OscConfig+0x5e8>)
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	f003 030c 	and.w	r3, r3, #12
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d00b      	beq.n	8000ea8 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000e90:	4ba3      	ldr	r3, [pc, #652]	; (8001120 <HAL_RCC_OscConfig+0x5e8>)
 8000e92:	685b      	ldr	r3, [r3, #4]
 8000e94:	f003 030c 	and.w	r3, r3, #12
 8000e98:	2b08      	cmp	r3, #8
 8000e9a:	d172      	bne.n	8000f82 <HAL_RCC_OscConfig+0x44a>
 8000e9c:	4ba0      	ldr	r3, [pc, #640]	; (8001120 <HAL_RCC_OscConfig+0x5e8>)
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d16c      	bne.n	8000f82 <HAL_RCC_OscConfig+0x44a>
 8000ea8:	2302      	movs	r3, #2
 8000eaa:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000eae:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8000eb2:	fa93 f3a3 	rbit	r3, r3
 8000eb6:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8000eba:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ebe:	fab3 f383 	clz	r3, r3
 8000ec2:	b2db      	uxtb	r3, r3
 8000ec4:	095b      	lsrs	r3, r3, #5
 8000ec6:	b2db      	uxtb	r3, r3
 8000ec8:	f043 0301 	orr.w	r3, r3, #1
 8000ecc:	b2db      	uxtb	r3, r3
 8000ece:	2b01      	cmp	r3, #1
 8000ed0:	d102      	bne.n	8000ed8 <HAL_RCC_OscConfig+0x3a0>
 8000ed2:	4b93      	ldr	r3, [pc, #588]	; (8001120 <HAL_RCC_OscConfig+0x5e8>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	e013      	b.n	8000f00 <HAL_RCC_OscConfig+0x3c8>
 8000ed8:	2302      	movs	r3, #2
 8000eda:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ede:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8000ee2:	fa93 f3a3 	rbit	r3, r3
 8000ee6:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000eea:	2302      	movs	r3, #2
 8000eec:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000ef0:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8000ef4:	fa93 f3a3 	rbit	r3, r3
 8000ef8:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8000efc:	4b88      	ldr	r3, [pc, #544]	; (8001120 <HAL_RCC_OscConfig+0x5e8>)
 8000efe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f00:	2202      	movs	r2, #2
 8000f02:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8000f06:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000f0a:	fa92 f2a2 	rbit	r2, r2
 8000f0e:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8000f12:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8000f16:	fab2 f282 	clz	r2, r2
 8000f1a:	b2d2      	uxtb	r2, r2
 8000f1c:	f042 0220 	orr.w	r2, r2, #32
 8000f20:	b2d2      	uxtb	r2, r2
 8000f22:	f002 021f 	and.w	r2, r2, #31
 8000f26:	2101      	movs	r1, #1
 8000f28:	fa01 f202 	lsl.w	r2, r1, r2
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d00a      	beq.n	8000f48 <HAL_RCC_OscConfig+0x410>
 8000f32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000f36:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	691b      	ldr	r3, [r3, #16]
 8000f3e:	2b01      	cmp	r3, #1
 8000f40:	d002      	beq.n	8000f48 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8000f42:	2301      	movs	r3, #1
 8000f44:	f000 be2e 	b.w	8001ba4 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f48:	4b75      	ldr	r3, [pc, #468]	; (8001120 <HAL_RCC_OscConfig+0x5e8>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f50:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000f54:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	695b      	ldr	r3, [r3, #20]
 8000f5c:	21f8      	movs	r1, #248	; 0xf8
 8000f5e:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f62:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8000f66:	fa91 f1a1 	rbit	r1, r1
 8000f6a:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8000f6e:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8000f72:	fab1 f181 	clz	r1, r1
 8000f76:	b2c9      	uxtb	r1, r1
 8000f78:	408b      	lsls	r3, r1
 8000f7a:	4969      	ldr	r1, [pc, #420]	; (8001120 <HAL_RCC_OscConfig+0x5e8>)
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f80:	e0fd      	b.n	800117e <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000f86:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	691b      	ldr	r3, [r3, #16]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	f000 8088 	beq.w	80010a4 <HAL_RCC_OscConfig+0x56c>
 8000f94:	2301      	movs	r3, #1
 8000f96:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f9a:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8000f9e:	fa93 f3a3 	rbit	r3, r3
 8000fa2:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8000fa6:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000faa:	fab3 f383 	clz	r3, r3
 8000fae:	b2db      	uxtb	r3, r3
 8000fb0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000fb4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000fb8:	009b      	lsls	r3, r3, #2
 8000fba:	461a      	mov	r2, r3
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fc0:	f7ff faf8 	bl	80005b4 <HAL_GetTick>
 8000fc4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fc8:	e00a      	b.n	8000fe0 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000fca:	f7ff faf3 	bl	80005b4 <HAL_GetTick>
 8000fce:	4602      	mov	r2, r0
 8000fd0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000fd4:	1ad3      	subs	r3, r2, r3
 8000fd6:	2b02      	cmp	r3, #2
 8000fd8:	d902      	bls.n	8000fe0 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8000fda:	2303      	movs	r3, #3
 8000fdc:	f000 bde2 	b.w	8001ba4 <HAL_RCC_OscConfig+0x106c>
 8000fe0:	2302      	movs	r3, #2
 8000fe2:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fe6:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8000fea:	fa93 f3a3 	rbit	r3, r3
 8000fee:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8000ff2:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ff6:	fab3 f383 	clz	r3, r3
 8000ffa:	b2db      	uxtb	r3, r3
 8000ffc:	095b      	lsrs	r3, r3, #5
 8000ffe:	b2db      	uxtb	r3, r3
 8001000:	f043 0301 	orr.w	r3, r3, #1
 8001004:	b2db      	uxtb	r3, r3
 8001006:	2b01      	cmp	r3, #1
 8001008:	d102      	bne.n	8001010 <HAL_RCC_OscConfig+0x4d8>
 800100a:	4b45      	ldr	r3, [pc, #276]	; (8001120 <HAL_RCC_OscConfig+0x5e8>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	e013      	b.n	8001038 <HAL_RCC_OscConfig+0x500>
 8001010:	2302      	movs	r3, #2
 8001012:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001016:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800101a:	fa93 f3a3 	rbit	r3, r3
 800101e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001022:	2302      	movs	r3, #2
 8001024:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001028:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800102c:	fa93 f3a3 	rbit	r3, r3
 8001030:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8001034:	4b3a      	ldr	r3, [pc, #232]	; (8001120 <HAL_RCC_OscConfig+0x5e8>)
 8001036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001038:	2202      	movs	r2, #2
 800103a:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800103e:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001042:	fa92 f2a2 	rbit	r2, r2
 8001046:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 800104a:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800104e:	fab2 f282 	clz	r2, r2
 8001052:	b2d2      	uxtb	r2, r2
 8001054:	f042 0220 	orr.w	r2, r2, #32
 8001058:	b2d2      	uxtb	r2, r2
 800105a:	f002 021f 	and.w	r2, r2, #31
 800105e:	2101      	movs	r1, #1
 8001060:	fa01 f202 	lsl.w	r2, r1, r2
 8001064:	4013      	ands	r3, r2
 8001066:	2b00      	cmp	r3, #0
 8001068:	d0af      	beq.n	8000fca <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800106a:	4b2d      	ldr	r3, [pc, #180]	; (8001120 <HAL_RCC_OscConfig+0x5e8>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001072:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001076:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	695b      	ldr	r3, [r3, #20]
 800107e:	21f8      	movs	r1, #248	; 0xf8
 8001080:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001084:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001088:	fa91 f1a1 	rbit	r1, r1
 800108c:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8001090:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8001094:	fab1 f181 	clz	r1, r1
 8001098:	b2c9      	uxtb	r1, r1
 800109a:	408b      	lsls	r3, r1
 800109c:	4920      	ldr	r1, [pc, #128]	; (8001120 <HAL_RCC_OscConfig+0x5e8>)
 800109e:	4313      	orrs	r3, r2
 80010a0:	600b      	str	r3, [r1, #0]
 80010a2:	e06c      	b.n	800117e <HAL_RCC_OscConfig+0x646>
 80010a4:	2301      	movs	r3, #1
 80010a6:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010aa:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80010ae:	fa93 f3a3 	rbit	r3, r3
 80010b2:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80010b6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80010ba:	fab3 f383 	clz	r3, r3
 80010be:	b2db      	uxtb	r3, r3
 80010c0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80010c4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80010c8:	009b      	lsls	r3, r3, #2
 80010ca:	461a      	mov	r2, r3
 80010cc:	2300      	movs	r3, #0
 80010ce:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010d0:	f7ff fa70 	bl	80005b4 <HAL_GetTick>
 80010d4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010d8:	e00a      	b.n	80010f0 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010da:	f7ff fa6b 	bl	80005b4 <HAL_GetTick>
 80010de:	4602      	mov	r2, r0
 80010e0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80010e4:	1ad3      	subs	r3, r2, r3
 80010e6:	2b02      	cmp	r3, #2
 80010e8:	d902      	bls.n	80010f0 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 80010ea:	2303      	movs	r3, #3
 80010ec:	f000 bd5a 	b.w	8001ba4 <HAL_RCC_OscConfig+0x106c>
 80010f0:	2302      	movs	r3, #2
 80010f2:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010f6:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80010fa:	fa93 f3a3 	rbit	r3, r3
 80010fe:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8001102:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001106:	fab3 f383 	clz	r3, r3
 800110a:	b2db      	uxtb	r3, r3
 800110c:	095b      	lsrs	r3, r3, #5
 800110e:	b2db      	uxtb	r3, r3
 8001110:	f043 0301 	orr.w	r3, r3, #1
 8001114:	b2db      	uxtb	r3, r3
 8001116:	2b01      	cmp	r3, #1
 8001118:	d104      	bne.n	8001124 <HAL_RCC_OscConfig+0x5ec>
 800111a:	4b01      	ldr	r3, [pc, #4]	; (8001120 <HAL_RCC_OscConfig+0x5e8>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	e015      	b.n	800114c <HAL_RCC_OscConfig+0x614>
 8001120:	40021000 	.word	0x40021000
 8001124:	2302      	movs	r3, #2
 8001126:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800112a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800112e:	fa93 f3a3 	rbit	r3, r3
 8001132:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001136:	2302      	movs	r3, #2
 8001138:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800113c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001140:	fa93 f3a3 	rbit	r3, r3
 8001144:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8001148:	4bc8      	ldr	r3, [pc, #800]	; (800146c <HAL_RCC_OscConfig+0x934>)
 800114a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800114c:	2202      	movs	r2, #2
 800114e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8001152:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001156:	fa92 f2a2 	rbit	r2, r2
 800115a:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 800115e:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8001162:	fab2 f282 	clz	r2, r2
 8001166:	b2d2      	uxtb	r2, r2
 8001168:	f042 0220 	orr.w	r2, r2, #32
 800116c:	b2d2      	uxtb	r2, r2
 800116e:	f002 021f 	and.w	r2, r2, #31
 8001172:	2101      	movs	r1, #1
 8001174:	fa01 f202 	lsl.w	r2, r1, r2
 8001178:	4013      	ands	r3, r2
 800117a:	2b00      	cmp	r3, #0
 800117c:	d1ad      	bne.n	80010da <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800117e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001182:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f003 0308 	and.w	r3, r3, #8
 800118e:	2b00      	cmp	r3, #0
 8001190:	f000 8110 	beq.w	80013b4 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001194:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001198:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	699b      	ldr	r3, [r3, #24]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d079      	beq.n	8001298 <HAL_RCC_OscConfig+0x760>
 80011a4:	2301      	movs	r3, #1
 80011a6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011aa:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80011ae:	fa93 f3a3 	rbit	r3, r3
 80011b2:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80011b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80011ba:	fab3 f383 	clz	r3, r3
 80011be:	b2db      	uxtb	r3, r3
 80011c0:	461a      	mov	r2, r3
 80011c2:	4bab      	ldr	r3, [pc, #684]	; (8001470 <HAL_RCC_OscConfig+0x938>)
 80011c4:	4413      	add	r3, r2
 80011c6:	009b      	lsls	r3, r3, #2
 80011c8:	461a      	mov	r2, r3
 80011ca:	2301      	movs	r3, #1
 80011cc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011ce:	f7ff f9f1 	bl	80005b4 <HAL_GetTick>
 80011d2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011d6:	e00a      	b.n	80011ee <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011d8:	f7ff f9ec 	bl	80005b4 <HAL_GetTick>
 80011dc:	4602      	mov	r2, r0
 80011de:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80011e2:	1ad3      	subs	r3, r2, r3
 80011e4:	2b02      	cmp	r3, #2
 80011e6:	d902      	bls.n	80011ee <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 80011e8:	2303      	movs	r3, #3
 80011ea:	f000 bcdb 	b.w	8001ba4 <HAL_RCC_OscConfig+0x106c>
 80011ee:	2302      	movs	r3, #2
 80011f0:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011f4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80011f8:	fa93 f3a3 	rbit	r3, r3
 80011fc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001200:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001204:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001208:	2202      	movs	r2, #2
 800120a:	601a      	str	r2, [r3, #0]
 800120c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001210:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	fa93 f2a3 	rbit	r2, r3
 800121a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800121e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001222:	601a      	str	r2, [r3, #0]
 8001224:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001228:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800122c:	2202      	movs	r2, #2
 800122e:	601a      	str	r2, [r3, #0]
 8001230:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001234:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	fa93 f2a3 	rbit	r2, r3
 800123e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001242:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001246:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001248:	4b88      	ldr	r3, [pc, #544]	; (800146c <HAL_RCC_OscConfig+0x934>)
 800124a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800124c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001250:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001254:	2102      	movs	r1, #2
 8001256:	6019      	str	r1, [r3, #0]
 8001258:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800125c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	fa93 f1a3 	rbit	r1, r3
 8001266:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800126a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800126e:	6019      	str	r1, [r3, #0]
  return result;
 8001270:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001274:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	fab3 f383 	clz	r3, r3
 800127e:	b2db      	uxtb	r3, r3
 8001280:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001284:	b2db      	uxtb	r3, r3
 8001286:	f003 031f 	and.w	r3, r3, #31
 800128a:	2101      	movs	r1, #1
 800128c:	fa01 f303 	lsl.w	r3, r1, r3
 8001290:	4013      	ands	r3, r2
 8001292:	2b00      	cmp	r3, #0
 8001294:	d0a0      	beq.n	80011d8 <HAL_RCC_OscConfig+0x6a0>
 8001296:	e08d      	b.n	80013b4 <HAL_RCC_OscConfig+0x87c>
 8001298:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800129c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80012a0:	2201      	movs	r2, #1
 80012a2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012a8:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	fa93 f2a3 	rbit	r2, r3
 80012b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012b6:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80012ba:	601a      	str	r2, [r3, #0]
  return result;
 80012bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012c0:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80012c4:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012c6:	fab3 f383 	clz	r3, r3
 80012ca:	b2db      	uxtb	r3, r3
 80012cc:	461a      	mov	r2, r3
 80012ce:	4b68      	ldr	r3, [pc, #416]	; (8001470 <HAL_RCC_OscConfig+0x938>)
 80012d0:	4413      	add	r3, r2
 80012d2:	009b      	lsls	r3, r3, #2
 80012d4:	461a      	mov	r2, r3
 80012d6:	2300      	movs	r3, #0
 80012d8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012da:	f7ff f96b 	bl	80005b4 <HAL_GetTick>
 80012de:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012e2:	e00a      	b.n	80012fa <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012e4:	f7ff f966 	bl	80005b4 <HAL_GetTick>
 80012e8:	4602      	mov	r2, r0
 80012ea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80012ee:	1ad3      	subs	r3, r2, r3
 80012f0:	2b02      	cmp	r3, #2
 80012f2:	d902      	bls.n	80012fa <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 80012f4:	2303      	movs	r3, #3
 80012f6:	f000 bc55 	b.w	8001ba4 <HAL_RCC_OscConfig+0x106c>
 80012fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012fe:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8001302:	2202      	movs	r2, #2
 8001304:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001306:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800130a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	fa93 f2a3 	rbit	r2, r3
 8001314:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001318:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 800131c:	601a      	str	r2, [r3, #0]
 800131e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001322:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8001326:	2202      	movs	r2, #2
 8001328:	601a      	str	r2, [r3, #0]
 800132a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800132e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	fa93 f2a3 	rbit	r2, r3
 8001338:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800133c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8001340:	601a      	str	r2, [r3, #0]
 8001342:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001346:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800134a:	2202      	movs	r2, #2
 800134c:	601a      	str	r2, [r3, #0]
 800134e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001352:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	fa93 f2a3 	rbit	r2, r3
 800135c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001360:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001364:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001366:	4b41      	ldr	r3, [pc, #260]	; (800146c <HAL_RCC_OscConfig+0x934>)
 8001368:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800136a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800136e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8001372:	2102      	movs	r1, #2
 8001374:	6019      	str	r1, [r3, #0]
 8001376:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800137a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	fa93 f1a3 	rbit	r1, r3
 8001384:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001388:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800138c:	6019      	str	r1, [r3, #0]
  return result;
 800138e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001392:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	fab3 f383 	clz	r3, r3
 800139c:	b2db      	uxtb	r3, r3
 800139e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80013a2:	b2db      	uxtb	r3, r3
 80013a4:	f003 031f 	and.w	r3, r3, #31
 80013a8:	2101      	movs	r1, #1
 80013aa:	fa01 f303 	lsl.w	r3, r1, r3
 80013ae:	4013      	ands	r3, r2
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d197      	bne.n	80012e4 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013b8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	f003 0304 	and.w	r3, r3, #4
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	f000 81a1 	beq.w	800170c <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013ca:	2300      	movs	r3, #0
 80013cc:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013d0:	4b26      	ldr	r3, [pc, #152]	; (800146c <HAL_RCC_OscConfig+0x934>)
 80013d2:	69db      	ldr	r3, [r3, #28]
 80013d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d116      	bne.n	800140a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013dc:	4b23      	ldr	r3, [pc, #140]	; (800146c <HAL_RCC_OscConfig+0x934>)
 80013de:	69db      	ldr	r3, [r3, #28]
 80013e0:	4a22      	ldr	r2, [pc, #136]	; (800146c <HAL_RCC_OscConfig+0x934>)
 80013e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013e6:	61d3      	str	r3, [r2, #28]
 80013e8:	4b20      	ldr	r3, [pc, #128]	; (800146c <HAL_RCC_OscConfig+0x934>)
 80013ea:	69db      	ldr	r3, [r3, #28]
 80013ec:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80013f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013f4:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80013f8:	601a      	str	r2, [r3, #0]
 80013fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013fe:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8001402:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001404:	2301      	movs	r3, #1
 8001406:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800140a:	4b1a      	ldr	r3, [pc, #104]	; (8001474 <HAL_RCC_OscConfig+0x93c>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001412:	2b00      	cmp	r3, #0
 8001414:	d11a      	bne.n	800144c <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001416:	4b17      	ldr	r3, [pc, #92]	; (8001474 <HAL_RCC_OscConfig+0x93c>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4a16      	ldr	r2, [pc, #88]	; (8001474 <HAL_RCC_OscConfig+0x93c>)
 800141c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001420:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001422:	f7ff f8c7 	bl	80005b4 <HAL_GetTick>
 8001426:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800142a:	e009      	b.n	8001440 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800142c:	f7ff f8c2 	bl	80005b4 <HAL_GetTick>
 8001430:	4602      	mov	r2, r0
 8001432:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001436:	1ad3      	subs	r3, r2, r3
 8001438:	2b64      	cmp	r3, #100	; 0x64
 800143a:	d901      	bls.n	8001440 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 800143c:	2303      	movs	r3, #3
 800143e:	e3b1      	b.n	8001ba4 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001440:	4b0c      	ldr	r3, [pc, #48]	; (8001474 <HAL_RCC_OscConfig+0x93c>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001448:	2b00      	cmp	r3, #0
 800144a:	d0ef      	beq.n	800142c <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800144c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001450:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	68db      	ldr	r3, [r3, #12]
 8001458:	2b01      	cmp	r3, #1
 800145a:	d10d      	bne.n	8001478 <HAL_RCC_OscConfig+0x940>
 800145c:	4b03      	ldr	r3, [pc, #12]	; (800146c <HAL_RCC_OscConfig+0x934>)
 800145e:	6a1b      	ldr	r3, [r3, #32]
 8001460:	4a02      	ldr	r2, [pc, #8]	; (800146c <HAL_RCC_OscConfig+0x934>)
 8001462:	f043 0301 	orr.w	r3, r3, #1
 8001466:	6213      	str	r3, [r2, #32]
 8001468:	e03c      	b.n	80014e4 <HAL_RCC_OscConfig+0x9ac>
 800146a:	bf00      	nop
 800146c:	40021000 	.word	0x40021000
 8001470:	10908120 	.word	0x10908120
 8001474:	40007000 	.word	0x40007000
 8001478:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800147c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	68db      	ldr	r3, [r3, #12]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d10c      	bne.n	80014a2 <HAL_RCC_OscConfig+0x96a>
 8001488:	4bc1      	ldr	r3, [pc, #772]	; (8001790 <HAL_RCC_OscConfig+0xc58>)
 800148a:	6a1b      	ldr	r3, [r3, #32]
 800148c:	4ac0      	ldr	r2, [pc, #768]	; (8001790 <HAL_RCC_OscConfig+0xc58>)
 800148e:	f023 0301 	bic.w	r3, r3, #1
 8001492:	6213      	str	r3, [r2, #32]
 8001494:	4bbe      	ldr	r3, [pc, #760]	; (8001790 <HAL_RCC_OscConfig+0xc58>)
 8001496:	6a1b      	ldr	r3, [r3, #32]
 8001498:	4abd      	ldr	r2, [pc, #756]	; (8001790 <HAL_RCC_OscConfig+0xc58>)
 800149a:	f023 0304 	bic.w	r3, r3, #4
 800149e:	6213      	str	r3, [r2, #32]
 80014a0:	e020      	b.n	80014e4 <HAL_RCC_OscConfig+0x9ac>
 80014a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014a6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	68db      	ldr	r3, [r3, #12]
 80014ae:	2b05      	cmp	r3, #5
 80014b0:	d10c      	bne.n	80014cc <HAL_RCC_OscConfig+0x994>
 80014b2:	4bb7      	ldr	r3, [pc, #732]	; (8001790 <HAL_RCC_OscConfig+0xc58>)
 80014b4:	6a1b      	ldr	r3, [r3, #32]
 80014b6:	4ab6      	ldr	r2, [pc, #728]	; (8001790 <HAL_RCC_OscConfig+0xc58>)
 80014b8:	f043 0304 	orr.w	r3, r3, #4
 80014bc:	6213      	str	r3, [r2, #32]
 80014be:	4bb4      	ldr	r3, [pc, #720]	; (8001790 <HAL_RCC_OscConfig+0xc58>)
 80014c0:	6a1b      	ldr	r3, [r3, #32]
 80014c2:	4ab3      	ldr	r2, [pc, #716]	; (8001790 <HAL_RCC_OscConfig+0xc58>)
 80014c4:	f043 0301 	orr.w	r3, r3, #1
 80014c8:	6213      	str	r3, [r2, #32]
 80014ca:	e00b      	b.n	80014e4 <HAL_RCC_OscConfig+0x9ac>
 80014cc:	4bb0      	ldr	r3, [pc, #704]	; (8001790 <HAL_RCC_OscConfig+0xc58>)
 80014ce:	6a1b      	ldr	r3, [r3, #32]
 80014d0:	4aaf      	ldr	r2, [pc, #700]	; (8001790 <HAL_RCC_OscConfig+0xc58>)
 80014d2:	f023 0301 	bic.w	r3, r3, #1
 80014d6:	6213      	str	r3, [r2, #32]
 80014d8:	4bad      	ldr	r3, [pc, #692]	; (8001790 <HAL_RCC_OscConfig+0xc58>)
 80014da:	6a1b      	ldr	r3, [r3, #32]
 80014dc:	4aac      	ldr	r2, [pc, #688]	; (8001790 <HAL_RCC_OscConfig+0xc58>)
 80014de:	f023 0304 	bic.w	r3, r3, #4
 80014e2:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014e8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	68db      	ldr	r3, [r3, #12]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	f000 8081 	beq.w	80015f8 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014f6:	f7ff f85d 	bl	80005b4 <HAL_GetTick>
 80014fa:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014fe:	e00b      	b.n	8001518 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001500:	f7ff f858 	bl	80005b4 <HAL_GetTick>
 8001504:	4602      	mov	r2, r0
 8001506:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800150a:	1ad3      	subs	r3, r2, r3
 800150c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001510:	4293      	cmp	r3, r2
 8001512:	d901      	bls.n	8001518 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8001514:	2303      	movs	r3, #3
 8001516:	e345      	b.n	8001ba4 <HAL_RCC_OscConfig+0x106c>
 8001518:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800151c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001520:	2202      	movs	r2, #2
 8001522:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001524:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001528:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	fa93 f2a3 	rbit	r2, r3
 8001532:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001536:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800153a:	601a      	str	r2, [r3, #0]
 800153c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001540:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001544:	2202      	movs	r2, #2
 8001546:	601a      	str	r2, [r3, #0]
 8001548:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800154c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	fa93 f2a3 	rbit	r2, r3
 8001556:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800155a:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800155e:	601a      	str	r2, [r3, #0]
  return result;
 8001560:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001564:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001568:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800156a:	fab3 f383 	clz	r3, r3
 800156e:	b2db      	uxtb	r3, r3
 8001570:	095b      	lsrs	r3, r3, #5
 8001572:	b2db      	uxtb	r3, r3
 8001574:	f043 0302 	orr.w	r3, r3, #2
 8001578:	b2db      	uxtb	r3, r3
 800157a:	2b02      	cmp	r3, #2
 800157c:	d102      	bne.n	8001584 <HAL_RCC_OscConfig+0xa4c>
 800157e:	4b84      	ldr	r3, [pc, #528]	; (8001790 <HAL_RCC_OscConfig+0xc58>)
 8001580:	6a1b      	ldr	r3, [r3, #32]
 8001582:	e013      	b.n	80015ac <HAL_RCC_OscConfig+0xa74>
 8001584:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001588:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800158c:	2202      	movs	r2, #2
 800158e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001590:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001594:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	fa93 f2a3 	rbit	r2, r3
 800159e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015a2:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80015a6:	601a      	str	r2, [r3, #0]
 80015a8:	4b79      	ldr	r3, [pc, #484]	; (8001790 <HAL_RCC_OscConfig+0xc58>)
 80015aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015ac:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80015b0:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80015b4:	2102      	movs	r1, #2
 80015b6:	6011      	str	r1, [r2, #0]
 80015b8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80015bc:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80015c0:	6812      	ldr	r2, [r2, #0]
 80015c2:	fa92 f1a2 	rbit	r1, r2
 80015c6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80015ca:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80015ce:	6011      	str	r1, [r2, #0]
  return result;
 80015d0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80015d4:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80015d8:	6812      	ldr	r2, [r2, #0]
 80015da:	fab2 f282 	clz	r2, r2
 80015de:	b2d2      	uxtb	r2, r2
 80015e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80015e4:	b2d2      	uxtb	r2, r2
 80015e6:	f002 021f 	and.w	r2, r2, #31
 80015ea:	2101      	movs	r1, #1
 80015ec:	fa01 f202 	lsl.w	r2, r1, r2
 80015f0:	4013      	ands	r3, r2
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d084      	beq.n	8001500 <HAL_RCC_OscConfig+0x9c8>
 80015f6:	e07f      	b.n	80016f8 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015f8:	f7fe ffdc 	bl	80005b4 <HAL_GetTick>
 80015fc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001600:	e00b      	b.n	800161a <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001602:	f7fe ffd7 	bl	80005b4 <HAL_GetTick>
 8001606:	4602      	mov	r2, r0
 8001608:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800160c:	1ad3      	subs	r3, r2, r3
 800160e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001612:	4293      	cmp	r3, r2
 8001614:	d901      	bls.n	800161a <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8001616:	2303      	movs	r3, #3
 8001618:	e2c4      	b.n	8001ba4 <HAL_RCC_OscConfig+0x106c>
 800161a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800161e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8001622:	2202      	movs	r2, #2
 8001624:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001626:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800162a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	fa93 f2a3 	rbit	r2, r3
 8001634:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001638:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 800163c:	601a      	str	r2, [r3, #0]
 800163e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001642:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001646:	2202      	movs	r2, #2
 8001648:	601a      	str	r2, [r3, #0]
 800164a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800164e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	fa93 f2a3 	rbit	r2, r3
 8001658:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800165c:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001660:	601a      	str	r2, [r3, #0]
  return result;
 8001662:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001666:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800166a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800166c:	fab3 f383 	clz	r3, r3
 8001670:	b2db      	uxtb	r3, r3
 8001672:	095b      	lsrs	r3, r3, #5
 8001674:	b2db      	uxtb	r3, r3
 8001676:	f043 0302 	orr.w	r3, r3, #2
 800167a:	b2db      	uxtb	r3, r3
 800167c:	2b02      	cmp	r3, #2
 800167e:	d102      	bne.n	8001686 <HAL_RCC_OscConfig+0xb4e>
 8001680:	4b43      	ldr	r3, [pc, #268]	; (8001790 <HAL_RCC_OscConfig+0xc58>)
 8001682:	6a1b      	ldr	r3, [r3, #32]
 8001684:	e013      	b.n	80016ae <HAL_RCC_OscConfig+0xb76>
 8001686:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800168a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800168e:	2202      	movs	r2, #2
 8001690:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001692:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001696:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	fa93 f2a3 	rbit	r2, r3
 80016a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016a4:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80016a8:	601a      	str	r2, [r3, #0]
 80016aa:	4b39      	ldr	r3, [pc, #228]	; (8001790 <HAL_RCC_OscConfig+0xc58>)
 80016ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016ae:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80016b2:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80016b6:	2102      	movs	r1, #2
 80016b8:	6011      	str	r1, [r2, #0]
 80016ba:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80016be:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80016c2:	6812      	ldr	r2, [r2, #0]
 80016c4:	fa92 f1a2 	rbit	r1, r2
 80016c8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80016cc:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80016d0:	6011      	str	r1, [r2, #0]
  return result;
 80016d2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80016d6:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80016da:	6812      	ldr	r2, [r2, #0]
 80016dc:	fab2 f282 	clz	r2, r2
 80016e0:	b2d2      	uxtb	r2, r2
 80016e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80016e6:	b2d2      	uxtb	r2, r2
 80016e8:	f002 021f 	and.w	r2, r2, #31
 80016ec:	2101      	movs	r1, #1
 80016ee:	fa01 f202 	lsl.w	r2, r1, r2
 80016f2:	4013      	ands	r3, r2
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d184      	bne.n	8001602 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80016f8:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80016fc:	2b01      	cmp	r3, #1
 80016fe:	d105      	bne.n	800170c <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001700:	4b23      	ldr	r3, [pc, #140]	; (8001790 <HAL_RCC_OscConfig+0xc58>)
 8001702:	69db      	ldr	r3, [r3, #28]
 8001704:	4a22      	ldr	r2, [pc, #136]	; (8001790 <HAL_RCC_OscConfig+0xc58>)
 8001706:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800170a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800170c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001710:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	69db      	ldr	r3, [r3, #28]
 8001718:	2b00      	cmp	r3, #0
 800171a:	f000 8242 	beq.w	8001ba2 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800171e:	4b1c      	ldr	r3, [pc, #112]	; (8001790 <HAL_RCC_OscConfig+0xc58>)
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	f003 030c 	and.w	r3, r3, #12
 8001726:	2b08      	cmp	r3, #8
 8001728:	f000 8213 	beq.w	8001b52 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800172c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001730:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	69db      	ldr	r3, [r3, #28]
 8001738:	2b02      	cmp	r3, #2
 800173a:	f040 8162 	bne.w	8001a02 <HAL_RCC_OscConfig+0xeca>
 800173e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001742:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8001746:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800174a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800174c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001750:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	fa93 f2a3 	rbit	r2, r3
 800175a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800175e:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001762:	601a      	str	r2, [r3, #0]
  return result;
 8001764:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001768:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800176c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800176e:	fab3 f383 	clz	r3, r3
 8001772:	b2db      	uxtb	r3, r3
 8001774:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001778:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800177c:	009b      	lsls	r3, r3, #2
 800177e:	461a      	mov	r2, r3
 8001780:	2300      	movs	r3, #0
 8001782:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001784:	f7fe ff16 	bl	80005b4 <HAL_GetTick>
 8001788:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800178c:	e00c      	b.n	80017a8 <HAL_RCC_OscConfig+0xc70>
 800178e:	bf00      	nop
 8001790:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001794:	f7fe ff0e 	bl	80005b4 <HAL_GetTick>
 8001798:	4602      	mov	r2, r0
 800179a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800179e:	1ad3      	subs	r3, r2, r3
 80017a0:	2b02      	cmp	r3, #2
 80017a2:	d901      	bls.n	80017a8 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80017a4:	2303      	movs	r3, #3
 80017a6:	e1fd      	b.n	8001ba4 <HAL_RCC_OscConfig+0x106c>
 80017a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017ac:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80017b0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80017b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017ba:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	fa93 f2a3 	rbit	r2, r3
 80017c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017c8:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80017cc:	601a      	str	r2, [r3, #0]
  return result;
 80017ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017d2:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80017d6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017d8:	fab3 f383 	clz	r3, r3
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	095b      	lsrs	r3, r3, #5
 80017e0:	b2db      	uxtb	r3, r3
 80017e2:	f043 0301 	orr.w	r3, r3, #1
 80017e6:	b2db      	uxtb	r3, r3
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	d102      	bne.n	80017f2 <HAL_RCC_OscConfig+0xcba>
 80017ec:	4bb0      	ldr	r3, [pc, #704]	; (8001ab0 <HAL_RCC_OscConfig+0xf78>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	e027      	b.n	8001842 <HAL_RCC_OscConfig+0xd0a>
 80017f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017f6:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80017fa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80017fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001800:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001804:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	fa93 f2a3 	rbit	r2, r3
 800180e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001812:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001816:	601a      	str	r2, [r3, #0]
 8001818:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800181c:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001820:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001824:	601a      	str	r2, [r3, #0]
 8001826:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800182a:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	fa93 f2a3 	rbit	r2, r3
 8001834:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001838:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800183c:	601a      	str	r2, [r3, #0]
 800183e:	4b9c      	ldr	r3, [pc, #624]	; (8001ab0 <HAL_RCC_OscConfig+0xf78>)
 8001840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001842:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001846:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800184a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800184e:	6011      	str	r1, [r2, #0]
 8001850:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001854:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8001858:	6812      	ldr	r2, [r2, #0]
 800185a:	fa92 f1a2 	rbit	r1, r2
 800185e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001862:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001866:	6011      	str	r1, [r2, #0]
  return result;
 8001868:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800186c:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001870:	6812      	ldr	r2, [r2, #0]
 8001872:	fab2 f282 	clz	r2, r2
 8001876:	b2d2      	uxtb	r2, r2
 8001878:	f042 0220 	orr.w	r2, r2, #32
 800187c:	b2d2      	uxtb	r2, r2
 800187e:	f002 021f 	and.w	r2, r2, #31
 8001882:	2101      	movs	r1, #1
 8001884:	fa01 f202 	lsl.w	r2, r1, r2
 8001888:	4013      	ands	r3, r2
 800188a:	2b00      	cmp	r3, #0
 800188c:	d182      	bne.n	8001794 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800188e:	4b88      	ldr	r3, [pc, #544]	; (8001ab0 <HAL_RCC_OscConfig+0xf78>)
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001896:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800189a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80018a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018a6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	6a1b      	ldr	r3, [r3, #32]
 80018ae:	430b      	orrs	r3, r1
 80018b0:	497f      	ldr	r1, [pc, #508]	; (8001ab0 <HAL_RCC_OscConfig+0xf78>)
 80018b2:	4313      	orrs	r3, r2
 80018b4:	604b      	str	r3, [r1, #4]
 80018b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018ba:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80018be:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80018c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018c8:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	fa93 f2a3 	rbit	r2, r3
 80018d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018d6:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80018da:	601a      	str	r2, [r3, #0]
  return result;
 80018dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018e0:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80018e4:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018e6:	fab3 f383 	clz	r3, r3
 80018ea:	b2db      	uxtb	r3, r3
 80018ec:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80018f0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80018f4:	009b      	lsls	r3, r3, #2
 80018f6:	461a      	mov	r2, r3
 80018f8:	2301      	movs	r3, #1
 80018fa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018fc:	f7fe fe5a 	bl	80005b4 <HAL_GetTick>
 8001900:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001904:	e009      	b.n	800191a <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001906:	f7fe fe55 	bl	80005b4 <HAL_GetTick>
 800190a:	4602      	mov	r2, r0
 800190c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001910:	1ad3      	subs	r3, r2, r3
 8001912:	2b02      	cmp	r3, #2
 8001914:	d901      	bls.n	800191a <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8001916:	2303      	movs	r3, #3
 8001918:	e144      	b.n	8001ba4 <HAL_RCC_OscConfig+0x106c>
 800191a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800191e:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001922:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001926:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001928:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800192c:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	fa93 f2a3 	rbit	r2, r3
 8001936:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800193a:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800193e:	601a      	str	r2, [r3, #0]
  return result;
 8001940:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001944:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001948:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800194a:	fab3 f383 	clz	r3, r3
 800194e:	b2db      	uxtb	r3, r3
 8001950:	095b      	lsrs	r3, r3, #5
 8001952:	b2db      	uxtb	r3, r3
 8001954:	f043 0301 	orr.w	r3, r3, #1
 8001958:	b2db      	uxtb	r3, r3
 800195a:	2b01      	cmp	r3, #1
 800195c:	d102      	bne.n	8001964 <HAL_RCC_OscConfig+0xe2c>
 800195e:	4b54      	ldr	r3, [pc, #336]	; (8001ab0 <HAL_RCC_OscConfig+0xf78>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	e027      	b.n	80019b4 <HAL_RCC_OscConfig+0xe7c>
 8001964:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001968:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800196c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001970:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001972:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001976:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	fa93 f2a3 	rbit	r2, r3
 8001980:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001984:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8001988:	601a      	str	r2, [r3, #0]
 800198a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800198e:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001992:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001996:	601a      	str	r2, [r3, #0]
 8001998:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800199c:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	fa93 f2a3 	rbit	r2, r3
 80019a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019aa:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80019ae:	601a      	str	r2, [r3, #0]
 80019b0:	4b3f      	ldr	r3, [pc, #252]	; (8001ab0 <HAL_RCC_OscConfig+0xf78>)
 80019b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019b4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80019b8:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80019bc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80019c0:	6011      	str	r1, [r2, #0]
 80019c2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80019c6:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80019ca:	6812      	ldr	r2, [r2, #0]
 80019cc:	fa92 f1a2 	rbit	r1, r2
 80019d0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80019d4:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80019d8:	6011      	str	r1, [r2, #0]
  return result;
 80019da:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80019de:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80019e2:	6812      	ldr	r2, [r2, #0]
 80019e4:	fab2 f282 	clz	r2, r2
 80019e8:	b2d2      	uxtb	r2, r2
 80019ea:	f042 0220 	orr.w	r2, r2, #32
 80019ee:	b2d2      	uxtb	r2, r2
 80019f0:	f002 021f 	and.w	r2, r2, #31
 80019f4:	2101      	movs	r1, #1
 80019f6:	fa01 f202 	lsl.w	r2, r1, r2
 80019fa:	4013      	ands	r3, r2
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d082      	beq.n	8001906 <HAL_RCC_OscConfig+0xdce>
 8001a00:	e0cf      	b.n	8001ba2 <HAL_RCC_OscConfig+0x106a>
 8001a02:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a06:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8001a0a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001a0e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a14:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	fa93 f2a3 	rbit	r2, r3
 8001a1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a22:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001a26:	601a      	str	r2, [r3, #0]
  return result;
 8001a28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a2c:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001a30:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a32:	fab3 f383 	clz	r3, r3
 8001a36:	b2db      	uxtb	r3, r3
 8001a38:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001a3c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001a40:	009b      	lsls	r3, r3, #2
 8001a42:	461a      	mov	r2, r3
 8001a44:	2300      	movs	r3, #0
 8001a46:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a48:	f7fe fdb4 	bl	80005b4 <HAL_GetTick>
 8001a4c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a50:	e009      	b.n	8001a66 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a52:	f7fe fdaf 	bl	80005b4 <HAL_GetTick>
 8001a56:	4602      	mov	r2, r0
 8001a58:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001a5c:	1ad3      	subs	r3, r2, r3
 8001a5e:	2b02      	cmp	r3, #2
 8001a60:	d901      	bls.n	8001a66 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8001a62:	2303      	movs	r3, #3
 8001a64:	e09e      	b.n	8001ba4 <HAL_RCC_OscConfig+0x106c>
 8001a66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a6a:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001a6e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a72:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a74:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a78:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	fa93 f2a3 	rbit	r2, r3
 8001a82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a86:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001a8a:	601a      	str	r2, [r3, #0]
  return result;
 8001a8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a90:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001a94:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a96:	fab3 f383 	clz	r3, r3
 8001a9a:	b2db      	uxtb	r3, r3
 8001a9c:	095b      	lsrs	r3, r3, #5
 8001a9e:	b2db      	uxtb	r3, r3
 8001aa0:	f043 0301 	orr.w	r3, r3, #1
 8001aa4:	b2db      	uxtb	r3, r3
 8001aa6:	2b01      	cmp	r3, #1
 8001aa8:	d104      	bne.n	8001ab4 <HAL_RCC_OscConfig+0xf7c>
 8001aaa:	4b01      	ldr	r3, [pc, #4]	; (8001ab0 <HAL_RCC_OscConfig+0xf78>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	e029      	b.n	8001b04 <HAL_RCC_OscConfig+0xfcc>
 8001ab0:	40021000 	.word	0x40021000
 8001ab4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ab8:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001abc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ac0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ac2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ac6:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	fa93 f2a3 	rbit	r2, r3
 8001ad0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ad4:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8001ad8:	601a      	str	r2, [r3, #0]
 8001ada:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ade:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001ae2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ae6:	601a      	str	r2, [r3, #0]
 8001ae8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001aec:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	fa93 f2a3 	rbit	r2, r3
 8001af6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001afa:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8001afe:	601a      	str	r2, [r3, #0]
 8001b00:	4b2b      	ldr	r3, [pc, #172]	; (8001bb0 <HAL_RCC_OscConfig+0x1078>)
 8001b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b04:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001b08:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8001b0c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001b10:	6011      	str	r1, [r2, #0]
 8001b12:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001b16:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8001b1a:	6812      	ldr	r2, [r2, #0]
 8001b1c:	fa92 f1a2 	rbit	r1, r2
 8001b20:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001b24:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001b28:	6011      	str	r1, [r2, #0]
  return result;
 8001b2a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001b2e:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001b32:	6812      	ldr	r2, [r2, #0]
 8001b34:	fab2 f282 	clz	r2, r2
 8001b38:	b2d2      	uxtb	r2, r2
 8001b3a:	f042 0220 	orr.w	r2, r2, #32
 8001b3e:	b2d2      	uxtb	r2, r2
 8001b40:	f002 021f 	and.w	r2, r2, #31
 8001b44:	2101      	movs	r1, #1
 8001b46:	fa01 f202 	lsl.w	r2, r1, r2
 8001b4a:	4013      	ands	r3, r2
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d180      	bne.n	8001a52 <HAL_RCC_OscConfig+0xf1a>
 8001b50:	e027      	b.n	8001ba2 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b56:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	69db      	ldr	r3, [r3, #28]
 8001b5e:	2b01      	cmp	r3, #1
 8001b60:	d101      	bne.n	8001b66 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8001b62:	2301      	movs	r3, #1
 8001b64:	e01e      	b.n	8001ba4 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b66:	4b12      	ldr	r3, [pc, #72]	; (8001bb0 <HAL_RCC_OscConfig+0x1078>)
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001b6e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001b72:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001b76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b7a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	6a1b      	ldr	r3, [r3, #32]
 8001b82:	429a      	cmp	r2, r3
 8001b84:	d10b      	bne.n	8001b9e <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001b86:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001b8a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001b8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b92:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001b9a:	429a      	cmp	r2, r3
 8001b9c:	d001      	beq.n	8001ba2 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	e000      	b.n	8001ba4 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8001ba2:	2300      	movs	r3, #0
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	40021000 	.word	0x40021000

08001bb4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b09e      	sub	sp, #120	; 0x78
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
 8001bbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d101      	bne.n	8001bcc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	e162      	b.n	8001e92 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001bcc:	4b90      	ldr	r3, [pc, #576]	; (8001e10 <HAL_RCC_ClockConfig+0x25c>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f003 0307 	and.w	r3, r3, #7
 8001bd4:	683a      	ldr	r2, [r7, #0]
 8001bd6:	429a      	cmp	r2, r3
 8001bd8:	d910      	bls.n	8001bfc <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bda:	4b8d      	ldr	r3, [pc, #564]	; (8001e10 <HAL_RCC_ClockConfig+0x25c>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f023 0207 	bic.w	r2, r3, #7
 8001be2:	498b      	ldr	r1, [pc, #556]	; (8001e10 <HAL_RCC_ClockConfig+0x25c>)
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	4313      	orrs	r3, r2
 8001be8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bea:	4b89      	ldr	r3, [pc, #548]	; (8001e10 <HAL_RCC_ClockConfig+0x25c>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f003 0307 	and.w	r3, r3, #7
 8001bf2:	683a      	ldr	r2, [r7, #0]
 8001bf4:	429a      	cmp	r2, r3
 8001bf6:	d001      	beq.n	8001bfc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	e14a      	b.n	8001e92 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f003 0302 	and.w	r3, r3, #2
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d008      	beq.n	8001c1a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c08:	4b82      	ldr	r3, [pc, #520]	; (8001e14 <HAL_RCC_ClockConfig+0x260>)
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	689b      	ldr	r3, [r3, #8]
 8001c14:	497f      	ldr	r1, [pc, #508]	; (8001e14 <HAL_RCC_ClockConfig+0x260>)
 8001c16:	4313      	orrs	r3, r2
 8001c18:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f003 0301 	and.w	r3, r3, #1
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	f000 80dc 	beq.w	8001de0 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	2b01      	cmp	r3, #1
 8001c2e:	d13c      	bne.n	8001caa <HAL_RCC_ClockConfig+0xf6>
 8001c30:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c34:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c36:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001c38:	fa93 f3a3 	rbit	r3, r3
 8001c3c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001c3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c40:	fab3 f383 	clz	r3, r3
 8001c44:	b2db      	uxtb	r3, r3
 8001c46:	095b      	lsrs	r3, r3, #5
 8001c48:	b2db      	uxtb	r3, r3
 8001c4a:	f043 0301 	orr.w	r3, r3, #1
 8001c4e:	b2db      	uxtb	r3, r3
 8001c50:	2b01      	cmp	r3, #1
 8001c52:	d102      	bne.n	8001c5a <HAL_RCC_ClockConfig+0xa6>
 8001c54:	4b6f      	ldr	r3, [pc, #444]	; (8001e14 <HAL_RCC_ClockConfig+0x260>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	e00f      	b.n	8001c7a <HAL_RCC_ClockConfig+0xc6>
 8001c5a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c5e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c60:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001c62:	fa93 f3a3 	rbit	r3, r3
 8001c66:	667b      	str	r3, [r7, #100]	; 0x64
 8001c68:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c6c:	663b      	str	r3, [r7, #96]	; 0x60
 8001c6e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001c70:	fa93 f3a3 	rbit	r3, r3
 8001c74:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001c76:	4b67      	ldr	r3, [pc, #412]	; (8001e14 <HAL_RCC_ClockConfig+0x260>)
 8001c78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c7a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001c7e:	65ba      	str	r2, [r7, #88]	; 0x58
 8001c80:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001c82:	fa92 f2a2 	rbit	r2, r2
 8001c86:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001c88:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001c8a:	fab2 f282 	clz	r2, r2
 8001c8e:	b2d2      	uxtb	r2, r2
 8001c90:	f042 0220 	orr.w	r2, r2, #32
 8001c94:	b2d2      	uxtb	r2, r2
 8001c96:	f002 021f 	and.w	r2, r2, #31
 8001c9a:	2101      	movs	r1, #1
 8001c9c:	fa01 f202 	lsl.w	r2, r1, r2
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d17b      	bne.n	8001d9e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	e0f3      	b.n	8001e92 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	2b02      	cmp	r3, #2
 8001cb0:	d13c      	bne.n	8001d2c <HAL_RCC_ClockConfig+0x178>
 8001cb2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001cb6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cb8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001cba:	fa93 f3a3 	rbit	r3, r3
 8001cbe:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001cc0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cc2:	fab3 f383 	clz	r3, r3
 8001cc6:	b2db      	uxtb	r3, r3
 8001cc8:	095b      	lsrs	r3, r3, #5
 8001cca:	b2db      	uxtb	r3, r3
 8001ccc:	f043 0301 	orr.w	r3, r3, #1
 8001cd0:	b2db      	uxtb	r3, r3
 8001cd2:	2b01      	cmp	r3, #1
 8001cd4:	d102      	bne.n	8001cdc <HAL_RCC_ClockConfig+0x128>
 8001cd6:	4b4f      	ldr	r3, [pc, #316]	; (8001e14 <HAL_RCC_ClockConfig+0x260>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	e00f      	b.n	8001cfc <HAL_RCC_ClockConfig+0x148>
 8001cdc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001ce0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ce2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001ce4:	fa93 f3a3 	rbit	r3, r3
 8001ce8:	647b      	str	r3, [r7, #68]	; 0x44
 8001cea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001cee:	643b      	str	r3, [r7, #64]	; 0x40
 8001cf0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001cf2:	fa93 f3a3 	rbit	r3, r3
 8001cf6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001cf8:	4b46      	ldr	r3, [pc, #280]	; (8001e14 <HAL_RCC_ClockConfig+0x260>)
 8001cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cfc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d00:	63ba      	str	r2, [r7, #56]	; 0x38
 8001d02:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001d04:	fa92 f2a2 	rbit	r2, r2
 8001d08:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001d0a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001d0c:	fab2 f282 	clz	r2, r2
 8001d10:	b2d2      	uxtb	r2, r2
 8001d12:	f042 0220 	orr.w	r2, r2, #32
 8001d16:	b2d2      	uxtb	r2, r2
 8001d18:	f002 021f 	and.w	r2, r2, #31
 8001d1c:	2101      	movs	r1, #1
 8001d1e:	fa01 f202 	lsl.w	r2, r1, r2
 8001d22:	4013      	ands	r3, r2
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d13a      	bne.n	8001d9e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	e0b2      	b.n	8001e92 <HAL_RCC_ClockConfig+0x2de>
 8001d2c:	2302      	movs	r3, #2
 8001d2e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d32:	fa93 f3a3 	rbit	r3, r3
 8001d36:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001d38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d3a:	fab3 f383 	clz	r3, r3
 8001d3e:	b2db      	uxtb	r3, r3
 8001d40:	095b      	lsrs	r3, r3, #5
 8001d42:	b2db      	uxtb	r3, r3
 8001d44:	f043 0301 	orr.w	r3, r3, #1
 8001d48:	b2db      	uxtb	r3, r3
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d102      	bne.n	8001d54 <HAL_RCC_ClockConfig+0x1a0>
 8001d4e:	4b31      	ldr	r3, [pc, #196]	; (8001e14 <HAL_RCC_ClockConfig+0x260>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	e00d      	b.n	8001d70 <HAL_RCC_ClockConfig+0x1bc>
 8001d54:	2302      	movs	r3, #2
 8001d56:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d5a:	fa93 f3a3 	rbit	r3, r3
 8001d5e:	627b      	str	r3, [r7, #36]	; 0x24
 8001d60:	2302      	movs	r3, #2
 8001d62:	623b      	str	r3, [r7, #32]
 8001d64:	6a3b      	ldr	r3, [r7, #32]
 8001d66:	fa93 f3a3 	rbit	r3, r3
 8001d6a:	61fb      	str	r3, [r7, #28]
 8001d6c:	4b29      	ldr	r3, [pc, #164]	; (8001e14 <HAL_RCC_ClockConfig+0x260>)
 8001d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d70:	2202      	movs	r2, #2
 8001d72:	61ba      	str	r2, [r7, #24]
 8001d74:	69ba      	ldr	r2, [r7, #24]
 8001d76:	fa92 f2a2 	rbit	r2, r2
 8001d7a:	617a      	str	r2, [r7, #20]
  return result;
 8001d7c:	697a      	ldr	r2, [r7, #20]
 8001d7e:	fab2 f282 	clz	r2, r2
 8001d82:	b2d2      	uxtb	r2, r2
 8001d84:	f042 0220 	orr.w	r2, r2, #32
 8001d88:	b2d2      	uxtb	r2, r2
 8001d8a:	f002 021f 	and.w	r2, r2, #31
 8001d8e:	2101      	movs	r1, #1
 8001d90:	fa01 f202 	lsl.w	r2, r1, r2
 8001d94:	4013      	ands	r3, r2
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d101      	bne.n	8001d9e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	e079      	b.n	8001e92 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d9e:	4b1d      	ldr	r3, [pc, #116]	; (8001e14 <HAL_RCC_ClockConfig+0x260>)
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	f023 0203 	bic.w	r2, r3, #3
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	491a      	ldr	r1, [pc, #104]	; (8001e14 <HAL_RCC_ClockConfig+0x260>)
 8001dac:	4313      	orrs	r3, r2
 8001dae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001db0:	f7fe fc00 	bl	80005b4 <HAL_GetTick>
 8001db4:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001db6:	e00a      	b.n	8001dce <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001db8:	f7fe fbfc 	bl	80005b4 <HAL_GetTick>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d901      	bls.n	8001dce <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	e061      	b.n	8001e92 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dce:	4b11      	ldr	r3, [pc, #68]	; (8001e14 <HAL_RCC_ClockConfig+0x260>)
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	f003 020c 	and.w	r2, r3, #12
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	009b      	lsls	r3, r3, #2
 8001ddc:	429a      	cmp	r2, r3
 8001dde:	d1eb      	bne.n	8001db8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001de0:	4b0b      	ldr	r3, [pc, #44]	; (8001e10 <HAL_RCC_ClockConfig+0x25c>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f003 0307 	and.w	r3, r3, #7
 8001de8:	683a      	ldr	r2, [r7, #0]
 8001dea:	429a      	cmp	r2, r3
 8001dec:	d214      	bcs.n	8001e18 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dee:	4b08      	ldr	r3, [pc, #32]	; (8001e10 <HAL_RCC_ClockConfig+0x25c>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f023 0207 	bic.w	r2, r3, #7
 8001df6:	4906      	ldr	r1, [pc, #24]	; (8001e10 <HAL_RCC_ClockConfig+0x25c>)
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dfe:	4b04      	ldr	r3, [pc, #16]	; (8001e10 <HAL_RCC_ClockConfig+0x25c>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f003 0307 	and.w	r3, r3, #7
 8001e06:	683a      	ldr	r2, [r7, #0]
 8001e08:	429a      	cmp	r2, r3
 8001e0a:	d005      	beq.n	8001e18 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	e040      	b.n	8001e92 <HAL_RCC_ClockConfig+0x2de>
 8001e10:	40022000 	.word	0x40022000
 8001e14:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f003 0304 	and.w	r3, r3, #4
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d008      	beq.n	8001e36 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e24:	4b1d      	ldr	r3, [pc, #116]	; (8001e9c <HAL_RCC_ClockConfig+0x2e8>)
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	68db      	ldr	r3, [r3, #12]
 8001e30:	491a      	ldr	r1, [pc, #104]	; (8001e9c <HAL_RCC_ClockConfig+0x2e8>)
 8001e32:	4313      	orrs	r3, r2
 8001e34:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f003 0308 	and.w	r3, r3, #8
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d009      	beq.n	8001e56 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e42:	4b16      	ldr	r3, [pc, #88]	; (8001e9c <HAL_RCC_ClockConfig+0x2e8>)
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	691b      	ldr	r3, [r3, #16]
 8001e4e:	00db      	lsls	r3, r3, #3
 8001e50:	4912      	ldr	r1, [pc, #72]	; (8001e9c <HAL_RCC_ClockConfig+0x2e8>)
 8001e52:	4313      	orrs	r3, r2
 8001e54:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001e56:	f000 f829 	bl	8001eac <HAL_RCC_GetSysClockFreq>
 8001e5a:	4601      	mov	r1, r0
 8001e5c:	4b0f      	ldr	r3, [pc, #60]	; (8001e9c <HAL_RCC_ClockConfig+0x2e8>)
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e64:	22f0      	movs	r2, #240	; 0xf0
 8001e66:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e68:	693a      	ldr	r2, [r7, #16]
 8001e6a:	fa92 f2a2 	rbit	r2, r2
 8001e6e:	60fa      	str	r2, [r7, #12]
  return result;
 8001e70:	68fa      	ldr	r2, [r7, #12]
 8001e72:	fab2 f282 	clz	r2, r2
 8001e76:	b2d2      	uxtb	r2, r2
 8001e78:	40d3      	lsrs	r3, r2
 8001e7a:	4a09      	ldr	r2, [pc, #36]	; (8001ea0 <HAL_RCC_ClockConfig+0x2ec>)
 8001e7c:	5cd3      	ldrb	r3, [r2, r3]
 8001e7e:	fa21 f303 	lsr.w	r3, r1, r3
 8001e82:	4a08      	ldr	r2, [pc, #32]	; (8001ea4 <HAL_RCC_ClockConfig+0x2f0>)
 8001e84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001e86:	4b08      	ldr	r3, [pc, #32]	; (8001ea8 <HAL_RCC_ClockConfig+0x2f4>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f7fe fb4e 	bl	800052c <HAL_InitTick>
  
  return HAL_OK;
 8001e90:	2300      	movs	r3, #0
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	3778      	adds	r7, #120	; 0x78
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	40021000 	.word	0x40021000
 8001ea0:	08002148 	.word	0x08002148
 8001ea4:	20000000 	.word	0x20000000
 8001ea8:	20000004 	.word	0x20000004

08001eac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b08b      	sub	sp, #44	; 0x2c
 8001eb0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	61fb      	str	r3, [r7, #28]
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	61bb      	str	r3, [r7, #24]
 8001eba:	2300      	movs	r3, #0
 8001ebc:	627b      	str	r3, [r7, #36]	; 0x24
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001ec6:	4b29      	ldr	r3, [pc, #164]	; (8001f6c <HAL_RCC_GetSysClockFreq+0xc0>)
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ecc:	69fb      	ldr	r3, [r7, #28]
 8001ece:	f003 030c 	and.w	r3, r3, #12
 8001ed2:	2b04      	cmp	r3, #4
 8001ed4:	d002      	beq.n	8001edc <HAL_RCC_GetSysClockFreq+0x30>
 8001ed6:	2b08      	cmp	r3, #8
 8001ed8:	d003      	beq.n	8001ee2 <HAL_RCC_GetSysClockFreq+0x36>
 8001eda:	e03c      	b.n	8001f56 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001edc:	4b24      	ldr	r3, [pc, #144]	; (8001f70 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001ede:	623b      	str	r3, [r7, #32]
      break;
 8001ee0:	e03c      	b.n	8001f5c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001ee2:	69fb      	ldr	r3, [r7, #28]
 8001ee4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001ee8:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001eec:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eee:	68ba      	ldr	r2, [r7, #8]
 8001ef0:	fa92 f2a2 	rbit	r2, r2
 8001ef4:	607a      	str	r2, [r7, #4]
  return result;
 8001ef6:	687a      	ldr	r2, [r7, #4]
 8001ef8:	fab2 f282 	clz	r2, r2
 8001efc:	b2d2      	uxtb	r2, r2
 8001efe:	40d3      	lsrs	r3, r2
 8001f00:	4a1c      	ldr	r2, [pc, #112]	; (8001f74 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001f02:	5cd3      	ldrb	r3, [r2, r3]
 8001f04:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001f06:	4b19      	ldr	r3, [pc, #100]	; (8001f6c <HAL_RCC_GetSysClockFreq+0xc0>)
 8001f08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f0a:	f003 030f 	and.w	r3, r3, #15
 8001f0e:	220f      	movs	r2, #15
 8001f10:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f12:	693a      	ldr	r2, [r7, #16]
 8001f14:	fa92 f2a2 	rbit	r2, r2
 8001f18:	60fa      	str	r2, [r7, #12]
  return result;
 8001f1a:	68fa      	ldr	r2, [r7, #12]
 8001f1c:	fab2 f282 	clz	r2, r2
 8001f20:	b2d2      	uxtb	r2, r2
 8001f22:	40d3      	lsrs	r3, r2
 8001f24:	4a14      	ldr	r2, [pc, #80]	; (8001f78 <HAL_RCC_GetSysClockFreq+0xcc>)
 8001f26:	5cd3      	ldrb	r3, [r2, r3]
 8001f28:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001f2a:	69fb      	ldr	r3, [r7, #28]
 8001f2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d008      	beq.n	8001f46 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001f34:	4a0e      	ldr	r2, [pc, #56]	; (8001f70 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001f36:	69bb      	ldr	r3, [r7, #24]
 8001f38:	fbb2 f2f3 	udiv	r2, r2, r3
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	fb02 f303 	mul.w	r3, r2, r3
 8001f42:	627b      	str	r3, [r7, #36]	; 0x24
 8001f44:	e004      	b.n	8001f50 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	4a0c      	ldr	r2, [pc, #48]	; (8001f7c <HAL_RCC_GetSysClockFreq+0xd0>)
 8001f4a:	fb02 f303 	mul.w	r3, r2, r3
 8001f4e:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f52:	623b      	str	r3, [r7, #32]
      break;
 8001f54:	e002      	b.n	8001f5c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f56:	4b06      	ldr	r3, [pc, #24]	; (8001f70 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001f58:	623b      	str	r3, [r7, #32]
      break;
 8001f5a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f5c:	6a3b      	ldr	r3, [r7, #32]
}
 8001f5e:	4618      	mov	r0, r3
 8001f60:	372c      	adds	r7, #44	; 0x2c
 8001f62:	46bd      	mov	sp, r7
 8001f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f68:	4770      	bx	lr
 8001f6a:	bf00      	nop
 8001f6c:	40021000 	.word	0x40021000
 8001f70:	007a1200 	.word	0x007a1200
 8001f74:	08002158 	.word	0x08002158
 8001f78:	08002168 	.word	0x08002168
 8001f7c:	003d0900 	.word	0x003d0900

08001f80 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b084      	sub	sp, #16
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d101      	bne.n	8001f92 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	e09d      	b.n	80020ce <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d108      	bne.n	8001fac <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001fa2:	d009      	beq.n	8001fb8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	61da      	str	r2, [r3, #28]
 8001faa:	e005      	b.n	8001fb8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2200      	movs	r2, #0
 8001fb0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2200      	movs	r2, #0
 8001fbc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8001fc4:	b2db      	uxtb	r3, r3
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d106      	bne.n	8001fd8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2200      	movs	r2, #0
 8001fce:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001fd2:	6878      	ldr	r0, [r7, #4]
 8001fd4:	f7fe f9ea 	bl	80003ac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2202      	movs	r2, #2
 8001fdc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001fee:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	68db      	ldr	r3, [r3, #12]
 8001ff4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001ff8:	d902      	bls.n	8002000 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	60fb      	str	r3, [r7, #12]
 8001ffe:	e002      	b.n	8002006 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002000:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002004:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	68db      	ldr	r3, [r3, #12]
 800200a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800200e:	d007      	beq.n	8002020 <HAL_SPI_Init+0xa0>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	68db      	ldr	r3, [r3, #12]
 8002014:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002018:	d002      	beq.n	8002020 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2200      	movs	r2, #0
 800201e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	689b      	ldr	r3, [r3, #8]
 800202c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002030:	431a      	orrs	r2, r3
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	691b      	ldr	r3, [r3, #16]
 8002036:	f003 0302 	and.w	r3, r3, #2
 800203a:	431a      	orrs	r2, r3
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	695b      	ldr	r3, [r3, #20]
 8002040:	f003 0301 	and.w	r3, r3, #1
 8002044:	431a      	orrs	r2, r3
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	699b      	ldr	r3, [r3, #24]
 800204a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800204e:	431a      	orrs	r2, r3
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	69db      	ldr	r3, [r3, #28]
 8002054:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002058:	431a      	orrs	r2, r3
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6a1b      	ldr	r3, [r3, #32]
 800205e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002062:	ea42 0103 	orr.w	r1, r2, r3
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800206a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	430a      	orrs	r2, r1
 8002074:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	699b      	ldr	r3, [r3, #24]
 800207a:	0c1b      	lsrs	r3, r3, #16
 800207c:	f003 0204 	and.w	r2, r3, #4
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002084:	f003 0310 	and.w	r3, r3, #16
 8002088:	431a      	orrs	r2, r3
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800208e:	f003 0308 	and.w	r3, r3, #8
 8002092:	431a      	orrs	r2, r3
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	68db      	ldr	r3, [r3, #12]
 8002098:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800209c:	ea42 0103 	orr.w	r1, r2, r3
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	430a      	orrs	r2, r1
 80020ac:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	69da      	ldr	r2, [r3, #28]
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80020bc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2200      	movs	r2, #0
 80020c2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2201      	movs	r2, #1
 80020c8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80020cc:	2300      	movs	r3, #0
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	3710      	adds	r7, #16
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}

080020d6 <memset>:
 80020d6:	4402      	add	r2, r0
 80020d8:	4603      	mov	r3, r0
 80020da:	4293      	cmp	r3, r2
 80020dc:	d100      	bne.n	80020e0 <memset+0xa>
 80020de:	4770      	bx	lr
 80020e0:	f803 1b01 	strb.w	r1, [r3], #1
 80020e4:	e7f9      	b.n	80020da <memset+0x4>
	...

080020e8 <__libc_init_array>:
 80020e8:	b570      	push	{r4, r5, r6, lr}
 80020ea:	4d0d      	ldr	r5, [pc, #52]	; (8002120 <__libc_init_array+0x38>)
 80020ec:	4c0d      	ldr	r4, [pc, #52]	; (8002124 <__libc_init_array+0x3c>)
 80020ee:	1b64      	subs	r4, r4, r5
 80020f0:	10a4      	asrs	r4, r4, #2
 80020f2:	2600      	movs	r6, #0
 80020f4:	42a6      	cmp	r6, r4
 80020f6:	d109      	bne.n	800210c <__libc_init_array+0x24>
 80020f8:	4d0b      	ldr	r5, [pc, #44]	; (8002128 <__libc_init_array+0x40>)
 80020fa:	4c0c      	ldr	r4, [pc, #48]	; (800212c <__libc_init_array+0x44>)
 80020fc:	f000 f818 	bl	8002130 <_init>
 8002100:	1b64      	subs	r4, r4, r5
 8002102:	10a4      	asrs	r4, r4, #2
 8002104:	2600      	movs	r6, #0
 8002106:	42a6      	cmp	r6, r4
 8002108:	d105      	bne.n	8002116 <__libc_init_array+0x2e>
 800210a:	bd70      	pop	{r4, r5, r6, pc}
 800210c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002110:	4798      	blx	r3
 8002112:	3601      	adds	r6, #1
 8002114:	e7ee      	b.n	80020f4 <__libc_init_array+0xc>
 8002116:	f855 3b04 	ldr.w	r3, [r5], #4
 800211a:	4798      	blx	r3
 800211c:	3601      	adds	r6, #1
 800211e:	e7f2      	b.n	8002106 <__libc_init_array+0x1e>
 8002120:	08002178 	.word	0x08002178
 8002124:	08002178 	.word	0x08002178
 8002128:	08002178 	.word	0x08002178
 800212c:	0800217c 	.word	0x0800217c

08002130 <_init>:
 8002130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002132:	bf00      	nop
 8002134:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002136:	bc08      	pop	{r3}
 8002138:	469e      	mov	lr, r3
 800213a:	4770      	bx	lr

0800213c <_fini>:
 800213c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800213e:	bf00      	nop
 8002140:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002142:	bc08      	pop	{r3}
 8002144:	469e      	mov	lr, r3
 8002146:	4770      	bx	lr
