
Knee_Prosthesis_Epos4_CAN_v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c394  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000508  0800c524  0800c524  0001c524  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800ca2c  0800ca2c  0001ca2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800ca34  0800ca34  0001ca34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800ca38  0800ca38  0001ca38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000470  20000000  0800ca3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ram2         00000000  10000000  10000000  00020470  2**0
                  CONTENTS
  8 .bss          0000a8e8  20000470  20000470  00020470  2**3
                  ALLOC
  9 ._user_heap_stack 00003000  2000ad58  2000ad58  00020470  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020470  2**0
                  CONTENTS, READONLY
 11 .debug_info   00059b01  00000000  00000000  000204a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00008e2d  00000000  00000000  00079fa1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0001beef  00000000  00000000  00082dce  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001ec0  00000000  00000000  0009ecc0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000037e8  00000000  00000000  000a0b80  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0001871d  00000000  00000000  000a4368  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    0000aebb  00000000  00000000  000bca85  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  000c7940  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000063c0  00000000  00000000  000c79bc  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      000000df  00000000  00000000  000cdd7c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000470 	.word	0x20000470
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c50c 	.word	0x0800c50c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000474 	.word	0x20000474
 80001cc:	0800c50c 	.word	0x0800c50c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__aeabi_d2f>:
 8000a14:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a18:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a1c:	bf24      	itt	cs
 8000a1e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a22:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a26:	d90d      	bls.n	8000a44 <__aeabi_d2f+0x30>
 8000a28:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a2c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a30:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a34:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a38:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a3c:	bf08      	it	eq
 8000a3e:	f020 0001 	biceq.w	r0, r0, #1
 8000a42:	4770      	bx	lr
 8000a44:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a48:	d121      	bne.n	8000a8e <__aeabi_d2f+0x7a>
 8000a4a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a4e:	bfbc      	itt	lt
 8000a50:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a54:	4770      	bxlt	lr
 8000a56:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a5a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a5e:	f1c2 0218 	rsb	r2, r2, #24
 8000a62:	f1c2 0c20 	rsb	ip, r2, #32
 8000a66:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a6a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a6e:	bf18      	it	ne
 8000a70:	f040 0001 	orrne.w	r0, r0, #1
 8000a74:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a78:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a7c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a80:	ea40 000c 	orr.w	r0, r0, ip
 8000a84:	fa23 f302 	lsr.w	r3, r3, r2
 8000a88:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a8c:	e7cc      	b.n	8000a28 <__aeabi_d2f+0x14>
 8000a8e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a92:	d107      	bne.n	8000aa4 <__aeabi_d2f+0x90>
 8000a94:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a98:	bf1e      	ittt	ne
 8000a9a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a9e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000aa2:	4770      	bxne	lr
 8000aa4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000aa8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000aac:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ab0:	4770      	bx	lr
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_uldivmod>:
 8000ab4:	b953      	cbnz	r3, 8000acc <__aeabi_uldivmod+0x18>
 8000ab6:	b94a      	cbnz	r2, 8000acc <__aeabi_uldivmod+0x18>
 8000ab8:	2900      	cmp	r1, #0
 8000aba:	bf08      	it	eq
 8000abc:	2800      	cmpeq	r0, #0
 8000abe:	bf1c      	itt	ne
 8000ac0:	f04f 31ff 	movne.w	r1, #4294967295
 8000ac4:	f04f 30ff 	movne.w	r0, #4294967295
 8000ac8:	f000 b97a 	b.w	8000dc0 <__aeabi_idiv0>
 8000acc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ad0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ad4:	f000 f806 	bl	8000ae4 <__udivmoddi4>
 8000ad8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000adc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ae0:	b004      	add	sp, #16
 8000ae2:	4770      	bx	lr

08000ae4 <__udivmoddi4>:
 8000ae4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ae8:	468c      	mov	ip, r1
 8000aea:	460d      	mov	r5, r1
 8000aec:	4604      	mov	r4, r0
 8000aee:	9e08      	ldr	r6, [sp, #32]
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d151      	bne.n	8000b98 <__udivmoddi4+0xb4>
 8000af4:	428a      	cmp	r2, r1
 8000af6:	4617      	mov	r7, r2
 8000af8:	d96d      	bls.n	8000bd6 <__udivmoddi4+0xf2>
 8000afa:	fab2 fe82 	clz	lr, r2
 8000afe:	f1be 0f00 	cmp.w	lr, #0
 8000b02:	d00b      	beq.n	8000b1c <__udivmoddi4+0x38>
 8000b04:	f1ce 0c20 	rsb	ip, lr, #32
 8000b08:	fa01 f50e 	lsl.w	r5, r1, lr
 8000b0c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000b10:	fa02 f70e 	lsl.w	r7, r2, lr
 8000b14:	ea4c 0c05 	orr.w	ip, ip, r5
 8000b18:	fa00 f40e 	lsl.w	r4, r0, lr
 8000b1c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000b20:	0c25      	lsrs	r5, r4, #16
 8000b22:	fbbc f8fa 	udiv	r8, ip, sl
 8000b26:	fa1f f987 	uxth.w	r9, r7
 8000b2a:	fb0a cc18 	mls	ip, sl, r8, ip
 8000b2e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000b32:	fb08 f309 	mul.w	r3, r8, r9
 8000b36:	42ab      	cmp	r3, r5
 8000b38:	d90a      	bls.n	8000b50 <__udivmoddi4+0x6c>
 8000b3a:	19ed      	adds	r5, r5, r7
 8000b3c:	f108 32ff 	add.w	r2, r8, #4294967295
 8000b40:	f080 8123 	bcs.w	8000d8a <__udivmoddi4+0x2a6>
 8000b44:	42ab      	cmp	r3, r5
 8000b46:	f240 8120 	bls.w	8000d8a <__udivmoddi4+0x2a6>
 8000b4a:	f1a8 0802 	sub.w	r8, r8, #2
 8000b4e:	443d      	add	r5, r7
 8000b50:	1aed      	subs	r5, r5, r3
 8000b52:	b2a4      	uxth	r4, r4
 8000b54:	fbb5 f0fa 	udiv	r0, r5, sl
 8000b58:	fb0a 5510 	mls	r5, sl, r0, r5
 8000b5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000b60:	fb00 f909 	mul.w	r9, r0, r9
 8000b64:	45a1      	cmp	r9, r4
 8000b66:	d909      	bls.n	8000b7c <__udivmoddi4+0x98>
 8000b68:	19e4      	adds	r4, r4, r7
 8000b6a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b6e:	f080 810a 	bcs.w	8000d86 <__udivmoddi4+0x2a2>
 8000b72:	45a1      	cmp	r9, r4
 8000b74:	f240 8107 	bls.w	8000d86 <__udivmoddi4+0x2a2>
 8000b78:	3802      	subs	r0, #2
 8000b7a:	443c      	add	r4, r7
 8000b7c:	eba4 0409 	sub.w	r4, r4, r9
 8000b80:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000b84:	2100      	movs	r1, #0
 8000b86:	2e00      	cmp	r6, #0
 8000b88:	d061      	beq.n	8000c4e <__udivmoddi4+0x16a>
 8000b8a:	fa24 f40e 	lsr.w	r4, r4, lr
 8000b8e:	2300      	movs	r3, #0
 8000b90:	6034      	str	r4, [r6, #0]
 8000b92:	6073      	str	r3, [r6, #4]
 8000b94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b98:	428b      	cmp	r3, r1
 8000b9a:	d907      	bls.n	8000bac <__udivmoddi4+0xc8>
 8000b9c:	2e00      	cmp	r6, #0
 8000b9e:	d054      	beq.n	8000c4a <__udivmoddi4+0x166>
 8000ba0:	2100      	movs	r1, #0
 8000ba2:	e886 0021 	stmia.w	r6, {r0, r5}
 8000ba6:	4608      	mov	r0, r1
 8000ba8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bac:	fab3 f183 	clz	r1, r3
 8000bb0:	2900      	cmp	r1, #0
 8000bb2:	f040 808e 	bne.w	8000cd2 <__udivmoddi4+0x1ee>
 8000bb6:	42ab      	cmp	r3, r5
 8000bb8:	d302      	bcc.n	8000bc0 <__udivmoddi4+0xdc>
 8000bba:	4282      	cmp	r2, r0
 8000bbc:	f200 80fa 	bhi.w	8000db4 <__udivmoddi4+0x2d0>
 8000bc0:	1a84      	subs	r4, r0, r2
 8000bc2:	eb65 0503 	sbc.w	r5, r5, r3
 8000bc6:	2001      	movs	r0, #1
 8000bc8:	46ac      	mov	ip, r5
 8000bca:	2e00      	cmp	r6, #0
 8000bcc:	d03f      	beq.n	8000c4e <__udivmoddi4+0x16a>
 8000bce:	e886 1010 	stmia.w	r6, {r4, ip}
 8000bd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd6:	b912      	cbnz	r2, 8000bde <__udivmoddi4+0xfa>
 8000bd8:	2701      	movs	r7, #1
 8000bda:	fbb7 f7f2 	udiv	r7, r7, r2
 8000bde:	fab7 fe87 	clz	lr, r7
 8000be2:	f1be 0f00 	cmp.w	lr, #0
 8000be6:	d134      	bne.n	8000c52 <__udivmoddi4+0x16e>
 8000be8:	1beb      	subs	r3, r5, r7
 8000bea:	0c3a      	lsrs	r2, r7, #16
 8000bec:	fa1f fc87 	uxth.w	ip, r7
 8000bf0:	2101      	movs	r1, #1
 8000bf2:	fbb3 f8f2 	udiv	r8, r3, r2
 8000bf6:	0c25      	lsrs	r5, r4, #16
 8000bf8:	fb02 3318 	mls	r3, r2, r8, r3
 8000bfc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000c00:	fb0c f308 	mul.w	r3, ip, r8
 8000c04:	42ab      	cmp	r3, r5
 8000c06:	d907      	bls.n	8000c18 <__udivmoddi4+0x134>
 8000c08:	19ed      	adds	r5, r5, r7
 8000c0a:	f108 30ff 	add.w	r0, r8, #4294967295
 8000c0e:	d202      	bcs.n	8000c16 <__udivmoddi4+0x132>
 8000c10:	42ab      	cmp	r3, r5
 8000c12:	f200 80d1 	bhi.w	8000db8 <__udivmoddi4+0x2d4>
 8000c16:	4680      	mov	r8, r0
 8000c18:	1aed      	subs	r5, r5, r3
 8000c1a:	b2a3      	uxth	r3, r4
 8000c1c:	fbb5 f0f2 	udiv	r0, r5, r2
 8000c20:	fb02 5510 	mls	r5, r2, r0, r5
 8000c24:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000c28:	fb0c fc00 	mul.w	ip, ip, r0
 8000c2c:	45a4      	cmp	ip, r4
 8000c2e:	d907      	bls.n	8000c40 <__udivmoddi4+0x15c>
 8000c30:	19e4      	adds	r4, r4, r7
 8000c32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c36:	d202      	bcs.n	8000c3e <__udivmoddi4+0x15a>
 8000c38:	45a4      	cmp	ip, r4
 8000c3a:	f200 80b8 	bhi.w	8000dae <__udivmoddi4+0x2ca>
 8000c3e:	4618      	mov	r0, r3
 8000c40:	eba4 040c 	sub.w	r4, r4, ip
 8000c44:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c48:	e79d      	b.n	8000b86 <__udivmoddi4+0xa2>
 8000c4a:	4631      	mov	r1, r6
 8000c4c:	4630      	mov	r0, r6
 8000c4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c52:	f1ce 0420 	rsb	r4, lr, #32
 8000c56:	fa05 f30e 	lsl.w	r3, r5, lr
 8000c5a:	fa07 f70e 	lsl.w	r7, r7, lr
 8000c5e:	fa20 f804 	lsr.w	r8, r0, r4
 8000c62:	0c3a      	lsrs	r2, r7, #16
 8000c64:	fa25 f404 	lsr.w	r4, r5, r4
 8000c68:	ea48 0803 	orr.w	r8, r8, r3
 8000c6c:	fbb4 f1f2 	udiv	r1, r4, r2
 8000c70:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000c74:	fb02 4411 	mls	r4, r2, r1, r4
 8000c78:	fa1f fc87 	uxth.w	ip, r7
 8000c7c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000c80:	fb01 f30c 	mul.w	r3, r1, ip
 8000c84:	42ab      	cmp	r3, r5
 8000c86:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c8a:	d909      	bls.n	8000ca0 <__udivmoddi4+0x1bc>
 8000c8c:	19ed      	adds	r5, r5, r7
 8000c8e:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c92:	f080 808a 	bcs.w	8000daa <__udivmoddi4+0x2c6>
 8000c96:	42ab      	cmp	r3, r5
 8000c98:	f240 8087 	bls.w	8000daa <__udivmoddi4+0x2c6>
 8000c9c:	3902      	subs	r1, #2
 8000c9e:	443d      	add	r5, r7
 8000ca0:	1aeb      	subs	r3, r5, r3
 8000ca2:	fa1f f588 	uxth.w	r5, r8
 8000ca6:	fbb3 f0f2 	udiv	r0, r3, r2
 8000caa:	fb02 3310 	mls	r3, r2, r0, r3
 8000cae:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000cb2:	fb00 f30c 	mul.w	r3, r0, ip
 8000cb6:	42ab      	cmp	r3, r5
 8000cb8:	d907      	bls.n	8000cca <__udivmoddi4+0x1e6>
 8000cba:	19ed      	adds	r5, r5, r7
 8000cbc:	f100 38ff 	add.w	r8, r0, #4294967295
 8000cc0:	d26f      	bcs.n	8000da2 <__udivmoddi4+0x2be>
 8000cc2:	42ab      	cmp	r3, r5
 8000cc4:	d96d      	bls.n	8000da2 <__udivmoddi4+0x2be>
 8000cc6:	3802      	subs	r0, #2
 8000cc8:	443d      	add	r5, r7
 8000cca:	1aeb      	subs	r3, r5, r3
 8000ccc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cd0:	e78f      	b.n	8000bf2 <__udivmoddi4+0x10e>
 8000cd2:	f1c1 0720 	rsb	r7, r1, #32
 8000cd6:	fa22 f807 	lsr.w	r8, r2, r7
 8000cda:	408b      	lsls	r3, r1
 8000cdc:	fa05 f401 	lsl.w	r4, r5, r1
 8000ce0:	ea48 0303 	orr.w	r3, r8, r3
 8000ce4:	fa20 fe07 	lsr.w	lr, r0, r7
 8000ce8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000cec:	40fd      	lsrs	r5, r7
 8000cee:	ea4e 0e04 	orr.w	lr, lr, r4
 8000cf2:	fbb5 f9fc 	udiv	r9, r5, ip
 8000cf6:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000cfa:	fb0c 5519 	mls	r5, ip, r9, r5
 8000cfe:	fa1f f883 	uxth.w	r8, r3
 8000d02:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000d06:	fb09 f408 	mul.w	r4, r9, r8
 8000d0a:	42ac      	cmp	r4, r5
 8000d0c:	fa02 f201 	lsl.w	r2, r2, r1
 8000d10:	fa00 fa01 	lsl.w	sl, r0, r1
 8000d14:	d908      	bls.n	8000d28 <__udivmoddi4+0x244>
 8000d16:	18ed      	adds	r5, r5, r3
 8000d18:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d1c:	d243      	bcs.n	8000da6 <__udivmoddi4+0x2c2>
 8000d1e:	42ac      	cmp	r4, r5
 8000d20:	d941      	bls.n	8000da6 <__udivmoddi4+0x2c2>
 8000d22:	f1a9 0902 	sub.w	r9, r9, #2
 8000d26:	441d      	add	r5, r3
 8000d28:	1b2d      	subs	r5, r5, r4
 8000d2a:	fa1f fe8e 	uxth.w	lr, lr
 8000d2e:	fbb5 f0fc 	udiv	r0, r5, ip
 8000d32:	fb0c 5510 	mls	r5, ip, r0, r5
 8000d36:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000d3a:	fb00 f808 	mul.w	r8, r0, r8
 8000d3e:	45a0      	cmp	r8, r4
 8000d40:	d907      	bls.n	8000d52 <__udivmoddi4+0x26e>
 8000d42:	18e4      	adds	r4, r4, r3
 8000d44:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d48:	d229      	bcs.n	8000d9e <__udivmoddi4+0x2ba>
 8000d4a:	45a0      	cmp	r8, r4
 8000d4c:	d927      	bls.n	8000d9e <__udivmoddi4+0x2ba>
 8000d4e:	3802      	subs	r0, #2
 8000d50:	441c      	add	r4, r3
 8000d52:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d56:	eba4 0408 	sub.w	r4, r4, r8
 8000d5a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d5e:	454c      	cmp	r4, r9
 8000d60:	46c6      	mov	lr, r8
 8000d62:	464d      	mov	r5, r9
 8000d64:	d315      	bcc.n	8000d92 <__udivmoddi4+0x2ae>
 8000d66:	d012      	beq.n	8000d8e <__udivmoddi4+0x2aa>
 8000d68:	b156      	cbz	r6, 8000d80 <__udivmoddi4+0x29c>
 8000d6a:	ebba 030e 	subs.w	r3, sl, lr
 8000d6e:	eb64 0405 	sbc.w	r4, r4, r5
 8000d72:	fa04 f707 	lsl.w	r7, r4, r7
 8000d76:	40cb      	lsrs	r3, r1
 8000d78:	431f      	orrs	r7, r3
 8000d7a:	40cc      	lsrs	r4, r1
 8000d7c:	6037      	str	r7, [r6, #0]
 8000d7e:	6074      	str	r4, [r6, #4]
 8000d80:	2100      	movs	r1, #0
 8000d82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d86:	4618      	mov	r0, r3
 8000d88:	e6f8      	b.n	8000b7c <__udivmoddi4+0x98>
 8000d8a:	4690      	mov	r8, r2
 8000d8c:	e6e0      	b.n	8000b50 <__udivmoddi4+0x6c>
 8000d8e:	45c2      	cmp	sl, r8
 8000d90:	d2ea      	bcs.n	8000d68 <__udivmoddi4+0x284>
 8000d92:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d96:	eb69 0503 	sbc.w	r5, r9, r3
 8000d9a:	3801      	subs	r0, #1
 8000d9c:	e7e4      	b.n	8000d68 <__udivmoddi4+0x284>
 8000d9e:	4628      	mov	r0, r5
 8000da0:	e7d7      	b.n	8000d52 <__udivmoddi4+0x26e>
 8000da2:	4640      	mov	r0, r8
 8000da4:	e791      	b.n	8000cca <__udivmoddi4+0x1e6>
 8000da6:	4681      	mov	r9, r0
 8000da8:	e7be      	b.n	8000d28 <__udivmoddi4+0x244>
 8000daa:	4601      	mov	r1, r0
 8000dac:	e778      	b.n	8000ca0 <__udivmoddi4+0x1bc>
 8000dae:	3802      	subs	r0, #2
 8000db0:	443c      	add	r4, r7
 8000db2:	e745      	b.n	8000c40 <__udivmoddi4+0x15c>
 8000db4:	4608      	mov	r0, r1
 8000db6:	e708      	b.n	8000bca <__udivmoddi4+0xe6>
 8000db8:	f1a8 0802 	sub.w	r8, r8, #2
 8000dbc:	443d      	add	r5, r7
 8000dbe:	e72b      	b.n	8000c18 <__udivmoddi4+0x134>

08000dc0 <__aeabi_idiv0>:
 8000dc0:	4770      	bx	lr
 8000dc2:	bf00      	nop

08000dc4 <CAN_configure>:
//// CNF3: CONFIGURATION 3 REGISTER (ADDRESS: 28h)
//MCP_write(0x28,0x05);
//}

/*configuration for 1mbps: https://www.kvaser.com/support/calculators/bit-timing-calculator/ */
void CAN_configure(){
 8000dc4:	b508      	push	{r3, lr}
// CNF1: CONFIGURATION 1 REGISTER (ADDRESS: 2Ah)
MCP_write(0x2A,0xC0);
 8000dc6:	21c0      	movs	r1, #192	; 0xc0
 8000dc8:	202a      	movs	r0, #42	; 0x2a
 8000dca:	f001 fd8b 	bl	80028e4 <MCP_write>

// CNF2: CONFIGURATION 2 REGISTER (ADDRESS: 29h)
MCP_write(0x29,0x89);
 8000dce:	2189      	movs	r1, #137	; 0x89
 8000dd0:	2029      	movs	r0, #41	; 0x29
 8000dd2:	f001 fd87 	bl	80028e4 <MCP_write>

// CNF3: CONFIGURATION 3 REGISTER (ADDRESS: 28h)
MCP_write(0x28,0x04);
 8000dd6:	2104      	movs	r1, #4
 8000dd8:	2028      	movs	r0, #40	; 0x28
}
 8000dda:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
MCP_write(0x28,0x04);
 8000dde:	f001 bd81 	b.w	80028e4 <MCP_write>

08000de2 <CAN_mode>:


// sets the CAN operation mode
void CAN_mode(){
// CANCTRL: CAN CONTROL REGISTER (ADDRESS: XFh)
MCP_write(0x0F,0x08);
 8000de2:	2108      	movs	r1, #8
 8000de4:	200f      	movs	r0, #15
 8000de6:	f001 bd7d 	b.w	80028e4 <MCP_write>

08000dea <CAN_transmit>:




// Sends the apropriate message information to the transmit buffers and then flags them for transmittal
void CAN_transmit(int CAN_ID, int CAN_message[]){
 8000dea:	b538      	push	{r3, r4, r5, lr}
 8000dec:	460c      	mov	r4, r1
 8000dee:	4605      	mov	r5, r0
    SIDH = CAN_ID >> 3;
    SIDL = CAN_ID << 5;

//  TXBxSIDH: TRANSMIT BUFFER x STANDARD IDENTIFIER HIGH REGISTER
// (ADDRESS: 31h, 41h, 51h)
MCP_write(0x51,SIDH);
 8000df0:	10c1      	asrs	r1, r0, #3
 8000df2:	2051      	movs	r0, #81	; 0x51
 8000df4:	f001 fd76 	bl	80028e4 <MCP_write>

// TXBxSIDL: TRANSMIT BUFFER x STANDARD IDENTIFIER LOW REGISTER
// (ADDRESS: 32h, 42h, 52h)
MCP_write(0x52,SIDL);
 8000df8:	0169      	lsls	r1, r5, #5
 8000dfa:	2052      	movs	r0, #82	; 0x52
 8000dfc:	f001 fd72 	bl	80028e4 <MCP_write>

//  TXBxDLC: TRANSMIT BUFFER x DATA LENGTH CODE REGISTER
// (ADDRESS: 35h, 45h, 55h)
MCP_write(0x55,0x08);
 8000e00:	2108      	movs	r1, #8
 8000e02:	2055      	movs	r0, #85	; 0x55
 8000e04:	f001 fd6e 	bl	80028e4 <MCP_write>

// TXBxDn: TRANSMIT BUFFER x DATA BYTE n REGISTER
// (ADDRESS: 36h-3Dh, 46h-4Dh, 56h-5Dh)
// The data to be loaded into the transmit buffer for sending
MCP_write(0x56,CAN_message[0]);
 8000e08:	6821      	ldr	r1, [r4, #0]
 8000e0a:	2056      	movs	r0, #86	; 0x56
 8000e0c:	f001 fd6a 	bl	80028e4 <MCP_write>
MCP_write(0x57,CAN_message[1]);
 8000e10:	6861      	ldr	r1, [r4, #4]
 8000e12:	2057      	movs	r0, #87	; 0x57
 8000e14:	f001 fd66 	bl	80028e4 <MCP_write>
MCP_write(0x58,CAN_message[2]);
 8000e18:	68a1      	ldr	r1, [r4, #8]
 8000e1a:	2058      	movs	r0, #88	; 0x58
 8000e1c:	f001 fd62 	bl	80028e4 <MCP_write>
MCP_write(0x59,CAN_message[3]);
 8000e20:	68e1      	ldr	r1, [r4, #12]
 8000e22:	2059      	movs	r0, #89	; 0x59
 8000e24:	f001 fd5e 	bl	80028e4 <MCP_write>
MCP_write(0x5A,CAN_message[4]);
 8000e28:	6921      	ldr	r1, [r4, #16]
 8000e2a:	205a      	movs	r0, #90	; 0x5a
 8000e2c:	f001 fd5a 	bl	80028e4 <MCP_write>
MCP_write(0x5B,CAN_message[5]);
 8000e30:	6961      	ldr	r1, [r4, #20]
 8000e32:	205b      	movs	r0, #91	; 0x5b
 8000e34:	f001 fd56 	bl	80028e4 <MCP_write>
MCP_write(0x5C,CAN_message[6]);
 8000e38:	69a1      	ldr	r1, [r4, #24]
 8000e3a:	205c      	movs	r0, #92	; 0x5c
 8000e3c:	f001 fd52 	bl	80028e4 <MCP_write>
MCP_write(0x5D,CAN_message[7]);
 8000e40:	69e1      	ldr	r1, [r4, #28]
 8000e42:	205d      	movs	r0, #93	; 0x5d
 8000e44:	f001 fd4e 	bl	80028e4 <MCP_write>

// Setting the TXREQ bit high in the TXBxCRTL (0x30) register iniates message sending
// This bit remains high until the message is sent
MCP_write(0x50,0x0F);
 8000e48:	210f      	movs	r1, #15
 8000e4a:	2050      	movs	r0, #80	; 0x50
}
 8000e4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
MCP_write(0x50,0x0F);
 8000e50:	f001 bd48 	b.w	80028e4 <MCP_write>

08000e54 <EPOS4_data_framer>:
#include "EPOS4.h"
#include "time_functions.h"


//This is useful for later adding in functionality. Should work for any Client to Server SDO
void EPOS4_data_framer(int data[],int object, int subindex, int value){
 8000e54:	b510      	push	{r4, lr}
    data[0] = 0x22; //[Byte 0] legend Table 5-43 page 5-55 Application Notes
    data[1] = (0x00 | object); //Index LowByte
    data[2] = (0x00 | (object >> 8)); //Index HighByte
    data[3] = subindex; //subindex
 8000e56:	60c2      	str	r2, [r0, #12]
    data[4] = (0x00 | value); //SDO Byte 0
    data[5] = (0x00 | (value >> 8)); //SDO Byte 1
 8000e58:	121a      	asrs	r2, r3, #8
    data[0] = 0x22; //[Byte 0] legend Table 5-43 page 5-55 Application Notes
 8000e5a:	2422      	movs	r4, #34	; 0x22
    data[1] = (0x00 | object); //Index LowByte
 8000e5c:	6041      	str	r1, [r0, #4]
    data[4] = (0x00 | value); //SDO Byte 0
 8000e5e:	6103      	str	r3, [r0, #16]
    data[2] = (0x00 | (object >> 8)); //Index HighByte
 8000e60:	1209      	asrs	r1, r1, #8
    data[5] = (0x00 | (value >> 8)); //SDO Byte 1
 8000e62:	6142      	str	r2, [r0, #20]
    data[6] = (0x00 | (value >> 16)); //SDO Byte 2
 8000e64:	141a      	asrs	r2, r3, #16
    data[7] = (0x00 | (value >> 24)); //SDO Byte 3
 8000e66:	161b      	asrs	r3, r3, #24
    data[0] = 0x22; //[Byte 0] legend Table 5-43 page 5-55 Application Notes
 8000e68:	6004      	str	r4, [r0, #0]
    data[2] = (0x00 | (object >> 8)); //Index HighByte
 8000e6a:	6081      	str	r1, [r0, #8]
    data[6] = (0x00 | (value >> 16)); //SDO Byte 2
 8000e6c:	6182      	str	r2, [r0, #24]
    data[7] = (0x00 | (value >> 24)); //SDO Byte 3
 8000e6e:	61c3      	str	r3, [r0, #28]
 8000e70:	bd10      	pop	{r4, pc}

08000e72 <EPOS4_set_operation_mode>:
}

void EPOS4_set_operation_mode(int CAN_ID, int mode){
 8000e72:	b510      	push	{r4, lr}
 8000e74:	b088      	sub	sp, #32
    int data[8];
    int object = 0x6060;
    int subindex = 0x00;
    int value = mode;
    EPOS4_data_framer(data,object,subindex,value);
 8000e76:	460b      	mov	r3, r1
 8000e78:	2200      	movs	r2, #0
void EPOS4_set_operation_mode(int CAN_ID, int mode){
 8000e7a:	4604      	mov	r4, r0
    EPOS4_data_framer(data,object,subindex,value);
 8000e7c:	f246 0160 	movw	r1, #24672	; 0x6060
 8000e80:	4668      	mov	r0, sp
 8000e82:	f7ff ffe7 	bl	8000e54 <EPOS4_data_framer>

    CAN_transmit(CAN_ID, data);
 8000e86:	4669      	mov	r1, sp
 8000e88:	4620      	mov	r0, r4
 8000e8a:	f7ff ffae 	bl	8000dea <CAN_transmit>
    delay_us(10000);
 8000e8e:	f242 7010 	movw	r0, #10000	; 0x2710
 8000e92:	f003 f91b 	bl	80040cc <delay_us>
}
 8000e96:	b008      	add	sp, #32
 8000e98:	bd10      	pop	{r4, pc}

08000e9a <EPOS4_PVM_start>:

    CAN_transmit(CAN_ID, data);
    delay_us(10000);
}

void EPOS4_PVM_start(int CAN_ID){
 8000e9a:	b500      	push	{lr}
    data[2] = (0x00 | (object >> 8)); //Index HighByte
 8000e9c:	f04f 0c60 	mov.w	ip, #96	; 0x60
void EPOS4_PVM_start(int CAN_ID){
 8000ea0:	b089      	sub	sp, #36	; 0x24
    data[2] = (0x00 | (object >> 8)); //Index HighByte
 8000ea2:	2222      	movs	r2, #34	; 0x22
 8000ea4:	f246 0340 	movw	r3, #24640	; 0x6040
 8000ea8:	e88d 100c 	stmia.w	sp, {r2, r3, ip}
    int object = 0x6040;
    int subindex = 0x00;
    int value = 0x000F;
    EPOS4_data_framer(data,object,subindex,value);

    CAN_transmit(CAN_ID, data);
 8000eac:	4669      	mov	r1, sp
    data[3] = subindex; //subindex
 8000eae:	2300      	movs	r3, #0
    data[4] = (0x00 | value); //SDO Byte 0
 8000eb0:	220f      	movs	r2, #15
    data[3] = subindex; //subindex
 8000eb2:	9303      	str	r3, [sp, #12]
    data[4] = (0x00 | value); //SDO Byte 0
 8000eb4:	9204      	str	r2, [sp, #16]
    data[5] = (0x00 | (value >> 8)); //SDO Byte 1
 8000eb6:	9305      	str	r3, [sp, #20]
    data[6] = (0x00 | (value >> 16)); //SDO Byte 2
 8000eb8:	9306      	str	r3, [sp, #24]
    data[7] = (0x00 | (value >> 24)); //SDO Byte 3
 8000eba:	9307      	str	r3, [sp, #28]
    CAN_transmit(CAN_ID, data);
 8000ebc:	f7ff ff95 	bl	8000dea <CAN_transmit>
    delay_us(10000);
 8000ec0:	f242 7010 	movw	r0, #10000	; 0x2710
 8000ec4:	f003 f902 	bl	80040cc <delay_us>
}
 8000ec8:	b009      	add	sp, #36	; 0x24
 8000eca:	f85d fb04 	ldr.w	pc, [sp], #4

08000ece <EPOS4_enable>:
void EPOS4_enable(int CAN_ID){
 8000ece:	b510      	push	{r4, lr}
    data[2] = (0x00 | (object >> 8)); //Index HighByte
 8000ed0:	f04f 0c60 	mov.w	ip, #96	; 0x60
void EPOS4_enable(int CAN_ID){
 8000ed4:	b088      	sub	sp, #32
    data[2] = (0x00 | (object >> 8)); //Index HighByte
 8000ed6:	2222      	movs	r2, #34	; 0x22
 8000ed8:	f246 0340 	movw	r3, #24640	; 0x6040
 8000edc:	e88d 100c 	stmia.w	sp, {r2, r3, ip}
    CAN_transmit(CAN_ID, data);
 8000ee0:	4669      	mov	r1, sp
    data[3] = subindex; //subindex
 8000ee2:	2300      	movs	r3, #0
    data[4] = (0x00 | value); //SDO Byte 0
 8000ee4:	2206      	movs	r2, #6
void EPOS4_enable(int CAN_ID){
 8000ee6:	4604      	mov	r4, r0
    data[3] = subindex; //subindex
 8000ee8:	9303      	str	r3, [sp, #12]
    data[4] = (0x00 | value); //SDO Byte 0
 8000eea:	9204      	str	r2, [sp, #16]
    data[5] = (0x00 | (value >> 8)); //SDO Byte 1
 8000eec:	9305      	str	r3, [sp, #20]
    data[6] = (0x00 | (value >> 16)); //SDO Byte 2
 8000eee:	9306      	str	r3, [sp, #24]
    data[7] = (0x00 | (value >> 24)); //SDO Byte 3
 8000ef0:	9307      	str	r3, [sp, #28]
    CAN_transmit(CAN_ID, data);
 8000ef2:	f7ff ff7a 	bl	8000dea <CAN_transmit>
    delay_us(10000);
 8000ef6:	f242 7010 	movw	r0, #10000	; 0x2710
 8000efa:	f003 f8e7 	bl	80040cc <delay_us>
    EPOS4_enable2(CAN_ID);
 8000efe:	4620      	mov	r0, r4
 8000f00:	f7ff ffcb 	bl	8000e9a <EPOS4_PVM_start>
}
 8000f04:	b008      	add	sp, #32
 8000f06:	bd10      	pop	{r4, pc}

08000f08 <EPOS4_CST_apply_torque>:
    CAN_transmit(CAN_ID, data);
    delay_us(10000);
}


void EPOS4_CST_apply_torque(int CAN_ID, int torque){
 8000f08:	b510      	push	{r4, lr}
 8000f0a:	b088      	sub	sp, #32
    }
    else{

    }

    EPOS4_data_framer(data,object,subindex,value);
 8000f0c:	460b      	mov	r3, r1
 8000f0e:	2200      	movs	r2, #0
void EPOS4_CST_apply_torque(int CAN_ID, int torque){
 8000f10:	4604      	mov	r4, r0
    EPOS4_data_framer(data,object,subindex,value);
 8000f12:	f246 0171 	movw	r1, #24689	; 0x6071
 8000f16:	4668      	mov	r0, sp
 8000f18:	f7ff ff9c 	bl	8000e54 <EPOS4_data_framer>

    CAN_transmit(CAN_ID, data);
 8000f1c:	4669      	mov	r1, sp
 8000f1e:	4620      	mov	r0, r4
 8000f20:	f7ff ff63 	bl	8000dea <CAN_transmit>
    delay_us(1500); //1500
 8000f24:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8000f28:	f003 f8d0 	bl	80040cc <delay_us>
}
 8000f2c:	b008      	add	sp, #32
 8000f2e:	bd10      	pop	{r4, pc}

08000f30 <EPOS4_clear_errors>:

    CAN_transmit(CAN_ID, data);
    delay_us(1500);
}

void EPOS4_clear_errors(int CAN_ID){
 8000f30:	b500      	push	{lr}
    data[2] = (0x00 | (object >> 8)); //Index HighByte
 8000f32:	f04f 0c60 	mov.w	ip, #96	; 0x60
void EPOS4_clear_errors(int CAN_ID){
 8000f36:	b089      	sub	sp, #36	; 0x24
    data[2] = (0x00 | (object >> 8)); //Index HighByte
 8000f38:	2222      	movs	r2, #34	; 0x22
 8000f3a:	f246 0340 	movw	r3, #24640	; 0x6040
 8000f3e:	e88d 100c 	stmia.w	sp, {r2, r3, ip}
    int object = 0x6040;
    int subindex = 0x00;
    int value = 0x0080;
    EPOS4_data_framer(data,object,subindex,value);

    CAN_transmit(CAN_ID, data);
 8000f42:	4669      	mov	r1, sp
    data[3] = subindex; //subindex
 8000f44:	2300      	movs	r3, #0
    data[4] = (0x00 | value); //SDO Byte 0
 8000f46:	2280      	movs	r2, #128	; 0x80
    data[3] = subindex; //subindex
 8000f48:	9303      	str	r3, [sp, #12]
    data[4] = (0x00 | value); //SDO Byte 0
 8000f4a:	9204      	str	r2, [sp, #16]
    data[5] = (0x00 | (value >> 8)); //SDO Byte 1
 8000f4c:	9305      	str	r3, [sp, #20]
    data[6] = (0x00 | (value >> 16)); //SDO Byte 2
 8000f4e:	9306      	str	r3, [sp, #24]
    data[7] = (0x00 | (value >> 24)); //SDO Byte 3
 8000f50:	9307      	str	r3, [sp, #28]
    CAN_transmit(CAN_ID, data);
 8000f52:	f7ff ff4a 	bl	8000dea <CAN_transmit>
//    delay_us(200);
//    delay_us(1500); // testing by commenting it
}
 8000f56:	b009      	add	sp, #36	; 0x24
 8000f58:	f85d fb04 	ldr.w	pc, [sp], #4

08000f5c <BSP_SD_IsDetected>:
/**
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @retval Returns if SD is detected or not
 */
uint8_t BSP_SD_IsDetected(void)
{
 8000f5c:	b082      	sub	sp, #8
  __IO uint8_t status = SD_PRESENT;
 8000f5e:	2301      	movs	r3, #1
 8000f60:	f88d 3007 	strb.w	r3, [sp, #7]
  
//  if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
//  {
//   status = SD_NOT_PRESENT;
//  }
  return status;
 8000f64:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8000f68:	b002      	add	sp, #8
 8000f6a:	4770      	bx	lr

08000f6c <BSP_SD_IRQHandler>:
  * @brief  Handles SD card interrupt request.
  * @retval None
  */
void BSP_SD_IRQHandler(void)
{
  HAL_SD_IRQHandler(&uSdHandle);
 8000f6c:	4801      	ldr	r0, [pc, #4]	; (8000f74 <BSP_SD_IRQHandler+0x8>)
 8000f6e:	f005 be31 	b.w	8006bd4 <HAL_SD_IRQHandler>
 8000f72:	bf00      	nop
 8000f74:	20008620 	.word	0x20008620

08000f78 <BSP_SD_DMA_Tx_IRQHandler>:
  * @brief  Handles SD DMA Tx transfer interrupt request.
  * @retval None
  */
void BSP_SD_DMA_Tx_IRQHandler(void)
{
  HAL_DMA_IRQHandler(uSdHandle.hdmatx);
 8000f78:	4b01      	ldr	r3, [pc, #4]	; (8000f80 <BSP_SD_DMA_Tx_IRQHandler+0x8>)
 8000f7a:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
 8000f7c:	f004 ba74 	b.w	8005468 <HAL_DMA_IRQHandler>
 8000f80:	20008620 	.word	0x20008620

08000f84 <BSP_SD_DMA_Rx_IRQHandler>:
  * @brief  Handles SD DMA Rx transfer interrupt request.
  * @retval None
  */
void BSP_SD_DMA_Rx_IRQHandler(void)
{
  HAL_DMA_IRQHandler(uSdHandle.hdmarx);
 8000f84:	4b01      	ldr	r3, [pc, #4]	; (8000f8c <BSP_SD_DMA_Rx_IRQHandler+0x8>)
 8000f86:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8000f88:	f004 ba6e 	b.w	8005468 <HAL_DMA_IRQHandler>
 8000f8c:	20008620 	.word	0x20008620

08000f90 <BSP_SD_GetStatus>:
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  *            @arg  SD_TRANSFER_ERROR: Data transfer error 
  */
HAL_SD_TransferStateTypedef BSP_SD_GetStatus(void)
{
  return(HAL_SD_GetStatus(&uSdHandle));
 8000f90:	4801      	ldr	r0, [pc, #4]	; (8000f98 <BSP_SD_GetStatus+0x8>)
 8000f92:	f006 ba6d 	b.w	8007470 <HAL_SD_GetStatus>
 8000f96:	bf00      	nop
 8000f98:	20008620 	.word	0x20008620

08000f9c <BSP_SD_GetCardInfo>:
  * @retval None 
  */
void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypedef *CardInfo)
{
  /* Get SD card Information */
  HAL_SD_Get_CardInfo(&uSdHandle, CardInfo);
 8000f9c:	4601      	mov	r1, r0
 8000f9e:	4801      	ldr	r0, [pc, #4]	; (8000fa4 <BSP_SD_GetCardInfo+0x8>)
 8000fa0:	f005 be78 	b.w	8006c94 <HAL_SD_Get_CardInfo>
 8000fa4:	20008620 	.word	0x20008620

08000fa8 <SD_DMAConfigRx>:
  * @brief Configure the DMA to receive data from the SD card
  * @retval
  *  SD_ERROR or SD_OK
  */
HAL_SD_ErrorTypedef SD_DMAConfigRx(SD_HandleTypeDef *hsd)
{
 8000fa8:	b510      	push	{r4, lr}
  static DMA_HandleTypeDef hdma_rx;
  HAL_StatusTypeDef status = HAL_ERROR;

  /* Configure DMA Rx parameters */
  hdma_rx.Init.Request             = DMA_REQUEST_7;
 8000faa:	4c15      	ldr	r4, [pc, #84]	; (8001000 <SD_DMAConfigRx+0x58>)
  hdma_rx.Init.Priority            = DMA_PRIORITY_VERY_HIGH;

  hdma_rx.Instance = DMA2_Channel4;

  /* Associate the DMA handle */
  __HAL_LINKDMA(hsd, hdmarx, hdma_rx);
 8000fac:	6584      	str	r4, [r0, #88]	; 0x58
  hdma_rx.Init.Request             = DMA_REQUEST_7;
 8000fae:	2307      	movs	r3, #7
 8000fb0:	6063      	str	r3, [r4, #4]
  hdma_rx.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	60a3      	str	r3, [r4, #8]
  hdma_rx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8000fb6:	60e3      	str	r3, [r4, #12]
  hdma_rx.Init.MemInc              = DMA_MINC_ENABLE;
 8000fb8:	2380      	movs	r3, #128	; 0x80
 8000fba:	6123      	str	r3, [r4, #16]
  hdma_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000fbc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000fc0:	6163      	str	r3, [r4, #20]
  hdma_rx.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8000fc2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000fc6:	61a3      	str	r3, [r4, #24]
  hdma_rx.Init.Priority            = DMA_PRIORITY_VERY_HIGH;
 8000fc8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8000fcc:	6223      	str	r3, [r4, #32]
  __HAL_LINKDMA(hsd, hdmarx, hdma_rx);
 8000fce:	62a0      	str	r0, [r4, #40]	; 0x28
  hdma_rx.Instance = DMA2_Channel4;
 8000fd0:	4b0c      	ldr	r3, [pc, #48]	; (8001004 <SD_DMAConfigRx+0x5c>)
 8000fd2:	6023      	str	r3, [r4, #0]

  /* Stop any ongoing transfer and reset the state*/
  HAL_DMA_Abort(&hdma_rx);
 8000fd4:	4620      	mov	r0, r4
 8000fd6:	f004 fa29 	bl	800542c <HAL_DMA_Abort>

  /* Deinitialize the Channel for new transfer */
  HAL_DMA_DeInit(&hdma_rx);
 8000fda:	4620      	mov	r0, r4
 8000fdc:	f004 f9a0 	bl	8005320 <HAL_DMA_DeInit>

  /* Configure the DMA Channel */
  status = HAL_DMA_Init(&hdma_rx);
 8000fe0:	4620      	mov	r0, r4
 8000fe2:	f004 f92d 	bl	8005240 <HAL_DMA_Init>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fe6:	4b08      	ldr	r3, [pc, #32]	; (8001008 <SD_DMAConfigRx+0x60>)
 8000fe8:	2230      	movs	r2, #48	; 0x30
 8000fea:	f883 233b 	strb.w	r2, [r3, #827]	; 0x33b
//  HAL_NVIC_EnableIRQ(DMA2_Channel4_IRQn);

    NVIC_SetPriority(DMA2_Channel4_IRQn, 3);
    NVIC_EnableIRQ(DMA2_Channel4_IRQn);

  return (status != HAL_OK? SD_ERROR : SD_OK);
 8000fee:	2800      	cmp	r0, #0
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000ff0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000ff4:	605a      	str	r2, [r3, #4]
}
 8000ff6:	bf14      	ite	ne
 8000ff8:	2029      	movne	r0, #41	; 0x29
 8000ffa:	2000      	moveq	r0, #0
 8000ffc:	bd10      	pop	{r4, pc}
 8000ffe:	bf00      	nop
 8001000:	2000048c 	.word	0x2000048c
 8001004:	40020444 	.word	0x40020444
 8001008:	e000e100 	.word	0xe000e100

0800100c <BSP_SD_ReadBlocks_DMA>:
{
 800100c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uSdHandle.hdmatx = NULL;
 800100e:	4c10      	ldr	r4, [pc, #64]	; (8001050 <BSP_SD_ReadBlocks_DMA+0x44>)
{
 8001010:	4605      	mov	r5, r0
 8001012:	461f      	mov	r7, r3
  state = ((SD_DMAConfigRx(&uSdHandle) == SD_OK) ? MSD_OK : MSD_ERROR);
 8001014:	4620      	mov	r0, r4
  uSdHandle.hdmatx = NULL;
 8001016:	2300      	movs	r3, #0
{
 8001018:	4616      	mov	r6, r2
  uSdHandle.hdmatx = NULL;
 800101a:	65e3      	str	r3, [r4, #92]	; 0x5c
  state = ((SD_DMAConfigRx(&uSdHandle) == SD_OK) ? MSD_OK : MSD_ERROR);
 800101c:	f7ff ffc4 	bl	8000fa8 <SD_DMAConfigRx>
  if(state == MSD_OK)
 8001020:	b998      	cbnz	r0, 800104a <BSP_SD_ReadBlocks_DMA+0x3e>
    state = ((HAL_SD_ReadBlocks_DMA(&uSdHandle, pData, ReadAddr, BlockSize, NumOfBlocks) == SD_OK) ? MSD_OK : MSD_ERROR);
 8001022:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001024:	9301      	str	r3, [sp, #4]
 8001026:	9b08      	ldr	r3, [sp, #32]
 8001028:	9300      	str	r3, [sp, #0]
 800102a:	4632      	mov	r2, r6
 800102c:	463b      	mov	r3, r7
 800102e:	4629      	mov	r1, r5
 8001030:	4620      	mov	r0, r4
 8001032:	f005 fcd5 	bl	80069e0 <HAL_SD_ReadBlocks_DMA>
    if(state == MSD_OK)
 8001036:	b940      	cbnz	r0, 800104a <BSP_SD_ReadBlocks_DMA+0x3e>
      state = ((HAL_SD_CheckReadOperation(&uSdHandle, (uint32_t)SD_DATATIMEOUT) == SD_OK) ? MSD_OK : MSD_ERROR);
 8001038:	4906      	ldr	r1, [pc, #24]	; (8001054 <BSP_SD_ReadBlocks_DMA+0x48>)
 800103a:	4620      	mov	r0, r4
 800103c:	f006 f9e7 	bl	800740e <HAL_SD_CheckReadOperation>
 8001040:	3000      	adds	r0, #0
 8001042:	bf18      	it	ne
 8001044:	2001      	movne	r0, #1
}
 8001046:	b003      	add	sp, #12
 8001048:	bdf0      	pop	{r4, r5, r6, r7, pc}
    state = ((HAL_SD_ReadBlocks_DMA(&uSdHandle, pData, ReadAddr, BlockSize, NumOfBlocks) == SD_OK) ? MSD_OK : MSD_ERROR);
 800104a:	2001      	movs	r0, #1
 800104c:	e7fb      	b.n	8001046 <BSP_SD_ReadBlocks_DMA+0x3a>
 800104e:	bf00      	nop
 8001050:	20008620 	.word	0x20008620
 8001054:	00989680 	.word	0x00989680

08001058 <SD_DMAConfigTx>:
  * @brief Configure the DMA to transmit data to the SD card
  * @retval
  *  SD_ERROR or SD_OK
  */
HAL_SD_ErrorTypedef SD_DMAConfigTx(SD_HandleTypeDef *hsd)
{
 8001058:	b510      	push	{r4, lr}
  static DMA_HandleTypeDef hdma_tx;
  HAL_StatusTypeDef status;

  /* Configure DMA Tx parameters */
  hdma_tx.Init.Request             = DMA_REQUEST_7;
 800105a:	4c15      	ldr	r4, [pc, #84]	; (80010b0 <SD_DMAConfigTx+0x58>)
  hdma_tx.Init.Priority            = DMA_PRIORITY_VERY_HIGH;

  hdma_tx.Instance = DMA2_Channel4;

  /* Associate the DMA handle */
  __HAL_LINKDMA(hsd, hdmatx, hdma_tx);
 800105c:	65c4      	str	r4, [r0, #92]	; 0x5c
  hdma_tx.Init.Request             = DMA_REQUEST_7;
 800105e:	2307      	movs	r3, #7
 8001060:	6063      	str	r3, [r4, #4]
  hdma_tx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8001062:	2310      	movs	r3, #16
 8001064:	60a3      	str	r3, [r4, #8]
  hdma_tx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8001066:	2300      	movs	r3, #0
 8001068:	60e3      	str	r3, [r4, #12]
  hdma_tx.Init.MemInc              = DMA_MINC_ENABLE;
 800106a:	2380      	movs	r3, #128	; 0x80
 800106c:	6123      	str	r3, [r4, #16]
  hdma_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800106e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001072:	6163      	str	r3, [r4, #20]
  hdma_tx.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8001074:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001078:	61a3      	str	r3, [r4, #24]
  hdma_tx.Init.Priority            = DMA_PRIORITY_VERY_HIGH;
 800107a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800107e:	6223      	str	r3, [r4, #32]
  __HAL_LINKDMA(hsd, hdmatx, hdma_tx);
 8001080:	62a0      	str	r0, [r4, #40]	; 0x28
  hdma_tx.Instance = DMA2_Channel4;
 8001082:	4b0c      	ldr	r3, [pc, #48]	; (80010b4 <SD_DMAConfigTx+0x5c>)
 8001084:	6023      	str	r3, [r4, #0]

  /* Stop any ongoing transfer and reset the state*/
  HAL_DMA_Abort(&hdma_tx);
 8001086:	4620      	mov	r0, r4
 8001088:	f004 f9d0 	bl	800542c <HAL_DMA_Abort>

  /* Deinitialize the Channel for new transfer */
  HAL_DMA_DeInit(&hdma_tx);
 800108c:	4620      	mov	r0, r4
 800108e:	f004 f947 	bl	8005320 <HAL_DMA_DeInit>

  /* Configure the DMA Channel */
  status = HAL_DMA_Init(&hdma_tx);
 8001092:	4620      	mov	r0, r4
 8001094:	f004 f8d4 	bl	8005240 <HAL_DMA_Init>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001098:	4b07      	ldr	r3, [pc, #28]	; (80010b8 <SD_DMAConfigTx+0x60>)
 800109a:	2230      	movs	r2, #48	; 0x30
 800109c:	f883 233b 	strb.w	r2, [r3, #827]	; 0x33b
//  HAL_NVIC_EnableIRQ(DMA2_Channel4_IRQn);

    NVIC_SetPriority(DMA2_Channel4_IRQn, 3);
    NVIC_EnableIRQ(DMA2_Channel4_IRQn);

  return (status != HAL_OK? SD_ERROR : SD_OK);
 80010a0:	2800      	cmp	r0, #0
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80010a2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80010a6:	605a      	str	r2, [r3, #4]
}
 80010a8:	bf14      	ite	ne
 80010aa:	2029      	movne	r0, #41	; 0x29
 80010ac:	2000      	moveq	r0, #0
 80010ae:	bd10      	pop	{r4, pc}
 80010b0:	200004d4 	.word	0x200004d4
 80010b4:	40020444 	.word	0x40020444
 80010b8:	e000e100 	.word	0xe000e100

080010bc <BSP_SD_Init>:
{
 80010bc:	b5f0      	push	{r4, r5, r6, r7, lr}
  GPIO_InitTypeDef gpioinitstruct = {0};
 80010be:	2214      	movs	r2, #20
{
 80010c0:	b08b      	sub	sp, #44	; 0x2c
  uSdHandle.Instance = SDMMC1;
 80010c2:	4c38      	ldr	r4, [pc, #224]	; (80011a4 <BSP_SD_Init+0xe8>)
 80010c4:	4b38      	ldr	r3, [pc, #224]	; (80011a8 <BSP_SD_Init+0xec>)
 80010c6:	6023      	str	r3, [r4, #0]
  uSdHandle.Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 80010c8:	2100      	movs	r1, #0
  uSdHandle.Init.ClockDiv            = 1;    // Checked by Masudul,
 80010ca:	2501      	movs	r5, #1
  GPIO_InitTypeDef gpioinitstruct = {0};
 80010cc:	eb0d 0002 	add.w	r0, sp, r2
  uSdHandle.Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 80010d0:	6061      	str	r1, [r4, #4]
  uSdHandle.Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 80010d2:	60a1      	str	r1, [r4, #8]
  uSdHandle.Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80010d4:	60e1      	str	r1, [r4, #12]
  uSdHandle.Init.BusWide             = SDMMC_BUS_WIDE_1B;
 80010d6:	6121      	str	r1, [r4, #16]
  uSdHandle.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80010d8:	6161      	str	r1, [r4, #20]
  uSdHandle.Init.ClockDiv            = 1;    // Checked by Masudul,
 80010da:	61a5      	str	r5, [r4, #24]
  GPIO_InitTypeDef gpioinitstruct = {0};
 80010dc:	f00a f8dd 	bl	800b29a <memset>
  __HAL_RCC_SDMMC1_CLK_ENABLE();
 80010e0:	4b32      	ldr	r3, [pc, #200]	; (80011ac <BSP_SD_Init+0xf0>)
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 80010e2:	4833      	ldr	r0, [pc, #204]	; (80011b0 <BSP_SD_Init+0xf4>)
  __HAL_RCC_SDMMC1_CLK_ENABLE();
 80010e4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80010e6:	4e33      	ldr	r6, [pc, #204]	; (80011b4 <BSP_SD_Init+0xf8>)
 80010e8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80010ec:	661a      	str	r2, [r3, #96]	; 0x60
 80010ee:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80010f0:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 80010f4:	9200      	str	r2, [sp, #0]
 80010f6:	9a00      	ldr	r2, [sp, #0]
  __DMAx_TxRx_CLK_ENABLE();
 80010f8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80010fa:	f042 0202 	orr.w	r2, r2, #2
 80010fe:	649a      	str	r2, [r3, #72]	; 0x48
 8001100:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001102:	f002 0202 	and.w	r2, r2, #2
 8001106:	9201      	str	r2, [sp, #4]
 8001108:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800110a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800110c:	f042 0204 	orr.w	r2, r2, #4
 8001110:	64da      	str	r2, [r3, #76]	; 0x4c
 8001112:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001114:	f002 0204 	and.w	r2, r2, #4
 8001118:	9202      	str	r2, [sp, #8]
 800111a:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800111c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800111e:	f042 0208 	orr.w	r2, r2, #8
 8001122:	64da      	str	r2, [r3, #76]	; 0x4c
 8001124:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001126:	f002 0208 	and.w	r2, r2, #8
 800112a:	9203      	str	r2, [sp, #12]
 800112c:	9a03      	ldr	r2, [sp, #12]
  __SD_DETECT_GPIO_CLK_ENABLE();
 800112e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001130:	432a      	orrs	r2, r5
 8001132:	64da      	str	r2, [r3, #76]	; 0x4c
 8001134:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
  gpioinitstruct.Pull      = GPIO_PULLUP;
 8001136:	9507      	str	r5, [sp, #28]
  __SD_DETECT_GPIO_CLK_ENABLE();
 8001138:	402b      	ands	r3, r5
 800113a:	9304      	str	r3, [sp, #16]
 800113c:	9b04      	ldr	r3, [sp, #16]
  gpioinitstruct.Mode      = GPIO_MODE_AF_PP;
 800113e:	2302      	movs	r3, #2
 8001140:	9306      	str	r3, [sp, #24]
  gpioinitstruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8001142:	2303      	movs	r3, #3
 8001144:	9308      	str	r3, [sp, #32]
  gpioinitstruct.Alternate = GPIO_AF12_SDMMC1;
 8001146:	230c      	movs	r3, #12
 8001148:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 800114a:	a905      	add	r1, sp, #20
  gpioinitstruct.Pin = GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12;
 800114c:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001150:	9305      	str	r3, [sp, #20]
 8001152:	f44f 3700 	mov.w	r7, #131072	; 0x20000
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8001156:	f004 f9cf 	bl	80054f8 <HAL_GPIO_Init>
  gpioinitstruct.Pin = GPIO_PIN_2;
 800115a:	2304      	movs	r3, #4
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 800115c:	4816      	ldr	r0, [pc, #88]	; (80011b8 <BSP_SD_Init+0xfc>)
  gpioinitstruct.Pin = GPIO_PIN_2;
 800115e:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 8001160:	a905      	add	r1, sp, #20
 8001162:	f004 f9c9 	bl	80054f8 <HAL_GPIO_Init>
 8001166:	6077      	str	r7, [r6, #4]
  if((SD_DMAConfigTx(&uSdHandle) == SD_OK) )
 8001168:	4620      	mov	r0, r4
 800116a:	f7ff ff75 	bl	8001058 <SD_DMAConfigTx>
 800116e:	b900      	cbnz	r0, 8001172 <BSP_SD_Init+0xb6>
 8001170:	6077      	str	r7, [r6, #4]
  __IO uint8_t status = SD_PRESENT;
 8001172:	f88d 5014 	strb.w	r5, [sp, #20]
  return status;
 8001176:	f89d 3014 	ldrb.w	r3, [sp, #20]
  if(BSP_SD_IsDetected() != SD_PRESENT)
 800117a:	2b01      	cmp	r3, #1
 800117c:	d002      	beq.n	8001184 <BSP_SD_Init+0xc8>
    return MSD_ERROR;
 800117e:	2001      	movs	r0, #1
}
 8001180:	b00b      	add	sp, #44	; 0x2c
 8001182:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if(HAL_SD_Init(&uSdHandle, &uSdCardInfo) != SD_OK)
 8001184:	490d      	ldr	r1, [pc, #52]	; (80011bc <BSP_SD_Init+0x100>)
 8001186:	4807      	ldr	r0, [pc, #28]	; (80011a4 <BSP_SD_Init+0xe8>)
 8001188:	f005 febe 	bl	8006f08 <HAL_SD_Init>
 800118c:	2800      	cmp	r0, #0
 800118e:	d1f6      	bne.n	800117e <BSP_SD_Init+0xc2>
    if(HAL_SD_WideBusOperation_Config(&uSdHandle, SDMMC_BUS_WIDE_4B) != SD_OK)
 8001190:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001194:	4803      	ldr	r0, [pc, #12]	; (80011a4 <BSP_SD_Init+0xe8>)
 8001196:	f006 f88f 	bl	80072b8 <HAL_SD_WideBusOperation_Config>
    return MSD_ERROR;
 800119a:	3000      	adds	r0, #0
 800119c:	bf18      	it	ne
 800119e:	2001      	movne	r0, #1
 80011a0:	e7ee      	b.n	8001180 <BSP_SD_Init+0xc4>
 80011a2:	bf00      	nop
 80011a4:	20008620 	.word	0x20008620
 80011a8:	40012800 	.word	0x40012800
 80011ac:	40021000 	.word	0x40021000
 80011b0:	48000800 	.word	0x48000800
 80011b4:	e000e100 	.word	0xe000e100
 80011b8:	48000c00 	.word	0x48000c00
 80011bc:	20000520 	.word	0x20000520

080011c0 <BSP_SD_WriteBlocks_DMA>:
{
 80011c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uSdHandle.hdmarx = NULL;
 80011c2:	4c10      	ldr	r4, [pc, #64]	; (8001204 <BSP_SD_WriteBlocks_DMA+0x44>)
{
 80011c4:	4605      	mov	r5, r0
 80011c6:	461f      	mov	r7, r3
  state = ((SD_DMAConfigTx(&uSdHandle) == SD_OK) ? MSD_OK : MSD_ERROR);
 80011c8:	4620      	mov	r0, r4
  uSdHandle.hdmarx = NULL;
 80011ca:	2300      	movs	r3, #0
{
 80011cc:	4616      	mov	r6, r2
  uSdHandle.hdmarx = NULL;
 80011ce:	65a3      	str	r3, [r4, #88]	; 0x58
  state = ((SD_DMAConfigTx(&uSdHandle) == SD_OK) ? MSD_OK : MSD_ERROR);
 80011d0:	f7ff ff42 	bl	8001058 <SD_DMAConfigTx>
  if(state == MSD_OK)
 80011d4:	b998      	cbnz	r0, 80011fe <BSP_SD_WriteBlocks_DMA+0x3e>
    state = ((HAL_SD_WriteBlocks_DMA(&uSdHandle, pData, WriteAddr, BlockSize, NumOfBlocks) == SD_OK) ? MSD_OK : MSD_ERROR);
 80011d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80011d8:	9301      	str	r3, [sp, #4]
 80011da:	9b08      	ldr	r3, [sp, #32]
 80011dc:	9300      	str	r3, [sp, #0]
 80011de:	4632      	mov	r2, r6
 80011e0:	463b      	mov	r3, r7
 80011e2:	4629      	mov	r1, r5
 80011e4:	4620      	mov	r0, r4
 80011e6:	f005 fc75 	bl	8006ad4 <HAL_SD_WriteBlocks_DMA>
    if(state == MSD_OK)
 80011ea:	b940      	cbnz	r0, 80011fe <BSP_SD_WriteBlocks_DMA+0x3e>
      state = ((HAL_SD_CheckWriteOperation(&uSdHandle, (uint32_t)SD_DATATIMEOUT) == SD_OK) ? MSD_OK : MSD_ERROR);
 80011ec:	4906      	ldr	r1, [pc, #24]	; (8001208 <BSP_SD_WriteBlocks_DMA+0x48>)
 80011ee:	4620      	mov	r0, r4
 80011f0:	f006 f963 	bl	80074ba <HAL_SD_CheckWriteOperation>
 80011f4:	3000      	adds	r0, #0
 80011f6:	bf18      	it	ne
 80011f8:	2001      	movne	r0, #1
}
 80011fa:	b003      	add	sp, #12
 80011fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    state = ((HAL_SD_WriteBlocks_DMA(&uSdHandle, pData, WriteAddr, BlockSize, NumOfBlocks) == SD_OK) ? MSD_OK : MSD_ERROR);
 80011fe:	2001      	movs	r0, #1
 8001200:	e7fb      	b.n	80011fa <BSP_SD_WriteBlocks_DMA+0x3a>
 8001202:	bf00      	nop
 8001204:	20008620 	.word	0x20008620
 8001208:	00989680 	.word	0x00989680

0800120c <get_fattime>:
DWORD get_fattime(void)
{
  /* USER CODE BEGIN get_fattime */
  return 0;
  /* USER CODE END get_fattime */  
}
 800120c:	2000      	movs	r0, #0
 800120e:	4770      	bx	lr

08001210 <LL_AHB2_GRP1_EnableClock>:
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001210:	4b05      	ldr	r3, [pc, #20]	; (8001228 <LL_AHB2_GRP1_EnableClock+0x18>)
 8001212:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001214:	4302      	orrs	r2, r0
 8001216:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001218:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
{
 800121a:	b082      	sub	sp, #8
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800121c:	4018      	ands	r0, r3
 800121e:	9001      	str	r0, [sp, #4]
  (void)tmpreg;
 8001220:	9b01      	ldr	r3, [sp, #4]
}
 8001222:	b002      	add	sp, #8
 8001224:	4770      	bx	lr
 8001226:	bf00      	nop
 8001228:	40021000 	.word	0x40021000

0800122c <MX_GPIO_Init>:
LL_GPIO_InitTypeDef GPIO_InitStruct;



void MX_GPIO_Init(void)
{
 800122c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}



  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8001230:	2004      	movs	r0, #4
 8001232:	f7ff ffed 	bl	8001210 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOH);
 8001236:	2080      	movs	r0, #128	; 0x80
 8001238:	f7ff ffea 	bl	8001210 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 800123c:	2001      	movs	r0, #1
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);

  GPIO_InitStruct.Pin = LED_G_PIN|LED_R_PIN;
 800123e:	4c76      	ldr	r4, [pc, #472]	; (8001418 <MX_GPIO_Init+0x1ec>)
  GPIO_InitStruct.Pin = LED_B_PIN;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001240:	f8df a1dc 	ldr.w	sl, [pc, #476]	; 8001420 <MX_GPIO_Init+0x1f4>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8001244:	f7ff ffe4 	bl	8001210 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8001248:	2002      	movs	r0, #2
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 800124a:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
 800124e:	f7ff ffdf 	bl	8001210 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);
 8001252:	2008      	movs	r0, #8
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001254:	2700      	movs	r7, #0
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001256:	2501      	movs	r5, #1
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);
 8001258:	f7ff ffda 	bl	8001210 <LL_AHB2_GRP1_EnableClock>
  GPIO_InitStruct.Pin = LED_G_PIN|LED_R_PIN;
 800125c:	260c      	movs	r6, #12
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800125e:	4621      	mov	r1, r4
 8001260:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = LED_B_PIN;
 8001264:	f04f 0b80 	mov.w	fp, #128	; 0x80
  GPIO_InitStruct.Pin = LED_G_PIN|LED_R_PIN;
 8001268:	6026      	str	r6, [r4, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800126a:	6065      	str	r5, [r4, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800126c:	60a7      	str	r7, [r4, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800126e:	60e7      	str	r7, [r4, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001270:	6127      	str	r7, [r4, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001272:	f006 fcc5 	bl	8007c00 <LL_GPIO_Init>
 8001276:	f8c8 6028 	str.w	r6, [r8, #40]	; 0x28
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800127a:	4621      	mov	r1, r4
 800127c:	4650      	mov	r0, sl
  LL_GPIO_ResetOutputPin(GPIOB, LED_B_PIN);

  GPIO_InitStruct.Pin = USB_CONNECTIVITY;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 800127e:	f04f 0902 	mov.w	r9, #2
  GPIO_InitStruct.Pin = LED_B_PIN;
 8001282:	f8c4 b000 	str.w	fp, [r4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001286:	6065      	str	r5, [r4, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001288:	60a7      	str	r7, [r4, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800128a:	60e7      	str	r7, [r4, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800128c:	6127      	str	r7, [r4, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800128e:	f006 fcb7 	bl	8007c00 <LL_GPIO_Init>
 8001292:	f8ca b028 	str.w	fp, [sl, #40]	; 0x28
  GPIO_InitStruct.Pin = USB_CONNECTIVITY;
 8001296:	f44f 7200 	mov.w	r2, #512	; 0x200
  LL_GPIO_Init(USB_CONNECTIVITY_GPIO_PORT, &GPIO_InitStruct);
 800129a:	4621      	mov	r1, r4
 800129c:	4640      	mov	r0, r8

  /**/
  GPIO_InitStruct.Pin = ENC1_CS_PIN;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800129e:	2603      	movs	r6, #3
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80012a0:	e884 0084 	stmia.w	r4, {r2, r7}
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 80012a4:	f8c4 9010 	str.w	r9, [r4, #16]
  LL_GPIO_Init(USB_CONNECTIVITY_GPIO_PORT, &GPIO_InitStruct);
 80012a8:	f006 fcaa 	bl	8007c00 <LL_GPIO_Init>
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(ENC1_CS_GPIO_PORT, &GPIO_InitStruct);
 80012ac:	4621      	mov	r1, r4
 80012ae:	4650      	mov	r0, sl
  GPIO_InitStruct.Pin = ENC1_CS_PIN;
 80012b0:	f8c4 9000 	str.w	r9, [r4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80012b4:	6065      	str	r5, [r4, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80012b6:	60a6      	str	r6, [r4, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80012b8:	60e7      	str	r7, [r4, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80012ba:	6127      	str	r7, [r4, #16]
  LL_GPIO_Init(ENC1_CS_GPIO_PORT, &GPIO_InitStruct);
 80012bc:	f006 fca0 	bl	8007c00 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = ENC1_SCLK_PIN;
 80012c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(ENC1_SCLK_GPIO_PORT, &GPIO_InitStruct);
 80012c4:	4621      	mov	r1, r4
 80012c6:	4650      	mov	r0, sl
  GPIO_InitStruct.Pin = ENC1_SCLK_PIN;
 80012c8:	6023      	str	r3, [r4, #0]
 80012ca:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80012cc:	6065      	str	r5, [r4, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80012ce:	60a6      	str	r6, [r4, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80012d0:	60e7      	str	r7, [r4, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80012d2:	6127      	str	r7, [r4, #16]
  LL_GPIO_Init(ENC1_SCLK_GPIO_PORT, &GPIO_InitStruct);
 80012d4:	f006 fc94 	bl	8007c00 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_11;
 80012d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(ENC1_SCLK_GPIO_PORT, &GPIO_InitStruct);
 80012dc:	4621      	mov	r1, r4
 80012de:	4650      	mov	r0, sl
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80012e0:	e884 00e4 	stmia.w	r4, {r2, r5, r6, r7}
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80012e4:	6127      	str	r7, [r4, #16]
  LL_GPIO_Init(ENC1_SCLK_GPIO_PORT, &GPIO_InitStruct);
 80012e6:	f006 fc8b 	bl	8007c00 <LL_GPIO_Init>




  GPIO_InitStruct.Pin =  ENC1_DATA_PIN;
 80012ea:	2204      	movs	r2, #4
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
  LL_GPIO_Init(ENC1_DATA_GPIO_PORT, &GPIO_InitStruct);
 80012ec:	4621      	mov	r1, r4
 80012ee:	4650      	mov	r0, sl
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80012f0:	e884 0084 	stmia.w	r4, {r2, r7}
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 80012f4:	f8c4 9010 	str.w	r9, [r4, #16]
  LL_GPIO_Init(ENC1_DATA_GPIO_PORT, &GPIO_InitStruct);
 80012f8:	f006 fc82 	bl	8007c00 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = ENC2_CS_PIN;
 80012fc:	2340      	movs	r3, #64	; 0x40
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(ENC2_CS_GPIO_PORT, &GPIO_InitStruct);
 80012fe:	4621      	mov	r1, r4
 8001300:	4846      	ldr	r0, [pc, #280]	; (800141c <MX_GPIO_Init+0x1f0>)
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001302:	6127      	str	r7, [r4, #16]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001304:	e884 00e8 	stmia.w	r4, {r3, r5, r6, r7}
  LL_GPIO_Init(ENC2_CS_GPIO_PORT, &GPIO_InitStruct);
 8001308:	f006 fc7a 	bl	8007c00 <LL_GPIO_Init>

  GPIO_InitStruct.Pin =  ENC2_DATA_PIN;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
  LL_GPIO_Init(ENC2_DATA_GPIO_PORT, &GPIO_InitStruct);
 800130c:	4621      	mov	r1, r4
 800130e:	4843      	ldr	r0, [pc, #268]	; (800141c <MX_GPIO_Init+0x1f0>)
  GPIO_InitStruct.Pin =  ENC2_DATA_PIN;
 8001310:	f8c4 b000 	str.w	fp, [r4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001314:	6067      	str	r7, [r4, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8001316:	f8c4 9010 	str.w	r9, [r4, #16]
  LL_GPIO_Init(ENC2_DATA_GPIO_PORT, &GPIO_InitStruct);
 800131a:	f006 fc71 	bl	8007c00 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = ENC2_SCLK_PIN;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(ENC2_SCLK_GPIO_PORT, &GPIO_InitStruct);
 800131e:	4621      	mov	r1, r4
 8001320:	4650      	mov	r0, sl
  GPIO_InitStruct.Pin = ENC2_SCLK_PIN;
 8001322:	f8c4 b000 	str.w	fp, [r4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001326:	6065      	str	r5, [r4, #4]



  GPIO_InitStruct.Pin = SPI1_CS_PIN;
 8001328:	f44f 7b80 	mov.w	fp, #256	; 0x100
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800132c:	60a6      	str	r6, [r4, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800132e:	60e7      	str	r7, [r4, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001330:	6127      	str	r7, [r4, #16]
  LL_GPIO_Init(ENC2_SCLK_GPIO_PORT, &GPIO_InitStruct);
 8001332:	f006 fc65 	bl	8007c00 <LL_GPIO_Init>
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(SPI1_CS_GPIO_PORT, &GPIO_InitStruct);
 8001336:	4621      	mov	r1, r4
 8001338:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = SPI1_CS_PIN;
 800133a:	f8c4 b000 	str.w	fp, [r4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800133e:	6065      	str	r5, [r4, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001340:	60a6      	str	r6, [r4, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001342:	60e7      	str	r7, [r4, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001344:	6127      	str	r7, [r4, #16]
  LL_GPIO_Init(SPI1_CS_GPIO_PORT, &GPIO_InitStruct);
 8001346:	f006 fc5b 	bl	8007c00 <LL_GPIO_Init>
  WRITE_REG(GPIOx->BSRR, PinMask);
 800134a:	f8c8 b018 	str.w	fp, [r8, #24]
  GPIO_InitStruct.Pin = SPI2_CS_PIN;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(SPI2_CS_GPIO_PORT, &GPIO_InitStruct);
 800134e:	4621      	mov	r1, r4
  GPIO_InitStruct.Pin = SPI2_CS_PIN;
 8001350:	f44f 5b80 	mov.w	fp, #4096	; 0x1000
  LL_GPIO_Init(SPI2_CS_GPIO_PORT, &GPIO_InitStruct);
 8001354:	4650      	mov	r0, sl
  GPIO_InitStruct.Pin = SPI2_CS_PIN;
 8001356:	f8c4 b000 	str.w	fp, [r4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800135a:	6065      	str	r5, [r4, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800135c:	60a6      	str	r6, [r4, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800135e:	60e7      	str	r7, [r4, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001360:	6127      	str	r7, [r4, #16]
  LL_GPIO_Init(SPI2_CS_GPIO_PORT, &GPIO_InitStruct);
 8001362:	f006 fc4d 	bl	8007c00 <LL_GPIO_Init>
 8001366:	f8ca b018 	str.w	fp, [sl, #24]
  GPIO_InitStruct.Pin = SPI3_CS_PIN;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(SPI3_CS_GPIO_PORT, &GPIO_InitStruct);
 800136a:	f8df b0b8 	ldr.w	fp, [pc, #184]	; 8001424 <MX_GPIO_Init+0x1f8>
  GPIO_InitStruct.Pin = SPI3_CS_PIN;
 800136e:	6025      	str	r5, [r4, #0]
  LL_GPIO_Init(SPI3_CS_GPIO_PORT, &GPIO_InitStruct);
 8001370:	4621      	mov	r1, r4
 8001372:	4658      	mov	r0, fp
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001374:	6065      	str	r5, [r4, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001376:	60a6      	str	r6, [r4, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001378:	60e7      	str	r7, [r4, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800137a:	6127      	str	r7, [r4, #16]
  LL_GPIO_Init(SPI3_CS_GPIO_PORT, &GPIO_InitStruct);
 800137c:	f006 fc40 	bl	8007c00 <LL_GPIO_Init>
 8001380:	f8cb 5018 	str.w	r5, [fp, #24]
  LL_GPIO_SetOutputPin(SPI3_CS_GPIO_PORT, SPI3_CS_PIN);

  GPIO_InitStruct.Pin = SPI1_IMU2_CS_Pin;
 8001384:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(SPI1_IMU2_CS_GPIO_Port, &GPIO_InitStruct);
 8001388:	4621      	mov	r1, r4
 800138a:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = SPI1_IMU2_CS_Pin;
 800138c:	6022      	str	r2, [r4, #0]
 800138e:	9200      	str	r2, [sp, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001390:	6065      	str	r5, [r4, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001392:	60a6      	str	r6, [r4, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001394:	60e7      	str	r7, [r4, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001396:	6127      	str	r7, [r4, #16]
  LL_GPIO_Init(SPI1_IMU2_CS_GPIO_Port, &GPIO_InitStruct);
 8001398:	f006 fc32 	bl	8007c00 <LL_GPIO_Init>
 800139c:	9a00      	ldr	r2, [sp, #0]
 800139e:	f8c8 2018 	str.w	r2, [r8, #24]
  GPIO_InitStruct.Pin = SPI3_IMU5_CS_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(SPI3_IMU5_CS_GPIO_Port, &GPIO_InitStruct);
 80013a2:	4621      	mov	r1, r4
 80013a4:	4658      	mov	r0, fp
  GPIO_InitStruct.Pin = SPI3_IMU5_CS_Pin;
 80013a6:	f8c4 9000 	str.w	r9, [r4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80013aa:	6065      	str	r5, [r4, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80013ac:	60a6      	str	r6, [r4, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80013ae:	60e7      	str	r7, [r4, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80013b0:	6127      	str	r7, [r4, #16]
  LL_GPIO_Init(SPI3_IMU5_CS_GPIO_Port, &GPIO_InitStruct);
 80013b2:	f006 fc25 	bl	8007c00 <LL_GPIO_Init>
 80013b6:	f8cb 9018 	str.w	r9, [fp, #24]

  /**/
  GPIO_InitStruct.Pin = SD_DETECT_PIN;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
  LL_GPIO_Init(SD_DETECT_GPIO_PORT, &GPIO_InitStruct);
 80013ba:	4621      	mov	r1, r4
  GPIO_InitStruct.Pin = SD_DETECT_PIN;
 80013bc:	f04f 0b10 	mov.w	fp, #16
  LL_GPIO_Init(SD_DETECT_GPIO_PORT, &GPIO_InitStruct);
 80013c0:	4816      	ldr	r0, [pc, #88]	; (800141c <MX_GPIO_Init+0x1f0>)
  GPIO_InitStruct.Pin = SD_DETECT_PIN;
 80013c2:	f8c4 b000 	str.w	fp, [r4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80013c6:	6067      	str	r7, [r4, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 80013c8:	f8c4 9010 	str.w	r9, [r4, #16]
  LL_GPIO_Init(SD_DETECT_GPIO_PORT, &GPIO_InitStruct);
 80013cc:	f006 fc18 	bl	8007c00 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 80013d0:	9b01      	ldr	r3, [sp, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80013d2:	6125      	str	r5, [r4, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013d4:	4621      	mov	r1, r4
 80013d6:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80013d8:	e884 0088 	stmia.w	r4, {r3, r7}
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013dc:	f006 fc10 	bl	8007c00 <LL_GPIO_Init>


  /**/
//
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;   // Portable IMU2 CS Pin
 80013e0:	2340      	movs	r3, #64	; 0x40
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013e2:	4621      	mov	r1, r4
 80013e4:	4650      	mov	r0, sl
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80013e6:	e884 00e8 	stmia.w	r4, {r3, r5, r6, r7}
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80013ea:	6127      	str	r7, [r4, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013ec:	f006 fc08 	bl	8007c00 <LL_GPIO_Init>
 80013f0:	2340      	movs	r3, #64	; 0x40
 80013f2:	f8ca 3018 	str.w	r3, [sl, #24]
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;   // Portable IMU3 CS Pin
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013f6:	4621      	mov	r1, r4
 80013f8:	4808      	ldr	r0, [pc, #32]	; (800141c <MX_GPIO_Init+0x1f0>)
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;   // Portable IMU3 CS Pin
 80013fa:	f8c4 b000 	str.w	fp, [r4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80013fe:	6065      	str	r5, [r4, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001400:	60a6      	str	r6, [r4, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001402:	60e7      	str	r7, [r4, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001404:	6127      	str	r7, [r4, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001406:	f006 fbfb 	bl	8007c00 <LL_GPIO_Init>
 800140a:	4b04      	ldr	r3, [pc, #16]	; (800141c <MX_GPIO_Init+0x1f0>)
 800140c:	f8c3 b018 	str.w	fp, [r3, #24]
  LL_GPIO_SetOutputPin(GPIOC, LL_GPIO_PIN_4);

}
 8001410:	b003      	add	sp, #12
 8001412:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001416:	bf00      	nop
 8001418:	20008680 	.word	0x20008680
 800141c:	48000800 	.word	0x48000800
 8001420:	48000400 	.word	0x48000400
 8001424:	48001c00 	.word	0x48001c00

08001428 <RED_LED_OFF>:
 8001428:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800142c:	2208      	movs	r2, #8
 800142e:	619a      	str	r2, [r3, #24]
 8001430:	4770      	bx	lr

08001432 <GREEN_LED_OFF>:
 8001432:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001436:	2204      	movs	r2, #4
 8001438:	619a      	str	r2, [r3, #24]
 800143a:	4770      	bx	lr

0800143c <BLUE_LED_OFF>:
 800143c:	4b01      	ldr	r3, [pc, #4]	; (8001444 <BLUE_LED_OFF+0x8>)
 800143e:	2280      	movs	r2, #128	; 0x80
 8001440:	619a      	str	r2, [r3, #24]
 8001442:	4770      	bx	lr
 8001444:	48000400 	.word	0x48000400

08001448 <ALL_LED_OFF>:
 8001448:	4b04      	ldr	r3, [pc, #16]	; (800145c <ALL_LED_OFF+0x14>)
 800144a:	2280      	movs	r2, #128	; 0x80
 800144c:	619a      	str	r2, [r3, #24]
 800144e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001452:	2204      	movs	r2, #4
 8001454:	619a      	str	r2, [r3, #24]
 8001456:	2208      	movs	r2, #8
 8001458:	619a      	str	r2, [r3, #24]
 800145a:	4770      	bx	lr
 800145c:	48000400 	.word	0x48000400

08001460 <GREEN_LED_ONLY>:
  WRITE_REG(GPIOx->BRR, PinMask);
 8001460:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001464:	2204      	movs	r2, #4
 8001466:	629a      	str	r2, [r3, #40]	; 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001468:	4a02      	ldr	r2, [pc, #8]	; (8001474 <GREEN_LED_ONLY+0x14>)
 800146a:	2180      	movs	r1, #128	; 0x80
 800146c:	6191      	str	r1, [r2, #24]
 800146e:	2208      	movs	r2, #8
 8001470:	619a      	str	r2, [r3, #24]
 8001472:	4770      	bx	lr
 8001474:	48000400 	.word	0x48000400

08001478 <RED_LED_ONLY>:
  WRITE_REG(GPIOx->BRR, PinMask);
 8001478:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800147c:	2208      	movs	r2, #8
 800147e:	629a      	str	r2, [r3, #40]	; 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001480:	4a02      	ldr	r2, [pc, #8]	; (800148c <RED_LED_ONLY+0x14>)
 8001482:	2180      	movs	r1, #128	; 0x80
 8001484:	6191      	str	r1, [r2, #24]
 8001486:	2204      	movs	r2, #4
 8001488:	619a      	str	r2, [r3, #24]
 800148a:	4770      	bx	lr
 800148c:	48000400 	.word	0x48000400

08001490 <BLUE_LED_ONLY>:
  WRITE_REG(GPIOx->BRR, PinMask);
 8001490:	4b04      	ldr	r3, [pc, #16]	; (80014a4 <BLUE_LED_ONLY+0x14>)
 8001492:	2280      	movs	r2, #128	; 0x80
 8001494:	629a      	str	r2, [r3, #40]	; 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001496:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800149a:	2204      	movs	r2, #4
 800149c:	619a      	str	r2, [r3, #24]
 800149e:	2208      	movs	r2, #8
 80014a0:	619a      	str	r2, [r3, #24]
 80014a2:	4770      	bx	lr
 80014a4:	48000400 	.word	0x48000400

080014a8 <VIOLET_LED_ONLY>:
  WRITE_REG(GPIOx->BRR, PinMask);
 80014a8:	4b04      	ldr	r3, [pc, #16]	; (80014bc <VIOLET_LED_ONLY+0x14>)
 80014aa:	2280      	movs	r2, #128	; 0x80
 80014ac:	629a      	str	r2, [r3, #40]	; 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 80014ae:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80014b2:	2204      	movs	r2, #4
 80014b4:	619a      	str	r2, [r3, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 80014b6:	2208      	movs	r2, #8
 80014b8:	629a      	str	r2, [r3, #40]	; 0x28
 80014ba:	4770      	bx	lr
 80014bc:	48000400 	.word	0x48000400

080014c0 <CYAN_LED_ONLY>:
 80014c0:	4b04      	ldr	r3, [pc, #16]	; (80014d4 <CYAN_LED_ONLY+0x14>)
 80014c2:	2280      	movs	r2, #128	; 0x80
 80014c4:	629a      	str	r2, [r3, #40]	; 0x28
 80014c6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80014ca:	2204      	movs	r2, #4
 80014cc:	629a      	str	r2, [r3, #40]	; 0x28
 80014ce:	2208      	movs	r2, #8
 80014d0:	629a      	str	r2, [r3, #40]	; 0x28
 80014d2:	4770      	bx	lr
 80014d4:	48000400 	.word	0x48000400

080014d8 <ALL_LED_ON>:
 80014d8:	f7ff bff2 	b.w	80014c0 <CYAN_LED_ONLY>

080014dc <SD_POWER_ON>:
 80014dc:	4770      	bx	lr

080014de <SD_POWER_OFF>:
void SD_POWER_ON(void)
{

}
void SD_POWER_OFF(void)
{
 80014de:	4770      	bx	lr

080014e0 <main>:




int main(void){
	Pros_state =  LP_STOP;                                    // Default state after power ON reset
 80014e0:	4c67      	ldr	r4, [pc, #412]	; (8001680 <main+0x1a0>)
int main(void){
 80014e2:	b580      	push	{r7, lr}
	Pros_state =  LP_STOP;                                    // Default state after power ON reset
 80014e4:	2501      	movs	r5, #1
 80014e6:	7025      	strb	r5, [r4, #0]
	SystemClock_Config_MSI_80MHz();	                        // Configure the system clock to 48 MHz from MSI, PLL disabled for power saving
 80014e8:	f002 fe32 	bl	8004150 <SystemClock_Config_MSI_80MHz>

	// If RTC is previously configured and running via backup battery i.e. BackUp Register Data is available, No need to update RTC time again
 if (RTC_BAK_GetRegister(RTC, 0x01) != RTC_BKP_DATE_TIME_UPDTATED) //    0x01 value was arbitrarily set from previous Configure_RTC_Calendar()
 80014ec:	4629      	mov	r1, r5
 80014ee:	4865      	ldr	r0, [pc, #404]	; (8001684 <main+0x1a4>)
 80014f0:	f000 fe86 	bl	8002200 <RTC_BAK_GetRegister>
 80014f4:	f243 23f2 	movw	r3, #13042	; 0x32f2
 80014f8:	4298      	cmp	r0, r3
 80014fa:	d001      	beq.n	8001500 <main+0x20>
	  {
			MX_RTC_Init();   // Set RTC clock source and parameters
 80014fc:	f000 fdee 	bl	80020dc <MX_RTC_Init>

  //Transmits a message over can
//clear state


  EPOS4_enable(CAN_ID);
 8001500:	4d61      	ldr	r5, [pc, #388]	; (8001688 <main+0x1a8>)

					case Fatal_Error_State:
						   RED_LED_ONLY();

						   FATFS_Logstart_Delete();
						   Data_log_Start_Resume=0;
 8001502:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 80016b0 <main+0x1d0>
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->AHB2ENR, Periphs);
 8001506:	4f61      	ldr	r7, [pc, #388]	; (800168c <main+0x1ac>)
  MX_GPIO_Init();
 8001508:	f7ff fe90 	bl	800122c <MX_GPIO_Init>
  HAL_Init();                 // Reset of all peripherals, Initializes the Flash interface and the Systick.
 800150c:	f003 fdf4 	bl	80050f8 <HAL_Init>
    DFU_Bypass();
 8001510:	f000 fb88 	bl	8001c24 <DFU_Bypass>
    Configure_USART_1();  // Debug with PC
 8001514:	f001 fc8a 	bl	8002e2c <Configure_USART_1>
    sprintf(PrintBuf,"Hello");
 8001518:	495d      	ldr	r1, [pc, #372]	; (8001690 <main+0x1b0>)
 800151a:	485e      	ldr	r0, [pc, #376]	; (8001694 <main+0x1b4>)
 800151c:	f009 ffd2 	bl	800b4c4 <strcpy>
    USART1_wr_print(PrintBuf,sizeof(PrintBuf));
 8001520:	2132      	movs	r1, #50	; 0x32
 8001522:	485c      	ldr	r0, [pc, #368]	; (8001694 <main+0x1b4>)
 8001524:	f001 fcbc 	bl	8002ea0 <USART1_wr_print>
 P_IMU4_SPI3_Initialization_at_reset();   //IMU4-5_SPI3 //step1
 8001528:	f002 fbfe 	bl	8003d28 <P_IMU4_SPI3_Initialization_at_reset>
 P_IMU1_SPI1_Initialization_at_reset(); //IMU1-2__SPI1  (only IMU1 configured)
 800152c:	f002 fb02 	bl	8003b34 <P_IMU1_SPI1_Initialization_at_reset>
 P_ADC_Sensor_GPIO_Init(); //ADC GPIOs //here we initialized the chip select pins as well
 8001530:	f001 f914 	bl	800275c <P_ADC_Sensor_GPIO_Init>
 MCP_SPI2_Initialization_at_reset();
 8001534:	f001 fc68 	bl	8002e08 <MCP_SPI2_Initialization_at_reset>
  CAN_configure();
 8001538:	f7ff fc44 	bl	8000dc4 <CAN_configure>
  CAN_mode();
 800153c:	f7ff fc51 	bl	8000de2 <CAN_mode>
  EPOS4_enable(CAN_ID);
 8001540:	6828      	ldr	r0, [r5, #0]
 8001542:	f7ff fcc4 	bl	8000ece <EPOS4_enable>
EPOS4_set_operation_mode(CAN_ID, 0x0A); // torque mode
 8001546:	210a      	movs	r1, #10
 8001548:	6828      	ldr	r0, [r5, #0]
 800154a:	f7ff fc92 	bl	8000e72 <EPOS4_set_operation_mode>
EPOS4_clear_errors(CAN_ID);
 800154e:	6828      	ldr	r0, [r5, #0]
 8001550:	f7ff fcee 	bl	8000f30 <EPOS4_clear_errors>
delay_us(1500);
 8001554:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8001558:	f002 fdb8 	bl	80040cc <delay_us>
EPOS4_enable(CAN_ID);
 800155c:	6828      	ldr	r0, [r5, #0]
					case Dormant_Idle_Stop:             // Idle Lowest Power Stop Mode with no Data log (only wait for USB connectivity)

					  	                        EnterStop();   // Enter Stop Mode
												 // Wake Up after STOP Mode only by USB EXTI Int

												if (USB_Present_ == 1)                     // After detecting USB attachment via EXTI_5 int
 800155e:	4d4e      	ldr	r5, [pc, #312]	; (8001698 <main+0x1b8>)
EPOS4_enable(CAN_ID);
 8001560:	f7ff fcb5 	bl	8000ece <EPOS4_enable>
  USB_PA9_EXTI_conf();         // USB connectivity pin detect Interrupt // Data_Pause_Resume_PC0_EXTI_conf();
 8001564:	f000 fe50 	bl	8002208 <USB_PA9_EXTI_conf>
  Configure_LPTIM2_Int(); // Configured LPTIM2 but not started. To be started before going to Loop
 8001568:	f002 fe62 	bl	8004230 <Configure_LPTIM2_Int>
  Configure_Interrupt();       // Re-arrange NVIC interrupt priority
 800156c:	f000 fb08 	bl	8001b80 <Configure_Interrupt>
  Power_on_reset();            // Following reset is found by troubleshooting
 8001570:	f000 faf8 	bl	8001b64 <Power_on_reset>
  AIM_DataStart_at_Reset();
 8001574:	f001 ff9e 	bl	80034b4 <AIM_DataStart_at_Reset>
  GREEN_LED_ONLY();
 8001578:	f7ff ff72 	bl	8001460 <GREEN_LED_ONLY>
				  switch(Pros_state) {
 800157c:	7823      	ldrb	r3, [r4, #0]
 800157e:	3b01      	subs	r3, #1
 8001580:	2b06      	cmp	r3, #6
 8001582:	d8fd      	bhi.n	8001580 <main+0xa0>
 8001584:	a201      	add	r2, pc, #4	; (adr r2, 800158c <main+0xac>)
 8001586:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800158a:	bf00      	nop
 800158c:	080015a9 	.word	0x080015a9
 8001590:	080015e3 	.word	0x080015e3
 8001594:	08001581 	.word	0x08001581
 8001598:	08001665 	.word	0x08001665
 800159c:	08001601 	.word	0x08001601
 80015a0:	0800166b 	.word	0x0800166b
 80015a4:	0800161d 	.word	0x0800161d
						EnterStop();   // Enter Stop Mode
 80015a8:	f002 fdbc 	bl	8004124 <EnterStop>
						if (USB_Present_ == 1)                     // After detecting USB attachment via EXTI_5 int
 80015ac:	782b      	ldrb	r3, [r5, #0]
 80015ae:	2b01      	cmp	r3, #1
 80015b0:	d104      	bne.n	80015bc <main+0xdc>
													 Pros_state = USB_MSC_VCP_Mode;                   // Next State USB_MSC_Mode Mode
 80015b2:	2304      	movs	r3, #4
 80015b4:	7023      	strb	r3, [r4, #0]
													 USB_Present_ = 0;                           // Reset Flag to avoid looping
 80015b6:	2300      	movs	r3, #0
 80015b8:	702b      	strb	r3, [r5, #0]
 80015ba:	e7df      	b.n	800157c <main+0x9c>
						 else if (FATAL_Error == 1)                      // Triggered from Error_Handler
 80015bc:	4b37      	ldr	r3, [pc, #220]	; (800169c <main+0x1bc>)
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	2b01      	cmp	r3, #1
 80015c2:	d105      	bne.n	80015d0 <main+0xf0>
								FATAL_Error = 0;                            // Reset Flag to avoid looping
 80015c4:	4b35      	ldr	r3, [pc, #212]	; (800169c <main+0x1bc>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	701a      	strb	r2, [r3, #0]
								 Pros_state = Fatal_Error_State;             // Next State Fatal_Error_State
 80015ca:	2307      	movs	r3, #7
							 Pros_state = Dormant_Idle_Stop;                       // Stay Dormant Mode if no external events
 80015cc:	7023      	strb	r3, [r4, #0]
 80015ce:	e7d5      	b.n	800157c <main+0x9c>
						 else if (SD_write_Flag == 1)                    // When BUffer full to store in SD card
 80015d0:	4b33      	ldr	r3, [pc, #204]	; (80016a0 <main+0x1c0>)
 80015d2:	781a      	ldrb	r2, [r3, #0]
 80015d4:	2a01      	cmp	r2, #1
 80015d6:	d111      	bne.n	80015fc <main+0x11c>
							Pros_state = Sensor_FATFS_Write;              // Next State Sensor_FATFS_Write Mode
 80015d8:	2202      	movs	r2, #2
 80015da:	7022      	strb	r2, [r4, #0]
							SD_write_Flag = 0;                           // Reset Flag to avoid looping
 80015dc:	2200      	movs	r2, #0
 80015de:	701a      	strb	r2, [r3, #0]
 80015e0:	e7cc      	b.n	800157c <main+0x9c>
						Battery_ADC_Value=2500;
 80015e2:	4b30      	ldr	r3, [pc, #192]	; (80016a4 <main+0x1c4>)
 80015e4:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80015e8:	801a      	strh	r2, [r3, #0]
	   									SD_Sensor_write();                   // Write Sensor Buffer to SD card
 80015ea:	f001 ff23 	bl	8003434 <SD_Sensor_write>
		                                     if (USB_Present_ == 1)          // If USB attachment detected here via EXTI_5 int
 80015ee:	782b      	ldrb	r3, [r5, #0]
 80015f0:	2b01      	cmp	r3, #1
 80015f2:	d0de      	beq.n	80015b2 <main+0xd2>
		            						 else if (FATAL_Error == 1)                      // Triggered from Error_Handler
 80015f4:	4b29      	ldr	r3, [pc, #164]	; (800169c <main+0x1bc>)
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	2b01      	cmp	r3, #1
 80015fa:	d0e3      	beq.n	80015c4 <main+0xe4>
							 Pros_state = LP_STOP;                       // Return to Low Power Mode Data collection
 80015fc:	2301      	movs	r3, #1
 80015fe:	e7e5      	b.n	80015cc <main+0xec>
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001600:	4b29      	ldr	r3, [pc, #164]	; (80016a8 <main+0x1c8>)
 8001602:	2204      	movs	r2, #4
 8001604:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
							ALL_LED_OFF();
 8001608:	f7ff ff1e 	bl	8001448 <ALL_LED_OFF>
							Shut_Down_SD();
 800160c:	f000 fd4a 	bl	80020a4 <Shut_Down_SD>
							Reset_Variables_for_LowBattery();
 8001610:	f000 fb3e 	bl	8001c90 <Reset_Variables_for_LowBattery>
							Prepare_Goto_Dormant_Mode();
 8001614:	f000 fb32 	bl	8001c7c <Prepare_Goto_Dormant_Mode>
							 Pros_state = Dormant_Idle_Stop;                       // Stay Dormant Mode if no external events
 8001618:	2306      	movs	r3, #6
 800161a:	e7d7      	b.n	80015cc <main+0xec>
						   RED_LED_ONLY();
 800161c:	f7ff ff2c 	bl	8001478 <RED_LED_ONLY>
						   FATFS_Logstart_Delete();
 8001620:	f000 fbf2 	bl	8001e08 <FATFS_Logstart_Delete>
						   SD_write_Flag = 0;
 8001624:	4b1e      	ldr	r3, [pc, #120]	; (80016a0 <main+0x1c0>)
  * @param  LPTIMx Low-Power Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_DisableIT_ARRM(LPTIM_TypeDef *LPTIMx)
{
  CLEAR_BIT(LPTIMx->IER, LPTIM_IER_ARRMIE);
 8001626:	4a21      	ldr	r2, [pc, #132]	; (80016ac <main+0x1cc>)
						   Data_log_Start_Resume=0;
 8001628:	2600      	movs	r6, #0
						   SD_write_Flag = 0;
 800162a:	701e      	strb	r6, [r3, #0]
 800162c:	4b1e      	ldr	r3, [pc, #120]	; (80016a8 <main+0x1c8>)
						   Data_log_Start_Resume=0;
 800162e:	f888 6000 	strb.w	r6, [r8]
 8001632:	f04f 0904 	mov.w	r9, #4
 8001636:	f8c3 9088 	str.w	r9, [r3, #136]	; 0x88
 800163a:	6893      	ldr	r3, [r2, #8]
 800163c:	f023 0302 	bic.w	r3, r3, #2
 8001640:	6093      	str	r3, [r2, #8]
						   SD_POWER_OFF();
 8001642:	f7ff ff4c 	bl	80014de <SD_POWER_OFF>
 8001646:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001648:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800164c:	64fb      	str	r3, [r7, #76]	; 0x4c
	                        EnterStop();   // Enter Stop Mode
 800164e:	f002 fd69 	bl	8004124 <EnterStop>
						if (USB_Present_ == 1)                     // After detecting USB attachment via EXTI_5 int
 8001652:	782b      	ldrb	r3, [r5, #0]
 8001654:	2b01      	cmp	r3, #1
 8001656:	d1df      	bne.n	8001618 <main+0x138>
						 Pros_state = USB_MSC_VCP_Mode;               // Next State USB_MSC_Mode Mode
 8001658:	f884 9000 	strb.w	r9, [r4]
						 USB_Present_ = 0;                           // Reset Flag to avoid looping
 800165c:	702e      	strb	r6, [r5, #0]
												 {
												 Pros_state = USB_MSC_VCP_Mode;               // Next State USB_MSC_Mode Mode
												 USB_Present_ = 0;                           // Reset Flag to avoid looping
												 SD_POWER_ON();               				// Power on SD CARD
 800165e:	f7ff ff3d 	bl	80014dc <SD_POWER_ON>
 8001662:	e78b      	b.n	800157c <main+0x9c>
						USB_Init_Start();            // Initialize USB and Stay USB mode as long as USB cable connected
 8001664:	f001 fe78 	bl	8003358 <USB_Init_Start>
  					    break;
 8001668:	e788      	b.n	800157c <main+0x9c>
					  	                        EnterStop();   // Enter Stop Mode
 800166a:	f002 fd5b 	bl	8004124 <EnterStop>
												if (USB_Present_ == 1)                     // After detecting USB attachment via EXTI_5 int
 800166e:	782b      	ldrb	r3, [r5, #0]
 8001670:	2b01      	cmp	r3, #1
 8001672:	d1d1      	bne.n	8001618 <main+0x138>
												 Pros_state = USB_MSC_VCP_Mode;               // Next State USB_MSC_Mode Mode
 8001674:	2304      	movs	r3, #4
 8001676:	7023      	strb	r3, [r4, #0]
												 USB_Present_ = 0;                           // Reset Flag to avoid looping
 8001678:	2300      	movs	r3, #0
 800167a:	702b      	strb	r3, [r5, #0]
 800167c:	e7ef      	b.n	800165e <main+0x17e>
 800167e:	bf00      	nop
 8001680:	2000861c 	.word	0x2000861c
 8001684:	40002800 	.word	0x40002800
 8001688:	20000000 	.word	0x20000000
 800168c:	40021000 	.word	0x40021000
 8001690:	0800c530 	.word	0x0800c530
 8001694:	2000891c 	.word	0x2000891c
 8001698:	20000580 	.word	0x20000580
 800169c:	20008ca8 	.word	0x20008ca8
 80016a0:	200086a8 	.word	0x200086a8
 80016a4:	20008c84 	.word	0x20008c84
 80016a8:	e000e100 	.word	0xe000e100
 80016ac:	40009400 	.word	0x40009400
 80016b0:	200086a1 	.word	0x200086a1

080016b4 <LPTIM2_IRQHandler>:
				}

}

void LPTIM2_IRQHandler(void)   // Response of 10ms LPTIM interrupt
{
 80016b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  return (READ_BIT(LPTIMx->ISR, LPTIM_ISR_ARRM) == (LPTIM_ISR_ARRM));
 80016b8:	4b54      	ldr	r3, [pc, #336]	; (800180c <LPTIM2_IRQHandler+0x158>)
 80016ba:	681b      	ldr	r3, [r3, #0]
	if(LL_LPTIM_IsActiveFlag_ARRM(LPTIM2) == 1)	// auto reload match interrupt has occured
 80016bc:	079b      	lsls	r3, r3, #30
{
 80016be:	ed2d 8b02 	vpush	{d8}
	if(LL_LPTIM_IsActiveFlag_ARRM(LPTIM2) == 1)	// auto reload match interrupt has occured
 80016c2:	f140 8089 	bpl.w	80017d8 <LPTIM2_IRQHandler+0x124>
	{




		if (Data_log_Start_Resume == 1)   // Sensor Start Flag from VCP command / FATFS SD card file
 80016c6:	4b52      	ldr	r3, [pc, #328]	; (8001810 <LPTIM2_IRQHandler+0x15c>)
 80016c8:	781b      	ldrb	r3, [r3, #0]
 80016ca:	2b01      	cmp	r3, #1
 80016cc:	d17f      	bne.n	80017ce <LPTIM2_IRQHandler+0x11a>
		{

					angle_eq=30;
 80016ce:	4f51      	ldr	r7, [pc, #324]	; (8001814 <LPTIM2_IRQHandler+0x160>)
					angle_now=knee_angle();
 80016d0:	4d51      	ldr	r5, [pc, #324]	; (8001818 <LPTIM2_IRQHandler+0x164>)
 80016d2:	4e52      	ldr	r6, [pc, #328]	; (800181c <LPTIM2_IRQHandler+0x168>)
 80016d4:	4c52      	ldr	r4, [pc, #328]	; (8001820 <LPTIM2_IRQHandler+0x16c>)
 80016d6:	f8df 8170 	ldr.w	r8, [pc, #368]	; 8001848 <LPTIM2_IRQHandler+0x194>
					angle_eq=30;
 80016da:	eeb3 8a0e 	vmov.f32	s16, #62	; 0x41f00000  30.0
 80016de:	ed87 8a00 	vstr	s16, [r7]
					angle_now=knee_angle();
 80016e2:	f002 fbf9 	bl	8003ed8 <knee_angle>
						  	  if(angle_now>=10 && angle_now<=50 )
 80016e6:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
 80016ea:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80016ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
					angle_now=knee_angle();
 80016f2:	ed85 0a00 	vstr	s0, [r5]
						  	  if(angle_now>=10 && angle_now<=50 )
 80016f6:	db79      	blt.n	80017ec <LPTIM2_IRQHandler+0x138>
 80016f8:	eddf 7a4a 	vldr	s15, [pc, #296]	; 8001824 <LPTIM2_IRQHandler+0x170>
 80016fc:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8001700:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001704:	d872      	bhi.n	80017ec <LPTIM2_IRQHandler+0x138>
						  	  {	GREEN_LED_ONLY();
 8001706:	f7ff feab 	bl	8001460 <GREEN_LED_ONLY>
							  	LL_GPIO_SetOutputPin(ENC1_CS_GPIO_PORT, LL_GPIO_PIN_10);

						  		torque_calc= -(angle_eq-angle_now)*30;
 800170a:	edd7 7a00 	vldr	s15, [r7]
 800170e:	ed95 7a00 	vldr	s14, [r5]
 8001712:	ee77 7ac7 	vsub.f32	s15, s15, s14
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001716:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800171a:	ee67 7ac8 	vnmul.f32	s15, s15, s16
 800171e:	61b3      	str	r3, [r6, #24]
 8001720:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001724:	ee17 3a90 	vmov	r3, s15


						  		if (torque_calc>=max_torque_cmd)
 8001728:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800172c:	db58      	blt.n	80017e0 <LPTIM2_IRQHandler+0x12c>
						  		{
						  			torque_calc=max_torque_cmd;
 800172e:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8001732:	6023      	str	r3, [r4, #0]
						  			torque_calc=-max_torque_cmd;
						  		}
						  		else
						  			torque_calc=torque_calc;
//						  		EPOS4_enable(CAN_ID);
						  		EPOS4_CST_apply_torque(CAN_ID,torque_calc); //100 means 10% +ve is extension -ve is flextion
 8001734:	6821      	ldr	r1, [r4, #0]
						  	  }
						  	  else
						  	  {LL_GPIO_ResetOutputPin(ENC1_CS_GPIO_PORT, LL_GPIO_PIN_10);
						  		RED_LED_ONLY();
						  		torque_calc=0;
						  		EPOS4_CST_apply_torque(CAN_ID,0); //100 means 10%
 8001736:	f8d8 0000 	ldr.w	r0, [r8]
 800173a:	f7ff fbe5 	bl	8000f08 <EPOS4_CST_apply_torque>
						  	  }


//			LL_GPIO_SetOutputPin(ENC1_CS_GPIO_PORT, LL_GPIO_PIN_10);

			F_Sensor_ADC_Store();
 800173e:	f001 f9b9 	bl	8002ab4 <F_Sensor_ADC_Store>
//		    BSbuffer[s_flag].marking_sw[Sub_cnt]=(int16_t) (LL_GPIO_IsInputPinSet(GPIOA,LL_GPIO_PIN_10));
//			BSbuffer[s_flag].marking_sw[Sub_cnt]=13;
			Mag_Enc1_Store();
 8001742:	f002 faff 	bl	8003d44 <Mag_Enc1_Store>
			Mag_Enc2_Store();
 8001746:	f002 fb43 	bl	8003dd0 <Mag_Enc2_Store>
			MPU_9D_store_IMU1_SPI1();
 800174a:	f001 fee1 	bl	8003510 <MPU_9D_store_IMU1_SPI1>
			MPU_9D_store_IMU2_SPI1(); // create similar for IMU2
 800174e:	f001 ff51 	bl	80035f4 <MPU_9D_store_IMU2_SPI1>

			MPU_9D_store_IMU3_SPI2(torque_calc,angle_now*100);
 8001752:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8001828 <LPTIM2_IRQHandler+0x174>
 8001756:	edd5 7a00 	vldr	s15, [r5]
 800175a:	6820      	ldr	r0, [r4, #0]
 800175c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001760:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001764:	ee17 1a90 	vmov	r1, s15
 8001768:	f002 f8b6 	bl	80038d8 <MPU_9D_store_IMU3_SPI2>
			MPU_9D_store_IMU4_SPI3(); // create similar for IMU5
 800176c:	f001 ffb6 	bl	80036dc <MPU_9D_store_IMU4_SPI3>
			MPU_9D_store_IMU5_SPI3();
 8001770:	f002 f838 	bl	80037e4 <MPU_9D_store_IMU5_SPI3>

			if (Sub_cnt == 5)
 8001774:	4b2d      	ldr	r3, [pc, #180]	; (800182c <LPTIM2_IRQHandler+0x178>)
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	2a05      	cmp	r2, #5
 800177a:	d118      	bne.n	80017ae <LPTIM2_IRQHandler+0xfa>
			{
				//BSbuffer[s_flag].Blank1 = (uint8_t) (LL_GPIO_IsInputPinSet(GPIOA,LL_GPIO_PIN_10));
				BSbuffer[s_flag].RTC_Time = (uint32_t)(RTC->TR & 0x007F7F7F);
 800177c:	4d2c      	ldr	r5, [pc, #176]	; (8001830 <LPTIM2_IRQHandler+0x17c>)
 800177e:	4c2d      	ldr	r4, [pc, #180]	; (8001834 <LPTIM2_IRQHandler+0x180>)
 8001780:	7828      	ldrb	r0, [r5, #0]
 8001782:	492d      	ldr	r1, [pc, #180]	; (8001838 <LPTIM2_IRQHandler+0x184>)
 8001784:	6822      	ldr	r2, [r4, #0]
 8001786:	eb01 3080 	add.w	r0, r1, r0, lsl #14
 800178a:	f002 327f 	and.w	r2, r2, #2139062143	; 0x7f7f7f7f
 800178e:	f643 76f8 	movw	r6, #16376	; 0x3ff8
 8001792:	f022 42fe 	bic.w	r2, r2, #2130706432	; 0x7f000000
 8001796:	5182      	str	r2, [r0, r6]
				BSbuffer[s_flag].RTC_Date= (uint32_t)(RTC->DR & 0x00FFFF3F);
 8001798:	7828      	ldrb	r0, [r5, #0]
 800179a:	6862      	ldr	r2, [r4, #4]
 800179c:	eb01 3180 	add.w	r1, r1, r0, lsl #14
 80017a0:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80017a4:	f643 70fc 	movw	r0, #16380	; 0x3ffc
 80017a8:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80017ac:	500a      	str	r2, [r1, r0]

			}

// Switching Buffer code starts here
			if(Sub_cnt==Highest_sensor_count)   // Total samples to be stored in a 16KB buffer
 80017ae:	681a      	ldr	r2, [r3, #0]
 80017b0:	2ab9      	cmp	r2, #185	; 0xb9
 80017b2:	d126      	bne.n	8001802 <LPTIM2_IRQHandler+0x14e>
			{
				Sub_cnt=0;           // Reset Counter of sensor element
 80017b4:	2100      	movs	r1, #0
 80017b6:	6019      	str	r1, [r3, #0]
				SD_write_Flag = 1;   // Flag set to write filled buffer content
 80017b8:	4b20      	ldr	r3, [pc, #128]	; (800183c <LPTIM2_IRQHandler+0x188>)
 80017ba:	4821      	ldr	r0, [pc, #132]	; (8001840 <LPTIM2_IRQHandler+0x18c>)
 80017bc:	2201      	movs	r2, #1
 80017be:	701a      	strb	r2, [r3, #0]
				// Changing Buffer
				if (s_flag==0)       // if current storgae_buffer was 0
 80017c0:	4b1b      	ldr	r3, [pc, #108]	; (8001830 <LPTIM2_IRQHandler+0x17c>)
 80017c2:	781c      	ldrb	r4, [r3, #0]
 80017c4:	f004 05ff 	and.w	r5, r4, #255	; 0xff
 80017c8:	b9c4      	cbnz	r4, 80017fc <LPTIM2_IRQHandler+0x148>
				{
					w_flag=0;            // write_buffer to be saved in SD card = 0
 80017ca:	7005      	strb	r5, [r0, #0]
					s_flag=1;            // current storgae_buffer is set 1
 80017cc:	701a      	strb	r2, [r3, #0]
  SET_BIT(LPTIMx->ICR, LPTIM_ICR_ARRMCF);
 80017ce:	4a0f      	ldr	r2, [pc, #60]	; (800180c <LPTIM2_IRQHandler+0x158>)
 80017d0:	6853      	ldr	r3, [r2, #4]
 80017d2:	f043 0302 	orr.w	r3, r3, #2
 80017d6:	6053      	str	r3, [r2, #4]
		}  // Data log at timer interrupt ends here

		LL_LPTIM_ClearFLAG_ARRM(LPTIM2); // Clear ARR interrupt flag
	}

}
 80017d8:	ecbd 8b02 	vpop	{d8}
 80017dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
						  		torque_calc= -(angle_eq-angle_now)*30;
 80017e0:	4a18      	ldr	r2, [pc, #96]	; (8001844 <LPTIM2_IRQHandler+0x190>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	bfac      	ite	ge
 80017e6:	6023      	strge	r3, [r4, #0]
 80017e8:	6022      	strlt	r2, [r4, #0]
 80017ea:	e7a3      	b.n	8001734 <LPTIM2_IRQHandler+0x80>
  WRITE_REG(GPIOx->BRR, PinMask);
 80017ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80017f0:	62b3      	str	r3, [r6, #40]	; 0x28
						  		RED_LED_ONLY();
 80017f2:	f7ff fe41 	bl	8001478 <RED_LED_ONLY>
						  		torque_calc=0;
 80017f6:	2100      	movs	r1, #0
 80017f8:	6021      	str	r1, [r4, #0]
 80017fa:	e79c      	b.n	8001736 <LPTIM2_IRQHandler+0x82>
					w_flag=1;           // write_buffer to be saved in SD card = 1
 80017fc:	7002      	strb	r2, [r0, #0]
					s_flag=0;           // current storgae_buffer is set 0
 80017fe:	7019      	strb	r1, [r3, #0]
 8001800:	e7e5      	b.n	80017ce <LPTIM2_IRQHandler+0x11a>
				Sub_cnt++;              // Increment Counter of sensor element
 8001802:	681a      	ldr	r2, [r3, #0]
 8001804:	3201      	adds	r2, #1
 8001806:	601a      	str	r2, [r3, #0]
 8001808:	e7e1      	b.n	80017ce <LPTIM2_IRQHandler+0x11a>
 800180a:	bf00      	nop
 800180c:	40009400 	.word	0x40009400
 8001810:	200086a1 	.word	0x200086a1
 8001814:	20000584 	.word	0x20000584
 8001818:	20000588 	.word	0x20000588
 800181c:	48000400 	.word	0x48000400
 8001820:	20000590 	.word	0x20000590
 8001824:	42480000 	.word	0x42480000
 8001828:	42c80000 	.word	0x42c80000
 800182c:	2000057c 	.word	0x2000057c
 8001830:	2000058c 	.word	0x2000058c
 8001834:	40002800 	.word	0x40002800
 8001838:	200005dc 	.word	0x200005dc
 800183c:	200086a8 	.word	0x200086a8
 8001840:	20000004 	.word	0x20000004
 8001844:	fffffe70 	.word	0xfffffe70
 8001848:	20000000 	.word	0x20000000

0800184c <EXTI9_5_IRQHandler>:
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
  return (READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine));
 800184c:	4b05      	ldr	r3, [pc, #20]	; (8001864 <EXTI9_5_IRQHandler+0x18>)
 800184e:	695a      	ldr	r2, [r3, #20]

void EXTI9_5_IRQHandler(void)       // Interrupt from USB connectivity PIN PA9
{
if(LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_9) != RESET)
 8001850:	0592      	lsls	r2, r2, #22
 8001852:	d505      	bpl.n	8001860 <EXTI9_5_IRQHandler+0x14>
{
USB_Present_=1;         // USB present
 8001854:	4a04      	ldr	r2, [pc, #16]	; (8001868 <EXTI9_5_IRQHandler+0x1c>)
 8001856:	2101      	movs	r1, #1
 8001858:	7011      	strb	r1, [r2, #0]
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR1, ExtiLine);
 800185a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800185e:	615a      	str	r2, [r3, #20]
 8001860:	4770      	bx	lr
 8001862:	bf00      	nop
 8001864:	40010400 	.word	0x40010400
 8001868:	20000580 	.word	0x20000580

0800186c <NVIC_SystemReset>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800186c:	f3bf 8f4f 	dsb	sy
__STATIC_INLINE void NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001870:	4905      	ldr	r1, [pc, #20]	; (8001888 <NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001872:	4b06      	ldr	r3, [pc, #24]	; (800188c <NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001874:	68ca      	ldr	r2, [r1, #12]
 8001876:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800187a:	4313      	orrs	r3, r2
 800187c:	60cb      	str	r3, [r1, #12]
 800187e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("nop");
 8001882:	bf00      	nop
 8001884:	e7fd      	b.n	8001882 <NVIC_SystemReset+0x16>
 8001886:	bf00      	nop
 8001888:	e000ed00 	.word	0xe000ed00
 800188c:	05fa0004 	.word	0x05fa0004

08001890 <LL_ADC_REG_StartConversion>:
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001890:	6883      	ldr	r3, [r0, #8]
 8001892:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001896:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800189a:	f043 0304 	orr.w	r3, r3, #4
 800189e:	6083      	str	r3, [r0, #8]
 80018a0:	4770      	bx	lr
	...

080018a4 <LL_AHB2_GRP1_EnableClock>:
  SET_BIT(RCC->AHB2ENR, Periphs);
 80018a4:	4b05      	ldr	r3, [pc, #20]	; (80018bc <LL_AHB2_GRP1_EnableClock+0x18>)
 80018a6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80018a8:	4302      	orrs	r2, r0
 80018aa:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80018ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
{
 80018ae:	b082      	sub	sp, #8
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80018b0:	4018      	ands	r0, r3
 80018b2:	9001      	str	r0, [sp, #4]
  (void)tmpreg;
 80018b4:	9b01      	ldr	r3, [sp, #4]
}
 80018b6:	b002      	add	sp, #8
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	40021000 	.word	0x40021000

080018c0 <LL_APB1_GRP1_EnableClock>:
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 80018c0:	4b05      	ldr	r3, [pc, #20]	; (80018d8 <LL_APB1_GRP1_EnableClock+0x18>)
 80018c2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80018c4:	4302      	orrs	r2, r0
 80018c6:	659a      	str	r2, [r3, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80018c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
{
 80018ca:	b082      	sub	sp, #8
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80018cc:	4018      	ands	r0, r3
 80018ce:	9001      	str	r0, [sp, #4]
  (void)tmpreg;
 80018d0:	9b01      	ldr	r3, [sp, #4]
}
 80018d2:	b002      	add	sp, #8
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop
 80018d8:	40021000 	.word	0x40021000

080018dc <LL_APB2_GRP1_EnableClock>:
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80018dc:	4b05      	ldr	r3, [pc, #20]	; (80018f4 <LL_APB2_GRP1_EnableClock+0x18>)
 80018de:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80018e0:	4302      	orrs	r2, r0
 80018e2:	661a      	str	r2, [r3, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80018e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
{
 80018e6:	b082      	sub	sp, #8
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80018e8:	4018      	ands	r0, r3
 80018ea:	9001      	str	r0, [sp, #4]
  (void)tmpreg;
 80018ec:	9b01      	ldr	r3, [sp, #4]
}
 80018ee:	b002      	add	sp, #8
 80018f0:	4770      	bx	lr
 80018f2:	bf00      	nop
 80018f4:	40021000 	.word	0x40021000

080018f8 <LL_GPIO_SetPinMode>:
{
 80018f8:	b530      	push	{r4, r5, lr}
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80018fa:	6803      	ldr	r3, [r0, #0]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018fc:	fa91 f4a1 	rbit	r4, r1
 8001900:	fab4 f484 	clz	r4, r4
 8001904:	fa91 f1a1 	rbit	r1, r1
 8001908:	2503      	movs	r5, #3
 800190a:	fab1 f181 	clz	r1, r1
 800190e:	0064      	lsls	r4, r4, #1
 8001910:	fa05 f404 	lsl.w	r4, r5, r4
 8001914:	0049      	lsls	r1, r1, #1
 8001916:	ea23 0304 	bic.w	r3, r3, r4
 800191a:	fa02 f101 	lsl.w	r1, r2, r1
 800191e:	4319      	orrs	r1, r3
 8001920:	6001      	str	r1, [r0, #0]
 8001922:	bd30      	pop	{r4, r5, pc}

08001924 <LL_ADC_REG_SetSequencerRanks>:
{
 8001924:	b530      	push	{r4, r5, lr}
 8001926:	f44f 7340 	mov.w	r3, #768	; 0x300
 800192a:	fa93 f3a3 	rbit	r3, r3
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 800192e:	fab3 f383 	clz	r3, r3
 8001932:	f401 7440 	and.w	r4, r1, #768	; 0x300
 8001936:	40dc      	lsrs	r4, r3
 8001938:	3030      	adds	r0, #48	; 0x30
  MODIFY_REG(*preg,
 800193a:	f001 011f 	and.w	r1, r1, #31
 800193e:	231f      	movs	r3, #31
 8001940:	fa03 f501 	lsl.w	r5, r3, r1
 8001944:	f850 3024 	ldr.w	r3, [r0, r4, lsl #2]
 8001948:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 800194c:	f1c1 011a 	rsb	r1, r1, #26
 8001950:	ea23 0305 	bic.w	r3, r3, r5
 8001954:	fa22 f101 	lsr.w	r1, r2, r1
 8001958:	4319      	orrs	r1, r3
 800195a:	f840 1024 	str.w	r1, [r0, r4, lsl #2]
 800195e:	bd30      	pop	{r4, r5, pc}

08001960 <LL_ADC_SetChannelSamplingTime>:
{
 8001960:	b570      	push	{r4, r5, r6, lr}
 8001962:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
 8001966:	fa96 f6a6 	rbit	r6, r6
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 800196a:	fab6 f386 	clz	r3, r6
 800196e:	f001 7600 	and.w	r6, r1, #33554432	; 0x2000000
 8001972:	40de      	lsrs	r6, r3
 8001974:	3014      	adds	r0, #20
  MODIFY_REG(*preg,
 8001976:	f001 71f8 	and.w	r1, r1, #32505856	; 0x1f00000
 800197a:	f04f 73f8 	mov.w	r3, #32505856	; 0x1f00000
 800197e:	fa93 f5a3 	rbit	r5, r3
 8001982:	fab5 f585 	clz	r5, r5
 8001986:	fa93 f3a3 	rbit	r3, r3
 800198a:	2407      	movs	r4, #7
 800198c:	fa21 f505 	lsr.w	r5, r1, r5
 8001990:	fa04 f505 	lsl.w	r5, r4, r5
 8001994:	fab3 f383 	clz	r3, r3
 8001998:	f850 4026 	ldr.w	r4, [r0, r6, lsl #2]
 800199c:	40d9      	lsrs	r1, r3
 800199e:	ea24 0405 	bic.w	r4, r4, r5
 80019a2:	fa02 f101 	lsl.w	r1, r2, r1
 80019a6:	4321      	orrs	r1, r4
 80019a8:	f840 1026 	str.w	r1, [r0, r6, lsl #2]
 80019ac:	bd70      	pop	{r4, r5, r6, pc}

080019ae <LL_GPIO_SetAFPin_0_7>:
{
 80019ae:	b530      	push	{r4, r5, lr}
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80019b0:	6a03      	ldr	r3, [r0, #32]
 80019b2:	fa91 f4a1 	rbit	r4, r1
 80019b6:	fab4 f484 	clz	r4, r4
 80019ba:	fa91 f1a1 	rbit	r1, r1
 80019be:	250f      	movs	r5, #15
 80019c0:	fab1 f181 	clz	r1, r1
 80019c4:	00a4      	lsls	r4, r4, #2
 80019c6:	fa05 f404 	lsl.w	r4, r5, r4
 80019ca:	0089      	lsls	r1, r1, #2
 80019cc:	ea23 0304 	bic.w	r3, r3, r4
 80019d0:	fa02 f101 	lsl.w	r1, r2, r1
 80019d4:	4319      	orrs	r1, r3
 80019d6:	6201      	str	r1, [r0, #32]
 80019d8:	bd30      	pop	{r4, r5, pc}

080019da <LL_GPIO_SetPinPull>:
{
 80019da:	b530      	push	{r4, r5, lr}
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80019dc:	68c3      	ldr	r3, [r0, #12]
 80019de:	fa91 f4a1 	rbit	r4, r1
 80019e2:	fab4 f484 	clz	r4, r4
 80019e6:	fa91 f1a1 	rbit	r1, r1
 80019ea:	2503      	movs	r5, #3
 80019ec:	fab1 f181 	clz	r1, r1
 80019f0:	0064      	lsls	r4, r4, #1
 80019f2:	fa05 f404 	lsl.w	r4, r5, r4
 80019f6:	0049      	lsls	r1, r1, #1
 80019f8:	ea23 0304 	bic.w	r3, r3, r4
 80019fc:	fa02 f101 	lsl.w	r1, r2, r1
 8001a00:	4319      	orrs	r1, r3
 8001a02:	60c1      	str	r1, [r0, #12]
 8001a04:	bd30      	pop	{r4, r5, pc}

08001a06 <LL_GPIO_SetPinSpeed.constprop.6>:
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
 8001a06:	b510      	push	{r4, lr}
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8001a08:	6882      	ldr	r2, [r0, #8]
 8001a0a:	fa91 f3a1 	rbit	r3, r1
 8001a0e:	fab3 f383 	clz	r3, r3
 8001a12:	fa91 f1a1 	rbit	r1, r1
 8001a16:	2403      	movs	r4, #3
 8001a18:	fab1 f181 	clz	r1, r1
 8001a1c:	005b      	lsls	r3, r3, #1
 8001a1e:	fa04 f303 	lsl.w	r3, r4, r3
 8001a22:	0049      	lsls	r1, r1, #1
 8001a24:	ea22 0303 	bic.w	r3, r2, r3
 8001a28:	fa04 f101 	lsl.w	r1, r4, r1
 8001a2c:	4319      	orrs	r1, r3
 8001a2e:	6081      	str	r1, [r0, #8]
 8001a30:	bd10      	pop	{r4, pc}
	...

08001a34 <LL_RTC_DATE_GetDay.constprop.8>:
  */
__STATIC_INLINE uint32_t LL_RTC_DATE_GetDay(RTC_TypeDef *RTCx)
{
  register uint32_t temp = 0U;

  temp = READ_BIT(RTCx->DR, (RTC_DR_DT | RTC_DR_DU));
 8001a34:	4b0a      	ldr	r3, [pc, #40]	; (8001a60 <LL_RTC_DATE_GetDay.constprop.8+0x2c>)
 8001a36:	2030      	movs	r0, #48	; 0x30
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	fa90 f0a0 	rbit	r0, r0
 8001a3e:	220f      	movs	r2, #15
  return (uint32_t)((((temp & RTC_DR_DT) >> RTC_POSITION_DR_DT) << 4U) | ((temp & RTC_DR_DU) >> RTC_POSITION_DR_DU));
 8001a40:	fab0 f080 	clz	r0, r0
 8001a44:	fa92 f2a2 	rbit	r2, r2
 8001a48:	f003 0130 	and.w	r1, r3, #48	; 0x30
 8001a4c:	fab2 f282 	clz	r2, r2
 8001a50:	f003 030f 	and.w	r3, r3, #15
 8001a54:	fa21 f000 	lsr.w	r0, r1, r0
 8001a58:	40d3      	lsrs	r3, r2
}
 8001a5a:	ea43 1000 	orr.w	r0, r3, r0, lsl #4
 8001a5e:	4770      	bx	lr
 8001a60:	40002800 	.word	0x40002800

08001a64 <LL_RTC_DATE_GetMonth.constprop.9>:
  temp = READ_BIT(RTCx->DR, (RTC_DR_MT | RTC_DR_MU));
 8001a64:	4b0b      	ldr	r3, [pc, #44]	; (8001a94 <LL_RTC_DATE_GetMonth.constprop.9+0x30>)
 8001a66:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	fa90 f0a0 	rbit	r0, r0
 8001a70:	f44f 6270 	mov.w	r2, #3840	; 0xf00
  return (uint32_t)((((temp & RTC_DR_MT) >> RTC_POSITION_DR_MT) << 4U) | ((temp & RTC_DR_MU) >> RTC_POSITION_DR_MU));
 8001a74:	fab0 f080 	clz	r0, r0
 8001a78:	fa92 f2a2 	rbit	r2, r2
 8001a7c:	f403 5180 	and.w	r1, r3, #4096	; 0x1000
 8001a80:	fab2 f282 	clz	r2, r2
 8001a84:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8001a88:	fa21 f000 	lsr.w	r0, r1, r0
 8001a8c:	40d3      	lsrs	r3, r2
}
 8001a8e:	ea43 1000 	orr.w	r0, r3, r0, lsl #4
 8001a92:	4770      	bx	lr
 8001a94:	40002800 	.word	0x40002800

08001a98 <LL_RTC_DATE_GetYear.constprop.10>:
  temp = READ_BIT(RTCx->DR, (RTC_DR_YT | RTC_DR_YU));
 8001a98:	4b0b      	ldr	r3, [pc, #44]	; (8001ac8 <LL_RTC_DATE_GetYear.constprop.10+0x30>)
 8001a9a:	f44f 0070 	mov.w	r0, #15728640	; 0xf00000
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	fa90 f0a0 	rbit	r0, r0
 8001aa4:	f44f 2270 	mov.w	r2, #983040	; 0xf0000
  return (uint32_t)((((temp & RTC_DR_YT) >> RTC_POSITION_DR_YT) << 4U) | ((temp & RTC_DR_YU) >> RTC_POSITION_DR_YU));
 8001aa8:	fab0 f080 	clz	r0, r0
 8001aac:	fa92 f2a2 	rbit	r2, r2
 8001ab0:	f403 0170 	and.w	r1, r3, #15728640	; 0xf00000
 8001ab4:	fab2 f282 	clz	r2, r2
 8001ab8:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001abc:	fa21 f000 	lsr.w	r0, r1, r0
 8001ac0:	40d3      	lsrs	r3, r2
}
 8001ac2:	ea43 1000 	orr.w	r0, r3, r0, lsl #4
 8001ac6:	4770      	bx	lr
 8001ac8:	40002800 	.word	0x40002800

08001acc <LL_RTC_TIME_GetSecond.constprop.11>:
  temp = READ_BIT(RTCx->TR, (RTC_TR_ST | RTC_TR_SU));
 8001acc:	4b0a      	ldr	r3, [pc, #40]	; (8001af8 <LL_RTC_TIME_GetSecond.constprop.11+0x2c>)
 8001ace:	2070      	movs	r0, #112	; 0x70
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	fa90 f0a0 	rbit	r0, r0
 8001ad6:	220f      	movs	r2, #15
  return (uint32_t)((((temp & RTC_TR_ST) >> RTC_POSITION_TR_ST) << 4U) | ((temp & RTC_TR_SU) >> RTC_POSITION_TR_SU));
 8001ad8:	fab0 f080 	clz	r0, r0
 8001adc:	fa92 f2a2 	rbit	r2, r2
 8001ae0:	f003 0170 	and.w	r1, r3, #112	; 0x70
 8001ae4:	fab2 f282 	clz	r2, r2
 8001ae8:	f003 030f 	and.w	r3, r3, #15
 8001aec:	fa21 f000 	lsr.w	r0, r1, r0
 8001af0:	40d3      	lsrs	r3, r2
}
 8001af2:	ea43 1000 	orr.w	r0, r3, r0, lsl #4
 8001af6:	4770      	bx	lr
 8001af8:	40002800 	.word	0x40002800

08001afc <LL_RTC_TIME_GetMinute.constprop.12>:
  temp = READ_BIT(RTCx->TR, (RTC_TR_MNT | RTC_TR_MNU));
 8001afc:	4b0b      	ldr	r3, [pc, #44]	; (8001b2c <LL_RTC_TIME_GetMinute.constprop.12+0x30>)
 8001afe:	f44f 40e0 	mov.w	r0, #28672	; 0x7000
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	fa90 f0a0 	rbit	r0, r0
 8001b08:	f44f 6270 	mov.w	r2, #3840	; 0xf00
  return (uint32_t)((((temp & RTC_TR_MNT) >> RTC_POSITION_TR_MT) << 4U) | ((temp & RTC_TR_MNU) >> RTC_POSITION_TR_MU));
 8001b0c:	fab0 f080 	clz	r0, r0
 8001b10:	fa92 f2a2 	rbit	r2, r2
 8001b14:	f403 41e0 	and.w	r1, r3, #28672	; 0x7000
 8001b18:	fab2 f282 	clz	r2, r2
 8001b1c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8001b20:	fa21 f000 	lsr.w	r0, r1, r0
 8001b24:	40d3      	lsrs	r3, r2
}
 8001b26:	ea43 1000 	orr.w	r0, r3, r0, lsl #4
 8001b2a:	4770      	bx	lr
 8001b2c:	40002800 	.word	0x40002800

08001b30 <LL_RTC_TIME_GetHour.constprop.13>:
  temp = READ_BIT(RTCx->TR, (RTC_TR_HT | RTC_TR_HU));
 8001b30:	4b0b      	ldr	r3, [pc, #44]	; (8001b60 <LL_RTC_TIME_GetHour.constprop.13+0x30>)
 8001b32:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	fa90 f0a0 	rbit	r0, r0
 8001b3c:	f44f 2270 	mov.w	r2, #983040	; 0xf0000
  return (uint32_t)((((temp & RTC_TR_HT) >> RTC_POSITION_TR_HT) << 4U) | ((temp & RTC_TR_HU) >> RTC_POSITION_TR_HU));
 8001b40:	fab0 f080 	clz	r0, r0
 8001b44:	fa92 f2a2 	rbit	r2, r2
 8001b48:	f403 1140 	and.w	r1, r3, #3145728	; 0x300000
 8001b4c:	fab2 f282 	clz	r2, r2
 8001b50:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001b54:	fa21 f000 	lsr.w	r0, r1, r0
 8001b58:	40d3      	lsrs	r3, r2
}
 8001b5a:	ea43 1000 	orr.w	r0, r3, r0, lsl #4
 8001b5e:	4770      	bx	lr
 8001b60:	40002800 	.word	0x40002800

08001b64 <Power_on_reset>:

}


void Power_on_reset(void)
{
 8001b64:	b508      	push	{r3, lr}
	  if (*Reset_Ram_Key_Address != Reset_Key_Value)
 8001b66:	4b04      	ldr	r3, [pc, #16]	; (8001b78 <Power_on_reset+0x14>)
 8001b68:	4a04      	ldr	r2, [pc, #16]	; (8001b7c <Power_on_reset+0x18>)
 8001b6a:	6819      	ldr	r1, [r3, #0]
 8001b6c:	4291      	cmp	r1, r2
 8001b6e:	d002      	beq.n	8001b76 <Power_on_reset+0x12>
	  {
	      *Reset_Ram_Key_Address = Reset_Key_Value;
 8001b70:	601a      	str	r2, [r3, #0]
		   NVIC_SystemReset();
 8001b72:	f7ff fe7b 	bl	800186c <NVIC_SystemReset>
 8001b76:	bd08      	pop	{r3, pc}
 8001b78:	20017ef0 	.word	0x20017ef0
 8001b7c:	deadbeef 	.word	0xdeadbeef

08001b80 <Configure_Interrupt>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b80:	4a0a      	ldr	r2, [pc, #40]	; (8001bac <Configure_Interrupt+0x2c>)
 8001b82:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b84:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001b88:	041b      	lsls	r3, r3, #16
 8001b8a:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
 8001b8c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8001b94:	60d3      	str	r3, [r2, #12]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b96:	4b06      	ldr	r3, [pc, #24]	; (8001bb0 <Configure_Interrupt+0x30>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	f883 2317 	strb.w	r2, [r3, #791]	; 0x317
 8001b9e:	2220      	movs	r2, #32
 8001ba0:	f883 2331 	strb.w	r2, [r3, #817]	; 0x331
 8001ba4:	2210      	movs	r2, #16
 8001ba6:	f883 2342 	strb.w	r2, [r3, #834]	; 0x342
 8001baa:	4770      	bx	lr
 8001bac:	e000ed00 	.word	0xe000ed00
 8001bb0:	e000e100 	.word	0xe000e100

08001bb4 <Shut_Down_USB>:
  * @rmtoll CR2          USV           LL_PWR_DisableVddUSB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableVddUSB(void)
{
  CLEAR_BIT(PWR->CR2, PWR_CR2_USV);
 8001bb4:	4a0a      	ldr	r2, [pc, #40]	; (8001be0 <Shut_Down_USB+0x2c>)
 8001bb6:	6853      	ldr	r3, [r2, #4]
		f_mount(0, "", 0); 		                //  unmount FATFS file (of running sensor storage file)
		FATFS_UnLinkDriver(SDPath);             //  unlink SD card driver (of running sensor storage file)
}

void Shut_Down_USB(void)
{
 8001bb8:	b510      	push	{r4, lr}
 8001bba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400

	LL_PWR_DisableVddUSB();                               // Disable VDDUSB supply for USB
	USB_Present_=0;                                      // reset the USB present flag to be set by EXTI interrupt

	USBD_Stop(&USBD_Device);                 // Stop the USB Device Core.
 8001bbe:	4c09      	ldr	r4, [pc, #36]	; (8001be4 <Shut_Down_USB+0x30>)
 8001bc0:	6053      	str	r3, [r2, #4]
	USB_Present_=0;                                      // reset the USB present flag to be set by EXTI interrupt
 8001bc2:	4b09      	ldr	r3, [pc, #36]	; (8001be8 <Shut_Down_USB+0x34>)
 8001bc4:	2200      	movs	r2, #0
	USBD_Stop(&USBD_Device);                 // Stop the USB Device Core.
 8001bc6:	4620      	mov	r0, r4
	USB_Present_=0;                                      // reset the USB present flag to be set by EXTI interrupt
 8001bc8:	701a      	strb	r2, [r3, #0]
	USBD_Stop(&USBD_Device);                 // Stop the USB Device Core.
 8001bca:	f007 fb88 	bl	80092de <USBD_Stop>
	USBD_DeInit(&USBD_Device);               // De-Initialize the device library
 8001bce:	4620      	mov	r0, r4
 8001bd0:	f007 fb67 	bl	80092a2 <USBD_DeInit>
	__HAL_RCC_USB_OTG_FS_CLK_DISABLE();      // Disable USB Clock
 8001bd4:	4a05      	ldr	r2, [pc, #20]	; (8001bec <Shut_Down_USB+0x38>)
 8001bd6:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8001bd8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001bdc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bde:	bd10      	pop	{r4, pc}
 8001be0:	40007000 	.word	0x40007000
 8001be4:	200086b8 	.word	0x200086b8
 8001be8:	20000580 	.word	0x20000580
 8001bec:	40021000 	.word	0x40021000

08001bf0 <USB_Clock_Ready>:
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8001bf0:	4b0a      	ldr	r3, [pc, #40]	; (8001c1c <USB_Clock_Ready+0x2c>)
 8001bf2:	685a      	ldr	r2, [r3, #4]
 8001bf4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
	FATFS_UnLinkDriver(SDPath);             //  unlink SD card driver (of running sensor storage file)
}


void USB_Clock_Ready(void)
{
 8001bf8:	b082      	sub	sp, #8
 8001bfa:	605a      	str	r2, [r3, #4]
  * @rmtoll CR2          USV           LL_PWR_IsEnabledVddUSB
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledVddUSB(void)
{
  return (READ_BIT(PWR->CR2, PWR_CR2_USV) == (PWR_CR2_USV));
 8001bfc:	685a      	ldr	r2, [r3, #4]
	LL_PWR_EnableVddUSB();                                  // Enable VDDUSB supply for USB
		while(!LL_PWR_IsEnabledVddUSB());                       // Wait for VDDUSB supply to activate
 8001bfe:	0552      	lsls	r2, r2, #21
 8001c00:	d5fc      	bpl.n	8001bfc <USB_Clock_Ready+0xc>
		__HAL_RCC_USB_OTG_FS_CLK_ENABLE();     // Enable USB Clock
 8001c02:	4b07      	ldr	r3, [pc, #28]	; (8001c20 <USB_Clock_Ready+0x30>)
 8001c04:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c06:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001c0a:	64da      	str	r2, [r3, #76]	; 0x4c
 8001c0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c0e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c12:	9301      	str	r3, [sp, #4]
 8001c14:	9b01      	ldr	r3, [sp, #4]
}
 8001c16:	b002      	add	sp, #8
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	40007000 	.word	0x40007000
 8001c20:	40021000 	.word	0x40021000

08001c24 <DFU_Bypass>:
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8001c24:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
void DFU_Bypass(void)
{

	uint32_t i=0;

    check=LL_GPIO_IsInputPinSet(GPIOA,USB_CONNECTIVITY);
 8001c28:	4810      	ldr	r0, [pc, #64]	; (8001c6c <DFU_Bypass+0x48>)
 8001c2a:	691a      	ldr	r2, [r3, #16]
 8001c2c:	f402 7100 	and.w	r1, r2, #512	; 0x200
 8001c30:	f3c2 2240 	ubfx	r2, r2, #9, #1
{
 8001c34:	b570      	push	{r4, r5, r6, lr}
    check=LL_GPIO_IsInputPinSet(GPIOA,USB_CONNECTIVITY);
 8001c36:	6002      	str	r2, [r0, #0]
 8001c38:	691a      	ldr	r2, [r3, #16]
   // if(check == 1)
    //	 CYAN_LED_ONLY();
    while(LL_GPIO_IsInputPinSet(GPIOA,USB_CONNECTIVITY));  // Wait until USB cable disconnect from Charger
 8001c3a:	0592      	lsls	r2, r2, #22
 8001c3c:	d4fc      	bmi.n	8001c38 <DFU_Bypass+0x14>
	  if (*LP_Ram_Key_Address != Reset_Key_Value)
 8001c3e:	4b0c      	ldr	r3, [pc, #48]	; (8001c70 <DFU_Bypass+0x4c>)
 8001c40:	4c0c      	ldr	r4, [pc, #48]	; (8001c74 <DFU_Bypass+0x50>)
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	42a2      	cmp	r2, r4
 8001c46:	d010      	beq.n	8001c6a <DFU_Bypass+0x46>
	  {
	      *LP_Ram_Key_Address = Reset_Key_Value;
 8001c48:	601c      	str	r4, [r3, #0]
    if(check == 1)
 8001c4a:	b171      	cbz	r1, 8001c6a <DFU_Bypass+0x46>
 8001c4c:	2505      	movs	r5, #5
 8001c4e:	f04f 4690 	mov.w	r6, #1207959552	; 0x48000000
    {
	  /* Toggle IO in during 2s (10*200ms) */
	  for(i =0; i<5; i++)
	  {
	 //   LL_GPIO_TogglePin(GPIOA, GPIO_PIN_3);
	    LL_mDelay(200);
 8001c52:	20c8      	movs	r0, #200	; 0xc8
 8001c54:	f006 fe84 	bl	8008960 <LL_mDelay>
 8001c58:	6933      	ldr	r3, [r6, #16]
	    if (LL_GPIO_IsInputPinSet(GPIOA,USB_CONNECTIVITY))
 8001c5a:	059b      	lsls	r3, r3, #22
 8001c5c:	d503      	bpl.n	8001c66 <DFU_Bypass+0x42>
	    {
	    	 *Bootloader_Ram_Key_Address = Bootloader_Key_Value; // Write a key to a RAM location to check at next reset
 8001c5e:	4b06      	ldr	r3, [pc, #24]	; (8001c78 <DFU_Bypass+0x54>)
 8001c60:	601c      	str	r4, [r3, #0]
	    	  NVIC_SystemReset();        // System reset
 8001c62:	f7ff fe03 	bl	800186c <NVIC_SystemReset>
	  for(i =0; i<5; i++)
 8001c66:	3d01      	subs	r5, #1
 8001c68:	d1f3      	bne.n	8001c52 <DFU_Bypass+0x2e>
 8001c6a:	bd70      	pop	{r4, r5, r6, pc}
 8001c6c:	20008a38 	.word	0x20008a38
 8001c70:	20017cf0 	.word	0x20017cf0
 8001c74:	deadbeef 	.word	0xdeadbeef
 8001c78:	20017ff0 	.word	0x20017ff0

08001c7c <Prepare_Goto_Dormant_Mode>:
  CLEAR_BIT(LPTIMx->IER, LPTIM_IER_ARRMIE);
 8001c7c:	4a03      	ldr	r2, [pc, #12]	; (8001c8c <Prepare_Goto_Dormant_Mode+0x10>)
 8001c7e:	6893      	ldr	r3, [r2, #8]
 8001c80:	f023 0302 	bic.w	r3, r3, #2
 8001c84:	6093      	str	r3, [r2, #8]


void Prepare_Goto_Dormant_Mode(void)
{
	LL_LPTIM_DisableIT_ARRM(LPTIM2);                           // Disable auto reload match interrupt of LPTIM2
	SD_POWER_OFF();               // Power off SD CARD
 8001c86:	f7ff bc2a 	b.w	80014de <SD_POWER_OFF>
 8001c8a:	bf00      	nop
 8001c8c:	40009400 	.word	0x40009400

08001c90 <Reset_Variables_for_LowBattery>:
}

void Reset_Variables_for_LowBattery(void)          // Reset all variables needed to Sensor logging in Double Buffer System
{

	SD_write_Flag = 0;
 8001c90:	4b01      	ldr	r3, [pc, #4]	; (8001c98 <Reset_Variables_for_LowBattery+0x8>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	701a      	strb	r2, [r3, #0]
 8001c96:	4770      	bx	lr
 8001c98:	200086a8 	.word	0x200086a8

08001c9c <GetNextIndex>:

}


int GetNextIndex(char *path)  // Read SD card content to save next value in auto increment format
{
 8001c9c:	b530      	push	{r4, r5, lr}
 8001c9e:	f5ad 7d11 	sub.w	sp, sp, #580	; 0x244
DIR dir;
FILINFO fno;
int i, index = -1;

if (f_opendir(&dir, path) == FR_OK)
 8001ca2:	4601      	mov	r1, r0
 8001ca4:	a808      	add	r0, sp, #32
 8001ca6:	f009 f984 	bl	800afb2 <f_opendir>
 8001caa:	f04f 34ff 	mov.w	r4, #4294967295
 8001cae:	b9e0      	cbnz	r0, 8001cea <GetNextIndex+0x4e>
while(1)
{
  if ((f_readdir(&dir,  &fno) !=  FR_OK) || (fno.fname[0] == 0))
    break;

  if ((strstr(fno.fname, ".BIN") != NULL) && (sscanf(fno.fname, "%d", &i) == 1))   // Searcing for .BIN file and determining highest index
 8001cb0:	4d10      	ldr	r5, [pc, #64]	; (8001cf4 <GetNextIndex+0x58>)
  if ((f_readdir(&dir,  &fno) !=  FR_OK) || (fno.fname[0] == 0))
 8001cb2:	a902      	add	r1, sp, #8
 8001cb4:	a808      	add	r0, sp, #32
 8001cb6:	f009 f9ca 	bl	800b04e <f_readdir>
 8001cba:	b9b0      	cbnz	r0, 8001cea <GetNextIndex+0x4e>
 8001cbc:	f89d 3011 	ldrb.w	r3, [sp, #17]
 8001cc0:	b19b      	cbz	r3, 8001cea <GetNextIndex+0x4e>
  if ((strstr(fno.fname, ".BIN") != NULL) && (sscanf(fno.fname, "%d", &i) == 1))   // Searcing for .BIN file and determining highest index
 8001cc2:	4629      	mov	r1, r5
 8001cc4:	f10d 0011 	add.w	r0, sp, #17
 8001cc8:	f009 fc04 	bl	800b4d4 <strstr>
 8001ccc:	2800      	cmp	r0, #0
 8001cce:	d0f0      	beq.n	8001cb2 <GetNextIndex+0x16>
 8001cd0:	aa01      	add	r2, sp, #4
 8001cd2:	4909      	ldr	r1, [pc, #36]	; (8001cf8 <GetNextIndex+0x5c>)
 8001cd4:	f10d 0011 	add.w	r0, sp, #17
 8001cd8:	f009 fbc8 	bl	800b46c <siscanf>
 8001cdc:	2801      	cmp	r0, #1
 8001cde:	d1e8      	bne.n	8001cb2 <GetNextIndex+0x16>
 8001ce0:	9b01      	ldr	r3, [sp, #4]
 8001ce2:	429c      	cmp	r4, r3
 8001ce4:	bfb8      	it	lt
 8001ce6:	461c      	movlt	r4, r3
 8001ce8:	e7e3      	b.n	8001cb2 <GetNextIndex+0x16>
    if (i > index) index = i;
}
}
return(index+1);
}
 8001cea:	1c60      	adds	r0, r4, #1
 8001cec:	f50d 7d11 	add.w	sp, sp, #580	; 0x244
 8001cf0:	bd30      	pop	{r4, r5, pc}
 8001cf2:	bf00      	nop
 8001cf4:	0800c564 	.word	0x0800c564
 8001cf8:	0800c55d 	.word	0x0800c55d

08001cfc <Try_FATFS_Mount>:
	return 0;
}

void Try_FATFS_Mount(void)
{
	  if (Fat_mnt_fail == 1)
 8001cfc:	4b10      	ldr	r3, [pc, #64]	; (8001d40 <Try_FATFS_Mount+0x44>)
{
 8001cfe:	b510      	push	{r4, lr}
	  if (Fat_mnt_fail == 1)
 8001d00:	681c      	ldr	r4, [r3, #0]
 8001d02:	2c01      	cmp	r4, #1
 8001d04:	d11a      	bne.n	8001d3c <Try_FATFS_Mount+0x40>
	  {
		  Fat_mnt_fail=0;
 8001d06:	2200      	movs	r2, #0
 8001d08:	601a      	str	r2, [r3, #0]
		  SD_POWER_OFF();
 8001d0a:	f7ff fbe8 	bl	80014de <SD_POWER_OFF>
		  delay_us(10000); // wait 10 msec
 8001d0e:	f242 7010 	movw	r0, #10000	; 0x2710
 8001d12:	f002 f9db 	bl	80040cc <delay_us>
		  SD_POWER_ON();
 8001d16:	f7ff fbe1 	bl	80014dc <SD_POWER_ON>
		  delay_us(1000000); // wait 1 sec
 8001d1a:	480a      	ldr	r0, [pc, #40]	; (8001d44 <Try_FATFS_Mount+0x48>)
 8001d1c:	f002 f9d6 	bl	80040cc <delay_us>
		  //Retry FATFS link

		  if(FATFS_LinkDriver(&SD_Driver, SDPath) == 0)    // Link SD Driver
 8001d20:	4909      	ldr	r1, [pc, #36]	; (8001d48 <Try_FATFS_Mount+0x4c>)
 8001d22:	480a      	ldr	r0, [pc, #40]	; (8001d4c <Try_FATFS_Mount+0x50>)
 8001d24:	f009 fa5a 	bl	800b1dc <FATFS_LinkDriver>
 8001d28:	b928      	cbnz	r0, 8001d36 <Try_FATFS_Mount+0x3a>
		 		{
		 			 if(f_mount(&SDFatFs, (TCHAR const*)SDPath, 1) != FR_OK)  // Register the file system object to the FatFs module
 8001d2a:	4622      	mov	r2, r4
 8001d2c:	4906      	ldr	r1, [pc, #24]	; (8001d48 <Try_FATFS_Mount+0x4c>)
 8001d2e:	4808      	ldr	r0, [pc, #32]	; (8001d50 <Try_FATFS_Mount+0x54>)
 8001d30:	f008 fd82 	bl	800a838 <f_mount>
 8001d34:	b110      	cbz	r0, 8001d3c <Try_FATFS_Mount+0x40>
		 			 {
		 				Skip_FATFS=1;
 8001d36:	4b07      	ldr	r3, [pc, #28]	; (8001d54 <Try_FATFS_Mount+0x58>)
 8001d38:	2201      	movs	r2, #1
 8001d3a:	701a      	strb	r2, [r3, #0]
 8001d3c:	bd10      	pop	{r4, pc}
 8001d3e:	bf00      	nop
 8001d40:	20008950 	.word	0x20008950
 8001d44:	000f4240 	.word	0x000f4240
 8001d48:	20008a45 	.word	0x20008a45
 8001d4c:	0800c7cc 	.word	0x0800c7cc
 8001d50:	20008a54 	.word	0x20008a54
 8001d54:	20008ca9 	.word	0x20008ca9

08001d58 <file_reopen_sync>:
	  }

}

void file_reopen_sync(void)
{
 8001d58:	b508      	push	{r3, lr}
	f_close(&MyFile);
 8001d5a:	4807      	ldr	r0, [pc, #28]	; (8001d78 <file_reopen_sync+0x20>)
 8001d5c:	f008 ffc9 	bl	800acf2 <f_close>
	f_open(&MyFile, FILE_NAME_STRING, FA_OPEN_ALWAYS | FA_WRITE);
 8001d60:	2212      	movs	r2, #18
 8001d62:	4906      	ldr	r1, [pc, #24]	; (8001d7c <file_reopen_sync+0x24>)
 8001d64:	4804      	ldr	r0, [pc, #16]	; (8001d78 <file_reopen_sync+0x20>)
 8001d66:	f008 fd9d 	bl	800a8a4 <f_open>
	if(res != FR_OK)
 8001d6a:	4b05      	ldr	r3, [pc, #20]	; (8001d80 <file_reopen_sync+0x28>)
 8001d6c:	781b      	ldrb	r3, [r3, #0]
 8001d6e:	b113      	cbz	r3, 8001d76 <file_reopen_sync+0x1e>
						{
							Fat_sync_read_fail=1;
 8001d70:	4b04      	ldr	r3, [pc, #16]	; (8001d84 <file_reopen_sync+0x2c>)
 8001d72:	2201      	movs	r2, #1
 8001d74:	601a      	str	r2, [r3, #0]
 8001d76:	bd08      	pop	{r3, pc}
 8001d78:	20008cb4 	.word	0x20008cb4
 8001d7c:	20008998 	.word	0x20008998
 8001d80:	20008f36 	.word	0x20008f36
 8001d84:	20008958 	.word	0x20008958

08001d88 <file_reopen>:
						}
}

void file_reopen(void)
{
 8001d88:	b508      	push	{r3, lr}
	f_close(&MyFile);
 8001d8a:	4807      	ldr	r0, [pc, #28]	; (8001da8 <file_reopen+0x20>)
 8001d8c:	f008 ffb1 	bl	800acf2 <f_close>
	f_open(&MyFile, FILE_NAME_STRING, FA_OPEN_ALWAYS | FA_WRITE);
 8001d90:	2212      	movs	r2, #18
 8001d92:	4906      	ldr	r1, [pc, #24]	; (8001dac <file_reopen+0x24>)
 8001d94:	4804      	ldr	r0, [pc, #16]	; (8001da8 <file_reopen+0x20>)
 8001d96:	f008 fd85 	bl	800a8a4 <f_open>
	if(res != FR_OK)
 8001d9a:	4b05      	ldr	r3, [pc, #20]	; (8001db0 <file_reopen+0x28>)
 8001d9c:	781b      	ldrb	r3, [r3, #0]
 8001d9e:	b113      	cbz	r3, 8001da6 <file_reopen+0x1e>
						{
							Fat_write_read_fail=1;
 8001da0:	4b04      	ldr	r3, [pc, #16]	; (8001db4 <file_reopen+0x2c>)
 8001da2:	2201      	movs	r2, #1
 8001da4:	601a      	str	r2, [r3, #0]
 8001da6:	bd08      	pop	{r3, pc}
 8001da8:	20008cb4 	.word	0x20008cb4
 8001dac:	20008998 	.word	0x20008998
 8001db0:	20008f36 	.word	0x20008f36
 8001db4:	20008954 	.word	0x20008954

08001db8 <file_mnt_reopen>:
						}
}

void file_mnt_reopen(void)
{
 8001db8:	b508      	push	{r3, lr}
	  if(FATFS_LinkDriver(&SD_Driver, SDPath) == 0)    // Link SD Driver
 8001dba:	490c      	ldr	r1, [pc, #48]	; (8001dec <file_mnt_reopen+0x34>)
 8001dbc:	480c      	ldr	r0, [pc, #48]	; (8001df0 <file_mnt_reopen+0x38>)
 8001dbe:	f009 fa0d 	bl	800b1dc <FATFS_LinkDriver>
 8001dc2:	b928      	cbnz	r0, 8001dd0 <file_mnt_reopen+0x18>
		{
			 if(f_mount(&SDFatFs, (TCHAR const*)SDPath, 1) != FR_OK)  // Register the file system object to the FatFs module
 8001dc4:	2201      	movs	r2, #1
 8001dc6:	4909      	ldr	r1, [pc, #36]	; (8001dec <file_mnt_reopen+0x34>)
 8001dc8:	480a      	ldr	r0, [pc, #40]	; (8001df4 <file_mnt_reopen+0x3c>)
 8001dca:	f008 fd35 	bl	800a838 <f_mount>
 8001dce:	b118      	cbz	r0, 8001dd8 <file_mnt_reopen+0x20>
			 {
				 Fat_read_mnt_fail=1;
 8001dd0:	4b09      	ldr	r3, [pc, #36]	; (8001df8 <file_mnt_reopen+0x40>)
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	601a      	str	r2, [r3, #0]
 8001dd6:	bd08      	pop	{r3, pc}
			 }
			 else  // Good to Go
			 {
				 res= f_open(&MyFile, FILE_NAME_STRING, FA_OPEN_ALWAYS | FA_WRITE);
 8001dd8:	2212      	movs	r2, #18
 8001dda:	4908      	ldr	r1, [pc, #32]	; (8001dfc <file_mnt_reopen+0x44>)
 8001ddc:	4808      	ldr	r0, [pc, #32]	; (8001e00 <file_mnt_reopen+0x48>)
 8001dde:	f008 fd61 	bl	800a8a4 <f_open>
 8001de2:	4b08      	ldr	r3, [pc, #32]	; (8001e04 <file_mnt_reopen+0x4c>)
 8001de4:	7018      	strb	r0, [r3, #0]
					if(res != FR_OK)
 8001de6:	2800      	cmp	r0, #0
 8001de8:	d1f2      	bne.n	8001dd0 <file_mnt_reopen+0x18>
 8001dea:	bd08      	pop	{r3, pc}
 8001dec:	20008a45 	.word	0x20008a45
 8001df0:	0800c7cc 	.word	0x0800c7cc
 8001df4:	20008a54 	.word	0x20008a54
 8001df8:	200089fc 	.word	0x200089fc
 8001dfc:	20008998 	.word	0x20008998
 8001e00:	20008cb4 	.word	0x20008cb4
 8001e04:	20008f36 	.word	0x20008f36

08001e08 <FATFS_Logstart_Delete>:
		 delay_us(100);
			 }
}

void FATFS_Logstart_Delete(void)
{
 8001e08:	b508      	push	{r3, lr}

  if(FATFS_LinkDriver(&SD_Driver, SDPath) == 0)    // Link SD Driver
 8001e0a:	490d      	ldr	r1, [pc, #52]	; (8001e40 <FATFS_Logstart_Delete+0x38>)
 8001e0c:	480d      	ldr	r0, [pc, #52]	; (8001e44 <FATFS_Logstart_Delete+0x3c>)
 8001e0e:	f009 f9e5 	bl	800b1dc <FATFS_LinkDriver>
 8001e12:	b958      	cbnz	r0, 8001e2c <FATFS_Logstart_Delete+0x24>
	{
		 if(f_mount(&SDFatFs, (TCHAR const*)SDPath, 1) != FR_OK)  // Register the file system object to the FatFs module
 8001e14:	2201      	movs	r2, #1
 8001e16:	490a      	ldr	r1, [pc, #40]	; (8001e40 <FATFS_Logstart_Delete+0x38>)
 8001e18:	480b      	ldr	r0, [pc, #44]	; (8001e48 <FATFS_Logstart_Delete+0x40>)
 8001e1a:	f008 fd0d 	bl	800a838 <f_mount>
 8001e1e:	b910      	cbnz	r0, 8001e26 <FATFS_Logstart_Delete+0x1e>
	//		 RED_LED_ON();
		 }

    	 else
			 {
			  if (f_unlink ("LogStart.txt") == FR_OK) {    // If LogStart.txt file present, delete the file
 8001e20:	480a      	ldr	r0, [pc, #40]	; (8001e4c <FATFS_Logstart_Delete+0x44>)
 8001e22:	f009 f93f 	bl	800b0a4 <f_unlink>
					  }
			 }
		 delay_us(100);
 8001e26:	2064      	movs	r0, #100	; 0x64
 8001e28:	f002 f950 	bl	80040cc <delay_us>
			 }
	f_mount(0, "", 0); 		     //  unmount FATFS file if necessary
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	4908      	ldr	r1, [pc, #32]	; (8001e50 <FATFS_Logstart_Delete+0x48>)
 8001e30:	4610      	mov	r0, r2
 8001e32:	f008 fd01 	bl	800a838 <f_mount>
	FATFS_UnLinkDriver(SDPath);  //  unlink SD card driver if necessary
 8001e36:	4802      	ldr	r0, [pc, #8]	; (8001e40 <FATFS_Logstart_Delete+0x38>)
}
 8001e38:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	FATFS_UnLinkDriver(SDPath);  //  unlink SD card driver if necessary
 8001e3c:	f009 b9ea 	b.w	800b214 <FATFS_UnLinkDriver>
 8001e40:	20008a45 	.word	0x20008a45
 8001e44:	0800c7cc 	.word	0x0800c7cc
 8001e48:	20008a54 	.word	0x20008a54
 8001e4c:	0800c550 	.word	0x0800c550
 8001e50:	0800c6f7 	.word	0x0800c6f7

08001e54 <FATFS_Logstart_Ready>:

void FATFS_Logstart_Ready(void)
{
 8001e54:	b508      	push	{r3, lr}

  if(FATFS_LinkDriver(&SD_Driver, SDPath) == 0)    // Link SD Driver
 8001e56:	4910      	ldr	r1, [pc, #64]	; (8001e98 <FATFS_Logstart_Ready+0x44>)
 8001e58:	4810      	ldr	r0, [pc, #64]	; (8001e9c <FATFS_Logstart_Ready+0x48>)
 8001e5a:	f009 f9bf 	bl	800b1dc <FATFS_LinkDriver>
 8001e5e:	b988      	cbnz	r0, 8001e84 <FATFS_Logstart_Ready+0x30>
	{
		 if(f_mount(&SDFatFs, (TCHAR const*)SDPath, 1) != FR_OK)  // Register the file system object to the FatFs module
 8001e60:	2201      	movs	r2, #1
 8001e62:	490d      	ldr	r1, [pc, #52]	; (8001e98 <FATFS_Logstart_Ready+0x44>)
 8001e64:	480e      	ldr	r0, [pc, #56]	; (8001ea0 <FATFS_Logstart_Ready+0x4c>)
 8001e66:	f008 fce7 	bl	800a838 <f_mount>
 8001e6a:	b940      	cbnz	r0, 8001e7e <FATFS_Logstart_Ready+0x2a>

		 }

    	 else
			 {
			 if(f_open(&MyFile, "LogStart.txt", FA_OPEN_ALWAYS | FA_WRITE) != FR_OK) // Create and Open a new text file object with write access
 8001e6c:	2212      	movs	r2, #18
 8001e6e:	490d      	ldr	r1, [pc, #52]	; (8001ea4 <FATFS_Logstart_Ready+0x50>)
 8001e70:	480d      	ldr	r0, [pc, #52]	; (8001ea8 <FATFS_Logstart_Ready+0x54>)
 8001e72:	f008 fd17 	bl	800a8a4 <f_open>
 8001e76:	b910      	cbnz	r0, 8001e7e <FATFS_Logstart_Ready+0x2a>

				 }
				 else
				 {

					f_close(&MyFile);
 8001e78:	480b      	ldr	r0, [pc, #44]	; (8001ea8 <FATFS_Logstart_Ready+0x54>)
 8001e7a:	f008 ff3a 	bl	800acf2 <f_close>
				 }
			 }
		 delay_us(100);
 8001e7e:	2064      	movs	r0, #100	; 0x64
 8001e80:	f002 f924 	bl	80040cc <delay_us>
			 }
	f_mount(0, "", 0); 		     //  unmount FATFS file if necessary
 8001e84:	2200      	movs	r2, #0
 8001e86:	4909      	ldr	r1, [pc, #36]	; (8001eac <FATFS_Logstart_Ready+0x58>)
 8001e88:	4610      	mov	r0, r2
 8001e8a:	f008 fcd5 	bl	800a838 <f_mount>
	FATFS_UnLinkDriver(SDPath);  //  unlink SD card driver if necessary
 8001e8e:	4802      	ldr	r0, [pc, #8]	; (8001e98 <FATFS_Logstart_Ready+0x44>)
}
 8001e90:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	FATFS_UnLinkDriver(SDPath);  //  unlink SD card driver if necessary
 8001e94:	f009 b9be 	b.w	800b214 <FATFS_UnLinkDriver>
 8001e98:	20008a45 	.word	0x20008a45
 8001e9c:	0800c7cc 	.word	0x0800c7cc
 8001ea0:	20008a54 	.word	0x20008a54
 8001ea4:	0800c550 	.word	0x0800c550
 8001ea8:	20008cb4 	.word	0x20008cb4
 8001eac:	0800c6f7 	.word	0x0800c6f7

08001eb0 <USB_MSC_Init_Start>:
	 }
#endif
}

void USB_MSC_Init_Start(void)                                 // Initialize USB MSC mode
{
 8001eb0:	b510      	push	{r4, lr}
	USBD_Init(&USBD_Device, &MSC_Desc, 0);                   // USB MSC initialization
 8001eb2:	4c0b      	ldr	r4, [pc, #44]	; (8001ee0 <USB_MSC_Init_Start+0x30>)
 8001eb4:	490b      	ldr	r1, [pc, #44]	; (8001ee4 <USB_MSC_Init_Start+0x34>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	4620      	mov	r0, r4
 8001eba:	f007 f9d6 	bl	800926a <USBD_Init>
	USBD_RegisterClass(&USBD_Device, USBD_MSC_CLASS);        // USB class registration
 8001ebe:	490a      	ldr	r1, [pc, #40]	; (8001ee8 <USB_MSC_Init_Start+0x38>)
 8001ec0:	4620      	mov	r0, r4
 8001ec2:	f007 fa00 	bl	80092c6 <USBD_RegisterClass>
	USBD_MSC_RegisterStorage(&USBD_Device, &USBD_DISK_fops); // Storage call backs
 8001ec6:	4909      	ldr	r1, [pc, #36]	; (8001eec <USB_MSC_Init_Start+0x3c>)
 8001ec8:	4620      	mov	r0, r4
 8001eca:	f006 fe26 	bl	8008b1a <USBD_MSC_RegisterStorage>
	USBD_Start(&USBD_Device);                                // Start USB MSC
 8001ece:	4620      	mov	r0, r4
 8001ed0:	f007 fa00 	bl	80092d4 <USBD_Start>

	delay_us(1000000);
 8001ed4:	4806      	ldr	r0, [pc, #24]	; (8001ef0 <USB_MSC_Init_Start+0x40>)


}
 8001ed6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	delay_us(1000000);
 8001eda:	f002 b8f7 	b.w	80040cc <delay_us>
 8001ede:	bf00      	nop
 8001ee0:	200086b8 	.word	0x200086b8
 8001ee4:	2000000c 	.word	0x2000000c
 8001ee8:	200001f8 	.word	0x200001f8
 8001eec:	200001d8 	.word	0x200001d8
 8001ef0:	000f4240 	.word	0x000f4240

08001ef4 <USB_VCP_Init_Start>:

void USB_VCP_Init_Start(void)
{
 8001ef4:	b510      	push	{r4, lr}
	   USBD_Init(&USBD_Device, &VCP_Desc, 0);                   // USB VCP initialization
 8001ef6:	4c0b      	ldr	r4, [pc, #44]	; (8001f24 <USB_VCP_Init_Start+0x30>)
 8001ef8:	490b      	ldr	r1, [pc, #44]	; (8001f28 <USB_VCP_Init_Start+0x34>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	4620      	mov	r0, r4
 8001efe:	f007 f9b4 	bl	800926a <USBD_Init>
	   USBD_RegisterClass(&USBD_Device, USBD_CDC_CLASS);        // USB class registration
 8001f02:	490a      	ldr	r1, [pc, #40]	; (8001f2c <USB_VCP_Init_Start+0x38>)
 8001f04:	4620      	mov	r0, r4
 8001f06:	f007 f9de 	bl	80092c6 <USBD_RegisterClass>
	   USBD_CDC_RegisterInterface(&USBD_Device, &USBD_CDC_fops); // VCP CDC call backs
 8001f0a:	4909      	ldr	r1, [pc, #36]	; (8001f30 <USB_VCP_Init_Start+0x3c>)
 8001f0c:	4620      	mov	r0, r4
 8001f0e:	f002 fe4b 	bl	8004ba8 <USBD_CDC_RegisterInterface>
	   USBD_Start(&USBD_Device);                                 // Start USB VCP
 8001f12:	4620      	mov	r0, r4
 8001f14:	f007 f9de 	bl	80092d4 <USBD_Start>
	   delay_us(1000000);
 8001f18:	4806      	ldr	r0, [pc, #24]	; (8001f34 <USB_VCP_Init_Start+0x40>)
}
 8001f1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	   delay_us(1000000);
 8001f1e:	f002 b8d5 	b.w	80040cc <delay_us>
 8001f22:	bf00      	nop
 8001f24:	200086b8 	.word	0x200086b8
 8001f28:	20000070 	.word	0x20000070
 8001f2c:	200000b8 	.word	0x200000b8
 8001f30:	200001c8 	.word	0x200001c8
 8001f34:	000f4240 	.word	0x000f4240

08001f38 <Read_RTC_Timestamp>:
          2000 + __RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetYear(RTC)));
}


void Read_RTC_Timestamp(void)               // Read RTC timestamp and store in variables
{
 8001f38:	b510      	push	{r4, lr}
// read RTC time in BCD format from registers and save in .BIN/.DEC format

Hour = __RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetHour(RTC));
 8001f3a:	f7ff fdf9 	bl	8001b30 <LL_RTC_TIME_GetHour.constprop.13>
 8001f3e:	4604      	mov	r4, r0
 8001f40:	f7ff fdf6 	bl	8001b30 <LL_RTC_TIME_GetHour.constprop.13>
 8001f44:	f3c4 1303 	ubfx	r3, r4, #4, #4
 8001f48:	4a2b      	ldr	r2, [pc, #172]	; (8001ff8 <Read_RTC_Timestamp+0xc0>)
 8001f4a:	f000 000f 	and.w	r0, r0, #15
 8001f4e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001f52:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8001f56:	7013      	strb	r3, [r2, #0]
Min = __RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetMinute(RTC));
 8001f58:	f7ff fdd0 	bl	8001afc <LL_RTC_TIME_GetMinute.constprop.12>
 8001f5c:	4604      	mov	r4, r0
 8001f5e:	f7ff fdcd 	bl	8001afc <LL_RTC_TIME_GetMinute.constprop.12>
 8001f62:	f3c4 1303 	ubfx	r3, r4, #4, #4
 8001f66:	4a25      	ldr	r2, [pc, #148]	; (8001ffc <Read_RTC_Timestamp+0xc4>)
 8001f68:	f000 000f 	and.w	r0, r0, #15
 8001f6c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001f70:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8001f74:	7013      	strb	r3, [r2, #0]
Sec =  __RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetSecond(RTC));
 8001f76:	f7ff fda9 	bl	8001acc <LL_RTC_TIME_GetSecond.constprop.11>
 8001f7a:	4604      	mov	r4, r0
 8001f7c:	f7ff fda6 	bl	8001acc <LL_RTC_TIME_GetSecond.constprop.11>
 8001f80:	f3c4 1303 	ubfx	r3, r4, #4, #4
 8001f84:	4a1e      	ldr	r2, [pc, #120]	; (8002000 <Read_RTC_Timestamp+0xc8>)
 8001f86:	f000 000f 	and.w	r0, r0, #15
 8001f8a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001f8e:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8001f92:	7013      	strb	r3, [r2, #0]

Mon =__RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetMonth(RTC));
 8001f94:	f7ff fd66 	bl	8001a64 <LL_RTC_DATE_GetMonth.constprop.9>
 8001f98:	4604      	mov	r4, r0
 8001f9a:	f7ff fd63 	bl	8001a64 <LL_RTC_DATE_GetMonth.constprop.9>
 8001f9e:	f3c4 1303 	ubfx	r3, r4, #4, #4
 8001fa2:	4a18      	ldr	r2, [pc, #96]	; (8002004 <Read_RTC_Timestamp+0xcc>)
 8001fa4:	f000 000f 	and.w	r0, r0, #15
 8001fa8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001fac:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8001fb0:	7013      	strb	r3, [r2, #0]
Day = __RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetDay(RTC));
 8001fb2:	f7ff fd3f 	bl	8001a34 <LL_RTC_DATE_GetDay.constprop.8>
 8001fb6:	4604      	mov	r4, r0
 8001fb8:	f7ff fd3c 	bl	8001a34 <LL_RTC_DATE_GetDay.constprop.8>
 8001fbc:	f3c4 1303 	ubfx	r3, r4, #4, #4
 8001fc0:	4a11      	ldr	r2, [pc, #68]	; (8002008 <Read_RTC_Timestamp+0xd0>)
 8001fc2:	f000 000f 	and.w	r0, r0, #15
 8001fc6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001fca:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8001fce:	7013      	strb	r3, [r2, #0]
Year =__RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetYear(RTC));
 8001fd0:	f7ff fd62 	bl	8001a98 <LL_RTC_DATE_GetYear.constprop.10>
 8001fd4:	4604      	mov	r4, r0
 8001fd6:	f7ff fd5f 	bl	8001a98 <LL_RTC_DATE_GetYear.constprop.10>
 8001fda:	f3c4 1303 	ubfx	r3, r4, #4, #4
 8001fde:	4a0b      	ldr	r2, [pc, #44]	; (800200c <Read_RTC_Timestamp+0xd4>)
 8001fe0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001fe4:	f000 000f 	and.w	r0, r0, #15
 8001fe8:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8001fec:	7013      	strb	r3, [r2, #0]

// Releasing RTC registers (Time and Date registers); necessary for RTC read/write operation
(void)RTC->DR;
 8001fee:	4b08      	ldr	r3, [pc, #32]	; (8002010 <Read_RTC_Timestamp+0xd8>)
 8001ff0:	685a      	ldr	r2, [r3, #4]
(void)RTC->TR;
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	bd10      	pop	{r4, pc}
 8001ff6:	bf00      	nop
 8001ff8:	200089aa 	.word	0x200089aa
 8001ffc:	20008968 	.word	0x20008968
 8002000:	200089b4 	.word	0x200089b4
 8002004:	20008c98 	.word	0x20008c98
 8002008:	20008c86 	.word	0x20008c86
 800200c:	20008cb1 	.word	0x20008cb1
 8002010:	40002800 	.word	0x40002800

08002014 <update_FATFS_time>:
{
 8002014:	b508      	push	{r3, lr}
	Read_RTC_Timestamp();                                   // Read RTC time-stamps and store in variables
 8002016:	f7ff ff8f 	bl	8001f38 <Read_RTC_Timestamp>
	fno.fdate = (WORD)(((Year+20) << 9) | Mon << 5 | Day);  // Update File time with the data log starting time
 800201a:	4b0f      	ldr	r3, [pc, #60]	; (8002058 <update_FATFS_time+0x44>)
 800201c:	490f      	ldr	r1, [pc, #60]	; (800205c <update_FATFS_time+0x48>)
 800201e:	781a      	ldrb	r2, [r3, #0]
 8002020:	4b0f      	ldr	r3, [pc, #60]	; (8002060 <update_FATFS_time+0x4c>)
	f_utime(FILE_NAME_STRING, &fno);                        // Update RTC time on FATFS file header
 8002022:	4810      	ldr	r0, [pc, #64]	; (8002064 <update_FATFS_time+0x50>)
	fno.fdate = (WORD)(((Year+20) << 9) | Mon << 5 | Day);  // Update File time with the data log starting time
 8002024:	781b      	ldrb	r3, [r3, #0]
 8002026:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
 800202a:	4a0f      	ldr	r2, [pc, #60]	; (8002068 <update_FATFS_time+0x54>)
 800202c:	7812      	ldrb	r2, [r2, #0]
 800202e:	3214      	adds	r2, #20
 8002030:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
 8002034:	808b      	strh	r3, [r1, #4]
    fno.ftime = (WORD)(Hour <<11 |  Min<<5 | Sec/2 );       // Extracting values from RTC registers
 8002036:	4b0d      	ldr	r3, [pc, #52]	; (800206c <update_FATFS_time+0x58>)
 8002038:	781a      	ldrb	r2, [r3, #0]
 800203a:	4b0d      	ldr	r3, [pc, #52]	; (8002070 <update_FATFS_time+0x5c>)
 800203c:	781b      	ldrb	r3, [r3, #0]
 800203e:	015b      	lsls	r3, r3, #5
 8002040:	ea43 23c2 	orr.w	r3, r3, r2, lsl #11
 8002044:	4a0b      	ldr	r2, [pc, #44]	; (8002074 <update_FATFS_time+0x60>)
 8002046:	7812      	ldrb	r2, [r2, #0]
 8002048:	ea43 0352 	orr.w	r3, r3, r2, lsr #1
 800204c:	80cb      	strh	r3, [r1, #6]
}
 800204e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	f_utime(FILE_NAME_STRING, &fno);                        // Update RTC time on FATFS file header
 8002052:	f009 b878 	b.w	800b146 <f_utime>
 8002056:	bf00      	nop
 8002058:	20008c98 	.word	0x20008c98
 800205c:	2000897c 	.word	0x2000897c
 8002060:	20008c86 	.word	0x20008c86
 8002064:	20008998 	.word	0x20008998
 8002068:	20008cb1 	.word	0x20008cb1
 800206c:	200089aa 	.word	0x200089aa
 8002070:	20008968 	.word	0x20008968
 8002074:	200089b4 	.word	0x200089b4

08002078 <File_Close_Update_Unlink>:
{
 8002078:	b508      	push	{r3, lr}
	f_close(&MyFile);                       // Close previous running file
 800207a:	4807      	ldr	r0, [pc, #28]	; (8002098 <File_Close_Update_Unlink+0x20>)
 800207c:	f008 fe39 	bl	800acf2 <f_close>
	update_FATFS_time();                    // Write RTC time-stamp on File header/properties of last FATFS file to visualize in PC
 8002080:	f7ff ffc8 	bl	8002014 <update_FATFS_time>
	f_mount(0, "", 0); 		                //  unmount FATFS file (of running sensor storage file)
 8002084:	2200      	movs	r2, #0
 8002086:	4905      	ldr	r1, [pc, #20]	; (800209c <File_Close_Update_Unlink+0x24>)
 8002088:	4610      	mov	r0, r2
 800208a:	f008 fbd5 	bl	800a838 <f_mount>
	FATFS_UnLinkDriver(SDPath);             //  unlink SD card driver (of running sensor storage file)
 800208e:	4804      	ldr	r0, [pc, #16]	; (80020a0 <File_Close_Update_Unlink+0x28>)
}
 8002090:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	FATFS_UnLinkDriver(SDPath);             //  unlink SD card driver (of running sensor storage file)
 8002094:	f009 b8be 	b.w	800b214 <FATFS_UnLinkDriver>
 8002098:	20008cb4 	.word	0x20008cb4
 800209c:	0800c6f7 	.word	0x0800c6f7
 80020a0:	20008a45 	.word	0x20008a45

080020a4 <Shut_Down_SD>:
 80020a4:	f7ff bfe8 	b.w	8002078 <File_Close_Update_Unlink>

080020a8 <Enter_RTC_InitMode>:
}

void Enter_RTC_InitMode(void)      // Function needed before writing on RTC registers
{
  RTC->ISR = RTC_INIT_MASK;                                // Enter Init Mode
 80020a8:	4b03      	ldr	r3, [pc, #12]	; (80020b8 <Enter_RTC_InitMode+0x10>)
 80020aa:	f04f 32ff 	mov.w	r2, #4294967295
 80020ae:	60da      	str	r2, [r3, #12]
  while(((RTC->ISR) & RTC_ISR_INITF) != (RTC_ISR_INITF)); // Wait to enter Init mode
 80020b0:	68da      	ldr	r2, [r3, #12]
 80020b2:	0652      	lsls	r2, r2, #25
 80020b4:	d5fc      	bpl.n	80020b0 <Enter_RTC_InitMode+0x8>
}
 80020b6:	4770      	bx	lr
 80020b8:	40002800 	.word	0x40002800

080020bc <Exit_RTC_InitMode>:

void Exit_RTC_InitMode(void)      // Function needed after writing on RTC registers
{
  RTC->ISR = (uint32_t)~RTC_ISR_INIT; // Disable RTC init mode
 80020bc:	4b06      	ldr	r3, [pc, #24]	; (80020d8 <Exit_RTC_InitMode+0x1c>)
 80020be:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80020c2:	60da      	str	r2, [r3, #12]

	// Wait for synchro. Needed only if Shadow registers is enabled
	WRITE_REG(RTC->ISR, (~((RTC_ISR_RSF | RTC_ISR_INIT) & 0x0000FFFFU) | (RTC->ISR & RTC_ISR_INIT))); // Clear RTC sync flag
 80020c4:	68da      	ldr	r2, [r3, #12]
 80020c6:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80020ca:	f062 02a0 	orn	r2, r2, #160	; 0xa0
 80020ce:	60da      	str	r2, [r3, #12]
	while(((RTC->ISR) & RTC_ISR_RSF) != (RTC_ISR_RSF));  // Wait the registers to be synchronised
 80020d0:	68da      	ldr	r2, [r3, #12]
 80020d2:	0692      	lsls	r2, r2, #26
 80020d4:	d5fc      	bpl.n	80020d0 <Exit_RTC_InitMode+0x14>
}
 80020d6:	4770      	bx	lr
 80020d8:	40002800 	.word	0x40002800

080020dc <MX_RTC_Init>:

void MX_RTC_Init(void)                           // RTC initialization after Power on reset
{
 80020dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
{
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80020de:	4b29      	ldr	r3, [pc, #164]	; (8002184 <MX_RTC_Init+0xa8>)
 80020e0:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80020e4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80020e8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
{
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80020ec:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80020f0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80020f4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80020f8:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80020fc:	f042 0201 	orr.w	r2, r2, #1
 8002100:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 8002104:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
  LL_RTC_InitTypeDef RTC_InitStruct;

  LL_RCC_ForceBackupDomainReset();               // Reset Backup domain registers
  LL_RCC_ReleaseBackupDomainReset();
  LL_RCC_LSE_Enable();                          // Configure LSE as RTC source clock
  while (LL_RCC_LSE_IsReady() != 1);
 8002108:	0792      	lsls	r2, r2, #30
 800210a:	d5fb      	bpl.n	8002104 <MX_RTC_Init+0x28>
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800210c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
  LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE);
  LL_RCC_EnableRTC();                           // RTC clock

  RTC_InitStruct.HourFormat = LL_RTC_HOURFORMAT_24HOUR;
  LL_RTC_Init(RTC, &RTC_InitStruct);           // Initialize RTC with default configurations
 8002110:	4c1d      	ldr	r4, [pc, #116]	; (8002188 <MX_RTC_Init+0xac>)
 8002112:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002116:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800211a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 800211e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
  RTC_InitStruct.HourFormat = LL_RTC_HOURFORMAT_24HOUR;
 8002122:	a904      	add	r1, sp, #16
 8002124:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002128:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800212c:	2300      	movs	r3, #0
 800212e:	f841 3d0c 	str.w	r3, [r1, #-12]!
  LL_RTC_Init(RTC, &RTC_InitStruct);           // Initialize RTC with default configurations
 8002132:	4620      	mov	r0, r4
 8002134:	f005 fede 	bl	8007ef4 <LL_RTC_Init>
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8002138:	23ca      	movs	r3, #202	; 0xca
 800213a:	6263      	str	r3, [r4, #36]	; 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 800213c:	2353      	movs	r3, #83	; 0x53
 800213e:	6263      	str	r3, [r4, #36]	; 0x24


    LL_RTC_DisableWriteProtection(RTC);
    Enter_RTC_InitMode();                         // Enter RTC initialization mode to set parameters
 8002140:	f7ff ffb2 	bl	80020a8 <Enter_RTC_InitMode>

    // Calender set up
    MODIFY_REG(RTC->PRER, RTC_PRER_PREDIV_A, 0x7F << RTC_POSITION_PRER_PREDIV_A);  // ASYNC prediv= 0x7F
 8002144:	6923      	ldr	r3, [r4, #16]
 8002146:	f44f 02fe 	mov.w	r2, #8323072	; 0x7f0000
 800214a:	fa92 f2a2 	rbit	r2, r2
 800214e:	217f      	movs	r1, #127	; 0x7f
 8002150:	fab2 f282 	clz	r2, r2
 8002154:	fa01 f202 	lsl.w	r2, r1, r2
 8002158:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800215c:	4313      	orrs	r3, r2
 800215e:	6123      	str	r3, [r4, #16]
  	MODIFY_REG(RTC->PRER, RTC_PRER_PREDIV_S, 0xFF);                                // SYNC prediv= 0xFF
 8002160:	6923      	ldr	r3, [r4, #16]
 8002162:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002166:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800216a:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
 800216e:	6123      	str	r3, [r4, #16]

  	Exit_RTC_InitMode();
 8002170:	f7ff ffa4 	bl	80020bc <Exit_RTC_InitMode>
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8002174:	23ff      	movs	r3, #255	; 0xff
 8002176:	6263      	str	r3, [r4, #36]	; 0x24

  tmp = (uint32_t)(&(RTCx->BKP0R));
  tmp += (BackupRegister * 4U);

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8002178:	4b04      	ldr	r3, [pc, #16]	; (800218c <MX_RTC_Init+0xb0>)
 800217a:	f243 22f2 	movw	r2, #13042	; 0x32f2
 800217e:	605a      	str	r2, [r3, #4]
}
 8002180:	b004      	add	sp, #16
 8002182:	bd10      	pop	{r4, pc}
 8002184:	40021000 	.word	0x40021000
 8002188:	40002800 	.word	0x40002800
 800218c:	40002850 	.word	0x40002850

08002190 <Set_RTC_Calendar>:
{
 8002190:	b5f0      	push	{r4, r5, r6, r7, lr}
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8002192:	4c19      	ldr	r4, [pc, #100]	; (80021f8 <Set_RTC_Calendar+0x68>)
 8002194:	460f      	mov	r7, r1
 8002196:	4619      	mov	r1, r3
 8002198:	23ca      	movs	r3, #202	; 0xca
 800219a:	6263      	str	r3, [r4, #36]	; 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 800219c:	2353      	movs	r3, #83	; 0x53
 800219e:	b085      	sub	sp, #20
 80021a0:	6263      	str	r3, [r4, #36]	; 0x24
 80021a2:	4606      	mov	r6, r0
 80021a4:	4615      	mov	r5, r2
  Enter_RTC_InitMode();
 80021a6:	f7ff ff7f 	bl	80020a8 <Enter_RTC_InitMode>
  RTC_TimeStruct.Minutes = Min;
 80021aa:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
  RTC_TimeStruct.Hours = Hour;
 80021ae:	f88d 100c 	strb.w	r1, [sp, #12]
  RTC_TimeStruct.Minutes = Min;
 80021b2:	f88d 300d 	strb.w	r3, [sp, #13]
  LL_RTC_TIME_Init(RTC, LL_RTC_FORMAT_BIN, &RTC_TimeStruct);
 80021b6:	aa02      	add	r2, sp, #8
  RTC_TimeStruct.Seconds = Sec;
 80021b8:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
 80021bc:	f88d 300e 	strb.w	r3, [sp, #14]
  LL_RTC_TIME_Init(RTC, LL_RTC_FORMAT_BIN, &RTC_TimeStruct);
 80021c0:	2100      	movs	r1, #0
 80021c2:	4620      	mov	r0, r4
 80021c4:	f005 ff06 	bl	8007fd4 <LL_RTC_TIME_Init>
  RTC_DateStruct.WeekDay = LL_RTC_WEEKDAY_MONDAY;          // Default value
 80021c8:	2301      	movs	r3, #1
  LL_RTC_DATE_Init(RTC, LL_RTC_FORMAT_BIN, &RTC_DateStruct);
 80021ca:	aa01      	add	r2, sp, #4
 80021cc:	2100      	movs	r1, #0
 80021ce:	4620      	mov	r0, r4
  RTC_DateStruct.WeekDay = LL_RTC_WEEKDAY_MONDAY;          // Default value
 80021d0:	f88d 3004 	strb.w	r3, [sp, #4]
  RTC_DateStruct.Month = Month;
 80021d4:	f88d 7005 	strb.w	r7, [sp, #5]
  RTC_DateStruct.Year = Year;
 80021d8:	f88d 6007 	strb.w	r6, [sp, #7]
  RTC_DateStruct.Day = Day;
 80021dc:	f88d 5006 	strb.w	r5, [sp, #6]
  LL_RTC_DATE_Init(RTC, LL_RTC_FORMAT_BIN, &RTC_DateStruct);
 80021e0:	f005 ff3c 	bl	800805c <LL_RTC_DATE_Init>
  Exit_RTC_InitMode();
 80021e4:	f7ff ff6a 	bl	80020bc <Exit_RTC_InitMode>
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 80021e8:	23ff      	movs	r3, #255	; 0xff
 80021ea:	6263      	str	r3, [r4, #36]	; 0x24
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80021ec:	4b03      	ldr	r3, [pc, #12]	; (80021fc <Set_RTC_Calendar+0x6c>)
 80021ee:	f243 22f2 	movw	r2, #13042	; 0x32f2
 80021f2:	605a      	str	r2, [r3, #4]
}
 80021f4:	b005      	add	sp, #20
 80021f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80021f8:	40002800 	.word	0x40002800
 80021fc:	40002850 	.word	0x40002850

08002200 <RTC_BAK_GetRegister>:
// Valid register value indicates RTC is enabled and running
uint32_t RTC_BAK_GetRegister(RTC_TypeDef *RTCx, uint32_t BackupRegister)
{
  register uint32_t tmp = 0U;

  tmp = (uint32_t)(&(RTCx->BKP0R));
 8002200:	3050      	adds	r0, #80	; 0x50
  tmp += (BackupRegister * 4U);

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8002202:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
}
 8002206:	4770      	bx	lr

08002208 <USB_PA9_EXTI_conf>:
  LL_EXTI_EnableFallingTrig_0_31(LL_EXTI_LINE_10);                        // Interrupt configured for falling edge
}


void USB_PA9_EXTI_conf(void)                                              // PA9 EXTI pin interrupt configuration for USB connectivity Sense
{
 8002208:	b508      	push	{r3, lr}
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800220a:	4b0c      	ldr	r3, [pc, #48]	; (800223c <USB_PA9_EXTI_conf+0x34>)
 800220c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002210:	601a      	str	r2, [r3, #0]
  NVIC_EnableIRQ(EXTI9_5_IRQn);                                           // Enabling External GPIO pin interrupt (EXTI9-5) for USB connectivity PA10 Pin
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);                   // Enable Sysconfig clock to enable EXTI pin interrupts
 8002212:	2001      	movs	r0, #1
 8002214:	f7ff fb62 	bl	80018dc <LL_APB2_GRP1_EnableClock>
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 8002218:	4a09      	ldr	r2, [pc, #36]	; (8002240 <USB_PA9_EXTI_conf+0x38>)
 800221a:	6913      	ldr	r3, [r2, #16]
 800221c:	21f0      	movs	r1, #240	; 0xf0
 800221e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002222:	fa91 f1a1 	rbit	r1, r1
 8002226:	6113      	str	r3, [r2, #16]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8002228:	4b06      	ldr	r3, [pc, #24]	; (8002244 <USB_PA9_EXTI_conf+0x3c>)
 800222a:	681a      	ldr	r2, [r3, #0]
 800222c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002230:	601a      	str	r2, [r3, #0]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8002232:	689a      	ldr	r2, [r3, #8]
 8002234:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002238:	609a      	str	r2, [r3, #8]
 800223a:	bd08      	pop	{r3, pc}
 800223c:	e000e100 	.word	0xe000e100
 8002240:	40010000 	.word	0x40010000
 8002244:	40010400 	.word	0x40010400

08002248 <P_IMU4_SPI3_Init>:
	//}
}


void P_IMU4_SPI3_Init(void) // work for imu5
{
 8002248:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  LL_SPI_InitTypeDef SPI_InitStruct;

  LL_GPIO_InitTypeDef GPIO_InitStruct;

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 800224c:	2004      	movs	r0, #4
{
 800224e:	b091      	sub	sp, #68	; 0x44
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8002250:	f7ff fb28 	bl	80018a4 <LL_AHB2_GRP1_EnableClock>
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
  LL_GPIO_Init(SPI3_SCK_IMU_GPIO_PORT, &GPIO_InitStruct);
 8002254:	4e2e      	ldr	r6, [pc, #184]	; (8002310 <P_IMU4_SPI3_Init+0xc8>)
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8002256:	2002      	movs	r0, #2
 8002258:	f7ff fb24 	bl	80018a4 <LL_AHB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
 800225c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002260:	f7ff fb2e 	bl	80018c0 <LL_APB1_GRP1_EnableClock>
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002264:	2400      	movs	r4, #0
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002266:	2502      	movs	r5, #2
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002268:	f04f 0803 	mov.w	r8, #3
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 800226c:	2706      	movs	r7, #6
  GPIO_InitStruct.Pin = SPI3_SCK_IMU_PIN;
 800226e:	f04f 0908 	mov.w	r9, #8
  LL_GPIO_Init(SPI3_SCK_IMU_GPIO_PORT, &GPIO_InitStruct);
 8002272:	4669      	mov	r1, sp
 8002274:	4630      	mov	r0, r6
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002276:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002278:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pin = SPI3_SCK_IMU_PIN;
 800227a:	f8cd 9000 	str.w	r9, [sp]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800227e:	9501      	str	r5, [sp, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002280:	f8cd 8008 	str.w	r8, [sp, #8]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 8002284:	9705      	str	r7, [sp, #20]
  LL_GPIO_Init(SPI3_SCK_IMU_GPIO_PORT, &GPIO_InitStruct);
 8002286:	f005 fcbb 	bl	8007c00 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = SPI3_MISO_IMU_PIN;
 800228a:	2310      	movs	r3, #16
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
  LL_GPIO_Init(SPI3_MISO_IMU_GPIO_PORT, &GPIO_InitStruct);
 800228c:	4669      	mov	r1, sp
 800228e:	4630      	mov	r0, r6
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002290:	e88d 0128 	stmia.w	sp, {r3, r5, r8}
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002294:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002296:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 8002298:	9705      	str	r7, [sp, #20]
  LL_GPIO_Init(SPI3_MISO_IMU_GPIO_PORT, &GPIO_InitStruct);
 800229a:	f005 fcb1 	bl	8007c00 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = SPI3_MOSI_IMU_PIN;
 800229e:	2320      	movs	r3, #32
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
  LL_GPIO_Init(SPI3_MOSI_IMU_GPIO_PORT, &GPIO_InitStruct);
 80022a0:	4669      	mov	r1, sp
 80022a2:	4630      	mov	r0, r6
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80022a4:	e88d 0128 	stmia.w	sp, {r3, r5, r8}
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80022a8:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80022aa:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 80022ac:	9705      	str	r7, [sp, #20]
  LL_GPIO_Init(SPI3_MOSI_IMU_GPIO_PORT, &GPIO_InitStruct);
 80022ae:	f005 fca7 	bl	8007c00 <LL_GPIO_Init>


  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80022b2:	f44f 7382 	mov.w	r3, #260	; 0x104
 80022b6:	9307      	str	r3, [sp, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80022b8:	f44f 63e0 	mov.w	r3, #1792	; 0x700
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80022bc:	9406      	str	r4, [sp, #24]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80022be:	9308      	str	r3, [sp, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;

  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV4;
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80022c0:	940d      	str	r4, [sp, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80022c2:	940e      	str	r4, [sp, #56]	; 0x38
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 80022c4:	2301      	movs	r3, #1
  SPI_InitStruct.CRCPoly = 7;
  LL_SPI_Init(SPI3, &SPI_InitStruct);
 80022c6:	4c13      	ldr	r4, [pc, #76]	; (8002314 <P_IMU4_SPI3_Init+0xcc>)
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 80022c8:	930a      	str	r3, [sp, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80022ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 80022ce:	930b      	str	r3, [sp, #44]	; 0x2c
  LL_SPI_Init(SPI3, &SPI_InitStruct);
 80022d0:	a906      	add	r1, sp, #24
  SPI_InitStruct.CRCPoly = 7;
 80022d2:	2307      	movs	r3, #7
  LL_SPI_Init(SPI3, &SPI_InitStruct);
 80022d4:	4620      	mov	r0, r4
  SPI_InitStruct.CRCPoly = 7;
 80022d6:	930f      	str	r3, [sp, #60]	; 0x3c
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 80022d8:	9509      	str	r5, [sp, #36]	; 0x24
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV4;
 80022da:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
  LL_SPI_Init(SPI3, &SPI_InitStruct);
 80022de:	f005 ff5d 	bl	800819c <LL_SPI_Init>
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_DisableNSSPulseMgt(SPI_TypeDef *SPIx)
{
  CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP);
 80022e2:	6863      	ldr	r3, [r4, #4]
 80022e4:	f023 0308 	bic.w	r3, r3, #8
 80022e8:	6063      	str	r3, [r4, #4]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 80022ea:	6863      	ldr	r3, [r4, #4]
 80022ec:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80022f0:	6063      	str	r3, [r4, #4]
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_DisableIT_RXNE(SPI_TypeDef *SPIx)
{
  CLEAR_BIT(SPIx->CR2, SPI_CR2_RXNEIE);
 80022f2:	6863      	ldr	r3, [r4, #4]
 80022f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80022f8:	6063      	str	r3, [r4, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80022fa:	6823      	ldr	r3, [r4, #0]
 80022fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002300:	6023      	str	r3, [r4, #0]

  LL_SPI_SetRxFIFOThreshold(SPI3,LL_SPI_RX_FIFO_TH_QUARTER);
  LL_SPI_DisableIT_RXNE(SPI3);
  LL_SPI_Enable(SPI3);

  delay_us(10000);
 8002302:	f242 7010 	movw	r0, #10000	; 0x2710
 8002306:	f001 fee1 	bl	80040cc <delay_us>

}
 800230a:	b011      	add	sp, #68	; 0x44
 800230c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002310:	48000400 	.word	0x48000400
 8002314:	40003c00 	.word	0x40003c00

08002318 <MCP_reset>:
  WRITE_REG(GPIOx->BRR, PinMask);
 8002318:	4b09      	ldr	r3, [pc, #36]	; (8002340 <MCP_reset+0x28>)
 800231a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800231e:	629a      	str	r2, [r3, #40]	; 0x28
}

void MCP_reset(){
    LL_GPIO_ResetOutputPin(SPI2_CS_GPIO_PORT, SPI2_CS_PIN);

    while(!(SPI2->SR & SPI_SR_TXE)); //transmit buffer empty?
 8002320:	4b08      	ldr	r3, [pc, #32]	; (8002344 <MCP_reset+0x2c>)
 8002322:	461a      	mov	r2, r3
 8002324:	6899      	ldr	r1, [r3, #8]
 8002326:	0789      	lsls	r1, r1, #30
 8002328:	d5fc      	bpl.n	8002324 <MCP_reset+0xc>
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
  *((__IO uint8_t *)&SPIx->DR) = TxData;
 800232a:	21c0      	movs	r1, #192	; 0xc0
 800232c:	7319      	strb	r1, [r3, #12]
	LL_SPI_TransmitData8(SPI2,0xC0);
	while(!(SPI2->SR & SPI_SR_RXNE)); //data received?
 800232e:	6893      	ldr	r3, [r2, #8]
 8002330:	07db      	lsls	r3, r3, #31
 8002332:	d5fc      	bpl.n	800232e <MCP_reset+0x16>
  return (uint8_t)(READ_REG(SPIx->DR));
 8002334:	68d3      	ldr	r3, [r2, #12]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8002336:	4b02      	ldr	r3, [pc, #8]	; (8002340 <MCP_reset+0x28>)
 8002338:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800233c:	619a      	str	r2, [r3, #24]
 800233e:	4770      	bx	lr
 8002340:	48000400 	.word	0x48000400
 8002344:	40003800 	.word	0x40003800

08002348 <Wait_for_ADC_timeout_While_Datalog>:
	         }
}

void Wait_for_ADC_timeout_While_Datalog(void)   // During Timer_Interrupt for Data logging, Involved Volatile variables
{
	ADC_TimeOut_Count_Buf++;
 8002348:	4b06      	ldr	r3, [pc, #24]	; (8002364 <Wait_for_ADC_timeout_While_Datalog+0x1c>)
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	3201      	adds	r2, #1
 800234e:	601a      	str	r2, [r3, #0]
	if( ADC_TimeOut_Count_Buf > ADC_TimeOut_Limit_Buf) // 100ms= 48000*ADC_TimeOut_MS_value)
 8002350:	6819      	ldr	r1, [r3, #0]
 8002352:	4a05      	ldr	r2, [pc, #20]	; (8002368 <Wait_for_ADC_timeout_While_Datalog+0x20>)
 8002354:	4291      	cmp	r1, r2
 8002356:	d904      	bls.n	8002362 <Wait_for_ADC_timeout_While_Datalog+0x1a>
	         {
		ADC_TimeOut_Count_Buf=0;
 8002358:	2200      	movs	r2, #0
 800235a:	601a      	str	r2, [r3, #0]
		ADC_Error_Buf=1;
 800235c:	4b03      	ldr	r3, [pc, #12]	; (800236c <Wait_for_ADC_timeout_While_Datalog+0x24>)
 800235e:	2201      	movs	r2, #1
 8002360:	701a      	strb	r2, [r3, #0]
 8002362:	4770      	bx	lr
 8002364:	20008978 	.word	0x20008978
 8002368:	00493e00 	.word	0x00493e00
 800236c:	20008f37 	.word	0x20008f37

08002370 <Wait_for_ADC_TimeOut_>:
	         }
}

void Wait_for_ADC_TimeOut_ (void)
{
	ADC_TimeOut_Count++;
 8002370:	4a06      	ldr	r2, [pc, #24]	; (800238c <Wait_for_ADC_TimeOut_+0x1c>)
	if( ADC_TimeOut_Count > ADC_TimeOut_Limit) // 100ms= 48000*SPI_TimeOut_MS_value)
 8002372:	4907      	ldr	r1, [pc, #28]	; (8002390 <Wait_for_ADC_TimeOut_+0x20>)
	ADC_TimeOut_Count++;
 8002374:	6813      	ldr	r3, [r2, #0]
 8002376:	3301      	adds	r3, #1
	if( ADC_TimeOut_Count > ADC_TimeOut_Limit) // 100ms= 48000*SPI_TimeOut_MS_value)
 8002378:	428b      	cmp	r3, r1
	         {
		ADC_TimeOut_Count=0;
 800237a:	bf83      	ittte	hi
 800237c:	2300      	movhi	r3, #0
 800237e:	6013      	strhi	r3, [r2, #0]
		ADC_Error=1;
 8002380:	4b04      	ldrhi	r3, [pc, #16]	; (8002394 <Wait_for_ADC_TimeOut_+0x24>)
	ADC_TimeOut_Count++;
 8002382:	6013      	strls	r3, [r2, #0]
		ADC_Error=1;
 8002384:	bf84      	itt	hi
 8002386:	2201      	movhi	r2, #1
 8002388:	701a      	strbhi	r2, [r3, #0]
 800238a:	4770      	bx	lr
 800238c:	20008f38 	.word	0x20008f38
 8002390:	00493e00 	.word	0x00493e00
 8002394:	20008f2e 	.word	0x20008f2e

08002398 <P_Activate_ADC3>:
{
 8002398:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0;
 800239a:	2300      	movs	r3, #0
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800239c:	482c      	ldr	r0, [pc, #176]	; (8002450 <P_Activate_ADC3+0xb8>)
 800239e:	9301      	str	r3, [sp, #4]
 80023a0:	6883      	ldr	r3, [r0, #8]
    wait_loop_index = (LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / 100000) /10);
 80023a2:	4a2c      	ldr	r2, [pc, #176]	; (8002454 <P_Activate_ADC3+0xbc>)
 80023a4:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80023a8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80023ac:	6083      	str	r3, [r0, #8]
  MODIFY_REG(ADCx->CR,
 80023ae:	6883      	ldr	r3, [r0, #8]
 80023b0:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80023b4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80023b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023bc:	6083      	str	r3, [r0, #8]
 80023be:	4b26      	ldr	r3, [pc, #152]	; (8002458 <P_Activate_ADC3+0xc0>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	fbb3 f3f2 	udiv	r3, r3, r2
 80023c6:	220a      	movs	r2, #10
 80023c8:	4353      	muls	r3, r2
 80023ca:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 80023ce:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0)
 80023d0:	9a01      	ldr	r2, [sp, #4]
 80023d2:	2a00      	cmp	r2, #0
 80023d4:	d12f      	bne.n	8002436 <P_Activate_ADC3+0x9e>
  MODIFY_REG(ADCx->CR,
 80023d6:	6883      	ldr	r3, [r0, #8]
    ADC_TimeOut_Count=0;
 80023d8:	4d20      	ldr	r5, [pc, #128]	; (800245c <P_Activate_ADC3+0xc4>)
    ADC_Error=0;
 80023da:	4c21      	ldr	r4, [pc, #132]	; (8002460 <P_Activate_ADC3+0xc8>)
 80023dc:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80023e0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80023e4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80023e8:	6083      	str	r3, [r0, #8]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 80023ea:	f04f 4690 	mov.w	r6, #1207959552	; 0x48000000
    ADC_TimeOut_Count=0;
 80023ee:	602a      	str	r2, [r5, #0]
    ADC_Error=0;
 80023f0:	7022      	strb	r2, [r4, #0]
  return (READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL));
 80023f2:	6883      	ldr	r3, [r0, #8]
    while ((LL_ADC_IsCalibrationOnGoing(ADC3) == 0) && !Error_preceding&& (ADC_Error==0))
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	db04      	blt.n	8002402 <P_Activate_ADC3+0x6a>
 80023f8:	6933      	ldr	r3, [r6, #16]
 80023fa:	0599      	lsls	r1, r3, #22
 80023fc:	d401      	bmi.n	8002402 <P_Activate_ADC3+0x6a>
 80023fe:	7823      	ldrb	r3, [r4, #0]
 8002400:	b1e3      	cbz	r3, 800243c <P_Activate_ADC3+0xa4>
    wait_loop_index = ADC_DELAY_CALIB_ENABLE_CPU_CYCLES;   // ADC Delay calculations
 8002402:	2380      	movs	r3, #128	; 0x80
      wait_loop_index--;
 8002404:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0)
 8002406:	9a01      	ldr	r2, [sp, #4]
 8002408:	b9da      	cbnz	r2, 8002442 <P_Activate_ADC3+0xaa>
  MODIFY_REG(ADCx->CR,
 800240a:	6883      	ldr	r3, [r0, #8]
 800240c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002410:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002414:	f043 0301 	orr.w	r3, r3, #1
 8002418:	6083      	str	r3, [r0, #8]
    ADC_TimeOut_Count=0;
 800241a:	602a      	str	r2, [r5, #0]
    ADC_Error=0;
 800241c:	7022      	strb	r2, [r4, #0]
 800241e:	f04f 4590 	mov.w	r5, #1207959552	; 0x48000000
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(ADC_TypeDef *ADCx)
{
  return (READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY));
 8002422:	6803      	ldr	r3, [r0, #0]
    while ((LL_ADC_IsActiveFlag_ADRDY(ADC3) == 0)&& !Error_preceding&& (ADC_Error==0))
 8002424:	07da      	lsls	r2, r3, #31
 8002426:	d404      	bmi.n	8002432 <P_Activate_ADC3+0x9a>
 8002428:	692b      	ldr	r3, [r5, #16]
 800242a:	059b      	lsls	r3, r3, #22
 800242c:	d401      	bmi.n	8002432 <P_Activate_ADC3+0x9a>
 800242e:	7823      	ldrb	r3, [r4, #0]
 8002430:	b153      	cbz	r3, 8002448 <P_Activate_ADC3+0xb0>
}
 8002432:	b002      	add	sp, #8
 8002434:	bd70      	pop	{r4, r5, r6, pc}
      wait_loop_index--;
 8002436:	9b01      	ldr	r3, [sp, #4]
 8002438:	3b01      	subs	r3, #1
 800243a:	e7c8      	b.n	80023ce <P_Activate_ADC3+0x36>
  	  Wait_for_ADC_TimeOut_();
 800243c:	f7ff ff98 	bl	8002370 <Wait_for_ADC_TimeOut_>
 8002440:	e7d7      	b.n	80023f2 <P_Activate_ADC3+0x5a>
      wait_loop_index--;
 8002442:	9b01      	ldr	r3, [sp, #4]
 8002444:	3b01      	subs	r3, #1
 8002446:	e7dd      	b.n	8002404 <P_Activate_ADC3+0x6c>
  	  Wait_for_ADC_TimeOut_();
 8002448:	f7ff ff92 	bl	8002370 <Wait_for_ADC_TimeOut_>
 800244c:	e7e9      	b.n	8002422 <P_Activate_ADC3+0x8a>
 800244e:	bf00      	nop
 8002450:	50040200 	.word	0x50040200
 8002454:	000186a0 	.word	0x000186a0
 8002458:	20000008 	.word	0x20000008
 800245c:	20008f38 	.word	0x20008f38
 8002460:	20008f2e 	.word	0x20008f2e

08002464 <P_Activate_ADC2>:
{
 8002464:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0;
 8002466:	2300      	movs	r3, #0
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002468:	482c      	ldr	r0, [pc, #176]	; (800251c <P_Activate_ADC2+0xb8>)
 800246a:	9301      	str	r3, [sp, #4]
 800246c:	6883      	ldr	r3, [r0, #8]
    wait_loop_index = (LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / 100000) /10);
 800246e:	4a2c      	ldr	r2, [pc, #176]	; (8002520 <P_Activate_ADC2+0xbc>)
 8002470:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002474:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002478:	6083      	str	r3, [r0, #8]
  MODIFY_REG(ADCx->CR,
 800247a:	6883      	ldr	r3, [r0, #8]
 800247c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002480:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002484:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002488:	6083      	str	r3, [r0, #8]
 800248a:	4b26      	ldr	r3, [pc, #152]	; (8002524 <P_Activate_ADC2+0xc0>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	fbb3 f3f2 	udiv	r3, r3, r2
 8002492:	220a      	movs	r2, #10
 8002494:	4353      	muls	r3, r2
 8002496:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 800249a:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0)
 800249c:	9a01      	ldr	r2, [sp, #4]
 800249e:	2a00      	cmp	r2, #0
 80024a0:	d12f      	bne.n	8002502 <P_Activate_ADC2+0x9e>
  MODIFY_REG(ADCx->CR,
 80024a2:	6883      	ldr	r3, [r0, #8]
    ADC_TimeOut_Count=0;
 80024a4:	4d20      	ldr	r5, [pc, #128]	; (8002528 <P_Activate_ADC2+0xc4>)
    ADC_Error=0;
 80024a6:	4c21      	ldr	r4, [pc, #132]	; (800252c <P_Activate_ADC2+0xc8>)
 80024a8:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80024ac:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80024b0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80024b4:	6083      	str	r3, [r0, #8]
 80024b6:	f04f 4690 	mov.w	r6, #1207959552	; 0x48000000
    ADC_TimeOut_Count=0;
 80024ba:	602a      	str	r2, [r5, #0]
    ADC_Error=0;
 80024bc:	7022      	strb	r2, [r4, #0]
  return (READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL));
 80024be:	6883      	ldr	r3, [r0, #8]
    while ((LL_ADC_IsCalibrationOnGoing(ADC2) == 0) && !Error_preceding&& (ADC_Error==0))
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	db04      	blt.n	80024ce <P_Activate_ADC2+0x6a>
 80024c4:	6933      	ldr	r3, [r6, #16]
 80024c6:	0599      	lsls	r1, r3, #22
 80024c8:	d401      	bmi.n	80024ce <P_Activate_ADC2+0x6a>
 80024ca:	7823      	ldrb	r3, [r4, #0]
 80024cc:	b1e3      	cbz	r3, 8002508 <P_Activate_ADC2+0xa4>
    wait_loop_index = ADC_DELAY_CALIB_ENABLE_CPU_CYCLES;   // ADC Delay calculations
 80024ce:	2380      	movs	r3, #128	; 0x80
      wait_loop_index--;
 80024d0:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0)
 80024d2:	9a01      	ldr	r2, [sp, #4]
 80024d4:	b9da      	cbnz	r2, 800250e <P_Activate_ADC2+0xaa>
  MODIFY_REG(ADCx->CR,
 80024d6:	6883      	ldr	r3, [r0, #8]
 80024d8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80024dc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80024e0:	f043 0301 	orr.w	r3, r3, #1
 80024e4:	6083      	str	r3, [r0, #8]
    ADC_TimeOut_Count=0;
 80024e6:	602a      	str	r2, [r5, #0]
    ADC_Error=0;
 80024e8:	7022      	strb	r2, [r4, #0]
 80024ea:	f04f 4590 	mov.w	r5, #1207959552	; 0x48000000
  return (READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY));
 80024ee:	6803      	ldr	r3, [r0, #0]
    while ((LL_ADC_IsActiveFlag_ADRDY(ADC2) == 0)&& !Error_preceding&& (ADC_Error==0))
 80024f0:	07da      	lsls	r2, r3, #31
 80024f2:	d404      	bmi.n	80024fe <P_Activate_ADC2+0x9a>
 80024f4:	692b      	ldr	r3, [r5, #16]
 80024f6:	059b      	lsls	r3, r3, #22
 80024f8:	d401      	bmi.n	80024fe <P_Activate_ADC2+0x9a>
 80024fa:	7823      	ldrb	r3, [r4, #0]
 80024fc:	b153      	cbz	r3, 8002514 <P_Activate_ADC2+0xb0>
}
 80024fe:	b002      	add	sp, #8
 8002500:	bd70      	pop	{r4, r5, r6, pc}
      wait_loop_index--;
 8002502:	9b01      	ldr	r3, [sp, #4]
 8002504:	3b01      	subs	r3, #1
 8002506:	e7c8      	b.n	800249a <P_Activate_ADC2+0x36>
  	  Wait_for_ADC_TimeOut_();
 8002508:	f7ff ff32 	bl	8002370 <Wait_for_ADC_TimeOut_>
 800250c:	e7d7      	b.n	80024be <P_Activate_ADC2+0x5a>
      wait_loop_index--;
 800250e:	9b01      	ldr	r3, [sp, #4]
 8002510:	3b01      	subs	r3, #1
 8002512:	e7dd      	b.n	80024d0 <P_Activate_ADC2+0x6c>
  	  Wait_for_ADC_TimeOut_();
 8002514:	f7ff ff2c 	bl	8002370 <Wait_for_ADC_TimeOut_>
 8002518:	e7e9      	b.n	80024ee <P_Activate_ADC2+0x8a>
 800251a:	bf00      	nop
 800251c:	50040100 	.word	0x50040100
 8002520:	000186a0 	.word	0x000186a0
 8002524:	20000008 	.word	0x20000008
 8002528:	20008f38 	.word	0x20008f38
 800252c:	20008f2e 	.word	0x20008f2e

08002530 <P_Activate_ADC1>:
{
 8002530:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0;
 8002532:	2300      	movs	r3, #0
 8002534:	9301      	str	r3, [sp, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002536:	4b2d      	ldr	r3, [pc, #180]	; (80025ec <P_Activate_ADC1+0xbc>)
    wait_loop_index = (LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / 100000) /10);
 8002538:	492d      	ldr	r1, [pc, #180]	; (80025f0 <P_Activate_ADC1+0xc0>)
 800253a:	689a      	ldr	r2, [r3, #8]
 800253c:	f022 4220 	bic.w	r2, r2, #2684354560	; 0xa0000000
 8002540:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8002544:	609a      	str	r2, [r3, #8]
  MODIFY_REG(ADCx->CR,
 8002546:	689a      	ldr	r2, [r3, #8]
 8002548:	f022 4210 	bic.w	r2, r2, #2415919104	; 0x90000000
 800254c:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8002550:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002554:	609a      	str	r2, [r3, #8]
 8002556:	4a27      	ldr	r2, [pc, #156]	; (80025f4 <P_Activate_ADC1+0xc4>)
 8002558:	6812      	ldr	r2, [r2, #0]
 800255a:	fbb2 f2f1 	udiv	r2, r2, r1
 800255e:	210a      	movs	r1, #10
 8002560:	434a      	muls	r2, r1
 8002562:	fbb2 f2f1 	udiv	r2, r2, r1
      wait_loop_index--;
 8002566:	9201      	str	r2, [sp, #4]
    while(wait_loop_index != 0)
 8002568:	9901      	ldr	r1, [sp, #4]
 800256a:	2900      	cmp	r1, #0
 800256c:	d132      	bne.n	80025d4 <P_Activate_ADC1+0xa4>
  MODIFY_REG(ADCx->CR,
 800256e:	689a      	ldr	r2, [r3, #8]
    ADC_TimeOut_Count=0;
 8002570:	4c21      	ldr	r4, [pc, #132]	; (80025f8 <P_Activate_ADC1+0xc8>)
    ADC_Error=0;
 8002572:	4822      	ldr	r0, [pc, #136]	; (80025fc <P_Activate_ADC1+0xcc>)
  return (READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL));
 8002574:	4d1d      	ldr	r5, [pc, #116]	; (80025ec <P_Activate_ADC1+0xbc>)
  MODIFY_REG(ADCx->CR,
 8002576:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 800257a:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 800257e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002582:	609a      	str	r2, [r3, #8]
 8002584:	f04f 4690 	mov.w	r6, #1207959552	; 0x48000000
    ADC_TimeOut_Count=0;
 8002588:	6021      	str	r1, [r4, #0]
    ADC_Error=0;
 800258a:	7001      	strb	r1, [r0, #0]
  return (READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL));
 800258c:	68ab      	ldr	r3, [r5, #8]
    while ((LL_ADC_IsCalibrationOnGoing(ADC1) == 0) && !Error_preceding&& (ADC_Error==0))
 800258e:	2b00      	cmp	r3, #0
 8002590:	db04      	blt.n	800259c <P_Activate_ADC1+0x6c>
 8002592:	6933      	ldr	r3, [r6, #16]
 8002594:	0599      	lsls	r1, r3, #22
 8002596:	d401      	bmi.n	800259c <P_Activate_ADC1+0x6c>
 8002598:	7803      	ldrb	r3, [r0, #0]
 800259a:	b1f3      	cbz	r3, 80025da <P_Activate_ADC1+0xaa>
    wait_loop_index = ADC_DELAY_CALIB_ENABLE_CPU_CYCLES;   // ADC Delay calculations
 800259c:	2380      	movs	r3, #128	; 0x80
      wait_loop_index--;
 800259e:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0)
 80025a0:	9901      	ldr	r1, [sp, #4]
 80025a2:	b9e9      	cbnz	r1, 80025e0 <P_Activate_ADC1+0xb0>
  MODIFY_REG(ADCx->CR,
 80025a4:	4a11      	ldr	r2, [pc, #68]	; (80025ec <P_Activate_ADC1+0xbc>)
 80025a6:	6893      	ldr	r3, [r2, #8]
 80025a8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80025ac:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80025b0:	f043 0301 	orr.w	r3, r3, #1
 80025b4:	6093      	str	r3, [r2, #8]
 80025b6:	f04f 4590 	mov.w	r5, #1207959552	; 0x48000000
    ADC_TimeOut_Count=0;
 80025ba:	6021      	str	r1, [r4, #0]
    ADC_Error=0;
 80025bc:	7001      	strb	r1, [r0, #0]
  return (READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY));
 80025be:	4614      	mov	r4, r2
 80025c0:	6823      	ldr	r3, [r4, #0]
    while ((LL_ADC_IsActiveFlag_ADRDY(ADC1) == 0)&& !Error_preceding&& (ADC_Error==0))
 80025c2:	07da      	lsls	r2, r3, #31
 80025c4:	d404      	bmi.n	80025d0 <P_Activate_ADC1+0xa0>
 80025c6:	692b      	ldr	r3, [r5, #16]
 80025c8:	059b      	lsls	r3, r3, #22
 80025ca:	d401      	bmi.n	80025d0 <P_Activate_ADC1+0xa0>
 80025cc:	7803      	ldrb	r3, [r0, #0]
 80025ce:	b153      	cbz	r3, 80025e6 <P_Activate_ADC1+0xb6>
}
 80025d0:	b002      	add	sp, #8
 80025d2:	bd70      	pop	{r4, r5, r6, pc}
      wait_loop_index--;
 80025d4:	9a01      	ldr	r2, [sp, #4]
 80025d6:	3a01      	subs	r2, #1
 80025d8:	e7c5      	b.n	8002566 <P_Activate_ADC1+0x36>
  	  Wait_for_ADC_TimeOut_();
 80025da:	f7ff fec9 	bl	8002370 <Wait_for_ADC_TimeOut_>
 80025de:	e7d5      	b.n	800258c <P_Activate_ADC1+0x5c>
      wait_loop_index--;
 80025e0:	9b01      	ldr	r3, [sp, #4]
 80025e2:	3b01      	subs	r3, #1
 80025e4:	e7db      	b.n	800259e <P_Activate_ADC1+0x6e>
  	  Wait_for_ADC_TimeOut_();
 80025e6:	f7ff fec3 	bl	8002370 <Wait_for_ADC_TimeOut_>
 80025ea:	e7e9      	b.n	80025c0 <P_Activate_ADC1+0x90>
 80025ec:	50040000 	.word	0x50040000
 80025f0:	000186a0 	.word	0x000186a0
 80025f4:	20000008 	.word	0x20000008
 80025f8:	20008f38 	.word	0x20008f38
 80025fc:	20008f2e 	.word	0x20008f2e

08002600 <P_ADC1_conf_strain>:
  SET_BIT(RCC->AHB2RSTR, Periphs);
 8002600:	4b4f      	ldr	r3, [pc, #316]	; (8002740 <P_ADC1_conf_strain+0x140>)
 8002602:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002604:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
{
 8002608:	b570      	push	{r4, r5, r6, lr}
 800260a:	62da      	str	r2, [r3, #44]	; 0x2c
  CLEAR_BIT(RCC->AHB2RSTR, Periphs);
 800260c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800260e:	4d4d      	ldr	r5, [pc, #308]	; (8002744 <P_ADC1_conf_strain+0x144>)
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_AUTDLY, LowPowerMode);
 8002610:	4c4d      	ldr	r4, [pc, #308]	; (8002748 <P_ADC1_conf_strain+0x148>)
    LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_3);   // FSR1=PC2=Ch3=ADC1
 8002612:	4e4e      	ldr	r6, [pc, #312]	; (800274c <P_ADC1_conf_strain+0x14c>)
 8002614:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002618:	62da      	str	r2, [r3, #44]	; 0x2c
    LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC);
 800261a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800261e:	f7ff f941 	bl	80018a4 <LL_AHB2_GRP1_EnableClock>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002622:	68ab      	ldr	r3, [r5, #8]
 8002624:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8002628:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800262c:	60ab      	str	r3, [r5, #8]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_AUTDLY, LowPowerMode);
 800262e:	68e3      	ldr	r3, [r4, #12]
 8002630:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002634:	60e3      	str	r3, [r4, #12]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_EXTEN | ADC_CFGR_EXTSEL, TriggerSource);
 8002636:	68e3      	ldr	r3, [r4, #12]
 8002638:	f423 637c 	bic.w	r3, r3, #4032	; 0xfc0
 800263c:	60e3      	str	r3, [r4, #12]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_CONT, Continuous);
 800263e:	68e3      	ldr	r3, [r4, #12]
 8002640:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002644:	60e3      	str	r3, [r4, #12]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_OVRMOD, Overrun);
 8002646:	68e3      	ldr	r3, [r4, #12]
 8002648:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800264c:	60e3      	str	r3, [r4, #12]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 800264e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002650:	f023 030f 	bic.w	r3, r3, #15
 8002654:	6323      	str	r3, [r4, #48]	; 0x30
    LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_3);   // FSR1=PC2=Ch3=ADC1
 8002656:	4620      	mov	r0, r4
 8002658:	4632      	mov	r2, r6
 800265a:	2106      	movs	r1, #6
 800265c:	f7ff f962 	bl	8001924 <LL_ADC_REG_SetSequencerRanks>
    LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_640CYCLES_5);
 8002660:	4620      	mov	r0, r4
 8002662:	4631      	mov	r1, r6
 8002664:	2207      	movs	r2, #7
 8002666:	f7ff f97b 	bl	8001960 <LL_ADC_SetChannelSamplingTime>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800266a:	68ab      	ldr	r3, [r5, #8]
    LL_ADC_REG_SetSequencerRanks(ADC2, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_4);
 800266c:	4e38      	ldr	r6, [pc, #224]	; (8002750 <P_ADC1_conf_strain+0x150>)
 800266e:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_AUTDLY, LowPowerMode);
 8002672:	f504 7480 	add.w	r4, r4, #256	; 0x100
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002676:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800267a:	60ab      	str	r3, [r5, #8]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_AUTDLY, LowPowerMode);
 800267c:	68e3      	ldr	r3, [r4, #12]
 800267e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002682:	60e3      	str	r3, [r4, #12]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_EXTEN | ADC_CFGR_EXTSEL, TriggerSource);
 8002684:	68e3      	ldr	r3, [r4, #12]
 8002686:	f423 637c 	bic.w	r3, r3, #4032	; 0xfc0
 800268a:	60e3      	str	r3, [r4, #12]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_CONT, Continuous);
 800268c:	68e3      	ldr	r3, [r4, #12]
 800268e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002692:	60e3      	str	r3, [r4, #12]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_OVRMOD, Overrun);
 8002694:	68e3      	ldr	r3, [r4, #12]
 8002696:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800269a:	60e3      	str	r3, [r4, #12]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 800269c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800269e:	f023 030f 	bic.w	r3, r3, #15
 80026a2:	6323      	str	r3, [r4, #48]	; 0x30
 80026a4:	4632      	mov	r2, r6
 80026a6:	4620      	mov	r0, r4
 80026a8:	2106      	movs	r1, #6
 80026aa:	f7ff f93b 	bl	8001924 <LL_ADC_REG_SetSequencerRanks>
    LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_4, LL_ADC_SAMPLINGTIME_640CYCLES_5); // FSR2=PC3=Ch4=ADC2
 80026ae:	4631      	mov	r1, r6
 80026b0:	4620      	mov	r0, r4
 80026b2:	2207      	movs	r2, #7
 80026b4:	f7ff f954 	bl	8001960 <LL_ADC_SetChannelSamplingTime>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80026b8:	68ab      	ldr	r3, [r5, #8]
 80026ba:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80026be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026c2:	60ab      	str	r3, [r5, #8]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_AUTDLY, LowPowerMode);
 80026c4:	f8d4 310c 	ldr.w	r3, [r4, #268]	; 0x10c
    LL_ADC_REG_SetSequencerRanks(ADC3, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_2);
 80026c8:	4d22      	ldr	r5, [pc, #136]	; (8002754 <P_ADC1_conf_strain+0x154>)
 80026ca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026ce:	f8c4 310c 	str.w	r3, [r4, #268]	; 0x10c
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_EXTEN | ADC_CFGR_EXTSEL, TriggerSource);
 80026d2:	f8d4 310c 	ldr.w	r3, [r4, #268]	; 0x10c
 80026d6:	f423 637c 	bic.w	r3, r3, #4032	; 0xfc0
 80026da:	f8c4 310c 	str.w	r3, [r4, #268]	; 0x10c
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_CONT, Continuous);
 80026de:	f8d4 310c 	ldr.w	r3, [r4, #268]	; 0x10c
 80026e2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80026e6:	f8c4 310c 	str.w	r3, [r4, #268]	; 0x10c
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_OVRMOD, Overrun);
 80026ea:	f8d4 310c 	ldr.w	r3, [r4, #268]	; 0x10c
 80026ee:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80026f2:	f8c4 310c 	str.w	r3, [r4, #268]	; 0x10c
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 80026f6:	f8d4 3130 	ldr.w	r3, [r4, #304]	; 0x130
 80026fa:	f023 030f 	bic.w	r3, r3, #15
 80026fe:	f8c4 3130 	str.w	r3, [r4, #304]	; 0x130
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_AUTDLY, LowPowerMode);
 8002702:	f504 7480 	add.w	r4, r4, #256	; 0x100
 8002706:	462a      	mov	r2, r5
 8002708:	4620      	mov	r0, r4
 800270a:	2106      	movs	r1, #6
 800270c:	f7ff f90a 	bl	8001924 <LL_ADC_REG_SetSequencerRanks>
    LL_ADC_SetChannelSamplingTime(ADC3, LL_ADC_CHANNEL_2, LL_ADC_SAMPLINGTIME_640CYCLES_5); // Load1=PC1=Ch2
 8002710:	4629      	mov	r1, r5
    LL_ADC_REG_SetSequencerRanks(ADC3, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_1);
 8002712:	4d11      	ldr	r5, [pc, #68]	; (8002758 <P_ADC1_conf_strain+0x158>)
    LL_ADC_SetChannelSamplingTime(ADC3, LL_ADC_CHANNEL_2, LL_ADC_SAMPLINGTIME_640CYCLES_5); // Load1=PC1=Ch2
 8002714:	4620      	mov	r0, r4
 8002716:	2207      	movs	r2, #7
 8002718:	f7ff f922 	bl	8001960 <LL_ADC_SetChannelSamplingTime>
    LL_ADC_REG_SetSequencerRanks(ADC3, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_1);
 800271c:	462a      	mov	r2, r5
 800271e:	4620      	mov	r0, r4
 8002720:	2106      	movs	r1, #6
 8002722:	f7ff f8ff 	bl	8001924 <LL_ADC_REG_SetSequencerRanks>
    LL_ADC_SetChannelSamplingTime(ADC3, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_640CYCLES_5); // Load2=PC0=Ch1
 8002726:	4629      	mov	r1, r5
 8002728:	4620      	mov	r0, r4
 800272a:	2207      	movs	r2, #7
 800272c:	f7ff f918 	bl	8001960 <LL_ADC_SetChannelSamplingTime>
    P_Activate_ADC3();
 8002730:	f7ff fe32 	bl	8002398 <P_Activate_ADC3>
    P_Activate_ADC2();
 8002734:	f7ff fe96 	bl	8002464 <P_Activate_ADC2>
}
 8002738:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    P_Activate_ADC1();
 800273c:	f7ff bef8 	b.w	8002530 <P_Activate_ADC1>
 8002740:	40021000 	.word	0x40021000
 8002744:	50040300 	.word	0x50040300
 8002748:	50040000 	.word	0x50040000
 800274c:	0c900008 	.word	0x0c900008
 8002750:	10c00010 	.word	0x10c00010
 8002754:	08600004 	.word	0x08600004
 8002758:	04300002 	.word	0x04300002

0800275c <P_ADC_Sensor_GPIO_Init>:
{
 800275c:	b510      	push	{r4, lr}
LL_GPIO_SetPinMode(GPIOC, LL_GPIO_PIN_2, LL_GPIO_MODE_ANALOG);
 800275e:	4c16      	ldr	r4, [pc, #88]	; (80027b8 <P_ADC_Sensor_GPIO_Init+0x5c>)
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8002760:	2004      	movs	r0, #4
 8002762:	f7ff f89f 	bl	80018a4 <LL_AHB2_GRP1_EnableClock>
LL_GPIO_SetPinMode(GPIOC, LL_GPIO_PIN_2, LL_GPIO_MODE_ANALOG);
 8002766:	4620      	mov	r0, r4
 8002768:	2203      	movs	r2, #3
 800276a:	2104      	movs	r1, #4
 800276c:	f7ff f8c4 	bl	80018f8 <LL_GPIO_SetPinMode>
  SET_BIT(GPIOx->ASCR, PinMask);
 8002770:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002772:	f043 0304 	orr.w	r3, r3, #4
 8002776:	62e3      	str	r3, [r4, #44]	; 0x2c
LL_GPIO_SetPinMode(GPIOC, LL_GPIO_PIN_3, LL_GPIO_MODE_ANALOG);
 8002778:	4620      	mov	r0, r4
 800277a:	2203      	movs	r2, #3
 800277c:	2108      	movs	r1, #8
 800277e:	f7ff f8bb 	bl	80018f8 <LL_GPIO_SetPinMode>
 8002782:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002784:	f043 0308 	orr.w	r3, r3, #8
 8002788:	62e3      	str	r3, [r4, #44]	; 0x2c
  LL_GPIO_SetPinMode(GPIOC, LL_GPIO_PIN_1, LL_GPIO_MODE_ANALOG);
 800278a:	4620      	mov	r0, r4
 800278c:	2203      	movs	r2, #3
 800278e:	2102      	movs	r1, #2
 8002790:	f7ff f8b2 	bl	80018f8 <LL_GPIO_SetPinMode>
 8002794:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002796:	f043 0302 	orr.w	r3, r3, #2
 800279a:	62e3      	str	r3, [r4, #44]	; 0x2c
  LL_GPIO_SetPinMode(GPIOC, LL_GPIO_PIN_0, LL_GPIO_MODE_ANALOG);
 800279c:	4620      	mov	r0, r4
 800279e:	2203      	movs	r2, #3
 80027a0:	2101      	movs	r1, #1
 80027a2:	f7ff f8a9 	bl	80018f8 <LL_GPIO_SetPinMode>
 80027a6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80027a8:	f043 0301 	orr.w	r3, r3, #1
 80027ac:	62e3      	str	r3, [r4, #44]	; 0x2c
}
 80027ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	  P_ADC1_conf_strain();
 80027b2:	f7ff bf25 	b.w	8002600 <P_ADC1_conf_strain>
 80027b6:	bf00      	nop
 80027b8:	48000800 	.word	0x48000800

080027bc <WriteReg3>:

LL_GPIO_SetOutputPin(MPU_CS_GPIO_PORT, MPU_CS_PIN); // PA4 CS SET Active Low
return temp_val;
}

unsigned int WriteReg3(uint8_t adress, uint8_t data){
 80027bc:	b538      	push	{r3, r4, r5, lr}
  WRITE_REG(GPIOx->BRR, PinMask);
 80027be:	4b11      	ldr	r3, [pc, #68]	; (8002804 <WriteReg3+0x48>)
 80027c0:	2201      	movs	r2, #1
 80027c2:	629a      	str	r2, [r3, #40]	; 0x28
 80027c4:	4605      	mov	r5, r0
	 unsigned int temp_val;
LL_GPIO_ResetOutputPin(SPI3_CS_GPIO_PORT, SPI3_CS_PIN); // PA4 CS RESET Active Low // for IMU5 change here
delay_us(10);
 80027c6:	200a      	movs	r0, #10
unsigned int WriteReg3(uint8_t adress, uint8_t data){
 80027c8:	460c      	mov	r4, r1
delay_us(10);
 80027ca:	f001 fc7f 	bl	80040cc <delay_us>
while(!(SPI3->SR & SPI_SR_TXE)); //transmit buffer empty?
 80027ce:	4a0e      	ldr	r2, [pc, #56]	; (8002808 <WriteReg3+0x4c>)
 80027d0:	4613      	mov	r3, r2
 80027d2:	6891      	ldr	r1, [r2, #8]
 80027d4:	0789      	lsls	r1, r1, #30
 80027d6:	d5fc      	bpl.n	80027d2 <WriteReg3+0x16>
  *((__IO uint8_t *)&SPIx->DR) = TxData;
 80027d8:	7315      	strb	r5, [r2, #12]
LL_SPI_TransmitData8(SPI3,adress);
while(!(SPI3->SR & SPI_SR_RXNE)); //data received?
 80027da:	689a      	ldr	r2, [r3, #8]
 80027dc:	07d0      	lsls	r0, r2, #31
 80027de:	d5fc      	bpl.n	80027da <WriteReg3+0x1e>
  return (uint8_t)(READ_REG(SPIx->DR));
 80027e0:	68da      	ldr	r2, [r3, #12]
LL_SPI_ReceiveData8(SPI3);

while(!(SPI3->SR & SPI_SR_TXE)); //transmit buffer empty?
 80027e2:	689a      	ldr	r2, [r3, #8]
 80027e4:	0791      	lsls	r1, r2, #30
 80027e6:	d5fc      	bpl.n	80027e2 <WriteReg3+0x26>
  *((__IO uint8_t *)&SPIx->DR) = TxData;
 80027e8:	731c      	strb	r4, [r3, #12]
LL_SPI_TransmitData8(SPI3,data);
while(!(SPI3->SR & SPI_SR_RXNE)); //data received?
 80027ea:	4b07      	ldr	r3, [pc, #28]	; (8002808 <WriteReg3+0x4c>)
 80027ec:	689a      	ldr	r2, [r3, #8]
 80027ee:	07d2      	lsls	r2, r2, #31
 80027f0:	d5fc      	bpl.n	80027ec <WriteReg3+0x30>
temp_val=LL_SPI_ReceiveData8(SPI3);
delay_us(5);
 80027f2:	2005      	movs	r0, #5
  return (uint8_t)(READ_REG(SPIx->DR));
 80027f4:	68dc      	ldr	r4, [r3, #12]
 80027f6:	f001 fc69 	bl	80040cc <delay_us>
  WRITE_REG(GPIOx->BSRR, PinMask);
 80027fa:	4b02      	ldr	r3, [pc, #8]	; (8002804 <WriteReg3+0x48>)
 80027fc:	2201      	movs	r2, #1
 80027fe:	619a      	str	r2, [r3, #24]
LL_GPIO_SetOutputPin(SPI3_CS_GPIO_PORT, SPI3_CS_PIN); // PA4 CS SET Active Low // for IMU5 change here
return temp_val;
}
 8002800:	b2e0      	uxtb	r0, r4
 8002802:	bd38      	pop	{r3, r4, r5, pc}
 8002804:	48001c00 	.word	0x48001c00
 8002808:	40003c00 	.word	0x40003c00

0800280c <WriteReg3_imu5>:

unsigned int WriteReg3_imu5(uint8_t adress, uint8_t data){
 800280c:	b538      	push	{r3, r4, r5, lr}
  WRITE_REG(GPIOx->BRR, PinMask);
 800280e:	4b11      	ldr	r3, [pc, #68]	; (8002854 <WriteReg3_imu5+0x48>)
 8002810:	2202      	movs	r2, #2
 8002812:	629a      	str	r2, [r3, #40]	; 0x28
 8002814:	4605      	mov	r5, r0
	 unsigned int temp_val;
LL_GPIO_ResetOutputPin(SPI3_CS_GPIO_PORT, SPI3_IMU5_CS_Pin); // PA4 CS RESET Active Low // for IMU5 changed here
delay_us(10);
 8002816:	200a      	movs	r0, #10
unsigned int WriteReg3_imu5(uint8_t adress, uint8_t data){
 8002818:	460c      	mov	r4, r1
delay_us(10);
 800281a:	f001 fc57 	bl	80040cc <delay_us>
while(!(SPI3->SR & SPI_SR_TXE)); //transmit buffer empty?
 800281e:	4a0e      	ldr	r2, [pc, #56]	; (8002858 <WriteReg3_imu5+0x4c>)
 8002820:	4613      	mov	r3, r2
 8002822:	6891      	ldr	r1, [r2, #8]
 8002824:	0789      	lsls	r1, r1, #30
 8002826:	d5fc      	bpl.n	8002822 <WriteReg3_imu5+0x16>
  *((__IO uint8_t *)&SPIx->DR) = TxData;
 8002828:	7315      	strb	r5, [r2, #12]
LL_SPI_TransmitData8(SPI3,adress);
while(!(SPI3->SR & SPI_SR_RXNE)); //data received?
 800282a:	689a      	ldr	r2, [r3, #8]
 800282c:	07d0      	lsls	r0, r2, #31
 800282e:	d5fc      	bpl.n	800282a <WriteReg3_imu5+0x1e>
  return (uint8_t)(READ_REG(SPIx->DR));
 8002830:	68da      	ldr	r2, [r3, #12]
LL_SPI_ReceiveData8(SPI3);

while(!(SPI3->SR & SPI_SR_TXE)); //transmit buffer empty?
 8002832:	689a      	ldr	r2, [r3, #8]
 8002834:	0791      	lsls	r1, r2, #30
 8002836:	d5fc      	bpl.n	8002832 <WriteReg3_imu5+0x26>
  *((__IO uint8_t *)&SPIx->DR) = TxData;
 8002838:	731c      	strb	r4, [r3, #12]
LL_SPI_TransmitData8(SPI3,data);
while(!(SPI3->SR & SPI_SR_RXNE)); //data received?
 800283a:	4b07      	ldr	r3, [pc, #28]	; (8002858 <WriteReg3_imu5+0x4c>)
 800283c:	689a      	ldr	r2, [r3, #8]
 800283e:	07d2      	lsls	r2, r2, #31
 8002840:	d5fc      	bpl.n	800283c <WriteReg3_imu5+0x30>
temp_val=LL_SPI_ReceiveData8(SPI3);
delay_us(5);
 8002842:	2005      	movs	r0, #5
  return (uint8_t)(READ_REG(SPIx->DR));
 8002844:	68dc      	ldr	r4, [r3, #12]
 8002846:	f001 fc41 	bl	80040cc <delay_us>
  WRITE_REG(GPIOx->BSRR, PinMask);
 800284a:	4b02      	ldr	r3, [pc, #8]	; (8002854 <WriteReg3_imu5+0x48>)
 800284c:	2202      	movs	r2, #2
 800284e:	619a      	str	r2, [r3, #24]
LL_GPIO_SetOutputPin(SPI3_IMU5_CS_GPIO_Port, SPI3_IMU5_CS_Pin); // PA4 CS SET Active Low // for IMU5 changed here
return temp_val;
}
 8002850:	b2e0      	uxtb	r0, r4
 8002852:	bd38      	pop	{r3, r4, r5, pc}
 8002854:	48001c00 	.word	0x48001c00
 8002858:	40003c00 	.word	0x40003c00

0800285c <WriteReg1>:
  WRITE_REG(GPIOx->BRR, PinMask);
 800285c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002860:	f44f 7280 	mov.w	r2, #256	; 0x100

unsigned int WriteReg1(uint8_t adress, uint8_t data){
 8002864:	b510      	push	{r4, lr}
 8002866:	629a      	str	r2, [r3, #40]	; 0x28
	 unsigned int temp_val;
LL_GPIO_ResetOutputPin(SPI1_CS_GPIO_PORT, SPI1_CS_PIN);

while(!(SPI1->SR & SPI_SR_TXE)); //transmit buffer empty?
 8002868:	4a0c      	ldr	r2, [pc, #48]	; (800289c <WriteReg1+0x40>)
 800286a:	4613      	mov	r3, r2
 800286c:	6894      	ldr	r4, [r2, #8]
 800286e:	07a4      	lsls	r4, r4, #30
 8002870:	d5fc      	bpl.n	800286c <WriteReg1+0x10>
  *((__IO uint8_t *)&SPIx->DR) = TxData;
 8002872:	7310      	strb	r0, [r2, #12]
LL_SPI_TransmitData8(SPI1,adress);
while(!(SPI1->SR & SPI_SR_RXNE)); //data received?
 8002874:	689a      	ldr	r2, [r3, #8]
 8002876:	07d4      	lsls	r4, r2, #31
 8002878:	d5fc      	bpl.n	8002874 <WriteReg1+0x18>
  return (uint8_t)(READ_REG(SPIx->DR));
 800287a:	68da      	ldr	r2, [r3, #12]
LL_SPI_ReceiveData8(SPI1);

while(!(SPI1->SR & SPI_SR_TXE)); //transmit buffer empty?
 800287c:	689a      	ldr	r2, [r3, #8]
 800287e:	0790      	lsls	r0, r2, #30
 8002880:	d5fc      	bpl.n	800287c <WriteReg1+0x20>
  *((__IO uint8_t *)&SPIx->DR) = TxData;
 8002882:	7319      	strb	r1, [r3, #12]
LL_SPI_TransmitData8(SPI1,data);
while(!(SPI1->SR & SPI_SR_RXNE)); //data received?
 8002884:	4b05      	ldr	r3, [pc, #20]	; (800289c <WriteReg1+0x40>)
 8002886:	689a      	ldr	r2, [r3, #8]
 8002888:	07d2      	lsls	r2, r2, #31
 800288a:	d5fc      	bpl.n	8002886 <WriteReg1+0x2a>
  return (uint8_t)(READ_REG(SPIx->DR));
 800288c:	68d8      	ldr	r0, [r3, #12]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800288e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002892:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002896:	619a      	str	r2, [r3, #24]
temp_val=LL_SPI_ReceiveData8(SPI1);

LL_GPIO_SetOutputPin(SPI1_CS_GPIO_PORT, SPI1_CS_PIN);
return temp_val;
}
 8002898:	b2c0      	uxtb	r0, r0
 800289a:	bd10      	pop	{r4, pc}
 800289c:	40013000 	.word	0x40013000

080028a0 <WriteReg1_imu2>:
  WRITE_REG(GPIOx->BRR, PinMask);
 80028a0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80028a4:	f44f 4200 	mov.w	r2, #32768	; 0x8000

unsigned int WriteReg1_imu2(uint8_t adress, uint8_t data){
 80028a8:	b510      	push	{r4, lr}
 80028aa:	629a      	str	r2, [r3, #40]	; 0x28
	 unsigned int temp_val;
LL_GPIO_ResetOutputPin(SPI1_IMU2_CS_GPIO_Port, SPI1_IMU2_CS_Pin);

while(!(SPI1->SR & SPI_SR_TXE)); //transmit buffer empty?
 80028ac:	4a0c      	ldr	r2, [pc, #48]	; (80028e0 <WriteReg1_imu2+0x40>)
 80028ae:	4613      	mov	r3, r2
 80028b0:	6894      	ldr	r4, [r2, #8]
 80028b2:	07a4      	lsls	r4, r4, #30
 80028b4:	d5fc      	bpl.n	80028b0 <WriteReg1_imu2+0x10>
  *((__IO uint8_t *)&SPIx->DR) = TxData;
 80028b6:	7310      	strb	r0, [r2, #12]
LL_SPI_TransmitData8(SPI1,adress);
while(!(SPI1->SR & SPI_SR_RXNE)); //data received?
 80028b8:	689a      	ldr	r2, [r3, #8]
 80028ba:	07d4      	lsls	r4, r2, #31
 80028bc:	d5fc      	bpl.n	80028b8 <WriteReg1_imu2+0x18>
  return (uint8_t)(READ_REG(SPIx->DR));
 80028be:	68da      	ldr	r2, [r3, #12]
LL_SPI_ReceiveData8(SPI1);

while(!(SPI1->SR & SPI_SR_TXE)); //transmit buffer empty?
 80028c0:	689a      	ldr	r2, [r3, #8]
 80028c2:	0790      	lsls	r0, r2, #30
 80028c4:	d5fc      	bpl.n	80028c0 <WriteReg1_imu2+0x20>
  *((__IO uint8_t *)&SPIx->DR) = TxData;
 80028c6:	7319      	strb	r1, [r3, #12]
LL_SPI_TransmitData8(SPI1,data);
while(!(SPI1->SR & SPI_SR_RXNE)); //data received?
 80028c8:	4b05      	ldr	r3, [pc, #20]	; (80028e0 <WriteReg1_imu2+0x40>)
 80028ca:	689a      	ldr	r2, [r3, #8]
 80028cc:	07d2      	lsls	r2, r2, #31
 80028ce:	d5fc      	bpl.n	80028ca <WriteReg1_imu2+0x2a>
  return (uint8_t)(READ_REG(SPIx->DR));
 80028d0:	68d8      	ldr	r0, [r3, #12]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80028d2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80028d6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80028da:	619a      	str	r2, [r3, #24]
temp_val=LL_SPI_ReceiveData8(SPI1);

LL_GPIO_SetOutputPin(SPI1_CS_GPIO_PORT, SPI1_IMU2_CS_Pin);
return temp_val;
}
 80028dc:	b2c0      	uxtb	r0, r0
 80028de:	bd10      	pop	{r4, pc}
 80028e0:	40013000 	.word	0x40013000

080028e4 <MCP_write>:
  WRITE_REG(GPIOx->BRR, PinMask);
 80028e4:	4b15      	ldr	r3, [pc, #84]	; (800293c <MCP_write+0x58>)
 80028e6:	f44f 5280 	mov.w	r2, #4096	; 0x1000

//void MCP_write(uint8_t adress, uint8_t data)
void MCP_write(int adress, int data){
 80028ea:	b510      	push	{r4, lr}
 80028ec:	629a      	str	r2, [r3, #40]	; 0x28
LL_GPIO_ResetOutputPin(SPI2_CS_GPIO_PORT, SPI2_CS_PIN);

while(!(SPI2->SR & SPI_SR_TXE)); //transmit buffer empty?
 80028ee:	4b14      	ldr	r3, [pc, #80]	; (8002940 <MCP_write+0x5c>)
 80028f0:	461a      	mov	r2, r3
 80028f2:	689c      	ldr	r4, [r3, #8]
 80028f4:	07a4      	lsls	r4, r4, #30
 80028f6:	d5fc      	bpl.n	80028f2 <MCP_write+0xe>
  *((__IO uint8_t *)&SPIx->DR) = TxData;
 80028f8:	2402      	movs	r4, #2
 80028fa:	731c      	strb	r4, [r3, #12]
LL_SPI_TransmitData8(SPI2,0x02);
while(!(SPI2->SR & SPI_SR_RXNE)); //data received?
 80028fc:	6893      	ldr	r3, [r2, #8]
 80028fe:	07db      	lsls	r3, r3, #31
 8002900:	d5fc      	bpl.n	80028fc <MCP_write+0x18>
  return (uint8_t)(READ_REG(SPIx->DR));
 8002902:	68d3      	ldr	r3, [r2, #12]
LL_SPI_ReceiveData8(SPI2);


while(!(SPI2->SR & SPI_SR_TXE)); //transmit buffer empty?
 8002904:	4b0e      	ldr	r3, [pc, #56]	; (8002940 <MCP_write+0x5c>)
 8002906:	461a      	mov	r2, r3
 8002908:	689c      	ldr	r4, [r3, #8]
 800290a:	07a4      	lsls	r4, r4, #30
 800290c:	d5fc      	bpl.n	8002908 <MCP_write+0x24>
LL_SPI_TransmitData8(SPI2,adress);
 800290e:	b2c0      	uxtb	r0, r0
  *((__IO uint8_t *)&SPIx->DR) = TxData;
 8002910:	7318      	strb	r0, [r3, #12]
while(!(SPI2->SR & SPI_SR_RXNE)); //data received?
 8002912:	6893      	ldr	r3, [r2, #8]
 8002914:	07dc      	lsls	r4, r3, #31
 8002916:	d5fc      	bpl.n	8002912 <MCP_write+0x2e>
  return (uint8_t)(READ_REG(SPIx->DR));
 8002918:	68d3      	ldr	r3, [r2, #12]
LL_SPI_ReceiveData8(SPI2);

while(!(SPI2->SR & SPI_SR_TXE)); //transmit buffer empty?
 800291a:	4b09      	ldr	r3, [pc, #36]	; (8002940 <MCP_write+0x5c>)
 800291c:	461a      	mov	r2, r3
 800291e:	6898      	ldr	r0, [r3, #8]
 8002920:	0780      	lsls	r0, r0, #30
 8002922:	d5fc      	bpl.n	800291e <MCP_write+0x3a>
LL_SPI_TransmitData8(SPI2,data);
 8002924:	b2c9      	uxtb	r1, r1
  *((__IO uint8_t *)&SPIx->DR) = TxData;
 8002926:	7319      	strb	r1, [r3, #12]
while(!(SPI2->SR & SPI_SR_RXNE)); //data received?
 8002928:	6893      	ldr	r3, [r2, #8]
 800292a:	07db      	lsls	r3, r3, #31
 800292c:	d5fc      	bpl.n	8002928 <MCP_write+0x44>
  return (uint8_t)(READ_REG(SPIx->DR));
 800292e:	68d3      	ldr	r3, [r2, #12]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8002930:	4b02      	ldr	r3, [pc, #8]	; (800293c <MCP_write+0x58>)
 8002932:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002936:	619a      	str	r2, [r3, #24]
 8002938:	bd10      	pop	{r4, pc}
 800293a:	bf00      	nop
 800293c:	48000400 	.word	0x48000400
 8002940:	40003800 	.word	0x40003800

08002944 <ReadRegs1>:
  WRITE_REG(GPIOx->BRR, PinMask);
 8002944:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
LL_GPIO_SetOutputPin(SPI1_CS_GPIO_PORT, SPI1_CS_PIN);  // PC4 CS SET Active Low

}

void ReadRegs1( uint8_t ReadAddr, uint8_t *ReadBuf, unsigned int Bytes )
{
 8002948:	b530      	push	{r4, r5, lr}
 800294a:	f44f 7480 	mov.w	r4, #256	; 0x100
 800294e:	629c      	str	r4, [r3, #40]	; 0x28
	unsigned int  i = 0;
	LL_GPIO_ResetOutputPin(SPI1_CS_GPIO_PORT, SPI1_CS_PIN); // PA4 CS RESET Active Low

	while(!(SPI1->SR & SPI_SR_TXE)); //transmit buffer empty?
 8002950:	4b10      	ldr	r3, [pc, #64]	; (8002994 <ReadRegs1+0x50>)
 8002952:	461c      	mov	r4, r3
 8002954:	689d      	ldr	r5, [r3, #8]
 8002956:	07ad      	lsls	r5, r5, #30
 8002958:	d5fc      	bpl.n	8002954 <ReadRegs1+0x10>
	LL_SPI_TransmitData8(SPI1,(ReadAddr | 0x80));  // (Starting Address 0x22 | 0x80); MSB is '1' for 0x80, next 7 bit Address of register to write 0x22
 800295a:	f040 0080 	orr.w	r0, r0, #128	; 0x80
  *((__IO uint8_t *)&SPIx->DR) = TxData;
 800295e:	7318      	strb	r0, [r3, #12]
	while(!(SPI1->SR & SPI_SR_RXNE)); //data received?
 8002960:	68a3      	ldr	r3, [r4, #8]
 8002962:	07db      	lsls	r3, r3, #31
 8002964:	d5fc      	bpl.n	8002960 <ReadRegs1+0x1c>
  return (uint8_t)(READ_REG(SPIx->DR));
 8002966:	68e3      	ldr	r3, [r4, #12]
	LL_SPI_ReceiveData8(SPI1);

	for (i = 0; i < Bytes; i++)
	{
			  while(!(SPI1->SR & SPI_SR_TXE)); //transmit buffer empty?
 8002968:	4b0a      	ldr	r3, [pc, #40]	; (8002994 <ReadRegs1+0x50>)
 800296a:	440a      	add	r2, r1
  *((__IO uint8_t *)&SPIx->DR) = TxData;
 800296c:	2000      	movs	r0, #0
	for (i = 0; i < Bytes; i++)
 800296e:	4291      	cmp	r1, r2
 8002970:	d105      	bne.n	800297e <ReadRegs1+0x3a>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8002972:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002976:	f44f 7280 	mov.w	r2, #256	; 0x100
 800297a:	619a      	str	r2, [r3, #24]
 800297c:	bd30      	pop	{r4, r5, pc}
			  while(!(SPI1->SR & SPI_SR_TXE)); //transmit buffer empty?
 800297e:	689c      	ldr	r4, [r3, #8]
 8002980:	07a5      	lsls	r5, r4, #30
 8002982:	d5fc      	bpl.n	800297e <ReadRegs1+0x3a>
 8002984:	7318      	strb	r0, [r3, #12]
			  LL_SPI_TransmitData8(SPI1,0x00);

				while(!(SPI1->SR & SPI_SR_RXNE)); //data received?
 8002986:	689c      	ldr	r4, [r3, #8]
 8002988:	07e4      	lsls	r4, r4, #31
 800298a:	d5fc      	bpl.n	8002986 <ReadRegs1+0x42>
  return (uint8_t)(READ_REG(SPIx->DR));
 800298c:	68dc      	ldr	r4, [r3, #12]
 800298e:	f801 4b01 	strb.w	r4, [r1], #1
 8002992:	e7ec      	b.n	800296e <ReadRegs1+0x2a>
 8002994:	40013000 	.word	0x40013000

08002998 <ReadRegs1_imu2>:
  WRITE_REG(GPIOx->BRR, PinMask);
 8002998:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000


}

void ReadRegs1_imu2( uint8_t ReadAddr, uint8_t *ReadBuf, unsigned int Bytes )
{
 800299c:	b530      	push	{r4, r5, lr}
 800299e:	f44f 4400 	mov.w	r4, #32768	; 0x8000
 80029a2:	629c      	str	r4, [r3, #40]	; 0x28
	unsigned int  i = 0;
	LL_GPIO_ResetOutputPin(SPI1_IMU2_CS_GPIO_Port, SPI1_IMU2_CS_Pin); // PA4 CS RESET Active Low

	while(!(SPI1->SR & SPI_SR_TXE)); //transmit buffer empty?
 80029a4:	4b10      	ldr	r3, [pc, #64]	; (80029e8 <ReadRegs1_imu2+0x50>)
 80029a6:	461c      	mov	r4, r3
 80029a8:	689d      	ldr	r5, [r3, #8]
 80029aa:	07ad      	lsls	r5, r5, #30
 80029ac:	d5fc      	bpl.n	80029a8 <ReadRegs1_imu2+0x10>
	LL_SPI_TransmitData8(SPI1,(ReadAddr | 0x80));  // (Starting Address 0x22 | 0x80); MSB is '1' for 0x80, next 7 bit Address of register to write 0x22
 80029ae:	f040 0080 	orr.w	r0, r0, #128	; 0x80
  *((__IO uint8_t *)&SPIx->DR) = TxData;
 80029b2:	7318      	strb	r0, [r3, #12]
	while(!(SPI1->SR & SPI_SR_RXNE)); //data received?
 80029b4:	68a3      	ldr	r3, [r4, #8]
 80029b6:	07db      	lsls	r3, r3, #31
 80029b8:	d5fc      	bpl.n	80029b4 <ReadRegs1_imu2+0x1c>
  return (uint8_t)(READ_REG(SPIx->DR));
 80029ba:	68e3      	ldr	r3, [r4, #12]
	LL_SPI_ReceiveData8(SPI1);

	for (i = 0; i < Bytes; i++)
	{
			  while(!(SPI1->SR & SPI_SR_TXE)); //transmit buffer empty?
 80029bc:	4b0a      	ldr	r3, [pc, #40]	; (80029e8 <ReadRegs1_imu2+0x50>)
 80029be:	440a      	add	r2, r1
  *((__IO uint8_t *)&SPIx->DR) = TxData;
 80029c0:	2000      	movs	r0, #0
	for (i = 0; i < Bytes; i++)
 80029c2:	4291      	cmp	r1, r2
 80029c4:	d105      	bne.n	80029d2 <ReadRegs1_imu2+0x3a>
  WRITE_REG(GPIOx->BSRR, PinMask);
 80029c6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80029ca:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80029ce:	619a      	str	r2, [r3, #24]
 80029d0:	bd30      	pop	{r4, r5, pc}
			  while(!(SPI1->SR & SPI_SR_TXE)); //transmit buffer empty?
 80029d2:	689c      	ldr	r4, [r3, #8]
 80029d4:	07a5      	lsls	r5, r4, #30
 80029d6:	d5fc      	bpl.n	80029d2 <ReadRegs1_imu2+0x3a>
 80029d8:	7318      	strb	r0, [r3, #12]
			  LL_SPI_TransmitData8(SPI1,0x00);

				while(!(SPI1->SR & SPI_SR_RXNE)); //data received?
 80029da:	689c      	ldr	r4, [r3, #8]
 80029dc:	07e4      	lsls	r4, r4, #31
 80029de:	d5fc      	bpl.n	80029da <ReadRegs1_imu2+0x42>
  return (uint8_t)(READ_REG(SPIx->DR));
 80029e0:	68dc      	ldr	r4, [r3, #12]
 80029e2:	f801 4b01 	strb.w	r4, [r1], #1
 80029e6:	e7ec      	b.n	80029c2 <ReadRegs1_imu2+0x2a>
 80029e8:	40013000 	.word	0x40013000

080029ec <ReadRegs3>:
  WRITE_REG(GPIOx->BRR, PinMask);
 80029ec:	4b16      	ldr	r3, [pc, #88]	; (8002a48 <ReadRegs3+0x5c>)


}

void ReadRegs3( uint8_t ReadAddr, uint8_t *ReadBuf, unsigned int Bytes )
{
 80029ee:	b570      	push	{r4, r5, r6, lr}
 80029f0:	4615      	mov	r5, r2
 80029f2:	2201      	movs	r2, #1
 80029f4:	629a      	str	r2, [r3, #40]	; 0x28
 80029f6:	4606      	mov	r6, r0
	unsigned int  i = 0;
	LL_GPIO_ResetOutputPin(SPI3_CS_GPIO_PORT, SPI3_CS_PIN); // PA4 CS RESET Active Low // change here for IMU5
	delay_us(10);
 80029f8:	200a      	movs	r0, #10
{
 80029fa:	460c      	mov	r4, r1
	delay_us(10);
 80029fc:	f001 fb66 	bl	80040cc <delay_us>
	while(!(SPI3->SR & SPI_SR_TXE)); //transmit buffer empty?
 8002a00:	4b12      	ldr	r3, [pc, #72]	; (8002a4c <ReadRegs3+0x60>)
 8002a02:	461a      	mov	r2, r3
 8002a04:	6899      	ldr	r1, [r3, #8]
 8002a06:	0789      	lsls	r1, r1, #30
 8002a08:	d5fc      	bpl.n	8002a04 <ReadRegs3+0x18>
	LL_SPI_TransmitData8(SPI3,(ReadAddr | 0x80));  // (Starting Address 0x22 | 0x80); MSB is '1' for 0x80, next 7 bit Address of register to write 0x22
 8002a0a:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  *((__IO uint8_t *)&SPIx->DR) = TxData;
 8002a0e:	731e      	strb	r6, [r3, #12]
	while(!(SPI3->SR & SPI_SR_RXNE)); //data received?
 8002a10:	6893      	ldr	r3, [r2, #8]
 8002a12:	07de      	lsls	r6, r3, #31
 8002a14:	d5fc      	bpl.n	8002a10 <ReadRegs3+0x24>
  return (uint8_t)(READ_REG(SPIx->DR));
 8002a16:	68d3      	ldr	r3, [r2, #12]
	LL_SPI_ReceiveData8(SPI3);

	for (i = 0; i < Bytes; i++)
	{
			  while(!(SPI3->SR & SPI_SR_TXE)); //transmit buffer empty?
 8002a18:	4b0c      	ldr	r3, [pc, #48]	; (8002a4c <ReadRegs3+0x60>)
 8002a1a:	4621      	mov	r1, r4
 8002a1c:	4425      	add	r5, r4
  *((__IO uint8_t *)&SPIx->DR) = TxData;
 8002a1e:	2200      	movs	r2, #0
	for (i = 0; i < Bytes; i++)
 8002a20:	42a9      	cmp	r1, r5
 8002a22:	d106      	bne.n	8002a32 <ReadRegs3+0x46>

				while(!(SPI3->SR & SPI_SR_RXNE)); //data received?
				ReadBuf[i]= LL_SPI_ReceiveData8(SPI3);

		}
	delay_us(5);
 8002a24:	2005      	movs	r0, #5
 8002a26:	f001 fb51 	bl	80040cc <delay_us>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8002a2a:	4b07      	ldr	r3, [pc, #28]	; (8002a48 <ReadRegs3+0x5c>)
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	619a      	str	r2, [r3, #24]
 8002a30:	bd70      	pop	{r4, r5, r6, pc}
			  while(!(SPI3->SR & SPI_SR_TXE)); //transmit buffer empty?
 8002a32:	6898      	ldr	r0, [r3, #8]
 8002a34:	0784      	lsls	r4, r0, #30
 8002a36:	d5fc      	bpl.n	8002a32 <ReadRegs3+0x46>
 8002a38:	731a      	strb	r2, [r3, #12]
				while(!(SPI3->SR & SPI_SR_RXNE)); //data received?
 8002a3a:	6898      	ldr	r0, [r3, #8]
 8002a3c:	07c0      	lsls	r0, r0, #31
 8002a3e:	d5fc      	bpl.n	8002a3a <ReadRegs3+0x4e>
  return (uint8_t)(READ_REG(SPIx->DR));
 8002a40:	68d8      	ldr	r0, [r3, #12]
 8002a42:	f801 0b01 	strb.w	r0, [r1], #1
 8002a46:	e7eb      	b.n	8002a20 <ReadRegs3+0x34>
 8002a48:	48001c00 	.word	0x48001c00
 8002a4c:	40003c00 	.word	0x40003c00

08002a50 <ReadRegs3_imu5>:
  WRITE_REG(GPIOx->BRR, PinMask);
 8002a50:	4b16      	ldr	r3, [pc, #88]	; (8002aac <ReadRegs3_imu5+0x5c>)


}

void ReadRegs3_imu5( uint8_t ReadAddr, uint8_t *ReadBuf, unsigned int Bytes )
{
 8002a52:	b570      	push	{r4, r5, r6, lr}
 8002a54:	4615      	mov	r5, r2
 8002a56:	2202      	movs	r2, #2
 8002a58:	629a      	str	r2, [r3, #40]	; 0x28
 8002a5a:	4606      	mov	r6, r0
	unsigned int  i = 0;
	LL_GPIO_ResetOutputPin(SPI3_IMU5_CS_GPIO_Port, SPI3_IMU5_CS_Pin); // PA4 CS RESET Active Low // change here for IMU5
	delay_us(10);
 8002a5c:	200a      	movs	r0, #10
{
 8002a5e:	460c      	mov	r4, r1
	delay_us(10);
 8002a60:	f001 fb34 	bl	80040cc <delay_us>
	while(!(SPI3->SR & SPI_SR_TXE)); //transmit buffer empty?
 8002a64:	4b12      	ldr	r3, [pc, #72]	; (8002ab0 <ReadRegs3_imu5+0x60>)
 8002a66:	461a      	mov	r2, r3
 8002a68:	6899      	ldr	r1, [r3, #8]
 8002a6a:	0789      	lsls	r1, r1, #30
 8002a6c:	d5fc      	bpl.n	8002a68 <ReadRegs3_imu5+0x18>
	LL_SPI_TransmitData8(SPI3,(ReadAddr | 0x80));  // (Starting Address 0x22 | 0x80); MSB is '1' for 0x80, next 7 bit Address of register to write 0x22
 8002a6e:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  *((__IO uint8_t *)&SPIx->DR) = TxData;
 8002a72:	731e      	strb	r6, [r3, #12]
	while(!(SPI3->SR & SPI_SR_RXNE)); //data received?
 8002a74:	6893      	ldr	r3, [r2, #8]
 8002a76:	07de      	lsls	r6, r3, #31
 8002a78:	d5fc      	bpl.n	8002a74 <ReadRegs3_imu5+0x24>
  return (uint8_t)(READ_REG(SPIx->DR));
 8002a7a:	68d3      	ldr	r3, [r2, #12]
	LL_SPI_ReceiveData8(SPI3);

	for (i = 0; i < Bytes; i++)
	{
			  while(!(SPI3->SR & SPI_SR_TXE)); //transmit buffer empty?
 8002a7c:	4b0c      	ldr	r3, [pc, #48]	; (8002ab0 <ReadRegs3_imu5+0x60>)
 8002a7e:	4621      	mov	r1, r4
 8002a80:	4425      	add	r5, r4
  *((__IO uint8_t *)&SPIx->DR) = TxData;
 8002a82:	2200      	movs	r2, #0
	for (i = 0; i < Bytes; i++)
 8002a84:	42a9      	cmp	r1, r5
 8002a86:	d106      	bne.n	8002a96 <ReadRegs3_imu5+0x46>

				while(!(SPI3->SR & SPI_SR_RXNE)); //data received?
				ReadBuf[i]= LL_SPI_ReceiveData8(SPI3);

		}
	delay_us(5);
 8002a88:	2005      	movs	r0, #5
 8002a8a:	f001 fb1f 	bl	80040cc <delay_us>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8002a8e:	4b07      	ldr	r3, [pc, #28]	; (8002aac <ReadRegs3_imu5+0x5c>)
 8002a90:	2202      	movs	r2, #2
 8002a92:	619a      	str	r2, [r3, #24]
 8002a94:	bd70      	pop	{r4, r5, r6, pc}
			  while(!(SPI3->SR & SPI_SR_TXE)); //transmit buffer empty?
 8002a96:	6898      	ldr	r0, [r3, #8]
 8002a98:	0784      	lsls	r4, r0, #30
 8002a9a:	d5fc      	bpl.n	8002a96 <ReadRegs3_imu5+0x46>
 8002a9c:	731a      	strb	r2, [r3, #12]
				while(!(SPI3->SR & SPI_SR_RXNE)); //data received?
 8002a9e:	6898      	ldr	r0, [r3, #8]
 8002aa0:	07c0      	lsls	r0, r0, #31
 8002aa2:	d5fc      	bpl.n	8002a9e <ReadRegs3_imu5+0x4e>
  return (uint8_t)(READ_REG(SPIx->DR));
 8002aa4:	68d8      	ldr	r0, [r3, #12]
 8002aa6:	f801 0b01 	strb.w	r0, [r1], #1
 8002aaa:	e7eb      	b.n	8002a84 <ReadRegs3_imu5+0x34>
 8002aac:	48001c00 	.word	0x48001c00
 8002ab0:	40003c00 	.word	0x40003c00

08002ab4 <F_Sensor_ADC_Store>:
}


//Toe: ADC1_Ch3_PC2=ADC1  Heel: ADC2_Ch4_PC3=ADC2
void F_Sensor_ADC_Store(void)
{
 8002ab4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	// ADC3 Ch1 PC0 read
	LL_ADC_REG_SetSequencerRanks(ADC3, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_1);
 8002ab8:	4a4e      	ldr	r2, [pc, #312]	; (8002bf4 <F_Sensor_ADC_Store+0x140>)
 8002aba:	484f      	ldr	r0, [pc, #316]	; (8002bf8 <F_Sensor_ADC_Store+0x144>)

	  LL_ADC_REG_StartConversion(ADC3);
	  ADC_TimeOut_Count_Buf=0;
	  ADC_Error_Buf=0;
 8002abc:	4f4f      	ldr	r7, [pc, #316]	; (8002bfc <F_Sensor_ADC_Store+0x148>)
	LL_ADC_REG_SetSequencerRanks(ADC3, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_1);
 8002abe:	2106      	movs	r1, #6
 8002ac0:	f7fe ff30 	bl	8001924 <LL_ADC_REG_SetSequencerRanks>
	  LL_ADC_REG_StartConversion(ADC3);
 8002ac4:	484c      	ldr	r0, [pc, #304]	; (8002bf8 <F_Sensor_ADC_Store+0x144>)
 8002ac6:	f7fe fee3 	bl	8001890 <LL_ADC_REG_StartConversion>
	  ADC_TimeOut_Count_Buf=0;
 8002aca:	4b4d      	ldr	r3, [pc, #308]	; (8002c00 <F_Sensor_ADC_Store+0x14c>)
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(ADC_TypeDef *ADCx)
{
  return (READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC));
 8002acc:	484a      	ldr	r0, [pc, #296]	; (8002bf8 <F_Sensor_ADC_Store+0x144>)
 8002ace:	2200      	movs	r2, #0
 8002ad0:	601a      	str	r2, [r3, #0]
 8002ad2:	4698      	mov	r8, r3
	  ADC_Error_Buf=0;
 8002ad4:	703a      	strb	r2, [r7, #0]
 8002ad6:	4681      	mov	r9, r0
 8002ad8:	6803      	ldr	r3, [r0, #0]
	  while ((LL_ADC_IsActiveFlag_EOC(ADC3) == 0))
 8002ada:	075c      	lsls	r4, r3, #29
 8002adc:	d57e      	bpl.n	8002bdc <F_Sensor_ADC_Store+0x128>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx)
{
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8002ade:	2304      	movs	r3, #4
	  {
		  Wait_for_ADC_timeout_While_Datalog();
	  }
	  LL_ADC_ClearFlag_EOC(ADC3);
	  // toe uninstrumented side
	  BSbuffer[s_flag].other_fsr1[Sub_cnt]= __LL_ADC_CALC_DATA_TO_VOLTAGE(VDDA_APPLI, LL_ADC_REG_ReadConversionData12(ADC3), LL_ADC_RESOLUTION_12B);  // Toe
 8002ae0:	4e48      	ldr	r6, [pc, #288]	; (8002c04 <F_Sensor_ADC_Store+0x150>)
 8002ae2:	4d49      	ldr	r5, [pc, #292]	; (8002c08 <F_Sensor_ADC_Store+0x154>)
 8002ae4:	6003      	str	r3, [r0, #0]
 8002ae6:	7831      	ldrb	r1, [r6, #0]
 8002ae8:	682b      	ldr	r3, [r5, #0]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8002aea:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8002aec:	4c47      	ldr	r4, [pc, #284]	; (8002c0c <F_Sensor_ADC_Store+0x158>)


	  LL_ADC_REG_StartConversion(ADC2);
 8002aee:	4848      	ldr	r0, [pc, #288]	; (8002c10 <F_Sensor_ADC_Store+0x15c>)
	  BSbuffer[s_flag].other_fsr1[Sub_cnt]= __LL_ADC_CALC_DATA_TO_VOLTAGE(VDDA_APPLI, LL_ADC_REG_ReadConversionData12(ADC3), LL_ADC_RESOLUTION_12B);  // Toe
 8002af0:	eb03 3341 	add.w	r3, r3, r1, lsl #13
 8002af4:	f503 53ba 	add.w	r3, r3, #5952	; 0x1740
 8002af8:	3304      	adds	r3, #4
 8002afa:	b291      	uxth	r1, r2
 8002afc:	f44f 622f 	mov.w	r2, #2800	; 0xaf0
 8002b00:	434a      	muls	r2, r1
 8002b02:	f640 71ff 	movw	r1, #4095	; 0xfff
 8002b06:	fbb2 f2f1 	udiv	r2, r2, r1
 8002b0a:	f824 2013 	strh.w	r2, [r4, r3, lsl #1]
	  LL_ADC_REG_StartConversion(ADC2);
 8002b0e:	f7fe febf 	bl	8001890 <LL_ADC_REG_StartConversion>
	  ADC_TimeOut_Count_Buf=0;
 8002b12:	2300      	movs	r3, #0
  return (READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC));
 8002b14:	483e      	ldr	r0, [pc, #248]	; (8002c10 <F_Sensor_ADC_Store+0x15c>)
 8002b16:	f8c8 3000 	str.w	r3, [r8]
	  ADC_Error_Buf=0;
 8002b1a:	703b      	strb	r3, [r7, #0]
 8002b1c:	6803      	ldr	r3, [r0, #0]
	  while ((LL_ADC_IsActiveFlag_EOC(ADC2) == 0))
 8002b1e:	0759      	lsls	r1, r3, #29
 8002b20:	d55f      	bpl.n	8002be2 <F_Sensor_ADC_Store+0x12e>
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8002b22:	2304      	movs	r3, #4
 8002b24:	6003      	str	r3, [r0, #0]
	  {
		  Wait_for_ADC_timeout_While_Datalog();
	  }
	  LL_ADC_ClearFlag_EOC(ADC2);
	  BSbuffer[s_flag].Flex2[Sub_cnt]= __LL_ADC_CALC_DATA_TO_VOLTAGE(VDDA_APPLI, LL_ADC_REG_ReadConversionData12(ADC2), LL_ADC_RESOLUTION_12B);  // Toe
 8002b26:	7831      	ldrb	r1, [r6, #0]
 8002b28:	682b      	ldr	r3, [r5, #0]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8002b2a:	6c02      	ldr	r2, [r0, #64]	; 0x40


	  LL_ADC_REG_StartConversion(ADC1);
 8002b2c:	4839      	ldr	r0, [pc, #228]	; (8002c14 <F_Sensor_ADC_Store+0x160>)
	  BSbuffer[s_flag].Flex2[Sub_cnt]= __LL_ADC_CALC_DATA_TO_VOLTAGE(VDDA_APPLI, LL_ADC_REG_ReadConversionData12(ADC2), LL_ADC_RESOLUTION_12B);  // Toe
 8002b2e:	eb03 3341 	add.w	r3, r3, r1, lsl #13
 8002b32:	f503 53b4 	add.w	r3, r3, #5760	; 0x1680
 8002b36:	3308      	adds	r3, #8
 8002b38:	eb04 0343 	add.w	r3, r4, r3, lsl #1
 8002b3c:	b291      	uxth	r1, r2
 8002b3e:	f44f 622f 	mov.w	r2, #2800	; 0xaf0
 8002b42:	434a      	muls	r2, r1
 8002b44:	f640 71ff 	movw	r1, #4095	; 0xfff
 8002b48:	fbb2 f2f1 	udiv	r2, r2, r1
 8002b4c:	809a      	strh	r2, [r3, #4]
	  LL_ADC_REG_StartConversion(ADC1);
 8002b4e:	f7fe fe9f 	bl	8001890 <LL_ADC_REG_StartConversion>
	  ADC_TimeOut_Count_Buf=0;
 8002b52:	2300      	movs	r3, #0
  return (READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC));
 8002b54:	482f      	ldr	r0, [pc, #188]	; (8002c14 <F_Sensor_ADC_Store+0x160>)
 8002b56:	f8c8 3000 	str.w	r3, [r8]
	  ADC_Error_Buf=0;
 8002b5a:	703b      	strb	r3, [r7, #0]
 8002b5c:	6803      	ldr	r3, [r0, #0]
	  while ((LL_ADC_IsActiveFlag_EOC(ADC1) == 0))
 8002b5e:	075a      	lsls	r2, r3, #29
 8002b60:	d542      	bpl.n	8002be8 <F_Sensor_ADC_Store+0x134>
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8002b62:	2304      	movs	r3, #4
 8002b64:	6003      	str	r3, [r0, #0]
	  {
		  Wait_for_ADC_timeout_While_Datalog();
	  }
	  LL_ADC_ClearFlag_EOC(ADC1);
	  BSbuffer[s_flag].Flex1[Sub_cnt]= __LL_ADC_CALC_DATA_TO_VOLTAGE(VDDA_APPLI, LL_ADC_REG_ReadConversionData12(ADC1), LL_ADC_RESOLUTION_12B);  //Heel
 8002b66:	7831      	ldrb	r1, [r6, #0]
 8002b68:	682b      	ldr	r3, [r5, #0]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8002b6a:	6c02      	ldr	r2, [r0, #64]	; 0x40


	  // ADC3 Ch2 PC1 read

		LL_ADC_REG_SetSequencerRanks(ADC3, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_2);
 8002b6c:	4822      	ldr	r0, [pc, #136]	; (8002bf8 <F_Sensor_ADC_Store+0x144>)
	  BSbuffer[s_flag].Flex1[Sub_cnt]= __LL_ADC_CALC_DATA_TO_VOLTAGE(VDDA_APPLI, LL_ADC_REG_ReadConversionData12(ADC1), LL_ADC_RESOLUTION_12B);  //Heel
 8002b6e:	eb03 3341 	add.w	r3, r3, r1, lsl #13
 8002b72:	f503 53ae 	add.w	r3, r3, #5568	; 0x15c0
 8002b76:	3310      	adds	r3, #16
 8002b78:	b291      	uxth	r1, r2
 8002b7a:	f44f 622f 	mov.w	r2, #2800	; 0xaf0
 8002b7e:	434a      	muls	r2, r1
 8002b80:	f640 71ff 	movw	r1, #4095	; 0xfff
 8002b84:	fbb2 f2f1 	udiv	r2, r2, r1
		LL_ADC_REG_SetSequencerRanks(ADC3, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_2);
 8002b88:	2106      	movs	r1, #6
	  BSbuffer[s_flag].Flex1[Sub_cnt]= __LL_ADC_CALC_DATA_TO_VOLTAGE(VDDA_APPLI, LL_ADC_REG_ReadConversionData12(ADC1), LL_ADC_RESOLUTION_12B);  //Heel
 8002b8a:	f824 2013 	strh.w	r2, [r4, r3, lsl #1]
		LL_ADC_REG_SetSequencerRanks(ADC3, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_2);
 8002b8e:	4a22      	ldr	r2, [pc, #136]	; (8002c18 <F_Sensor_ADC_Store+0x164>)
 8002b90:	f7fe fec8 	bl	8001924 <LL_ADC_REG_SetSequencerRanks>

		  LL_ADC_REG_StartConversion(ADC3);
 8002b94:	4818      	ldr	r0, [pc, #96]	; (8002bf8 <F_Sensor_ADC_Store+0x144>)
 8002b96:	f7fe fe7b 	bl	8001890 <LL_ADC_REG_StartConversion>
		  ADC_TimeOut_Count_Buf=0;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	f8c8 3000 	str.w	r3, [r8]
		  ADC_Error_Buf=0;
 8002ba0:	703b      	strb	r3, [r7, #0]
  return (READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC));
 8002ba2:	f8d9 3000 	ldr.w	r3, [r9]
		  while ((LL_ADC_IsActiveFlag_EOC(ADC3) == 0))
 8002ba6:	075b      	lsls	r3, r3, #29
 8002ba8:	d521      	bpl.n	8002bee <F_Sensor_ADC_Store+0x13a>
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8002baa:	2304      	movs	r3, #4
 8002bac:	f8c9 3000 	str.w	r3, [r9]
		  {
			  Wait_for_ADC_timeout_While_Datalog();
		  }
		  LL_ADC_ClearFlag_EOC(ADC3);
		  // heel uninstrumented side
		  BSbuffer[s_flag].other_fsr2[Sub_cnt]= __LL_ADC_CALC_DATA_TO_VOLTAGE(VDDA_APPLI, LL_ADC_REG_ReadConversionData12(ADC3), LL_ADC_RESOLUTION_12B);  // Toe
 8002bb0:	7831      	ldrb	r1, [r6, #0]
 8002bb2:	682b      	ldr	r3, [r5, #0]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8002bb4:	f8d9 2040 	ldr.w	r2, [r9, #64]	; 0x40
 8002bb8:	eb03 3341 	add.w	r3, r3, r1, lsl #13
 8002bbc:	f503 53bf 	add.w	r3, r3, #6112	; 0x17e0
 8002bc0:	331c      	adds	r3, #28
 8002bc2:	eb04 0443 	add.w	r4, r4, r3, lsl #1
 8002bc6:	b292      	uxth	r2, r2
 8002bc8:	f44f 632f 	mov.w	r3, #2800	; 0xaf0
 8002bcc:	4353      	muls	r3, r2
 8002bce:	f640 72ff 	movw	r2, #4095	; 0xfff
 8002bd2:	fbb3 f3f2 	udiv	r3, r3, r2
 8002bd6:	80a3      	strh	r3, [r4, #4]
 8002bd8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		  Wait_for_ADC_timeout_While_Datalog();
 8002bdc:	f7ff fbb4 	bl	8002348 <Wait_for_ADC_timeout_While_Datalog>
 8002be0:	e77a      	b.n	8002ad8 <F_Sensor_ADC_Store+0x24>
		  Wait_for_ADC_timeout_While_Datalog();
 8002be2:	f7ff fbb1 	bl	8002348 <Wait_for_ADC_timeout_While_Datalog>
 8002be6:	e799      	b.n	8002b1c <F_Sensor_ADC_Store+0x68>
		  Wait_for_ADC_timeout_While_Datalog();
 8002be8:	f7ff fbae 	bl	8002348 <Wait_for_ADC_timeout_While_Datalog>
 8002bec:	e7b6      	b.n	8002b5c <F_Sensor_ADC_Store+0xa8>
			  Wait_for_ADC_timeout_While_Datalog();
 8002bee:	f7ff fbab 	bl	8002348 <Wait_for_ADC_timeout_While_Datalog>
 8002bf2:	e7d6      	b.n	8002ba2 <F_Sensor_ADC_Store+0xee>
 8002bf4:	04300002 	.word	0x04300002
 8002bf8:	50040200 	.word	0x50040200
 8002bfc:	20008f37 	.word	0x20008f37
 8002c00:	20008978 	.word	0x20008978
 8002c04:	2000058c 	.word	0x2000058c
 8002c08:	2000057c 	.word	0x2000057c
 8002c0c:	200005dc 	.word	0x200005dc
 8002c10:	50040100 	.word	0x50040100
 8002c14:	50040000 	.word	0x50040000
 8002c18:	08600004 	.word	0x08600004

08002c1c <ACC_GPIO_INIT>:
}



void ACC_GPIO_INIT(void)
{
 8002c1c:	b510      	push	{r4, lr}
	// Configure SCK Pin connected to PA5, MISO PA6, MOSI PA7
	LL_GPIO_SetPinMode(GPIOA, LL_GPIO_PIN_5, LL_GPIO_MODE_ALTERNATE);
 8002c1e:	2202      	movs	r2, #2
 8002c20:	2120      	movs	r1, #32
 8002c22:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8002c26:	f04f 4490 	mov.w	r4, #1207959552	; 0x48000000
 8002c2a:	f7fe fe65 	bl	80018f8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetAFPin_0_7(GPIOA, LL_GPIO_PIN_5, LL_GPIO_AF_5);
 8002c2e:	2205      	movs	r2, #5
 8002c30:	2120      	movs	r1, #32
 8002c32:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c36:	f7fe feba 	bl	80019ae <LL_GPIO_SetAFPin_0_7>
	LL_GPIO_SetPinSpeed(GPIOA, LL_GPIO_PIN_5, LL_GPIO_SPEED_FREQ_VERY_HIGH);
 8002c3a:	2120      	movs	r1, #32
 8002c3c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c40:	f7fe fee1 	bl	8001a06 <LL_GPIO_SetPinSpeed.constprop.6>
 8002c44:	6863      	ldr	r3, [r4, #4]
 8002c46:	f023 0320 	bic.w	r3, r3, #32
 8002c4a:	6063      	str	r3, [r4, #4]
	LL_GPIO_SetPinOutputType(GPIOA, LL_GPIO_PIN_5, LL_GPIO_OUTPUT_PUSHPULL);
	LL_GPIO_SetPinPull(GPIOA, LL_GPIO_PIN_5, LL_GPIO_PULL_NO);
 8002c4c:	4620      	mov	r0, r4
 8002c4e:	2200      	movs	r2, #0
 8002c50:	2120      	movs	r1, #32
 8002c52:	f7fe fec2 	bl	80019da <LL_GPIO_SetPinPull>

	LL_GPIO_SetPinMode(GPIOA, LL_GPIO_PIN_6, LL_GPIO_MODE_ALTERNATE);
 8002c56:	4620      	mov	r0, r4
 8002c58:	2202      	movs	r2, #2
 8002c5a:	2140      	movs	r1, #64	; 0x40
 8002c5c:	f7fe fe4c 	bl	80018f8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetAFPin_0_7(GPIOA, LL_GPIO_PIN_6, LL_GPIO_AF_5);
 8002c60:	2205      	movs	r2, #5
 8002c62:	4620      	mov	r0, r4
 8002c64:	2140      	movs	r1, #64	; 0x40
 8002c66:	f7fe fea2 	bl	80019ae <LL_GPIO_SetAFPin_0_7>
	LL_GPIO_SetPinSpeed(GPIOA, LL_GPIO_PIN_6, LL_GPIO_SPEED_FREQ_VERY_HIGH);
 8002c6a:	4620      	mov	r0, r4
 8002c6c:	2140      	movs	r1, #64	; 0x40
 8002c6e:	f7fe feca 	bl	8001a06 <LL_GPIO_SetPinSpeed.constprop.6>
 8002c72:	6863      	ldr	r3, [r4, #4]
 8002c74:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002c78:	6063      	str	r3, [r4, #4]
	LL_GPIO_SetPinOutputType(GPIOA, LL_GPIO_PIN_6, LL_GPIO_OUTPUT_PUSHPULL);
	LL_GPIO_SetPinPull(GPIOA, LL_GPIO_PIN_6 , LL_GPIO_PULL_NO);
 8002c7a:	4620      	mov	r0, r4
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	2140      	movs	r1, #64	; 0x40
 8002c80:	f7fe feab 	bl	80019da <LL_GPIO_SetPinPull>

	LL_GPIO_SetPinMode(GPIOA, LL_GPIO_PIN_7, LL_GPIO_MODE_ALTERNATE);
 8002c84:	4620      	mov	r0, r4
 8002c86:	2202      	movs	r2, #2
 8002c88:	2180      	movs	r1, #128	; 0x80
 8002c8a:	f7fe fe35 	bl	80018f8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetAFPin_0_7(GPIOA, LL_GPIO_PIN_7, LL_GPIO_AF_5);
 8002c8e:	2205      	movs	r2, #5
 8002c90:	4620      	mov	r0, r4
 8002c92:	2180      	movs	r1, #128	; 0x80
 8002c94:	f7fe fe8b 	bl	80019ae <LL_GPIO_SetAFPin_0_7>
	LL_GPIO_SetPinSpeed(GPIOA, LL_GPIO_PIN_7, LL_GPIO_SPEED_FREQ_VERY_HIGH);
 8002c98:	4620      	mov	r0, r4
 8002c9a:	2180      	movs	r1, #128	; 0x80
 8002c9c:	f7fe feb3 	bl	8001a06 <LL_GPIO_SetPinSpeed.constprop.6>
 8002ca0:	6863      	ldr	r3, [r4, #4]
 8002ca2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002ca6:	6063      	str	r3, [r4, #4]
	LL_GPIO_SetPinOutputType(GPIOA, LL_GPIO_PIN_7, LL_GPIO_OUTPUT_PUSHPULL);
	LL_GPIO_SetPinPull(GPIOA, LL_GPIO_PIN_7, LL_GPIO_PULL_NO);
 8002ca8:	4620      	mov	r0, r4
 8002caa:	2200      	movs	r2, #0
 8002cac:	2180      	movs	r1, #128	; 0x80
}
 8002cae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	LL_GPIO_SetPinPull(GPIOA, LL_GPIO_PIN_7, LL_GPIO_PULL_NO);
 8002cb2:	f7fe be92 	b.w	80019da <LL_GPIO_SetPinPull>
	...

08002cb8 <P_IMU1_SPI1_Init>:
	LL_GPIO_SetPinPull(GPIOB, LL_GPIO_PIN_15, LL_GPIO_PULL_NO);
}


void P_IMU1_SPI1_Init(void)  //MPU9250
{
 8002cb8:	b508      	push	{r3, lr}

LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8002cba:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002cbe:	f7fe fe0d 	bl	80018dc <LL_APB2_GRP1_EnableClock>

ACC_GPIO_INIT();
 8002cc2:	f7ff ffab 	bl	8002c1c <ACC_GPIO_INIT>
  MODIFY_REG(SPIx->CR1, SPI_CR1_BR, BaudRate);
 8002cc6:	4b1b      	ldr	r3, [pc, #108]	; (8002d34 <P_IMU1_SPI1_Init+0x7c>)
 8002cc8:	681a      	ldr	r2, [r3, #0]
 8002cca:	f022 0238 	bic.w	r2, r2, #56	; 0x38
 8002cce:	f042 0208 	orr.w	r2, r2, #8
 8002cd2:	601a      	str	r2, [r3, #0]
  MODIFY_REG(SPIx->CR1, SPI_CR1_RXONLY | SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE, TransferDirection);
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	f422 4244 	bic.w	r2, r2, #50176	; 0xc400
 8002cda:	601a      	str	r2, [r3, #0]
  MODIFY_REG(SPIx->CR1, SPI_CR1_CPHA, ClockPhase);
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	f042 0201 	orr.w	r2, r2, #1
 8002ce2:	601a      	str	r2, [r3, #0]
  MODIFY_REG(SPIx->CR1, SPI_CR1_CPOL, ClockPolarity);
 8002ce4:	681a      	ldr	r2, [r3, #0]
 8002ce6:	f042 0202 	orr.w	r2, r2, #2
 8002cea:	601a      	str	r2, [r3, #0]
  MODIFY_REG(SPIx->CR1, SPI_CR1_LSBFIRST, BitOrder);
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002cf2:	601a      	str	r2, [r3, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_DS, DataWidth);
 8002cf4:	685a      	ldr	r2, [r3, #4]
 8002cf6:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8002cfa:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8002cfe:	605a      	str	r2, [r3, #4]
  MODIFY_REG(SPIx->CR1, SPI_CR1_SSM,  NSS);
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d06:	601a      	str	r2, [r3, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, ((uint32_t)(NSS >> 16U)));
 8002d08:	685a      	ldr	r2, [r3, #4]
 8002d0a:	f022 0204 	bic.w	r2, r2, #4
 8002d0e:	605a      	str	r2, [r3, #4]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 8002d10:	685a      	ldr	r2, [r3, #4]
 8002d12:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002d16:	605a      	str	r2, [r3, #4]
  MODIFY_REG(SPIx->CR1, SPI_CR1_MSTR | SPI_CR1_SSI, Mode);
 8002d18:	681a      	ldr	r2, [r3, #0]
 8002d1a:	f442 7282 	orr.w	r2, r2, #260	; 0x104
 8002d1e:	601a      	str	r2, [r3, #0]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002d26:	601a      	str	r2, [r3, #0]
  SET_BIT(SPIx->CR2, SPI_CR2_NSSP);
 8002d28:	685a      	ldr	r2, [r3, #4]
 8002d2a:	f042 0208 	orr.w	r2, r2, #8
 8002d2e:	605a      	str	r2, [r3, #4]
 8002d30:	bd08      	pop	{r3, pc}
 8002d32:	bf00      	nop
 8002d34:	40013000 	.word	0x40013000

08002d38 <MCP_setup>:

}


void MCP_setup(void)
{
 8002d38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	LL_SPI_InitTypeDef SPI_InitStruct;

	  LL_GPIO_InitTypeDef GPIO_InitStruct;

	  /* Peripheral clock enable */
	  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8002d3c:	2004      	movs	r0, #4
{
 8002d3e:	b090      	sub	sp, #64	; 0x40
	  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8002d40:	f7fe fdb0 	bl	80018a4 <LL_AHB2_GRP1_EnableClock>
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
	  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
	  LL_GPIO_Init(SPI2_SCK_IMU_GPIO_PORT, &GPIO_InitStruct);
 8002d44:	4e2e      	ldr	r6, [pc, #184]	; (8002e00 <MCP_setup+0xc8>)
	  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8002d46:	2002      	movs	r0, #2
 8002d48:	f7fe fdac 	bl	80018a4 <LL_AHB2_GRP1_EnableClock>
	  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8002d4c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002d50:	2400      	movs	r4, #0
	  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8002d52:	f7fe fdb5 	bl	80018c0 <LL_APB1_GRP1_EnableClock>
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002d56:	2502      	movs	r5, #2
 8002d58:	f04f 0803 	mov.w	r8, #3
	  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002d5c:	2705      	movs	r7, #5
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002d5e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	  LL_GPIO_Init(SPI2_SCK_IMU_GPIO_PORT, &GPIO_InitStruct);
 8002d62:	4669      	mov	r1, sp
 8002d64:	4630      	mov	r0, r6
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002d66:	e88d 0128 	stmia.w	sp, {r3, r5, r8}
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002d6a:	9403      	str	r4, [sp, #12]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002d6c:	9404      	str	r4, [sp, #16]
	  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002d6e:	9705      	str	r7, [sp, #20]
	  LL_GPIO_Init(SPI2_SCK_IMU_GPIO_PORT, &GPIO_InitStruct);
 8002d70:	f004 ff46 	bl	8007c00 <LL_GPIO_Init>

	  GPIO_InitStruct.Pin = SPI2_MISO_IMU_PIN;
 8002d74:	f44f 4380 	mov.w	r3, #16384	; 0x4000
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
	  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
	  LL_GPIO_Init(SPI2_MISO_IMU_GPIO_PORT, &GPIO_InitStruct);
 8002d78:	4669      	mov	r1, sp
 8002d7a:	4630      	mov	r0, r6
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002d7c:	e88d 0128 	stmia.w	sp, {r3, r5, r8}
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002d80:	9403      	str	r4, [sp, #12]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002d82:	9404      	str	r4, [sp, #16]
	  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002d84:	9705      	str	r7, [sp, #20]
	  LL_GPIO_Init(SPI2_MISO_IMU_GPIO_PORT, &GPIO_InitStruct);
 8002d86:	f004 ff3b 	bl	8007c00 <LL_GPIO_Init>

	  GPIO_InitStruct.Pin = SPI2_MOSI_IMU_PIN;
 8002d8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
	  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
	  LL_GPIO_Init(SPI2_MOSI_IMU_GPIO_PORT, &GPIO_InitStruct);
 8002d8e:	4669      	mov	r1, sp
 8002d90:	4630      	mov	r0, r6
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002d92:	e88d 0128 	stmia.w	sp, {r3, r5, r8}
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002d96:	9403      	str	r4, [sp, #12]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002d98:	9404      	str	r4, [sp, #16]
	  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002d9a:	9705      	str	r7, [sp, #20]
	  LL_GPIO_Init(SPI2_MOSI_IMU_GPIO_PORT, &GPIO_InitStruct);
 8002d9c:	f004 ff30 	bl	8007c00 <LL_GPIO_Init>


	  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
	  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002da0:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002da4:	9307      	str	r3, [sp, #28]
	  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002da6:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002daa:	9308      	str	r3, [sp, #32]
	  /*Mode 3 (Mode 1,1) */
	  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH; /*Clock 1 when idle and 0 when active */
	  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE; //Second clock transition is the first data capture edge
 8002dac:	2301      	movs	r3, #1
	  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8002dae:	9406      	str	r4, [sp, #24]
	  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE; //Second clock transition is the first data capture edge
 8002db0:	930a      	str	r3, [sp, #40]	; 0x28
	  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;

	  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV32;
	  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8002db2:	940d      	str	r4, [sp, #52]	; 0x34
	  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002db4:	940e      	str	r4, [sp, #56]	; 0x38
	  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8002db6:	f44f 7300 	mov.w	r3, #512	; 0x200
	  SPI_InitStruct.CRCPoly = 7; //?
	  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8002dba:	4c12      	ldr	r4, [pc, #72]	; (8002e04 <MCP_setup+0xcc>)
	  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8002dbc:	930b      	str	r3, [sp, #44]	; 0x2c
	  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV32;
 8002dbe:	2320      	movs	r3, #32
 8002dc0:	930c      	str	r3, [sp, #48]	; 0x30
	  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8002dc2:	a906      	add	r1, sp, #24
	  SPI_InitStruct.CRCPoly = 7; //?
 8002dc4:	2307      	movs	r3, #7
	  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8002dc6:	4620      	mov	r0, r4
	  SPI_InitStruct.CRCPoly = 7; //?
 8002dc8:	930f      	str	r3, [sp, #60]	; 0x3c
	  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH; /*Clock 1 when idle and 0 when active */
 8002dca:	9509      	str	r5, [sp, #36]	; 0x24
	  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8002dcc:	f005 f9e6 	bl	800819c <LL_SPI_Init>
  CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP);
 8002dd0:	6863      	ldr	r3, [r4, #4]
 8002dd2:	f023 0308 	bic.w	r3, r3, #8
 8002dd6:	6063      	str	r3, [r4, #4]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 8002dd8:	6863      	ldr	r3, [r4, #4]
 8002dda:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002dde:	6063      	str	r3, [r4, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_RXNEIE);
 8002de0:	6863      	ldr	r3, [r4, #4]
 8002de2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002de6:	6063      	str	r3, [r4, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8002de8:	6823      	ldr	r3, [r4, #0]
 8002dea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002dee:	6023      	str	r3, [r4, #0]

	  LL_SPI_SetRxFIFOThreshold(SPI2,LL_SPI_RX_FIFO_TH_QUARTER);
	  LL_SPI_DisableIT_RXNE(SPI2);
	  LL_SPI_Enable(SPI2);

	  delay_us(10000);
 8002df0:	f242 7010 	movw	r0, #10000	; 0x2710
 8002df4:	f001 f96a 	bl	80040cc <delay_us>


}
 8002df8:	b010      	add	sp, #64	; 0x40
 8002dfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002dfe:	bf00      	nop
 8002e00:	48000400 	.word	0x48000400
 8002e04:	40003800 	.word	0x40003800

08002e08 <MCP_SPI2_Initialization_at_reset>:
{	LL_GPIO_SetOutputPin(SPI2_CS_GPIO_PORT, SPI2_CS_PIN); // PA4 CS SET Active Low
 8002e08:	b508      	push	{r3, lr}
  WRITE_REG(GPIOx->BSRR, PinMask);
 8002e0a:	4b06      	ldr	r3, [pc, #24]	; (8002e24 <MCP_SPI2_Initialization_at_reset+0x1c>)
 8002e0c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002e10:	619a      	str	r2, [r3, #24]
	MCP_setup();
 8002e12:	f7ff ff91 	bl	8002d38 <MCP_setup>
	MCP_reset();
 8002e16:	f7ff fa7f 	bl	8002318 <MCP_reset>
	delay_us(70000);
 8002e1a:	4803      	ldr	r0, [pc, #12]	; (8002e28 <MCP_SPI2_Initialization_at_reset+0x20>)
}
 8002e1c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	delay_us(70000);
 8002e20:	f001 b954 	b.w	80040cc <delay_us>
 8002e24:	48000400 	.word	0x48000400
 8002e28:	00011170 	.word	0x00011170

08002e2c <Configure_USART_1>:

}


void Configure_USART_1(void)   // USART1: PB6-Tx, (PA10-Rx disabled)
{
 8002e2c:	b510      	push	{r4, lr}

// Configure Tx Pin as : Alternate function, High Speed, Push pull, Pull up
LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_6, LL_GPIO_MODE_ALTERNATE);
 8002e2e:	4c18      	ldr	r4, [pc, #96]	; (8002e90 <Configure_USART_1+0x64>)
 8002e30:	2202      	movs	r2, #2
 8002e32:	2140      	movs	r1, #64	; 0x40
 8002e34:	4620      	mov	r0, r4
 8002e36:	f7fe fd5f 	bl	80018f8 <LL_GPIO_SetPinMode>
LL_GPIO_SetAFPin_0_7(GPIOB, LL_GPIO_PIN_6, LL_GPIO_AF_7);
 8002e3a:	2207      	movs	r2, #7
 8002e3c:	2140      	movs	r1, #64	; 0x40
 8002e3e:	4620      	mov	r0, r4
 8002e40:	f7fe fdb5 	bl	80019ae <LL_GPIO_SetAFPin_0_7>
LL_GPIO_SetPinSpeed(GPIOB, LL_GPIO_PIN_6, LL_GPIO_SPEED_FREQ_VERY_HIGH);
 8002e44:	2140      	movs	r1, #64	; 0x40
 8002e46:	4620      	mov	r0, r4
 8002e48:	f7fe fddd 	bl	8001a06 <LL_GPIO_SetPinSpeed.constprop.6>
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8002e4c:	6863      	ldr	r3, [r4, #4]
 8002e4e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002e52:	6063      	str	r3, [r4, #4]
LL_GPIO_SetPinOutputType(GPIOB, LL_GPIO_PIN_6, LL_GPIO_OUTPUT_PUSHPULL);
LL_GPIO_SetPinPull(GPIOB, LL_GPIO_PIN_6, LL_GPIO_PULL_UP);
 8002e54:	2201      	movs	r2, #1
 8002e56:	2140      	movs	r1, #64	; 0x40
 8002e58:	4620      	mov	r0, r4
 8002e5a:	f7fe fdbe 	bl	80019da <LL_GPIO_SetPinPull>

RCC->APB2ENR |= RCC_APB2ENR_USART1EN; // USART1 clock enable, Clock source Default peripheral clock PCLK2, APB2
 8002e5e:	4a0d      	ldr	r2, [pc, #52]	; (8002e94 <Configure_USART_1+0x68>)
 8002e60:	6e13      	ldr	r3, [r2, #96]	; 0x60
 8002e62:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e66:	6613      	str	r3, [r2, #96]	; 0x60

// Default parameter: 8 data bit, 1 start bit, 1 stop bit, no parity, no hardware flow control

MODIFY_REG(USART1->CR1, USART_CR1_RE | USART_CR1_TE, (USART_CR1_TE |USART_CR1_RE));  // TX/RX direction BidirecttionalLL_USART_DIRECTION_TX_RX
 8002e68:	4b0b      	ldr	r3, [pc, #44]	; (8002e98 <Configure_USART_1+0x6c>)
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	f042 020c 	orr.w	r2, r2, #12
 8002e70:	601a      	str	r2, [r3, #0]

USART1->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(SystemCoreClock, 115200));  // Baud rate 115200
 8002e72:	4a0a      	ldr	r2, [pc, #40]	; (8002e9c <Configure_USART_1+0x70>)
 8002e74:	6812      	ldr	r2, [r2, #0]
 8002e76:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8002e7a:	f502 4261 	add.w	r2, r2, #57600	; 0xe100
 8002e7e:	fbb2 f2f1 	udiv	r2, r2, r1
 8002e82:	60da      	str	r2, [r3, #12]

USART1->CR1|= USART_CR1_UE;  // Unable USART1
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	f042 0201 	orr.w	r2, r2, #1
 8002e8a:	601a      	str	r2, [r3, #0]
 8002e8c:	bd10      	pop	{r4, pc}
 8002e8e:	bf00      	nop
 8002e90:	48000400 	.word	0x48000400
 8002e94:	40021000 	.word	0x40021000
 8002e98:	40013800 	.word	0x40013800
 8002e9c:	20000008 	.word	0x20000008

08002ea0 <USART1_wr_print>:

void USART1_wr_print(uint8_t *buffer, uint32_t nBytes)
{
for (int i=0;i<nBytes;i++)
{
while(!(USART1->ISR & USART_ISR_TXE));
 8002ea0:	4b09      	ldr	r3, [pc, #36]	; (8002ec8 <USART1_wr_print+0x28>)
 8002ea2:	4401      	add	r1, r0
for (int i=0;i<nBytes;i++)
 8002ea4:	4288      	cmp	r0, r1
 8002ea6:	d100      	bne.n	8002eaa <USART1_wr_print+0xa>
USART1->TDR= buffer[i]& 0xFF;

while(!(USART1->ISR & USART_ISR_TC));
USART1->ISR &= ~USART_ISR_TC;
}
}
 8002ea8:	4770      	bx	lr
while(!(USART1->ISR & USART_ISR_TXE));
 8002eaa:	69da      	ldr	r2, [r3, #28]
 8002eac:	0612      	lsls	r2, r2, #24
 8002eae:	d5fc      	bpl.n	8002eaa <USART1_wr_print+0xa>
USART1->TDR= buffer[i]& 0xFF;
 8002eb0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002eb4:	851a      	strh	r2, [r3, #40]	; 0x28
while(!(USART1->ISR & USART_ISR_TC));
 8002eb6:	69da      	ldr	r2, [r3, #28]
 8002eb8:	0652      	lsls	r2, r2, #25
 8002eba:	d5fc      	bpl.n	8002eb6 <USART1_wr_print+0x16>
USART1->ISR &= ~USART_ISR_TC;
 8002ebc:	69da      	ldr	r2, [r3, #28]
 8002ebe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002ec2:	61da      	str	r2, [r3, #28]
 8002ec4:	e7ee      	b.n	8002ea4 <USART1_wr_print+0x4>
 8002ec6:	bf00      	nop
 8002ec8:	40013800 	.word	0x40013800

08002ecc <Clear_ErrorTimestamp_Buffer>:

int FPGA_Loop_Error_cnt;

void Clear_ErrorTimestamp_Buffer(void)
{
	ErrorCodeBuf=0;
 8002ecc:	4a02      	ldr	r2, [pc, #8]	; (8002ed8 <Clear_ErrorTimestamp_Buffer+0xc>)
 8002ece:	2300      	movs	r3, #0
 8002ed0:	7013      	strb	r3, [r2, #0]
	ErrorTimeStampBuf=0;
 8002ed2:	4a02      	ldr	r2, [pc, #8]	; (8002edc <Clear_ErrorTimestamp_Buffer+0x10>)
 8002ed4:	6013      	str	r3, [r2, #0]
 8002ed6:	4770      	bx	lr
 8002ed8:	200086b0 	.word	0x200086b0
 8002edc:	200086b4 	.word	0x200086b4

08002ee0 <Reset_All>:
{
 8002ee0:	b508      	push	{r3, lr}
	last_file=0;
 8002ee2:	4b0d      	ldr	r3, [pc, #52]	; (8002f18 <Reset_All+0x38>)
 8002ee4:	2100      	movs	r1, #0
 8002ee6:	6019      	str	r1, [r3, #0]
	Sub_cnt=0;                // Array Index count in a single buffer to store values
 8002ee8:	4b0c      	ldr	r3, [pc, #48]	; (8002f1c <Reset_All+0x3c>)
 8002eea:	6019      	str	r1, [r3, #0]
	w_flag=1;                 // Buffer write flag to be written in FATFS file (1=Buffer1, 0=Buffer0)
 8002eec:	4b0c      	ldr	r3, [pc, #48]	; (8002f20 <Reset_All+0x40>)
 8002eee:	2201      	movs	r2, #1
 8002ef0:	701a      	strb	r2, [r3, #0]
	s_flag=0;                 // Buffer Store flag to be stored/filled by sensor values in interrupt (1=Buffer1, 0=Buffer0)
 8002ef2:	4b0c      	ldr	r3, [pc, #48]	; (8002f24 <Reset_All+0x44>)
 8002ef4:	7019      	strb	r1, [r3, #0]
	SD_write_Flag = 0;        // Flag to indicates whether a buffer a full and ready to write in SD card
 8002ef6:	4b0c      	ldr	r3, [pc, #48]	; (8002f28 <Reset_All+0x48>)
 8002ef8:	7019      	strb	r1, [r3, #0]
	SD_Write_Count = 0;       // Number of SD write. If reach a predefined value, f_sync() operation will update FATFS files.
 8002efa:	4b0c      	ldr	r3, [pc, #48]	; (8002f2c <Reset_All+0x4c>)
 8002efc:	7019      	strb	r1, [r3, #0]
	Clear_ErrorTimestamp_Buffer();
 8002efe:	f7ff ffe5 	bl	8002ecc <Clear_ErrorTimestamp_Buffer>
 8002f02:	4b0b      	ldr	r3, [pc, #44]	; (8002f30 <Reset_All+0x50>)
	Error_reg_log.Error[indxE]=0;
 8002f04:	460a      	mov	r2, r1
 8002f06:	f1a3 0008 	sub.w	r0, r3, #8
 8002f0a:	540a      	strb	r2, [r1, r0]
	for(int indxE=0;indxE<10;indxE++)
 8002f0c:	3101      	adds	r1, #1
 8002f0e:	290a      	cmp	r1, #10
	Error_reg_log.ErrorTime[indxE]=0;
 8002f10:	f843 2f04 	str.w	r2, [r3, #4]!
	for(int indxE=0;indxE<10;indxE++)
 8002f14:	d1f9      	bne.n	8002f0a <Reset_All+0x2a>
}
 8002f16:	bd08      	pop	{r3, pc}
 8002f18:	20008cac 	.word	0x20008cac
 8002f1c:	2000057c 	.word	0x2000057c
 8002f20:	20000004 	.word	0x20000004
 8002f24:	2000058c 	.word	0x2000058c
 8002f28:	200086a8 	.word	0x200086a8
 8002f2c:	20000578 	.word	0x20000578
 8002f30:	200085e8 	.word	0x200085e8

08002f34 <Save_ErrorTimestamp_Buffer>:
}

void Save_ErrorTimestamp_Buffer(uint8_t ErrorCode)
{
 8002f34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	ErrorCodeBuf=ErrorCode;
 8002f36:	4b21      	ldr	r3, [pc, #132]	; (8002fbc <Save_ErrorTimestamp_Buffer+0x88>)
{
 8002f38:	4606      	mov	r6, r0
	ErrorCodeBuf=ErrorCode;
 8002f3a:	7018      	strb	r0, [r3, #0]
	ErrorTimeStampBuf=__RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetHour(RTC))*10000+__RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetMinute(RTC))*100+__RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetSecond(RTC));
 8002f3c:	f7fe fdf8 	bl	8001b30 <LL_RTC_TIME_GetHour.constprop.13>
 8002f40:	4604      	mov	r4, r0
 8002f42:	f7fe fdf5 	bl	8001b30 <LL_RTC_TIME_GetHour.constprop.13>
 8002f46:	4605      	mov	r5, r0
 8002f48:	f7fe fdd8 	bl	8001afc <LL_RTC_TIME_GetMinute.constprop.12>
 8002f4c:	f3c4 1403 	ubfx	r4, r4, #4, #4
 8002f50:	4607      	mov	r7, r0
 8002f52:	f7fe fdd3 	bl	8001afc <LL_RTC_TIME_GetMinute.constprop.12>
 8002f56:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8002f5a:	f005 040f 	and.w	r4, r5, #15
 8002f5e:	eb04 0443 	add.w	r4, r4, r3, lsl #1
 8002f62:	f3c7 1303 	ubfx	r3, r7, #4, #4
 8002f66:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002f6a:	f000 000f 	and.w	r0, r0, #15
 8002f6e:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 8002f72:	b2c0      	uxtb	r0, r0
 8002f74:	2364      	movs	r3, #100	; 0x64
 8002f76:	fb10 f003 	smulbb	r0, r0, r3
 8002f7a:	b2e4      	uxtb	r4, r4
 8002f7c:	f242 7310 	movw	r3, #10000	; 0x2710
 8002f80:	fb03 0404 	mla	r4, r3, r4, r0
 8002f84:	f7fe fda2 	bl	8001acc <LL_RTC_TIME_GetSecond.constprop.11>
 8002f88:	4605      	mov	r5, r0
 8002f8a:	f7fe fd9f 	bl	8001acc <LL_RTC_TIME_GetSecond.constprop.11>
 8002f8e:	f3c5 1303 	ubfx	r3, r5, #4, #4
 8002f92:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002f96:	f000 000f 	and.w	r0, r0, #15
 8002f9a:	eb00 0043 	add.w	r0, r0, r3, lsl #1

	Error_reg_log.Error[Error_indx]=ErrorCode;
 8002f9e:	4908      	ldr	r1, [pc, #32]	; (8002fc0 <Save_ErrorTimestamp_Buffer+0x8c>)
	ErrorTimeStampBuf=__RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetHour(RTC))*10000+__RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetMinute(RTC))*100+__RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetSecond(RTC));
 8002fa0:	4b08      	ldr	r3, [pc, #32]	; (8002fc4 <Save_ErrorTimestamp_Buffer+0x90>)
	Error_reg_log.Error[Error_indx]=ErrorCode;
 8002fa2:	4a09      	ldr	r2, [pc, #36]	; (8002fc8 <Save_ErrorTimestamp_Buffer+0x94>)
	ErrorTimeStampBuf=__RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetHour(RTC))*10000+__RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetMinute(RTC))*100+__RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetSecond(RTC));
 8002fa4:	fa54 f480 	uxtab	r4, r4, r0
 8002fa8:	601c      	str	r4, [r3, #0]
	Error_reg_log.Error[Error_indx]=ErrorCode;
 8002faa:	780b      	ldrb	r3, [r1, #0]
 8002fac:	54d6      	strb	r6, [r2, r3]
	Error_reg_log.ErrorTime[Error_indx]=ErrorTimeStampBuf;
 8002fae:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	Error_indx++;
 8002fb2:	3301      	adds	r3, #1
 8002fb4:	700b      	strb	r3, [r1, #0]
	Error_reg_log.ErrorTime[Error_indx]=ErrorTimeStampBuf;
 8002fb6:	60d4      	str	r4, [r2, #12]
	Error_indx++;
 8002fb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002fba:	bf00      	nop
 8002fbc:	200086b0 	.word	0x200086b0
 8002fc0:	200089ae 	.word	0x200089ae
 8002fc4:	200086b4 	.word	0x200086b4
 8002fc8:	200085e0 	.word	0x200085e0

08002fcc <AIM_Error_Handler>:
}

void AIM_Error_Handler(int AIM_Error_Code)
{
    switch(AIM_Error_Code) {
 8002fcc:	3801      	subs	r0, #1
{
 8002fce:	b510      	push	{r4, lr}
    switch(AIM_Error_Code) {
 8002fd0:	280f      	cmp	r0, #15
 8002fd2:	d862      	bhi.n	800309a <AIM_Error_Handler+0xce>
 8002fd4:	e8df f000 	tbb	[pc, r0]
 8002fd8:	392e611e 	.word	0x392e611e
 8002fdc:	4661610f 	.word	0x4661610f
 8002fe0:	54616161 	.word	0x54616161
 8002fe4:	08616161 	.word	0x08616161

	case FPGA_SPI_R_Error:
		Save_ErrorTimestamp_Buffer(FPGA_SPI_R_Error);
 8002fe8:	2010      	movs	r0, #16
 8002fea:	f7ff ffa3 	bl	8002f34 <Save_ErrorTimestamp_Buffer>
		FATAL_Error = 1;
 8002fee:	4b2b      	ldr	r3, [pc, #172]	; (800309c <AIM_Error_Handler+0xd0>)
 8002ff0:	2201      	movs	r2, #1
 8002ff2:	701a      	strb	r2, [r3, #0]

	break;
 8002ff4:	bd10      	pop	{r4, pc}

			case f_write_E:
				file_reopen();
 8002ff6:	f7fe fec7 	bl	8001d88 <file_reopen>
				if (Fat_write_read_fail==1) // Could not solve write issue by reopening file
 8002ffa:	4b29      	ldr	r3, [pc, #164]	; (80030a0 <AIM_Error_Handler+0xd4>)
 8002ffc:	681c      	ldr	r4, [r3, #0]
 8002ffe:	2c01      	cmp	r4, #1
 8003000:	d14b      	bne.n	800309a <AIM_Error_Handler+0xce>
								  {
									   Fat_read_mnt_fail=0;
 8003002:	4b28      	ldr	r3, [pc, #160]	; (80030a4 <AIM_Error_Handler+0xd8>)
 8003004:	2200      	movs	r2, #0
										Save_ErrorTimestamp_Buffer(f_write_E);
 8003006:	2005      	movs	r0, #5
									   Fat_read_mnt_fail=0;
 8003008:	601a      	str	r2, [r3, #0]
										Save_ErrorTimestamp_Buffer(f_write_E);
 800300a:	f7ff ff93 	bl	8002f34 <Save_ErrorTimestamp_Buffer>
										File_Sensor_write_issue=1;
 800300e:	4b26      	ldr	r3, [pc, #152]	; (80030a8 <AIM_Error_Handler+0xdc>)
				file_reopen_sync();
				if (Fat_sync_read_fail==1) // Could not solve write issue by reopening file
								  {
										Fat_sync_read_fail=0;
										Save_ErrorTimestamp_Buffer(f_sync_E);
										File_Sensor_close_issue=1;
 8003010:	701c      	strb	r4, [r3, #0]
 8003012:	e018      	b.n	8003046 <AIM_Error_Handler+0x7a>
				file_mnt_reopen();
 8003014:	f7fe fed0 	bl	8001db8 <file_mnt_reopen>
				  if (Fat_read_mnt_fail==1) // Could not solve read issue by FATFS mount
 8003018:	4b22      	ldr	r3, [pc, #136]	; (80030a4 <AIM_Error_Handler+0xd8>)
 800301a:	681c      	ldr	r4, [r3, #0]
 800301c:	2c01      	cmp	r4, #1
 800301e:	d13c      	bne.n	800309a <AIM_Error_Handler+0xce>
					  Fat_read_mnt_fail=0;
 8003020:	2200      	movs	r2, #0
						Save_ErrorTimestamp_Buffer(f_open_E);
 8003022:	4620      	mov	r0, r4
					  Fat_read_mnt_fail=0;
 8003024:	601a      	str	r2, [r3, #0]
						Save_ErrorTimestamp_Buffer(f_open_E);
 8003026:	f7ff ff85 	bl	8002f34 <Save_ErrorTimestamp_Buffer>
						FATAL_Error = 1;
 800302a:	4b1c      	ldr	r3, [pc, #112]	; (800309c <AIM_Error_Handler+0xd0>)
 800302c:	701c      	strb	r4, [r3, #0]
						Skip_FATFS =1;
 800302e:	4b1f      	ldr	r3, [pc, #124]	; (80030ac <AIM_Error_Handler+0xe0>)
										FATAL_Error = 1;
 8003030:	701c      	strb	r4, [r3, #0]
 8003032:	bd10      	pop	{r4, pc}
				Try_FATFS_Mount();
 8003034:	f7fe fe62 	bl	8001cfc <Try_FATFS_Mount>
				if (Skip_FATFS==1)  // Could not solve FATFS mount
 8003038:	4b1c      	ldr	r3, [pc, #112]	; (80030ac <AIM_Error_Handler+0xe0>)
 800303a:	781c      	ldrb	r4, [r3, #0]
 800303c:	2c01      	cmp	r4, #1
 800303e:	d12c      	bne.n	800309a <AIM_Error_Handler+0xce>
				Save_ErrorTimestamp_Buffer(f_mount_E);
 8003040:	2003      	movs	r0, #3
 8003042:	f7ff ff77 	bl	8002f34 <Save_ErrorTimestamp_Buffer>
										FATAL_Error = 1;
 8003046:	4b15      	ldr	r3, [pc, #84]	; (800309c <AIM_Error_Handler+0xd0>)
 8003048:	e7f2      	b.n	8003030 <AIM_Error_Handler+0x64>
				file_reopen_sync();
 800304a:	f7fe fe85 	bl	8001d58 <file_reopen_sync>
				if (Fat_sync_read_fail==1) // Could not solve write issue by reopening file
 800304e:	4b18      	ldr	r3, [pc, #96]	; (80030b0 <AIM_Error_Handler+0xe4>)
 8003050:	681c      	ldr	r4, [r3, #0]
 8003052:	2c01      	cmp	r4, #1
 8003054:	d121      	bne.n	800309a <AIM_Error_Handler+0xce>
										Fat_sync_read_fail=0;
 8003056:	2200      	movs	r2, #0
										Save_ErrorTimestamp_Buffer(f_sync_E);
 8003058:	2004      	movs	r0, #4
										Fat_sync_read_fail=0;
 800305a:	601a      	str	r2, [r3, #0]
										Save_ErrorTimestamp_Buffer(f_sync_E);
 800305c:	f7ff ff6a 	bl	8002f34 <Save_ErrorTimestamp_Buffer>
										File_Sensor_close_issue=1;
 8003060:	4b14      	ldr	r3, [pc, #80]	; (80030b4 <AIM_Error_Handler+0xe8>)
 8003062:	e7d5      	b.n	8003010 <AIM_Error_Handler+0x44>

			break;

			case SPI_Acc_Error :

				if (SPI_ErrorCnt>3)
 8003064:	4a14      	ldr	r2, [pc, #80]	; (80030b8 <AIM_Error_Handler+0xec>)
 8003066:	7813      	ldrb	r3, [r2, #0]
 8003068:	2b03      	cmp	r3, #3
 800306a:	d914      	bls.n	8003096 <AIM_Error_Handler+0xca>
				{
				SPI_ErrorCnt=0;
 800306c:	2300      	movs	r3, #0
 800306e:	7013      	strb	r3, [r2, #0]
				FATAL_Error = 1;
 8003070:	4b0a      	ldr	r3, [pc, #40]	; (800309c <AIM_Error_Handler+0xd0>)
 8003072:	2201      	movs	r2, #1
 8003074:	701a      	strb	r2, [r3, #0]
				Save_ErrorTimestamp_Buffer(SPI_Acc_Error);
 8003076:	2008      	movs	r0, #8
		    default :

		    break;

    }
}
 8003078:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				Save_ErrorTimestamp_Buffer(ADC_R_Error);
 800307c:	f7ff bf5a 	b.w	8002f34 <Save_ErrorTimestamp_Buffer>
				if (ADC_ErrorCnt>3)
 8003080:	4a0e      	ldr	r2, [pc, #56]	; (80030bc <AIM_Error_Handler+0xf0>)
 8003082:	7813      	ldrb	r3, [r2, #0]
 8003084:	2b03      	cmp	r3, #3
 8003086:	d906      	bls.n	8003096 <AIM_Error_Handler+0xca>
				ADC_ErrorCnt=0;
 8003088:	2300      	movs	r3, #0
 800308a:	7013      	strb	r3, [r2, #0]
				FATAL_Error = 1;
 800308c:	4b03      	ldr	r3, [pc, #12]	; (800309c <AIM_Error_Handler+0xd0>)
 800308e:	2201      	movs	r2, #1
 8003090:	701a      	strb	r2, [r3, #0]
				Save_ErrorTimestamp_Buffer(ADC_R_Error);
 8003092:	200c      	movs	r0, #12
 8003094:	e7f0      	b.n	8003078 <AIM_Error_Handler+0xac>
				ADC_ErrorCnt++;
 8003096:	3301      	adds	r3, #1
 8003098:	7013      	strb	r3, [r2, #0]
 800309a:	bd10      	pop	{r4, pc}
 800309c:	20008ca8 	.word	0x20008ca8
 80030a0:	20008954 	.word	0x20008954
 80030a4:	200089fc 	.word	0x200089fc
 80030a8:	20008974 	.word	0x20008974
 80030ac:	20008ca9 	.word	0x20008ca9
 80030b0:	20008958 	.word	0x20008958
 80030b4:	20008a3e 	.word	0x20008a3e
 80030b8:	20008f3c 	.word	0x20008f3c
 80030bc:	20008cb0 	.word	0x20008cb0

080030c0 <FATFS_Init>:
{
 80030c0:	b510      	push	{r4, lr}
	  if(FATFS_LinkDriver(&SD_Driver, SDPath) == 0)    // Link SD Driver
 80030c2:	490b      	ldr	r1, [pc, #44]	; (80030f0 <FATFS_Init+0x30>)
 80030c4:	480b      	ldr	r0, [pc, #44]	; (80030f4 <FATFS_Init+0x34>)
 80030c6:	4c0c      	ldr	r4, [pc, #48]	; (80030f8 <FATFS_Init+0x38>)
 80030c8:	f008 f888 	bl	800b1dc <FATFS_LinkDriver>
 80030cc:	b928      	cbnz	r0, 80030da <FATFS_Init+0x1a>
			 if(f_mount(&SDFatFs, (TCHAR const*)SDPath, 1) != FR_OK)  // Register the file system object to the FatFs module
 80030ce:	2201      	movs	r2, #1
 80030d0:	4907      	ldr	r1, [pc, #28]	; (80030f0 <FATFS_Init+0x30>)
 80030d2:	480a      	ldr	r0, [pc, #40]	; (80030fc <FATFS_Init+0x3c>)
 80030d4:	f007 fbb0 	bl	800a838 <f_mount>
 80030d8:	b108      	cbz	r0, 80030de <FATFS_Init+0x1e>
				 Fat_mnt_fail=1;
 80030da:	2301      	movs	r3, #1
 80030dc:	6023      	str	r3, [r4, #0]
	  if (Fat_mnt_fail == 1)    // Could not Link driver in 2nd Attempt
 80030de:	6823      	ldr	r3, [r4, #0]
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d104      	bne.n	80030ee <FATFS_Init+0x2e>
		  AIM_Error_Handler(f_mount_E);
 80030e4:	2003      	movs	r0, #3
}
 80030e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		  AIM_Error_Handler(f_mount_E);
 80030ea:	f7ff bf6f 	b.w	8002fcc <AIM_Error_Handler>
 80030ee:	bd10      	pop	{r4, pc}
 80030f0:	20008a45 	.word	0x20008a45
 80030f4:	0800c7cc 	.word	0x0800c7cc
 80030f8:	20008950 	.word	0x20008950
 80030fc:	20008a54 	.word	0x20008a54

08003100 <Check_SD_Command_File>:
{
 8003100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	  Data_log_Start_Resume = 0;
 8003102:	4c31      	ldr	r4, [pc, #196]	; (80031c8 <Check_SD_Command_File+0xc8>)
	 if(FATFS_LinkDriver(&SD_Driver, SDPath) == 0)    // Link SD Driver
 8003104:	4931      	ldr	r1, [pc, #196]	; (80031cc <Check_SD_Command_File+0xcc>)
 8003106:	4832      	ldr	r0, [pc, #200]	; (80031d0 <Check_SD_Command_File+0xd0>)
 8003108:	4e32      	ldr	r6, [pc, #200]	; (80031d4 <Check_SD_Command_File+0xd4>)
	  Data_log_Start_Resume = 0;
 800310a:	2300      	movs	r3, #0
 800310c:	7023      	strb	r3, [r4, #0]
	 if(FATFS_LinkDriver(&SD_Driver, SDPath) == 0)    // Link SD Driver
 800310e:	f008 f865 	bl	800b1dc <FATFS_LinkDriver>
 8003112:	b930      	cbnz	r0, 8003122 <Check_SD_Command_File+0x22>
	 if(f_mount(&SDFatFs, (TCHAR const*)SDPath, 1) != FR_OK)  // Register the file system object to the FatFs module
 8003114:	2201      	movs	r2, #1
 8003116:	492d      	ldr	r1, [pc, #180]	; (80031cc <Check_SD_Command_File+0xcc>)
 8003118:	482f      	ldr	r0, [pc, #188]	; (80031d8 <Check_SD_Command_File+0xd8>)
 800311a:	f007 fb8d 	bl	800a838 <f_mount>
 800311e:	4605      	mov	r5, r0
 8003120:	b148      	cbz	r0, 8003136 <Check_SD_Command_File+0x36>
		 Fat_mnt_fail=1;
 8003122:	2301      	movs	r3, #1
 8003124:	6033      	str	r3, [r6, #0]
	  if (Fat_mnt_fail == 1)    // Could not Link driver in 2nd Attempt
 8003126:	6833      	ldr	r3, [r6, #0]
 8003128:	2b01      	cmp	r3, #1
 800312a:	d14b      	bne.n	80031c4 <Check_SD_Command_File+0xc4>
		  AIM_Error_Handler(f_mount_E);
 800312c:	2003      	movs	r0, #3
}
 800312e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		  AIM_Error_Handler(f_mount_E);
 8003132:	f7ff bf4b 	b.w	8002fcc <AIM_Error_Handler>
		 if(f_open(&MyFile, "EnterDFU.txt", FA_READ) != FR_OK) // Check the presence of EnterDFU.txt file
 8003136:	2201      	movs	r2, #1
 8003138:	4928      	ldr	r1, [pc, #160]	; (80031dc <Check_SD_Command_File+0xdc>)
 800313a:	4829      	ldr	r0, [pc, #164]	; (80031e0 <Check_SD_Command_File+0xe0>)
 800313c:	f007 fbb2 	bl	800a8a4 <f_open>
 8003140:	4607      	mov	r7, r0
 8003142:	b360      	cbz	r0, 800319e <Check_SD_Command_File+0x9e>
			   if(f_open(&MyFile, "EnterVCP.txt", FA_READ) != FR_OK) // Check the presence of EnterVCP.txt file
 8003144:	2201      	movs	r2, #1
 8003146:	4927      	ldr	r1, [pc, #156]	; (80031e4 <Check_SD_Command_File+0xe4>)
 8003148:	4825      	ldr	r0, [pc, #148]	; (80031e0 <Check_SD_Command_File+0xe0>)
 800314a:	f007 fbab 	bl	800a8a4 <f_open>
 800314e:	b1f0      	cbz	r0, 800318e <Check_SD_Command_File+0x8e>
					 if (Logstart_Delete ==1)
 8003150:	4b25      	ldr	r3, [pc, #148]	; (80031e8 <Check_SD_Command_File+0xe8>)
 8003152:	681a      	ldr	r2, [r3, #0]
 8003154:	2a01      	cmp	r2, #1
 8003156:	d104      	bne.n	8003162 <Check_SD_Command_File+0x62>
								  if (f_unlink ("LogStart.txt") == FR_OK) {    // If LogStart.txt file present, delete the file
 8003158:	4824      	ldr	r0, [pc, #144]	; (80031ec <Check_SD_Command_File+0xec>)
						 Logstart_Delete=0;
 800315a:	601d      	str	r5, [r3, #0]
					  if (f_unlink ("EnterVCP.txt") == FR_OK) {    // If EnterVCP.txt file present, delete the file
 800315c:	f007 ffa2 	bl	800b0a4 <f_unlink>
 8003160:	e006      	b.n	8003170 <Check_SD_Command_File+0x70>
				   if(f_open(&MyFile, "LogStart.txt", FA_READ) != FR_OK) // Check the presence of LogStart.txt file
 8003162:	2201      	movs	r2, #1
 8003164:	4921      	ldr	r1, [pc, #132]	; (80031ec <Check_SD_Command_File+0xec>)
 8003166:	481e      	ldr	r0, [pc, #120]	; (80031e0 <Check_SD_Command_File+0xe0>)
 8003168:	f007 fb9c 	bl	800a8a4 <f_open>
 800316c:	b148      	cbz	r0, 8003182 <Check_SD_Command_File+0x82>
					   Data_log_Start_Resume = 0;          // Data Log Stops
 800316e:	7025      	strb	r5, [r4, #0]
			f_mount(0, "", 0); 		     //  unmount FATFS file if necessary
 8003170:	2200      	movs	r2, #0
 8003172:	491f      	ldr	r1, [pc, #124]	; (80031f0 <Check_SD_Command_File+0xf0>)
 8003174:	4610      	mov	r0, r2
 8003176:	f007 fb5f 	bl	800a838 <f_mount>
			FATFS_UnLinkDriver(SDPath);  //  unlink SD card driver if necessary
 800317a:	4814      	ldr	r0, [pc, #80]	; (80031cc <Check_SD_Command_File+0xcc>)
 800317c:	f008 f84a 	bl	800b214 <FATFS_UnLinkDriver>
 8003180:	e7d1      	b.n	8003126 <Check_SD_Command_File+0x26>
					   Data_log_Start_Resume = 1;          // Data Log Starts/Resume
 8003182:	2301      	movs	r3, #1
					   f_close(&MyFile);
 8003184:	4816      	ldr	r0, [pc, #88]	; (80031e0 <Check_SD_Command_File+0xe0>)
					   Data_log_Start_Resume = 1;          // Data Log Starts/Resume
 8003186:	7023      	strb	r3, [r4, #0]
					   f_close(&MyFile);
 8003188:	f007 fdb3 	bl	800acf2 <f_close>
 800318c:	e7f0      	b.n	8003170 <Check_SD_Command_File+0x70>
				     USB_Mode = 0;                       // USB VCP mode in Next USB Connectivity
 800318e:	4b19      	ldr	r3, [pc, #100]	; (80031f4 <Check_SD_Command_File+0xf4>)
				     Data_log_Start_Resume = 0;          // Data Log Stops
 8003190:	7020      	strb	r0, [r4, #0]
				     USB_Mode = 0;                       // USB VCP mode in Next USB Connectivity
 8003192:	7018      	strb	r0, [r3, #0]
					 f_close(&MyFile);
 8003194:	4812      	ldr	r0, [pc, #72]	; (80031e0 <Check_SD_Command_File+0xe0>)
 8003196:	f007 fdac 	bl	800acf2 <f_close>
					  if (f_unlink ("EnterVCP.txt") == FR_OK) {    // If EnterVCP.txt file present, delete the file
 800319a:	4812      	ldr	r0, [pc, #72]	; (80031e4 <Check_SD_Command_File+0xe4>)
 800319c:	e7de      	b.n	800315c <Check_SD_Command_File+0x5c>
			 f_close(&MyFile);
 800319e:	4810      	ldr	r0, [pc, #64]	; (80031e0 <Check_SD_Command_File+0xe0>)
 80031a0:	f007 fda7 	bl	800acf2 <f_close>
			  if (f_unlink ("EnterDFU.txt") == FR_OK) {    // If EnterDFU.txt file present, delete the file
 80031a4:	480d      	ldr	r0, [pc, #52]	; (80031dc <Check_SD_Command_File+0xdc>)
 80031a6:	f007 ff7d 	bl	800b0a4 <f_unlink>
				f_mount(0, "", 0); 		     //  unmount FATFS file if necessary
 80031aa:	463a      	mov	r2, r7
 80031ac:	4910      	ldr	r1, [pc, #64]	; (80031f0 <Check_SD_Command_File+0xf0>)
 80031ae:	4638      	mov	r0, r7
 80031b0:	f007 fb42 	bl	800a838 <f_mount>
				FATFS_UnLinkDriver(SDPath);  //  unlink SD card driver if necessary
 80031b4:	4805      	ldr	r0, [pc, #20]	; (80031cc <Check_SD_Command_File+0xcc>)
 80031b6:	f008 f82d 	bl	800b214 <FATFS_UnLinkDriver>
			*Bootloader_Ram_Key_Address = Bootloader_Key_Value; // Write a key to a RAM location to check at next reset
 80031ba:	4b0f      	ldr	r3, [pc, #60]	; (80031f8 <Check_SD_Command_File+0xf8>)
 80031bc:	4a0f      	ldr	r2, [pc, #60]	; (80031fc <Check_SD_Command_File+0xfc>)
 80031be:	601a      	str	r2, [r3, #0]
			 NVIC_SystemReset();        // System reset
 80031c0:	f7fe fb54 	bl	800186c <NVIC_SystemReset>
 80031c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80031c6:	bf00      	nop
 80031c8:	200086a1 	.word	0x200086a1
 80031cc:	20008a45 	.word	0x20008a45
 80031d0:	0800c7cc 	.word	0x0800c7cc
 80031d4:	20008950 	.word	0x20008950
 80031d8:	20008a54 	.word	0x20008a54
 80031dc:	0800c536 	.word	0x0800c536
 80031e0:	20008cb4 	.word	0x20008cb4
 80031e4:	0800c543 	.word	0x0800c543
 80031e8:	20009448 	.word	0x20009448
 80031ec:	0800c550 	.word	0x0800c550
 80031f0:	0800c6f7 	.word	0x0800c6f7
 80031f4:	20008f74 	.word	0x20008f74
 80031f8:	20017ff0 	.word	0x20017ff0
 80031fc:	deadbeef 	.word	0xdeadbeef

08003200 <Execute_VCP_Command>:
	 if (EnterReset_Create ==1)
 8003200:	4a10      	ldr	r2, [pc, #64]	; (8003244 <Execute_VCP_Command+0x44>)
 8003202:	6811      	ldr	r1, [r2, #0]
{
 8003204:	b538      	push	{r3, r4, r5, lr}
	  Data_log_Start_Resume = 0;
 8003206:	4c10      	ldr	r4, [pc, #64]	; (8003248 <Execute_VCP_Command+0x48>)
 8003208:	2300      	movs	r3, #0
	 if (EnterReset_Create ==1)
 800320a:	2901      	cmp	r1, #1
	  Data_log_Start_Resume = 0;
 800320c:	7023      	strb	r3, [r4, #0]
	 if (EnterReset_Create ==1)
 800320e:	d102      	bne.n	8003216 <Execute_VCP_Command+0x16>
		 EnterReset_Create =0;
 8003210:	6013      	str	r3, [r2, #0]
			NVIC_SystemReset();    // System reset
 8003212:	f7fe fb2b 	bl	800186c <NVIC_SystemReset>
	 if (EnterDFU_Create ==1)
 8003216:	4a0d      	ldr	r2, [pc, #52]	; (800324c <Execute_VCP_Command+0x4c>)
 8003218:	6811      	ldr	r1, [r2, #0]
 800321a:	2901      	cmp	r1, #1
 800321c:	d104      	bne.n	8003228 <Execute_VCP_Command+0x28>
		    EnterDFU_Create =0;
 800321e:	6013      	str	r3, [r2, #0]
			*Bootloader_Ram_Key_Address = Bootloader_Key_Value; // Write a key to a RAM location to check at next reset
 8003220:	4b0b      	ldr	r3, [pc, #44]	; (8003250 <Execute_VCP_Command+0x50>)
 8003222:	4a0c      	ldr	r2, [pc, #48]	; (8003254 <Execute_VCP_Command+0x54>)
 8003224:	601a      	str	r2, [r3, #0]
 8003226:	e7f4      	b.n	8003212 <Execute_VCP_Command+0x12>
	 if (Logstart_Create ==1)
 8003228:	4a0b      	ldr	r2, [pc, #44]	; (8003258 <Execute_VCP_Command+0x58>)
 800322a:	6815      	ldr	r5, [r2, #0]
 800322c:	2d01      	cmp	r5, #1
 800322e:	d107      	bne.n	8003240 <Execute_VCP_Command+0x40>
		 Logstart_Create=0;
 8003230:	6013      	str	r3, [r2, #0]
		 FATFS_Logstart_Ready();
 8003232:	f7fe fe0f 	bl	8001e54 <FATFS_Logstart_Ready>
		 Data_log_Start_Resume = 1;
 8003236:	7025      	strb	r5, [r4, #0]
}
 8003238:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		 Check_SD_Command_File();
 800323c:	f7ff bf60 	b.w	8003100 <Check_SD_Command_File>
 8003240:	bd38      	pop	{r3, r4, r5, pc}
 8003242:	bf00      	nop
 8003244:	20009d34 	.word	0x20009d34
 8003248:	200086a1 	.word	0x200086a1
 800324c:	2000a924 	.word	0x2000a924
 8003250:	20017ff0 	.word	0x20017ff0
 8003254:	deadbeef 	.word	0xdeadbeef
 8003258:	200094c4 	.word	0x200094c4

0800325c <Open_File_For_Sensor_Write>:
{
 800325c:	b538      	push	{r3, r4, r5, lr}
	if (Skip_FATFS==0)
 800325e:	4b15      	ldr	r3, [pc, #84]	; (80032b4 <Open_File_For_Sensor_Write+0x58>)
 8003260:	781b      	ldrb	r3, [r3, #0]
 8003262:	bb2b      	cbnz	r3, 80032b0 <Open_File_For_Sensor_Write+0x54>
	last_file=GetNextIndex("");
 8003264:	4814      	ldr	r0, [pc, #80]	; (80032b8 <Open_File_For_Sensor_Write+0x5c>)
		res= f_open(&MyFile, FILE_NAME_STRING, FA_OPEN_ALWAYS | FA_WRITE);
 8003266:	4c15      	ldr	r4, [pc, #84]	; (80032bc <Open_File_For_Sensor_Write+0x60>)
 8003268:	4d15      	ldr	r5, [pc, #84]	; (80032c0 <Open_File_For_Sensor_Write+0x64>)
	last_file=GetNextIndex("");
 800326a:	f7fe fd17 	bl	8001c9c <GetNextIndex>
 800326e:	4b15      	ldr	r3, [pc, #84]	; (80032c4 <Open_File_For_Sensor_Write+0x68>)
	sprintf(FILE_NAME_STRING, "%06d.BIN",last_file);
 8003270:	4915      	ldr	r1, [pc, #84]	; (80032c8 <Open_File_For_Sensor_Write+0x6c>)
	last_file=GetNextIndex("");
 8003272:	6018      	str	r0, [r3, #0]
 8003274:	4602      	mov	r2, r0
	sprintf(FILE_NAME_STRING, "%06d.BIN",last_file);
 8003276:	4815      	ldr	r0, [pc, #84]	; (80032cc <Open_File_For_Sensor_Write+0x70>)
 8003278:	f008 f8d4 	bl	800b424 <siprintf>
		res= f_open(&MyFile, FILE_NAME_STRING, FA_OPEN_ALWAYS | FA_WRITE);
 800327c:	2212      	movs	r2, #18
 800327e:	4913      	ldr	r1, [pc, #76]	; (80032cc <Open_File_For_Sensor_Write+0x70>)
 8003280:	4620      	mov	r0, r4
 8003282:	f007 fb0f 	bl	800a8a4 <f_open>
 8003286:	7028      	strb	r0, [r5, #0]
		if(res != FR_OK) // Create and Open a new text file object with write access
 8003288:	b140      	cbz	r0, 800329c <Open_File_For_Sensor_Write+0x40>
			        AIM_Error_Handler(f_open_E);
 800328a:	2001      	movs	r0, #1
 800328c:	f7ff fe9e 	bl	8002fcc <AIM_Error_Handler>
				 delay_us(1000);  // Arbitrary delay to complete FATFS SD write
 8003290:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
}
 8003294:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
				 delay_us(1000);  // Arbitrary delay to complete FATFS SD write
 8003298:	f000 bf18 	b.w	80040cc <delay_us>
							f_lseek(&MyFile, MyFile.fsize);   // Increase File Size when big file to write
 800329c:	f8d4 120c 	ldr.w	r1, [r4, #524]	; 0x20c
 80032a0:	4620      	mov	r0, r4
 80032a2:	f007 fd37 	bl	800ad14 <f_lseek>
							 res= f_sync(&MyFile);
 80032a6:	4620      	mov	r0, r4
 80032a8:	f007 fcc3 	bl	800ac32 <f_sync>
 80032ac:	7028      	strb	r0, [r5, #0]
 80032ae:	e7ef      	b.n	8003290 <Open_File_For_Sensor_Write+0x34>
 80032b0:	bd38      	pop	{r3, r4, r5, pc}
 80032b2:	bf00      	nop
 80032b4:	20008ca9 	.word	0x20008ca9
 80032b8:	0800c6f7 	.word	0x0800c6f7
 80032bc:	20008cb4 	.word	0x20008cb4
 80032c0:	20008f36 	.word	0x20008f36
 80032c4:	20008cac 	.word	0x20008cac
 80032c8:	0800c560 	.word	0x0800c560
 80032cc:	20008998 	.word	0x20008998

080032d0 <Datalog_Sensor_Initialization>:
{
 80032d0:	b508      	push	{r3, lr}
		 FATFS_Init();
 80032d2:	f7ff fef5 	bl	80030c0 <FATFS_Init>
		Open_File_For_Sensor_Write();
 80032d6:	f7ff ffc1 	bl	800325c <Open_File_For_Sensor_Write>
		if (Skip_FATFS==0)
 80032da:	4b04      	ldr	r3, [pc, #16]	; (80032ec <Datalog_Sensor_Initialization+0x1c>)
 80032dc:	781b      	ldrb	r3, [r3, #0]
 80032de:	b91b      	cbnz	r3, 80032e8 <Datalog_Sensor_Initialization+0x18>
}
 80032e0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		Reset_All();                       // Reset All Buffer parameters for FATFS SDIO write
 80032e4:	f7ff bdfc 	b.w	8002ee0 <Reset_All>
 80032e8:	bd08      	pop	{r3, pc}
 80032ea:	bf00      	nop
 80032ec:	20008ca9 	.word	0x20008ca9

080032f0 <Prepare_Data_Log_State>:
{
 80032f0:	b510      	push	{r4, lr}
	   if (Skip_FATFS==0)   // If there's no FATFS SD error
 80032f2:	4c12      	ldr	r4, [pc, #72]	; (800333c <Prepare_Data_Log_State+0x4c>)
 80032f4:	7821      	ldrb	r1, [r4, #0]
 80032f6:	b9d9      	cbnz	r1, 8003330 <Prepare_Data_Log_State+0x40>
		   Battery_ADC_Value=2500;
 80032f8:	4b11      	ldr	r3, [pc, #68]	; (8003340 <Prepare_Data_Log_State+0x50>)
 80032fa:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80032fe:	801a      	strh	r2, [r3, #0]
 if (Data_log_Start_Resume == 1)       // Continue Data Log after USB disconnect
 8003300:	4b10      	ldr	r3, [pc, #64]	; (8003344 <Prepare_Data_Log_State+0x54>)
 8003302:	781b      	ldrb	r3, [r3, #0]
 8003304:	2b01      	cmp	r3, #1
 8003306:	d10c      	bne.n	8003322 <Prepare_Data_Log_State+0x32>
	 Datalog_Sensor_Initialization();
 8003308:	f7ff ffe2 	bl	80032d0 <Datalog_Sensor_Initialization>
   if (Skip_FATFS==0)   // If there's no FATFS SD error
 800330c:	7823      	ldrb	r3, [r4, #0]
 800330e:	b97b      	cbnz	r3, 8003330 <Prepare_Data_Log_State+0x40>
  SET_BIT(LPTIMx->IER, LPTIM_IER_ARRMIE);
 8003310:	4a0d      	ldr	r2, [pc, #52]	; (8003348 <Prepare_Data_Log_State+0x58>)
 8003312:	6893      	ldr	r3, [r2, #8]
 8003314:	f043 0302 	orr.w	r3, r3, #2
 8003318:	6093      	str	r3, [r2, #8]
 800331a:	4b0c      	ldr	r3, [pc, #48]	; (800334c <Prepare_Data_Log_State+0x5c>)
 800331c:	2204      	movs	r2, #4
 800331e:	609a      	str	r2, [r3, #8]
 8003320:	bd10      	pop	{r4, pc}
	else if (VCP_Bypass==1)
 8003322:	4a0b      	ldr	r2, [pc, #44]	; (8003350 <Prepare_Data_Log_State+0x60>)
 8003324:	4c0b      	ldr	r4, [pc, #44]	; (8003354 <Prepare_Data_Log_State+0x64>)
 8003326:	7813      	ldrb	r3, [r2, #0]
 8003328:	2b01      	cmp	r3, #1
 800332a:	d102      	bne.n	8003332 <Prepare_Data_Log_State+0x42>
		VCP_Bypass= 0;
 800332c:	7011      	strb	r1, [r2, #0]
		Pros_state = Dormant_Idle_Stop;
 800332e:	7023      	strb	r3, [r4, #0]
 8003330:	bd10      	pop	{r4, pc}
		Prepare_Goto_Dormant_Mode();
 8003332:	f7fe fca3 	bl	8001c7c <Prepare_Goto_Dormant_Mode>
		Pros_state = Dormant_Idle_Stop;
 8003336:	2306      	movs	r3, #6
 8003338:	e7f9      	b.n	800332e <Prepare_Data_Log_State+0x3e>
 800333a:	bf00      	nop
 800333c:	20008ca9 	.word	0x20008ca9
 8003340:	20008c84 	.word	0x20008c84
 8003344:	200086a1 	.word	0x200086a1
 8003348:	40009400 	.word	0x40009400
 800334c:	e000e100 	.word	0xe000e100
 8003350:	20008a51 	.word	0x20008a51
 8003354:	2000861c 	.word	0x2000861c

08003358 <USB_Init_Start>:
{
 8003358:	b570      	push	{r4, r5, r6, lr}
	SD_POWER_ON();
 800335a:	f7fe f8bf 	bl	80014dc <SD_POWER_ON>
	 Pros_state = LP_STOP;                  // Next state
 800335e:	4b2d      	ldr	r3, [pc, #180]	; (8003414 <USB_Init_Start+0xbc>)
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8003360:	492d      	ldr	r1, [pc, #180]	; (8003418 <USB_Init_Start+0xc0>)
	if (Data_log_Start_Resume == 1 )    // If Data log was in operation
 8003362:	4d2e      	ldr	r5, [pc, #184]	; (800341c <USB_Init_Start+0xc4>)
	 Pros_state = LP_STOP;                  // Next state
 8003364:	2201      	movs	r2, #1
 8003366:	701a      	strb	r2, [r3, #0]
 8003368:	2304      	movs	r3, #4
 800336a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
	 USB_Clock_Ready();
 800336e:	f7fe fc3f 	bl	8001bf0 <USB_Clock_Ready>
 8003372:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8003376:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	if (Data_log_Start_Resume == 1 )    // If Data log was in operation
 800337a:	782a      	ldrb	r2, [r5, #0]
 800337c:	2a01      	cmp	r2, #1
 800337e:	d101      	bne.n	8003384 <USB_Init_Start+0x2c>
		File_Close_Update_Unlink();
 8003380:	f7fe fe7a 	bl	8002078 <File_Close_Update_Unlink>
	if (USB_Mode == 1)               // USB MSC Mode  // Default: USB VCP mode (0), MSC (1)
 8003384:	4e26      	ldr	r6, [pc, #152]	; (8003420 <USB_Init_Start+0xc8>)
	Data_log_Start_Resume = 0;
 8003386:	2400      	movs	r4, #0
 8003388:	702c      	strb	r4, [r5, #0]
    HAL_ResumeTick();                                       // Before entering USB mode, SYS_tick needs to enable
 800338a:	f001 fee3 	bl	8005154 <HAL_ResumeTick>
	if (USB_Mode == 1)               // USB MSC Mode  // Default: USB VCP mode (0), MSC (1)
 800338e:	7833      	ldrb	r3, [r6, #0]
 8003390:	4d24      	ldr	r5, [pc, #144]	; (8003424 <USB_Init_Start+0xcc>)
 8003392:	2b01      	cmp	r3, #1
 8003394:	d118      	bne.n	80033c8 <USB_Init_Start+0x70>
		VIOLET_LED_ONLY();
 8003396:	f7fe f887 	bl	80014a8 <VIOLET_LED_ONLY>
		USB_Mode = 0;               // Next mode default USB VCP
 800339a:	7034      	strb	r4, [r6, #0]
		USB_MSC_Init_Start();
 800339c:	f7fe fd88 	bl	8001eb0 <USB_MSC_Init_Start>
		 FATAL_Error = 0;
 80033a0:	702c      	strb	r4, [r5, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 80033a2:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80033a6:	6914      	ldr	r4, [r2, #16]
		while(LL_GPIO_IsInputPinSet(GPIOA,USB_CONNECTIVITY));       // Stay USB mode until USB connectivity available PA9
 80033a8:	f414 7400 	ands.w	r4, r4, #512	; 0x200
 80033ac:	d1fb      	bne.n	80033a6 <USB_Init_Start+0x4e>
		ALL_LED_OFF();
 80033ae:	f7fe f84b 	bl	8001448 <ALL_LED_OFF>
		Shut_Down_USB();
 80033b2:	f7fe fbff 	bl	8001bb4 <Shut_Down_USB>
		Enter_Into_DFU=0;
 80033b6:	4b1c      	ldr	r3, [pc, #112]	; (8003428 <USB_Init_Start+0xd0>)
 80033b8:	701c      	strb	r4, [r3, #0]
		 Prepare_Data_Log_State();           // Prepare for Data collection
 80033ba:	f7ff ff99 	bl	80032f0 <Prepare_Data_Log_State>
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80033be:	4b16      	ldr	r3, [pc, #88]	; (8003418 <USB_Init_Start+0xc0>)
 80033c0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80033c4:	601a      	str	r2, [r3, #0]
 80033c6:	bd70      	pop	{r4, r5, r6, pc}
		CYAN_LED_ONLY();
 80033c8:	f7fe f87a 	bl	80014c0 <CYAN_LED_ONLY>
  USB_VCP_Init_Start();
 80033cc:	f7fe fd92 	bl	8001ef4 <USB_VCP_Init_Start>
		if (Battey_Charge_Mode(&USBD_Device) == USBD_OK)   // USB Battery charging mode
 80033d0:	4816      	ldr	r0, [pc, #88]	; (800342c <USB_Init_Start+0xd4>)
 80033d2:	f005 ff5f 	bl	8009294 <Battey_Charge_Mode>
 80033d6:	b960      	cbnz	r0, 80033f2 <USB_Init_Start+0x9a>
			    FATAL_Error = 0;
 80033d8:	7028      	strb	r0, [r5, #0]
 80033da:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80033de:	6913      	ldr	r3, [r2, #16]
				while(LL_GPIO_IsInputPinSet(GPIOA,USB_CONNECTIVITY));
 80033e0:	059b      	lsls	r3, r3, #22
 80033e2:	d4fc      	bmi.n	80033de <USB_Init_Start+0x86>
				Shut_Down_USB();
 80033e4:	f7fe fbe6 	bl	8001bb4 <Shut_Down_USB>
				ALL_LED_OFF();
 80033e8:	f7fe f82e 	bl	8001448 <ALL_LED_OFF>
				Check_SD_Command_File();
 80033ec:	f7ff fe88 	bl	8003100 <Check_SD_Command_File>
 80033f0:	e7e3      	b.n	80033ba <USB_Init_Start+0x62>
			 FATAL_Error = 0;
 80033f2:	702c      	strb	r4, [r5, #0]
 80033f4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80033f8:	6914      	ldr	r4, [r2, #16]
		while(LL_GPIO_IsInputPinSet(GPIOA,USB_CONNECTIVITY));       // Stay USB mode until USB connectivity available PA9
 80033fa:	f414 7400 	ands.w	r4, r4, #512	; 0x200
 80033fe:	d1fb      	bne.n	80033f8 <USB_Init_Start+0xa0>
		Shut_Down_USB();
 8003400:	f7fe fbd8 	bl	8001bb4 <Shut_Down_USB>
		ALL_LED_OFF();
 8003404:	f7fe f820 	bl	8001448 <ALL_LED_OFF>
		VCP_continue = 0;                     // Variable reset, aviod looping
 8003408:	4b09      	ldr	r3, [pc, #36]	; (8003430 <USB_Init_Start+0xd8>)
 800340a:	701c      	strb	r4, [r3, #0]
		Execute_VCP_Command();
 800340c:	f7ff fef8 	bl	8003200 <Execute_VCP_Command>
 8003410:	e7d3      	b.n	80033ba <USB_Init_Start+0x62>
 8003412:	bf00      	nop
 8003414:	2000861c 	.word	0x2000861c
 8003418:	e000e100 	.word	0xe000e100
 800341c:	200086a1 	.word	0x200086a1
 8003420:	20008f74 	.word	0x20008f74
 8003424:	20008ca8 	.word	0x20008ca8
 8003428:	20008a52 	.word	0x20008a52
 800342c:	200086b8 	.word	0x200086b8
 8003430:	200089de 	.word	0x200089de

08003434 <SD_Sensor_write>:
{
 8003434:	b538      	push	{r3, r4, r5, lr}
	 res= f_write(&MyFile, &BSbuffer[w_flag], (8192*2), &BytesWritten2);
 8003436:	4b17      	ldr	r3, [pc, #92]	; (8003494 <SD_Sensor_write+0x60>)
 8003438:	4917      	ldr	r1, [pc, #92]	; (8003498 <SD_Sensor_write+0x64>)
 800343a:	7818      	ldrb	r0, [r3, #0]
 800343c:	4b17      	ldr	r3, [pc, #92]	; (800349c <SD_Sensor_write+0x68>)
 800343e:	4c18      	ldr	r4, [pc, #96]	; (80034a0 <SD_Sensor_write+0x6c>)
 8003440:	eb01 3180 	add.w	r1, r1, r0, lsl #14
 8003444:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003448:	4816      	ldr	r0, [pc, #88]	; (80034a4 <SD_Sensor_write+0x70>)
 800344a:	f007 fb03 	bl	800aa54 <f_write>
 800344e:	7020      	strb	r0, [r4, #0]
	 if(res!= FR_OK)   // Write the sensor Buffer content to .BIN file
 8003450:	b1b8      	cbz	r0, 8003482 <SD_Sensor_write+0x4e>
	 AIM_Error_Handler(f_write_E);
 8003452:	2005      	movs	r0, #5
 8003454:	f7ff fdba 	bl	8002fcc <AIM_Error_Handler>
	 if (File_Sensor_write_issue==0)
 8003458:	4b13      	ldr	r3, [pc, #76]	; (80034a8 <SD_Sensor_write+0x74>)
 800345a:	781b      	ldrb	r3, [r3, #0]
 800345c:	b9c3      	cbnz	r3, 8003490 <SD_Sensor_write+0x5c>
	 if(SD_Write_Count ==SD_cnt_limit)                                          // After 50 SD card write, File Sync (176 write*20.45 sec = 60 minute
 800345e:	4a13      	ldr	r2, [pc, #76]	; (80034ac <SD_Sensor_write+0x78>)
 8003460:	4b13      	ldr	r3, [pc, #76]	; (80034b0 <SD_Sensor_write+0x7c>)
 8003462:	7811      	ldrb	r1, [r2, #0]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4299      	cmp	r1, r3
 8003468:	4615      	mov	r5, r2
 800346a:	d10d      	bne.n	8003488 <SD_Sensor_write+0x54>
		 res= f_sync(&MyFile);
 800346c:	480d      	ldr	r0, [pc, #52]	; (80034a4 <SD_Sensor_write+0x70>)
 800346e:	f007 fbe0 	bl	800ac32 <f_sync>
 8003472:	7020      	strb	r0, [r4, #0]
		 if(res != FR_OK)
 8003474:	b110      	cbz	r0, 800347c <SD_Sensor_write+0x48>
			 AIM_Error_Handler(f_sync_E);
 8003476:	2004      	movs	r0, #4
 8003478:	f7ff fda8 	bl	8002fcc <AIM_Error_Handler>
				SD_Write_Count = 0;                                        // Reset SD write counters
 800347c:	2300      	movs	r3, #0
 800347e:	702b      	strb	r3, [r5, #0]
 8003480:	bd38      	pop	{r3, r4, r5, pc}
	 GREEN_LED_OFF();               // Sensor write Completed
 8003482:	f7fd ffd6 	bl	8001432 <GREEN_LED_OFF>
 8003486:	e7e7      	b.n	8003458 <SD_Sensor_write+0x24>
				SD_Write_Count++;                                          // Increment SD write counter
 8003488:	7813      	ldrb	r3, [r2, #0]
 800348a:	3301      	adds	r3, #1
 800348c:	b2db      	uxtb	r3, r3
 800348e:	7013      	strb	r3, [r2, #0]
 8003490:	bd38      	pop	{r3, r4, r5, pc}
 8003492:	bf00      	nop
 8003494:	20000004 	.word	0x20000004
 8003498:	200005dc 	.word	0x200005dc
 800349c:	200089b0 	.word	0x200089b0
 80034a0:	20008f36 	.word	0x20008f36
 80034a4:	20008cb4 	.word	0x20008cb4
 80034a8:	20008974 	.word	0x20008974
 80034ac:	20000578 	.word	0x20000578
 80034b0:	20008914 	.word	0x20008914

080034b4 <AIM_DataStart_at_Reset>:



void AIM_DataStart_at_Reset(void)
{
 80034b4:	b510      	push	{r4, lr}
	SD_POWER_ON();
 80034b6:	f7fe f811 	bl	80014dc <SD_POWER_ON>
	SD_cnt_limit=3;                    // After 50 write, File will Sync
 80034ba:	4b0f      	ldr	r3, [pc, #60]	; (80034f8 <AIM_DataStart_at_Reset+0x44>)
 80034bc:	2203      	movs	r2, #3
 80034be:	601a      	str	r2, [r3, #0]
	 Data_log_Start_Resume = 1;
 80034c0:	4b0e      	ldr	r3, [pc, #56]	; (80034fc <AIM_DataStart_at_Reset+0x48>)
 80034c2:	2401      	movs	r4, #1
 80034c4:	701c      	strb	r4, [r3, #0]
		FATFS_Init();
 80034c6:	f7ff fdfb 	bl	80030c0 <FATFS_Init>
		Open_File_For_Sensor_Write();
 80034ca:	f7ff fec7 	bl	800325c <Open_File_For_Sensor_Write>
	Reset_All();
 80034ce:	f7ff fd07 	bl	8002ee0 <Reset_All>
	  Start_LPTIMCounter2(0xFF);
 80034d2:	20ff      	movs	r0, #255	; 0xff
 80034d4:	f000 fe04 	bl	80040e0 <Start_LPTIMCounter2>
 80034d8:	4a09      	ldr	r2, [pc, #36]	; (8003500 <AIM_DataStart_at_Reset+0x4c>)
 80034da:	6893      	ldr	r3, [r2, #8]
 80034dc:	f043 0302 	orr.w	r3, r3, #2
 80034e0:	6093      	str	r3, [r2, #8]
 80034e2:	4b08      	ldr	r3, [pc, #32]	; (8003504 <AIM_DataStart_at_Reset+0x50>)
 80034e4:	2204      	movs	r2, #4
 80034e6:	609a      	str	r2, [r3, #8]
		LL_LPTIM_EnableIT_ARRM(LPTIM2);
		NVIC_EnableIRQ(LPTIM2_IRQn);
	Pros_state = LP_STOP;
 80034e8:	4a07      	ldr	r2, [pc, #28]	; (8003508 <AIM_DataStart_at_Reset+0x54>)
 80034ea:	7014      	strb	r4, [r2, #0]
	USB_Mode = 1;
 80034ec:	4a07      	ldr	r2, [pc, #28]	; (800350c <AIM_DataStart_at_Reset+0x58>)
 80034ee:	7014      	strb	r4, [r2, #0]
 80034f0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80034f4:	601a      	str	r2, [r3, #0]
 80034f6:	bd10      	pop	{r4, pc}
 80034f8:	20008914 	.word	0x20008914
 80034fc:	200086a1 	.word	0x200086a1
 8003500:	40009400 	.word	0x40009400
 8003504:	e000e100 	.word	0xe000e100
 8003508:	2000861c 	.word	0x2000861c
 800350c:	20008f74 	.word	0x20008f74

08003510 <MPU_9D_store_IMU1_SPI1>:
//    BSbuffer[s_flag].MY[Sub_cnt]=((int16_t)response[17]<<8)|response[16];
//    BSbuffer[s_flag].MZ[Sub_cnt]=((int16_t)response[19]<<8)|response[18];
}

void MPU_9D_store_IMU1_SPI1(void)
{
 8003510:	b530      	push	{r4, r5, lr}
    uint8_t response[21];
    WriteReg1(MPUREG_I2C_SLV0_ADDR,AK8963_I2C_ADDR|READ_FLAG); // Set the I2C slave addres of AK8963 and set for read.
 8003512:	218c      	movs	r1, #140	; 0x8c
{
 8003514:	b087      	sub	sp, #28
    WriteReg1(MPUREG_I2C_SLV0_ADDR,AK8963_I2C_ADDR|READ_FLAG); // Set the I2C slave addres of AK8963 and set for read.
 8003516:	2025      	movs	r0, #37	; 0x25
 8003518:	f7ff f9a0 	bl	800285c <WriteReg1>
    WriteReg1(MPUREG_I2C_SLV0_REG, AK8963_HXL);                // I2C slave 0 register address from where to begin data transfer
 800351c:	2103      	movs	r1, #3
 800351e:	2026      	movs	r0, #38	; 0x26
 8003520:	f7ff f99c 	bl	800285c <WriteReg1>
    WriteReg1(MPUREG_I2C_SLV0_CTRL, 0x87);                     // Read 7 bytes from the magnetometer
 8003524:	2187      	movs	r1, #135	; 0x87
 8003526:	2027      	movs	r0, #39	; 0x27
 8003528:	f7ff f998 	bl	800285c <WriteReg1>

    ReadRegs1(MPUREG_ACCEL_XOUT_H,response,21);
 800352c:	4669      	mov	r1, sp
 800352e:	2215      	movs	r2, #21
 8003530:	203b      	movs	r0, #59	; 0x3b
 8003532:	f7ff fa07 	bl	8002944 <ReadRegs1>

    BSbuffer[s_flag].AX1[Sub_cnt]=((int16_t)response[0]<<8)|response[1];
 8003536:	492c      	ldr	r1, [pc, #176]	; (80035e8 <MPU_9D_store_IMU1_SPI1+0xd8>)
 8003538:	4a2c      	ldr	r2, [pc, #176]	; (80035ec <MPU_9D_store_IMU1_SPI1+0xdc>)
 800353a:	780c      	ldrb	r4, [r1, #0]
 800353c:	6810      	ldr	r0, [r2, #0]
 800353e:	f89d 5000 	ldrb.w	r5, [sp]
 8003542:	4b2b      	ldr	r3, [pc, #172]	; (80035f0 <MPU_9D_store_IMU1_SPI1+0xe0>)
 8003544:	eb00 3044 	add.w	r0, r0, r4, lsl #13
 8003548:	f89d 4001 	ldrb.w	r4, [sp, #1]
 800354c:	3004      	adds	r0, #4
 800354e:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 8003552:	f823 4010 	strh.w	r4, [r3, r0, lsl #1]
    BSbuffer[s_flag].AY1[Sub_cnt]=((int16_t)response[2]<<8)|response[3];
 8003556:	780c      	ldrb	r4, [r1, #0]
 8003558:	6810      	ldr	r0, [r2, #0]
 800355a:	f89d 5002 	ldrb.w	r5, [sp, #2]
 800355e:	eb00 3044 	add.w	r0, r0, r4, lsl #13
 8003562:	f89d 4003 	ldrb.w	r4, [sp, #3]
 8003566:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 800356a:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 800356e:	f8a0 417c 	strh.w	r4, [r0, #380]	; 0x17c
    BSbuffer[s_flag].AZ1[Sub_cnt]=((int16_t)response[4]<<8)|response[5];
 8003572:	780c      	ldrb	r4, [r1, #0]
 8003574:	6810      	ldr	r0, [r2, #0]
 8003576:	f89d 5004 	ldrb.w	r5, [sp, #4]
 800357a:	eb00 3044 	add.w	r0, r0, r4, lsl #13
 800357e:	f89d 4005 	ldrb.w	r4, [sp, #5]
 8003582:	f500 70bc 	add.w	r0, r0, #376	; 0x178
 8003586:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 800358a:	f823 4010 	strh.w	r4, [r3, r0, lsl #1]
    BSbuffer[s_flag].GX1[Sub_cnt]=((int16_t)response[8]<<8)|response[9];
 800358e:	780c      	ldrb	r4, [r1, #0]
 8003590:	6810      	ldr	r0, [r2, #0]
 8003592:	f89d 5008 	ldrb.w	r5, [sp, #8]
 8003596:	eb00 3044 	add.w	r0, r0, r4, lsl #13
 800359a:	f89d 4009 	ldrb.w	r4, [sp, #9]
 800359e:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 80035a2:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 80035a6:	f8a0 4464 	strh.w	r4, [r0, #1124]	; 0x464
    BSbuffer[s_flag].GY1[Sub_cnt]=((int16_t)response[10]<<8)|response[11];
 80035aa:	780c      	ldrb	r4, [r1, #0]
 80035ac:	6810      	ldr	r0, [r2, #0]
 80035ae:	f89d 500a 	ldrb.w	r5, [sp, #10]
    BSbuffer[s_flag].GZ1[Sub_cnt]=((int16_t)response[12]<<8)|response[13];
 80035b2:	7809      	ldrb	r1, [r1, #0]
 80035b4:	6812      	ldr	r2, [r2, #0]
    BSbuffer[s_flag].GY1[Sub_cnt]=((int16_t)response[10]<<8)|response[11];
 80035b6:	eb00 3044 	add.w	r0, r0, r4, lsl #13
 80035ba:	f89d 400b 	ldrb.w	r4, [sp, #11]
 80035be:	f500 703b 	add.w	r0, r0, #748	; 0x2ec
    BSbuffer[s_flag].GZ1[Sub_cnt]=((int16_t)response[12]<<8)|response[13];
 80035c2:	eb02 3241 	add.w	r2, r2, r1, lsl #13
    BSbuffer[s_flag].GY1[Sub_cnt]=((int16_t)response[10]<<8)|response[11];
 80035c6:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 80035ca:	f823 4010 	strh.w	r4, [r3, r0, lsl #1]
    BSbuffer[s_flag].GZ1[Sub_cnt]=((int16_t)response[12]<<8)|response[13];
 80035ce:	f89d 100c 	ldrb.w	r1, [sp, #12]
 80035d2:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 80035d6:	f89d 200d 	ldrb.w	r2, [sp, #13]
 80035da:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80035de:	f8a3 274c 	strh.w	r2, [r3, #1868]	; 0x74c
//    BSbuffer[s_flag].MX1[Sub_cnt]=((int16_t)response[15]<<8)|response[14];
//    BSbuffer[s_flag].MY1[Sub_cnt]=((int16_t)response[17]<<8)|response[16];
//    BSbuffer[s_flag].MZ1[Sub_cnt]=((int16_t)response[19]<<8)|response[18];
}
 80035e2:	b007      	add	sp, #28
 80035e4:	bd30      	pop	{r4, r5, pc}
 80035e6:	bf00      	nop
 80035e8:	2000058c 	.word	0x2000058c
 80035ec:	2000057c 	.word	0x2000057c
 80035f0:	200005dc 	.word	0x200005dc

080035f4 <MPU_9D_store_IMU2_SPI1>:

void MPU_9D_store_IMU2_SPI1(void)
{
 80035f4:	b530      	push	{r4, r5, lr}
    uint8_t response[21];
    WriteReg1_imu2(MPUREG_I2C_SLV0_ADDR,AK8963_I2C_ADDR|READ_FLAG); // Set the I2C slave addres of AK8963 and set for read.
 80035f6:	218c      	movs	r1, #140	; 0x8c
{
 80035f8:	b087      	sub	sp, #28
    WriteReg1_imu2(MPUREG_I2C_SLV0_ADDR,AK8963_I2C_ADDR|READ_FLAG); // Set the I2C slave addres of AK8963 and set for read.
 80035fa:	2025      	movs	r0, #37	; 0x25
 80035fc:	f7ff f950 	bl	80028a0 <WriteReg1_imu2>
    WriteReg1_imu2(MPUREG_I2C_SLV0_REG, AK8963_HXL);                // I2C slave 0 register address from where to begin data transfer
 8003600:	2103      	movs	r1, #3
 8003602:	2026      	movs	r0, #38	; 0x26
 8003604:	f7ff f94c 	bl	80028a0 <WriteReg1_imu2>
    WriteReg1_imu2(MPUREG_I2C_SLV0_CTRL, 0x87);                     // Read 7 bytes from the magnetometer
 8003608:	2187      	movs	r1, #135	; 0x87
 800360a:	2027      	movs	r0, #39	; 0x27
 800360c:	f7ff f948 	bl	80028a0 <WriteReg1_imu2>

    ReadRegs1_imu2(MPUREG_ACCEL_XOUT_H,response,21);
 8003610:	4669      	mov	r1, sp
 8003612:	2215      	movs	r2, #21
 8003614:	203b      	movs	r0, #59	; 0x3b
 8003616:	f7ff f9bf 	bl	8002998 <ReadRegs1_imu2>

    BSbuffer[s_flag].AX2[Sub_cnt]=((int16_t)response[0]<<8)|response[1];
 800361a:	492d      	ldr	r1, [pc, #180]	; (80036d0 <MPU_9D_store_IMU2_SPI1+0xdc>)
 800361c:	4a2d      	ldr	r2, [pc, #180]	; (80036d4 <MPU_9D_store_IMU2_SPI1+0xe0>)
 800361e:	780c      	ldrb	r4, [r1, #0]
 8003620:	6810      	ldr	r0, [r2, #0]
 8003622:	f89d 5000 	ldrb.w	r5, [sp]
 8003626:	4b2c      	ldr	r3, [pc, #176]	; (80036d8 <MPU_9D_store_IMU2_SPI1+0xe4>)
 8003628:	eb00 3044 	add.w	r0, r0, r4, lsl #13
 800362c:	f89d 4001 	ldrb.w	r4, [sp, #1]
 8003630:	f500 608c 	add.w	r0, r0, #1120	; 0x460
 8003634:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 8003638:	f823 4010 	strh.w	r4, [r3, r0, lsl #1]
    BSbuffer[s_flag].AY2[Sub_cnt]=((int16_t)response[2]<<8)|response[3];
 800363c:	780c      	ldrb	r4, [r1, #0]
 800363e:	6810      	ldr	r0, [r2, #0]
 8003640:	f89d 5002 	ldrb.w	r5, [sp, #2]
 8003644:	eb00 3044 	add.w	r0, r0, r4, lsl #13
 8003648:	f89d 4003 	ldrb.w	r4, [sp, #3]
 800364c:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8003650:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 8003654:	f8a0 4a34 	strh.w	r4, [r0, #2612]	; 0xa34
    BSbuffer[s_flag].AZ2[Sub_cnt]=((int16_t)response[4]<<8)|response[5];
 8003658:	780c      	ldrb	r4, [r1, #0]
 800365a:	6810      	ldr	r0, [r2, #0]
 800365c:	f89d 5004 	ldrb.w	r5, [sp, #4]
 8003660:	eb00 3044 	add.w	r0, r0, r4, lsl #13
 8003664:	f89d 4005 	ldrb.w	r4, [sp, #5]
 8003668:	f200 50d4 	addw	r0, r0, #1492	; 0x5d4
 800366c:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 8003670:	f823 4010 	strh.w	r4, [r3, r0, lsl #1]
    BSbuffer[s_flag].GX2[Sub_cnt]=((int16_t)response[8]<<8)|response[9];
 8003674:	780c      	ldrb	r4, [r1, #0]
 8003676:	6810      	ldr	r0, [r2, #0]
 8003678:	f89d 5008 	ldrb.w	r5, [sp, #8]
 800367c:	eb00 3044 	add.w	r0, r0, r4, lsl #13
 8003680:	f89d 4009 	ldrb.w	r4, [sp, #9]
 8003684:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8003688:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 800368c:	f8a0 4d1c 	strh.w	r4, [r0, #3356]	; 0xd1c
    BSbuffer[s_flag].GY2[Sub_cnt]=((int16_t)response[10]<<8)|response[11];
 8003690:	780c      	ldrb	r4, [r1, #0]
 8003692:	6810      	ldr	r0, [r2, #0]
    BSbuffer[s_flag].GZ2[Sub_cnt]=((int16_t)response[12]<<8)|response[13];
 8003694:	7809      	ldrb	r1, [r1, #0]
 8003696:	6812      	ldr	r2, [r2, #0]
    BSbuffer[s_flag].GY2[Sub_cnt]=((int16_t)response[10]<<8)|response[11];
 8003698:	f89d 500a 	ldrb.w	r5, [sp, #10]
 800369c:	eb00 3044 	add.w	r0, r0, r4, lsl #13
 80036a0:	f89d 400b 	ldrb.w	r4, [sp, #11]
 80036a4:	f500 60e9 	add.w	r0, r0, #1864	; 0x748
    BSbuffer[s_flag].GZ2[Sub_cnt]=((int16_t)response[12]<<8)|response[13];
 80036a8:	eb02 3241 	add.w	r2, r2, r1, lsl #13
    BSbuffer[s_flag].GY2[Sub_cnt]=((int16_t)response[10]<<8)|response[11];
 80036ac:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
    BSbuffer[s_flag].GZ2[Sub_cnt]=((int16_t)response[12]<<8)|response[13];
 80036b0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
    BSbuffer[s_flag].GY2[Sub_cnt]=((int16_t)response[10]<<8)|response[11];
 80036b4:	f823 4010 	strh.w	r4, [r3, r0, lsl #1]
    BSbuffer[s_flag].GZ2[Sub_cnt]=((int16_t)response[12]<<8)|response[13];
 80036b8:	f89d 100c 	ldrb.w	r1, [sp, #12]
 80036bc:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 80036c0:	f89d 200d 	ldrb.w	r2, [sp, #13]
 80036c4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80036c8:	809a      	strh	r2, [r3, #4]

}
 80036ca:	b007      	add	sp, #28
 80036cc:	bd30      	pop	{r4, r5, pc}
 80036ce:	bf00      	nop
 80036d0:	2000058c 	.word	0x2000058c
 80036d4:	2000057c 	.word	0x2000057c
 80036d8:	200005dc 	.word	0x200005dc

080036dc <MPU_9D_store_IMU4_SPI3>:

void MPU_9D_store_IMU4_SPI3(void)
{
 80036dc:	b530      	push	{r4, r5, lr}
    uint8_t response[21];
    //change all writereg3 for imu5
    WriteReg3(MPUREG_I2C_SLV0_ADDR,AK8963_I2C_ADDR|READ_FLAG); // Set the I2C slave addres of AK8963 and set for read.
 80036de:	218c      	movs	r1, #140	; 0x8c
{
 80036e0:	b087      	sub	sp, #28
    WriteReg3(MPUREG_I2C_SLV0_ADDR,AK8963_I2C_ADDR|READ_FLAG); // Set the I2C slave addres of AK8963 and set for read.
 80036e2:	2025      	movs	r0, #37	; 0x25
 80036e4:	f7ff f86a 	bl	80027bc <WriteReg3>
    WriteReg3(MPUREG_I2C_SLV0_REG, AK8963_HXL);                // I2C slave 0 register address from where to begin data transfer
 80036e8:	2103      	movs	r1, #3
 80036ea:	2026      	movs	r0, #38	; 0x26
 80036ec:	f7ff f866 	bl	80027bc <WriteReg3>
    WriteReg3(MPUREG_I2C_SLV0_CTRL, 0x87);                     // Read 7 bytes from the magnetometer
 80036f0:	2187      	movs	r1, #135	; 0x87
 80036f2:	2027      	movs	r0, #39	; 0x27
 80036f4:	f7ff f862 	bl	80027bc <WriteReg3>

    ReadRegs3(MPUREG_ACCEL_XOUT_H,response,21); //create and change here for IMU5
 80036f8:	4669      	mov	r1, sp
 80036fa:	2215      	movs	r2, #21
 80036fc:	203b      	movs	r0, #59	; 0x3b
 80036fe:	f7ff f975 	bl	80029ec <ReadRegs3>

    //change these to store for IMU5
    BSbuffer[s_flag].AX4[Sub_cnt]=((int16_t)response[0]<<8)|response[1];
 8003702:	4935      	ldr	r1, [pc, #212]	; (80037d8 <MPU_9D_store_IMU4_SPI3+0xfc>)
 8003704:	4835      	ldr	r0, [pc, #212]	; (80037dc <MPU_9D_store_IMU4_SPI3+0x100>)
 8003706:	f89d 5000 	ldrb.w	r5, [sp]
 800370a:	7804      	ldrb	r4, [r0, #0]
 800370c:	680b      	ldr	r3, [r1, #0]
 800370e:	4a34      	ldr	r2, [pc, #208]	; (80037e0 <MPU_9D_store_IMU4_SPI3+0x104>)
 8003710:	eb03 3344 	add.w	r3, r3, r4, lsl #13
 8003714:	f89d 4001 	ldrb.w	r4, [sp, #1]
 8003718:	f603 5318 	addw	r3, r3, #3352	; 0xd18
 800371c:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 8003720:	f822 4013 	strh.w	r4, [r2, r3, lsl #1]
    BSbuffer[s_flag].AY4[Sub_cnt]=((int16_t)response[2]<<8)|response[3];
 8003724:	7804      	ldrb	r4, [r0, #0]
 8003726:	680b      	ldr	r3, [r1, #0]
 8003728:	f89d 5002 	ldrb.w	r5, [sp, #2]
 800372c:	eb03 3344 	add.w	r3, r3, r4, lsl #13
 8003730:	f503 635d 	add.w	r3, r3, #3536	; 0xdd0
 8003734:	f89d 4003 	ldrb.w	r4, [sp, #3]
 8003738:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 800373c:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 8003740:	809c      	strh	r4, [r3, #4]
    BSbuffer[s_flag].AZ4[Sub_cnt]=((int16_t)response[4]<<8)|response[5];
 8003742:	7804      	ldrb	r4, [r0, #0]
 8003744:	680b      	ldr	r3, [r1, #0]
 8003746:	f89d 5004 	ldrb.w	r5, [sp, #4]
 800374a:	eb03 3344 	add.w	r3, r3, r4, lsl #13
 800374e:	f89d 4005 	ldrb.w	r4, [sp, #5]
 8003752:	f603 638c 	addw	r3, r3, #3724	; 0xe8c
 8003756:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 800375a:	f822 4013 	strh.w	r4, [r2, r3, lsl #1]
    BSbuffer[s_flag].GX4[Sub_cnt]=((int16_t)response[8]<<8)|response[9];
 800375e:	7804      	ldrb	r4, [r0, #0]
 8003760:	680b      	ldr	r3, [r1, #0]
 8003762:	f89d 5008 	ldrb.w	r5, [sp, #8]
 8003766:	eb03 3344 	add.w	r3, r3, r4, lsl #13
 800376a:	f603 7344 	addw	r3, r3, #3908	; 0xf44
 800376e:	f89d 4009 	ldrb.w	r4, [sp, #9]
 8003772:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8003776:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 800377a:	809c      	strh	r4, [r3, #4]
    BSbuffer[s_flag].GY4[Sub_cnt]=((int16_t)response[10]<<8)|response[11];
 800377c:	7804      	ldrb	r4, [r0, #0]
 800377e:	680b      	ldr	r3, [r1, #0]
 8003780:	f89d 500a 	ldrb.w	r5, [sp, #10]
 8003784:	eb03 3344 	add.w	r3, r3, r4, lsl #13
 8003788:	f89d 400b 	ldrb.w	r4, [sp, #11]
 800378c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003790:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 8003794:	f822 4013 	strh.w	r4, [r2, r3, lsl #1]
    BSbuffer[s_flag].GZ4[Sub_cnt]=((int16_t)response[12]<<8)|response[13];
 8003798:	7804      	ldrb	r4, [r0, #0]
 800379a:	680b      	ldr	r3, [r1, #0]
 800379c:	f89d 500c 	ldrb.w	r5, [sp, #12]
//    BSbuffer[s_flag].MX[Sub_cnt]=((int16_t)response[15]<<8)|response[14];
//    BSbuffer[s_flag].MY[Sub_cnt]=((int16_t)response[17]<<8)|response[16];
 //   BSbuffer[s_flag].MZ[Sub_cnt]=((int16_t)response[19]<<8)|response[18];
    BSbuffer[s_flag].marking_sw[Sub_cnt]=(int16_t) (LL_GPIO_IsInputPinSet(GPIOA,LL_GPIO_PIN_10));
 80037a0:	7800      	ldrb	r0, [r0, #0]
    BSbuffer[s_flag].GZ4[Sub_cnt]=((int16_t)response[12]<<8)|response[13];
 80037a2:	eb03 3344 	add.w	r3, r3, r4, lsl #13
 80037a6:	f503 5385 	add.w	r3, r3, #4256	; 0x10a0
 80037aa:	f89d 400d 	ldrb.w	r4, [sp, #13]
 80037ae:	3318      	adds	r3, #24
 80037b0:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 80037b4:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 80037b8:	809c      	strh	r4, [r3, #4]
    BSbuffer[s_flag].marking_sw[Sub_cnt]=(int16_t) (LL_GPIO_IsInputPinSet(GPIOA,LL_GPIO_PIN_10));
 80037ba:	680b      	ldr	r3, [r1, #0]
 80037bc:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 80037c0:	eb03 3340 	add.w	r3, r3, r0, lsl #13
 80037c4:	6909      	ldr	r1, [r1, #16]
 80037c6:	f503 53d1 	add.w	r3, r3, #6688	; 0x1a20
 80037ca:	330c      	adds	r3, #12
 80037cc:	f3c1 2180 	ubfx	r1, r1, #10, #1
 80037d0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
}
 80037d4:	b007      	add	sp, #28
 80037d6:	bd30      	pop	{r4, r5, pc}
 80037d8:	2000057c 	.word	0x2000057c
 80037dc:	2000058c 	.word	0x2000058c
 80037e0:	200005dc 	.word	0x200005dc

080037e4 <MPU_9D_store_IMU5_SPI3>:

void MPU_9D_store_IMU5_SPI3(void)
{
 80037e4:	b530      	push	{r4, r5, lr}
    uint8_t response[21];
    //change all writereg3 for imu5
    WriteReg3_imu5(MPUREG_I2C_SLV0_ADDR,AK8963_I2C_ADDR|READ_FLAG); // Set the I2C slave addres of AK8963 and set for read.
 80037e6:	218c      	movs	r1, #140	; 0x8c
{
 80037e8:	b087      	sub	sp, #28
    WriteReg3_imu5(MPUREG_I2C_SLV0_ADDR,AK8963_I2C_ADDR|READ_FLAG); // Set the I2C slave addres of AK8963 and set for read.
 80037ea:	2025      	movs	r0, #37	; 0x25
 80037ec:	f7ff f80e 	bl	800280c <WriteReg3_imu5>
    WriteReg3_imu5(MPUREG_I2C_SLV0_REG, AK8963_HXL);                // I2C slave 0 register address from where to begin data transfer
 80037f0:	2103      	movs	r1, #3
 80037f2:	2026      	movs	r0, #38	; 0x26
 80037f4:	f7ff f80a 	bl	800280c <WriteReg3_imu5>
    WriteReg3_imu5(MPUREG_I2C_SLV0_CTRL, 0x87);                     // Read 7 bytes from the magnetometer
 80037f8:	2187      	movs	r1, #135	; 0x87
 80037fa:	2027      	movs	r0, #39	; 0x27
 80037fc:	f7ff f806 	bl	800280c <WriteReg3_imu5>

    ReadRegs3_imu5(MPUREG_ACCEL_XOUT_H,response,21); //create and change here for IMU5
 8003800:	4669      	mov	r1, sp
 8003802:	2215      	movs	r2, #21
 8003804:	203b      	movs	r0, #59	; 0x3b
 8003806:	f7ff f923 	bl	8002a50 <ReadRegs3_imu5>

    //change these to store for IMU5
    BSbuffer[s_flag].AX5[Sub_cnt]=((int16_t)response[0]<<8)|response[1];
 800380a:	4930      	ldr	r1, [pc, #192]	; (80038cc <MPU_9D_store_IMU5_SPI3+0xe8>)
 800380c:	4830      	ldr	r0, [pc, #192]	; (80038d0 <MPU_9D_store_IMU5_SPI3+0xec>)
 800380e:	f89d 5000 	ldrb.w	r5, [sp]
 8003812:	7804      	ldrb	r4, [r0, #0]
 8003814:	680b      	ldr	r3, [r1, #0]
 8003816:	4a2f      	ldr	r2, [pc, #188]	; (80038d4 <MPU_9D_store_IMU5_SPI3+0xf0>)
 8003818:	eb03 3344 	add.w	r3, r3, r4, lsl #13
 800381c:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8003820:	f89d 4001 	ldrb.w	r4, [sp, #1]
 8003824:	3314      	adds	r3, #20
 8003826:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 800382a:	f822 4013 	strh.w	r4, [r2, r3, lsl #1]
    BSbuffer[s_flag].AY5[Sub_cnt]=((int16_t)response[2]<<8)|response[3];
 800382e:	7804      	ldrb	r4, [r0, #0]
 8003830:	680b      	ldr	r3, [r1, #0]
 8003832:	f89d 5002 	ldrb.w	r5, [sp, #2]
 8003836:	eb03 3344 	add.w	r3, r3, r4, lsl #13
 800383a:	f503 5391 	add.w	r3, r3, #4640	; 0x1220
 800383e:	f89d 4003 	ldrb.w	r4, [sp, #3]
 8003842:	330c      	adds	r3, #12
 8003844:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8003848:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 800384c:	809c      	strh	r4, [r3, #4]
    BSbuffer[s_flag].AZ5[Sub_cnt]=((int16_t)response[4]<<8)|response[5];
 800384e:	7804      	ldrb	r4, [r0, #0]
 8003850:	680b      	ldr	r3, [r1, #0]
 8003852:	f89d 5004 	ldrb.w	r5, [sp, #4]
 8003856:	eb03 3344 	add.w	r3, r3, r4, lsl #13
 800385a:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 800385e:	f89d 4005 	ldrb.w	r4, [sp, #5]
 8003862:	3308      	adds	r3, #8
 8003864:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 8003868:	f822 4013 	strh.w	r4, [r2, r3, lsl #1]
    BSbuffer[s_flag].GX5[Sub_cnt]=((int16_t)response[8]<<8)|response[9];
 800386c:	7804      	ldrb	r4, [r0, #0]
 800386e:	680b      	ldr	r3, [r1, #0]
 8003870:	f89d 5008 	ldrb.w	r5, [sp, #8]
 8003874:	eb03 3344 	add.w	r3, r3, r4, lsl #13
 8003878:	f503 539d 	add.w	r3, r3, #5024	; 0x13a0
 800387c:	f89d 4009 	ldrb.w	r4, [sp, #9]
 8003880:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8003884:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 8003888:	809c      	strh	r4, [r3, #4]
    BSbuffer[s_flag].GY5[Sub_cnt]=((int16_t)response[10]<<8)|response[11];
 800388a:	7804      	ldrb	r4, [r0, #0]
 800388c:	680b      	ldr	r3, [r1, #0]
 800388e:	f89d 500a 	ldrb.w	r5, [sp, #10]
    BSbuffer[s_flag].GZ5[Sub_cnt]=((int16_t)response[12]<<8)|response[13];
 8003892:	7800      	ldrb	r0, [r0, #0]
    BSbuffer[s_flag].GY5[Sub_cnt]=((int16_t)response[10]<<8)|response[11];
 8003894:	eb03 3344 	add.w	r3, r3, r4, lsl #13
 8003898:	f503 53a2 	add.w	r3, r3, #5184	; 0x1440
 800389c:	f89d 400b 	ldrb.w	r4, [sp, #11]
 80038a0:	331c      	adds	r3, #28
 80038a2:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 80038a6:	f822 4013 	strh.w	r4, [r2, r3, lsl #1]
    BSbuffer[s_flag].GZ5[Sub_cnt]=((int16_t)response[12]<<8)|response[13];
 80038aa:	680b      	ldr	r3, [r1, #0]
 80038ac:	f89d 100c 	ldrb.w	r1, [sp, #12]
 80038b0:	eb03 3340 	add.w	r3, r3, r0, lsl #13
 80038b4:	f503 53a8 	add.w	r3, r3, #5376	; 0x1500
 80038b8:	3314      	adds	r3, #20
 80038ba:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 80038be:	f89d 300d 	ldrb.w	r3, [sp, #13]
 80038c2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80038c6:	8093      	strh	r3, [r2, #4]

}
 80038c8:	b007      	add	sp, #28
 80038ca:	bd30      	pop	{r4, r5, pc}
 80038cc:	2000057c 	.word	0x2000057c
 80038d0:	2000058c 	.word	0x2000058c
 80038d4:	200005dc 	.word	0x200005dc

080038d8 <MPU_9D_store_IMU3_SPI2>:

//void MPU_9D_store_IMU3_SPI2(void)
void MPU_9D_store_IMU3_SPI2(int value1, int value2)
{
 80038d8:	b570      	push	{r4, r5, r6, lr}
//    BSbuffer[s_flag].GZ3[Sub_cnt]=((int16_t)response[12]<<8)|response[13];
//	mcpwrite(0x0F,0x60);



    BSbuffer[s_flag].AX3[Sub_cnt]=value1;
 80038da:	4d1d      	ldr	r5, [pc, #116]	; (8003950 <MPU_9D_store_IMU3_SPI2+0x78>)
 80038dc:	4c1d      	ldr	r4, [pc, #116]	; (8003954 <MPU_9D_store_IMU3_SPI2+0x7c>)
 80038de:	782e      	ldrb	r6, [r5, #0]
 80038e0:	6822      	ldr	r2, [r4, #0]
 80038e2:	4b1d      	ldr	r3, [pc, #116]	; (8003958 <MPU_9D_store_IMU3_SPI2+0x80>)
 80038e4:	eb02 3246 	add.w	r2, r2, r6, lsl #13
 80038e8:	f602 02bc 	addw	r2, r2, #2236	; 0x8bc
 80038ec:	f823 0012 	strh.w	r0, [r3, r2, lsl #1]
    BSbuffer[s_flag].AY3[Sub_cnt]=value2;
 80038f0:	7828      	ldrb	r0, [r5, #0]
 80038f2:	6822      	ldr	r2, [r4, #0]
 80038f4:	eb02 3240 	add.w	r2, r2, r0, lsl #13
 80038f8:	f602 1274 	addw	r2, r2, #2420	; 0x974
 80038fc:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8003900:	8091      	strh	r1, [r2, #4]
    BSbuffer[s_flag].AZ3[Sub_cnt]=2;
 8003902:	7829      	ldrb	r1, [r5, #0]
 8003904:	6822      	ldr	r2, [r4, #0]
 8003906:	eb02 3241 	add.w	r2, r2, r1, lsl #13
 800390a:	f502 6223 	add.w	r2, r2, #2608	; 0xa30
 800390e:	2102      	movs	r1, #2
 8003910:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    BSbuffer[s_flag].GX3[Sub_cnt]=3;
 8003914:	7829      	ldrb	r1, [r5, #0]
 8003916:	6822      	ldr	r2, [r4, #0]
 8003918:	eb02 3241 	add.w	r2, r2, r1, lsl #13
 800391c:	f602 22e8 	addw	r2, r2, #2792	; 0xae8
 8003920:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8003924:	2103      	movs	r1, #3
 8003926:	8091      	strh	r1, [r2, #4]
    BSbuffer[s_flag].GY3[Sub_cnt]=4;
 8003928:	7829      	ldrb	r1, [r5, #0]
 800392a:	6822      	ldr	r2, [r4, #0]
 800392c:	eb02 3241 	add.w	r2, r2, r1, lsl #13
 8003930:	f602 32a4 	addw	r2, r2, #2980	; 0xba4
 8003934:	2104      	movs	r1, #4
 8003936:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    BSbuffer[s_flag].GZ3[Sub_cnt]=5;
 800393a:	7829      	ldrb	r1, [r5, #0]
 800393c:	6822      	ldr	r2, [r4, #0]
 800393e:	eb02 3241 	add.w	r2, r2, r1, lsl #13
 8003942:	f602 425c 	addw	r2, r2, #3164	; 0xc5c
 8003946:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 800394a:	2205      	movs	r2, #5
 800394c:	809a      	strh	r2, [r3, #4]
 800394e:	bd70      	pop	{r4, r5, r6, pc}
 8003950:	2000058c 	.word	0x2000058c
 8003954:	2000057c 	.word	0x2000057c
 8003958:	200005dc 	.word	0x200005dc

0800395c <MPU1_SPI1_init>:
        mag_data[i-7] = data * Magnetometer_ASA[i-7];
    }
}

void MPU1_SPI1_init(void)
{
 800395c:	b530      	push	{r4, r5, lr}
 800395e:	b08b      	sub	sp, #44	; 0x2c
	float temp[3];
	uint8_t i = 0;
	uint8_t MPU_Init_Data[MPU_InitRegNum][2] = {
 8003960:	226b      	movs	r2, #107	; 0x6b
 8003962:	f88d 2005 	strb.w	r2, [sp, #5]
 8003966:	f88d 2007 	strb.w	r2, [sp, #7]
 800396a:	226c      	movs	r2, #108	; 0x6c
 800396c:	f88d 2009 	strb.w	r2, [sp, #9]
 8003970:	4a33      	ldr	r2, [pc, #204]	; (8003a40 <MPU1_SPI1_init+0xe4>)
 8003972:	7812      	ldrb	r2, [r2, #0]
 8003974:	f88d 200a 	strb.w	r2, [sp, #10]
 8003978:	221a      	movs	r2, #26
 800397a:	f88d 200b 	strb.w	r2, [sp, #11]
 800397e:	2210      	movs	r2, #16
 8003980:	f88d 200c 	strb.w	r2, [sp, #12]
 8003984:	f88d 200e 	strb.w	r2, [sp, #14]
 8003988:	221c      	movs	r2, #28
 800398a:	f88d 200f 	strb.w	r2, [sp, #15]
 800398e:	4a2d      	ldr	r2, [pc, #180]	; (8003a44 <MPU1_SPI1_init+0xe8>)
 8003990:	7812      	ldrb	r2, [r2, #0]
 8003992:	f88d 2010 	strb.w	r2, [sp, #16]
 8003996:	221d      	movs	r2, #29
 8003998:	f88d 2011 	strb.w	r2, [sp, #17]
 800399c:	2212      	movs	r2, #18
 800399e:	f88d 2012 	strb.w	r2, [sp, #18]
 80039a2:	2237      	movs	r2, #55	; 0x37
 80039a4:	f88d 2013 	strb.w	r2, [sp, #19]
 80039a8:	2230      	movs	r2, #48	; 0x30
 80039aa:	f88d 2014 	strb.w	r2, [sp, #20]
 80039ae:	226a      	movs	r2, #106	; 0x6a
 80039b0:	f88d 2015 	strb.w	r2, [sp, #21]
 80039b4:	220d      	movs	r2, #13
 80039b6:	f88d 2016 	strb.w	r2, [sp, #22]
 80039ba:	2224      	movs	r2, #36	; 0x24
 80039bc:	f88d 2017 	strb.w	r2, [sp, #23]
 80039c0:	220c      	movs	r2, #12
 80039c2:	2380      	movs	r3, #128	; 0x80
 80039c4:	f88d 2018 	strb.w	r2, [sp, #24]
 80039c8:	2225      	movs	r2, #37	; 0x25
 80039ca:	f88d 3004 	strb.w	r3, [sp, #4]
 80039ce:	211b      	movs	r1, #27
 80039d0:	2301      	movs	r3, #1
 80039d2:	f88d 2019 	strb.w	r2, [sp, #25]
 80039d6:	220b      	movs	r2, #11
 80039d8:	2026      	movs	r0, #38	; 0x26
 80039da:	f88d 3006 	strb.w	r3, [sp, #6]
 80039de:	f88d 100d 	strb.w	r1, [sp, #13]
 80039e2:	f88d 201a 	strb.w	r2, [sp, #26]
 80039e6:	f88d 301c 	strb.w	r3, [sp, #28]
 80039ea:	2163      	movs	r1, #99	; 0x63
 80039ec:	2281      	movs	r2, #129	; 0x81
 80039ee:	2327      	movs	r3, #39	; 0x27
 80039f0:	250a      	movs	r5, #10
 80039f2:	2400      	movs	r4, #0
 80039f4:	f88d 001b 	strb.w	r0, [sp, #27]
 80039f8:	f88d 5020 	strb.w	r5, [sp, #32]
 80039fc:	f88d 4008 	strb.w	r4, [sp, #8]
 8003a00:	f88d 101d 	strb.w	r1, [sp, #29]
 8003a04:	f88d 201e 	strb.w	r2, [sp, #30]
 8003a08:	f88d 301f 	strb.w	r3, [sp, #31]
 8003a0c:	f88d 0021 	strb.w	r0, [sp, #33]	; 0x21
 8003a10:	2016      	movs	r0, #22
 8003a12:	f88d 0022 	strb.w	r0, [sp, #34]	; 0x22
 8003a16:	f88d 1023 	strb.w	r1, [sp, #35]	; 0x23
 8003a1a:	f88d 2024 	strb.w	r2, [sp, #36]	; 0x24
 8003a1e:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25

	};


    for(i = 0; i < MPU_InitRegNum; i++) {
        WriteReg1(MPU_Init_Data[i][1], MPU_Init_Data[i][0]);
 8003a22:	ad01      	add	r5, sp, #4
 8003a24:	192b      	adds	r3, r5, r4
 8003a26:	5d29      	ldrb	r1, [r5, r4]
 8003a28:	7858      	ldrb	r0, [r3, #1]
 8003a2a:	f7fe ff17 	bl	800285c <WriteReg1>
 8003a2e:	3402      	adds	r4, #2
        delay_us(1000);  // I2C must slow down the write speed, otherwise it won't work
 8003a30:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003a34:	f000 fb4a 	bl	80040cc <delay_us>
    for(i = 0; i < MPU_InitRegNum; i++) {
 8003a38:	2c22      	cmp	r4, #34	; 0x22
 8003a3a:	d1f3      	bne.n	8003a24 <MPU1_SPI1_init+0xc8>

 //   calib_mag();  // If experiencing problems here, just comment it out. Should still be somewhat functional.
 //   return 0;


}
 8003a3c:	b00b      	add	sp, #44	; 0x2c
 8003a3e:	bd30      	pop	{r4, r5, pc}
 8003a40:	20000005 	.word	0x20000005
 8003a44:	20000006 	.word	0x20000006

08003a48 <MPU2_SPI1_init>:

void MPU2_SPI1_init(void)
{
 8003a48:	b530      	push	{r4, r5, lr}
 8003a4a:	b08b      	sub	sp, #44	; 0x2c
	float temp[3];
	uint8_t i = 0;
	uint8_t MPU_Init_Data[MPU_InitRegNum][2] = {
 8003a4c:	226b      	movs	r2, #107	; 0x6b
 8003a4e:	f88d 2005 	strb.w	r2, [sp, #5]
 8003a52:	f88d 2007 	strb.w	r2, [sp, #7]
 8003a56:	226c      	movs	r2, #108	; 0x6c
 8003a58:	f88d 2009 	strb.w	r2, [sp, #9]
 8003a5c:	4a33      	ldr	r2, [pc, #204]	; (8003b2c <MPU2_SPI1_init+0xe4>)
 8003a5e:	7812      	ldrb	r2, [r2, #0]
 8003a60:	f88d 200a 	strb.w	r2, [sp, #10]
 8003a64:	221a      	movs	r2, #26
 8003a66:	f88d 200b 	strb.w	r2, [sp, #11]
 8003a6a:	2210      	movs	r2, #16
 8003a6c:	f88d 200c 	strb.w	r2, [sp, #12]
 8003a70:	f88d 200e 	strb.w	r2, [sp, #14]
 8003a74:	221c      	movs	r2, #28
 8003a76:	f88d 200f 	strb.w	r2, [sp, #15]
 8003a7a:	4a2d      	ldr	r2, [pc, #180]	; (8003b30 <MPU2_SPI1_init+0xe8>)
 8003a7c:	7812      	ldrb	r2, [r2, #0]
 8003a7e:	f88d 2010 	strb.w	r2, [sp, #16]
 8003a82:	221d      	movs	r2, #29
 8003a84:	f88d 2011 	strb.w	r2, [sp, #17]
 8003a88:	2212      	movs	r2, #18
 8003a8a:	f88d 2012 	strb.w	r2, [sp, #18]
 8003a8e:	2237      	movs	r2, #55	; 0x37
 8003a90:	f88d 2013 	strb.w	r2, [sp, #19]
 8003a94:	2230      	movs	r2, #48	; 0x30
 8003a96:	f88d 2014 	strb.w	r2, [sp, #20]
 8003a9a:	226a      	movs	r2, #106	; 0x6a
 8003a9c:	f88d 2015 	strb.w	r2, [sp, #21]
 8003aa0:	220d      	movs	r2, #13
 8003aa2:	f88d 2016 	strb.w	r2, [sp, #22]
 8003aa6:	2224      	movs	r2, #36	; 0x24
 8003aa8:	f88d 2017 	strb.w	r2, [sp, #23]
 8003aac:	220c      	movs	r2, #12
 8003aae:	2380      	movs	r3, #128	; 0x80
 8003ab0:	f88d 2018 	strb.w	r2, [sp, #24]
 8003ab4:	2225      	movs	r2, #37	; 0x25
 8003ab6:	f88d 3004 	strb.w	r3, [sp, #4]
 8003aba:	211b      	movs	r1, #27
 8003abc:	2301      	movs	r3, #1
 8003abe:	f88d 2019 	strb.w	r2, [sp, #25]
 8003ac2:	220b      	movs	r2, #11
 8003ac4:	2026      	movs	r0, #38	; 0x26
 8003ac6:	f88d 3006 	strb.w	r3, [sp, #6]
 8003aca:	f88d 100d 	strb.w	r1, [sp, #13]
 8003ace:	f88d 201a 	strb.w	r2, [sp, #26]
 8003ad2:	f88d 301c 	strb.w	r3, [sp, #28]
 8003ad6:	2163      	movs	r1, #99	; 0x63
 8003ad8:	2281      	movs	r2, #129	; 0x81
 8003ada:	2327      	movs	r3, #39	; 0x27
 8003adc:	250a      	movs	r5, #10
 8003ade:	2400      	movs	r4, #0
 8003ae0:	f88d 001b 	strb.w	r0, [sp, #27]
 8003ae4:	f88d 5020 	strb.w	r5, [sp, #32]
 8003ae8:	f88d 4008 	strb.w	r4, [sp, #8]
 8003aec:	f88d 101d 	strb.w	r1, [sp, #29]
 8003af0:	f88d 201e 	strb.w	r2, [sp, #30]
 8003af4:	f88d 301f 	strb.w	r3, [sp, #31]
 8003af8:	f88d 0021 	strb.w	r0, [sp, #33]	; 0x21
 8003afc:	2016      	movs	r0, #22
 8003afe:	f88d 0022 	strb.w	r0, [sp, #34]	; 0x22
 8003b02:	f88d 1023 	strb.w	r1, [sp, #35]	; 0x23
 8003b06:	f88d 2024 	strb.w	r2, [sp, #36]	; 0x24
 8003b0a:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25

	};


    for(i = 0; i < MPU_InitRegNum; i++) {
    	WriteReg1_imu2(MPU_Init_Data[i][1], MPU_Init_Data[i][0]);
 8003b0e:	ad01      	add	r5, sp, #4
 8003b10:	192b      	adds	r3, r5, r4
 8003b12:	5d29      	ldrb	r1, [r5, r4]
 8003b14:	7858      	ldrb	r0, [r3, #1]
 8003b16:	f7fe fec3 	bl	80028a0 <WriteReg1_imu2>
 8003b1a:	3402      	adds	r4, #2
        delay_us(1000);  // I2C must slow down the write speed, otherwise it won't work
 8003b1c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003b20:	f000 fad4 	bl	80040cc <delay_us>
    for(i = 0; i < MPU_InitRegNum; i++) {
 8003b24:	2c22      	cmp	r4, #34	; 0x22
 8003b26:	d1f3      	bne.n	8003b10 <MPU2_SPI1_init+0xc8>

 //   calib_mag();  // If experiencing problems here, just comment it out. Should still be somewhat functional.
 //   return 0;


}
 8003b28:	b00b      	add	sp, #44	; 0x2c
 8003b2a:	bd30      	pop	{r4, r5, pc}
 8003b2c:	20000005 	.word	0x20000005
 8003b30:	20000006 	.word	0x20000006

08003b34 <P_IMU1_SPI1_Initialization_at_reset>:
{
 8003b34:	b508      	push	{r3, lr}
	P_IMU1_SPI1_Init();         // Accelerometer Chip Initialization
 8003b36:	f7ff f8bf 	bl	8002cb8 <P_IMU1_SPI1_Init>
	delay_us(7000);         // Arbitrary delay after SPI initialization
 8003b3a:	f641 3058 	movw	r0, #7000	; 0x1b58
 8003b3e:	f000 fac5 	bl	80040cc <delay_us>
	MPU1_SPI1_init();
 8003b42:	f7ff ff0b 	bl	800395c <MPU1_SPI1_init>
}
 8003b46:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	MPU2_SPI1_init();
 8003b4a:	f7ff bf7d 	b.w	8003a48 <MPU2_SPI1_init>
	...

08003b50 <MPU4_SPI3_init>:


void MPU4_SPI3_init(void)
{
 8003b50:	b530      	push	{r4, r5, lr}
 8003b52:	b08b      	sub	sp, #44	; 0x2c
//	float temp[3];
	uint8_t i = 0;
	uint8_t MPU_Init_Data[MPU_InitRegNum][2] = {
 8003b54:	226b      	movs	r2, #107	; 0x6b
 8003b56:	f88d 2005 	strb.w	r2, [sp, #5]
 8003b5a:	f88d 2007 	strb.w	r2, [sp, #7]
 8003b5e:	226c      	movs	r2, #108	; 0x6c
 8003b60:	f88d 2009 	strb.w	r2, [sp, #9]
 8003b64:	4a33      	ldr	r2, [pc, #204]	; (8003c34 <MPU4_SPI3_init+0xe4>)
 8003b66:	7812      	ldrb	r2, [r2, #0]
 8003b68:	f88d 200a 	strb.w	r2, [sp, #10]
 8003b6c:	221a      	movs	r2, #26
 8003b6e:	f88d 200b 	strb.w	r2, [sp, #11]
 8003b72:	2210      	movs	r2, #16
 8003b74:	f88d 200c 	strb.w	r2, [sp, #12]
 8003b78:	f88d 200e 	strb.w	r2, [sp, #14]
 8003b7c:	221c      	movs	r2, #28
 8003b7e:	f88d 200f 	strb.w	r2, [sp, #15]
 8003b82:	4a2d      	ldr	r2, [pc, #180]	; (8003c38 <MPU4_SPI3_init+0xe8>)
 8003b84:	7812      	ldrb	r2, [r2, #0]
 8003b86:	f88d 2010 	strb.w	r2, [sp, #16]
 8003b8a:	221d      	movs	r2, #29
 8003b8c:	f88d 2011 	strb.w	r2, [sp, #17]
 8003b90:	2212      	movs	r2, #18
 8003b92:	f88d 2012 	strb.w	r2, [sp, #18]
 8003b96:	2237      	movs	r2, #55	; 0x37
 8003b98:	f88d 2013 	strb.w	r2, [sp, #19]
 8003b9c:	2230      	movs	r2, #48	; 0x30
 8003b9e:	f88d 2014 	strb.w	r2, [sp, #20]
 8003ba2:	226a      	movs	r2, #106	; 0x6a
 8003ba4:	f88d 2015 	strb.w	r2, [sp, #21]
 8003ba8:	220d      	movs	r2, #13
 8003baa:	f88d 2016 	strb.w	r2, [sp, #22]
 8003bae:	2224      	movs	r2, #36	; 0x24
 8003bb0:	f88d 2017 	strb.w	r2, [sp, #23]
 8003bb4:	220c      	movs	r2, #12
 8003bb6:	2380      	movs	r3, #128	; 0x80
 8003bb8:	f88d 2018 	strb.w	r2, [sp, #24]
 8003bbc:	2225      	movs	r2, #37	; 0x25
 8003bbe:	f88d 3004 	strb.w	r3, [sp, #4]
 8003bc2:	211b      	movs	r1, #27
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	f88d 2019 	strb.w	r2, [sp, #25]
 8003bca:	220b      	movs	r2, #11
 8003bcc:	2026      	movs	r0, #38	; 0x26
 8003bce:	f88d 3006 	strb.w	r3, [sp, #6]
 8003bd2:	f88d 100d 	strb.w	r1, [sp, #13]
 8003bd6:	f88d 201a 	strb.w	r2, [sp, #26]
 8003bda:	f88d 301c 	strb.w	r3, [sp, #28]
 8003bde:	2163      	movs	r1, #99	; 0x63
 8003be0:	2281      	movs	r2, #129	; 0x81
 8003be2:	2327      	movs	r3, #39	; 0x27
 8003be4:	250a      	movs	r5, #10
 8003be6:	2400      	movs	r4, #0
 8003be8:	f88d 001b 	strb.w	r0, [sp, #27]
 8003bec:	f88d 5020 	strb.w	r5, [sp, #32]
 8003bf0:	f88d 4008 	strb.w	r4, [sp, #8]
 8003bf4:	f88d 101d 	strb.w	r1, [sp, #29]
 8003bf8:	f88d 201e 	strb.w	r2, [sp, #30]
 8003bfc:	f88d 301f 	strb.w	r3, [sp, #31]
 8003c00:	f88d 0021 	strb.w	r0, [sp, #33]	; 0x21
 8003c04:	2016      	movs	r0, #22
 8003c06:	f88d 0022 	strb.w	r0, [sp, #34]	; 0x22
 8003c0a:	f88d 1023 	strb.w	r1, [sp, #35]	; 0x23
 8003c0e:	f88d 2024 	strb.w	r2, [sp, #36]	; 0x24
 8003c12:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
	};

	//	 LED_Nucleo_OFF();
    for(i = 0; i < MPU_InitRegNum; i++) {
    	// change here
        WriteReg3(MPU_Init_Data[i][1], MPU_Init_Data[i][0]); // change here
 8003c16:	ad01      	add	r5, sp, #4
 8003c18:	192b      	adds	r3, r5, r4
 8003c1a:	5d29      	ldrb	r1, [r5, r4]
 8003c1c:	7858      	ldrb	r0, [r3, #1]
 8003c1e:	f7fe fdcd 	bl	80027bc <WriteReg3>
 8003c22:	3402      	adds	r4, #2
        delay_us(1000);  // I2C must slow down the write speed, otherwise it won't work
 8003c24:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003c28:	f000 fa50 	bl	80040cc <delay_us>
    for(i = 0; i < MPU_InitRegNum; i++) {
 8003c2c:	2c22      	cmp	r4, #34	; 0x22
 8003c2e:	d1f3      	bne.n	8003c18 <MPU4_SPI3_init+0xc8>
 //   set_gyro_scale(BITS_FS_250DPS);

 //   calib_mag();  // If experiencing problems here, just comment it out. Should still be somewhat functional.
 //   return 0;

}
 8003c30:	b00b      	add	sp, #44	; 0x2c
 8003c32:	bd30      	pop	{r4, r5, pc}
 8003c34:	20000005 	.word	0x20000005
 8003c38:	20000006 	.word	0x20000006

08003c3c <MPU5_SPI3_init>:

void MPU5_SPI3_init(void) // created later for IMU5
{
 8003c3c:	b530      	push	{r4, r5, lr}
 8003c3e:	b08b      	sub	sp, #44	; 0x2c
//	float temp[3];
	uint8_t i = 0;
	uint8_t MPU_Init_Data[MPU_InitRegNum][2] = {
 8003c40:	226b      	movs	r2, #107	; 0x6b
 8003c42:	f88d 2005 	strb.w	r2, [sp, #5]
 8003c46:	f88d 2007 	strb.w	r2, [sp, #7]
 8003c4a:	226c      	movs	r2, #108	; 0x6c
 8003c4c:	f88d 2009 	strb.w	r2, [sp, #9]
 8003c50:	4a33      	ldr	r2, [pc, #204]	; (8003d20 <MPU5_SPI3_init+0xe4>)
 8003c52:	7812      	ldrb	r2, [r2, #0]
 8003c54:	f88d 200a 	strb.w	r2, [sp, #10]
 8003c58:	221a      	movs	r2, #26
 8003c5a:	f88d 200b 	strb.w	r2, [sp, #11]
 8003c5e:	2210      	movs	r2, #16
 8003c60:	f88d 200c 	strb.w	r2, [sp, #12]
 8003c64:	f88d 200e 	strb.w	r2, [sp, #14]
 8003c68:	221c      	movs	r2, #28
 8003c6a:	f88d 200f 	strb.w	r2, [sp, #15]
 8003c6e:	4a2d      	ldr	r2, [pc, #180]	; (8003d24 <MPU5_SPI3_init+0xe8>)
 8003c70:	7812      	ldrb	r2, [r2, #0]
 8003c72:	f88d 2010 	strb.w	r2, [sp, #16]
 8003c76:	221d      	movs	r2, #29
 8003c78:	f88d 2011 	strb.w	r2, [sp, #17]
 8003c7c:	2212      	movs	r2, #18
 8003c7e:	f88d 2012 	strb.w	r2, [sp, #18]
 8003c82:	2237      	movs	r2, #55	; 0x37
 8003c84:	f88d 2013 	strb.w	r2, [sp, #19]
 8003c88:	2230      	movs	r2, #48	; 0x30
 8003c8a:	f88d 2014 	strb.w	r2, [sp, #20]
 8003c8e:	226a      	movs	r2, #106	; 0x6a
 8003c90:	f88d 2015 	strb.w	r2, [sp, #21]
 8003c94:	220d      	movs	r2, #13
 8003c96:	f88d 2016 	strb.w	r2, [sp, #22]
 8003c9a:	2224      	movs	r2, #36	; 0x24
 8003c9c:	f88d 2017 	strb.w	r2, [sp, #23]
 8003ca0:	220c      	movs	r2, #12
 8003ca2:	2380      	movs	r3, #128	; 0x80
 8003ca4:	f88d 2018 	strb.w	r2, [sp, #24]
 8003ca8:	2225      	movs	r2, #37	; 0x25
 8003caa:	f88d 3004 	strb.w	r3, [sp, #4]
 8003cae:	211b      	movs	r1, #27
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	f88d 2019 	strb.w	r2, [sp, #25]
 8003cb6:	220b      	movs	r2, #11
 8003cb8:	2026      	movs	r0, #38	; 0x26
 8003cba:	f88d 3006 	strb.w	r3, [sp, #6]
 8003cbe:	f88d 100d 	strb.w	r1, [sp, #13]
 8003cc2:	f88d 201a 	strb.w	r2, [sp, #26]
 8003cc6:	f88d 301c 	strb.w	r3, [sp, #28]
 8003cca:	2163      	movs	r1, #99	; 0x63
 8003ccc:	2281      	movs	r2, #129	; 0x81
 8003cce:	2327      	movs	r3, #39	; 0x27
 8003cd0:	250a      	movs	r5, #10
 8003cd2:	2400      	movs	r4, #0
 8003cd4:	f88d 001b 	strb.w	r0, [sp, #27]
 8003cd8:	f88d 5020 	strb.w	r5, [sp, #32]
 8003cdc:	f88d 4008 	strb.w	r4, [sp, #8]
 8003ce0:	f88d 101d 	strb.w	r1, [sp, #29]
 8003ce4:	f88d 201e 	strb.w	r2, [sp, #30]
 8003ce8:	f88d 301f 	strb.w	r3, [sp, #31]
 8003cec:	f88d 0021 	strb.w	r0, [sp, #33]	; 0x21
 8003cf0:	2016      	movs	r0, #22
 8003cf2:	f88d 0022 	strb.w	r0, [sp, #34]	; 0x22
 8003cf6:	f88d 1023 	strb.w	r1, [sp, #35]	; 0x23
 8003cfa:	f88d 2024 	strb.w	r2, [sp, #36]	; 0x24
 8003cfe:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
	};

	//	 LED_Nucleo_OFF();
    for(i = 0; i < MPU_InitRegNum; i++) {
    	// change here
    	WriteReg3_imu5(MPU_Init_Data[i][1], MPU_Init_Data[i][0]); // change here
 8003d02:	ad01      	add	r5, sp, #4
 8003d04:	192b      	adds	r3, r5, r4
 8003d06:	5d29      	ldrb	r1, [r5, r4]
 8003d08:	7858      	ldrb	r0, [r3, #1]
 8003d0a:	f7fe fd7f 	bl	800280c <WriteReg3_imu5>
 8003d0e:	3402      	adds	r4, #2
        delay_us(1000);  // I2C must slow down the write speed, otherwise it won't work
 8003d10:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003d14:	f000 f9da 	bl	80040cc <delay_us>
    for(i = 0; i < MPU_InitRegNum; i++) {
 8003d18:	2c22      	cmp	r4, #34	; 0x22
 8003d1a:	d1f3      	bne.n	8003d04 <MPU5_SPI3_init+0xc8>
 //   set_gyro_scale(BITS_FS_250DPS);

 //   calib_mag();  // If experiencing problems here, just comment it out. Should still be somewhat functional.
 //   return 0;

}
 8003d1c:	b00b      	add	sp, #44	; 0x2c
 8003d1e:	bd30      	pop	{r4, r5, pc}
 8003d20:	20000005 	.word	0x20000005
 8003d24:	20000006 	.word	0x20000006

08003d28 <P_IMU4_SPI3_Initialization_at_reset>:
{
 8003d28:	b508      	push	{r3, lr}
	P_IMU4_SPI3_Init(); // peripheral initialization  //work for imu5   too
 8003d2a:	f7fe fa8d 	bl	8002248 <P_IMU4_SPI3_Init>
	delay_us(7000);         // Arbitrary delay after SPI initialization
 8003d2e:	f641 3058 	movw	r0, #7000	; 0x1b58
 8003d32:	f000 f9cb 	bl	80040cc <delay_us>
	MPU4_SPI3_init(); // device initialization // for IMU5 need to create something like "WriteReg3"
 8003d36:	f7ff ff0b 	bl	8003b50 <MPU4_SPI3_init>
}
 8003d3a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	MPU5_SPI3_init(); // later created for IMU5
 8003d3e:	f7ff bf7d 	b.w	8003c3c <MPU5_SPI3_init>
	...

08003d44 <Mag_Enc1_Store>:
//	}
	return tempPosition;
}

void Mag_Enc1_Store(void)
{
 8003d44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  WRITE_REG(GPIOx->BRR, PinMask);
 8003d48:	4c1d      	ldr	r4, [pc, #116]	; (8003dc0 <Mag_Enc1_Store+0x7c>)
 8003d4a:	2302      	movs	r3, #2
 8003d4c:	f44f 6780 	mov.w	r7, #1024	; 0x400
 8003d50:	62a3      	str	r3, [r4, #40]	; 0x28
	uint8_t tempRead = 0;
	uint8_t Flags[6];
	LL_GPIO_ResetOutputPin(ENC1_CS_GPIO_PORT, ENC1_CS_PIN);

	// Sensor feeds out position MSB first
	for(i = 11; i >= 0; i--)
 8003d52:	250b      	movs	r5, #11
	int tempPosition = 0;
 8003d54:	2600      	movs	r6, #0
 8003d56:	46b8      	mov	r8, r7
	{
		LL_GPIO_ResetOutputPin(ENC1_SCLK_GPIO_PORT, ENC1_SCLK_PIN);
		delay_us(10);
 8003d58:	200a      	movs	r0, #10
 8003d5a:	f8c4 8028 	str.w	r8, [r4, #40]	; 0x28
 8003d5e:	f000 f9b5 	bl	80040cc <delay_us>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8003d62:	61a7      	str	r7, [r4, #24]

		LL_GPIO_SetOutputPin(ENC1_SCLK_GPIO_PORT, ENC1_SCLK_PIN);
		delay_us(10);
 8003d64:	200a      	movs	r0, #10
 8003d66:	f000 f9b1 	bl	80040cc <delay_us>
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8003d6a:	6923      	ldr	r3, [r4, #16]
 8003d6c:	f3c3 0380 	ubfx	r3, r3, #2, #1

		tempRead = LL_GPIO_IsInputPinSet(ENC1_DATA_GPIO_PORT,ENC1_DATA_PIN) &0x01;
		tempPosition |= (tempRead)<<i;
 8003d70:	40ab      	lsls	r3, r5
	for(i = 11; i >= 0; i--)
 8003d72:	f115 35ff 	adds.w	r5, r5, #4294967295
		tempPosition |= (tempRead)<<i;
 8003d76:	ea46 0603 	orr.w	r6, r6, r3
	for(i = 11; i >= 0; i--)
 8003d7a:	d2ed      	bcs.n	8003d58 <Mag_Enc1_Store+0x14>
  WRITE_REG(GPIOx->BRR, PinMask);
 8003d7c:	f44f 6780 	mov.w	r7, #1024	; 0x400
 8003d80:	4c0f      	ldr	r4, [pc, #60]	; (8003dc0 <Mag_Enc1_Store+0x7c>)
 8003d82:	2506      	movs	r5, #6
 8003d84:	46b8      	mov	r8, r7
	}

	for(i = 0; i < 6; i++)
	{
		LL_GPIO_ResetOutputPin(ENC1_SCLK_GPIO_PORT, ENC1_SCLK_PIN);
		delay_us(10);
 8003d86:	200a      	movs	r0, #10
 8003d88:	f8c4 8028 	str.w	r8, [r4, #40]	; 0x28
 8003d8c:	f000 f99e 	bl	80040cc <delay_us>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8003d90:	61a7      	str	r7, [r4, #24]

		LL_GPIO_SetOutputPin(ENC1_SCLK_GPIO_PORT, ENC1_SCLK_PIN);
		delay_us(10);
 8003d92:	200a      	movs	r0, #10
 8003d94:	f000 f99a 	bl	80040cc <delay_us>
	for(i = 0; i < 6; i++)
 8003d98:	3d01      	subs	r5, #1
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8003d9a:	6923      	ldr	r3, [r4, #16]
 8003d9c:	d1f3      	bne.n	8003d86 <Mag_Enc1_Store+0x42>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8003d9e:	2302      	movs	r3, #2
 8003da0:	61a3      	str	r3, [r4, #24]
		Flags[i] |= (tempRead)<<i;
	}

	LL_GPIO_SetOutputPin(ENC1_CS_GPIO_PORT, ENC1_CS_PIN);

	BSbuffer[s_flag].Enc1[Sub_cnt]=tempPosition;
 8003da2:	4b08      	ldr	r3, [pc, #32]	; (8003dc4 <Mag_Enc1_Store+0x80>)
 8003da4:	781a      	ldrb	r2, [r3, #0]
 8003da6:	4b08      	ldr	r3, [pc, #32]	; (8003dc8 <Mag_Enc1_Store+0x84>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	eb03 3342 	add.w	r3, r3, r2, lsl #13
 8003dae:	f503 53c5 	add.w	r3, r3, #6304	; 0x18a0
 8003db2:	3318      	adds	r3, #24
 8003db4:	4a05      	ldr	r2, [pc, #20]	; (8003dcc <Mag_Enc1_Store+0x88>)
 8003db6:	f822 6013 	strh.w	r6, [r2, r3, lsl #1]
 8003dba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003dbe:	bf00      	nop
 8003dc0:	48000400 	.word	0x48000400
 8003dc4:	2000058c 	.word	0x2000058c
 8003dc8:	2000057c 	.word	0x2000057c
 8003dcc:	200005dc 	.word	0x200005dc

08003dd0 <Mag_Enc2_Store>:
  WRITE_REG(GPIOx->BRR, PinMask);
 8003dd0:	4b1f      	ldr	r3, [pc, #124]	; (8003e50 <Mag_Enc2_Store+0x80>)
}

void Mag_Enc2_Store(void)
{
 8003dd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003dd6:	2240      	movs	r2, #64	; 0x40
 8003dd8:	2780      	movs	r7, #128	; 0x80
 8003dda:	4e1e      	ldr	r6, [pc, #120]	; (8003e54 <Mag_Enc2_Store+0x84>)
 8003ddc:	629a      	str	r2, [r3, #40]	; 0x28
	uint8_t tempRead = 0;
	uint8_t Flags[6];
	LL_GPIO_ResetOutputPin(ENC2_CS_GPIO_PORT, ENC2_CS_PIN);

	// Sensor feeds out position MSB first
	for(i = 11; i >= 0; i--)
 8003dde:	240b      	movs	r4, #11
	int tempPosition = 0;
 8003de0:	2500      	movs	r5, #0
 8003de2:	46b8      	mov	r8, r7
	{
		LL_GPIO_ResetOutputPin(ENC2_SCLK_GPIO_PORT, ENC2_SCLK_PIN);
		delay_us(10);
 8003de4:	200a      	movs	r0, #10
 8003de6:	f8c6 8028 	str.w	r8, [r6, #40]	; 0x28
 8003dea:	f000 f96f 	bl	80040cc <delay_us>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8003dee:	61b7      	str	r7, [r6, #24]

		LL_GPIO_SetOutputPin(ENC2_SCLK_GPIO_PORT, ENC2_SCLK_PIN);
		delay_us(10);
 8003df0:	200a      	movs	r0, #10
 8003df2:	f000 f96b 	bl	80040cc <delay_us>
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8003df6:	4b16      	ldr	r3, [pc, #88]	; (8003e50 <Mag_Enc2_Store+0x80>)
 8003df8:	691b      	ldr	r3, [r3, #16]
 8003dfa:	f3c3 13c0 	ubfx	r3, r3, #7, #1

		tempRead = LL_GPIO_IsInputPinSet(ENC2_DATA_GPIO_PORT,ENC2_DATA_PIN) &0x01;
		tempPosition |= (tempRead)<<i;
 8003dfe:	40a3      	lsls	r3, r4
	for(i = 11; i >= 0; i--)
 8003e00:	f114 34ff 	adds.w	r4, r4, #4294967295
		tempPosition |= (tempRead)<<i;
 8003e04:	ea45 0503 	orr.w	r5, r5, r3
	for(i = 11; i >= 0; i--)
 8003e08:	d2ec      	bcs.n	8003de4 <Mag_Enc2_Store+0x14>
  WRITE_REG(GPIOx->BRR, PinMask);
 8003e0a:	2780      	movs	r7, #128	; 0x80
 8003e0c:	4e11      	ldr	r6, [pc, #68]	; (8003e54 <Mag_Enc2_Store+0x84>)
 8003e0e:	2406      	movs	r4, #6
 8003e10:	46b8      	mov	r8, r7
	}

	for(i = 0; i < 6; i++)
	{
		LL_GPIO_ResetOutputPin(ENC2_SCLK_GPIO_PORT, ENC2_SCLK_PIN);
		delay_us(10);
 8003e12:	200a      	movs	r0, #10
 8003e14:	f8c6 8028 	str.w	r8, [r6, #40]	; 0x28
 8003e18:	f000 f958 	bl	80040cc <delay_us>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8003e1c:	61b7      	str	r7, [r6, #24]

		LL_GPIO_SetOutputPin(ENC2_SCLK_GPIO_PORT, ENC2_SCLK_PIN);
		delay_us(10);
 8003e1e:	200a      	movs	r0, #10
 8003e20:	f000 f954 	bl	80040cc <delay_us>
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8003e24:	4b0a      	ldr	r3, [pc, #40]	; (8003e50 <Mag_Enc2_Store+0x80>)
	for(i = 0; i < 6; i++)
 8003e26:	3c01      	subs	r4, #1
 8003e28:	691a      	ldr	r2, [r3, #16]
 8003e2a:	d1f2      	bne.n	8003e12 <Mag_Enc2_Store+0x42>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8003e2c:	2240      	movs	r2, #64	; 0x40
 8003e2e:	619a      	str	r2, [r3, #24]
		Flags[i] |= (tempRead)<<i;
	}

	LL_GPIO_SetOutputPin(ENC2_CS_GPIO_PORT, ENC2_CS_PIN);

	BSbuffer[s_flag].Enc2[Sub_cnt]=tempPosition;
 8003e30:	4b09      	ldr	r3, [pc, #36]	; (8003e58 <Mag_Enc2_Store+0x88>)
 8003e32:	781a      	ldrb	r2, [r3, #0]
 8003e34:	4b09      	ldr	r3, [pc, #36]	; (8003e5c <Mag_Enc2_Store+0x8c>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	eb03 3342 	add.w	r3, r3, r2, lsl #13
 8003e3c:	f503 53cb 	add.w	r3, r3, #6496	; 0x1960
 8003e40:	4a07      	ldr	r2, [pc, #28]	; (8003e60 <Mag_Enc2_Store+0x90>)
 8003e42:	3310      	adds	r3, #16
 8003e44:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8003e48:	809d      	strh	r5, [r3, #4]
 8003e4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003e4e:	bf00      	nop
 8003e50:	48000800 	.word	0x48000800
 8003e54:	48000400 	.word	0x48000400
 8003e58:	2000058c 	.word	0x2000058c
 8003e5c:	2000057c 	.word	0x2000057c
 8003e60:	200005dc 	.word	0x200005dc

08003e64 <Enc2_GetPosition>:
  WRITE_REG(GPIOx->BRR, PinMask);
 8003e64:	4b1a      	ldr	r3, [pc, #104]	; (8003ed0 <Enc2_GetPosition+0x6c>)
 8003e66:	2240      	movs	r2, #64	; 0x40
}

int Enc2_GetPosition(void)
{
 8003e68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int i = 0;
	uint8_t tempRead = 0;
	uint8_t Flags[6];

	LL_GPIO_ResetOutputPin(ENC2_CS_GPIO_PORT, ENC2_CS_PIN);
	delay_us(100);
 8003e6c:	2064      	movs	r0, #100	; 0x64
 8003e6e:	629a      	str	r2, [r3, #40]	; 0x28
 8003e70:	f000 f92c 	bl	80040cc <delay_us>
 8003e74:	2780      	movs	r7, #128	; 0x80
 8003e76:	4e17      	ldr	r6, [pc, #92]	; (8003ed4 <Enc2_GetPosition+0x70>)
	// Sensor feeds out position MSB first
	for(i = DataPrecision-1; i >= 0; i--)
 8003e78:	240b      	movs	r4, #11
	int tempPosition = 0;
 8003e7a:	2500      	movs	r5, #0
 8003e7c:	46b8      	mov	r8, r7
	{
		LL_GPIO_ResetOutputPin(ENC2_SCLK_GPIO_PORT, ENC2_SCLK_PIN);
		delay_us(100);
 8003e7e:	2064      	movs	r0, #100	; 0x64
 8003e80:	f8c6 8028 	str.w	r8, [r6, #40]	; 0x28
 8003e84:	f000 f922 	bl	80040cc <delay_us>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8003e88:	61b7      	str	r7, [r6, #24]

		LL_GPIO_SetOutputPin(ENC2_SCLK_GPIO_PORT, ENC2_SCLK_PIN);
		delay_us(100);
 8003e8a:	2064      	movs	r0, #100	; 0x64
 8003e8c:	f000 f91e 	bl	80040cc <delay_us>
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8003e90:	4b0f      	ldr	r3, [pc, #60]	; (8003ed0 <Enc2_GetPosition+0x6c>)
 8003e92:	691b      	ldr	r3, [r3, #16]
 8003e94:	f3c3 13c0 	ubfx	r3, r3, #7, #1

		tempRead = LL_GPIO_IsInputPinSet(ENC2_DATA_GPIO_PORT,ENC2_DATA_PIN) &0x01;
		tempPosition |= (tempRead)<<i;
 8003e98:	40a3      	lsls	r3, r4
	for(i = DataPrecision-1; i >= 0; i--)
 8003e9a:	f114 34ff 	adds.w	r4, r4, #4294967295
		tempPosition |= (tempRead)<<i;
 8003e9e:	ea45 0503 	orr.w	r5, r5, r3
	for(i = DataPrecision-1; i >= 0; i--)
 8003ea2:	d2ec      	bcs.n	8003e7e <Enc2_GetPosition+0x1a>
  WRITE_REG(GPIOx->BRR, PinMask);
 8003ea4:	2780      	movs	r7, #128	; 0x80
 8003ea6:	4e0b      	ldr	r6, [pc, #44]	; (8003ed4 <Enc2_GetPosition+0x70>)
 8003ea8:	2406      	movs	r4, #6
 8003eaa:	46b8      	mov	r8, r7
	}

	for(i = 0; i < 6; i++)
	{
		LL_GPIO_ResetOutputPin(ENC2_SCLK_GPIO_PORT, ENC2_SCLK_PIN);
		delay_us(100);
 8003eac:	2064      	movs	r0, #100	; 0x64
 8003eae:	f8c6 8028 	str.w	r8, [r6, #40]	; 0x28
 8003eb2:	f000 f90b 	bl	80040cc <delay_us>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8003eb6:	61b7      	str	r7, [r6, #24]

		LL_GPIO_SetOutputPin(ENC2_SCLK_GPIO_PORT, ENC2_SCLK_PIN);
		delay_us(100);
 8003eb8:	2064      	movs	r0, #100	; 0x64
 8003eba:	f000 f907 	bl	80040cc <delay_us>
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8003ebe:	4b04      	ldr	r3, [pc, #16]	; (8003ed0 <Enc2_GetPosition+0x6c>)
	for(i = 0; i < 6; i++)
 8003ec0:	3c01      	subs	r4, #1
 8003ec2:	691a      	ldr	r2, [r3, #16]
 8003ec4:	d1f2      	bne.n	8003eac <Enc2_GetPosition+0x48>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8003ec6:	2240      	movs	r2, #64	; 0x40
 8003ec8:	619a      	str	r2, [r3, #24]
	}

	LL_GPIO_SetOutputPin(ENC2_CS_GPIO_PORT, ENC2_CS_PIN);

	return tempPosition;
}
 8003eca:	4628      	mov	r0, r5
 8003ecc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ed0:	48000800 	.word	0x48000800
 8003ed4:	48000400 	.word	0x48000400

08003ed8 <knee_angle>:

float knee_angle(void)
{ float knee_position;
 8003ed8:	b508      	push	{r3, lr}
knee_position=-(Enc2_GetPosition()*0.088-306); //-((Prosthesis_Data(:,36)*0.088)-306)
 8003eda:	f7ff ffc3 	bl	8003e64 <Enc2_GetPosition>
 8003ede:	f7fc fb21 	bl	8000524 <__aeabi_i2d>
 8003ee2:	a309      	add	r3, pc, #36	; (adr r3, 8003f08 <knee_angle+0x30>)
 8003ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ee8:	f7fc fb82 	bl	80005f0 <__aeabi_dmul>
 8003eec:	a308      	add	r3, pc, #32	; (adr r3, 8003f10 <knee_angle+0x38>)
 8003eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ef2:	f7fc f9c9 	bl	8000288 <__aeabi_dsub>
 8003ef6:	f7fc fd8d 	bl	8000a14 <__aeabi_d2f>
return knee_position;
}
 8003efa:	ee07 0a90 	vmov	s15, r0
 8003efe:	eeb1 0a67 	vneg.f32	s0, s15
 8003f02:	bd08      	pop	{r3, pc}
 8003f04:	f3af 8000 	nop.w
 8003f08:	020c49ba 	.word	0x020c49ba
 8003f0c:	3fb6872b 	.word	0x3fb6872b
 8003f10:	00000000 	.word	0x00000000
 8003f14:	40732000 	.word	0x40732000

08003f18 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f18:	4b21      	ldr	r3, [pc, #132]	; (8003fa0 <HAL_MspInit+0x88>)
{
 8003f1a:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f1c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003f1e:	f042 0201 	orr.w	r2, r2, #1
 8003f22:	661a      	str	r2, [r3, #96]	; 0x60
 8003f24:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003f26:	f002 0201 	and.w	r2, r2, #1
 8003f2a:	9200      	str	r2, [sp, #0]
 8003f2c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f2e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003f30:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003f34:	659a      	str	r2, [r3, #88]	; 0x58
 8003f36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f3c:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003f3e:	2003      	movs	r0, #3
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f40:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003f42:	f001 f90f 	bl	8005164 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8003f46:	2200      	movs	r2, #0
 8003f48:	4611      	mov	r1, r2
 8003f4a:	f06f 000b 	mvn.w	r0, #11
 8003f4e:	f001 f91b 	bl	8005188 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8003f52:	2200      	movs	r2, #0
 8003f54:	4611      	mov	r1, r2
 8003f56:	f06f 000a 	mvn.w	r0, #10
 8003f5a:	f001 f915 	bl	8005188 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8003f5e:	2200      	movs	r2, #0
 8003f60:	4611      	mov	r1, r2
 8003f62:	f06f 0009 	mvn.w	r0, #9
 8003f66:	f001 f90f 	bl	8005188 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	4611      	mov	r1, r2
 8003f6e:	f06f 0004 	mvn.w	r0, #4
 8003f72:	f001 f909 	bl	8005188 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8003f76:	2200      	movs	r2, #0
 8003f78:	4611      	mov	r1, r2
 8003f7a:	f06f 0003 	mvn.w	r0, #3
 8003f7e:	f001 f903 	bl	8005188 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8003f82:	2200      	movs	r2, #0
 8003f84:	4611      	mov	r1, r2
 8003f86:	f06f 0001 	mvn.w	r0, #1
 8003f8a:	f001 f8fd 	bl	8005188 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003f8e:	2200      	movs	r2, #0
 8003f90:	4611      	mov	r1, r2
 8003f92:	f04f 30ff 	mov.w	r0, #4294967295
 8003f96:	f001 f8f7 	bl	8005188 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003f9a:	b003      	add	sp, #12
 8003f9c:	f85d fb04 	ldr.w	pc, [sp], #4
 8003fa0:	40021000 	.word	0x40021000

08003fa4 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8003fa4:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hsd->Instance==SDMMC1)
 8003fa6:	6802      	ldr	r2, [r0, #0]
 8003fa8:	4b15      	ldr	r3, [pc, #84]	; (8004000 <HAL_SD_MspInit+0x5c>)
 8003faa:	429a      	cmp	r2, r3
{
 8003fac:	b087      	sub	sp, #28
  if(hsd->Instance==SDMMC1)
 8003fae:	d124      	bne.n	8003ffa <HAL_SD_MspInit+0x56>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8003fb0:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fb4:	2702      	movs	r7, #2
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8003fb6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003fb8:	4812      	ldr	r0, [pc, #72]	; (8004004 <HAL_SD_MspInit+0x60>)
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8003fba:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003fbe:	661a      	str	r2, [r3, #96]	; 0x60
 8003fc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fc2:	9702      	str	r7, [sp, #8]
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8003fc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fc8:	9300      	str	r3, [sp, #0]
 8003fca:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fcc:	2600      	movs	r6, #0
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 8003fce:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fd2:	2503      	movs	r5, #3
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8003fd4:	240c      	movs	r4, #12
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003fd6:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 8003fd8:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fda:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fdc:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8003fde:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003fe0:	f001 fa8a 	bl	80054f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003fe4:	2304      	movs	r3, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003fe6:	eb0d 0103 	add.w	r1, sp, r3
 8003fea:	4807      	ldr	r0, [pc, #28]	; (8004008 <HAL_SD_MspInit+0x64>)
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003fec:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fee:	9702      	str	r7, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ff0:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ff2:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8003ff4:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003ff6:	f001 fa7f 	bl	80054f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 8003ffa:	b007      	add	sp, #28
 8003ffc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ffe:	bf00      	nop
 8004000:	40012800 	.word	0x40012800
 8004004:	48000800 	.word	0x48000800
 8004008:	48000c00 	.word	0x48000c00

0800400c <NMI_Handler>:
 800400c:	4770      	bx	lr

0800400e <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800400e:	e7fe      	b.n	800400e <HardFault_Handler>

08004010 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8004010:	e7fe      	b.n	8004010 <MemManage_Handler>

08004012 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8004012:	e7fe      	b.n	8004012 <BusFault_Handler>

08004014 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8004014:	e7fe      	b.n	8004014 <UsageFault_Handler>

08004016 <SVC_Handler>:
 8004016:	4770      	bx	lr

08004018 <DebugMon_Handler>:
 8004018:	4770      	bx	lr

0800401a <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 800401a:	4770      	bx	lr

0800401c <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 800401c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800401e:	f001 f877 	bl	8005110 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004022:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8004026:	f001 b906 	b.w	8005236 <HAL_SYSTICK_IRQHandler>
	...

0800402c <OTG_FS_IRQHandler>:
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  // ES HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
	HAL_PCD_IRQHandler(&hpcd);
 800402c:	4801      	ldr	r0, [pc, #4]	; (8004034 <OTG_FS_IRQHandler+0x8>)
 800402e:	f001 bc03 	b.w	8005838 <HAL_PCD_IRQHandler>
 8004032:	bf00      	nop
 8004034:	20008f78 	.word	0x20008f78

08004038 <DMA2_Channel4_IRQHandler>:
  * @param  None
  * @retval None
  */
void DMA2_Channel4_IRQHandler(void)
{
  if((uSdHandle.SdOperation == SD_READ_MULTIPLE_BLOCK) || (uSdHandle.SdOperation == SD_READ_SINGLE_BLOCK))
 8004038:	4b04      	ldr	r3, [pc, #16]	; (800404c <DMA2_Channel4_IRQHandler+0x14>)
 800403a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800403c:	2a01      	cmp	r2, #1
 800403e:	d001      	beq.n	8004044 <DMA2_Channel4_IRQHandler+0xc>
 8004040:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004042:	b90b      	cbnz	r3, 8004048 <DMA2_Channel4_IRQHandler+0x10>
  {
    BSP_SD_DMA_Rx_IRQHandler();
 8004044:	f7fc bf9e 	b.w	8000f84 <BSP_SD_DMA_Rx_IRQHandler>
  }
  else
  {
    BSP_SD_DMA_Tx_IRQHandler();
 8004048:	f7fc bf96 	b.w	8000f78 <BSP_SD_DMA_Tx_IRQHandler>
 800404c:	20008620 	.word	0x20008620

08004050 <SDMMC1_IRQHandler>:
  * @param  None
  * @retval None
  */
void SDMMC1_IRQHandler(void)
{
  BSP_SD_IRQHandler();
 8004050:	f7fc bf8c 	b.w	8000f6c <BSP_SD_IRQHandler>

08004054 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004054:	490f      	ldr	r1, [pc, #60]	; (8004094 <SystemInit+0x40>)
 8004056:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800405a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800405e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8004062:	4b0d      	ldr	r3, [pc, #52]	; (8004098 <SystemInit+0x44>)
 8004064:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004066:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 8004068:	f042 0201 	orr.w	r2, r2, #1
 800406c:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 800406e:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= (uint32_t)0xEAF6FFFF;
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 8004076:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 800407a:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000;
 800407c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004080:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8004082:	681a      	ldr	r2, [r3, #0]
 8004084:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004088:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800408a:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800408c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004090:	608b      	str	r3, [r1, #8]
 8004092:	4770      	bx	lr
 8004094:	e000ed00 	.word	0xe000ed00
 8004098:	40021000 	.word	0x40021000

0800409c <LL_APB1_GRP1_EnableClock>:
  SET_BIT(RCC->APB1ENR1, Periphs);
 800409c:	4b05      	ldr	r3, [pc, #20]	; (80040b4 <LL_APB1_GRP1_EnableClock+0x18>)
 800409e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80040a0:	4302      	orrs	r2, r0
 80040a2:	659a      	str	r2, [r3, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80040a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
{
 80040a6:	b082      	sub	sp, #8
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80040a8:	4018      	ands	r0, r3
 80040aa:	9001      	str	r0, [sp, #4]
  (void)tmpreg;
 80040ac:	9b01      	ldr	r3, [sp, #4]
}
 80040ae:	b002      	add	sp, #8
 80040b0:	4770      	bx	lr
 80040b2:	bf00      	nop
 80040b4:	40021000 	.word	0x40021000

080040b8 <LL_RCC_SetUSBClockSource.constprop.3>:
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, USBxSource);
 80040b8:	4a03      	ldr	r2, [pc, #12]	; (80040c8 <LL_RCC_SetUSBClockSource.constprop.3+0x10>)
 80040ba:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80040be:	f043 6340 	orr.w	r3, r3, #201326592	; 0xc000000
 80040c2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 80040c6:	4770      	bx	lr
 80040c8:	40021000 	.word	0x40021000

080040cc <delay_us>:
extern uint8_t USB_Mode;
extern uint8_t Enter_Into_DFU,MSC_continue,VCP_continue;

void delay_us(uint32_t us){
    uint32_t i,k;
    for(k=0;k<us;k++)
 80040cc:	2300      	movs	r3, #0
 80040ce:	4283      	cmp	r3, r0
 80040d0:	d100      	bne.n	80040d4 <delay_us+0x8>
    {
    	for(i=0;i<11;i++)
         __NOP();  // Timed at 48 MHz clock
    }
}
 80040d2:	4770      	bx	lr
 80040d4:	220b      	movs	r2, #11
  __ASM volatile ("nop");
 80040d6:	bf00      	nop
    	for(i=0;i<11;i++)
 80040d8:	3a01      	subs	r2, #1
 80040da:	d1fc      	bne.n	80040d6 <delay_us+0xa>
    for(k=0;k<us;k++)
 80040dc:	3301      	adds	r3, #1
 80040de:	e7f6      	b.n	80040ce <delay_us+0x2>

080040e0 <Start_LPTIMCounter2>:
  SET_BIT(LPTIMx->CR, LPTIM_CR_ENABLE);
 80040e0:	4a08      	ldr	r2, [pc, #32]	; (8004104 <Start_LPTIMCounter2+0x24>)
 80040e2:	6913      	ldr	r3, [r2, #16]
 80040e4:	f043 0301 	orr.w	r3, r3, #1
 80040e8:	6113      	str	r3, [r2, #16]
  MODIFY_REG(LPTIMx->ARR, LPTIM_ARR_ARR, AutoReload);
 80040ea:	6993      	ldr	r3, [r2, #24]
 80040ec:	0c1b      	lsrs	r3, r3, #16
 80040ee:	041b      	lsls	r3, r3, #16
 80040f0:	4318      	orrs	r0, r3
 80040f2:	6190      	str	r0, [r2, #24]
  MODIFY_REG(LPTIMx->CR, LPTIM_CR_CNTSTRT | LPTIM_CR_SNGSTRT, OperatingMode);
 80040f4:	6913      	ldr	r3, [r2, #16]
 80040f6:	f023 0306 	bic.w	r3, r3, #6
 80040fa:	f043 0304 	orr.w	r3, r3, #4
 80040fe:	6113      	str	r3, [r2, #16]
 8004100:	4770      	bx	lr
 8004102:	bf00      	nop
 8004104:	40009400 	.word	0x40009400

08004108 <LSE_ON>:
	/* Following 2lines are necessary before LSE
	RCC->APB1ENR1 |= RCC_APB1ENR1_PWREN; // PWR clock is necessary for LSE
	PWR->CR1 |= PWR_CR1_DBP;  // Enable Backup access
	*/

	RCC->BDCR |= RCC_BDCR_LSEON;  // LSE ON
 8004108:	4b05      	ldr	r3, [pc, #20]	; (8004120 <LSE_ON+0x18>)
 800410a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800410e:	f042 0201 	orr.w	r2, r2, #1
 8004112:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	while(((RCC->BDCR) & RCC_BDCR_LSERDY) != (RCC_BDCR_LSERDY)); // wait for LSE to get ready
 8004116:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800411a:	0792      	lsls	r2, r2, #30
 800411c:	d5fb      	bpl.n	8004116 <LSE_ON+0xe>

}
 800411e:	4770      	bx	lr
 8004120:	40021000 	.word	0x40021000

08004124 <EnterStop>:
	{
	}
}

void EnterStop(void) // Enter Stop Mode
{
 8004124:	b508      	push	{r3, lr}
	HAL_SuspendTick();  // Before entering STOP mode, SYS_tick needs to disable
 8004126:	f001 f80d 	bl	8005144 <HAL_SuspendTick>
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, LowPowerMode);
 800412a:	4a07      	ldr	r2, [pc, #28]	; (8004148 <EnterStop+0x24>)
 800412c:	6813      	ldr	r3, [r2, #0]
 800412e:	f023 0307 	bic.w	r3, r3, #7
 8004132:	f043 0301 	orr.w	r3, r3, #1
 8004136:	6013      	str	r3, [r2, #0]
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableDeepSleep(void)
{
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004138:	4a04      	ldr	r2, [pc, #16]	; (800414c <EnterStop+0x28>)
 800413a:	6913      	ldr	r3, [r2, #16]
 800413c:	f043 0304 	orr.w	r3, r3, #4
 8004140:	6113      	str	r3, [r2, #16]
  __ASM volatile ("wfi");
 8004142:	bf30      	wfi
 8004144:	bd08      	pop	{r3, pc}
 8004146:	bf00      	nop
 8004148:	40007000 	.word	0x40007000
 800414c:	e000ed00 	.word	0xe000ed00

08004150 <SystemClock_Config_MSI_80MHz>:
*            PLL_R                          = 4
*            Flash Latency(WS)              = 4
*/

void SystemClock_Config_MSI_80MHz(void)
{
 8004150:	b510      	push	{r4, lr}
	  RCC_OscInitTypeDef RCC_OscInitStruct;
	  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);   	// Enable Power Clock necessary for LSE, RTC, LPTIM
 8004152:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
{
 8004156:	b092      	sub	sp, #72	; 0x48
	  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);   	// Enable Power Clock necessary for LSE, RTC, LPTIM
 8004158:	f7ff ffa0 	bl	800409c <LL_APB1_GRP1_EnableClock>
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800415c:	4b31      	ldr	r3, [pc, #196]	; (8004224 <SystemClock_Config_MSI_80MHz+0xd4>)
 800415e:	681a      	ldr	r2, [r3, #0]
 8004160:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004164:	601a      	str	r2, [r3, #0]
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8004166:	685a      	ldr	r2, [r3, #4]
 8004168:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800416c:	605a      	str	r2, [r3, #4]
  return (READ_BIT(PWR->CR2, PWR_CR2_USV) == (PWR_CR2_USV));
 800416e:	685a      	ldr	r2, [r3, #4]
	  LL_PWR_EnableBkUpAccess();                              // Enable Backup access (needed for LSE clock)
	  LL_PWR_EnableVddUSB();                                  // Enable VDDUSB supply for USB
	  while(!LL_PWR_IsEnabledVddUSB());                       // Wait for VDDUSB supply to activate
 8004170:	0552      	lsls	r2, r2, #21
 8004172:	d5fc      	bpl.n	800416e <SystemClock_Config_MSI_80MHz+0x1e>

	  /* Enable MSI Oscillator and activate PLL with MSI as source */
	  RCC_OscInitStruct.OscillatorType      = RCC_OSCILLATORTYPE_MSI;
 8004174:	2310      	movs	r3, #16
 8004176:	9301      	str	r3, [sp, #4]
	  RCC_OscInitStruct.MSIState            = RCC_MSI_ON;
 8004178:	2301      	movs	r3, #1
 800417a:	9307      	str	r3, [sp, #28]
	//  RCC_OscInitStruct.HSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
	  RCC_OscInitStruct.MSIClockRange       = RCC_MSIRANGE_11;
	  RCC_OscInitStruct.PLL.PLLState        = RCC_PLL_ON;
	  RCC_OscInitStruct.PLL.PLLSource       = RCC_PLLSOURCE_MSI;
 800417c:	930c      	str	r3, [sp, #48]	; 0x30
	  RCC_OscInitStruct.PLL.PLLM            = 6;
 800417e:	2306      	movs	r3, #6
 8004180:	930d      	str	r3, [sp, #52]	; 0x34
	  RCC_OscInitStruct.PLL.PLLN            = 40;
 8004182:	2328      	movs	r3, #40	; 0x28
 8004184:	930e      	str	r3, [sp, #56]	; 0x38
	  RCC_OscInitStruct.PLL.PLLP            = 7;
 8004186:	2307      	movs	r3, #7
	  RCC_OscInitStruct.PLL.PLLQ            = 4;
	  RCC_OscInitStruct.PLL.PLLR            = 4;

	  HAL_RCC_OscConfig(&RCC_OscInitStruct);

	  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 8004188:	4c27      	ldr	r4, [pc, #156]	; (8004228 <SystemClock_Config_MSI_80MHz+0xd8>)
	  RCC_OscInitStruct.PLL.PLLP            = 7;
 800418a:	930f      	str	r3, [sp, #60]	; 0x3c
	  RCC_OscInitStruct.MSIClockRange       = RCC_MSIRANGE_11;
 800418c:	22b0      	movs	r2, #176	; 0xb0
	  RCC_OscInitStruct.PLL.PLLQ            = 4;
 800418e:	2304      	movs	r3, #4
	  RCC_OscInitStruct.MSIClockRange       = RCC_MSIRANGE_11;
 8004190:	9209      	str	r2, [sp, #36]	; 0x24
	  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8004192:	eb0d 0003 	add.w	r0, sp, r3
	  RCC_OscInitStruct.PLL.PLLState        = RCC_PLL_ON;
 8004196:	2202      	movs	r2, #2
 8004198:	920b      	str	r2, [sp, #44]	; 0x2c
	  RCC_OscInitStruct.PLL.PLLQ            = 4;
 800419a:	9310      	str	r3, [sp, #64]	; 0x40
	  RCC_OscInitStruct.PLL.PLLR            = 4;
 800419c:	9311      	str	r3, [sp, #68]	; 0x44
	  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 800419e:	f002 f89f 	bl	80062e0 <HAL_RCC_OscConfig>
	  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 80041a2:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80041a6:	f023 0320 	bic.w	r3, r3, #32
 80041aa:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
	  CLEAR_BIT(RCC->CIER, (RCC_IT_LSECSS));
 80041ae:	69a3      	ldr	r3, [r4, #24]
 80041b0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80041b4:	61a3      	str	r3, [r4, #24]

	  LSE_ON();                                                     //Start LSE for RTC and LPTIM timer
 80041b6:	f7ff ffa7 	bl	8004108 <LSE_ON>
	  HAL_RCCEx_EnableMSIPLLMode();
 80041ba:	f002 fb05 	bl	80067c8 <HAL_RCCEx_EnableMSIPLLMode>


	  LL_RCC_SetSDMMCClockSource(LL_RCC_SDMMC1_CLKSOURCE_MSI);
 80041be:	f7ff ff7b 	bl	80040b8 <LL_RCC_SetUSBClockSource.constprop.3>
	  LL_RCC_SetUSBClockSource(LL_RCC_USB_CLKSOURCE_MSI);
 80041c2:	f7ff ff79 	bl	80040b8 <LL_RCC_SetUSBClockSource.constprop.3>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80041c6:	68a3      	ldr	r3, [r4, #8]
 80041c8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80041cc:	60a3      	str	r3, [r4, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80041ce:	68a3      	ldr	r3, [r4, #8]
 80041d0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80041d4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80041d8:	60a3      	str	r3, [r4, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80041da:	68a3      	ldr	r3, [r4, #8]
 80041dc:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80041e0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80041e4:	60a3      	str	r3, [r4, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80041e6:	68a3      	ldr	r3, [r4, #8]
 80041e8:	f023 0303 	bic.w	r3, r3, #3
 80041ec:	60a3      	str	r3, [r4, #8]
  *         @arg @ref LL_FLASH_LATENCY_4
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80041ee:	4b0f      	ldr	r3, [pc, #60]	; (800422c <SystemClock_Config_MSI_80MHz+0xdc>)
 80041f0:	681a      	ldr	r2, [r3, #0]
 80041f2:	f022 0207 	bic.w	r2, r2, #7
 80041f6:	f042 0204 	orr.w	r2, r2, #4
 80041fa:	601a      	str	r2, [r3, #0]
  *         @arg @ref LL_FLASH_LATENCY_3
  *         @arg @ref LL_FLASH_LATENCY_4
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	f002 0207 	and.w	r2, r2, #7
	  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2); //1
	  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_2);
	  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_MSI);

	  LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);
	  while(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_4);
 8004202:	2a04      	cmp	r2, #4
 8004204:	d1fa      	bne.n	80041fc <SystemClock_Config_MSI_80MHz+0xac>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8004206:	68a3      	ldr	r3, [r4, #8]
 8004208:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800420c:	60a3      	str	r3, [r4, #8]

	  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_MSI);  // MSI clock is set as default clock after wake up from Stop
	  __HAL_RCC_USB_OTG_FS_CLK_ENABLE();               // Disable USB clock to save power
 800420e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004210:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004214:	64e3      	str	r3, [r4, #76]	; 0x4c
 8004216:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004218:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800421c:	9300      	str	r3, [sp, #0]
 800421e:	9b00      	ldr	r3, [sp, #0]

		}
 8004220:	b012      	add	sp, #72	; 0x48
 8004222:	bd10      	pop	{r4, pc}
 8004224:	40007000 	.word	0x40007000
 8004228:	40021000 	.word	0x40021000
 800422c:	40022000 	.word	0x40022000

08004230 <Configure_LPTIM2_Int>:
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8004230:	4b0f      	ldr	r3, [pc, #60]	; (8004270 <Configure_LPTIM2_Int+0x40>)
 8004232:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8004236:	f442 1240 	orr.w	r2, r2, #3145728	; 0x300000
 800423a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  SET_BIT(RCC->APB1ENR2, Periphs);
 800423e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004240:	f042 0220 	orr.w	r2, r2, #32
 8004244:	65da      	str	r2, [r3, #92]	; 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8004246:	6ddb      	ldr	r3, [r3, #92]	; 0x5c

		}

//Configure LPTIM2 to generate the XX Hz interrupt
void Configure_LPTIM2_Int(void)
{
 8004248:	b082      	sub	sp, #8
 800424a:	f003 0320 	and.w	r3, r3, #32
 800424e:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8004250:	9b01      	ldr	r3, [sp, #4]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8004252:	4b08      	ldr	r3, [pc, #32]	; (8004274 <Configure_LPTIM2_Int+0x44>)
 8004254:	2204      	movs	r2, #4
 8004256:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  CLEAR_BIT(LPTIMx->IER, LPTIM_IER_ARRMIE);
 800425a:	4b07      	ldr	r3, [pc, #28]	; (8004278 <Configure_LPTIM2_Int+0x48>)
 800425c:	689a      	ldr	r2, [r3, #8]
 800425e:	f022 0202 	bic.w	r2, r2, #2
 8004262:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(LPTIMx->CR, LPTIM_CR_ENABLE);
 8004264:	691a      	ldr	r2, [r3, #16]
 8004266:	f022 0201 	bic.w	r2, r2, #1
 800426a:	611a      	str	r2, [r3, #16]
	LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_LPTIM2);     // Enable LPTIM2 Clock
	NVIC_DisableIRQ(LPTIM2_IRQn);
	LL_LPTIM_DisableIT_ARRM(LPTIM2);                           // Enable auto reload match interrupt (ARRMIE).
	LL_LPTIM_Disable(LPTIM2);                                // LPTIM2 disable if needed

}
 800426c:	b002      	add	sp, #8
 800426e:	4770      	bx	lr
 8004270:	40021000 	.word	0x40021000
 8004274:	e000e100 	.word	0xe000e100
 8004278:	40009400 	.word	0x40009400

0800427c <HAL_PCD_MspInit>:
  * @brief  Initializes the PCD MSP.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef *hpcd)
{
 800427c:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Configure USB FS GPIOs */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800427e:	4c1d      	ldr	r4, [pc, #116]	; (80042f4 <HAL_PCD_MspInit+0x78>)
 8004280:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004282:	f043 0301 	orr.w	r3, r3, #1
 8004286:	64e3      	str	r3, [r4, #76]	; 0x4c
 8004288:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
{
 800428a:	b088      	sub	sp, #32
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800428c:	f003 0301 	and.w	r3, r3, #1
 8004290:	9301      	str	r3, [sp, #4]
 8004292:	9b01      	ldr	r3, [sp, #4]
  
  /* Configure DM DP Pins */
  GPIO_InitStruct.Pin = (GPIO_PIN_11 | GPIO_PIN_12);
 8004294:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8004298:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800429a:	2302      	movs	r3, #2
 800429c:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800429e:	2500      	movs	r5, #0
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042a0:	2303      	movs	r3, #3
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80042a2:	260a      	movs	r6, #10
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); 
 80042a4:	a903      	add	r1, sp, #12
 80042a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042aa:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042ac:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80042ae:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); 
 80042b0:	f001 f922 	bl	80054f8 <HAL_GPIO_Init>
  
  /* Configure VBUS Pin */

  
  /* Configure ID pin */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80042b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80042b8:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80042ba:	2312      	movs	r3, #18
 80042bc:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042be:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80042c0:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80042c6:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80042c8:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042ca:	f001 f915 	bl	80054f8 <HAL_GPIO_Init>
  
  /* Enable USB FS Clock */
  __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80042ce:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80042d0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80042d4:	64e3      	str	r3, [r4, #76]	; 0x4c
 80042d6:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80042d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80042dc:	9302      	str	r3, [sp, #8]
  
  /* Set USB FS Interrupt priority */
  HAL_NVIC_SetPriority(OTG_FS_IRQn, 7, 0);
 80042de:	462a      	mov	r2, r5
 80042e0:	2107      	movs	r1, #7
 80042e2:	2043      	movs	r0, #67	; 0x43
  __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80042e4:	9b02      	ldr	r3, [sp, #8]
  HAL_NVIC_SetPriority(OTG_FS_IRQn, 7, 0);
 80042e6:	f000 ff4f 	bl	8005188 <HAL_NVIC_SetPriority>
  
  /* Enable USB FS Interrupt */
  HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80042ea:	2043      	movs	r0, #67	; 0x43
 80042ec:	f000 ff80 	bl	80051f0 <HAL_NVIC_EnableIRQ>
    
}
 80042f0:	b008      	add	sp, #32
 80042f2:	bd70      	pop	{r4, r5, r6, pc}
 80042f4:	40021000 	.word	0x40021000

080042f8 <HAL_PCD_MspDeInit>:
  * @retval None
  */
void HAL_PCD_MspDeInit(PCD_HandleTypeDef *hpcd)
{  
  /* Disable USB FS Clock */
  __HAL_RCC_USB_OTG_FS_CLK_DISABLE();
 80042f8:	4b04      	ldr	r3, [pc, #16]	; (800430c <HAL_PCD_MspDeInit+0x14>)
 80042fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80042fc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004300:	64da      	str	r2, [r3, #76]	; 0x4c
  __HAL_RCC_SYSCFG_CLK_DISABLE(); 
 8004302:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004304:	f022 0201 	bic.w	r2, r2, #1
 8004308:	661a      	str	r2, [r3, #96]	; 0x60
 800430a:	4770      	bx	lr
 800430c:	40021000 	.word	0x40021000

08004310 <HAL_PCD_SetupStageCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SetupStage(hpcd->pData, (uint8_t *)hpcd->Setup);
 8004310:	f500 7162 	add.w	r1, r0, #904	; 0x388
 8004314:	f8d0 03c8 	ldr.w	r0, [r0, #968]	; 0x3c8
 8004318:	f004 bfff 	b.w	800931a <USBD_LL_SetupStage>

0800431c <HAL_PCD_DataOutStageCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataOutStage(hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800431c:	231c      	movs	r3, #28
 800431e:	fb03 0301 	mla	r3, r3, r1, r0
 8004322:	f8d0 03c8 	ldr.w	r0, [r0, #968]	; 0x3c8
 8004326:	f8d3 21ec 	ldr.w	r2, [r3, #492]	; 0x1ec
 800432a:	f005 b823 	b.w	8009374 <USBD_LL_DataOutStage>

0800432e <HAL_PCD_DataInStageCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataInStage(hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800432e:	231c      	movs	r3, #28
 8004330:	fb03 0301 	mla	r3, r3, r1, r0
 8004334:	f8d0 03c8 	ldr.w	r0, [r0, #968]	; 0x3c8
 8004338:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800433a:	f005 b84d 	b.w	80093d8 <USBD_LL_DataInStage>

0800433e <HAL_PCD_SOFCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SOF(hpcd->pData);
 800433e:	f8d0 03c8 	ldr.w	r0, [r0, #968]	; 0x3c8
 8004342:	f005 b8c9 	b.w	80094d8 <USBD_LL_SOF>

08004346 <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{   
 8004346:	b510      	push	{r4, lr}
 8004348:	4604      	mov	r4, r0
  /* Reset Device */
  USBD_LL_Reset(hpcd->pData);
 800434a:	f8d0 03c8 	ldr.w	r0, [r0, #968]	; 0x3c8
 800434e:	f005 f892 	bl	8009476 <USBD_LL_Reset>
  
  /* Set USB Current Speed */ 
  USBD_LL_SetSpeed(hpcd->pData, USBD_SPEED_FULL);
 8004352:	f8d4 03c8 	ldr.w	r0, [r4, #968]	; 0x3c8
 8004356:	2101      	movs	r1, #1
}
 8004358:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_SetSpeed(hpcd->pData, USBD_SPEED_FULL);
 800435c:	f005 b8aa 	b.w	80094b4 <USBD_LL_SetSpeed>

08004360 <HAL_PCD_SuspendCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{ 
  USBD_LL_Suspend(hpcd->pData);
 8004360:	f8d0 03c8 	ldr.w	r0, [r0, #968]	; 0x3c8
 8004364:	f005 b8a9 	b.w	80094ba <USBD_LL_Suspend>

08004368 <HAL_PCD_ResumeCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_Resume(hpcd->pData);
 8004368:	f8d0 03c8 	ldr.w	r0, [r0, #968]	; 0x3c8
 800436c:	f005 b8ae 	b.w	80094cc <USBD_LL_Resume>

08004370 <HAL_PCD_ISOOUTIncompleteCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_IsoOUTIncomplete(hpcd->pData, epnum);
 8004370:	f8d0 03c8 	ldr.w	r0, [r0, #968]	; 0x3c8
 8004374:	f005 b8be 	b.w	80094f4 <USBD_LL_IsoOUTIncomplete>

08004378 <HAL_PCD_ISOINIncompleteCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_IsoINIncomplete(hpcd->pData, epnum);
 8004378:	f8d0 03c8 	ldr.w	r0, [r0, #968]	; 0x3c8
 800437c:	f005 b8b8 	b.w	80094f0 <USBD_LL_IsoINIncomplete>

08004380 <HAL_PCD_ConnectCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_DevConnected(hpcd->pData);
 8004380:	f8d0 03c8 	ldr.w	r0, [r0, #968]	; 0x3c8
 8004384:	f005 b8b8 	b.w	80094f8 <USBD_LL_DevConnected>

08004388 <HAL_PCD_DisconnectCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_DevDisconnected(hpcd->pData);
 8004388:	f8d0 03c8 	ldr.w	r0, [r0, #968]	; 0x3c8
 800438c:	f005 b8b6 	b.w	80094fc <USBD_LL_DevDisconnected>

08004390 <USBD_LL_Init>:
  * @brief  Initializes the Low Level portion of the Device driver.
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8004390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* Set LL Driver parameters */
  hpcd.Instance = USB_OTG_FS;
 8004392:	4c15      	ldr	r4, [pc, #84]	; (80043e8 <USBD_LL_Init+0x58>)
  hpcd.Init.dev_endpoints = 5;
  hpcd.Init.use_dedicated_ep1 = 0;
 8004394:	2500      	movs	r5, #0
  hpcd.Init.dev_endpoints = 5;
 8004396:	2305      	movs	r3, #5
 8004398:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
  hpcd.Init.ep0_mps = 0x40;
  hpcd.Init.dma_enable = 0;
  hpcd.Init.low_power_enable = 0;
  hpcd.Init.lpm_enable = 0;
  hpcd.Init.battery_charging_enable = 0;
  hpcd.Init.phy_itface = PCD_PHY_EMBEDDED;
 800439c:	2601      	movs	r6, #1
  hpcd.Init.Sof_enable = 0;
  hpcd.Init.speed = PCD_SPEED_FULL;
  hpcd.Init.vbus_sensing_enable = 0;
  /* Link The driver to the stack */
  hpcd.pData = pdev;
 800439e:	f8c4 03c8 	str.w	r0, [r4, #968]	; 0x3c8
  hpcd.Init.ep0_mps = 0x40;
 80043a2:	2740      	movs	r7, #64	; 0x40
  pdev->pData = &hpcd;
 80043a4:	f8c0 4220 	str.w	r4, [r0, #544]	; 0x220
  /* Initialize LL Driver */
  HAL_PCD_Init(&hpcd);
 80043a8:	4620      	mov	r0, r4
  hpcd.Init.dev_endpoints = 5;
 80043aa:	e884 000c 	stmia.w	r4, {r2, r3}
  hpcd.Init.use_dedicated_ep1 = 0;
 80043ae:	6325      	str	r5, [r4, #48]	; 0x30
  hpcd.Init.ep0_mps = 0x40;
 80043b0:	6167      	str	r7, [r4, #20]
  hpcd.Init.dma_enable = 0;
 80043b2:	6125      	str	r5, [r4, #16]
  hpcd.Init.low_power_enable = 0;
 80043b4:	6225      	str	r5, [r4, #32]
  hpcd.Init.lpm_enable = 0;
 80043b6:	6265      	str	r5, [r4, #36]	; 0x24
  hpcd.Init.battery_charging_enable = 0;
 80043b8:	62a5      	str	r5, [r4, #40]	; 0x28
  hpcd.Init.phy_itface = PCD_PHY_EMBEDDED;
 80043ba:	61a6      	str	r6, [r4, #24]
  hpcd.Init.Sof_enable = 0;
 80043bc:	61e5      	str	r5, [r4, #28]
  hpcd.Init.speed = PCD_SPEED_FULL;
 80043be:	60e6      	str	r6, [r4, #12]
  hpcd.Init.vbus_sensing_enable = 0;
 80043c0:	62e5      	str	r5, [r4, #44]	; 0x2c
  HAL_PCD_Init(&hpcd);
 80043c2:	f001 f975 	bl	80056b0 <HAL_PCD_Init>
  
  /* Configure EPs FIFOs */
  HAL_PCD_SetRxFiFo(&hpcd, 0x80);
 80043c6:	2180      	movs	r1, #128	; 0x80
 80043c8:	4620      	mov	r0, r4
 80043ca:	f001 fe86 	bl	80060da <HAL_PCDEx_SetRxFiFo>
  HAL_PCD_SetTxFiFo(&hpcd, 0, 0x40);
 80043ce:	463a      	mov	r2, r7
 80043d0:	4629      	mov	r1, r5
 80043d2:	4620      	mov	r0, r4
 80043d4:	f001 fe60 	bl	8006098 <HAL_PCDEx_SetTxFiFo>
  HAL_PCD_SetTxFiFo(&hpcd, 1, 0x80);
 80043d8:	2280      	movs	r2, #128	; 0x80
 80043da:	4631      	mov	r1, r6
 80043dc:	4620      	mov	r0, r4
 80043de:	f001 fe5b 	bl	8006098 <HAL_PCDEx_SetTxFiFo>

  return USBD_OK;
}
 80043e2:	4628      	mov	r0, r5
 80043e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80043e6:	bf00      	nop
 80043e8:	20008f78 	.word	0x20008f78

080043ec <USBD_LL_DeInit>:
  * @brief  De-Initializes the Low Level portion of the Device driver.
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_DeInit(USBD_HandleTypeDef *pdev)
{
 80043ec:	b508      	push	{r3, lr}
  HAL_PCD_DeInit(pdev->pData);
 80043ee:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80043f2:	f001 fa0f 	bl	8005814 <HAL_PCD_DeInit>
  return USBD_OK;
}
 80043f6:	2000      	movs	r0, #0
 80043f8:	bd08      	pop	{r3, pc}

080043fa <USBD_LL_Start>:
  * @brief  Starts the Low Level portion of the Device driver. 
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80043fa:	b508      	push	{r3, lr}
  HAL_PCD_Start(pdev->pData);
 80043fc:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8004400:	f001 f9db 	bl	80057ba <HAL_PCD_Start>
  return USBD_OK;
}
 8004404:	2000      	movs	r0, #0
 8004406:	bd08      	pop	{r3, pc}

08004408 <USBD_LL_Stop>:
  * @brief  Stops the Low Level portion of the Device driver.
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_Stop(USBD_HandleTypeDef *pdev)
{
 8004408:	b508      	push	{r3, lr}
  HAL_PCD_Stop(pdev->pData);
 800440a:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800440e:	f001 f9e9 	bl	80057e4 <HAL_PCD_Stop>
  return USBD_OK;
}
 8004412:	2000      	movs	r0, #0
 8004414:	bd08      	pop	{r3, pc}

08004416 <USBD_LL_OpenEP>:
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev,
                                  uint8_t ep_addr,
                                  uint8_t ep_type,
                                  uint16_t ep_mps)
{
 8004416:	b510      	push	{r4, lr}
 8004418:	461c      	mov	r4, r3
  HAL_PCD_EP_Open(pdev->pData,
 800441a:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800441e:	4613      	mov	r3, r2
 8004420:	4622      	mov	r2, r4
 8004422:	f001 fd2d 	bl	8005e80 <HAL_PCD_EP_Open>
                  ep_addr,
                  ep_mps,
                  ep_type);
  
  return USBD_OK;
}
 8004426:	2000      	movs	r0, #0
 8004428:	bd10      	pop	{r4, pc}

0800442a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800442a:	b508      	push	{r3, lr}
  HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800442c:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8004430:	f001 fd4b 	bl	8005eca <HAL_PCD_EP_Close>
  return USBD_OK;
}
 8004434:	2000      	movs	r0, #0
 8004436:	bd08      	pop	{r3, pc}

08004438 <USBD_LL_FlushEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_FlushEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8004438:	b508      	push	{r3, lr}
  HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 800443a:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800443e:	f001 fe11 	bl	8006064 <HAL_PCD_EP_Flush>
  return USBD_OK;
}
 8004442:	2000      	movs	r0, #0
 8004444:	bd08      	pop	{r3, pc}

08004446 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8004446:	b508      	push	{r3, lr}
  HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8004448:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800444c:	f001 fdb9 	bl	8005fc2 <HAL_PCD_EP_SetStall>
  return USBD_OK;
}
 8004450:	2000      	movs	r0, #0
 8004452:	bd08      	pop	{r3, pc}

08004454 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8004454:	b508      	push	{r3, lr}
  HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8004456:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800445a:	f001 fdde 	bl	800601a <HAL_PCD_EP_ClrStall>
  return USBD_OK; 
}
 800445e:	2000      	movs	r0, #0
 8004460:	bd08      	pop	{r3, pc}

08004462 <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = pdev->pData;
  
  if((ep_addr & 0x80) == 0x80)
 8004462:	f011 0f80 	tst.w	r1, #128	; 0x80
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8004466:	f8d0 3220 	ldr.w	r3, [r0, #544]	; 0x220
 800446a:	f04f 021c 	mov.w	r2, #28
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800446e:	bf1b      	ittet	ne
 8004470:	f001 017f 	andne.w	r1, r1, #127	; 0x7f
 8004474:	fb02 3101 	mlane	r1, r2, r1, r3
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8004478:	fb02 3101 	mlaeq	r1, r2, r1, r3
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800447c:	f891 003e 	ldrbne.w	r0, [r1, #62]	; 0x3e
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8004480:	bf08      	it	eq
 8004482:	f891 01e2 	ldrbeq.w	r0, [r1, #482]	; 0x1e2
  }
}
 8004486:	4770      	bx	lr

08004488 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8004488:	b508      	push	{r3, lr}
  HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800448a:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800448e:	f001 fce3 	bl	8005e58 <HAL_PCD_SetAddress>
  return USBD_OK; 
}
 8004492:	2000      	movs	r0, #0
 8004494:	bd08      	pop	{r3, pc}

08004496 <USBD_LL_Transmit>:
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, 
                                    uint8_t ep_addr,
                                    uint8_t *pbuf,
                                    uint16_t size)
{
 8004496:	b508      	push	{r3, lr}
  HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8004498:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800449c:	f001 fd6a 	bl	8005f74 <HAL_PCD_EP_Transmit>
  return USBD_OK;
}
 80044a0:	2000      	movs	r0, #0
 80044a2:	bd08      	pop	{r3, pc}

080044a4 <USBD_LL_PrepareReceive>:
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, 
                                          uint8_t ep_addr,
                                          uint8_t *pbuf,
                                          uint16_t size)
{
 80044a4:	b508      	push	{r3, lr}
  HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80044a6:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80044aa:	f001 fd31 	bl	8005f10 <HAL_PCD_EP_Receive>
  return USBD_OK;
}
 80044ae:	2000      	movs	r0, #0
 80044b0:	bd08      	pop	{r3, pc}

080044b2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80044b2:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount(pdev->pData, ep_addr);
 80044b4:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80044b8:	f001 fd54 	bl	8005f64 <HAL_PCD_EP_GetRxCount>
}
 80044bc:	bd08      	pop	{r3, pc}
	...

080044c0 <USBD_VCP_DeviceDescriptor>:
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_DeviceDesc_VCP);
 80044c0:	2312      	movs	r3, #18
 80044c2:	800b      	strh	r3, [r1, #0]
  return (uint8_t*)USBD_DeviceDesc_VCP;
}
 80044c4:	4800      	ldr	r0, [pc, #0]	; (80044c8 <USBD_VCP_DeviceDescriptor+0x8>)
 80044c6:	4770      	bx	lr
 80044c8:	2000003c 	.word	0x2000003c

080044cc <USBD_MSC_DeviceDescriptor>:

uint8_t *USBD_MSC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_DeviceDesc);
 80044cc:	2312      	movs	r3, #18
 80044ce:	800b      	strh	r3, [r1, #0]
  return (uint8_t*)USBD_DeviceDesc;
}
 80044d0:	4800      	ldr	r0, [pc, #0]	; (80044d4 <USBD_MSC_DeviceDescriptor+0x8>)
 80044d2:	4770      	bx	lr
 80044d4:	20000028 	.word	0x20000028

080044d8 <USBD_MSC_LangIDStrDescriptor>:
  return (uint8_t*)USBD_LangIDDesc;
}

uint8_t *USBD_MSC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_LangIDDesc);  
 80044d8:	2304      	movs	r3, #4
 80044da:	800b      	strh	r3, [r1, #0]
  return (uint8_t*)USBD_LangIDDesc;
}
 80044dc:	4800      	ldr	r0, [pc, #0]	; (80044e0 <USBD_MSC_LangIDStrDescriptor+0x8>)
 80044de:	4770      	bx	lr
 80044e0:	20000050 	.word	0x20000050

080044e4 <IntToUnicode>:
  */
static void IntToUnicode (uint32_t value , uint8_t *pbuf , uint8_t len)
{
  uint8_t idx = 0;
  
  for( idx = 0 ; idx < len ; idx ++)
 80044e4:	2300      	movs	r3, #0
{
 80044e6:	b530      	push	{r4, r5, lr}
      pbuf[2* idx] = (value >> 28) + 'A' - 10; 
    }
    
    value = value << 4;
    
    pbuf[ 2* idx + 1] = 0;
 80044e8:	461d      	mov	r5, r3
  for( idx = 0 ; idx < len ; idx ++)
 80044ea:	b2dc      	uxtb	r4, r3
 80044ec:	42a2      	cmp	r2, r4
 80044ee:	d800      	bhi.n	80044f2 <IntToUnicode+0xe>
  }
}
 80044f0:	bd30      	pop	{r4, r5, pc}
    if( ((value >> 28)) < 0xA )
 80044f2:	0f04      	lsrs	r4, r0, #28
 80044f4:	2c09      	cmp	r4, #9
      pbuf[ 2* idx] = (value >> 28) + '0';
 80044f6:	bf94      	ite	ls
 80044f8:	3430      	addls	r4, #48	; 0x30
      pbuf[2* idx] = (value >> 28) + 'A' - 10; 
 80044fa:	3437      	addhi	r4, #55	; 0x37
 80044fc:	f801 4013 	strb.w	r4, [r1, r3, lsl #1]
    pbuf[ 2* idx + 1] = 0;
 8004500:	eb01 0443 	add.w	r4, r1, r3, lsl #1
    value = value << 4;
 8004504:	0100      	lsls	r0, r0, #4
    pbuf[ 2* idx + 1] = 0;
 8004506:	7065      	strb	r5, [r4, #1]
 8004508:	3301      	adds	r3, #1
 800450a:	e7ee      	b.n	80044ea <IntToUnicode+0x6>

0800450c <USBD_VCP_SerialStrDescriptor>:
  *length = USB_SIZ_STRING_SERIAL;
 800450c:	231a      	movs	r3, #26
{
 800450e:	b510      	push	{r4, lr}
  *length = USB_SIZ_STRING_SERIAL;
 8004510:	800b      	strh	r3, [r1, #0]
  deviceserial0 = *(uint32_t*)VCP_DEVICE_ID1;
 8004512:	4b09      	ldr	r3, [pc, #36]	; (8004538 <USBD_VCP_SerialStrDescriptor+0x2c>)
 8004514:	6818      	ldr	r0, [r3, #0]
  deviceserial2 = *(uint32_t*)VCP_DEVICE_ID3;
 8004516:	3308      	adds	r3, #8
  deviceserial0 += deviceserial2;
 8004518:	681b      	ldr	r3, [r3, #0]
  if (deviceserial0 != 0)
 800451a:	18c0      	adds	r0, r0, r3
 800451c:	d00a      	beq.n	8004534 <USBD_VCP_SerialStrDescriptor+0x28>
  deviceserial1 = *(uint32_t*)VCP_DEVICE_ID2;
 800451e:	4b07      	ldr	r3, [pc, #28]	; (800453c <USBD_VCP_SerialStrDescriptor+0x30>)
    IntToUnicode (deviceserial0, &USBD_StringSerial[2] ,8);
 8004520:	4907      	ldr	r1, [pc, #28]	; (8004540 <USBD_VCP_SerialStrDescriptor+0x34>)
  deviceserial1 = *(uint32_t*)VCP_DEVICE_ID2;
 8004522:	681c      	ldr	r4, [r3, #0]
    IntToUnicode (deviceserial0, &USBD_StringSerial[2] ,8);
 8004524:	2208      	movs	r2, #8
 8004526:	f7ff ffdd 	bl	80044e4 <IntToUnicode>
    IntToUnicode (deviceserial1, &USBD_StringSerial[18] ,4);
 800452a:	2204      	movs	r2, #4
 800452c:	4905      	ldr	r1, [pc, #20]	; (8004544 <USBD_VCP_SerialStrDescriptor+0x38>)
 800452e:	4620      	mov	r0, r4
 8004530:	f7ff ffd8 	bl	80044e4 <IntToUnicode>
}
 8004534:	4804      	ldr	r0, [pc, #16]	; (8004548 <USBD_VCP_SerialStrDescriptor+0x3c>)
 8004536:	bd10      	pop	{r4, pc}
 8004538:	1fff7a30 	.word	0x1fff7a30
 800453c:	1fff7a34 	.word	0x1fff7a34
 8004540:	20000056 	.word	0x20000056
 8004544:	20000066 	.word	0x20000066
 8004548:	20000054 	.word	0x20000054

0800454c <USBD_MSC_SerialStrDescriptor>:
  *length = USB_SIZ_STRING_SERIAL;
 800454c:	231a      	movs	r3, #26
{
 800454e:	b510      	push	{r4, lr}
  *length = USB_SIZ_STRING_SERIAL;
 8004550:	800b      	strh	r3, [r1, #0]
  deviceserial0 = *(uint32_t*)DEVICE_ID1;
 8004552:	4b09      	ldr	r3, [pc, #36]	; (8004578 <USBD_MSC_SerialStrDescriptor+0x2c>)
 8004554:	6818      	ldr	r0, [r3, #0]
  deviceserial2 = *(uint32_t*)DEVICE_ID3;
 8004556:	3308      	adds	r3, #8
  deviceserial0 += deviceserial2;
 8004558:	681b      	ldr	r3, [r3, #0]
  if (deviceserial0 != 0)
 800455a:	18c0      	adds	r0, r0, r3
 800455c:	d00a      	beq.n	8004574 <USBD_MSC_SerialStrDescriptor+0x28>
  deviceserial1 = *(uint32_t*)DEVICE_ID2;
 800455e:	4b07      	ldr	r3, [pc, #28]	; (800457c <USBD_MSC_SerialStrDescriptor+0x30>)
    IntToUnicode (deviceserial0, &USBD_StringSerial[2] ,8);
 8004560:	4907      	ldr	r1, [pc, #28]	; (8004580 <USBD_MSC_SerialStrDescriptor+0x34>)
  deviceserial1 = *(uint32_t*)DEVICE_ID2;
 8004562:	681c      	ldr	r4, [r3, #0]
    IntToUnicode (deviceserial0, &USBD_StringSerial[2] ,8);
 8004564:	2208      	movs	r2, #8
 8004566:	f7ff ffbd 	bl	80044e4 <IntToUnicode>
    IntToUnicode (deviceserial1, &USBD_StringSerial[18] ,4);
 800456a:	2204      	movs	r2, #4
 800456c:	4905      	ldr	r1, [pc, #20]	; (8004584 <USBD_MSC_SerialStrDescriptor+0x38>)
 800456e:	4620      	mov	r0, r4
 8004570:	f7ff ffb8 	bl	80044e4 <IntToUnicode>
}
 8004574:	4804      	ldr	r0, [pc, #16]	; (8004588 <USBD_MSC_SerialStrDescriptor+0x3c>)
 8004576:	bd10      	pop	{r4, pc}
 8004578:	1fff7a10 	.word	0x1fff7a10
 800457c:	1fff7a14 	.word	0x1fff7a14
 8004580:	20000056 	.word	0x20000056
 8004584:	20000066 	.word	0x20000066
 8004588:	20000054 	.word	0x20000054

0800458c <USBD_VCP_ProductStrDescriptor>:
{
 800458c:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_PRODUCT_FS_STRING_VCP, USBD_StrDesc, length);
 800458e:	4c04      	ldr	r4, [pc, #16]	; (80045a0 <USBD_VCP_ProductStrDescriptor+0x14>)
 8004590:	4804      	ldr	r0, [pc, #16]	; (80045a4 <USBD_VCP_ProductStrDescriptor+0x18>)
 8004592:	460a      	mov	r2, r1
 8004594:	4621      	mov	r1, r4
 8004596:	f005 f95b 	bl	8009850 <USBD_GetString>
}
 800459a:	4620      	mov	r0, r4
 800459c:	bd10      	pop	{r4, pc}
 800459e:	bf00      	nop
 80045a0:	20009344 	.word	0x20009344
 80045a4:	0800c611 	.word	0x0800c611

080045a8 <USBD_MSC_ProductStrDescriptor>:
{
 80045a8:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)(uint8_t *)USBD_PRODUCT_FS_STRING, USBD_StrDesc, length);    
 80045aa:	4c04      	ldr	r4, [pc, #16]	; (80045bc <USBD_MSC_ProductStrDescriptor+0x14>)
 80045ac:	4804      	ldr	r0, [pc, #16]	; (80045c0 <USBD_MSC_ProductStrDescriptor+0x18>)
 80045ae:	460a      	mov	r2, r1
 80045b0:	4621      	mov	r1, r4
 80045b2:	f005 f94d 	bl	8009850 <USBD_GetString>
}
 80045b6:	4620      	mov	r0, r4
 80045b8:	bd10      	pop	{r4, pc}
 80045ba:	bf00      	nop
 80045bc:	20009344 	.word	0x20009344
 80045c0:	0800c5e0 	.word	0x0800c5e0

080045c4 <USBD_MSC_ManufacturerStrDescriptor>:
{
 80045c4:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)(uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80045c6:	4c04      	ldr	r4, [pc, #16]	; (80045d8 <USBD_MSC_ManufacturerStrDescriptor+0x14>)
 80045c8:	4804      	ldr	r0, [pc, #16]	; (80045dc <USBD_MSC_ManufacturerStrDescriptor+0x18>)
 80045ca:	460a      	mov	r2, r1
 80045cc:	4621      	mov	r1, r4
 80045ce:	f005 f93f 	bl	8009850 <USBD_GetString>
}
 80045d2:	4620      	mov	r0, r4
 80045d4:	bd10      	pop	{r4, pc}
 80045d6:	bf00      	nop
 80045d8:	20009344 	.word	0x20009344
 80045dc:	0800c5cd 	.word	0x0800c5cd

080045e0 <USBD_VCP_ConfigStrDescriptor>:
{
 80045e0:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_CONFIGURATION_FS_STRING_VCP, USBD_StrDesc, length);
 80045e2:	4c04      	ldr	r4, [pc, #16]	; (80045f4 <USBD_VCP_ConfigStrDescriptor+0x14>)
 80045e4:	4804      	ldr	r0, [pc, #16]	; (80045f8 <USBD_VCP_ConfigStrDescriptor+0x18>)
 80045e6:	460a      	mov	r2, r1
 80045e8:	4621      	mov	r1, r4
 80045ea:	f005 f931 	bl	8009850 <USBD_GetString>
}
 80045ee:	4620      	mov	r0, r4
 80045f0:	bd10      	pop	{r4, pc}
 80045f2:	bf00      	nop
 80045f4:	20009344 	.word	0x20009344
 80045f8:	0800c5f8 	.word	0x0800c5f8

080045fc <USBD_MSC_ConfigStrDescriptor>:
{
 80045fc:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)(uint8_t *)USBD_CONFIGURATION_FS_STRING, USBD_StrDesc, length); 
 80045fe:	4c04      	ldr	r4, [pc, #16]	; (8004610 <USBD_MSC_ConfigStrDescriptor+0x14>)
 8004600:	4804      	ldr	r0, [pc, #16]	; (8004614 <USBD_MSC_ConfigStrDescriptor+0x18>)
 8004602:	460a      	mov	r2, r1
 8004604:	4621      	mov	r1, r4
 8004606:	f005 f923 	bl	8009850 <USBD_GetString>
}
 800460a:	4620      	mov	r0, r4
 800460c:	bd10      	pop	{r4, pc}
 800460e:	bf00      	nop
 8004610:	20009344 	.word	0x20009344
 8004614:	0800c5b4 	.word	0x0800c5b4

08004618 <USBD_VCP_InterfaceStrDescriptor>:
{
 8004618:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_INTERFACE_FS_STRING_VCP, USBD_StrDesc, length);
 800461a:	4c04      	ldr	r4, [pc, #16]	; (800462c <USBD_VCP_InterfaceStrDescriptor+0x14>)
 800461c:	4804      	ldr	r0, [pc, #16]	; (8004630 <USBD_VCP_InterfaceStrDescriptor+0x18>)
 800461e:	460a      	mov	r2, r1
 8004620:	4621      	mov	r1, r4
 8004622:	f005 f915 	bl	8009850 <USBD_GetString>
}
 8004626:	4620      	mov	r0, r4
 8004628:	bd10      	pop	{r4, pc}
 800462a:	bf00      	nop
 800462c:	20009344 	.word	0x20009344
 8004630:	0800c603 	.word	0x0800c603

08004634 <USBD_MSC_InterfaceStrDescriptor>:
{
 8004634:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)(uint8_t *)USBD_INTERFACE_FS_STRING, USBD_StrDesc, length);
 8004636:	4c04      	ldr	r4, [pc, #16]	; (8004648 <USBD_MSC_InterfaceStrDescriptor+0x14>)
 8004638:	4804      	ldr	r0, [pc, #16]	; (800464c <USBD_MSC_InterfaceStrDescriptor+0x18>)
 800463a:	460a      	mov	r2, r1
 800463c:	4621      	mov	r1, r4
 800463e:	f005 f907 	bl	8009850 <USBD_GetString>
}
 8004642:	4620      	mov	r0, r4
 8004644:	bd10      	pop	{r4, pc}
 8004646:	bf00      	nop
 8004648:	20009344 	.word	0x20009344
 800464c:	0800c5bf 	.word	0x0800c5bf

08004650 <USBD_VCP_LangIDStrDescriptor>:
 8004650:	2304      	movs	r3, #4
 8004652:	800b      	strh	r3, [r1, #0]
 8004654:	4800      	ldr	r0, [pc, #0]	; (8004658 <USBD_VCP_LangIDStrDescriptor+0x8>)
 8004656:	4770      	bx	lr
 8004658:	20000050 	.word	0x20000050

0800465c <USBD_VCP_ManufacturerStrDescriptor>:
 800465c:	b510      	push	{r4, lr}
 800465e:	4c04      	ldr	r4, [pc, #16]	; (8004670 <USBD_VCP_ManufacturerStrDescriptor+0x14>)
 8004660:	4804      	ldr	r0, [pc, #16]	; (8004674 <USBD_VCP_ManufacturerStrDescriptor+0x18>)
 8004662:	460a      	mov	r2, r1
 8004664:	4621      	mov	r1, r4
 8004666:	f005 f8f3 	bl	8009850 <USBD_GetString>
 800466a:	4620      	mov	r0, r4
 800466c:	bd10      	pop	{r4, pc}
 800466e:	bf00      	nop
 8004670:	20009344 	.word	0x20009344
 8004674:	0800c5cd 	.word	0x0800c5cd

08004678 <STORAGE_IsWriteProtected>:
  * @retval Status (0: write enabled / -1: otherwise)
  */
int8_t STORAGE_IsWriteProtected(uint8_t lun)
{
  return 0;
}
 8004678:	2000      	movs	r0, #0
 800467a:	4770      	bx	lr

0800467c <STORAGE_GetMaxLun>:
  * @retval Lun(s) number
  */
int8_t STORAGE_GetMaxLun(void)
{
  return(STORAGE_LUN_NBR - 1);
}
 800467c:	2000      	movs	r0, #0
 800467e:	4770      	bx	lr

08004680 <USBD_CDC_DataIn>:
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8004680:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218

  if(pdev->pClassData != NULL)
 8004684:	b11b      	cbz	r3, 800468e <USBD_CDC_DataIn+0xe>
  {

    hcdc->TxState = 0;
 8004686:	2000      	movs	r0, #0
 8004688:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214

    return USBD_OK;
 800468c:	4770      	bx	lr
  }
  else
  {
    return USBD_FAIL;
 800468e:	2002      	movs	r0, #2
  }
}
 8004690:	4770      	bx	lr

08004692 <USBD_CDC_EP0_RxReady>:
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;

  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8004692:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
{
 8004696:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8004698:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 800469c:	b15b      	cbz	r3, 80046b6 <USBD_CDC_EP0_RxReady+0x24>
 800469e:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 80046a2:	28ff      	cmp	r0, #255	; 0xff
 80046a4:	d007      	beq.n	80046b6 <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80046a6:	689b      	ldr	r3, [r3, #8]
 80046a8:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 80046ac:	4621      	mov	r1, r4
 80046ae:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      hcdc->CmdLength);
      hcdc->CmdOpCode = 0xFF;
 80046b0:	23ff      	movs	r3, #255	; 0xff
 80046b2:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200

  }
  return USBD_OK;
}
 80046b6:	2000      	movs	r0, #0
 80046b8:	bd10      	pop	{r4, pc}
	...

080046bc <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgFSDesc);
 80046bc:	2343      	movs	r3, #67	; 0x43
 80046be:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 80046c0:	4800      	ldr	r0, [pc, #0]	; (80046c4 <USBD_CDC_GetFSCfgDesc+0x8>)
 80046c2:	4770      	bx	lr
 80046c4:	200000f0 	.word	0x200000f0

080046c8 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgHSDesc);
 80046c8:	2343      	movs	r3, #67	; 0x43
 80046ca:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 80046cc:	4800      	ldr	r0, [pc, #0]	; (80046d0 <USBD_CDC_GetHSCfgDesc+0x8>)
 80046ce:	4770      	bx	lr
 80046d0:	20000134 	.word	0x20000134

080046d4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 80046d4:	2343      	movs	r3, #67	; 0x43
 80046d6:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 80046d8:	4800      	ldr	r0, [pc, #0]	; (80046dc <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 80046da:	4770      	bx	lr
 80046dc:	20000184 	.word	0x20000184

080046e0 <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 80046e0:	230a      	movs	r3, #10
 80046e2:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 80046e4:	4800      	ldr	r0, [pc, #0]	; (80046e8 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 80046e6:	4770      	bx	lr
 80046e8:	20000178 	.word	0x20000178

080046ec <STORAGE_Init>:
{
 80046ec:	b508      	push	{r3, lr}
  BSP_SD_Init();
 80046ee:	f7fc fce5 	bl	80010bc <BSP_SD_Init>
}
 80046f2:	2000      	movs	r0, #0
 80046f4:	bd08      	pop	{r3, pc}

080046f6 <STORAGE_GetCapacity>:
{
 80046f6:	b530      	push	{r4, r5, lr}
 80046f8:	b097      	sub	sp, #92	; 0x5c
 80046fa:	460d      	mov	r5, r1
 80046fc:	4614      	mov	r4, r2
  if(BSP_SD_IsDetected() != SD_NOT_PRESENT)
 80046fe:	f7fc fc2d 	bl	8000f5c <BSP_SD_IsDetected>
 8004702:	b178      	cbz	r0, 8004724 <STORAGE_GetCapacity+0x2e>
    BSP_SD_GetCardInfo(&info);
 8004704:	4668      	mov	r0, sp
 8004706:	f7fc fc49 	bl	8000f9c <BSP_SD_GetCardInfo>
    *block_num = (info.CardCapacity)/STORAGE_BLK_SIZ  - 1;
 800470a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800470c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800470e:	0a5b      	lsrs	r3, r3, #9
 8004710:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8004714:	3b01      	subs	r3, #1
 8004716:	602b      	str	r3, [r5, #0]
    *block_size = STORAGE_BLK_SIZ;
 8004718:	f44f 7300 	mov.w	r3, #512	; 0x200
 800471c:	8023      	strh	r3, [r4, #0]
    ret = 0;
 800471e:	2000      	movs	r0, #0
}
 8004720:	b017      	add	sp, #92	; 0x5c
 8004722:	bd30      	pop	{r4, r5, pc}
  int8_t ret = -1;  
 8004724:	f04f 30ff 	mov.w	r0, #4294967295
 8004728:	e7fa      	b.n	8004720 <STORAGE_GetCapacity+0x2a>

0800472a <STORAGE_Read>:
{
 800472a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800472c:	460c      	mov	r4, r1
 800472e:	4615      	mov	r5, r2
 8004730:	461e      	mov	r6, r3
  if(BSP_SD_IsDetected() != SD_NOT_PRESENT)
 8004732:	f7fc fc13 	bl	8000f5c <BSP_SD_IsDetected>
 8004736:	b158      	cbz	r0, 8004750 <STORAGE_Read+0x26>
    BSP_SD_ReadBlocks_DMA((uint32_t *)buf, blk_addr * STORAGE_BLK_SIZ, STORAGE_BLK_SIZ, blk_len);
 8004738:	f44f 7300 	mov.w	r3, #512	; 0x200
 800473c:	9300      	str	r3, [sp, #0]
 800473e:	9601      	str	r6, [sp, #4]
 8004740:	026a      	lsls	r2, r5, #9
 8004742:	2300      	movs	r3, #0
 8004744:	4620      	mov	r0, r4
 8004746:	f7fc fc61 	bl	800100c <BSP_SD_ReadBlocks_DMA>
    ret = 0;
 800474a:	2000      	movs	r0, #0
}
 800474c:	b002      	add	sp, #8
 800474e:	bd70      	pop	{r4, r5, r6, pc}
  int8_t ret = -1;  
 8004750:	f04f 30ff 	mov.w	r0, #4294967295
 8004754:	e7fa      	b.n	800474c <STORAGE_Read+0x22>

08004756 <STORAGE_Write>:
{
 8004756:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004758:	460c      	mov	r4, r1
 800475a:	4615      	mov	r5, r2
 800475c:	461e      	mov	r6, r3
  if(BSP_SD_IsDetected() != SD_NOT_PRESENT)
 800475e:	f7fc fbfd 	bl	8000f5c <BSP_SD_IsDetected>
 8004762:	b158      	cbz	r0, 800477c <STORAGE_Write+0x26>
    BSP_SD_WriteBlocks_DMA((uint32_t *)buf, blk_addr * STORAGE_BLK_SIZ, STORAGE_BLK_SIZ, blk_len);
 8004764:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004768:	9300      	str	r3, [sp, #0]
 800476a:	9601      	str	r6, [sp, #4]
 800476c:	026a      	lsls	r2, r5, #9
 800476e:	2300      	movs	r3, #0
 8004770:	4620      	mov	r0, r4
 8004772:	f7fc fd25 	bl	80011c0 <BSP_SD_WriteBlocks_DMA>
    ret = 0;
 8004776:	2000      	movs	r0, #0
}
 8004778:	b002      	add	sp, #8
 800477a:	bd70      	pop	{r4, r5, r6, pc}
  int8_t ret = -1;  
 800477c:	f04f 30ff 	mov.w	r0, #4294967295
 8004780:	e7fa      	b.n	8004778 <STORAGE_Write+0x22>

08004782 <USBD_CDC_DataOut>:
{
 8004782:	b538      	push	{r3, r4, r5, lr}
 8004784:	4605      	mov	r5, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8004786:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 800478a:	f7ff fe92 	bl	80044b2 <USBD_LL_GetRxDataSize>
  if(pdev->pClassData != NULL)
 800478e:	f8d5 3218 	ldr.w	r3, [r5, #536]	; 0x218
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8004792:	f8c4 020c 	str.w	r0, [r4, #524]	; 0x20c
  if(pdev->pClassData != NULL)
 8004796:	b14b      	cbz	r3, 80047ac <USBD_CDC_DataOut+0x2a>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8004798:	f8d5 321c 	ldr.w	r3, [r5, #540]	; 0x21c
 800479c:	f8d4 0204 	ldr.w	r0, [r4, #516]	; 0x204
 80047a0:	68db      	ldr	r3, [r3, #12]
 80047a2:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 80047a6:	4798      	blx	r3
    return USBD_OK;
 80047a8:	2000      	movs	r0, #0
 80047aa:	bd38      	pop	{r3, r4, r5, pc}
    return USBD_FAIL;
 80047ac:	2002      	movs	r0, #2
}
 80047ae:	bd38      	pop	{r3, r4, r5, pc}

080047b0 <USBD_CDC_Setup>:
{
 80047b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80047b2:	780f      	ldrb	r7, [r1, #0]
 80047b4:	f017 0360 	ands.w	r3, r7, #96	; 0x60
{
 80047b8:	4606      	mov	r6, r0
 80047ba:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80047bc:	d023      	beq.n	8004806 <USBD_CDC_Setup+0x56>
 80047be:	2b20      	cmp	r3, #32
 80047c0:	d119      	bne.n	80047f6 <USBD_CDC_Setup+0x46>
    if (req->wLength)
 80047c2:	88ca      	ldrh	r2, [r1, #6]
 80047c4:	784b      	ldrb	r3, [r1, #1]
 80047c6:	b1c2      	cbz	r2, 80047fa <USBD_CDC_Setup+0x4a>
      if (req->bmRequest & 0x80)
 80047c8:	0639      	lsls	r1, r7, #24
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80047ca:	f8d0 5218 	ldr.w	r5, [r0, #536]	; 0x218
      if (req->bmRequest & 0x80)
 80047ce:	d50b      	bpl.n	80047e8 <USBD_CDC_Setup+0x38>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80047d0:	f8d0 121c 	ldr.w	r1, [r0, #540]	; 0x21c
 80047d4:	4618      	mov	r0, r3
 80047d6:	688f      	ldr	r7, [r1, #8]
 80047d8:	4629      	mov	r1, r5
 80047da:	47b8      	blx	r7
          USBD_CtlSendData (pdev,
 80047dc:	88e2      	ldrh	r2, [r4, #6]
 80047de:	4629      	mov	r1, r5
 80047e0:	4630      	mov	r0, r6
      USBD_CtlSendData (pdev,
 80047e2:	f005 f851 	bl	8009888 <USBD_CtlSendData>
      break;
 80047e6:	e006      	b.n	80047f6 <USBD_CDC_Setup+0x46>
        hcdc->CmdOpCode = req->bRequest;
 80047e8:	f885 3200 	strb.w	r3, [r5, #512]	; 0x200
        hcdc->CmdLength = req->wLength;
 80047ec:	f885 2201 	strb.w	r2, [r5, #513]	; 0x201
        USBD_CtlPrepareRx (pdev,
 80047f0:	4629      	mov	r1, r5
 80047f2:	f005 f85e 	bl	80098b2 <USBD_CtlPrepareRx>
}
 80047f6:	2000      	movs	r0, #0
 80047f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80047fa:	f8d0 021c 	ldr.w	r0, [r0, #540]	; 0x21c
 80047fe:	6884      	ldr	r4, [r0, #8]
 8004800:	4618      	mov	r0, r3
 8004802:	47a0      	blx	r4
 8004804:	e7f7      	b.n	80047f6 <USBD_CDC_Setup+0x46>
    switch (req->bRequest)
 8004806:	784b      	ldrb	r3, [r1, #1]
 8004808:	2b0a      	cmp	r3, #10
 800480a:	d1f4      	bne.n	80047f6 <USBD_CDC_Setup+0x46>
      USBD_CtlSendData (pdev,
 800480c:	2201      	movs	r2, #1
 800480e:	4901      	ldr	r1, [pc, #4]	; (8004814 <USBD_CDC_Setup+0x64>)
 8004810:	e7e7      	b.n	80047e2 <USBD_CDC_Setup+0x32>
 8004812:	bf00      	nop
 8004814:	20000598 	.word	0x20000598

08004818 <USBD_CDC_DeInit>:
{
 8004818:	b510      	push	{r4, lr}
  USBD_LL_CloseEP(pdev,
 800481a:	2183      	movs	r1, #131	; 0x83
{
 800481c:	4604      	mov	r4, r0
  USBD_LL_CloseEP(pdev,
 800481e:	f7ff fe04 	bl	800442a <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev,
 8004822:	2103      	movs	r1, #3
 8004824:	4620      	mov	r0, r4
 8004826:	f7ff fe00 	bl	800442a <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev,
 800482a:	2182      	movs	r1, #130	; 0x82
 800482c:	4620      	mov	r0, r4
 800482e:	f7ff fdfc 	bl	800442a <USBD_LL_CloseEP>
  if(pdev->pClassData != NULL)
 8004832:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 8004836:	b153      	cbz	r3, 800484e <USBD_CDC_DeInit+0x36>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8004838:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8004840:	f8d4 0218 	ldr.w	r0, [r4, #536]	; 0x218
 8004844:	f006 fd16 	bl	800b274 <free>
    pdev->pClassData = NULL;
 8004848:	2300      	movs	r3, #0
 800484a:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
}
 800484e:	2000      	movs	r0, #0
 8004850:	bd10      	pop	{r4, pc}

08004852 <USBD_CDC_Init>:
{
 8004852:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(pdev->dev_speed == USBD_SPEED_HIGH  )
 8004854:	7c03      	ldrb	r3, [r0, #16]
{
 8004856:	4604      	mov	r4, r0
  if(pdev->dev_speed == USBD_SPEED_HIGH  )
 8004858:	bb7b      	cbnz	r3, 80048ba <USBD_CDC_Init+0x68>
    USBD_LL_OpenEP(pdev,
 800485a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800485e:	2202      	movs	r2, #2
 8004860:	2183      	movs	r1, #131	; 0x83
 8004862:	f7ff fdd8 	bl	8004416 <USBD_LL_OpenEP>
    USBD_LL_OpenEP(pdev,
 8004866:	f44f 7300 	mov.w	r3, #512	; 0x200
    USBD_LL_OpenEP(pdev,
 800486a:	2202      	movs	r2, #2
 800486c:	2103      	movs	r1, #3
 800486e:	4620      	mov	r0, r4
 8004870:	f7ff fdd1 	bl	8004416 <USBD_LL_OpenEP>
  USBD_LL_OpenEP(pdev,
 8004874:	2308      	movs	r3, #8
 8004876:	2203      	movs	r2, #3
 8004878:	2182      	movs	r1, #130	; 0x82
 800487a:	4620      	mov	r0, r4
 800487c:	f7ff fdcb 	bl	8004416 <USBD_LL_OpenEP>
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 8004880:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8004884:	f006 fcee 	bl	800b264 <malloc>
 8004888:	4606      	mov	r6, r0
 800488a:	f8c4 0218 	str.w	r0, [r4, #536]	; 0x218
  if(pdev->pClassData == NULL)
 800488e:	b320      	cbz	r0, 80048da <USBD_CDC_Init+0x88>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8004890:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	4798      	blx	r3
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 8004898:	7c27      	ldrb	r7, [r4, #16]
    hcdc->TxState =0;
 800489a:	2500      	movs	r5, #0
 800489c:	f8c6 5214 	str.w	r5, [r6, #532]	; 0x214
    hcdc->RxState =0;
 80048a0:	f8c6 5218 	str.w	r5, [r6, #536]	; 0x218
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 80048a4:	b987      	cbnz	r7, 80048c8 <USBD_CDC_Init+0x76>
      USBD_LL_PrepareReceive(pdev,
 80048a6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80048aa:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 80048ae:	2103      	movs	r1, #3
 80048b0:	4620      	mov	r0, r4
 80048b2:	f7ff fdf7 	bl	80044a4 <USBD_LL_PrepareReceive>
  uint8_t ret = 0;
 80048b6:	4638      	mov	r0, r7
 80048b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    USBD_LL_OpenEP(pdev,
 80048ba:	2340      	movs	r3, #64	; 0x40
 80048bc:	2202      	movs	r2, #2
 80048be:	2183      	movs	r1, #131	; 0x83
 80048c0:	f7ff fda9 	bl	8004416 <USBD_LL_OpenEP>
    USBD_LL_OpenEP(pdev,
 80048c4:	2340      	movs	r3, #64	; 0x40
 80048c6:	e7d0      	b.n	800486a <USBD_CDC_Init+0x18>
      USBD_LL_PrepareReceive(pdev,
 80048c8:	2340      	movs	r3, #64	; 0x40
 80048ca:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 80048ce:	2103      	movs	r1, #3
 80048d0:	4620      	mov	r0, r4
 80048d2:	f7ff fde7 	bl	80044a4 <USBD_LL_PrepareReceive>
  uint8_t ret = 0;
 80048d6:	4628      	mov	r0, r5
 80048d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ret = 1;
 80048da:	2001      	movs	r0, #1
}
 80048dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080048e0 <CDC_Itf_DeInit>:
  *         DeInitializes the CDC media low layer
  * @param  None
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Itf_DeInit(void)
{
 80048e0:	b508      	push	{r3, lr}
  /* DeInitialize the UART peripheral */
  if(HAL_UART_DeInit(&UartHandle) != HAL_OK)
 80048e2:	4802      	ldr	r0, [pc, #8]	; (80048ec <CDC_Itf_DeInit+0xc>)
 80048e4:	f002 feac 	bl	8007640 <HAL_UART_DeInit>
  {
    /* Initialization Error */
 //   Error_Handler();
 }
  return (USBD_OK);
}
 80048e8:	2000      	movs	r0, #0
 80048ea:	bd08      	pop	{r3, pc}
 80048ec:	20009454 	.word	0x20009454

080048f0 <CDC_Itf_Init>:
{
 80048f0:	b570      	push	{r4, r5, r6, lr}
  UartHandle.Init.WordLength   = UART_WORDLENGTH_8B;
 80048f2:	4a18      	ldr	r2, [pc, #96]	; (8004954 <CDC_Itf_Init+0x64>)
  UartHandle.Instance          = USARTx;
 80048f4:	4c18      	ldr	r4, [pc, #96]	; (8004958 <CDC_Itf_Init+0x68>)
 if(HAL_UART_Receive_IT(&UartHandle, (uint8_t *)UserTxBuffer, 1) != HAL_OK)
 80048f6:	4e19      	ldr	r6, [pc, #100]	; (800495c <CDC_Itf_Init+0x6c>)
  UartHandle.Init.WordLength   = UART_WORDLENGTH_8B;
 80048f8:	2500      	movs	r5, #0
 80048fa:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80048fe:	e884 002c 	stmia.w	r4, {r2, r3, r5}
  if(HAL_UART_Init(&UartHandle) != HAL_OK)
 8004902:	4620      	mov	r0, r4
  UartHandle.Init.Mode         = UART_MODE_TX_RX;
 8004904:	230c      	movs	r3, #12
 8004906:	6163      	str	r3, [r4, #20]
  UartHandle.Init.StopBits     = UART_STOPBITS_1;
 8004908:	60e5      	str	r5, [r4, #12]
  UartHandle.Init.Parity       = UART_PARITY_NONE;
 800490a:	6125      	str	r5, [r4, #16]
  UartHandle.Init.HwFlowCtl    = UART_HWCONTROL_NONE;
 800490c:	61a5      	str	r5, [r4, #24]
  if(HAL_UART_Init(&UartHandle) != HAL_OK)
 800490e:	f003 f945 	bl	8007b9c <HAL_UART_Init>
 if(HAL_UART_Receive_IT(&UartHandle, (uint8_t *)UserTxBuffer, 1) != HAL_OK)
 8004912:	2201      	movs	r2, #1
 8004914:	4631      	mov	r1, r6
 8004916:	4620      	mov	r0, r4


static void TIM_Config(void)
{
  /* Set TIMx instance */
  TimHandle.Instance = TIMx;
 8004918:	4c11      	ldr	r4, [pc, #68]	; (8004960 <CDC_Itf_Init+0x70>)
 if(HAL_UART_Receive_IT(&UartHandle, (uint8_t *)UserTxBuffer, 1) != HAL_OK)
 800491a:	f002 feab 	bl	8007674 <HAL_UART_Receive_IT>
  TimHandle.Instance = TIMx;
 800491e:	4b11      	ldr	r3, [pc, #68]	; (8004964 <CDC_Itf_Init+0x74>)
 8004920:	6023      	str	r3, [r4, #0]
       + Period = 10000 - 1
       + Prescaler = ((SystemCoreClock/2)/10000) - 1
       + ClockDivision = 0
       + Counter direction = Up
  */
  TimHandle.Init.Period = (CDC_POLLING_INTERVAL*1000) - 1;
 8004922:	f241 3387 	movw	r3, #4999	; 0x1387
 8004926:	60e3      	str	r3, [r4, #12]
  TimHandle.Init.Prescaler = 84-1;
  TimHandle.Init.ClockDivision = 0;
  TimHandle.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&TimHandle) != HAL_OK)
 8004928:	4620      	mov	r0, r4
  TimHandle.Init.Prescaler = 84-1;
 800492a:	2353      	movs	r3, #83	; 0x53
 800492c:	6063      	str	r3, [r4, #4]
  TimHandle.Init.ClockDivision = 0;
 800492e:	6125      	str	r5, [r4, #16]
  TimHandle.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004930:	60a5      	str	r5, [r4, #8]
  if(HAL_TIM_Base_Init(&TimHandle) != HAL_OK)
 8004932:	f002 fe69 	bl	8007608 <HAL_TIM_Base_Init>
  if(HAL_TIM_Base_Start_IT(&TimHandle) != HAL_OK)
 8004936:	4620      	mov	r0, r4
 8004938:	f002 fdf8 	bl	800752c <HAL_TIM_Base_Start_IT>
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800493c:	4b0a      	ldr	r3, [pc, #40]	; (8004968 <CDC_Itf_Init+0x78>)
  hcdc->RxBuffer = pbuff;
 800493e:	4a0b      	ldr	r2, [pc, #44]	; (800496c <CDC_Itf_Init+0x7c>)
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8004940:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
}
 8004944:	4628      	mov	r0, r5
  hcdc->TxBuffer = pbuff;
 8004946:	f8c3 6208 	str.w	r6, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800494a:	f8c3 5210 	str.w	r5, [r3, #528]	; 0x210
  hcdc->RxBuffer = pbuff;
 800494e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
}
 8004952:	bd70      	pop	{r4, r5, r6, pc}
 8004954:	40013800 	.word	0x40013800
 8004958:	20009454 	.word	0x20009454
 800495c:	2000952d 	.word	0x2000952d
 8004960:	2000a92c 	.word	0x2000a92c
 8004964:	40000400 	.word	0x40000400
 8004968:	200086b8 	.word	0x200086b8
 800496c:	2000a120 	.word	0x2000a120

08004970 <STORAGE_IsReady>:
{
 8004970:	b510      	push	{r4, lr}
  if(BSP_SD_IsDetected() != SD_NOT_PRESENT)
 8004972:	f7fc faf3 	bl	8000f5c <BSP_SD_IsDetected>
 8004976:	4c0b      	ldr	r4, [pc, #44]	; (80049a4 <STORAGE_IsReady+0x34>)
    if(prev_status < 0)
 8004978:	f994 3000 	ldrsb.w	r3, [r4]
  if(BSP_SD_IsDetected() != SD_NOT_PRESENT)
 800497c:	b160      	cbz	r0, 8004998 <STORAGE_IsReady+0x28>
    if(prev_status < 0)
 800497e:	2b00      	cmp	r3, #0
 8004980:	da03      	bge.n	800498a <STORAGE_IsReady+0x1a>
      BSP_SD_Init();
 8004982:	f7fc fb9b 	bl	80010bc <BSP_SD_Init>
      prev_status = 0;
 8004986:	2300      	movs	r3, #0
 8004988:	7023      	strb	r3, [r4, #0]
    if(BSP_SD_GetStatus() == SD_TRANSFER_OK)
 800498a:	f7fc fb01 	bl	8000f90 <BSP_SD_GetStatus>
 800498e:	3000      	adds	r0, #0
 8004990:	bf18      	it	ne
 8004992:	2001      	movne	r0, #1
 8004994:	4240      	negs	r0, r0
 8004996:	bd10      	pop	{r4, pc}
  else if(prev_status == 0)
 8004998:	b90b      	cbnz	r3, 800499e <STORAGE_IsReady+0x2e>
    prev_status = -1;
 800499a:	23ff      	movs	r3, #255	; 0xff
 800499c:	7023      	strb	r3, [r4, #0]
  int8_t ret = -1;
 800499e:	f04f 30ff 	mov.w	r0, #4294967295
}
 80049a2:	bd10      	pop	{r4, pc}
 80049a4:	20000599 	.word	0x20000599

080049a8 <CDC_Itf_Control>:
  switch (cmd)
 80049a8:	2820      	cmp	r0, #32
{
 80049aa:	b538      	push	{r3, r4, r5, lr}
  switch (cmd)
 80049ac:	d003      	beq.n	80049b6 <CDC_Itf_Control+0xe>
 80049ae:	2821      	cmp	r0, #33	; 0x21
 80049b0:	d048      	beq.n	8004a44 <CDC_Itf_Control+0x9c>
}
 80049b2:	2000      	movs	r0, #0
 80049b4:	bd38      	pop	{r3, r4, r5, pc}
    LineCoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 80049b6:	4c2c      	ldr	r4, [pc, #176]	; (8004a68 <CDC_Itf_Control+0xc0>)
 80049b8:	680b      	ldr	r3, [r1, #0]
 80049ba:	6023      	str	r3, [r4, #0]
  if(HAL_UART_DeInit(&UartHandle) != HAL_OK)
 80049bc:	4d2b      	ldr	r5, [pc, #172]	; (8004a6c <CDC_Itf_Control+0xc4>)
    LineCoding.format     = pbuf[4];
 80049be:	790b      	ldrb	r3, [r1, #4]
 80049c0:	7123      	strb	r3, [r4, #4]
    LineCoding.paritytype = pbuf[5];
 80049c2:	794b      	ldrb	r3, [r1, #5]
 80049c4:	7163      	strb	r3, [r4, #5]
  if(HAL_UART_DeInit(&UartHandle) != HAL_OK)
 80049c6:	4628      	mov	r0, r5
    LineCoding.datatype   = pbuf[6];
 80049c8:	798b      	ldrb	r3, [r1, #6]
 80049ca:	71a3      	strb	r3, [r4, #6]
  if(HAL_UART_DeInit(&UartHandle) != HAL_OK)
 80049cc:	f002 fe38 	bl	8007640 <HAL_UART_DeInit>
  switch (LineCoding.format)
 80049d0:	7923      	ldrb	r3, [r4, #4]
 80049d2:	4628      	mov	r0, r5
 80049d4:	b12b      	cbz	r3, 80049e2 <CDC_Itf_Control+0x3a>
 80049d6:	2b02      	cmp	r3, #2
 80049d8:	d001      	beq.n	80049de <CDC_Itf_Control+0x36>
    UartHandle.Init.StopBits = UART_STOPBITS_1;
 80049da:	2300      	movs	r3, #0
 80049dc:	e001      	b.n	80049e2 <CDC_Itf_Control+0x3a>
    UartHandle.Init.StopBits = UART_STOPBITS_2;
 80049de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  switch (LineCoding.paritytype)
 80049e2:	7962      	ldrb	r2, [r4, #5]
    UartHandle.Init.StopBits = UART_STOPBITS_1;
 80049e4:	60c3      	str	r3, [r0, #12]
  switch (LineCoding.paritytype)
 80049e6:	2a01      	cmp	r2, #1
 80049e8:	d020      	beq.n	8004a2c <CDC_Itf_Control+0x84>
 80049ea:	f04f 0300 	mov.w	r3, #0
 80049ee:	d301      	bcc.n	80049f4 <CDC_Itf_Control+0x4c>
 80049f0:	2a02      	cmp	r2, #2
 80049f2:	d01e      	beq.n	8004a32 <CDC_Itf_Control+0x8a>
  switch (LineCoding.datatype)
 80049f4:	79a2      	ldrb	r2, [r4, #6]
    UartHandle.Init.Parity = UART_PARITY_NONE;
 80049f6:	6103      	str	r3, [r0, #16]
  switch (LineCoding.datatype)
 80049f8:	2a07      	cmp	r2, #7
 80049fa:	f04f 0300 	mov.w	r3, #0
 80049fe:	d001      	beq.n	8004a04 <CDC_Itf_Control+0x5c>
 8004a00:	2a08      	cmp	r2, #8
 8004a02:	d019      	beq.n	8004a38 <CDC_Itf_Control+0x90>
    UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 8004a04:	6083      	str	r3, [r0, #8]
  UartHandle.Init.BaudRate     = LineCoding.bitrate;
 8004a06:	6823      	ldr	r3, [r4, #0]
 8004a08:	6043      	str	r3, [r0, #4]
  UartHandle.Init.Mode         = UART_MODE_TX_RX;
 8004a0a:	220c      	movs	r2, #12
  UartHandle.Init.HwFlowCtl    = UART_HWCONTROL_NONE;
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	6183      	str	r3, [r0, #24]
  UartHandle.Init.Mode         = UART_MODE_TX_RX;
 8004a10:	6142      	str	r2, [r0, #20]
  UartHandle.Init.OverSampling = UART_OVERSAMPLING_16;
 8004a12:	61c3      	str	r3, [r0, #28]
  if(HAL_UART_Init(&UartHandle) != HAL_OK)
 8004a14:	4815      	ldr	r0, [pc, #84]	; (8004a6c <CDC_Itf_Control+0xc4>)
 8004a16:	f003 f8c1 	bl	8007b9c <HAL_UART_Init>
 HAL_UART_Receive_IT(&UartHandle, (uint8_t *)(UserTxBuffer + UserTxBufPtrIn), 1);
 8004a1a:	4b15      	ldr	r3, [pc, #84]	; (8004a70 <CDC_Itf_Control+0xc8>)
 8004a1c:	4915      	ldr	r1, [pc, #84]	; (8004a74 <CDC_Itf_Control+0xcc>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4812      	ldr	r0, [pc, #72]	; (8004a6c <CDC_Itf_Control+0xc4>)
 8004a22:	2201      	movs	r2, #1
 8004a24:	4419      	add	r1, r3
 8004a26:	f002 fe25 	bl	8007674 <HAL_UART_Receive_IT>
 8004a2a:	e7c2      	b.n	80049b2 <CDC_Itf_Control+0xa>
    UartHandle.Init.Parity = UART_PARITY_ODD;
 8004a2c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004a30:	e7e0      	b.n	80049f4 <CDC_Itf_Control+0x4c>
    UartHandle.Init.Parity = UART_PARITY_EVEN;
 8004a32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004a36:	e7dd      	b.n	80049f4 <CDC_Itf_Control+0x4c>
    if(UartHandle.Init.Parity == UART_PARITY_NONE)
 8004a38:	6903      	ldr	r3, [r0, #16]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d0e2      	beq.n	8004a04 <CDC_Itf_Control+0x5c>
      UartHandle.Init.WordLength = UART_WORDLENGTH_9B;
 8004a3e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004a42:	e7df      	b.n	8004a04 <CDC_Itf_Control+0x5c>
    pbuf[0] = (uint8_t)(LineCoding.bitrate);
 8004a44:	4b08      	ldr	r3, [pc, #32]	; (8004a68 <CDC_Itf_Control+0xc0>)
 8004a46:	681a      	ldr	r2, [r3, #0]
 8004a48:	700a      	strb	r2, [r1, #0]
    pbuf[1] = (uint8_t)(LineCoding.bitrate >> 8);
 8004a4a:	681a      	ldr	r2, [r3, #0]
 8004a4c:	0a12      	lsrs	r2, r2, #8
 8004a4e:	704a      	strb	r2, [r1, #1]
    pbuf[2] = (uint8_t)(LineCoding.bitrate >> 16);
 8004a50:	885a      	ldrh	r2, [r3, #2]
 8004a52:	708a      	strb	r2, [r1, #2]
    pbuf[3] = (uint8_t)(LineCoding.bitrate >> 24);
 8004a54:	78da      	ldrb	r2, [r3, #3]
 8004a56:	70ca      	strb	r2, [r1, #3]
    pbuf[4] = LineCoding.format;
 8004a58:	791a      	ldrb	r2, [r3, #4]
 8004a5a:	710a      	strb	r2, [r1, #4]
    pbuf[5] = LineCoding.paritytype;
 8004a5c:	795a      	ldrb	r2, [r3, #5]
 8004a5e:	714a      	strb	r2, [r1, #5]
    pbuf[6] = LineCoding.datatype;
 8004a60:	799b      	ldrb	r3, [r3, #6]
 8004a62:	718b      	strb	r3, [r1, #6]
    break;
 8004a64:	e7a5      	b.n	80049b2 <CDC_Itf_Control+0xa>
 8004a66:	bf00      	nop
 8004a68:	2000008c 	.word	0x2000008c
 8004a6c:	20009454 	.word	0x20009454
 8004a70:	20000594 	.word	0x20000594
 8004a74:	2000952d 	.word	0x2000952d

08004a78 <LL_RTC_DATE_GetDay.constprop.2>:
  temp = READ_BIT(RTCx->DR, (RTC_DR_DT | RTC_DR_DU));
 8004a78:	4b0a      	ldr	r3, [pc, #40]	; (8004aa4 <LL_RTC_DATE_GetDay.constprop.2+0x2c>)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a7a:	2030      	movs	r0, #48	; 0x30
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	fa90 f0a0 	rbit	r0, r0
 8004a82:	220f      	movs	r2, #15
  return (uint32_t)((((temp & RTC_DR_DT) >> RTC_POSITION_DR_DT) << 4U) | ((temp & RTC_DR_DU) >> RTC_POSITION_DR_DU));
 8004a84:	fab0 f080 	clz	r0, r0
 8004a88:	fa92 f2a2 	rbit	r2, r2
 8004a8c:	f003 0130 	and.w	r1, r3, #48	; 0x30
 8004a90:	fab2 f282 	clz	r2, r2
 8004a94:	f003 030f 	and.w	r3, r3, #15
 8004a98:	fa21 f000 	lsr.w	r0, r1, r0
 8004a9c:	40d3      	lsrs	r3, r2
}
 8004a9e:	ea43 1000 	orr.w	r0, r3, r0, lsl #4
 8004aa2:	4770      	bx	lr
 8004aa4:	40002800 	.word	0x40002800

08004aa8 <LL_RTC_DATE_GetMonth.constprop.3>:
  temp = READ_BIT(RTCx->DR, (RTC_DR_MT | RTC_DR_MU));
 8004aa8:	4b0b      	ldr	r3, [pc, #44]	; (8004ad8 <LL_RTC_DATE_GetMonth.constprop.3+0x30>)
 8004aaa:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	fa90 f0a0 	rbit	r0, r0
 8004ab4:	f44f 6270 	mov.w	r2, #3840	; 0xf00
  return (uint32_t)((((temp & RTC_DR_MT) >> RTC_POSITION_DR_MT) << 4U) | ((temp & RTC_DR_MU) >> RTC_POSITION_DR_MU));
 8004ab8:	fab0 f080 	clz	r0, r0
 8004abc:	fa92 f2a2 	rbit	r2, r2
 8004ac0:	f403 5180 	and.w	r1, r3, #4096	; 0x1000
 8004ac4:	fab2 f282 	clz	r2, r2
 8004ac8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004acc:	fa21 f000 	lsr.w	r0, r1, r0
 8004ad0:	40d3      	lsrs	r3, r2
}
 8004ad2:	ea43 1000 	orr.w	r0, r3, r0, lsl #4
 8004ad6:	4770      	bx	lr
 8004ad8:	40002800 	.word	0x40002800

08004adc <LL_RTC_DATE_GetYear.constprop.4>:
  temp = READ_BIT(RTCx->DR, (RTC_DR_YT | RTC_DR_YU));
 8004adc:	4b0b      	ldr	r3, [pc, #44]	; (8004b0c <LL_RTC_DATE_GetYear.constprop.4+0x30>)
 8004ade:	f44f 0070 	mov.w	r0, #15728640	; 0xf00000
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	fa90 f0a0 	rbit	r0, r0
 8004ae8:	f44f 2270 	mov.w	r2, #983040	; 0xf0000
  return (uint32_t)((((temp & RTC_DR_YT) >> RTC_POSITION_DR_YT) << 4U) | ((temp & RTC_DR_YU) >> RTC_POSITION_DR_YU));
 8004aec:	fab0 f080 	clz	r0, r0
 8004af0:	fa92 f2a2 	rbit	r2, r2
 8004af4:	f403 0170 	and.w	r1, r3, #15728640	; 0xf00000
 8004af8:	fab2 f282 	clz	r2, r2
 8004afc:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8004b00:	fa21 f000 	lsr.w	r0, r1, r0
 8004b04:	40d3      	lsrs	r3, r2
}
 8004b06:	ea43 1000 	orr.w	r0, r3, r0, lsl #4
 8004b0a:	4770      	bx	lr
 8004b0c:	40002800 	.word	0x40002800

08004b10 <LL_RTC_TIME_GetSecond.constprop.5>:
  temp = READ_BIT(RTCx->TR, (RTC_TR_ST | RTC_TR_SU));
 8004b10:	4b0a      	ldr	r3, [pc, #40]	; (8004b3c <LL_RTC_TIME_GetSecond.constprop.5+0x2c>)
 8004b12:	2070      	movs	r0, #112	; 0x70
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	fa90 f0a0 	rbit	r0, r0
 8004b1a:	220f      	movs	r2, #15
  return (uint32_t)((((temp & RTC_TR_ST) >> RTC_POSITION_TR_ST) << 4U) | ((temp & RTC_TR_SU) >> RTC_POSITION_TR_SU));
 8004b1c:	fab0 f080 	clz	r0, r0
 8004b20:	fa92 f2a2 	rbit	r2, r2
 8004b24:	f003 0170 	and.w	r1, r3, #112	; 0x70
 8004b28:	fab2 f282 	clz	r2, r2
 8004b2c:	f003 030f 	and.w	r3, r3, #15
 8004b30:	fa21 f000 	lsr.w	r0, r1, r0
 8004b34:	40d3      	lsrs	r3, r2
}
 8004b36:	ea43 1000 	orr.w	r0, r3, r0, lsl #4
 8004b3a:	4770      	bx	lr
 8004b3c:	40002800 	.word	0x40002800

08004b40 <LL_RTC_TIME_GetMinute.constprop.6>:
  temp = READ_BIT(RTCx->TR, (RTC_TR_MNT | RTC_TR_MNU));
 8004b40:	4b0b      	ldr	r3, [pc, #44]	; (8004b70 <LL_RTC_TIME_GetMinute.constprop.6+0x30>)
 8004b42:	f44f 40e0 	mov.w	r0, #28672	; 0x7000
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	fa90 f0a0 	rbit	r0, r0
 8004b4c:	f44f 6270 	mov.w	r2, #3840	; 0xf00
  return (uint32_t)((((temp & RTC_TR_MNT) >> RTC_POSITION_TR_MT) << 4U) | ((temp & RTC_TR_MNU) >> RTC_POSITION_TR_MU));
 8004b50:	fab0 f080 	clz	r0, r0
 8004b54:	fa92 f2a2 	rbit	r2, r2
 8004b58:	f403 41e0 	and.w	r1, r3, #28672	; 0x7000
 8004b5c:	fab2 f282 	clz	r2, r2
 8004b60:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004b64:	fa21 f000 	lsr.w	r0, r1, r0
 8004b68:	40d3      	lsrs	r3, r2
}
 8004b6a:	ea43 1000 	orr.w	r0, r3, r0, lsl #4
 8004b6e:	4770      	bx	lr
 8004b70:	40002800 	.word	0x40002800

08004b74 <LL_RTC_TIME_GetHour.constprop.7>:
  temp = READ_BIT(RTCx->TR, (RTC_TR_HT | RTC_TR_HU));
 8004b74:	4b0b      	ldr	r3, [pc, #44]	; (8004ba4 <LL_RTC_TIME_GetHour.constprop.7+0x30>)
 8004b76:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	fa90 f0a0 	rbit	r0, r0
 8004b80:	f44f 2270 	mov.w	r2, #983040	; 0xf0000
  return (uint32_t)((((temp & RTC_TR_HT) >> RTC_POSITION_TR_HT) << 4U) | ((temp & RTC_TR_HU) >> RTC_POSITION_TR_HU));
 8004b84:	fab0 f080 	clz	r0, r0
 8004b88:	fa92 f2a2 	rbit	r2, r2
 8004b8c:	f403 1140 	and.w	r1, r3, #3145728	; 0x300000
 8004b90:	fab2 f282 	clz	r2, r2
 8004b94:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8004b98:	fa21 f000 	lsr.w	r0, r1, r0
 8004b9c:	40d3      	lsrs	r3, r2
}
 8004b9e:	ea43 1000 	orr.w	r0, r3, r0, lsl #4
 8004ba2:	4770      	bx	lr
 8004ba4:	40002800 	.word	0x40002800

08004ba8 <USBD_CDC_RegisterInterface>:
  if(fops != NULL)
 8004ba8:	b119      	cbz	r1, 8004bb2 <USBD_CDC_RegisterInterface+0xa>
    pdev->pUserData= fops;
 8004baa:	f8c0 121c 	str.w	r1, [r0, #540]	; 0x21c
    ret = USBD_OK;
 8004bae:	2000      	movs	r0, #0
 8004bb0:	4770      	bx	lr
  uint8_t  ret = USBD_FAIL;
 8004bb2:	2002      	movs	r0, #2
}
 8004bb4:	4770      	bx	lr

08004bb6 <USBD_CDC_TransmitPacket>:
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8004bb6:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
{
 8004bba:	b510      	push	{r4, lr}
  if(pdev->pClassData != NULL)
 8004bbc:	b172      	cbz	r2, 8004bdc <USBD_CDC_TransmitPacket+0x26>
    if(hcdc->TxState == 0)
 8004bbe:	f8d2 4214 	ldr.w	r4, [r2, #532]	; 0x214
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	b964      	cbnz	r4, 8004be0 <USBD_CDC_TransmitPacket+0x2a>
      hcdc->TxState = 1;
 8004bc6:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
      USBD_LL_Transmit(pdev,
 8004bca:	2183      	movs	r1, #131	; 0x83
 8004bcc:	f8b2 3210 	ldrh.w	r3, [r2, #528]	; 0x210
 8004bd0:	f8d2 2208 	ldr.w	r2, [r2, #520]	; 0x208
 8004bd4:	f7ff fc5f 	bl	8004496 <USBD_LL_Transmit>
      return USBD_OK;
 8004bd8:	4620      	mov	r0, r4
 8004bda:	bd10      	pop	{r4, pc}
    return USBD_FAIL;
 8004bdc:	2002      	movs	r0, #2
 8004bde:	bd10      	pop	{r4, pc}
      return USBD_BUSY;
 8004be0:	4618      	mov	r0, r3
}
 8004be2:	bd10      	pop	{r4, pc}

08004be4 <USBD_CDC_ReceivePacket>:
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8004be4:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
{
 8004be8:	b510      	push	{r4, lr}
  if(pdev->pClassData != NULL)
 8004bea:	b162      	cbz	r2, 8004c06 <USBD_CDC_ReceivePacket+0x22>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 8004bec:	7c04      	ldrb	r4, [r0, #16]
 8004bee:	b944      	cbnz	r4, 8004c02 <USBD_CDC_ReceivePacket+0x1e>
      USBD_LL_PrepareReceive(pdev,
 8004bf0:	f44f 7300 	mov.w	r3, #512	; 0x200
      USBD_LL_PrepareReceive(pdev,
 8004bf4:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 8004bf8:	2103      	movs	r1, #3
 8004bfa:	f7ff fc53 	bl	80044a4 <USBD_LL_PrepareReceive>
    return USBD_OK;
 8004bfe:	2000      	movs	r0, #0
 8004c00:	bd10      	pop	{r4, pc}
      USBD_LL_PrepareReceive(pdev,
 8004c02:	2340      	movs	r3, #64	; 0x40
 8004c04:	e7f6      	b.n	8004bf4 <USBD_CDC_ReceivePacket+0x10>
    return USBD_FAIL;
 8004c06:	2002      	movs	r0, #2
}
 8004c08:	bd10      	pop	{r4, pc}
	...

08004c0c <CDC_Itf_Receive>:
{
 8004c0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
BuffLength=0;
 8004c10:	4dc1      	ldr	r5, [pc, #772]	; (8004f18 <CDC_Itf_Receive+0x30c>)
 8004c12:	4cc2      	ldr	r4, [pc, #776]	; (8004f1c <CDC_Itf_Receive+0x310>)
 8004c14:	2300      	movs	r3, #0
{
 8004c16:	b087      	sub	sp, #28
BuffLength=0;
 8004c18:	602b      	str	r3, [r5, #0]
for (i = 0; i < *Len; i++)
 8004c1a:	4602      	mov	r2, r0
 8004c1c:	680e      	ldr	r6, [r1, #0]
 8004c1e:	1a13      	subs	r3, r2, r0
 8004c20:	429e      	cmp	r6, r3
 8004c22:	f200 8089 	bhi.w	8004d38 <CDC_Itf_Receive+0x12c>
if (TempUserBuffer[0] == 'g')
 8004c26:	7823      	ldrb	r3, [r4, #0]
 8004c28:	2b67      	cmp	r3, #103	; 0x67
 8004c2a:	f040 808c 	bne.w	8004d46 <CDC_Itf_Receive+0x13a>
RTC_S =(TempUserBuffer[2]-'0')* 10 + (TempUserBuffer[3]-'0');
 8004c2e:	f894 c002 	ldrb.w	ip, [r4, #2]
 8004c32:	78e3      	ldrb	r3, [r4, #3]
RTC_Mi =(TempUserBuffer[6]-'0')* 10 + (TempUserBuffer[7]-'0');
 8004c34:	f894 e006 	ldrb.w	lr, [r4, #6]
RTC_H =(TempUserBuffer[10]-'0')* 10 + (TempUserBuffer[11]-'0');
 8004c38:	7ae2      	ldrb	r2, [r4, #11]
RTC_D =(TempUserBuffer[14]-'0')* 10 + (TempUserBuffer[15]-'0');
 8004c3a:	7be1      	ldrb	r1, [r4, #15]
RTC_Mo =(TempUserBuffer[18]-'0')* 10 + (TempUserBuffer[19]-'0');
 8004c3c:	7ce0      	ldrb	r0, [r4, #19]
RTC_Y =(TempUserBuffer[22]-'0')* 10 + (TempUserBuffer[23]-'0');
 8004c3e:	f894 a016 	ldrb.w	sl, [r4, #22]
RTC_H =(TempUserBuffer[10]-'0')* 10 + (TempUserBuffer[11]-'0');
 8004c42:	f8df b324 	ldr.w	fp, [pc, #804]	; 8004f68 <CDC_Itf_Receive+0x35c>
RTC_S =(TempUserBuffer[2]-'0')* 10 + (TempUserBuffer[3]-'0');
 8004c46:	4fb6      	ldr	r7, [pc, #728]	; (8004f20 <CDC_Itf_Receive+0x314>)
RTC_Mi =(TempUserBuffer[6]-'0')* 10 + (TempUserBuffer[7]-'0');
 8004c48:	4eb6      	ldr	r6, [pc, #728]	; (8004f24 <CDC_Itf_Receive+0x318>)
RTC_D =(TempUserBuffer[14]-'0')* 10 + (TempUserBuffer[15]-'0');
 8004c4a:	f8df 9320 	ldr.w	r9, [pc, #800]	; 8004f6c <CDC_Itf_Receive+0x360>
RTC_Mo =(TempUserBuffer[18]-'0')* 10 + (TempUserBuffer[19]-'0');
 8004c4e:	f8df 8320 	ldr.w	r8, [pc, #800]	; 8004f70 <CDC_Itf_Receive+0x364>
RTC_S =(TempUserBuffer[2]-'0')* 10 + (TempUserBuffer[3]-'0');
 8004c52:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8004c56:	3b30      	subs	r3, #48	; 0x30
 8004c58:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
 8004c5c:	eb03 0c4c 	add.w	ip, r3, ip, lsl #1
RTC_Mi =(TempUserBuffer[6]-'0')* 10 + (TempUserBuffer[7]-'0');
 8004c60:	79e3      	ldrb	r3, [r4, #7]
 8004c62:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8004c66:	3b30      	subs	r3, #48	; 0x30
 8004c68:	eb0e 0e8e 	add.w	lr, lr, lr, lsl #2
 8004c6c:	eb03 0e4e 	add.w	lr, r3, lr, lsl #1
RTC_H =(TempUserBuffer[10]-'0')* 10 + (TempUserBuffer[11]-'0');
 8004c70:	7aa3      	ldrb	r3, [r4, #10]
 8004c72:	3b30      	subs	r3, #48	; 0x30
 8004c74:	3a30      	subs	r2, #48	; 0x30
 8004c76:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004c7a:	eb02 0343 	add.w	r3, r2, r3, lsl #1
RTC_D =(TempUserBuffer[14]-'0')* 10 + (TempUserBuffer[15]-'0');
 8004c7e:	7ba2      	ldrb	r2, [r4, #14]
 8004c80:	3a30      	subs	r2, #48	; 0x30
 8004c82:	3930      	subs	r1, #48	; 0x30
 8004c84:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8004c88:	eb01 0242 	add.w	r2, r1, r2, lsl #1
RTC_Mo =(TempUserBuffer[18]-'0')* 10 + (TempUserBuffer[19]-'0');
 8004c8c:	7ca1      	ldrb	r1, [r4, #18]
 8004c8e:	3930      	subs	r1, #48	; 0x30
 8004c90:	3830      	subs	r0, #48	; 0x30
 8004c92:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8004c96:	eb00 0141 	add.w	r1, r0, r1, lsl #1
RTC_Y =(TempUserBuffer[22]-'0')* 10 + (TempUserBuffer[23]-'0');
 8004c9a:	7de0      	ldrb	r0, [r4, #23]
 8004c9c:	f1aa 0a30 	sub.w	sl, sl, #48	; 0x30
 8004ca0:	eb0a 0a8a 	add.w	sl, sl, sl, lsl #2
 8004ca4:	3830      	subs	r0, #48	; 0x30
 8004ca6:	eb00 004a 	add.w	r0, r0, sl, lsl #1
 8004caa:	f8df a294 	ldr.w	sl, [pc, #660]	; 8004f40 <CDC_Itf_Receive+0x334>
RTC_S =(TempUserBuffer[2]-'0')* 10 + (TempUserBuffer[3]-'0');
 8004cae:	fa5f fc8c 	uxtb.w	ip, ip
RTC_Mi =(TempUserBuffer[6]-'0')* 10 + (TempUserBuffer[7]-'0');
 8004cb2:	fa5f fe8e 	uxtb.w	lr, lr
RTC_H =(TempUserBuffer[10]-'0')* 10 + (TempUserBuffer[11]-'0');
 8004cb6:	b2db      	uxtb	r3, r3
RTC_D =(TempUserBuffer[14]-'0')* 10 + (TempUserBuffer[15]-'0');
 8004cb8:	b2d2      	uxtb	r2, r2
RTC_Mo =(TempUserBuffer[18]-'0')* 10 + (TempUserBuffer[19]-'0');
 8004cba:	b2c9      	uxtb	r1, r1
RTC_Y =(TempUserBuffer[22]-'0')* 10 + (TempUserBuffer[23]-'0');
 8004cbc:	b2c0      	uxtb	r0, r0
RTC_S =(TempUserBuffer[2]-'0')* 10 + (TempUserBuffer[3]-'0');
 8004cbe:	f887 c000 	strb.w	ip, [r7]
RTC_Mi =(TempUserBuffer[6]-'0')* 10 + (TempUserBuffer[7]-'0');
 8004cc2:	f886 e000 	strb.w	lr, [r6]
RTC_H =(TempUserBuffer[10]-'0')* 10 + (TempUserBuffer[11]-'0');
 8004cc6:	f88b 3000 	strb.w	r3, [fp]
RTC_D =(TempUserBuffer[14]-'0')* 10 + (TempUserBuffer[15]-'0');
 8004cca:	f889 2000 	strb.w	r2, [r9]
RTC_Mo =(TempUserBuffer[18]-'0')* 10 + (TempUserBuffer[19]-'0');
 8004cce:	f888 1000 	strb.w	r1, [r8]
RTC_Y =(TempUserBuffer[22]-'0')* 10 + (TempUserBuffer[23]-'0');
 8004cd2:	f88a 0000 	strb.w	r0, [sl]
Set_RTC_Calendar(RTC_Y, RTC_Mo , RTC_D, RTC_H, RTC_Mi, RTC_S);  // Set Device RTC with received Values
 8004cd6:	f8cd c004 	str.w	ip, [sp, #4]
 8004cda:	f8cd e000 	str.w	lr, [sp]
 8004cde:	f7fd fa57 	bl	8002190 <Set_RTC_Calendar>
UserBufferSize=sprintf((char*)UserBuffer,"Pros_code_vr: %d Timestamp Received :%d:%d:%d_%d/%d/%d.\r\n\r\n",software_vr,RTC_H,RTC_Mi,RTC_S,RTC_Mo,RTC_D,RTC_Y);//
 8004ce2:	f89a 2000 	ldrb.w	r2, [sl]
 8004ce6:	f89b 3000 	ldrb.w	r3, [fp]
 8004cea:	9204      	str	r2, [sp, #16]
 8004cec:	f899 2000 	ldrb.w	r2, [r9]
 8004cf0:	9203      	str	r2, [sp, #12]
 8004cf2:	f898 2000 	ldrb.w	r2, [r8]
 8004cf6:	9202      	str	r2, [sp, #8]
 8004cf8:	783a      	ldrb	r2, [r7, #0]
 8004cfa:	f8df b250 	ldr.w	fp, [pc, #592]	; 8004f4c <CDC_Itf_Receive+0x340>
 8004cfe:	9201      	str	r2, [sp, #4]
 8004d00:	7832      	ldrb	r2, [r6, #0]
 8004d02:	9200      	str	r2, [sp, #0]
 8004d04:	4988      	ldr	r1, [pc, #544]	; (8004f28 <CDC_Itf_Receive+0x31c>)
 8004d06:	4a89      	ldr	r2, [pc, #548]	; (8004f2c <CDC_Itf_Receive+0x320>)
 8004d08:	4658      	mov	r0, fp
 8004d0a:	f006 fb8b 	bl	800b424 <siprintf>
 8004d0e:	4a88      	ldr	r2, [pc, #544]	; (8004f30 <CDC_Itf_Receive+0x324>)
 8004d10:	4603      	mov	r3, r0
 8004d12:	7010      	strb	r0, [r2, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8004d14:	4887      	ldr	r0, [pc, #540]	; (8004f34 <CDC_Itf_Receive+0x328>)
 8004d16:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
  hcdc->TxLength = length;
 8004d1a:	b2db      	uxtb	r3, r3
 8004d1c:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210
  hcdc->TxBuffer = pbuff;
 8004d20:	f8c2 b208 	str.w	fp, [r2, #520]	; 0x208
USBD_CDC_TransmitPacket(&USBD_Device);//
 8004d24:	f7ff ff47 	bl	8004bb6 <USBD_CDC_TransmitPacket>
TempUserBuffer[0] = 0;        // Clear 1st Character to avoid code conflict
 8004d28:	2300      	movs	r3, #0
USB_Mode = 1;                 // USB VCP Mode in next USB connectivity
 8004d2a:	4a83      	ldr	r2, [pc, #524]	; (8004f38 <CDC_Itf_Receive+0x32c>)
TempUserBuffer[0] = 0;        // Clear 1st Character to avoid code conflict
 8004d2c:	7023      	strb	r3, [r4, #0]
USB_Mode = 1;                 // USB VCP Mode in next USB connectivity
 8004d2e:	2301      	movs	r3, #1
 8004d30:	7013      	strb	r3, [r2, #0]
Logstart_Create=1;
 8004d32:	4a82      	ldr	r2, [pc, #520]	; (8004f3c <CDC_Itf_Receive+0x330>)
	*LP_Ram_Key_Address = 0;
 8004d34:	6013      	str	r3, [r2, #0]
 8004d36:	e011      	b.n	8004d5c <CDC_Itf_Receive+0x150>
TempUserBuffer[BuffLength] = Buf[i];
 8004d38:	682b      	ldr	r3, [r5, #0]
 8004d3a:	f812 6b01 	ldrb.w	r6, [r2], #1
 8004d3e:	54e6      	strb	r6, [r4, r3]
BuffLength++;
 8004d40:	3301      	adds	r3, #1
 8004d42:	602b      	str	r3, [r5, #0]
 8004d44:	e76a      	b.n	8004c1c <CDC_Itf_Receive+0x10>
else if (TempUserBuffer[0] == 'o')   // Turn off All LED
 8004d46:	2b6f      	cmp	r3, #111	; 0x6f
 8004d48:	f04f 0600 	mov.w	r6, #0
 8004d4c:	d114      	bne.n	8004d78 <CDC_Itf_Receive+0x16c>
RED_LED_OFF();
 8004d4e:	f7fc fb6b 	bl	8001428 <RED_LED_OFF>
GREEN_LED_OFF();
 8004d52:	f7fc fb6e 	bl	8001432 <GREEN_LED_OFF>
BLUE_LED_OFF();
 8004d56:	f7fc fb71 	bl	800143c <BLUE_LED_OFF>
TempUserBuffer[0] = 0;         // Clear 1st Character to avoid code conflict
 8004d5a:	7026      	strb	r6, [r4, #0]
for (i = 0; i < BuffLength; i++) // Buffer Empty
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	682a      	ldr	r2, [r5, #0]
TempUserBuffer[i] = 0;//
 8004d60:	496e      	ldr	r1, [pc, #440]	; (8004f1c <CDC_Itf_Receive+0x310>)
 8004d62:	4618      	mov	r0, r3
for (i = 0; i < BuffLength; i++) // Buffer Empty
 8004d64:	4293      	cmp	r3, r2
 8004d66:	f040 8154 	bne.w	8005012 <CDC_Itf_Receive+0x406>
USBD_CDC_ReceivePacket(&USBD_Device);   // Ready for Next packet receive
 8004d6a:	4872      	ldr	r0, [pc, #456]	; (8004f34 <CDC_Itf_Receive+0x328>)
 8004d6c:	f7ff ff3a 	bl	8004be4 <USBD_CDC_ReceivePacket>
}
 8004d70:	2000      	movs	r0, #0
 8004d72:	b007      	add	sp, #28
 8004d74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
else if (TempUserBuffer[0] == 'B')   // Turn on BLUE LED
 8004d78:	2b42      	cmp	r3, #66	; 0x42
 8004d7a:	d102      	bne.n	8004d82 <CDC_Itf_Receive+0x176>
BLUE_LED_ONLY();
 8004d7c:	f7fc fb88 	bl	8001490 <BLUE_LED_ONLY>
 8004d80:	e7eb      	b.n	8004d5a <CDC_Itf_Receive+0x14e>
else if (TempUserBuffer[0] == 'b')  // Turn off BLUE LED
 8004d82:	2b62      	cmp	r3, #98	; 0x62
 8004d84:	d104      	bne.n	8004d90 <CDC_Itf_Receive+0x184>
ALL_LED_OFF();
 8004d86:	f7fc fb5f 	bl	8001448 <ALL_LED_OFF>
	TempUserBuffer[0] = 0;       // Clear 1st Character to avoid code conflict
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	7023      	strb	r3, [r4, #0]
 8004d8e:	e7e5      	b.n	8004d5c <CDC_Itf_Receive+0x150>
else if (TempUserBuffer[0] == 'E')  // Turn on Green LED
 8004d90:	2b45      	cmp	r3, #69	; 0x45
 8004d92:	d102      	bne.n	8004d9a <CDC_Itf_Receive+0x18e>
GREEN_LED_ONLY();
 8004d94:	f7fc fb64 	bl	8001460 <GREEN_LED_ONLY>
 8004d98:	e7df      	b.n	8004d5a <CDC_Itf_Receive+0x14e>
else if (TempUserBuffer[0] == 'e')  // Turn off Green LED
 8004d9a:	2b65      	cmp	r3, #101	; 0x65
 8004d9c:	d0f3      	beq.n	8004d86 <CDC_Itf_Receive+0x17a>
else if (TempUserBuffer[0] == 'F')  // Turn on RED LED
 8004d9e:	2b46      	cmp	r3, #70	; 0x46
 8004da0:	d102      	bne.n	8004da8 <CDC_Itf_Receive+0x19c>
RED_LED_ONLY();
 8004da2:	f7fc fb69 	bl	8001478 <RED_LED_ONLY>
 8004da6:	e7d8      	b.n	8004d5a <CDC_Itf_Receive+0x14e>
else if (TempUserBuffer[0] == 'f')  // Turn off RED LED
 8004da8:	2b66      	cmp	r3, #102	; 0x66
 8004daa:	d0ec      	beq.n	8004d86 <CDC_Itf_Receive+0x17a>
else if (TempUserBuffer[0] == 'l')  // Turn on White LED
 8004dac:	2b6c      	cmp	r3, #108	; 0x6c
 8004dae:	d102      	bne.n	8004db6 <CDC_Itf_Receive+0x1aa>
ALL_LED_ON();
 8004db0:	f7fc fb92 	bl	80014d8 <ALL_LED_ON>
 8004db4:	e7e9      	b.n	8004d8a <CDC_Itf_Receive+0x17e>
else if (TempUserBuffer[0] == 'r')   // Read Device RTC Timestamp
 8004db6:	2b72      	cmp	r3, #114	; 0x72
 8004db8:	f040 8086 	bne.w	8004ec8 <CDC_Itf_Receive+0x2bc>
	RTC_H = __RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetHour(RTC));
 8004dbc:	f7ff feda 	bl	8004b74 <LL_RTC_TIME_GetHour.constprop.7>
 8004dc0:	4606      	mov	r6, r0
 8004dc2:	f7ff fed7 	bl	8004b74 <LL_RTC_TIME_GetHour.constprop.7>
 8004dc6:	f3c6 1303 	ubfx	r3, r6, #4, #4
 8004dca:	f8df a19c 	ldr.w	sl, [pc, #412]	; 8004f68 <CDC_Itf_Receive+0x35c>
	RTC_Mi = __RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetMinute(RTC));
 8004dce:	4e55      	ldr	r6, [pc, #340]	; (8004f24 <CDC_Itf_Receive+0x318>)
	RTC_H = __RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetHour(RTC));
 8004dd0:	f000 000f 	and.w	r0, r0, #15
 8004dd4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004dd8:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8004ddc:	f88a 3000 	strb.w	r3, [sl]
	RTC_Mi = __RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetMinute(RTC));
 8004de0:	f7ff feae 	bl	8004b40 <LL_RTC_TIME_GetMinute.constprop.6>
 8004de4:	4607      	mov	r7, r0
 8004de6:	f7ff feab 	bl	8004b40 <LL_RTC_TIME_GetMinute.constprop.6>
 8004dea:	f3c7 1303 	ubfx	r3, r7, #4, #4
 8004dee:	f000 000f 	and.w	r0, r0, #15
 8004df2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004df6:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8004dfa:	7033      	strb	r3, [r6, #0]
	RTC_S =  __RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetSecond(RTC));
 8004dfc:	f7ff fe88 	bl	8004b10 <LL_RTC_TIME_GetSecond.constprop.5>
 8004e00:	4680      	mov	r8, r0
 8004e02:	f7ff fe85 	bl	8004b10 <LL_RTC_TIME_GetSecond.constprop.5>
 8004e06:	f3c8 1303 	ubfx	r3, r8, #4, #4
 8004e0a:	4f45      	ldr	r7, [pc, #276]	; (8004f20 <CDC_Itf_Receive+0x314>)
	RTC_Mo =__RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetMonth(RTC));
 8004e0c:	f8df 8160 	ldr.w	r8, [pc, #352]	; 8004f70 <CDC_Itf_Receive+0x364>
	RTC_S =  __RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetSecond(RTC));
 8004e10:	f000 000f 	and.w	r0, r0, #15
 8004e14:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004e18:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8004e1c:	703b      	strb	r3, [r7, #0]
	RTC_Mo =__RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetMonth(RTC));
 8004e1e:	f7ff fe43 	bl	8004aa8 <LL_RTC_DATE_GetMonth.constprop.3>
 8004e22:	4681      	mov	r9, r0
 8004e24:	f7ff fe40 	bl	8004aa8 <LL_RTC_DATE_GetMonth.constprop.3>
 8004e28:	f3c9 1303 	ubfx	r3, r9, #4, #4
 8004e2c:	f000 000f 	and.w	r0, r0, #15
 8004e30:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004e34:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8004e38:	f888 3000 	strb.w	r3, [r8]
	RTC_D = __RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetDay(RTC));
 8004e3c:	f7ff fe1c 	bl	8004a78 <LL_RTC_DATE_GetDay.constprop.2>
 8004e40:	4683      	mov	fp, r0
 8004e42:	f7ff fe19 	bl	8004a78 <LL_RTC_DATE_GetDay.constprop.2>
 8004e46:	f3cb 1303 	ubfx	r3, fp, #4, #4
 8004e4a:	f8df 9120 	ldr.w	r9, [pc, #288]	; 8004f6c <CDC_Itf_Receive+0x360>
 8004e4e:	f000 000f 	and.w	r0, r0, #15
 8004e52:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004e56:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8004e5a:	f889 3000 	strb.w	r3, [r9]
	RTC_Y =__RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetYear(RTC));
 8004e5e:	f7ff fe3d 	bl	8004adc <LL_RTC_DATE_GetYear.constprop.4>
 8004e62:	4683      	mov	fp, r0
 8004e64:	f7ff fe3a 	bl	8004adc <LL_RTC_DATE_GetYear.constprop.4>
 8004e68:	f3cb 1303 	ubfx	r3, fp, #4, #4
 8004e6c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004e70:	f000 000f 	and.w	r0, r0, #15
 8004e74:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 8004e78:	4b31      	ldr	r3, [pc, #196]	; (8004f40 <CDC_Itf_Receive+0x334>)
		UserBufferSize=sprintf((char*)UserBuffer,"Pros_code_vr: %d \r\nCurrent Device Time: %2d:%2d:%2d_%2d/%2d/%2d.\r\n\r\n",software_vr,RTC_H,RTC_Mi,RTC_S,RTC_Mo,RTC_D,RTC_Y);
 8004e7a:	4932      	ldr	r1, [pc, #200]	; (8004f44 <CDC_Itf_Receive+0x338>)
	RTC_Y =__RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetYear(RTC));
 8004e7c:	b2c0      	uxtb	r0, r0
 8004e7e:	7018      	strb	r0, [r3, #0]
	(void)RTC->DR;
 8004e80:	4b31      	ldr	r3, [pc, #196]	; (8004f48 <CDC_Itf_Receive+0x33c>)
 8004e82:	685a      	ldr	r2, [r3, #4]
	(void)RTC->TR;
 8004e84:	681b      	ldr	r3, [r3, #0]
		UserBufferSize=sprintf((char*)UserBuffer,"Pros_code_vr: %d \r\nCurrent Device Time: %2d:%2d:%2d_%2d/%2d/%2d.\r\n\r\n",software_vr,RTC_H,RTC_Mi,RTC_S,RTC_Mo,RTC_D,RTC_Y);
 8004e86:	f89a 3000 	ldrb.w	r3, [sl]
 8004e8a:	9004      	str	r0, [sp, #16]
 8004e8c:	f899 2000 	ldrb.w	r2, [r9]
 8004e90:	9203      	str	r2, [sp, #12]
 8004e92:	f898 2000 	ldrb.w	r2, [r8]
 8004e96:	9202      	str	r2, [sp, #8]
 8004e98:	783a      	ldrb	r2, [r7, #0]
 8004e9a:	f8df a0b0 	ldr.w	sl, [pc, #176]	; 8004f4c <CDC_Itf_Receive+0x340>
 8004e9e:	9201      	str	r2, [sp, #4]
 8004ea0:	7832      	ldrb	r2, [r6, #0]
 8004ea2:	9200      	str	r2, [sp, #0]
 8004ea4:	4650      	mov	r0, sl
 8004ea6:	4a21      	ldr	r2, [pc, #132]	; (8004f2c <CDC_Itf_Receive+0x320>)
 8004ea8:	f006 fabc 	bl	800b424 <siprintf>
 8004eac:	4a20      	ldr	r2, [pc, #128]	; (8004f30 <CDC_Itf_Receive+0x324>)
 8004eae:	4603      	mov	r3, r0
 8004eb0:	7010      	strb	r0, [r2, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8004eb2:	4820      	ldr	r0, [pc, #128]	; (8004f34 <CDC_Itf_Receive+0x328>)
 8004eb4:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
  hcdc->TxLength = length;
 8004eb8:	b2db      	uxtb	r3, r3
  hcdc->TxBuffer = pbuff;
 8004eba:	f8c2 a208 	str.w	sl, [r2, #520]	; 0x208
  hcdc->TxLength = length;
 8004ebe:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210
	USBD_CDC_TransmitPacket(&USBD_Device);//
 8004ec2:	f7ff fe78 	bl	8004bb6 <USBD_CDC_TransmitPacket>
 8004ec6:	e760      	b.n	8004d8a <CDC_Itf_Receive+0x17e>
else if (TempUserBuffer[0] == 'U')    // USB MSC in next USB connectivity
 8004ec8:	2b55      	cmp	r3, #85	; 0x55
 8004eca:	d153      	bne.n	8004f74 <CDC_Itf_Receive+0x368>
	UserBufferSize=sprintf((char*)UserBuffer,"Pros_code_vr: %d \r\n Return to USB MSC Mode after USB reconnect..\r\n\r\n",software_vr);
 8004ecc:	4e1f      	ldr	r6, [pc, #124]	; (8004f4c <CDC_Itf_Receive+0x340>)
 8004ece:	4920      	ldr	r1, [pc, #128]	; (8004f50 <CDC_Itf_Receive+0x344>)
 8004ed0:	4a16      	ldr	r2, [pc, #88]	; (8004f2c <CDC_Itf_Receive+0x320>)
 8004ed2:	4630      	mov	r0, r6
 8004ed4:	f006 faa6 	bl	800b424 <siprintf>
 8004ed8:	4a15      	ldr	r2, [pc, #84]	; (8004f30 <CDC_Itf_Receive+0x324>)
 8004eda:	4603      	mov	r3, r0
 8004edc:	7010      	strb	r0, [r2, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8004ede:	4815      	ldr	r0, [pc, #84]	; (8004f34 <CDC_Itf_Receive+0x328>)
 8004ee0:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
  hcdc->TxLength = length;
 8004ee4:	b2db      	uxtb	r3, r3
 8004ee6:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210
  hcdc->TxBuffer = pbuff;
 8004eea:	f8c2 6208 	str.w	r6, [r2, #520]	; 0x208
	USBD_CDC_TransmitPacket(&USBD_Device);//
 8004eee:	f7ff fe62 	bl	8004bb6 <USBD_CDC_TransmitPacket>
	USB_Mode = 1;                    // USB MSC Mode
 8004ef2:	4911      	ldr	r1, [pc, #68]	; (8004f38 <CDC_Itf_Receive+0x32c>)
 8004ef4:	2201      	movs	r2, #1
 8004ef6:	700a      	strb	r2, [r1, #0]
	Logstart_Delete=1;
 8004ef8:	4916      	ldr	r1, [pc, #88]	; (8004f54 <CDC_Itf_Receive+0x348>)
 8004efa:	600a      	str	r2, [r1, #0]
	EnterReset_Create=0;
 8004efc:	4916      	ldr	r1, [pc, #88]	; (8004f58 <CDC_Itf_Receive+0x34c>)
	TempUserBuffer[0] = 0;            // Clear 1st Character to avoid code conflict
 8004efe:	2300      	movs	r3, #0
	EnterReset_Create=0;
 8004f00:	600b      	str	r3, [r1, #0]
	EnterDFU_Create=0;
 8004f02:	4916      	ldr	r1, [pc, #88]	; (8004f5c <CDC_Itf_Receive+0x350>)
	TempUserBuffer[0] = 0;            // Clear 1st Character to avoid code conflict
 8004f04:	7023      	strb	r3, [r4, #0]
	EnterDFU_Create=0;
 8004f06:	600b      	str	r3, [r1, #0]
	Logstart_Create=1;
 8004f08:	490c      	ldr	r1, [pc, #48]	; (8004f3c <CDC_Itf_Receive+0x330>)
 8004f0a:	600a      	str	r2, [r1, #0]
	 VCP_Bypass=1;
 8004f0c:	4914      	ldr	r1, [pc, #80]	; (8004f60 <CDC_Itf_Receive+0x354>)
 8004f0e:	700a      	strb	r2, [r1, #0]
	 Data_log_Start_Resume = 0;
 8004f10:	4a14      	ldr	r2, [pc, #80]	; (8004f64 <CDC_Itf_Receive+0x358>)
 8004f12:	7013      	strb	r3, [r2, #0]
 8004f14:	e722      	b.n	8004d5c <CDC_Itf_Receive+0x150>
 8004f16:	bf00      	nop
 8004f18:	20009450 	.word	0x20009450
 8004f1c:	2000a968 	.word	0x2000a968
 8004f20:	2000a920 	.word	0x2000a920
 8004f24:	2000a921 	.word	0x2000a921
 8004f28:	0800c632 	.word	0x0800c632
 8004f2c:	0002c314 	.word	0x0002c314
 8004f30:	2000a922 	.word	0x2000a922
 8004f34:	200086b8 	.word	0x200086b8
 8004f38:	20008f74 	.word	0x20008f74
 8004f3c:	200094c4 	.word	0x200094c4
 8004f40:	2000952c 	.word	0x2000952c
 8004f44:	0800c66e 	.word	0x0800c66e
 8004f48:	40002800 	.word	0x40002800
 8004f4c:	20009d38 	.word	0x20009d38
 8004f50:	0800c6b3 	.word	0x0800c6b3
 8004f54:	20009448 	.word	0x20009448
 8004f58:	20009d34 	.word	0x20009d34
 8004f5c:	2000a924 	.word	0x2000a924
 8004f60:	20008a51 	.word	0x20008a51
 8004f64:	200086a1 	.word	0x200086a1
 8004f68:	2000944c 	.word	0x2000944c
 8004f6c:	2000a928 	.word	0x2000a928
 8004f70:	20009444 	.word	0x20009444
else if (TempUserBuffer[0] == 'Z')    // Reset Device
 8004f74:	2b5a      	cmp	r3, #90	; 0x5a
 8004f76:	d118      	bne.n	8004faa <CDC_Itf_Receive+0x39e>
	UserBufferSize=sprintf((char*)UserBuffer,"Pros_code_vr: %d Disconnect USB cable to reset AIM device..\r\n",software_vr);
 8004f78:	4e27      	ldr	r6, [pc, #156]	; (8005018 <CDC_Itf_Receive+0x40c>)
 8004f7a:	4a28      	ldr	r2, [pc, #160]	; (800501c <CDC_Itf_Receive+0x410>)
 8004f7c:	4928      	ldr	r1, [pc, #160]	; (8005020 <CDC_Itf_Receive+0x414>)
 8004f7e:	4630      	mov	r0, r6
 8004f80:	f006 fa50 	bl	800b424 <siprintf>
 8004f84:	4a27      	ldr	r2, [pc, #156]	; (8005024 <CDC_Itf_Receive+0x418>)
 8004f86:	4603      	mov	r3, r0
 8004f88:	7010      	strb	r0, [r2, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8004f8a:	4827      	ldr	r0, [pc, #156]	; (8005028 <CDC_Itf_Receive+0x41c>)
 8004f8c:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
  hcdc->TxLength = length;
 8004f90:	b2db      	uxtb	r3, r3
 8004f92:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210
  hcdc->TxBuffer = pbuff;
 8004f96:	f8c2 6208 	str.w	r6, [r2, #520]	; 0x208
	USBD_CDC_TransmitPacket(&USBD_Device);
 8004f9a:	f7ff fe0c 	bl	8004bb6 <USBD_CDC_TransmitPacket>
	TempUserBuffer[0] = 0;            // Clear 1st Character to avoid code conflict
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	7023      	strb	r3, [r4, #0]
	EnterReset_Create=1;
 8004fa2:	4b22      	ldr	r3, [pc, #136]	; (800502c <CDC_Itf_Receive+0x420>)
 8004fa4:	2201      	movs	r2, #1
	EnterDFU_Create=1;
 8004fa6:	601a      	str	r2, [r3, #0]
 8004fa8:	e6d8      	b.n	8004d5c <CDC_Itf_Receive+0x150>
else if (TempUserBuffer[0] == 'X')     // Enter DFU mode for firmware Update
 8004faa:	2b58      	cmp	r3, #88	; 0x58
 8004fac:	d117      	bne.n	8004fde <CDC_Itf_Receive+0x3d2>
	UserBufferSize=sprintf((char*)UserBuffer,"Pros_code_vr: %d Disconnect USB cable to enter Firmware update Mode..\r\n",software_vr);
 8004fae:	4e1a      	ldr	r6, [pc, #104]	; (8005018 <CDC_Itf_Receive+0x40c>)
 8004fb0:	4a1a      	ldr	r2, [pc, #104]	; (800501c <CDC_Itf_Receive+0x410>)
 8004fb2:	491f      	ldr	r1, [pc, #124]	; (8005030 <CDC_Itf_Receive+0x424>)
 8004fb4:	4630      	mov	r0, r6
 8004fb6:	f006 fa35 	bl	800b424 <siprintf>
 8004fba:	4a1a      	ldr	r2, [pc, #104]	; (8005024 <CDC_Itf_Receive+0x418>)
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	7010      	strb	r0, [r2, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8004fc0:	4819      	ldr	r0, [pc, #100]	; (8005028 <CDC_Itf_Receive+0x41c>)
 8004fc2:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
  hcdc->TxLength = length;
 8004fc6:	b2db      	uxtb	r3, r3
 8004fc8:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210
  hcdc->TxBuffer = pbuff;
 8004fcc:	f8c2 6208 	str.w	r6, [r2, #520]	; 0x208
	USBD_CDC_TransmitPacket(&USBD_Device);
 8004fd0:	f7ff fdf1 	bl	8004bb6 <USBD_CDC_TransmitPacket>
	TempUserBuffer[0] = 0;                     // Clear 1st Character to avoid code conflict
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	7023      	strb	r3, [r4, #0]
	EnterDFU_Create=1;
 8004fd8:	2201      	movs	r2, #1
 8004fda:	4b16      	ldr	r3, [pc, #88]	; (8005034 <CDC_Itf_Receive+0x428>)
 8004fdc:	e7e3      	b.n	8004fa6 <CDC_Itf_Receive+0x39a>
else if (TempUserBuffer[0] == 'Y')     // Enter DFU mode for firmware Update
 8004fde:	2b59      	cmp	r3, #89	; 0x59
 8004fe0:	f47f aebc 	bne.w	8004d5c <CDC_Itf_Receive+0x150>
	UserBufferSize=sprintf((char*)UserBuffer,"Pros_code_vr: %d \r\n LP_RAM reset..\r\n",software_vr);
 8004fe4:	4e0c      	ldr	r6, [pc, #48]	; (8005018 <CDC_Itf_Receive+0x40c>)
 8004fe6:	4a0d      	ldr	r2, [pc, #52]	; (800501c <CDC_Itf_Receive+0x410>)
 8004fe8:	4913      	ldr	r1, [pc, #76]	; (8005038 <CDC_Itf_Receive+0x42c>)
 8004fea:	4630      	mov	r0, r6
 8004fec:	f006 fa1a 	bl	800b424 <siprintf>
 8004ff0:	4a0c      	ldr	r2, [pc, #48]	; (8005024 <CDC_Itf_Receive+0x418>)
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	7010      	strb	r0, [r2, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8004ff6:	480c      	ldr	r0, [pc, #48]	; (8005028 <CDC_Itf_Receive+0x41c>)
 8004ff8:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
  hcdc->TxLength = length;
 8004ffc:	b2db      	uxtb	r3, r3
 8004ffe:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210
  hcdc->TxBuffer = pbuff;
 8005002:	f8c2 6208 	str.w	r6, [r2, #520]	; 0x208
	USBD_CDC_TransmitPacket(&USBD_Device);
 8005006:	f7ff fdd6 	bl	8004bb6 <USBD_CDC_TransmitPacket>
	TempUserBuffer[0] = 0;                     // Clear 1st Character to avoid code conflict
 800500a:	2300      	movs	r3, #0
 800500c:	7023      	strb	r3, [r4, #0]
	*LP_Ram_Key_Address = 0;
 800500e:	4a0b      	ldr	r2, [pc, #44]	; (800503c <CDC_Itf_Receive+0x430>)
 8005010:	e690      	b.n	8004d34 <CDC_Itf_Receive+0x128>
TempUserBuffer[i] = 0;//
 8005012:	5458      	strb	r0, [r3, r1]
for (i = 0; i < BuffLength; i++) // Buffer Empty
 8005014:	3301      	adds	r3, #1
 8005016:	e6a5      	b.n	8004d64 <CDC_Itf_Receive+0x158>
 8005018:	20009d38 	.word	0x20009d38
 800501c:	0002c314 	.word	0x0002c314
 8005020:	0800c6f8 	.word	0x0800c6f8
 8005024:	2000a922 	.word	0x2000a922
 8005028:	200086b8 	.word	0x200086b8
 800502c:	20009d34 	.word	0x20009d34
 8005030:	0800c736 	.word	0x0800c736
 8005034:	2000a924 	.word	0x2000a924
 8005038:	0800c77e 	.word	0x0800c77e
 800503c:	20017cf0 	.word	0x20017cf0

08005040 <Reboot_Handler>:
    .section	.text.Reboot_Handler
	//.weak	Reboot_Handler
	.type	Reboot_Handler, %function
Reboot_Handler:

               	LDR     R0, =0x40021060 // RCC_APB2ENR Address 0x40021000 (Base)+60 (offset)
 8005040:	4805      	ldr	r0, [pc, #20]	; (8005058 <Reboot_Handler+0x18>)
                LDR     R1, =0x00000001 // ENABLE SYSCFG CLOCK
 8005042:	2101      	movs	r1, #1
                STR     R1, [R0, #0]
 8005044:	6001      	str	r1, [r0, #0]
                LDR     R0, =0x40010000 // SYSCFG_MEMRMP
 8005046:	4805      	ldr	r0, [pc, #20]	; (800505c <Reboot_Handler+0x1c>)
                LDR     R1, =0x00000001 // MAP ROM AT ZERO
 8005048:	2101      	movs	r1, #1
                STR     R1, [R0, #0]
 800504a:	6001      	str	r1, [r0, #0]
                LDR     R0, =0x1FFF0000 // ROM BASE of L1
 800504c:	4804      	ldr	r0, [pc, #16]	; (8005060 <Reboot_Handler+0x20>)
                LDR     SP,[R0, #0]     // SP @ +0
 800504e:	f8d0 d000 	ldr.w	sp, [r0]
                LDR     R0,[R0, #4]    //  PC @ +4
 8005052:	6840      	ldr	r0, [r0, #4]
                BX      R0
 8005054:	4700      	bx	r0
 8005056:	0000      	.short	0x0000
               	LDR     R0, =0x40021060 // RCC_APB2ENR Address 0x40021000 (Base)+60 (offset)
 8005058:	40021060 	.word	0x40021060
                LDR     R0, =0x40010000 // SYSCFG_MEMRMP
 800505c:	40010000 	.word	0x40010000
                LDR     R0, =0x1FFF0000 // ROM BASE of L1
 8005060:	1fff0000 	.word	0x1fff0000

08005064 <Reset_Handler>:
    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:

                LDR     R0, =0x20017FF0  // End Address of SRAM1 (STM32L4) --Bootloader_Ram_Key_Address
 8005064:	4811      	ldr	r0, [pc, #68]	; (80050ac <LoopForever+0x4>)
                LDR     R1, =0xDEADBEEF  // Bootloader_Key_Value
 8005066:	4912      	ldr	r1, [pc, #72]	; (80050b0 <LoopForever+0x8>)
                LDR     R2, [R0, #0]
 8005068:	6802      	ldr	r2, [r0, #0]
                STR     R0, [R0, #0]     // Invalidate Bootloader_Key_Value
 800506a:	6000      	str	r0, [r0, #0]
                // zero data at Bootloader_Ram_Key_Address to avoid looping in DFU Mode

                CMP     R2, R1
 800506c:	428a      	cmp	r2, r1
                BEQ     Reboot_Handler    // Jump to DfuModeEntry Lable if Bootloader_Key_Value matches
 800506e:	f43f afe7 	beq.w	8005040 <Reboot_Handler>

                // Conitnue without entering DFU Mode


  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005072:	f8df d040 	ldr.w	sp, [pc, #64]	; 80050b4 <LoopForever+0xc>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8005076:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8005078:	e003      	b.n	8005082 <LoopCopyDataInit>

0800507a <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800507a:	4b0f      	ldr	r3, [pc, #60]	; (80050b8 <LoopForever+0x10>)
	ldr	r3, [r3, r1]
 800507c:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800507e:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8005080:	3104      	adds	r1, #4

08005082 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8005082:	480e      	ldr	r0, [pc, #56]	; (80050bc <LoopForever+0x14>)
	ldr	r3, =_edata
 8005084:	4b0e      	ldr	r3, [pc, #56]	; (80050c0 <LoopForever+0x18>)
	adds	r2, r0, r1
 8005086:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8005088:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800508a:	d3f6      	bcc.n	800507a <CopyDataInit>
	ldr	r2, =_sbss
 800508c:	4a0d      	ldr	r2, [pc, #52]	; (80050c4 <LoopForever+0x1c>)
	b	LoopFillZerobss
 800508e:	e002      	b.n	8005096 <LoopFillZerobss>

08005090 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8005090:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8005092:	f842 3b04 	str.w	r3, [r2], #4

08005096 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8005096:	4b0c      	ldr	r3, [pc, #48]	; (80050c8 <LoopForever+0x20>)
	cmp	r2, r3
 8005098:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800509a:	d3f9      	bcc.n	8005090 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800509c:	f7fe ffda 	bl	8004054 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80050a0:	f006 f8bc 	bl	800b21c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80050a4:	f7fc fa1c 	bl	80014e0 <main>

080050a8 <LoopForever>:

LoopForever:
    b LoopForever
 80050a8:	e7fe      	b.n	80050a8 <LoopForever>
 80050aa:	0000      	.short	0x0000
                LDR     R0, =0x20017FF0  // End Address of SRAM1 (STM32L4) --Bootloader_Ram_Key_Address
 80050ac:	20017ff0 	.word	0x20017ff0
                LDR     R1, =0xDEADBEEF  // Bootloader_Key_Value
 80050b0:	deadbeef 	.word	0xdeadbeef
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80050b4:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80050b8:	0800ca3c 	.word	0x0800ca3c
	ldr	r0, =_sdata
 80050bc:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80050c0:	20000470 	.word	0x20000470
	ldr	r2, =_sbss
 80050c4:	20000470 	.word	0x20000470
	ldr	r3, = _ebss
 80050c8:	2000ad58 	.word	0x2000ad58

080050cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80050cc:	e7fe      	b.n	80050cc <ADC1_2_IRQHandler>
	...

080050d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80050d0:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 80050d2:	4b08      	ldr	r3, [pc, #32]	; (80050f4 <HAL_InitTick+0x24>)
{
 80050d4:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 80050d6:	6818      	ldr	r0, [r3, #0]
 80050d8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80050dc:	fbb0 f0f3 	udiv	r0, r0, r3
 80050e0:	f000 f892 	bl	8005208 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 80050e4:	2200      	movs	r2, #0
 80050e6:	4621      	mov	r1, r4
 80050e8:	f04f 30ff 	mov.w	r0, #4294967295
 80050ec:	f000 f84c 	bl	8005188 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 80050f0:	2000      	movs	r0, #0
 80050f2:	bd10      	pop	{r4, pc}
 80050f4:	20000008 	.word	0x20000008

080050f8 <HAL_Init>:
{
 80050f8:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80050fa:	2003      	movs	r0, #3
 80050fc:	f000 f832 	bl	8005164 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8005100:	2000      	movs	r0, #0
 8005102:	f7ff ffe5 	bl	80050d0 <HAL_InitTick>
  HAL_MspInit();
 8005106:	f7fe ff07 	bl	8003f18 <HAL_MspInit>
}
 800510a:	2000      	movs	r0, #0
 800510c:	bd08      	pop	{r3, pc}
	...

08005110 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8005110:	4a02      	ldr	r2, [pc, #8]	; (800511c <HAL_IncTick+0xc>)
 8005112:	6813      	ldr	r3, [r2, #0]
 8005114:	3301      	adds	r3, #1
 8005116:	6013      	str	r3, [r2, #0]
 8005118:	4770      	bx	lr
 800511a:	bf00      	nop
 800511c:	2000ad50 	.word	0x2000ad50

08005120 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8005120:	4b01      	ldr	r3, [pc, #4]	; (8005128 <HAL_GetTick+0x8>)
 8005122:	6818      	ldr	r0, [r3, #0]
}
 8005124:	4770      	bx	lr
 8005126:	bf00      	nop
 8005128:	2000ad50 	.word	0x2000ad50

0800512c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800512c:	b538      	push	{r3, r4, r5, lr}
 800512e:	4604      	mov	r4, r0
  uint32_t tickstart = 0;
  tickstart = HAL_GetTick();
 8005130:	f7ff fff6 	bl	8005120 <HAL_GetTick>
 8005134:	4605      	mov	r5, r0
  while((HAL_GetTick() - tickstart) < Delay)
 8005136:	f7ff fff3 	bl	8005120 <HAL_GetTick>
 800513a:	1b40      	subs	r0, r0, r5
 800513c:	42a0      	cmp	r0, r4
 800513e:	d3fa      	bcc.n	8005136 <HAL_Delay+0xa>
  {
  }
}
 8005140:	bd38      	pop	{r3, r4, r5, pc}
	...

08005144 <HAL_SuspendTick>:
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8005144:	4a02      	ldr	r2, [pc, #8]	; (8005150 <HAL_SuspendTick+0xc>)
 8005146:	6813      	ldr	r3, [r2, #0]
 8005148:	f023 0302 	bic.w	r3, r3, #2
 800514c:	6013      	str	r3, [r2, #0]
 800514e:	4770      	bx	lr
 8005150:	e000e010 	.word	0xe000e010

08005154 <HAL_ResumeTick>:
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8005154:	4a02      	ldr	r2, [pc, #8]	; (8005160 <HAL_ResumeTick+0xc>)
 8005156:	6813      	ldr	r3, [r2, #0]
 8005158:	f043 0302 	orr.w	r3, r3, #2
 800515c:	6013      	str	r3, [r2, #0]
 800515e:	4770      	bx	lr
 8005160:	e000e010 	.word	0xe000e010

08005164 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005164:	4a07      	ldr	r2, [pc, #28]	; (8005184 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8005166:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005168:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800516c:	041b      	lsls	r3, r3, #16
 800516e:	0c1b      	lsrs	r3, r3, #16
 8005170:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8005174:	0200      	lsls	r0, r0, #8
 8005176:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800517a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 800517e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8005180:	60d3      	str	r3, [r2, #12]
 8005182:	4770      	bx	lr
 8005184:	e000ed00 	.word	0xe000ed00

08005188 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005188:	4b17      	ldr	r3, [pc, #92]	; (80051e8 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800518a:	b530      	push	{r4, r5, lr}
 800518c:	68dc      	ldr	r4, [r3, #12]
 800518e:	f3c4 2402 	ubfx	r4, r4, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005192:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005196:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005198:	2b04      	cmp	r3, #4
 800519a:	bf28      	it	cs
 800519c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800519e:	2d06      	cmp	r5, #6
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80051a0:	f04f 0501 	mov.w	r5, #1
 80051a4:	fa05 f303 	lsl.w	r3, r5, r3
 80051a8:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80051ac:	bf8c      	ite	hi
 80051ae:	3c03      	subhi	r4, #3
 80051b0:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80051b2:	4019      	ands	r1, r3
 80051b4:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80051b6:	fa05 f404 	lsl.w	r4, r5, r4
 80051ba:	3c01      	subs	r4, #1
 80051bc:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 80051be:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80051c0:	ea42 0201 	orr.w	r2, r2, r1
 80051c4:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051c8:	bfaf      	iteee	ge
 80051ca:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051ce:	f000 000f 	andlt.w	r0, r0, #15
 80051d2:	4b06      	ldrlt	r3, [pc, #24]	; (80051ec <HAL_NVIC_SetPriority+0x64>)
 80051d4:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051d6:	bfa5      	ittet	ge
 80051d8:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 80051dc:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051de:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051e0:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80051e4:	bd30      	pop	{r4, r5, pc}
 80051e6:	bf00      	nop
 80051e8:	e000ed00 	.word	0xe000ed00
 80051ec:	e000ed14 	.word	0xe000ed14

080051f0 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80051f0:	0942      	lsrs	r2, r0, #5
 80051f2:	2301      	movs	r3, #1
 80051f4:	f000 001f 	and.w	r0, r0, #31
 80051f8:	fa03 f000 	lsl.w	r0, r3, r0
 80051fc:	4b01      	ldr	r3, [pc, #4]	; (8005204 <HAL_NVIC_EnableIRQ+0x14>)
 80051fe:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8005202:	4770      	bx	lr
 8005204:	e000e100 	.word	0xe000e100

08005208 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005208:	3801      	subs	r0, #1
 800520a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800520e:	d20a      	bcs.n	8005226 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005210:	4b06      	ldr	r3, [pc, #24]	; (800522c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005212:	4a07      	ldr	r2, [pc, #28]	; (8005230 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005214:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005216:	21f0      	movs	r1, #240	; 0xf0
 8005218:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800521c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800521e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005220:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005222:	601a      	str	r2, [r3, #0]
 8005224:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8005226:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8005228:	4770      	bx	lr
 800522a:	bf00      	nop
 800522c:	e000e010 	.word	0xe000e010
 8005230:	e000ed00 	.word	0xe000ed00

08005234 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8005234:	4770      	bx	lr

08005236 <HAL_SYSTICK_IRQHandler>:
{
 8005236:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8005238:	f7ff fffc 	bl	8005234 <HAL_SYSTICK_Callback>
 800523c:	bd08      	pop	{r3, pc}
	...

08005240 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005240:	b530      	push	{r4, r5, lr}
  uint32_t tmp = 0;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8005242:	2800      	cmp	r0, #0
 8005244:	d05b      	beq.n	80052fe <HAL_DMA_Init+0xbe>
  {
    assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));
  }
  
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005246:	6801      	ldr	r1, [r0, #0]
 8005248:	4b2e      	ldr	r3, [pc, #184]	; (8005304 <HAL_DMA_Init+0xc4>)
 800524a:	4299      	cmp	r1, r3
 800524c:	f04f 0414 	mov.w	r4, #20
 8005250:	d841      	bhi.n	80052d6 <HAL_DMA_Init+0x96>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005252:	4a2d      	ldr	r2, [pc, #180]	; (8005308 <HAL_DMA_Init+0xc8>)
 8005254:	440a      	add	r2, r1
 8005256:	fbb2 f2f4 	udiv	r2, r2, r4
 800525a:	0092      	lsls	r2, r2, #2
 800525c:	6442      	str	r2, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800525e:	f2a3 4307 	subw	r3, r3, #1031	; 0x407
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
 8005262:	6403      	str	r3, [r0, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005264:	2302      	movs	r3, #2
 8005266:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800526a:	6884      	ldr	r4, [r0, #8]
 800526c:	68c3      	ldr	r3, [r0, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800526e:	6905      	ldr	r5, [r0, #16]
  tmp = hdma->Instance->CCR;
 8005270:	680a      	ldr	r2, [r1, #0]
  tmp |=  hdma->Init.Direction        |
 8005272:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005274:	432b      	orrs	r3, r5
 8005276:	6945      	ldr	r5, [r0, #20]
 8005278:	432b      	orrs	r3, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800527a:	6985      	ldr	r5, [r0, #24]
 800527c:	432b      	orrs	r3, r5
 800527e:	69c5      	ldr	r5, [r0, #28]
 8005280:	432b      	orrs	r3, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8005282:	6a05      	ldr	r5, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8005284:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
 8005288:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.Mode                | hdma->Init.Priority;
 800528c:	432b      	orrs	r3, r5
  tmp |=  hdma->Init.Direction        |
 800528e:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8005290:	f5b4 4f80 	cmp.w	r4, #16384	; 0x4000
  hdma->Instance->CCR = tmp;
 8005294:	600b      	str	r3, [r1, #0]
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8005296:	d011      	beq.n	80052bc <HAL_DMA_Init+0x7c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8005298:	4b1c      	ldr	r3, [pc, #112]	; (800530c <HAL_DMA_Init+0xcc>)
 800529a:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800529c:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800529e:	429a      	cmp	r2, r3
 80052a0:	f04f 030f 	mov.w	r3, #15
 80052a4:	d11f      	bne.n	80052e6 <HAL_DMA_Init+0xa6>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << hdma->ChannelIndex);
 80052a6:	491a      	ldr	r1, [pc, #104]	; (8005310 <HAL_DMA_Init+0xd0>)
 80052a8:	680a      	ldr	r2, [r1, #0]
 80052aa:	40a3      	lsls	r3, r4
 80052ac:	ea22 0303 	bic.w	r3, r2, r3
 80052b0:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex)); 
 80052b2:	6842      	ldr	r2, [r0, #4]
 80052b4:	680b      	ldr	r3, [r1, #0]
 80052b6:	40a2      	lsls	r2, r4
 80052b8:	431a      	orrs	r2, r3
 80052ba:	600a      	str	r2, [r1, #0]
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex)); 
    }
  }

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 80052bc:	2300      	movs	r3, #0

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80052be:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80052c0:	63c3      	str	r3, [r0, #60]	; 0x3c
  hdma->XferCpltCallback = NULL;
 80052c2:	62c3      	str	r3, [r0, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 80052c4:	6303      	str	r3, [r0, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 80052c6:	6343      	str	r3, [r0, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 80052c8:	6383      	str	r3, [r0, #56]	; 0x38
  hdma->State  = HAL_DMA_STATE_READY;
 80052ca:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80052ce:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  
  return HAL_OK;
 80052d2:	4618      	mov	r0, r3
 80052d4:	bd30      	pop	{r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80052d6:	4b0f      	ldr	r3, [pc, #60]	; (8005314 <HAL_DMA_Init+0xd4>)
 80052d8:	440b      	add	r3, r1
 80052da:	fbb3 f3f4 	udiv	r3, r3, r4
 80052de:	009b      	lsls	r3, r3, #2
 80052e0:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80052e2:	4b0d      	ldr	r3, [pc, #52]	; (8005318 <HAL_DMA_Init+0xd8>)
 80052e4:	e7bd      	b.n	8005262 <HAL_DMA_Init+0x22>
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << hdma->ChannelIndex);
 80052e6:	490d      	ldr	r1, [pc, #52]	; (800531c <HAL_DMA_Init+0xdc>)
 80052e8:	680a      	ldr	r2, [r1, #0]
 80052ea:	40a3      	lsls	r3, r4
 80052ec:	ea22 0303 	bic.w	r3, r2, r3
 80052f0:	600b      	str	r3, [r1, #0]
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex)); 
 80052f2:	6843      	ldr	r3, [r0, #4]
 80052f4:	680a      	ldr	r2, [r1, #0]
 80052f6:	40a3      	lsls	r3, r4
 80052f8:	4313      	orrs	r3, r2
 80052fa:	600b      	str	r3, [r1, #0]
 80052fc:	e7de      	b.n	80052bc <HAL_DMA_Init+0x7c>
    return HAL_ERROR;
 80052fe:	2001      	movs	r0, #1
}
 8005300:	bd30      	pop	{r4, r5, pc}
 8005302:	bf00      	nop
 8005304:	40020407 	.word	0x40020407
 8005308:	bffdfff8 	.word	0xbffdfff8
 800530c:	40020000 	.word	0x40020000
 8005310:	400200a8 	.word	0x400200a8
 8005314:	bffdfbf8 	.word	0xbffdfbf8
 8005318:	40020400 	.word	0x40020400
 800531c:	400204a8 	.word	0x400204a8

08005320 <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8005320:	b510      	push	{r4, lr}
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8005322:	2800      	cmp	r0, #0
 8005324:	d034      	beq.n	8005390 <HAL_DMA_DeInit+0x70>
  
  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8005326:	6801      	ldr	r1, [r0, #0]
 8005328:	680b      	ldr	r3, [r1, #0]
 800532a:	f023 0301 	bic.w	r3, r3, #1
 800532e:	600b      	str	r3, [r1, #0]

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0;
 8005330:	2300      	movs	r3, #0
 8005332:	600b      	str	r3, [r1, #0]

  /* Calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005334:	4b17      	ldr	r3, [pc, #92]	; (8005394 <HAL_DMA_DeInit+0x74>)
 8005336:	4299      	cmp	r1, r3
 8005338:	f04f 0414 	mov.w	r4, #20
 800533c:	d820      	bhi.n	8005380 <HAL_DMA_DeInit+0x60>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800533e:	4a16      	ldr	r2, [pc, #88]	; (8005398 <HAL_DMA_DeInit+0x78>)
 8005340:	440a      	add	r2, r1
 8005342:	fbb2 f2f4 	udiv	r2, r2, r4
 8005346:	0092      	lsls	r2, r2, #2
 8005348:	6442      	str	r2, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800534a:	f2a3 4307 	subw	r3, r3, #1031	; 0x407
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
 800534e:	6403      	str	r3, [r0, #64]	; 0x40
  }
  

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8005350:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8005352:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8005354:	2301      	movs	r3, #1
 8005356:	408b      	lsls	r3, r1
 8005358:	6053      	str	r3, [r2, #4]

  /* Reset DMA channel selection register */
  if (DMA1 == hdma->DmaBaseAddress)
 800535a:	4b10      	ldr	r3, [pc, #64]	; (800539c <HAL_DMA_DeInit+0x7c>)
 800535c:	429a      	cmp	r2, r3
  {
    /* DMA1 */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex)); 
 800535e:	bf0c      	ite	eq
 8005360:	4c0f      	ldreq	r4, [pc, #60]	; (80053a0 <HAL_DMA_DeInit+0x80>)
  }
  else  
  {
    /* DMA2 */
    DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex)); 
 8005362:	4c10      	ldrne	r4, [pc, #64]	; (80053a4 <HAL_DMA_DeInit+0x84>)
 8005364:	230f      	movs	r3, #15
 8005366:	6822      	ldr	r2, [r4, #0]
 8005368:	408b      	lsls	r3, r1
 800536a:	ea22 0303 	bic.w	r3, r2, r3
 800536e:	6023      	str	r3, [r4, #0]
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005370:	2300      	movs	r3, #0
 8005372:	63c3      	str	r3, [r0, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8005374:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hdma->State = HAL_DMA_STATE_RESET;
 8005378:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25

  return HAL_OK;
 800537c:	4618      	mov	r0, r3
 800537e:	bd10      	pop	{r4, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005380:	4b09      	ldr	r3, [pc, #36]	; (80053a8 <HAL_DMA_DeInit+0x88>)
 8005382:	440b      	add	r3, r1
 8005384:	fbb3 f3f4 	udiv	r3, r3, r4
 8005388:	009b      	lsls	r3, r3, #2
 800538a:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800538c:	4b07      	ldr	r3, [pc, #28]	; (80053ac <HAL_DMA_DeInit+0x8c>)
 800538e:	e7de      	b.n	800534e <HAL_DMA_DeInit+0x2e>
    return HAL_ERROR;
 8005390:	2001      	movs	r0, #1
}
 8005392:	bd10      	pop	{r4, pc}
 8005394:	40020407 	.word	0x40020407
 8005398:	bffdfff8 	.word	0xbffdfff8
 800539c:	40020000 	.word	0x40020000
 80053a0:	400200a8 	.word	0x400200a8
 80053a4:	400204a8 	.word	0x400204a8
 80053a8:	bffdfbf8 	.word	0xbffdfbf8
 80053ac:	40020400 	.word	0x40020400

080053b0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80053b0:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80053b2:	f890 4024 	ldrb.w	r4, [r0, #36]	; 0x24
 80053b6:	2c01      	cmp	r4, #1
 80053b8:	d036      	beq.n	8005428 <HAL_DMA_Start_IT+0x78>
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80053ba:	f890 5025 	ldrb.w	r5, [r0, #37]	; 0x25
  __HAL_LOCK(hdma);
 80053be:	2401      	movs	r4, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 80053c0:	b2ed      	uxtb	r5, r5
 80053c2:	42a5      	cmp	r5, r4
  __HAL_LOCK(hdma);
 80053c4:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
 80053c8:	f04f 0600 	mov.w	r6, #0
 80053cc:	f04f 0402 	mov.w	r4, #2
  if(HAL_DMA_STATE_READY == hdma->State)
 80053d0:	d128      	bne.n	8005424 <HAL_DMA_Start_IT+0x74>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80053d2:	f880 4025 	strb.w	r4, [r0, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80053d6:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80053d8:	63c6      	str	r6, [r0, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 80053da:	6826      	ldr	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80053dc:	6c47      	ldr	r7, [r0, #68]	; 0x44
    __HAL_DMA_DISABLE(hdma);
 80053de:	f026 0601 	bic.w	r6, r6, #1
 80053e2:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80053e4:	6c06      	ldr	r6, [r0, #64]	; 0x40
 80053e6:	40bd      	lsls	r5, r7
 80053e8:	6075      	str	r5, [r6, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80053ea:	6063      	str	r3, [r4, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80053ec:	6883      	ldr	r3, [r0, #8]
 80053ee:	6805      	ldr	r5, [r0, #0]
 80053f0:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback )
 80053f2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80053f4:	bf0b      	itete	eq
 80053f6:	60a2      	streq	r2, [r4, #8]
  }
  /* Memory to Peripheral */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80053f8:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80053fa:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80053fc:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 80053fe:	b14b      	cbz	r3, 8005414 <HAL_DMA_Start_IT+0x64>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005400:	6823      	ldr	r3, [r4, #0]
 8005402:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005406:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8005408:	682b      	ldr	r3, [r5, #0]
 800540a:	f043 0301 	orr.w	r3, r3, #1
 800540e:	602b      	str	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005410:	2000      	movs	r0, #0
 8005412:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005414:	6823      	ldr	r3, [r4, #0]
 8005416:	f023 0304 	bic.w	r3, r3, #4
 800541a:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800541c:	6823      	ldr	r3, [r4, #0]
 800541e:	f043 030a 	orr.w	r3, r3, #10
 8005422:	e7f0      	b.n	8005406 <HAL_DMA_Start_IT+0x56>
    __HAL_UNLOCK(hdma); 
 8005424:	f880 6024 	strb.w	r6, [r0, #36]	; 0x24
  __HAL_LOCK(hdma);
 8005428:	2002      	movs	r0, #2
}
 800542a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800542c <HAL_DMA_Abort>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800542c:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 8005430:	2b02      	cmp	r3, #2
 8005432:	d003      	beq.n	800543c <HAL_DMA_Abort+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005434:	2304      	movs	r3, #4
 8005436:	63c3      	str	r3, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 8005438:	2001      	movs	r0, #1
 800543a:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800543c:	6803      	ldr	r3, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800543e:	6c01      	ldr	r1, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005440:	681a      	ldr	r2, [r3, #0]
 8005442:	f022 020e 	bic.w	r2, r2, #14
 8005446:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8005448:	681a      	ldr	r2, [r3, #0]
 800544a:	f022 0201 	bic.w	r2, r2, #1
 800544e:	601a      	str	r2, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8005450:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8005452:	2201      	movs	r2, #1
 8005454:	fa02 f303 	lsl.w	r3, r2, r3
 8005458:	604b      	str	r3, [r1, #4]
    __HAL_UNLOCK(hdma);      
 800545a:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_READY;
 800545c:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);      
 8005460:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  HAL_StatusTypeDef status = HAL_OK;
 8005464:	4618      	mov	r0, r3
}
 8005466:	4770      	bx	lr

08005468 <HAL_DMA_IRQHandler>:
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005468:	6c01      	ldr	r1, [r0, #64]	; 0x40
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800546a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  uint32_t source_it = hdma->Instance->CCR;
 800546c:	6803      	ldr	r3, [r0, #0]
{
 800546e:	b470      	push	{r4, r5, r6}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005470:	680e      	ldr	r6, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8005472:	681d      	ldr	r5, [r3, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8005474:	2404      	movs	r4, #4
 8005476:	4094      	lsls	r4, r2
 8005478:	4226      	tst	r6, r4
 800547a:	d00e      	beq.n	800549a <HAL_DMA_IRQHandler+0x32>
 800547c:	f015 0f04 	tst.w	r5, #4
 8005480:	d00b      	beq.n	800549a <HAL_DMA_IRQHandler+0x32>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 8005482:	681a      	ldr	r2, [r3, #0]
 8005484:	0692      	lsls	r2, r2, #26
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005486:	bf5e      	ittt	pl
 8005488:	681a      	ldrpl	r2, [r3, #0]
 800548a:	f022 0204 	bicpl.w	r2, r2, #4
 800548e:	601a      	strpl	r2, [r3, #0]
     if(hdma->XferHalfCpltCallback != NULL)
 8005490:	6b03      	ldr	r3, [r0, #48]	; 0x30
      hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << hdma->ChannelIndex);
 8005492:	604c      	str	r4, [r1, #4]
    if (hdma->XferErrorCallback != NULL)
 8005494:	b373      	cbz	r3, 80054f4 <HAL_DMA_IRQHandler+0x8c>
}
 8005496:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8005498:	4718      	bx	r3
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800549a:	2402      	movs	r4, #2
 800549c:	4094      	lsls	r4, r2
 800549e:	4226      	tst	r6, r4
 80054a0:	d012      	beq.n	80054c8 <HAL_DMA_IRQHandler+0x60>
 80054a2:	f015 0f02 	tst.w	r5, #2
 80054a6:	d00f      	beq.n	80054c8 <HAL_DMA_IRQHandler+0x60>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 80054a8:	681a      	ldr	r2, [r3, #0]
 80054aa:	0695      	lsls	r5, r2, #26
 80054ac:	d406      	bmi.n	80054bc <HAL_DMA_IRQHandler+0x54>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80054ae:	681a      	ldr	r2, [r3, #0]
 80054b0:	f022 020a 	bic.w	r2, r2, #10
 80054b4:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80054b6:	2301      	movs	r3, #1
 80054b8:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 80054bc:	2300      	movs	r3, #0
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << hdma->ChannelIndex);
 80054be:	604c      	str	r4, [r1, #4]
    __HAL_UNLOCK(hdma);
 80054c0:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if(hdma->XferCpltCallback != NULL)
 80054c4:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80054c6:	e7e5      	b.n	8005494 <HAL_DMA_IRQHandler+0x2c>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80054c8:	2408      	movs	r4, #8
 80054ca:	4094      	lsls	r4, r2
 80054cc:	4234      	tst	r4, r6
 80054ce:	d011      	beq.n	80054f4 <HAL_DMA_IRQHandler+0x8c>
 80054d0:	072c      	lsls	r4, r5, #28
 80054d2:	d50f      	bpl.n	80054f4 <HAL_DMA_IRQHandler+0x8c>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80054d4:	681c      	ldr	r4, [r3, #0]
 80054d6:	f024 040e 	bic.w	r4, r4, #14
 80054da:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80054dc:	2301      	movs	r3, #1
 80054de:	fa03 f202 	lsl.w	r2, r3, r2
 80054e2:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80054e4:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 80054e6:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 80054ea:	2300      	movs	r3, #0
 80054ec:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 80054f0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80054f2:	e7cf      	b.n	8005494 <HAL_DMA_IRQHandler+0x2c>
}
 80054f4:	bc70      	pop	{r4, r5, r6}
 80054f6:	4770      	bx	lr

080054f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80054f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054fc:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80054fe:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005500:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80056ac <HAL_GPIO_Init+0x1b4>
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005504:	4c67      	ldr	r4, [pc, #412]	; (80056a4 <HAL_GPIO_Init+0x1ac>)
  while (((GPIO_Init->Pin) >> position) != RESET)
 8005506:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00;
 8005508:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != RESET)
 800550a:	9a01      	ldr	r2, [sp, #4]
 800550c:	40da      	lsrs	r2, r3
 800550e:	d102      	bne.n	8005516 <HAL_GPIO_Init+0x1e>
      }
    }
    
    position++;
  }
}
 8005510:	b005      	add	sp, #20
 8005512:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8005516:	2601      	movs	r6, #1
    if(iocurrent)
 8005518:	9a01      	ldr	r2, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800551a:	409e      	lsls	r6, r3
    if(iocurrent)
 800551c:	ea12 0e06 	ands.w	lr, r2, r6
 8005520:	f000 80b1 	beq.w	8005686 <HAL_GPIO_Init+0x18e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005524:	684a      	ldr	r2, [r1, #4]
 8005526:	f022 0710 	bic.w	r7, r2, #16
 800552a:	2f02      	cmp	r7, #2
 800552c:	d116      	bne.n	800555c <HAL_GPIO_Init+0x64>
        temp = GPIOx->AFR[position >> 3];
 800552e:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 8005532:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8005536:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3];
 800553a:	f8d9 5020 	ldr.w	r5, [r9, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800553e:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8005542:	f04f 0c0f 	mov.w	ip, #15
 8005546:	fa0c fc0a 	lsl.w	ip, ip, sl
 800554a:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800554e:	690d      	ldr	r5, [r1, #16]
 8005550:	fa05 f50a 	lsl.w	r5, r5, sl
 8005554:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3] = temp;
 8005558:	f8c9 5020 	str.w	r5, [r9, #32]
 800555c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 8005560:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8005562:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 8005566:	fa05 f50c 	lsl.w	r5, r5, ip
 800556a:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800556c:	f002 0a03 	and.w	sl, r2, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 8005570:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005574:	fa0a f90c 	lsl.w	r9, sl, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005578:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800557a:	ea49 090b 	orr.w	r9, r9, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800557e:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8005580:	f8c0 9000 	str.w	r9, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005584:	d811      	bhi.n	80055aa <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 8005586:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2));
 8005588:	ea05 0907 	and.w	r9, r5, r7
        temp |= (GPIO_Init->Speed << (position * 2));
 800558c:	68cf      	ldr	r7, [r1, #12]
 800558e:	fa07 f70c 	lsl.w	r7, r7, ip
 8005592:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OSPEEDR = temp;
 8005596:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8005598:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800559a:	ea27 0906 	bic.w	r9, r7, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800559e:	f3c2 1700 	ubfx	r7, r2, #4, #1
 80055a2:	409f      	lsls	r7, r3
 80055a4:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OTYPER = temp;
 80055a8:	6047      	str	r7, [r0, #4]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80055aa:	f1ba 0f03 	cmp.w	sl, #3
 80055ae:	d107      	bne.n	80055c0 <HAL_GPIO_Init+0xc8>
        temp = GPIOx->ASCR;
 80055b0:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80055b2:	ea27 0606 	bic.w	r6, r7, r6
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80055b6:	f3c2 07c0 	ubfx	r7, r2, #3, #1
 80055ba:	409f      	lsls	r7, r3
 80055bc:	433e      	orrs	r6, r7
        GPIOx->ASCR = temp;
 80055be:	62c6      	str	r6, [r0, #44]	; 0x2c
      temp = GPIOx->PUPDR;
 80055c0:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2));
 80055c2:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80055c4:	688e      	ldr	r6, [r1, #8]
 80055c6:	fa06 f60c 	lsl.w	r6, r6, ip
 80055ca:	4335      	orrs	r5, r6
      GPIOx->PUPDR = temp;
 80055cc:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80055ce:	00d5      	lsls	r5, r2, #3
 80055d0:	d559      	bpl.n	8005686 <HAL_GPIO_Init+0x18e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80055d2:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 80055d6:	f045 0501 	orr.w	r5, r5, #1
 80055da:	f8c8 5060 	str.w	r5, [r8, #96]	; 0x60
 80055de:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 80055e2:	f023 0603 	bic.w	r6, r3, #3
 80055e6:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 80055ea:	f005 0501 	and.w	r5, r5, #1
 80055ee:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 80055f2:	9503      	str	r5, [sp, #12]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80055f4:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80055f8:	9d03      	ldr	r5, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2];
 80055fa:	68b5      	ldr	r5, [r6, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80055fc:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8005600:	270f      	movs	r7, #15
 8005602:	fa07 f70c 	lsl.w	r7, r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 8005606:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800560a:	ea25 0707 	bic.w	r7, r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 800560e:	d03c      	beq.n	800568a <HAL_GPIO_Init+0x192>
 8005610:	4d25      	ldr	r5, [pc, #148]	; (80056a8 <HAL_GPIO_Init+0x1b0>)
 8005612:	42a8      	cmp	r0, r5
 8005614:	d03b      	beq.n	800568e <HAL_GPIO_Init+0x196>
 8005616:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800561a:	42a8      	cmp	r0, r5
 800561c:	d039      	beq.n	8005692 <HAL_GPIO_Init+0x19a>
 800561e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8005622:	42a8      	cmp	r0, r5
 8005624:	d037      	beq.n	8005696 <HAL_GPIO_Init+0x19e>
 8005626:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800562a:	42a8      	cmp	r0, r5
 800562c:	d035      	beq.n	800569a <HAL_GPIO_Init+0x1a2>
 800562e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8005632:	42a8      	cmp	r0, r5
 8005634:	d033      	beq.n	800569e <HAL_GPIO_Init+0x1a6>
 8005636:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800563a:	42a8      	cmp	r0, r5
 800563c:	bf14      	ite	ne
 800563e:	2507      	movne	r5, #7
 8005640:	2506      	moveq	r5, #6
 8005642:	fa05 f50c 	lsl.w	r5, r5, ip
 8005646:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2] = temp;
 8005648:	60b5      	str	r5, [r6, #8]
        temp = EXTI->IMR1;
 800564a:	6825      	ldr	r5, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 800564c:	ea6f 060e 	mvn.w	r6, lr
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005650:	03d7      	lsls	r7, r2, #15
        temp &= ~((uint32_t)iocurrent);
 8005652:	bf54      	ite	pl
 8005654:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8005656:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->IMR1 = temp;
 800565a:	6025      	str	r5, [r4, #0]
        temp = EXTI->EMR1;
 800565c:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800565e:	0397      	lsls	r7, r2, #14
        temp &= ~((uint32_t)iocurrent);
 8005660:	bf54      	ite	pl
 8005662:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8005664:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->EMR1 = temp;
 8005668:	6065      	str	r5, [r4, #4]
        temp = EXTI->RTSR1;
 800566a:	68a5      	ldr	r5, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800566c:	02d7      	lsls	r7, r2, #11
        temp &= ~((uint32_t)iocurrent);
 800566e:	bf54      	ite	pl
 8005670:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8005672:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->RTSR1 = temp;
 8005676:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 8005678:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800567a:	0292      	lsls	r2, r2, #10
        temp &= ~((uint32_t)iocurrent);
 800567c:	bf54      	ite	pl
 800567e:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8005680:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->FTSR1 = temp;
 8005684:	60e5      	str	r5, [r4, #12]
    position++;
 8005686:	3301      	adds	r3, #1
 8005688:	e73f      	b.n	800550a <HAL_GPIO_Init+0x12>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 800568a:	2500      	movs	r5, #0
 800568c:	e7d9      	b.n	8005642 <HAL_GPIO_Init+0x14a>
 800568e:	2501      	movs	r5, #1
 8005690:	e7d7      	b.n	8005642 <HAL_GPIO_Init+0x14a>
 8005692:	2502      	movs	r5, #2
 8005694:	e7d5      	b.n	8005642 <HAL_GPIO_Init+0x14a>
 8005696:	2503      	movs	r5, #3
 8005698:	e7d3      	b.n	8005642 <HAL_GPIO_Init+0x14a>
 800569a:	2504      	movs	r5, #4
 800569c:	e7d1      	b.n	8005642 <HAL_GPIO_Init+0x14a>
 800569e:	2505      	movs	r5, #5
 80056a0:	e7cf      	b.n	8005642 <HAL_GPIO_Init+0x14a>
 80056a2:	bf00      	nop
 80056a4:	40010400 	.word	0x40010400
 80056a8:	48000400 	.word	0x48000400
 80056ac:	40021000 	.word	0x40021000

080056b0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80056b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t index = 0U;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 80056b4:	4604      	mov	r4, r0
{
 80056b6:	b08a      	sub	sp, #40	; 0x28
  if(hpcd == NULL)
 80056b8:	2800      	cmp	r0, #0
 80056ba:	d07c      	beq.n	80057b6 <HAL_PCD_Init+0x106>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));
  
  if(hpcd->State == HAL_PCD_STATE_RESET)
 80056bc:	f890 3385 	ldrb.w	r3, [r0, #901]	; 0x385
 80056c0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80056c4:	b91b      	cbnz	r3, 80056ce <HAL_PCD_Init+0x1e>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80056c6:	f880 2384 	strb.w	r2, [r0, #900]	; 0x384

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80056ca:	f7fe fdd7 	bl	800427c <HAL_PCD_MspInit>
  }

  hpcd->State = HAL_PCD_STATE_BUSY;

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80056ce:	4625      	mov	r5, r4
  hpcd->State = HAL_PCD_STATE_BUSY;
 80056d0:	2303      	movs	r3, #3
  __HAL_PCD_DISABLE(hpcd);
 80056d2:	f855 0b10 	ldr.w	r0, [r5], #16
  hpcd->State = HAL_PCD_STATE_BUSY;
 80056d6:	f884 3385 	strb.w	r3, [r4, #901]	; 0x385
  __HAL_PCD_DISABLE(hpcd);
 80056da:	f002 fda6 	bl	800822a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  USB_CoreInit(hpcd->Instance, hpcd->Init);
 80056de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80056e0:	466e      	mov	r6, sp
 80056e2:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80056e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80056e6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80056e8:	e895 0003 	ldmia.w	r5, {r0, r1}
 80056ec:	e886 0003 	stmia.w	r6, {r0, r1}
 80056f0:	f104 0804 	add.w	r8, r4, #4
 80056f4:	e898 000e 	ldmia.w	r8, {r1, r2, r3}
 80056f8:	6820      	ldr	r0, [r4, #0]
 80056fa:	f002 fd7c 	bl	80081f6 <USB_CoreInit>

  /* Force Device Mode*/
  USB_SetCurrentMode(hpcd->Instance , USB_DEVICE_MODE);
 80056fe:	2100      	movs	r1, #0
 8005700:	6820      	ldr	r0, [r4, #0]
 8005702:	f002 fd98 	bl	8008236 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (index = 0; index < hpcd->Init.dev_endpoints ; index++)
 8005706:	2200      	movs	r2, #0
 8005708:	6860      	ldr	r0, [r4, #4]
 800570a:	f104 033c 	add.w	r3, r4, #60	; 0x3c
 800570e:	f104 0510 	add.w	r5, r4, #16
  {
    /* Init ep structure */
    hpcd->IN_ep[index].is_in = 1;
 8005712:	2601      	movs	r6, #1
    hpcd->IN_ep[index].num = index;
    hpcd->IN_ep[index].tx_fifo_num = index;
    /* Control until ep is activated */
    hpcd->IN_ep[index].type = EP_TYPE_CTRL;
 8005714:	4611      	mov	r1, r2
  for (index = 0; index < hpcd->Init.dev_endpoints ; index++)
 8005716:	4282      	cmp	r2, r0
 8005718:	f103 031c 	add.w	r3, r3, #28
 800571c:	d13b      	bne.n	8005796 <HAL_PCD_Init+0xe6>
 800571e:	2200      	movs	r2, #0
 8005720:	4623      	mov	r3, r4
    hpcd->IN_ep[index].xfer_len = 0;
  }
  
  for (index = 0; index < 15 ; index++)
  {
    hpcd->OUT_ep[index].is_in = 0;
 8005722:	4617      	mov	r7, r2
    hpcd->OUT_ep[index].num = index;
 8005724:	f883 21e0 	strb.w	r2, [r3, #480]	; 0x1e0
    hpcd->IN_ep[index].tx_fifo_num = index;
 8005728:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
  for (index = 0; index < 15 ; index++)
 800572c:	3201      	adds	r2, #1
 800572e:	2a0f      	cmp	r2, #15
    hpcd->OUT_ep[index].is_in = 0;
 8005730:	f883 71e1 	strb.w	r7, [r3, #481]	; 0x1e1
    /* Control until ep is activated */
    hpcd->OUT_ep[index].type = EP_TYPE_CTRL;
 8005734:	f883 71e3 	strb.w	r7, [r3, #483]	; 0x1e3
    hpcd->OUT_ep[index].maxpacket = 0;
 8005738:	f8c3 71e8 	str.w	r7, [r3, #488]	; 0x1e8
    hpcd->OUT_ep[index].xfer_buff = 0;
 800573c:	f8c3 71ec 	str.w	r7, [r3, #492]	; 0x1ec
    hpcd->OUT_ep[index].xfer_len = 0;
 8005740:	f8c3 71f4 	str.w	r7, [r3, #500]	; 0x1f4
 8005744:	f103 031c 	add.w	r3, r3, #28
  for (index = 0; index < 15 ; index++)
 8005748:	d1ec      	bne.n	8005724 <HAL_PCD_Init+0x74>
  }

  /* Init Device */
  USB_DevInit(hpcd->Instance, hpcd->Init);
 800574a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800574c:	466e      	mov	r6, sp
 800574e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8005750:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005752:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8005754:	e895 0003 	ldmia.w	r5, {r0, r1}
 8005758:	e886 0003 	stmia.w	r6, {r0, r1}
 800575c:	e898 000e 	ldmia.w	r8, {r1, r2, r3}
 8005760:	6820      	ldr	r0, [r4, #0]
 8005762:	f002 fd7f 	bl	8008264 <USB_DevInit>

  hpcd->USB_Address = 0;
  
  hpcd->State= HAL_PCD_STATE_READY;
 8005766:	2301      	movs	r3, #1
  hpcd->USB_Address = 0;
 8005768:	f884 7038 	strb.w	r7, [r4, #56]	; 0x38
  hpcd->State= HAL_PCD_STATE_READY;
 800576c:	f884 3385 	strb.w	r3, [r4, #901]	; 0x385
  
   /* Activate LPM */
  if (hpcd->Init.lpm_enable ==1)
 8005770:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005772:	2b01      	cmp	r3, #1
 8005774:	d102      	bne.n	800577c <HAL_PCD_Init+0xcc>
  {
    HAL_PCDEx_ActivateLPM(hpcd);
 8005776:	4620      	mov	r0, r4
 8005778:	f000 fcb3 	bl	80060e2 <HAL_PCDEx_ActivateLPM>
  }  
  /* Activate Battery charging */
  if (hpcd->Init.battery_charging_enable ==1)
 800577c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800577e:	2b01      	cmp	r3, #1
 8005780:	d102      	bne.n	8005788 <HAL_PCD_Init+0xd8>
  {
    HAL_PCDEx_ActivateBCD(hpcd);
 8005782:	4620      	mov	r0, r4
 8005784:	f000 fcc0 	bl	8006108 <HAL_PCDEx_ActivateBCD>
  }
  USB_DevDisconnect (hpcd->Instance);  
 8005788:	6820      	ldr	r0, [r4, #0]
 800578a:	f003 f84b 	bl	8008824 <USB_DevDisconnect>
  return HAL_OK;
 800578e:	2000      	movs	r0, #0
}
 8005790:	b00a      	add	sp, #40	; 0x28
 8005792:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hpcd->IN_ep[index].num = index;
 8005796:	f803 2c1c 	strb.w	r2, [r3, #-28]
    hpcd->IN_ep[index].tx_fifo_num = index;
 800579a:	f823 2c16 	strh.w	r2, [r3, #-22]
    hpcd->IN_ep[index].is_in = 1;
 800579e:	f803 6c1b 	strb.w	r6, [r3, #-27]
    hpcd->IN_ep[index].type = EP_TYPE_CTRL;
 80057a2:	f803 1c19 	strb.w	r1, [r3, #-25]
    hpcd->IN_ep[index].maxpacket =  0;
 80057a6:	f843 1c14 	str.w	r1, [r3, #-20]
    hpcd->IN_ep[index].xfer_buff = 0;
 80057aa:	f843 1c10 	str.w	r1, [r3, #-16]
    hpcd->IN_ep[index].xfer_len = 0;
 80057ae:	f843 1c08 	str.w	r1, [r3, #-8]
  for (index = 0; index < hpcd->Init.dev_endpoints ; index++)
 80057b2:	3201      	adds	r2, #1
 80057b4:	e7af      	b.n	8005716 <HAL_PCD_Init+0x66>
    return HAL_ERROR;
 80057b6:	2001      	movs	r0, #1
 80057b8:	e7ea      	b.n	8005790 <HAL_PCD_Init+0xe0>

080057ba <HAL_PCD_Start>:
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{ 
  __HAL_LOCK(hpcd); 
 80057ba:	f890 3384 	ldrb.w	r3, [r0, #900]	; 0x384
 80057be:	2b01      	cmp	r3, #1
{ 
 80057c0:	b510      	push	{r4, lr}
 80057c2:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd); 
 80057c4:	d00c      	beq.n	80057e0 <HAL_PCD_Start+0x26>
 80057c6:	2301      	movs	r3, #1
 80057c8:	f880 3384 	strb.w	r3, [r0, #900]	; 0x384
  USB_DevConnect (hpcd->Instance);
 80057cc:	6800      	ldr	r0, [r0, #0]
 80057ce:	f003 f81d 	bl	800880c <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 80057d2:	6820      	ldr	r0, [r4, #0]
 80057d4:	f002 fd23 	bl	800821e <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd); 
 80057d8:	2000      	movs	r0, #0
 80057da:	f884 0384 	strb.w	r0, [r4, #900]	; 0x384
  return HAL_OK;
 80057de:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd); 
 80057e0:	2002      	movs	r0, #2
}
 80057e2:	bd10      	pop	{r4, pc}

080057e4 <HAL_PCD_Stop>:
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Stop(PCD_HandleTypeDef *hpcd)
{ 
  __HAL_LOCK(hpcd); 
 80057e4:	f890 3384 	ldrb.w	r3, [r0, #900]	; 0x384
 80057e8:	2b01      	cmp	r3, #1
{ 
 80057ea:	b510      	push	{r4, lr}
 80057ec:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd); 
 80057ee:	d00f      	beq.n	8005810 <HAL_PCD_Stop+0x2c>
 80057f0:	2301      	movs	r3, #1
 80057f2:	f880 3384 	strb.w	r3, [r0, #900]	; 0x384
  __HAL_PCD_DISABLE(hpcd);
 80057f6:	6800      	ldr	r0, [r0, #0]
 80057f8:	f002 fd17 	bl	800822a <USB_DisableGlobalInt>
  USB_StopDevice(hpcd->Instance);
 80057fc:	6820      	ldr	r0, [r4, #0]
 80057fe:	f002 ffd4 	bl	80087aa <USB_StopDevice>
  USB_DevDisconnect (hpcd->Instance);
 8005802:	6820      	ldr	r0, [r4, #0]
 8005804:	f003 f80e 	bl	8008824 <USB_DevDisconnect>
  __HAL_UNLOCK(hpcd); 
 8005808:	2000      	movs	r0, #0
 800580a:	f884 0384 	strb.w	r0, [r4, #900]	; 0x384
 800580e:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd); 
 8005810:	2002      	movs	r0, #2
  return HAL_OK;
}
 8005812:	bd10      	pop	{r4, pc}

08005814 <HAL_PCD_DeInit>:
{
 8005814:	b510      	push	{r4, lr}
  if(hpcd == NULL)
 8005816:	4604      	mov	r4, r0
 8005818:	b158      	cbz	r0, 8005832 <HAL_PCD_DeInit+0x1e>
  hpcd->State = HAL_PCD_STATE_BUSY;
 800581a:	2303      	movs	r3, #3
 800581c:	f880 3385 	strb.w	r3, [r0, #901]	; 0x385
  HAL_PCD_Stop(hpcd);
 8005820:	f7ff ffe0 	bl	80057e4 <HAL_PCD_Stop>
  HAL_PCD_MspDeInit(hpcd);
 8005824:	4620      	mov	r0, r4
 8005826:	f7fe fd67 	bl	80042f8 <HAL_PCD_MspDeInit>
  hpcd->State = HAL_PCD_STATE_RESET; 
 800582a:	2000      	movs	r0, #0
 800582c:	f884 0385 	strb.w	r0, [r4, #901]	; 0x385
  return HAL_OK;
 8005830:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8005832:	2001      	movs	r0, #1
}
 8005834:	bd10      	pop	{r4, pc}
	...

08005838 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800583c:	6807      	ldr	r7, [r0, #0]
{
 800583e:	b087      	sub	sp, #28
 8005840:	4604      	mov	r4, r0
  uint32_t fifoemptymsk = 0U, temp = 0U;
  USB_OTG_EPTypeDef *ep = NULL;
  uint32_t hclk = 80000000;
  
  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8005842:	4638      	mov	r0, r7
 8005844:	f003 f828 	bl	8008898 <USB_GetMode>
 8005848:	9002      	str	r0, [sp, #8]
 800584a:	2800      	cmp	r0, #0
 800584c:	f040 8155 	bne.w	8005afa <HAL_PCD_IRQHandler+0x2c2>
  {
    /* avoid spurious interrupt */
    if(__HAL_PCD_IS_INVALID_INTERRUPT(hpcd)) 
 8005850:	6820      	ldr	r0, [r4, #0]
 8005852:	f002 fff3 	bl	800883c <USB_ReadInterrupts>
 8005856:	2800      	cmp	r0, #0
 8005858:	f000 814f 	beq.w	8005afa <HAL_PCD_IRQHandler+0x2c2>
    {
      return;
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800585c:	6820      	ldr	r0, [r4, #0]
 800585e:	f002 ffed 	bl	800883c <USB_ReadInterrupts>
 8005862:	0780      	lsls	r0, r0, #30
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005864:	bf48      	it	mi
 8005866:	6822      	ldrmi	r2, [r4, #0]
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005868:	6820      	ldr	r0, [r4, #0]
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800586a:	bf42      	ittt	mi
 800586c:	6953      	ldrmi	r3, [r2, #20]
 800586e:	f003 0302 	andmi.w	r3, r3, #2
 8005872:	6153      	strmi	r3, [r2, #20]
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005874:	f002 ffe2 	bl	800883c <USB_ReadInterrupts>
 8005878:	f410 2500 	ands.w	r5, r0, #524288	; 0x80000
 800587c:	d00c      	beq.n	8005898 <HAL_PCD_IRQHandler+0x60>
    {
      epnum = 0;
      
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800587e:	6820      	ldr	r0, [r4, #0]
 8005880:	f002 ffe0 	bl	8008844 <USB_ReadDevAllOutEpInterrupt>
 8005884:	f507 6930 	add.w	r9, r7, #2816	; 0xb00
 8005888:	4680      	mov	r8, r0
 800588a:	46a3      	mov	fp, r4
      
      while ( ep_intr )
 800588c:	464e      	mov	r6, r9
      epnum = 0;
 800588e:	2500      	movs	r5, #0
      while ( ep_intr )
 8005890:	f1b8 0f00 	cmp.w	r8, #0
 8005894:	f040 8134 	bne.w	8005b00 <HAL_PCD_IRQHandler+0x2c8>
        epnum++;
        ep_intr >>= 1;
      }
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005898:	6820      	ldr	r0, [r4, #0]
 800589a:	f002 ffcf 	bl	800883c <USB_ReadInterrupts>
 800589e:	0342      	lsls	r2, r0, #13
 80058a0:	d50b      	bpl.n	80058ba <HAL_PCD_IRQHandler+0x82>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80058a2:	6820      	ldr	r0, [r4, #0]
 80058a4:	f002 ffd6 	bl	8008854 <USB_ReadDevAllInEpInterrupt>
 80058a8:	4626      	mov	r6, r4
 80058aa:	4683      	mov	fp, r0
 80058ac:	f507 6910 	add.w	r9, r7, #2304	; 0x900
      
      epnum = 0;
 80058b0:	2500      	movs	r5, #0
      
      while ( ep_intr )
 80058b2:	f1bb 0f00 	cmp.w	fp, #0
 80058b6:	f040 81a1 	bne.w	8005bfc <HAL_PCD_IRQHandler+0x3c4>
        ep_intr >>= 1;
      }
    }
    
    /* Handle Resume Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80058ba:	6820      	ldr	r0, [r4, #0]
 80058bc:	f002 ffbe 	bl	800883c <USB_ReadInterrupts>
 80058c0:	2800      	cmp	r0, #0
 80058c2:	da15      	bge.n	80058f0 <HAL_PCD_IRQHandler+0xb8>
    {    
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80058c4:	f8d7 3804 	ldr.w	r3, [r7, #2052]	; 0x804
 80058c8:	f023 0301 	bic.w	r3, r3, #1
 80058cc:	f8c7 3804 	str.w	r3, [r7, #2052]	; 0x804
      
      if(hpcd->LPM_State == LPM_L1)
 80058d0:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
 80058d4:	2b01      	cmp	r3, #1
 80058d6:	f040 822c 	bne.w	8005d32 <HAL_PCD_IRQHandler+0x4fa>
      {
        hpcd->LPM_State = LPM_L0;
 80058da:	2100      	movs	r1, #0
 80058dc:	f884 13b8 	strb.w	r1, [r4, #952]	; 0x3b8
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80058e0:	4620      	mov	r0, r4
 80058e2:	f000 fc1b 	bl	800611c <HAL_PCDEx_LPM_Callback>
      else
      {
        HAL_PCD_ResumeCallback(hpcd);
      }
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80058e6:	6822      	ldr	r2, [r4, #0]
 80058e8:	6953      	ldr	r3, [r2, #20]
 80058ea:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80058ee:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle Suspend Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80058f0:	6820      	ldr	r0, [r4, #0]
 80058f2:	f002 ffa3 	bl	800883c <USB_ReadInterrupts>
 80058f6:	0503      	lsls	r3, r0, #20
 80058f8:	d50b      	bpl.n	8005912 <HAL_PCD_IRQHandler+0xda>
    {
      if((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80058fa:	f8d7 3808 	ldr.w	r3, [r7, #2056]	; 0x808
 80058fe:	07de      	lsls	r6, r3, #31
 8005900:	d502      	bpl.n	8005908 <HAL_PCD_IRQHandler+0xd0>
      {
        
        HAL_PCD_SuspendCallback(hpcd);
 8005902:	4620      	mov	r0, r4
 8005904:	f7fe fd2c 	bl	8004360 <HAL_PCD_SuspendCallback>
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005908:	6822      	ldr	r2, [r4, #0]
 800590a:	6953      	ldr	r3, [r2, #20]
 800590c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005910:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle LPM Interrupt */ 
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8005912:	6820      	ldr	r0, [r4, #0]
 8005914:	f002 ff92 	bl	800883c <USB_ReadInterrupts>
 8005918:	0100      	lsls	r0, r0, #4
 800591a:	d514      	bpl.n	8005946 <HAL_PCD_IRQHandler+0x10e>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);      
 800591c:	6823      	ldr	r3, [r4, #0]
 800591e:	695a      	ldr	r2, [r3, #20]
 8005920:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8005924:	615a      	str	r2, [r3, #20]
      if( hpcd->LPM_State == LPM_L0)
 8005926:	f894 23b8 	ldrb.w	r2, [r4, #952]	; 0x3b8
 800592a:	2a00      	cmp	r2, #0
 800592c:	f040 8205 	bne.w	8005d3a <HAL_PCD_IRQHandler+0x502>
      {   
        hpcd->LPM_State = LPM_L1;
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >>2 ;  
 8005930:	6d5b      	ldr	r3, [r3, #84]	; 0x54
        hpcd->LPM_State = LPM_L1;
 8005932:	2101      	movs	r1, #1
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >>2 ;  
 8005934:	f3c3 0383 	ubfx	r3, r3, #2, #4
        hpcd->LPM_State = LPM_L1;
 8005938:	f884 13b8 	strb.w	r1, [r4, #952]	; 0x3b8
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >>2 ;  
 800593c:	f8c4 33bc 	str.w	r3, [r4, #956]	; 0x3bc
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8005940:	4620      	mov	r0, r4
 8005942:	f000 fbeb 	bl	800611c <HAL_PCDEx_LPM_Callback>
        HAL_PCD_SuspendCallback(hpcd);
      }
    }
    
    /* Handle Reset Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005946:	6820      	ldr	r0, [r4, #0]
 8005948:	f002 ff78 	bl	800883c <USB_ReadInterrupts>
 800594c:	04c1      	lsls	r1, r0, #19
 800594e:	d537      	bpl.n	80059c0 <HAL_PCD_IRQHandler+0x188>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG; 
 8005950:	f507 6600 	add.w	r6, r7, #2048	; 0x800
 8005954:	6873      	ldr	r3, [r6, #4]
      USB_FlushTxFifo(hpcd->Instance ,  0 );
 8005956:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG; 
 8005958:	f023 0301 	bic.w	r3, r3, #1
 800595c:	6073      	str	r3, [r6, #4]
      USB_FlushTxFifo(hpcd->Instance ,  0 );
 800595e:	2100      	movs	r1, #0
 8005960:	f002 fd18 	bl	8008394 <USB_FlushTxFifo>
      
      for (index = 0; index < hpcd->Init.dev_endpoints ; index++)
 8005964:	6861      	ldr	r1, [r4, #4]
 8005966:	f507 6310 	add.w	r3, r7, #2304	; 0x900
      {
        USBx_INEP(index)->DIEPINT = 0xFF;
 800596a:	22ff      	movs	r2, #255	; 0xff
      for (index = 0; index < hpcd->Init.dev_endpoints ; index++)
 800596c:	9802      	ldr	r0, [sp, #8]
 800596e:	4288      	cmp	r0, r1
 8005970:	f040 81e7 	bne.w	8005d42 <HAL_PCD_IRQHandler+0x50a>
        USBx_OUTEP(index)->DOEPINT = 0xFF;
      }
      USBx_DEVICE->DAINT = 0xFFFFFFFF;
 8005974:	f04f 33ff 	mov.w	r3, #4294967295
 8005978:	61b3      	str	r3, [r6, #24]
      USBx_DEVICE->DAINTMSK |= 0x10001;
 800597a:	69f3      	ldr	r3, [r6, #28]
 800597c:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8005980:	61f3      	str	r3, [r6, #28]
      
      if(hpcd->Init.use_dedicated_ep1)
 8005982:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005984:	2b00      	cmp	r3, #0
 8005986:	f000 81e4 	beq.w	8005d52 <HAL_PCD_IRQHandler+0x51a>
      {
        USBx_DEVICE->DOUTEP1MSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM); 
 800598a:	f8d6 3084 	ldr.w	r3, [r6, #132]	; 0x84
 800598e:	f043 030b 	orr.w	r3, r3, #11
 8005992:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);  
 8005996:	6c73      	ldr	r3, [r6, #68]	; 0x44
 8005998:	f043 030b 	orr.w	r3, r3, #11
 800599c:	6473      	str	r3, [r6, #68]	; 0x44
#endif /* USB_OTG_DOEPINT_OTEPSPR */
        USBx_DEVICE->DIEPMSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);
      }
      
      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800599e:	f8d7 3800 	ldr.w	r3, [r7, #2048]	; 0x800
      
      /* setup EP0 to receive SETUP packets */
      USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80059a2:	7c21      	ldrb	r1, [r4, #16]
 80059a4:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80059a6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80059aa:	f8c7 3800 	str.w	r3, [r7, #2048]	; 0x800
      USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80059ae:	f504 7262 	add.w	r2, r4, #904	; 0x388
 80059b2:	f002 ff90 	bl	80088d6 <USB_EP0_OutStart>
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80059b6:	6822      	ldr	r2, [r4, #0]
 80059b8:	6953      	ldr	r3, [r2, #20]
 80059ba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80059be:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle Enumeration done Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80059c0:	6820      	ldr	r0, [r4, #0]
 80059c2:	f002 ff3b 	bl	800883c <USB_ReadInterrupts>
 80059c6:	0482      	lsls	r2, r0, #18
 80059c8:	d520      	bpl.n	8005a0c <HAL_PCD_IRQHandler+0x1d4>
    {
      USB_ActivateSetup(hpcd->Instance);
 80059ca:	6820      	ldr	r0, [r4, #0]
 80059cc:	f002 ff68 	bl	80088a0 <USB_ActivateSetup>
      hpcd->Instance->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80059d0:	6822      	ldr	r2, [r4, #0]
 80059d2:	68d3      	ldr	r3, [r2, #12]
 80059d4:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 80059d8:	60d3      	str	r3, [r2, #12]
      
      hpcd->Init.speed            = USB_OTG_SPEED_FULL;
 80059da:	2303      	movs	r3, #3
 80059dc:	60e3      	str	r3, [r4, #12]
      hpcd->Init.ep0_mps          = USB_OTG_FS_MAX_PACKET_SIZE ; 
 80059de:	2340      	movs	r3, #64	; 0x40
 80059e0:	6163      	str	r3, [r4, #20]
        used by application. In the low AHB frequency range it is used to stretch enough the USB response 
        time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access 
        latency to the Data FIFO */

      /* Get hclk frequency value */
      hclk = HAL_RCC_GetHCLKFreq();
 80059e2:	f000 febb 	bl	800675c <HAL_RCC_GetHCLKFreq>
    
      if((hclk >= 14200000)&&(hclk < 15000000))
 80059e6:	4b82      	ldr	r3, [pc, #520]	; (8005bf0 <HAL_PCD_IRQHandler+0x3b8>)
 80059e8:	4a82      	ldr	r2, [pc, #520]	; (8005bf4 <HAL_PCD_IRQHandler+0x3bc>)
 80059ea:	4403      	add	r3, r0
 80059ec:	4293      	cmp	r3, r2
 80059ee:	6823      	ldr	r3, [r4, #0]
 80059f0:	f200 81b8 	bhi.w	8005d64 <HAL_PCD_IRQHandler+0x52c>
      {
        /* hclk Clock Range between 14.2-15 MHz */
        hpcd->Instance->GUSBCFG |= (uint32_t)((0xF << 10) & USB_OTG_GUSBCFG_TRDT);
 80059f4:	68da      	ldr	r2, [r3, #12]
 80059f6:	f442 5270 	orr.w	r2, r2, #15360	; 0x3c00
      }
      
      else /* if(hclk >= 32000000) */
      {
        /* hclk Clock Range between 32-80 MHz */
        hpcd->Instance->GUSBCFG |= (uint32_t)((0x6 << 10) & USB_OTG_GUSBCFG_TRDT);
 80059fa:	60da      	str	r2, [r3, #12]
      }  
      
      HAL_PCD_ResetCallback(hpcd);
 80059fc:	4620      	mov	r0, r4
 80059fe:	f7fe fca2 	bl	8004346 <HAL_PCD_ResetCallback>
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005a02:	6822      	ldr	r2, [r4, #0]
 8005a04:	6953      	ldr	r3, [r2, #20]
 8005a06:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005a0a:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle RxQLevel Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005a0c:	6820      	ldr	r0, [r4, #0]
 8005a0e:	f002 ff15 	bl	800883c <USB_ReadInterrupts>
 8005a12:	06c3      	lsls	r3, r0, #27
 8005a14:	d52b      	bpl.n	8005a6e <HAL_PCD_IRQHandler+0x236>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005a16:	6822      	ldr	r2, [r4, #0]
 8005a18:	6993      	ldr	r3, [r2, #24]
 8005a1a:	f023 0310 	bic.w	r3, r3, #16
 8005a1e:	6193      	str	r3, [r2, #24]
      
      temp = USBx->GRXSTSP;
 8005a20:	6a3e      	ldr	r6, [r7, #32]
      
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
      
      if(((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005a22:	f3c6 4343 	ubfx	r3, r6, #17, #4
 8005a26:	2b02      	cmp	r3, #2
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8005a28:	f006 090f 	and.w	r9, r6, #15
      if(((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005a2c:	f040 81ea 	bne.w	8005e04 <HAL_PCD_IRQHandler+0x5cc>
      {
        if((temp & USB_OTG_GRXSTSP_BCNT) != 0)
 8005a30:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8005a34:	421e      	tst	r6, r3
 8005a36:	d015      	beq.n	8005a64 <HAL_PCD_IRQHandler+0x22c>
        {
          USB_ReadPacket(USBx, ep->xfer_buff, (temp & USB_OTG_GRXSTSP_BCNT) >> 4);
 8005a38:	f04f 081c 	mov.w	r8, #28
 8005a3c:	fb08 4809 	mla	r8, r8, r9, r4
 8005a40:	f3c6 160a 	ubfx	r6, r6, #4, #11
 8005a44:	4632      	mov	r2, r6
 8005a46:	f8d8 11ec 	ldr.w	r1, [r8, #492]	; 0x1ec
 8005a4a:	4638      	mov	r0, r7
 8005a4c:	f002 fe65 	bl	800871a <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005a50:	f8d8 31ec 	ldr.w	r3, [r8, #492]	; 0x1ec
 8005a54:	4433      	add	r3, r6
 8005a56:	f8c8 31ec 	str.w	r3, [r8, #492]	; 0x1ec
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
      {
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8);
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005a5a:	f8d8 31f8 	ldr.w	r3, [r8, #504]	; 0x1f8
 8005a5e:	441e      	add	r6, r3
 8005a60:	f8c8 61f8 	str.w	r6, [r8, #504]	; 0x1f8
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005a64:	6822      	ldr	r2, [r4, #0]
 8005a66:	6993      	ldr	r3, [r2, #24]
 8005a68:	f043 0310 	orr.w	r3, r3, #16
 8005a6c:	6193      	str	r3, [r2, #24]
    }
    
    /* Handle SOF Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005a6e:	6820      	ldr	r0, [r4, #0]
 8005a70:	f002 fee4 	bl	800883c <USB_ReadInterrupts>
 8005a74:	0707      	lsls	r7, r0, #28
 8005a76:	d507      	bpl.n	8005a88 <HAL_PCD_IRQHandler+0x250>
    {
      HAL_PCD_SOFCallback(hpcd);
 8005a78:	4620      	mov	r0, r4
 8005a7a:	f7fe fc60 	bl	800433e <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005a7e:	6822      	ldr	r2, [r4, #0]
 8005a80:	6953      	ldr	r3, [r2, #20]
 8005a82:	f003 0308 	and.w	r3, r3, #8
 8005a86:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle Incomplete ISO IN Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005a88:	6820      	ldr	r0, [r4, #0]
 8005a8a:	f002 fed7 	bl	800883c <USB_ReadInterrupts>
 8005a8e:	02c6      	lsls	r6, r0, #11
 8005a90:	d508      	bpl.n	8005aa4 <HAL_PCD_IRQHandler+0x26c>
    {
      HAL_PCD_ISOINIncompleteCallback(hpcd, epnum);
 8005a92:	b2e9      	uxtb	r1, r5
 8005a94:	4620      	mov	r0, r4
 8005a96:	f7fe fc6f 	bl	8004378 <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005a9a:	6822      	ldr	r2, [r4, #0]
 8005a9c:	6953      	ldr	r3, [r2, #20]
 8005a9e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005aa2:	6153      	str	r3, [r2, #20]
    } 
    
    /* Handle Incomplete ISO OUT Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005aa4:	6820      	ldr	r0, [r4, #0]
 8005aa6:	f002 fec9 	bl	800883c <USB_ReadInterrupts>
 8005aaa:	0280      	lsls	r0, r0, #10
 8005aac:	d508      	bpl.n	8005ac0 <HAL_PCD_IRQHandler+0x288>
    {
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, epnum);
 8005aae:	b2e9      	uxtb	r1, r5
 8005ab0:	4620      	mov	r0, r4
 8005ab2:	f7fe fc5d 	bl	8004370 <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005ab6:	6822      	ldr	r2, [r4, #0]
 8005ab8:	6953      	ldr	r3, [r2, #20]
 8005aba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005abe:	6153      	str	r3, [r2, #20]
    } 
    
    /* Handle Connection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005ac0:	6820      	ldr	r0, [r4, #0]
 8005ac2:	f002 febb 	bl	800883c <USB_ReadInterrupts>
 8005ac6:	0041      	lsls	r1, r0, #1
 8005ac8:	d507      	bpl.n	8005ada <HAL_PCD_IRQHandler+0x2a2>
    {
      HAL_PCD_ConnectCallback(hpcd);
 8005aca:	4620      	mov	r0, r4
 8005acc:	f7fe fc58 	bl	8004380 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005ad0:	6822      	ldr	r2, [r4, #0]
 8005ad2:	6953      	ldr	r3, [r2, #20]
 8005ad4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005ad8:	6153      	str	r3, [r2, #20]
    } 
    
    /* Handle Disconnection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005ada:	6820      	ldr	r0, [r4, #0]
 8005adc:	f002 feae 	bl	800883c <USB_ReadInterrupts>
 8005ae0:	0742      	lsls	r2, r0, #29
 8005ae2:	d50a      	bpl.n	8005afa <HAL_PCD_IRQHandler+0x2c2>
    {
      temp = hpcd->Instance->GOTGINT;
 8005ae4:	6823      	ldr	r3, [r4, #0]
 8005ae6:	685d      	ldr	r5, [r3, #4]
      
      if((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005ae8:	076b      	lsls	r3, r5, #29
 8005aea:	d502      	bpl.n	8005af2 <HAL_PCD_IRQHandler+0x2ba>
      {
        HAL_PCD_DisconnectCallback(hpcd);
 8005aec:	4620      	mov	r0, r4
 8005aee:	f7fe fc4b 	bl	8004388 <HAL_PCD_DisconnectCallback>
      }
      hpcd->Instance->GOTGINT |= temp;
 8005af2:	6823      	ldr	r3, [r4, #0]
 8005af4:	685a      	ldr	r2, [r3, #4]
 8005af6:	4315      	orrs	r5, r2
 8005af8:	605d      	str	r5, [r3, #4]
    }
  }
}
 8005afa:	b007      	add	sp, #28
 8005afc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (ep_intr & 0x1)
 8005b00:	f018 0f01 	tst.w	r8, #1
 8005b04:	d049      	beq.n	8005b9a <HAL_PCD_IRQHandler+0x362>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, epnum);
 8005b06:	b2ea      	uxtb	r2, r5
 8005b08:	4611      	mov	r1, r2
 8005b0a:	6820      	ldr	r0, [r4, #0]
 8005b0c:	9203      	str	r2, [sp, #12]
 8005b0e:	f002 fea9 	bl	8008864 <USB_ReadDevOutEPInterrupt>
          if(( epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005b12:	f010 0f01 	tst.w	r0, #1
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, epnum);
 8005b16:	4682      	mov	sl, r0
          if(( epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005b18:	d032      	beq.n	8005b80 <HAL_PCD_IRQHandler+0x348>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005b1a:	2101      	movs	r1, #1
 8005b1c:	60b1      	str	r1, [r6, #8]
            if (USBx->GSNPSID == USB_OTG_CORE_ID_310A)
 8005b1e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005b20:	4b35      	ldr	r3, [pc, #212]	; (8005bf8 <HAL_PCD_IRQHandler+0x3c0>)
 8005b22:	9a03      	ldr	r2, [sp, #12]
 8005b24:	4299      	cmp	r1, r3
 8005b26:	d13f      	bne.n	8005ba8 <HAL_PCD_IRQHandler+0x370>
              if (!(USBx_OUTEP(0)->DOEPINT & (0x1 << 15)))
 8005b28:	f8d9 1008 	ldr.w	r1, [r9, #8]
 8005b2c:	0409      	lsls	r1, r1, #16
 8005b2e:	d41f      	bmi.n	8005b70 <HAL_PCD_IRQHandler+0x338>
                  if (hpcd->Init.dma_enable == 1)
 8005b30:	6921      	ldr	r1, [r4, #16]
 8005b32:	2901      	cmp	r1, #1
 8005b34:	d10c      	bne.n	8005b50 <HAL_PCD_IRQHandler+0x318>
                        (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005b36:	6931      	ldr	r1, [r6, #16]
                                                 hpcd->OUT_ep[epnum].maxpacket -
 8005b38:	f8db 01e8 	ldr.w	r0, [fp, #488]	; 0x1e8
                        (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005b3c:	f3c1 0112 	ubfx	r1, r1, #0, #19
                                                 hpcd->OUT_ep[epnum].maxpacket -
 8005b40:	1a41      	subs	r1, r0, r1
                  	hpcd->OUT_ep[epnum].xfer_count =
 8005b42:	f8cb 11f8 	str.w	r1, [fp, #504]	; 0x1f8
                    hpcd->OUT_ep[epnum].xfer_buff +=
 8005b46:	f8db 11ec 	ldr.w	r1, [fp, #492]	; 0x1ec
 8005b4a:	4408      	add	r0, r1
 8005b4c:	f8cb 01ec 	str.w	r0, [fp, #492]	; 0x1ec
                HAL_PCD_DataOutStageCallback(hpcd, epnum);
 8005b50:	4611      	mov	r1, r2
 8005b52:	4620      	mov	r0, r4
 8005b54:	f7fe fbe2 	bl	800431c <HAL_PCD_DataOutStageCallback>
              if(hpcd->Init.dma_enable == 1)
 8005b58:	6921      	ldr	r1, [r4, #16]
 8005b5a:	2901      	cmp	r1, #1
 8005b5c:	d108      	bne.n	8005b70 <HAL_PCD_IRQHandler+0x338>
                  if (!epnum && !hpcd->OUT_ep[epnum].xfer_len)
 8005b5e:	b93d      	cbnz	r5, 8005b70 <HAL_PCD_IRQHandler+0x338>
 8005b60:	f8d4 21f4 	ldr.w	r2, [r4, #500]	; 0x1f4
 8005b64:	b922      	cbnz	r2, 8005b70 <HAL_PCD_IRQHandler+0x338>
                    USB_EP0_OutStart(hpcd->Instance, 1, (uint8_t *)hpcd->Setup);
 8005b66:	f504 7262 	add.w	r2, r4, #904	; 0x388
 8005b6a:	6820      	ldr	r0, [r4, #0]
 8005b6c:	f002 feb3 	bl	80088d6 <USB_EP0_OutStart>
              USBx_OUTEP(0)->DOEPINT |= (0x1 << 15) | (0x1 << 5);
 8005b70:	f8d9 2008 	ldr.w	r2, [r9, #8]
 8005b74:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005b78:	f042 0220 	orr.w	r2, r2, #32
 8005b7c:	f8c9 2008 	str.w	r2, [r9, #8]
          if(( epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005b80:	f01a 0f08 	tst.w	sl, #8
 8005b84:	d004      	beq.n	8005b90 <HAL_PCD_IRQHandler+0x358>
            HAL_PCD_SetupStageCallback(hpcd);
 8005b86:	4620      	mov	r0, r4
 8005b88:	f7fe fbc2 	bl	8004310 <HAL_PCD_SetupStageCallback>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8005b8c:	2308      	movs	r3, #8
 8005b8e:	60b3      	str	r3, [r6, #8]
          if(( epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005b90:	f01a 0f10 	tst.w	sl, #16
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005b94:	bf1c      	itt	ne
 8005b96:	2310      	movne	r3, #16
 8005b98:	60b3      	strne	r3, [r6, #8]
        epnum++;
 8005b9a:	3501      	adds	r5, #1
        ep_intr >>= 1;
 8005b9c:	ea4f 0858 	mov.w	r8, r8, lsr #1
 8005ba0:	3620      	adds	r6, #32
 8005ba2:	f10b 0b1c 	add.w	fp, fp, #28
 8005ba6:	e673      	b.n	8005890 <HAL_PCD_IRQHandler+0x58>
              if (hpcd->Init.dma_enable == 1)
 8005ba8:	6921      	ldr	r1, [r4, #16]
 8005baa:	2901      	cmp	r1, #1
 8005bac:	d10c      	bne.n	8005bc8 <HAL_PCD_IRQHandler+0x390>
                      (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005bae:	6931      	ldr	r1, [r6, #16]
                                               hpcd->OUT_ep[epnum].maxpacket -
 8005bb0:	f8db 01e8 	ldr.w	r0, [fp, #488]	; 0x1e8
                      (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005bb4:	f3c1 0112 	ubfx	r1, r1, #0, #19
                                               hpcd->OUT_ep[epnum].maxpacket -
 8005bb8:	1a41      	subs	r1, r0, r1
                hpcd->OUT_ep[epnum].xfer_count =
 8005bba:	f8cb 11f8 	str.w	r1, [fp, #504]	; 0x1f8
                hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;            
 8005bbe:	f8db 11ec 	ldr.w	r1, [fp, #492]	; 0x1ec
 8005bc2:	4408      	add	r0, r1
 8005bc4:	f8cb 01ec 	str.w	r0, [fp, #492]	; 0x1ec
              HAL_PCD_DataOutStageCallback(hpcd, epnum);
 8005bc8:	4611      	mov	r1, r2
 8005bca:	4620      	mov	r0, r4
 8005bcc:	f7fe fba6 	bl	800431c <HAL_PCD_DataOutStageCallback>
              if(hpcd->Init.dma_enable == 1)
 8005bd0:	6921      	ldr	r1, [r4, #16]
 8005bd2:	2901      	cmp	r1, #1
 8005bd4:	d1d4      	bne.n	8005b80 <HAL_PCD_IRQHandler+0x348>
                if (!epnum && !hpcd->OUT_ep[epnum].xfer_len)
 8005bd6:	2d00      	cmp	r5, #0
 8005bd8:	d1d2      	bne.n	8005b80 <HAL_PCD_IRQHandler+0x348>
 8005bda:	f8d4 21f4 	ldr.w	r2, [r4, #500]	; 0x1f4
 8005bde:	2a00      	cmp	r2, #0
 8005be0:	d1ce      	bne.n	8005b80 <HAL_PCD_IRQHandler+0x348>
                  USB_EP0_OutStart(hpcd->Instance, 1, (uint8_t *)hpcd->Setup);
 8005be2:	f504 7262 	add.w	r2, r4, #904	; 0x388
 8005be6:	6820      	ldr	r0, [r4, #0]
 8005be8:	f002 fe75 	bl	80088d6 <USB_EP0_OutStart>
 8005bec:	e7c8      	b.n	8005b80 <HAL_PCD_IRQHandler+0x348>
 8005bee:	bf00      	nop
 8005bf0:	ff275340 	.word	0xff275340
 8005bf4:	000c34ff 	.word	0x000c34ff
 8005bf8:	4f54310a 	.word	0x4f54310a
        if (ep_intr & 0x1) /* In ITR */
 8005bfc:	f01b 0f01 	tst.w	fp, #1
 8005c00:	d074      	beq.n	8005cec <HAL_PCD_IRQHandler+0x4b4>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, epnum);
 8005c02:	fa5f fa85 	uxtb.w	sl, r5
 8005c06:	4651      	mov	r1, sl
 8005c08:	6820      	ldr	r0, [r4, #0]
 8005c0a:	f002 fe35 	bl	8008878 <USB_ReadDevInEPInterrupt>
          if(( epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005c0e:	f010 0f01 	tst.w	r0, #1
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, epnum);
 8005c12:	4680      	mov	r8, r0
          if(( epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005c14:	d020      	beq.n	8005c58 <HAL_PCD_IRQHandler+0x420>
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005c16:	f8d7 3834 	ldr.w	r3, [r7, #2100]	; 0x834
            fifoemptymsk = 0x1 << epnum;
 8005c1a:	2101      	movs	r1, #1
 8005c1c:	40a9      	lsls	r1, r5
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005c1e:	ea23 0301 	bic.w	r3, r3, r1
 8005c22:	f8c7 3834 	str.w	r3, [r7, #2100]	; 0x834
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005c26:	2301      	movs	r3, #1
 8005c28:	f8c9 3008 	str.w	r3, [r9, #8]
            if (hpcd->Init.dma_enable == 1)
 8005c2c:	6923      	ldr	r3, [r4, #16]
 8005c2e:	2b01      	cmp	r3, #1
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket; 
 8005c30:	bf01      	itttt	eq
 8005c32:	6cb3      	ldreq	r3, [r6, #72]	; 0x48
 8005c34:	6c72      	ldreq	r2, [r6, #68]	; 0x44
 8005c36:	189b      	addeq	r3, r3, r2
 8005c38:	64b3      	streq	r3, [r6, #72]	; 0x48
            HAL_PCD_DataInStageCallback(hpcd, epnum);
 8005c3a:	4651      	mov	r1, sl
 8005c3c:	4620      	mov	r0, r4
 8005c3e:	f7fe fb76 	bl	800432e <HAL_PCD_DataInStageCallback>
            if (hpcd->Init.dma_enable == 1)
 8005c42:	6921      	ldr	r1, [r4, #16]
 8005c44:	2901      	cmp	r1, #1
 8005c46:	d107      	bne.n	8005c58 <HAL_PCD_IRQHandler+0x420>
              if((epnum == 0) && (hpcd->IN_ep[epnum].xfer_len == 0))
 8005c48:	b935      	cbnz	r5, 8005c58 <HAL_PCD_IRQHandler+0x420>
 8005c4a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8005c4c:	b923      	cbnz	r3, 8005c58 <HAL_PCD_IRQHandler+0x420>
                USB_EP0_OutStart(hpcd->Instance, 1, (uint8_t *)hpcd->Setup);
 8005c4e:	f504 7262 	add.w	r2, r4, #904	; 0x388
 8005c52:	6820      	ldr	r0, [r4, #0]
 8005c54:	f002 fe3f 	bl	80088d6 <USB_EP0_OutStart>
          if(( epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005c58:	f018 0f08 	tst.w	r8, #8
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005c5c:	bf1c      	itt	ne
 8005c5e:	2308      	movne	r3, #8
 8005c60:	f8c9 3008 	strne.w	r3, [r9, #8]
          if(( epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005c64:	f018 0f10 	tst.w	r8, #16
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005c68:	bf1c      	itt	ne
 8005c6a:	2310      	movne	r3, #16
 8005c6c:	f8c9 3008 	strne.w	r3, [r9, #8]
          if(( epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005c70:	f018 0f40 	tst.w	r8, #64	; 0x40
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005c74:	bf1c      	itt	ne
 8005c76:	2340      	movne	r3, #64	; 0x40
 8005c78:	f8c9 3008 	strne.w	r3, [r9, #8]
          if(( epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005c7c:	f018 0f02 	tst.w	r8, #2
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005c80:	bf1c      	itt	ne
 8005c82:	2302      	movne	r3, #2
 8005c84:	f8c9 3008 	strne.w	r3, [r9, #8]
          if(( epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005c88:	f018 0f80 	tst.w	r8, #128	; 0x80
 8005c8c:	d02e      	beq.n	8005cec <HAL_PCD_IRQHandler+0x4b4>
  * @param  epnum: endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
 8005c8e:	6823      	ldr	r3, [r4, #0]
 8005c90:	9303      	str	r3, [sp, #12]
  int32_t len = 0U;
  uint32_t len32b = 0;
  uint32_t fifoemptymsk = 0;

  ep = &hpcd->IN_ep[epnum];
  len = ep->xfer_len - ep->xfer_count;
 8005c92:	6d72      	ldr	r2, [r6, #84]	; 0x54
 8005c94:	6d33      	ldr	r3, [r6, #80]	; 0x50
 8005c96:	eba3 0802 	sub.w	r8, r3, r2
 8005c9a:	6c73      	ldr	r3, [r6, #68]	; 0x44
 8005c9c:	4598      	cmp	r8, r3
 8005c9e:	bf28      	it	cs
 8005ca0:	4698      	movcs	r8, r3
  {
    len = ep->maxpacket;
  }
  
  
  len32b = (len + 3) / 4;
 8005ca2:	f108 0303 	add.w	r3, r8, #3
 8005ca6:	2204      	movs	r2, #4
 8005ca8:	fb93 f3f2 	sdiv	r3, r3, r2
 8005cac:	9304      	str	r3, [sp, #16]
 
  while  ( (USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b &&
 8005cae:	9b03      	ldr	r3, [sp, #12]
 8005cb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005cb4:	eb03 1345 	add.w	r3, r3, r5, lsl #5
 8005cb8:	9305      	str	r3, [sp, #20]
 8005cba:	9b05      	ldr	r3, [sp, #20]
 8005cbc:	9a04      	ldr	r2, [sp, #16]
 8005cbe:	699b      	ldr	r3, [r3, #24]
 8005cc0:	b29b      	uxth	r3, r3
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d904      	bls.n	8005cd0 <HAL_PCD_IRQHandler+0x498>
          ep->xfer_count < ep->xfer_len &&
 8005cc6:	6d72      	ldr	r2, [r6, #84]	; 0x54
 8005cc8:	6d33      	ldr	r3, [r6, #80]	; 0x50
  while  ( (USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b &&
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d900      	bls.n	8005cd0 <HAL_PCD_IRQHandler+0x498>
          ep->xfer_count < ep->xfer_len &&
 8005cce:	b9a3      	cbnz	r3, 8005cfa <HAL_PCD_IRQHandler+0x4c2>
    
    ep->xfer_buff  += len;
    ep->xfer_count += len;
  }
  
  if(len <= 0)
 8005cd0:	f1b8 0f00 	cmp.w	r8, #0
 8005cd4:	dc0a      	bgt.n	8005cec <HAL_PCD_IRQHandler+0x4b4>
  {
    fifoemptymsk = 0x1 << epnum;
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005cd6:	9b03      	ldr	r3, [sp, #12]
    fifoemptymsk = 0x1 << epnum;
 8005cd8:	2201      	movs	r2, #1
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005cda:	f503 6a00 	add.w	sl, r3, #2048	; 0x800
 8005cde:	f8d3 3834 	ldr.w	r3, [r3, #2100]	; 0x834
    fifoemptymsk = 0x1 << epnum;
 8005ce2:	40aa      	lsls	r2, r5
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005ce4:	ea23 0302 	bic.w	r3, r3, r2
 8005ce8:	f8ca 3034 	str.w	r3, [sl, #52]	; 0x34
        epnum++;
 8005cec:	3501      	adds	r5, #1
        ep_intr >>= 1;
 8005cee:	ea4f 0b5b 	mov.w	fp, fp, lsr #1
 8005cf2:	361c      	adds	r6, #28
 8005cf4:	f109 0920 	add.w	r9, r9, #32
 8005cf8:	e5db      	b.n	80058b2 <HAL_PCD_IRQHandler+0x7a>
    len = ep->xfer_len - ep->xfer_count;
 8005cfa:	eba3 0802 	sub.w	r8, r3, r2
 8005cfe:	6c73      	ldr	r3, [r6, #68]	; 0x44
    USB_WritePacket(USBx, ep->xfer_buff, epnum, len, hpcd->Init.dma_enable); 
 8005d00:	9803      	ldr	r0, [sp, #12]
 8005d02:	4598      	cmp	r8, r3
 8005d04:	bf28      	it	cs
 8005d06:	4698      	movcs	r8, r3
    len32b = (len + 3) / 4;
 8005d08:	2204      	movs	r2, #4
 8005d0a:	f108 0303 	add.w	r3, r8, #3
 8005d0e:	fb93 f3f2 	sdiv	r3, r3, r2
 8005d12:	9304      	str	r3, [sp, #16]
    USB_WritePacket(USBx, ep->xfer_buff, epnum, len, hpcd->Init.dma_enable); 
 8005d14:	7c23      	ldrb	r3, [r4, #16]
 8005d16:	9300      	str	r3, [sp, #0]
 8005d18:	4652      	mov	r2, sl
 8005d1a:	fa1f f388 	uxth.w	r3, r8
 8005d1e:	6cb1      	ldr	r1, [r6, #72]	; 0x48
 8005d20:	f002 fcea 	bl	80086f8 <USB_WritePacket>
    ep->xfer_buff  += len;
 8005d24:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 8005d26:	4443      	add	r3, r8
 8005d28:	64b3      	str	r3, [r6, #72]	; 0x48
    ep->xfer_count += len;
 8005d2a:	6d73      	ldr	r3, [r6, #84]	; 0x54
 8005d2c:	4443      	add	r3, r8
 8005d2e:	6573      	str	r3, [r6, #84]	; 0x54
 8005d30:	e7c3      	b.n	8005cba <HAL_PCD_IRQHandler+0x482>
        HAL_PCD_ResumeCallback(hpcd);
 8005d32:	4620      	mov	r0, r4
 8005d34:	f7fe fb18 	bl	8004368 <HAL_PCD_ResumeCallback>
 8005d38:	e5d5      	b.n	80058e6 <HAL_PCD_IRQHandler+0xae>
        HAL_PCD_SuspendCallback(hpcd);
 8005d3a:	4620      	mov	r0, r4
 8005d3c:	f7fe fb10 	bl	8004360 <HAL_PCD_SuspendCallback>
 8005d40:	e601      	b.n	8005946 <HAL_PCD_IRQHandler+0x10e>
      for (index = 0; index < hpcd->Init.dev_endpoints ; index++)
 8005d42:	9802      	ldr	r0, [sp, #8]
        USBx_INEP(index)->DIEPINT = 0xFF;
 8005d44:	609a      	str	r2, [r3, #8]
      for (index = 0; index < hpcd->Init.dev_endpoints ; index++)
 8005d46:	3001      	adds	r0, #1
        USBx_OUTEP(index)->DOEPINT = 0xFF;
 8005d48:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
      for (index = 0; index < hpcd->Init.dev_endpoints ; index++)
 8005d4c:	9002      	str	r0, [sp, #8]
 8005d4e:	3320      	adds	r3, #32
 8005d50:	e60c      	b.n	800596c <HAL_PCD_IRQHandler+0x134>
        USBx_DEVICE->DOEPMSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM);
 8005d52:	6973      	ldr	r3, [r6, #20]
 8005d54:	f043 030b 	orr.w	r3, r3, #11
 8005d58:	6173      	str	r3, [r6, #20]
        USBx_DEVICE->DIEPMSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);
 8005d5a:	6933      	ldr	r3, [r6, #16]
 8005d5c:	f043 030b 	orr.w	r3, r3, #11
 8005d60:	6133      	str	r3, [r6, #16]
 8005d62:	e61c      	b.n	800599e <HAL_PCD_IRQHandler+0x166>
      else if((hclk >= 15000000)&&(hclk < 16000000))
 8005d64:	4a2f      	ldr	r2, [pc, #188]	; (8005e24 <HAL_PCD_IRQHandler+0x5ec>)
 8005d66:	4930      	ldr	r1, [pc, #192]	; (8005e28 <HAL_PCD_IRQHandler+0x5f0>)
 8005d68:	4402      	add	r2, r0
 8005d6a:	428a      	cmp	r2, r1
 8005d6c:	d803      	bhi.n	8005d76 <HAL_PCD_IRQHandler+0x53e>
        hpcd->Instance->GUSBCFG |= (uint32_t)((0xE << 10) & USB_OTG_GUSBCFG_TRDT);
 8005d6e:	68da      	ldr	r2, [r3, #12]
 8005d70:	f442 5260 	orr.w	r2, r2, #14336	; 0x3800
 8005d74:	e641      	b.n	80059fa <HAL_PCD_IRQHandler+0x1c2>
      else if((hclk >= 16000000)&&(hclk < 17200000))
 8005d76:	f5a0 0274 	sub.w	r2, r0, #15990784	; 0xf40000
 8005d7a:	492c      	ldr	r1, [pc, #176]	; (8005e2c <HAL_PCD_IRQHandler+0x5f4>)
 8005d7c:	f5a2 5210 	sub.w	r2, r2, #9216	; 0x2400
 8005d80:	428a      	cmp	r2, r1
 8005d82:	d803      	bhi.n	8005d8c <HAL_PCD_IRQHandler+0x554>
        hpcd->Instance->GUSBCFG |= (uint32_t)((0xD << 10) & USB_OTG_GUSBCFG_TRDT);
 8005d84:	68da      	ldr	r2, [r3, #12]
 8005d86:	f442 5250 	orr.w	r2, r2, #13312	; 0x3400
 8005d8a:	e636      	b.n	80059fa <HAL_PCD_IRQHandler+0x1c2>
      else if((hclk >= 17200000)&&(hclk < 18500000))
 8005d8c:	f1a0 7283 	sub.w	r2, r0, #17170432	; 0x1060000
 8005d90:	4927      	ldr	r1, [pc, #156]	; (8005e30 <HAL_PCD_IRQHandler+0x5f8>)
 8005d92:	f5a2 42e7 	sub.w	r2, r2, #29568	; 0x7380
 8005d96:	428a      	cmp	r2, r1
 8005d98:	d803      	bhi.n	8005da2 <HAL_PCD_IRQHandler+0x56a>
        hpcd->Instance->GUSBCFG |= (uint32_t)((0xC << 10) & USB_OTG_GUSBCFG_TRDT);
 8005d9a:	68da      	ldr	r2, [r3, #12]
 8005d9c:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8005da0:	e62b      	b.n	80059fa <HAL_PCD_IRQHandler+0x1c2>
      else if((hclk >= 18500000)&&(hclk < 20000000))
 8005da2:	4a24      	ldr	r2, [pc, #144]	; (8005e34 <HAL_PCD_IRQHandler+0x5fc>)
 8005da4:	4924      	ldr	r1, [pc, #144]	; (8005e38 <HAL_PCD_IRQHandler+0x600>)
 8005da6:	4402      	add	r2, r0
 8005da8:	428a      	cmp	r2, r1
 8005daa:	d803      	bhi.n	8005db4 <HAL_PCD_IRQHandler+0x57c>
        hpcd->Instance->GUSBCFG |= (uint32_t)((0xB << 10) & USB_OTG_GUSBCFG_TRDT);
 8005dac:	68da      	ldr	r2, [r3, #12]
 8005dae:	f442 5230 	orr.w	r2, r2, #11264	; 0x2c00
 8005db2:	e622      	b.n	80059fa <HAL_PCD_IRQHandler+0x1c2>
      else if((hclk >= 20000000)&&(hclk < 21800000))
 8005db4:	4a21      	ldr	r2, [pc, #132]	; (8005e3c <HAL_PCD_IRQHandler+0x604>)
 8005db6:	4922      	ldr	r1, [pc, #136]	; (8005e40 <HAL_PCD_IRQHandler+0x608>)
 8005db8:	4402      	add	r2, r0
 8005dba:	428a      	cmp	r2, r1
 8005dbc:	d803      	bhi.n	8005dc6 <HAL_PCD_IRQHandler+0x58e>
        hpcd->Instance->GUSBCFG |= (uint32_t)((0xA << 10) & USB_OTG_GUSBCFG_TRDT);
 8005dbe:	68da      	ldr	r2, [r3, #12]
 8005dc0:	f442 5220 	orr.w	r2, r2, #10240	; 0x2800
 8005dc4:	e619      	b.n	80059fa <HAL_PCD_IRQHandler+0x1c2>
      else if((hclk >= 21800000)&&(hclk < 24000000))
 8005dc6:	4a1f      	ldr	r2, [pc, #124]	; (8005e44 <HAL_PCD_IRQHandler+0x60c>)
 8005dc8:	491f      	ldr	r1, [pc, #124]	; (8005e48 <HAL_PCD_IRQHandler+0x610>)
 8005dca:	4402      	add	r2, r0
 8005dcc:	428a      	cmp	r2, r1
 8005dce:	d803      	bhi.n	8005dd8 <HAL_PCD_IRQHandler+0x5a0>
        hpcd->Instance->GUSBCFG |= (uint32_t)((0x9 << 10) & USB_OTG_GUSBCFG_TRDT);
 8005dd0:	68da      	ldr	r2, [r3, #12]
 8005dd2:	f442 5210 	orr.w	r2, r2, #9216	; 0x2400
 8005dd6:	e610      	b.n	80059fa <HAL_PCD_IRQHandler+0x1c2>
      else if((hclk >= 24000000)&&(hclk < 27700000))
 8005dd8:	f1a0 72b7 	sub.w	r2, r0, #23986176	; 0x16e0000
 8005ddc:	491b      	ldr	r1, [pc, #108]	; (8005e4c <HAL_PCD_IRQHandler+0x614>)
 8005dde:	f5a2 5258 	sub.w	r2, r2, #13824	; 0x3600
 8005de2:	428a      	cmp	r2, r1
 8005de4:	d803      	bhi.n	8005dee <HAL_PCD_IRQHandler+0x5b6>
        hpcd->Instance->GUSBCFG |= (uint32_t)((0x8 << 10) & USB_OTG_GUSBCFG_TRDT);
 8005de6:	68da      	ldr	r2, [r3, #12]
 8005de8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005dec:	e605      	b.n	80059fa <HAL_PCD_IRQHandler+0x1c2>
      else if((hclk >= 27700000)&&(hclk < 32000000))
 8005dee:	4a18      	ldr	r2, [pc, #96]	; (8005e50 <HAL_PCD_IRQHandler+0x618>)
 8005df0:	4918      	ldr	r1, [pc, #96]	; (8005e54 <HAL_PCD_IRQHandler+0x61c>)
 8005df2:	4402      	add	r2, r0
 8005df4:	428a      	cmp	r2, r1
        hpcd->Instance->GUSBCFG |= (uint32_t)((0x7 << 10) & USB_OTG_GUSBCFG_TRDT);
 8005df6:	68da      	ldr	r2, [r3, #12]
 8005df8:	bf94      	ite	ls
 8005dfa:	f442 52e0 	orrls.w	r2, r2, #7168	; 0x1c00
        hpcd->Instance->GUSBCFG |= (uint32_t)((0x6 << 10) & USB_OTG_GUSBCFG_TRDT);
 8005dfe:	f442 52c0 	orrhi.w	r2, r2, #6144	; 0x1800
 8005e02:	e5fa      	b.n	80059fa <HAL_PCD_IRQHandler+0x1c2>
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8005e04:	2b06      	cmp	r3, #6
 8005e06:	f47f ae2d 	bne.w	8005a64 <HAL_PCD_IRQHandler+0x22c>
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8);
 8005e0a:	2208      	movs	r2, #8
 8005e0c:	f504 7162 	add.w	r1, r4, #904	; 0x388
 8005e10:	4638      	mov	r0, r7
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005e12:	f04f 081c 	mov.w	r8, #28
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8);
 8005e16:	f002 fc80 	bl	800871a <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005e1a:	fb08 4809 	mla	r8, r8, r9, r4
 8005e1e:	f3c6 160a 	ubfx	r6, r6, #4, #11
 8005e22:	e61a      	b.n	8005a5a <HAL_PCD_IRQHandler+0x222>
 8005e24:	ff1b1e40 	.word	0xff1b1e40
 8005e28:	000f423f 	.word	0x000f423f
 8005e2c:	00124f7f 	.word	0x00124f7f
 8005e30:	0013d61f 	.word	0x0013d61f
 8005e34:	fee5b660 	.word	0xfee5b660
 8005e38:	0016e35f 	.word	0x0016e35f
 8005e3c:	feced300 	.word	0xfeced300
 8005e40:	001b773f 	.word	0x001b773f
 8005e44:	feb35bc0 	.word	0xfeb35bc0
 8005e48:	002191bf 	.word	0x002191bf
 8005e4c:	0038751f 	.word	0x0038751f
 8005e50:	fe5954e0 	.word	0xfe5954e0
 8005e54:	00419cdf 	.word	0x00419cdf

08005e58 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd); 
 8005e58:	f890 2384 	ldrb.w	r2, [r0, #900]	; 0x384
 8005e5c:	2a01      	cmp	r2, #1
{
 8005e5e:	b510      	push	{r4, lr}
 8005e60:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd); 
 8005e62:	d00b      	beq.n	8005e7c <HAL_PCD_SetAddress+0x24>
 8005e64:	2201      	movs	r2, #1
 8005e66:	f880 2384 	strb.w	r2, [r0, #900]	; 0x384
  hpcd->USB_Address = address;
 8005e6a:	f884 1038 	strb.w	r1, [r4, #56]	; 0x38
  USB_SetDevAddress(hpcd->Instance, address);
 8005e6e:	6800      	ldr	r0, [r0, #0]
 8005e70:	f002 fcbc 	bl	80087ec <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);   
 8005e74:	2000      	movs	r0, #0
 8005e76:	f884 0384 	strb.w	r0, [r4, #900]	; 0x384
  return HAL_OK;
 8005e7a:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd); 
 8005e7c:	2002      	movs	r0, #2
}
 8005e7e:	bd10      	pop	{r4, pc}

08005e80 <HAL_PCD_EP_Open>:
{
 8005e80:	b570      	push	{r4, r5, r6, lr}
 8005e82:	4604      	mov	r4, r0
  if ((ep_addr & 0x80) == 0x80)
 8005e84:	b248      	sxtb	r0, r1
 8005e86:	2800      	cmp	r0, #0
 8005e88:	f001 067f 	and.w	r6, r1, #127	; 0x7f
 8005e8c:	f04f 051c 	mov.w	r5, #28
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8005e90:	bfb5      	itete	lt
 8005e92:	fb05 4106 	mlalt	r1, r5, r6, r4
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8005e96:	fb05 4101 	mlage	r1, r5, r1, r4
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8005e9a:	313c      	addlt	r1, #60	; 0x3c
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8005e9c:	f501 71f0 	addge.w	r1, r1, #480	; 0x1e0
  ep->is_in = (0x80 & ep_addr) != 0;
 8005ea0:	0fc0      	lsrs	r0, r0, #31
  ep->num   = ep_addr & 0x7F;
 8005ea2:	700e      	strb	r6, [r1, #0]
  ep->is_in = (0x80 & ep_addr) != 0;
 8005ea4:	7048      	strb	r0, [r1, #1]
  ep->type = ep_type;
 8005ea6:	70cb      	strb	r3, [r1, #3]
  __HAL_LOCK(hpcd);
 8005ea8:	f894 3384 	ldrb.w	r3, [r4, #900]	; 0x384
  ep->maxpacket = ep_mps;
 8005eac:	608a      	str	r2, [r1, #8]
  __HAL_LOCK(hpcd);
 8005eae:	2b01      	cmp	r3, #1
 8005eb0:	d009      	beq.n	8005ec6 <HAL_PCD_EP_Open+0x46>
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	f884 3384 	strb.w	r3, [r4, #900]	; 0x384
  USB_ActivateEndpoint(hpcd->Instance , ep);
 8005eb8:	6820      	ldr	r0, [r4, #0]
 8005eba:	f002 fa94 	bl	80083e6 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005ebe:	2000      	movs	r0, #0
 8005ec0:	f884 0384 	strb.w	r0, [r4, #900]	; 0x384
  return ret;
 8005ec4:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hpcd);
 8005ec6:	2002      	movs	r0, #2
}
 8005ec8:	bd70      	pop	{r4, r5, r6, pc}

08005eca <HAL_PCD_EP_Close>:
  if ((ep_addr & 0x80) == 0x80)
 8005eca:	b24b      	sxtb	r3, r1
 8005ecc:	2b00      	cmp	r3, #0
{  
 8005ece:	b510      	push	{r4, lr}
 8005ed0:	f04f 021c 	mov.w	r2, #28
 8005ed4:	4604      	mov	r4, r0
 8005ed6:	f001 007f 	and.w	r0, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8005eda:	bfb5      	itete	lt
 8005edc:	fb02 4100 	mlalt	r1, r2, r0, r4
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8005ee0:	fb02 4101 	mlage	r1, r2, r1, r4
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8005ee4:	313c      	addlt	r1, #60	; 0x3c
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8005ee6:	f501 71f0 	addge.w	r1, r1, #480	; 0x1e0
  ep->is_in = (0x80 & ep_addr) != 0;
 8005eea:	0fdb      	lsrs	r3, r3, #31
  ep->num   = ep_addr & 0x7F;
 8005eec:	7008      	strb	r0, [r1, #0]
  ep->is_in = (0x80 & ep_addr) != 0;
 8005eee:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd); 
 8005ef0:	f894 3384 	ldrb.w	r3, [r4, #900]	; 0x384
 8005ef4:	2b01      	cmp	r3, #1
 8005ef6:	d009      	beq.n	8005f0c <HAL_PCD_EP_Close+0x42>
 8005ef8:	2301      	movs	r3, #1
 8005efa:	f884 3384 	strb.w	r3, [r4, #900]	; 0x384
  USB_DeactivateEndpoint(hpcd->Instance , ep);
 8005efe:	6820      	ldr	r0, [r4, #0]
 8005f00:	f002 fab0 	bl	8008464 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);   
 8005f04:	2000      	movs	r0, #0
 8005f06:	f884 0384 	strb.w	r0, [r4, #900]	; 0x384
  return HAL_OK;
 8005f0a:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd); 
 8005f0c:	2002      	movs	r0, #2
}
 8005f0e:	bd10      	pop	{r4, pc}

08005f10 <HAL_PCD_EP_Receive>:
{
 8005f10:	b570      	push	{r4, r5, r6, lr}
 8005f12:	4604      	mov	r4, r0
 8005f14:	f001 067f 	and.w	r6, r1, #127	; 0x7f
  ep->xfer_buff = pBuf;  
 8005f18:	201c      	movs	r0, #28
 8005f1a:	fb00 4506 	mla	r5, r0, r6, r4
  ep->xfer_len = len;
 8005f1e:	f8c5 31f4 	str.w	r3, [r5, #500]	; 0x1f4
  ep->xfer_count = 0;
 8005f22:	2300      	movs	r3, #0
 8005f24:	f8c5 31f8 	str.w	r3, [r5, #504]	; 0x1f8
  ep->is_in = 0;
 8005f28:	f885 31e1 	strb.w	r3, [r5, #481]	; 0x1e1
  __HAL_LOCK(hpcd);
 8005f2c:	f894 3384 	ldrb.w	r3, [r4, #900]	; 0x384
  ep->xfer_buff = pBuf;  
 8005f30:	f8c5 21ec 	str.w	r2, [r5, #492]	; 0x1ec
  __HAL_LOCK(hpcd);
 8005f34:	2b01      	cmp	r3, #1
  ep->num = ep_addr & 0x7F;
 8005f36:	f885 61e0 	strb.w	r6, [r5, #480]	; 0x1e0
  __HAL_LOCK(hpcd);
 8005f3a:	d011      	beq.n	8005f60 <HAL_PCD_EP_Receive+0x50>
 8005f3c:	6922      	ldr	r2, [r4, #16]
    USB_EP0StartXfer(hpcd->Instance, ep, hpcd->Init.dma_enable);
 8005f3e:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8005f40:	2301      	movs	r3, #1
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8005f42:	f505 71f0 	add.w	r1, r5, #480	; 0x1e0
  __HAL_LOCK(hpcd);
 8005f46:	f884 3384 	strb.w	r3, [r4, #900]	; 0x384
    USB_EP0StartXfer(hpcd->Instance, ep, hpcd->Init.dma_enable);
 8005f4a:	b2d2      	uxtb	r2, r2
  if ((ep_addr & 0x7F) == 0 )
 8005f4c:	b92e      	cbnz	r6, 8005f5a <HAL_PCD_EP_Receive+0x4a>
    USB_EP0StartXfer(hpcd->Instance, ep, hpcd->Init.dma_enable);
 8005f4e:	f002 fb6f 	bl	8008630 <USB_EP0StartXfer>
  __HAL_UNLOCK(hpcd);
 8005f52:	2000      	movs	r0, #0
 8005f54:	f884 0384 	strb.w	r0, [r4, #900]	; 0x384
  return HAL_OK;
 8005f58:	bd70      	pop	{r4, r5, r6, pc}
    USB_EPStartXfer(hpcd->Instance, ep, hpcd->Init.dma_enable);
 8005f5a:	f002 fab1 	bl	80084c0 <USB_EPStartXfer>
 8005f5e:	e7f8      	b.n	8005f52 <HAL_PCD_EP_Receive+0x42>
  __HAL_LOCK(hpcd);
 8005f60:	2002      	movs	r0, #2
}
 8005f62:	bd70      	pop	{r4, r5, r6, pc}

08005f64 <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & 0x7F].xfer_count;
 8005f64:	231c      	movs	r3, #28
 8005f66:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8005f6a:	fb03 0101 	mla	r1, r3, r1, r0
}
 8005f6e:	f8b1 01f8 	ldrh.w	r0, [r1, #504]	; 0x1f8
 8005f72:	4770      	bx	lr

08005f74 <HAL_PCD_EP_Transmit>:
{
 8005f74:	b570      	push	{r4, r5, r6, lr}
 8005f76:	4604      	mov	r4, r0
 8005f78:	f001 067f 	and.w	r6, r1, #127	; 0x7f
  ep->xfer_buff = pBuf;  
 8005f7c:	201c      	movs	r0, #28
 8005f7e:	fb00 4506 	mla	r5, r0, r6, r4
 8005f82:	64aa      	str	r2, [r5, #72]	; 0x48
  ep->xfer_len = len;
 8005f84:	652b      	str	r3, [r5, #80]	; 0x50
  __HAL_LOCK(hpcd);
 8005f86:	f894 2384 	ldrb.w	r2, [r4, #900]	; 0x384
  ep->num = ep_addr & 0x7F;
 8005f8a:	f885 603c 	strb.w	r6, [r5, #60]	; 0x3c
  ep->xfer_count = 0;
 8005f8e:	2300      	movs	r3, #0
 8005f90:	656b      	str	r3, [r5, #84]	; 0x54
  ep->is_in = 1;
 8005f92:	2301      	movs	r3, #1
  __HAL_LOCK(hpcd);
 8005f94:	429a      	cmp	r2, r3
  ep->is_in = 1;
 8005f96:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  __HAL_LOCK(hpcd);
 8005f9a:	d010      	beq.n	8005fbe <HAL_PCD_EP_Transmit+0x4a>
 8005f9c:	6922      	ldr	r2, [r4, #16]
 8005f9e:	f884 3384 	strb.w	r3, [r4, #900]	; 0x384
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8005fa2:	f105 013c 	add.w	r1, r5, #60	; 0x3c
    USB_EP0StartXfer(hpcd->Instance,ep,  hpcd->Init.dma_enable);
 8005fa6:	b2d2      	uxtb	r2, r2
 8005fa8:	6820      	ldr	r0, [r4, #0]
  if ((ep_addr & 0x7F) == 0 )
 8005faa:	b92e      	cbnz	r6, 8005fb8 <HAL_PCD_EP_Transmit+0x44>
    USB_EP0StartXfer(hpcd->Instance,ep,  hpcd->Init.dma_enable);
 8005fac:	f002 fb40 	bl	8008630 <USB_EP0StartXfer>
  __HAL_UNLOCK(hpcd);
 8005fb0:	2000      	movs	r0, #0
 8005fb2:	f884 0384 	strb.w	r0, [r4, #900]	; 0x384
  return HAL_OK;
 8005fb6:	bd70      	pop	{r4, r5, r6, pc}
    USB_EPStartXfer(hpcd->Instance, ep,  hpcd->Init.dma_enable);
 8005fb8:	f002 fa82 	bl	80084c0 <USB_EPStartXfer>
 8005fbc:	e7f8      	b.n	8005fb0 <HAL_PCD_EP_Transmit+0x3c>
  __HAL_LOCK(hpcd);
 8005fbe:	2002      	movs	r0, #2
}
 8005fc0:	bd70      	pop	{r4, r5, r6, pc}

08005fc2 <HAL_PCD_EP_SetStall>:
{
 8005fc2:	b538      	push	{r3, r4, r5, lr}
  if ((0x80 & ep_addr) == 0x80)
 8005fc4:	b24b      	sxtb	r3, r1
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	f001 057f 	and.w	r5, r1, #127	; 0x7f
 8005fcc:	f04f 021c 	mov.w	r2, #28
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8005fd0:	bfb5      	itete	lt
 8005fd2:	fb02 0105 	mlalt	r1, r2, r5, r0
    ep = &hpcd->OUT_ep[ep_addr];
 8005fd6:	fb02 0101 	mlage	r1, r2, r1, r0
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8005fda:	313c      	addlt	r1, #60	; 0x3c
    ep = &hpcd->OUT_ep[ep_addr];
 8005fdc:	f501 71f0 	addge.w	r1, r1, #480	; 0x1e0
  ep->is_stall = 1;
 8005fe0:	2201      	movs	r2, #1
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8005fe2:	0fdb      	lsrs	r3, r3, #31
  ep->num   = ep_addr & 0x7F;
 8005fe4:	b2ed      	uxtb	r5, r5
  ep->is_stall = 1;
 8005fe6:	708a      	strb	r2, [r1, #2]
  ep->num   = ep_addr & 0x7F;
 8005fe8:	700d      	strb	r5, [r1, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8005fea:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd);
 8005fec:	f890 3384 	ldrb.w	r3, [r0, #900]	; 0x384
 8005ff0:	4293      	cmp	r3, r2
{
 8005ff2:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8005ff4:	d00f      	beq.n	8006016 <HAL_PCD_EP_SetStall+0x54>
 8005ff6:	f880 2384 	strb.w	r2, [r0, #900]	; 0x384
  USB_EPSetStall(hpcd->Instance , ep);
 8005ffa:	6800      	ldr	r0, [r0, #0]
 8005ffc:	f002 fb9d 	bl	800873a <USB_EPSetStall>
  if((ep_addr & 0x7F) == 0)
 8006000:	b92d      	cbnz	r5, 800600e <HAL_PCD_EP_SetStall+0x4c>
    USB_EP0_OutStart(hpcd->Instance,  hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8006002:	f504 7262 	add.w	r2, r4, #904	; 0x388
 8006006:	7c21      	ldrb	r1, [r4, #16]
 8006008:	6820      	ldr	r0, [r4, #0]
 800600a:	f002 fc64 	bl	80088d6 <USB_EP0_OutStart>
  __HAL_UNLOCK(hpcd); 
 800600e:	2000      	movs	r0, #0
 8006010:	f884 0384 	strb.w	r0, [r4, #900]	; 0x384
  return HAL_OK;
 8006014:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd);
 8006016:	2002      	movs	r0, #2
}
 8006018:	bd38      	pop	{r3, r4, r5, pc}

0800601a <HAL_PCD_EP_ClrStall>:
{
 800601a:	b538      	push	{r3, r4, r5, lr}
  if ((0x80 & ep_addr) == 0x80)
 800601c:	b24b      	sxtb	r3, r1
 800601e:	2b00      	cmp	r3, #0
{
 8006020:	4605      	mov	r5, r0
 8006022:	f04f 021c 	mov.w	r2, #28
 8006026:	f001 007f 	and.w	r0, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 800602a:	bfb5      	itete	lt
 800602c:	fb02 5100 	mlalt	r1, r2, r0, r5
    ep = &hpcd->OUT_ep[ep_addr];
 8006030:	fb02 5101 	mlage	r1, r2, r1, r5
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8006034:	313c      	addlt	r1, #60	; 0x3c
    ep = &hpcd->OUT_ep[ep_addr];
 8006036:	f501 71f0 	addge.w	r1, r1, #480	; 0x1e0
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 800603a:	0fdb      	lsrs	r3, r3, #31
  ep->is_stall = 0;
 800603c:	2400      	movs	r4, #0
 800603e:	708c      	strb	r4, [r1, #2]
  ep->num   = ep_addr & 0x7F;
 8006040:	7008      	strb	r0, [r1, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8006042:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd); 
 8006044:	f895 3384 	ldrb.w	r3, [r5, #900]	; 0x384
 8006048:	2b01      	cmp	r3, #1
 800604a:	d009      	beq.n	8006060 <HAL_PCD_EP_ClrStall+0x46>
 800604c:	2301      	movs	r3, #1
 800604e:	f885 3384 	strb.w	r3, [r5, #900]	; 0x384
  USB_EPClearStall(hpcd->Instance , ep);
 8006052:	6828      	ldr	r0, [r5, #0]
 8006054:	f002 fb90 	bl	8008778 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd); 
 8006058:	f885 4384 	strb.w	r4, [r5, #900]	; 0x384
  return HAL_OK;
 800605c:	4620      	mov	r0, r4
 800605e:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd); 
 8006060:	2002      	movs	r0, #2
}
 8006062:	bd38      	pop	{r3, r4, r5, pc}

08006064 <HAL_PCD_EP_Flush>:
  __HAL_LOCK(hpcd); 
 8006064:	f890 3384 	ldrb.w	r3, [r0, #900]	; 0x384
 8006068:	2b01      	cmp	r3, #1
{
 800606a:	b510      	push	{r4, lr}
 800606c:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd); 
 800606e:	d011      	beq.n	8006094 <HAL_PCD_EP_Flush+0x30>
 8006070:	2301      	movs	r3, #1
 8006072:	f880 3384 	strb.w	r3, [r0, #900]	; 0x384
  if ((ep_addr & 0x80) == 0x80)
 8006076:	060b      	lsls	r3, r1, #24
 8006078:	d508      	bpl.n	800608c <HAL_PCD_EP_Flush+0x28>
    USB_FlushTxFifo(hpcd->Instance, ep_addr & 0x7F);
 800607a:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 800607e:	6800      	ldr	r0, [r0, #0]
 8006080:	f002 f988 	bl	8008394 <USB_FlushTxFifo>
  __HAL_UNLOCK(hpcd); 
 8006084:	2000      	movs	r0, #0
 8006086:	f884 0384 	strb.w	r0, [r4, #900]	; 0x384
  return HAL_OK;
 800608a:	bd10      	pop	{r4, pc}
    USB_FlushRxFifo(hpcd->Instance);
 800608c:	6800      	ldr	r0, [r0, #0]
 800608e:	f002 f993 	bl	80083b8 <USB_FlushRxFifo>
 8006092:	e7f7      	b.n	8006084 <HAL_PCD_EP_Flush+0x20>
  __HAL_LOCK(hpcd); 
 8006094:	2002      	movs	r0, #2
}
 8006096:	bd10      	pop	{r4, pc}

08006098 <HAL_PCDEx_SetTxFiFo>:
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top 
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */
  
  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006098:	6800      	ldr	r0, [r0, #0]
{
 800609a:	b570      	push	{r4, r5, r6, lr}
  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800609c:	6a43      	ldr	r3, [r0, #36]	; 0x24
  
  if(fifo == 0)
 800609e:	b921      	cbnz	r1, 80060aa <HAL_PCDEx_SetTxFiFo+0x12>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = (size << 16) | Tx_Offset;
 80060a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80060a4:	6283      	str	r3, [r0, #40]	; 0x28
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1] = (size << 16) | Tx_Offset;
  }
  
  return HAL_OK;
}
 80060a6:	2000      	movs	r0, #0
 80060a8:	bd70      	pop	{r4, r5, r6, pc}
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80060aa:	6a84      	ldr	r4, [r0, #40]	; 0x28
    for (index = 0; index < (fifo - 1); index++)
 80060ac:	2500      	movs	r5, #0
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80060ae:	eb03 4314 	add.w	r3, r3, r4, lsr #16
    for (index = 0; index < (fifo - 1); index++)
 80060b2:	1e4e      	subs	r6, r1, #1
 80060b4:	b2ec      	uxtb	r4, r5
 80060b6:	42b4      	cmp	r4, r6
 80060b8:	f105 0501 	add.w	r5, r5, #1
 80060bc:	db06      	blt.n	80060cc <HAL_PCDEx_SetTxFiFo+0x34>
    hpcd->Instance->DIEPTXF[fifo - 1] = (size << 16) | Tx_Offset;
 80060be:	313f      	adds	r1, #63	; 0x3f
 80060c0:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 80060c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80060c8:	6043      	str	r3, [r0, #4]
 80060ca:	e7ec      	b.n	80060a6 <HAL_PCDEx_SetTxFiFo+0xe>
      Tx_Offset += (hpcd->Instance->DIEPTXF[index] >> 16);
 80060cc:	3440      	adds	r4, #64	; 0x40
 80060ce:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 80060d2:	6864      	ldr	r4, [r4, #4]
 80060d4:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80060d8:	e7ec      	b.n	80060b4 <HAL_PCDEx_SetTxFiFo+0x1c>

080060da <HAL_PCDEx_SetRxFiFo>:
  * @param  size: Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 80060da:	6803      	ldr	r3, [r0, #0]
  
  return HAL_OK;
}
 80060dc:	2000      	movs	r0, #0
  hpcd->Instance->GRXFSIZ = size;
 80060de:	6259      	str	r1, [r3, #36]	; 0x24
}
 80060e0:	4770      	bx	lr

080060e2 <HAL_PCDEx_ActivateLPM>:
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
 80060e2:	6802      	ldr	r2, [r0, #0]
{
 80060e4:	4603      	mov	r3, r0
  
  hpcd->lpm_active = ENABLE;
 80060e6:	2101      	movs	r1, #1
 80060e8:	f8c0 13c0 	str.w	r1, [r0, #960]	; 0x3c0
  hpcd->LPM_State = LPM_L0;
 80060ec:	2000      	movs	r0, #0
 80060ee:	f883 03b8 	strb.w	r0, [r3, #952]	; 0x3b8
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80060f2:	6993      	ldr	r3, [r2, #24]
 80060f4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80060f8:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80060fa:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80060fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006100:	f043 0303 	orr.w	r3, r3, #3
 8006104:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;  
}
 8006106:	4770      	bx	lr

08006108 <HAL_PCDEx_ActivateBCD>:
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateBCD(PCD_HandleTypeDef *hpcd)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
 8006108:	6802      	ldr	r2, [r0, #0]

  hpcd->battery_charging_active = ENABLE; 
 800610a:	2301      	movs	r3, #1
 800610c:	f8c0 33c4 	str.w	r3, [r0, #964]	; 0x3c4
  USBx->GCCFG |= (USB_OTG_GCCFG_BCDEN);
 8006110:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8006112:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006116:	6393      	str	r3, [r2, #56]	; 0x38
  
  return HAL_OK;  
}
 8006118:	2000      	movs	r0, #0
 800611a:	4770      	bx	lr

0800611c <HAL_PCDEx_LPM_Callback>:
 800611c:	4770      	bx	lr
	...

08006120 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
  return  (PWR->CR1 & PWR_CR1_VOS);
 8006120:	4b02      	ldr	r3, [pc, #8]	; (800612c <HAL_PWREx_GetVoltageRange+0xc>)
 8006122:	6818      	ldr	r0, [r3, #0]
}
 8006124:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8006128:	4770      	bx	lr
 800612a:	bf00      	nop
 800612c:	40007000 	.word	0x40007000

08006130 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006130:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos = 0;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
  
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006132:	4d1e      	ldr	r5, [pc, #120]	; (80061ac <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8006134:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8006136:	00da      	lsls	r2, r3, #3
{
 8006138:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800613a:	d518      	bpl.n	800616e <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800613c:	f7ff fff0 	bl	8006120 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }
  
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006140:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8006144:	d123      	bne.n	800618e <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006146:	2c80      	cmp	r4, #128	; 0x80
 8006148:	d929      	bls.n	800619e <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800614a:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800614c:	bf8c      	ite	hi
 800614e:	2002      	movhi	r0, #2
 8006150:	2001      	movls	r0, #1
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
  }
       
  __HAL_FLASH_SET_LATENCY(latency);
 8006152:	4a17      	ldr	r2, [pc, #92]	; (80061b0 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8006154:	6813      	ldr	r3, [r2, #0]
 8006156:	f023 0307 	bic.w	r3, r3, #7
 800615a:	4303      	orrs	r3, r0
 800615c:	6013      	str	r3, [r2, #0]
  
  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 800615e:	6813      	ldr	r3, [r2, #0]
 8006160:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }
  
  return HAL_OK;
}
 8006164:	1a18      	subs	r0, r3, r0
 8006166:	bf18      	it	ne
 8006168:	2001      	movne	r0, #1
 800616a:	b003      	add	sp, #12
 800616c:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 800616e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8006170:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006174:	65ab      	str	r3, [r5, #88]	; 0x58
 8006176:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8006178:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800617c:	9301      	str	r3, [sp, #4]
 800617e:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8006180:	f7ff ffce 	bl	8006120 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8006184:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8006186:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800618a:	65ab      	str	r3, [r5, #88]	; 0x58
 800618c:	e7d8      	b.n	8006140 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 800618e:	2c80      	cmp	r4, #128	; 0x80
 8006190:	d807      	bhi.n	80061a2 <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 8006192:	d008      	beq.n	80061a6 <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7) 
 8006194:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 8006198:	4258      	negs	r0, r3
 800619a:	4158      	adcs	r0, r3
 800619c:	e7d9      	b.n	8006152 <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800619e:	2000      	movs	r0, #0
 80061a0:	e7d7      	b.n	8006152 <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 80061a2:	2003      	movs	r0, #3
 80061a4:	e7d5      	b.n	8006152 <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 80061a6:	2002      	movs	r0, #2
 80061a8:	e7d3      	b.n	8006152 <RCC_SetFlashLatencyFromMSIRange+0x22>
 80061aa:	bf00      	nop
 80061ac:	40021000 	.word	0x40021000
 80061b0:	40022000 	.word	0x40022000

080061b4 <HAL_RCC_GetSysClockFreq>:
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 80061b4:	4b46      	ldr	r3, [pc, #280]	; (80062d0 <HAL_RCC_GetSysClockFreq+0x11c>)
 80061b6:	689a      	ldr	r2, [r3, #8]
 80061b8:	f012 0f0c 	tst.w	r2, #12
{
 80061bc:	b510      	push	{r4, lr}
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 80061be:	d009      	beq.n	80061d4 <HAL_RCC_GetSysClockFreq+0x20>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 80061c0:	689a      	ldr	r2, [r3, #8]
 80061c2:	f002 020c 	and.w	r2, r2, #12
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 80061c6:	2a0c      	cmp	r2, #12
 80061c8:	d148      	bne.n	800625c <HAL_RCC_GetSysClockFreq+0xa8>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 80061ca:	68da      	ldr	r2, [r3, #12]
 80061cc:	f002 0203 	and.w	r2, r2, #3
 80061d0:	2a01      	cmp	r2, #1
 80061d2:	d143      	bne.n	800625c <HAL_RCC_GetSysClockFreq+0xa8>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RESET)
 80061d4:	681a      	ldr	r2, [r3, #0]
 80061d6:	0712      	lsls	r2, r2, #28
 80061d8:	d437      	bmi.n	800624a <HAL_RCC_GetSysClockFreq+0x96>
      msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> POSITION_VAL(RCC_CSR_MSISRANGE);
 80061da:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 80061de:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 80061e2:	fa91 f1a1 	rbit	r1, r1
 80061e6:	fab1 f181 	clz	r1, r1
 80061ea:	f402 6270 	and.w	r2, r2, #3840	; 0xf00
      msirange = (RCC->CR & RCC_CR_MSIRANGE) >> POSITION_VAL(RCC_CR_MSIRANGE);
 80061ee:	40ca      	lsrs	r2, r1
    msirange = MSIRangeTable[msirange];
 80061f0:	4938      	ldr	r1, [pc, #224]	; (80062d4 <HAL_RCC_GetSysClockFreq+0x120>)
 80061f2:	f851 4022 	ldr.w	r4, [r1, r2, lsl #2]
    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 80061f6:	689a      	ldr	r2, [r3, #8]
      sysclockfreq = msirange;
 80061f8:	f012 0f0c 	tst.w	r2, #12
 80061fc:	bf0c      	ite	eq
 80061fe:	4620      	moveq	r0, r4
 8006200:	2000      	movne	r0, #0
  if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8006202:	689a      	ldr	r2, [r3, #8]
 8006204:	f002 020c 	and.w	r2, r2, #12
 8006208:	2a0c      	cmp	r2, #12
 800620a:	d154      	bne.n	80062b6 <HAL_RCC_GetSysClockFreq+0x102>
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800620c:	68da      	ldr	r2, [r3, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> POSITION_VAL(RCC_PLLCFGR_PLLM)) + 1U ;
 800620e:	68d8      	ldr	r0, [r3, #12]
 8006210:	2170      	movs	r1, #112	; 0x70
 8006212:	fa91 f1a1 	rbit	r1, r1
 8006216:	fab1 f181 	clz	r1, r1
 800621a:	f000 0070 	and.w	r0, r0, #112	; 0x70
 800621e:	40c8      	lsrs	r0, r1
 8006220:	1c41      	adds	r1, r0, #1
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8006222:	f002 0003 	and.w	r0, r2, #3
    switch (pllsource)
 8006226:	2802      	cmp	r0, #2
 8006228:	f44f 42fe 	mov.w	r2, #32512	; 0x7f00
 800622c:	d028      	beq.n	8006280 <HAL_RCC_GetSysClockFreq+0xcc>
 800622e:	2803      	cmp	r0, #3
 8006230:	d042      	beq.n	80062b8 <HAL_RCC_GetSysClockFreq+0x104>
      pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN));
 8006232:	68d8      	ldr	r0, [r3, #12]
 8006234:	fa92 f2a2 	rbit	r2, r2
 8006238:	fab2 f282 	clz	r2, r2
 800623c:	f400 40fe 	and.w	r0, r0, #32512	; 0x7f00
 8006240:	40d0      	lsrs	r0, r2
 8006242:	fbb4 f1f1 	udiv	r1, r4, r1
 8006246:	4348      	muls	r0, r1
      break;
 8006248:	e027      	b.n	800629a <HAL_RCC_GetSysClockFreq+0xe6>
      msirange = (RCC->CR & RCC_CR_MSIRANGE) >> POSITION_VAL(RCC_CR_MSIRANGE);
 800624a:	681a      	ldr	r2, [r3, #0]
 800624c:	21f0      	movs	r1, #240	; 0xf0
 800624e:	fa91 f1a1 	rbit	r1, r1
 8006252:	fab1 f181 	clz	r1, r1
 8006256:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 800625a:	e7c8      	b.n	80061ee <HAL_RCC_GetSysClockFreq+0x3a>
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800625c:	689a      	ldr	r2, [r3, #8]
 800625e:	f002 020c 	and.w	r2, r2, #12
 8006262:	2a04      	cmp	r2, #4
 8006264:	d007      	beq.n	8006276 <HAL_RCC_GetSysClockFreq+0xc2>
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006266:	689a      	ldr	r2, [r3, #8]
 8006268:	f002 020c 	and.w	r2, r2, #12
 800626c:	2a08      	cmp	r2, #8
 800626e:	d104      	bne.n	800627a <HAL_RCC_GetSysClockFreq+0xc6>
    sysclockfreq = HSE_VALUE;
 8006270:	4819      	ldr	r0, [pc, #100]	; (80062d8 <HAL_RCC_GetSysClockFreq+0x124>)
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 8006272:	2400      	movs	r4, #0
 8006274:	e7c5      	b.n	8006202 <HAL_RCC_GetSysClockFreq+0x4e>
    sysclockfreq = HSI_VALUE;
 8006276:	4819      	ldr	r0, [pc, #100]	; (80062dc <HAL_RCC_GetSysClockFreq+0x128>)
 8006278:	e7fb      	b.n	8006272 <HAL_RCC_GetSysClockFreq+0xbe>
  uint32_t sysclockfreq = 0U;
 800627a:	2000      	movs	r0, #0
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 800627c:	4604      	mov	r4, r0
 800627e:	e7c0      	b.n	8006202 <HAL_RCC_GetSysClockFreq+0x4e>
      pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN));
 8006280:	68d8      	ldr	r0, [r3, #12]
 8006282:	fa92 f2a2 	rbit	r2, r2
 8006286:	f400 40fe 	and.w	r0, r0, #32512	; 0x7f00
 800628a:	fab2 f282 	clz	r2, r2
 800628e:	fa20 f202 	lsr.w	r2, r0, r2
 8006292:	4812      	ldr	r0, [pc, #72]	; (80062dc <HAL_RCC_GetSysClockFreq+0x128>)
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN));
 8006294:	fbb0 f0f1 	udiv	r0, r0, r1
 8006298:	4350      	muls	r0, r2
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> POSITION_VAL(RCC_PLLCFGR_PLLR)) + 1U ) * 2U;
 800629a:	68db      	ldr	r3, [r3, #12]
 800629c:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80062a0:	fa92 f2a2 	rbit	r2, r2
 80062a4:	fab2 f282 	clz	r2, r2
 80062a8:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 80062ac:	40d3      	lsrs	r3, r2
 80062ae:	3301      	adds	r3, #1
 80062b0:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 80062b2:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80062b6:	bd10      	pop	{r4, pc}
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN));
 80062b8:	68d8      	ldr	r0, [r3, #12]
 80062ba:	fa92 f2a2 	rbit	r2, r2
 80062be:	f400 40fe 	and.w	r0, r0, #32512	; 0x7f00
 80062c2:	fab2 f282 	clz	r2, r2
 80062c6:	fa20 f202 	lsr.w	r2, r0, r2
 80062ca:	4803      	ldr	r0, [pc, #12]	; (80062d8 <HAL_RCC_GetSysClockFreq+0x124>)
 80062cc:	e7e2      	b.n	8006294 <HAL_RCC_GetSysClockFreq+0xe0>
 80062ce:	bf00      	nop
 80062d0:	40021000 	.word	0x40021000
 80062d4:	0800c584 	.word	0x0800c584
 80062d8:	007a1200 	.word	0x007a1200
 80062dc:	00f42400 	.word	0x00f42400

080062e0 <HAL_RCC_OscConfig>:
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80062e0:	6803      	ldr	r3, [r0, #0]
{
 80062e2:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80062e6:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80062e8:	06d8      	lsls	r0, r3, #27
 80062ea:	d541      	bpl.n	8006370 <HAL_RCC_OscConfig+0x90>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 80062ec:	4ca5      	ldr	r4, [pc, #660]	; (8006584 <HAL_RCC_OscConfig+0x2a4>)
 80062ee:	68a3      	ldr	r3, [r4, #8]
 80062f0:	f013 0f0c 	tst.w	r3, #12
 80062f4:	d166      	bne.n	80063c4 <HAL_RCC_OscConfig+0xe4>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80062f6:	6823      	ldr	r3, [r4, #0]
 80062f8:	0799      	lsls	r1, r3, #30
 80062fa:	d505      	bpl.n	8006308 <HAL_RCC_OscConfig+0x28>
 80062fc:	69ab      	ldr	r3, [r5, #24]
 80062fe:	b91b      	cbnz	r3, 8006308 <HAL_RCC_OscConfig+0x28>
        return HAL_ERROR;
 8006300:	2001      	movs	r0, #1
}
 8006302:	b002      	add	sp, #8
 8006304:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006308:	6823      	ldr	r3, [r4, #0]
 800630a:	6a28      	ldr	r0, [r5, #32]
 800630c:	071a      	lsls	r2, r3, #28
 800630e:	bf56      	itet	pl
 8006310:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 8006314:	6823      	ldrmi	r3, [r4, #0]
 8006316:	091b      	lsrpl	r3, r3, #4
 8006318:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800631c:	4283      	cmp	r3, r0
 800631e:	d23c      	bcs.n	800639a <HAL_RCC_OscConfig+0xba>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006320:	f7ff ff06 	bl	8006130 <RCC_SetFlashLatencyFromMSIRange>
 8006324:	2800      	cmp	r0, #0
 8006326:	d1eb      	bne.n	8006300 <HAL_RCC_OscConfig+0x20>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006328:	6823      	ldr	r3, [r4, #0]
 800632a:	f043 0308 	orr.w	r3, r3, #8
 800632e:	6023      	str	r3, [r4, #0]
 8006330:	6823      	ldr	r3, [r4, #0]
 8006332:	6a2a      	ldr	r2, [r5, #32]
 8006334:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006338:	4313      	orrs	r3, r2
 800633a:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800633c:	6863      	ldr	r3, [r4, #4]
 800633e:	69ea      	ldr	r2, [r5, #28]
 8006340:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006344:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8006348:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 800634a:	f7ff ff33 	bl	80061b4 <HAL_RCC_GetSysClockFreq>
 800634e:	68a3      	ldr	r3, [r4, #8]
 8006350:	22f0      	movs	r2, #240	; 0xf0
 8006352:	fa92 f2a2 	rbit	r2, r2
 8006356:	fab2 f282 	clz	r2, r2
 800635a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800635e:	40d3      	lsrs	r3, r2
 8006360:	4a89      	ldr	r2, [pc, #548]	; (8006588 <HAL_RCC_OscConfig+0x2a8>)
 8006362:	5cd3      	ldrb	r3, [r2, r3]
 8006364:	40d8      	lsrs	r0, r3
 8006366:	4b89      	ldr	r3, [pc, #548]	; (800658c <HAL_RCC_OscConfig+0x2ac>)
 8006368:	6018      	str	r0, [r3, #0]
        HAL_InitTick (TICK_INT_PRIORITY);
 800636a:	2000      	movs	r0, #0
 800636c:	f7fe feb0 	bl	80050d0 <HAL_InitTick>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006370:	682b      	ldr	r3, [r5, #0]
 8006372:	07de      	lsls	r6, r3, #31
 8006374:	d45b      	bmi.n	800642e <HAL_RCC_OscConfig+0x14e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006376:	682b      	ldr	r3, [r5, #0]
 8006378:	079c      	lsls	r4, r3, #30
 800637a:	f100 80a3 	bmi.w	80064c4 <HAL_RCC_OscConfig+0x1e4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800637e:	682b      	ldr	r3, [r5, #0]
 8006380:	0719      	lsls	r1, r3, #28
 8006382:	f100 80e7 	bmi.w	8006554 <HAL_RCC_OscConfig+0x274>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006386:	682b      	ldr	r3, [r5, #0]
 8006388:	075a      	lsls	r2, r3, #29
 800638a:	f100 8115 	bmi.w	80065b8 <HAL_RCC_OscConfig+0x2d8>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800638e:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8006390:	2a00      	cmp	r2, #0
 8006392:	f040 817c 	bne.w	800668e <HAL_RCC_OscConfig+0x3ae>
  return HAL_OK;
 8006396:	2000      	movs	r0, #0
 8006398:	e7b3      	b.n	8006302 <HAL_RCC_OscConfig+0x22>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800639a:	6823      	ldr	r3, [r4, #0]
 800639c:	f043 0308 	orr.w	r3, r3, #8
 80063a0:	6023      	str	r3, [r4, #0]
 80063a2:	6823      	ldr	r3, [r4, #0]
 80063a4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80063a8:	4303      	orrs	r3, r0
 80063aa:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80063ac:	6863      	ldr	r3, [r4, #4]
 80063ae:	69ea      	ldr	r2, [r5, #28]
 80063b0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80063b4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80063b8:	6063      	str	r3, [r4, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80063ba:	f7ff feb9 	bl	8006130 <RCC_SetFlashLatencyFromMSIRange>
 80063be:	2800      	cmp	r0, #0
 80063c0:	d0c3      	beq.n	800634a <HAL_RCC_OscConfig+0x6a>
 80063c2:	e79d      	b.n	8006300 <HAL_RCC_OscConfig+0x20>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80063c4:	69ab      	ldr	r3, [r5, #24]
 80063c6:	b313      	cbz	r3, 800640e <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_MSI_ENABLE();
 80063c8:	6823      	ldr	r3, [r4, #0]
 80063ca:	f043 0301 	orr.w	r3, r3, #1
 80063ce:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80063d0:	f7fe fea6 	bl	8005120 <HAL_GetTick>
 80063d4:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 80063d6:	6823      	ldr	r3, [r4, #0]
 80063d8:	079b      	lsls	r3, r3, #30
 80063da:	d511      	bpl.n	8006400 <HAL_RCC_OscConfig+0x120>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80063dc:	6823      	ldr	r3, [r4, #0]
 80063de:	f043 0308 	orr.w	r3, r3, #8
 80063e2:	6023      	str	r3, [r4, #0]
 80063e4:	6823      	ldr	r3, [r4, #0]
 80063e6:	6a2a      	ldr	r2, [r5, #32]
 80063e8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80063ec:	4313      	orrs	r3, r2
 80063ee:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80063f0:	6863      	ldr	r3, [r4, #4]
 80063f2:	69ea      	ldr	r2, [r5, #28]
 80063f4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80063f8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80063fc:	6063      	str	r3, [r4, #4]
 80063fe:	e7b7      	b.n	8006370 <HAL_RCC_OscConfig+0x90>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006400:	f7fe fe8e 	bl	8005120 <HAL_GetTick>
 8006404:	1b80      	subs	r0, r0, r6
 8006406:	2802      	cmp	r0, #2
 8006408:	d9e5      	bls.n	80063d6 <HAL_RCC_OscConfig+0xf6>
            return HAL_TIMEOUT;
 800640a:	2003      	movs	r0, #3
 800640c:	e779      	b.n	8006302 <HAL_RCC_OscConfig+0x22>
        __HAL_RCC_MSI_DISABLE();
 800640e:	6823      	ldr	r3, [r4, #0]
 8006410:	f023 0301 	bic.w	r3, r3, #1
 8006414:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8006416:	f7fe fe83 	bl	8005120 <HAL_GetTick>
 800641a:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 800641c:	6823      	ldr	r3, [r4, #0]
 800641e:	079f      	lsls	r7, r3, #30
 8006420:	d5a6      	bpl.n	8006370 <HAL_RCC_OscConfig+0x90>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006422:	f7fe fe7d 	bl	8005120 <HAL_GetTick>
 8006426:	1b80      	subs	r0, r0, r6
 8006428:	2802      	cmp	r0, #2
 800642a:	d9f7      	bls.n	800641c <HAL_RCC_OscConfig+0x13c>
 800642c:	e7ed      	b.n	800640a <HAL_RCC_OscConfig+0x12a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || 
 800642e:	4c55      	ldr	r4, [pc, #340]	; (8006584 <HAL_RCC_OscConfig+0x2a4>)
 8006430:	68a3      	ldr	r3, [r4, #8]
 8006432:	f003 030c 	and.w	r3, r3, #12
 8006436:	2b08      	cmp	r3, #8
 8006438:	d009      	beq.n	800644e <HAL_RCC_OscConfig+0x16e>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800643a:	68a3      	ldr	r3, [r4, #8]
 800643c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || 
 8006440:	2b0c      	cmp	r3, #12
 8006442:	d10b      	bne.n	800645c <HAL_RCC_OscConfig+0x17c>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006444:	68e3      	ldr	r3, [r4, #12]
 8006446:	f003 0303 	and.w	r3, r3, #3
 800644a:	2b03      	cmp	r3, #3
 800644c:	d106      	bne.n	800645c <HAL_RCC_OscConfig+0x17c>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800644e:	6823      	ldr	r3, [r4, #0]
 8006450:	0398      	lsls	r0, r3, #14
 8006452:	d590      	bpl.n	8006376 <HAL_RCC_OscConfig+0x96>
 8006454:	686b      	ldr	r3, [r5, #4]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d18d      	bne.n	8006376 <HAL_RCC_OscConfig+0x96>
 800645a:	e751      	b.n	8006300 <HAL_RCC_OscConfig+0x20>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800645c:	686b      	ldr	r3, [r5, #4]
 800645e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006462:	d110      	bne.n	8006486 <HAL_RCC_OscConfig+0x1a6>
 8006464:	6823      	ldr	r3, [r4, #0]
 8006466:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800646a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800646c:	f7fe fe58 	bl	8005120 <HAL_GetTick>
 8006470:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8006472:	6823      	ldr	r3, [r4, #0]
 8006474:	0399      	lsls	r1, r3, #14
 8006476:	f53f af7e 	bmi.w	8006376 <HAL_RCC_OscConfig+0x96>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800647a:	f7fe fe51 	bl	8005120 <HAL_GetTick>
 800647e:	1b80      	subs	r0, r0, r6
 8006480:	2864      	cmp	r0, #100	; 0x64
 8006482:	d9f6      	bls.n	8006472 <HAL_RCC_OscConfig+0x192>
 8006484:	e7c1      	b.n	800640a <HAL_RCC_OscConfig+0x12a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006486:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800648a:	d104      	bne.n	8006496 <HAL_RCC_OscConfig+0x1b6>
 800648c:	6823      	ldr	r3, [r4, #0]
 800648e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006492:	6023      	str	r3, [r4, #0]
 8006494:	e7e6      	b.n	8006464 <HAL_RCC_OscConfig+0x184>
 8006496:	6822      	ldr	r2, [r4, #0]
 8006498:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800649c:	6022      	str	r2, [r4, #0]
 800649e:	6822      	ldr	r2, [r4, #0]
 80064a0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80064a4:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d1e0      	bne.n	800646c <HAL_RCC_OscConfig+0x18c>
        tickstart = HAL_GetTick();
 80064aa:	f7fe fe39 	bl	8005120 <HAL_GetTick>
 80064ae:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 80064b0:	6823      	ldr	r3, [r4, #0]
 80064b2:	039a      	lsls	r2, r3, #14
 80064b4:	f57f af5f 	bpl.w	8006376 <HAL_RCC_OscConfig+0x96>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80064b8:	f7fe fe32 	bl	8005120 <HAL_GetTick>
 80064bc:	1b80      	subs	r0, r0, r6
 80064be:	2864      	cmp	r0, #100	; 0x64
 80064c0:	d9f6      	bls.n	80064b0 <HAL_RCC_OscConfig+0x1d0>
 80064c2:	e7a2      	b.n	800640a <HAL_RCC_OscConfig+0x12a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 80064c4:	4c2f      	ldr	r4, [pc, #188]	; (8006584 <HAL_RCC_OscConfig+0x2a4>)
 80064c6:	68a3      	ldr	r3, [r4, #8]
 80064c8:	f003 030c 	and.w	r3, r3, #12
 80064cc:	2b04      	cmp	r3, #4
 80064ce:	d009      	beq.n	80064e4 <HAL_RCC_OscConfig+0x204>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80064d0:	68a3      	ldr	r3, [r4, #8]
 80064d2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 80064d6:	2b0c      	cmp	r3, #12
 80064d8:	d119      	bne.n	800650e <HAL_RCC_OscConfig+0x22e>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80064da:	68e3      	ldr	r3, [r4, #12]
 80064dc:	f003 0303 	and.w	r3, r3, #3
 80064e0:	2b02      	cmp	r3, #2
 80064e2:	d114      	bne.n	800650e <HAL_RCC_OscConfig+0x22e>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80064e4:	6823      	ldr	r3, [r4, #0]
 80064e6:	055b      	lsls	r3, r3, #21
 80064e8:	d503      	bpl.n	80064f2 <HAL_RCC_OscConfig+0x212>
 80064ea:	68eb      	ldr	r3, [r5, #12]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	f43f af07 	beq.w	8006300 <HAL_RCC_OscConfig+0x20>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064f2:	6861      	ldr	r1, [r4, #4]
 80064f4:	f04f 53f8 	mov.w	r3, #520093696	; 0x1f000000
 80064f8:	fa93 f3a3 	rbit	r3, r3
 80064fc:	fab3 f283 	clz	r2, r3
 8006500:	692b      	ldr	r3, [r5, #16]
 8006502:	4093      	lsls	r3, r2
 8006504:	f021 52f8 	bic.w	r2, r1, #520093696	; 0x1f000000
 8006508:	4313      	orrs	r3, r2
 800650a:	6063      	str	r3, [r4, #4]
 800650c:	e737      	b.n	800637e <HAL_RCC_OscConfig+0x9e>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800650e:	68eb      	ldr	r3, [r5, #12]
 8006510:	b17b      	cbz	r3, 8006532 <HAL_RCC_OscConfig+0x252>
        __HAL_RCC_HSI_ENABLE();
 8006512:	6823      	ldr	r3, [r4, #0]
 8006514:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006518:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800651a:	f7fe fe01 	bl	8005120 <HAL_GetTick>
 800651e:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8006520:	6823      	ldr	r3, [r4, #0]
 8006522:	055f      	lsls	r7, r3, #21
 8006524:	d4e5      	bmi.n	80064f2 <HAL_RCC_OscConfig+0x212>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006526:	f7fe fdfb 	bl	8005120 <HAL_GetTick>
 800652a:	1b80      	subs	r0, r0, r6
 800652c:	2802      	cmp	r0, #2
 800652e:	d9f7      	bls.n	8006520 <HAL_RCC_OscConfig+0x240>
 8006530:	e76b      	b.n	800640a <HAL_RCC_OscConfig+0x12a>
        __HAL_RCC_HSI_DISABLE();
 8006532:	6823      	ldr	r3, [r4, #0]
 8006534:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006538:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800653a:	f7fe fdf1 	bl	8005120 <HAL_GetTick>
 800653e:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 8006540:	6823      	ldr	r3, [r4, #0]
 8006542:	0558      	lsls	r0, r3, #21
 8006544:	f57f af1b 	bpl.w	800637e <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006548:	f7fe fdea 	bl	8005120 <HAL_GetTick>
 800654c:	1b80      	subs	r0, r0, r6
 800654e:	2802      	cmp	r0, #2
 8006550:	d9f6      	bls.n	8006540 <HAL_RCC_OscConfig+0x260>
 8006552:	e75a      	b.n	800640a <HAL_RCC_OscConfig+0x12a>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006554:	696b      	ldr	r3, [r5, #20]
 8006556:	4c0b      	ldr	r4, [pc, #44]	; (8006584 <HAL_RCC_OscConfig+0x2a4>)
 8006558:	b1d3      	cbz	r3, 8006590 <HAL_RCC_OscConfig+0x2b0>
      __HAL_RCC_LSI_ENABLE();
 800655a:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 800655e:	f043 0301 	orr.w	r3, r3, #1
 8006562:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8006566:	f7fe fddb 	bl	8005120 <HAL_GetTick>
 800656a:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 800656c:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8006570:	079b      	lsls	r3, r3, #30
 8006572:	f53f af08 	bmi.w	8006386 <HAL_RCC_OscConfig+0xa6>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006576:	f7fe fdd3 	bl	8005120 <HAL_GetTick>
 800657a:	1b80      	subs	r0, r0, r6
 800657c:	2802      	cmp	r0, #2
 800657e:	d9f5      	bls.n	800656c <HAL_RCC_OscConfig+0x28c>
 8006580:	e743      	b.n	800640a <HAL_RCC_OscConfig+0x12a>
 8006582:	bf00      	nop
 8006584:	40021000 	.word	0x40021000
 8006588:	0800c569 	.word	0x0800c569
 800658c:	20000008 	.word	0x20000008
      __HAL_RCC_LSI_DISABLE();
 8006590:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8006594:	f023 0301 	bic.w	r3, r3, #1
 8006598:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 800659c:	f7fe fdc0 	bl	8005120 <HAL_GetTick>
 80065a0:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 80065a2:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 80065a6:	079f      	lsls	r7, r3, #30
 80065a8:	f57f aeed 	bpl.w	8006386 <HAL_RCC_OscConfig+0xa6>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80065ac:	f7fe fdb8 	bl	8005120 <HAL_GetTick>
 80065b0:	1b80      	subs	r0, r0, r6
 80065b2:	2802      	cmp	r0, #2
 80065b4:	d9f5      	bls.n	80065a2 <HAL_RCC_OscConfig+0x2c2>
 80065b6:	e728      	b.n	800640a <HAL_RCC_OscConfig+0x12a>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80065b8:	4c66      	ldr	r4, [pc, #408]	; (8006754 <HAL_RCC_OscConfig+0x474>)
 80065ba:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80065bc:	00de      	lsls	r6, r3, #3
 80065be:	d427      	bmi.n	8006610 <HAL_RCC_OscConfig+0x330>
      __HAL_RCC_PWR_CLK_ENABLE();
 80065c0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80065c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80065c6:	65a3      	str	r3, [r4, #88]	; 0x58
 80065c8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80065ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80065ce:	9301      	str	r3, [sp, #4]
 80065d0:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80065d2:	2701      	movs	r7, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80065d4:	4e60      	ldr	r6, [pc, #384]	; (8006758 <HAL_RCC_OscConfig+0x478>)
 80065d6:	6833      	ldr	r3, [r6, #0]
 80065d8:	05d8      	lsls	r0, r3, #23
 80065da:	d51b      	bpl.n	8006614 <HAL_RCC_OscConfig+0x334>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80065dc:	68ab      	ldr	r3, [r5, #8]
 80065de:	2b01      	cmp	r3, #1
 80065e0:	d129      	bne.n	8006636 <HAL_RCC_OscConfig+0x356>
 80065e2:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80065e6:	f043 0301 	orr.w	r3, r3, #1
 80065ea:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 80065ee:	f7fe fd97 	bl	8005120 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065f2:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80065f6:	4606      	mov	r6, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 80065f8:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80065fc:	079a      	lsls	r2, r3, #30
 80065fe:	d540      	bpl.n	8006682 <HAL_RCC_OscConfig+0x3a2>
    if(pwrclkchanged == SET)
 8006600:	2f00      	cmp	r7, #0
 8006602:	f43f aec4 	beq.w	800638e <HAL_RCC_OscConfig+0xae>
      __HAL_RCC_PWR_CLK_DISABLE();
 8006606:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006608:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800660c:	65a3      	str	r3, [r4, #88]	; 0x58
 800660e:	e6be      	b.n	800638e <HAL_RCC_OscConfig+0xae>
    FlagStatus       pwrclkchanged = RESET;
 8006610:	2700      	movs	r7, #0
 8006612:	e7df      	b.n	80065d4 <HAL_RCC_OscConfig+0x2f4>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006614:	6833      	ldr	r3, [r6, #0]
 8006616:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800661a:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800661c:	f7fe fd80 	bl	8005120 <HAL_GetTick>
 8006620:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006622:	6833      	ldr	r3, [r6, #0]
 8006624:	05d9      	lsls	r1, r3, #23
 8006626:	d4d9      	bmi.n	80065dc <HAL_RCC_OscConfig+0x2fc>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006628:	f7fe fd7a 	bl	8005120 <HAL_GetTick>
 800662c:	eba0 0008 	sub.w	r0, r0, r8
 8006630:	2802      	cmp	r0, #2
 8006632:	d9f6      	bls.n	8006622 <HAL_RCC_OscConfig+0x342>
 8006634:	e6e9      	b.n	800640a <HAL_RCC_OscConfig+0x12a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006636:	2b05      	cmp	r3, #5
 8006638:	d106      	bne.n	8006648 <HAL_RCC_OscConfig+0x368>
 800663a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800663e:	f043 0304 	orr.w	r3, r3, #4
 8006642:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8006646:	e7cc      	b.n	80065e2 <HAL_RCC_OscConfig+0x302>
 8006648:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 800664c:	f022 0201 	bic.w	r2, r2, #1
 8006650:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 8006654:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8006658:	f022 0204 	bic.w	r2, r2, #4
 800665c:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006660:	2b00      	cmp	r3, #0
 8006662:	d1c4      	bne.n	80065ee <HAL_RCC_OscConfig+0x30e>
      tickstart = HAL_GetTick();
 8006664:	f7fe fd5c 	bl	8005120 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006668:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800666c:	4606      	mov	r6, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 800666e:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8006672:	079b      	lsls	r3, r3, #30
 8006674:	d5c4      	bpl.n	8006600 <HAL_RCC_OscConfig+0x320>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006676:	f7fe fd53 	bl	8005120 <HAL_GetTick>
 800667a:	1b80      	subs	r0, r0, r6
 800667c:	4540      	cmp	r0, r8
 800667e:	d9f6      	bls.n	800666e <HAL_RCC_OscConfig+0x38e>
 8006680:	e6c3      	b.n	800640a <HAL_RCC_OscConfig+0x12a>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006682:	f7fe fd4d 	bl	8005120 <HAL_GetTick>
 8006686:	1b80      	subs	r0, r0, r6
 8006688:	4540      	cmp	r0, r8
 800668a:	d9b5      	bls.n	80065f8 <HAL_RCC_OscConfig+0x318>
 800668c:	e6bd      	b.n	800640a <HAL_RCC_OscConfig+0x12a>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800668e:	4c31      	ldr	r4, [pc, #196]	; (8006754 <HAL_RCC_OscConfig+0x474>)
 8006690:	68a3      	ldr	r3, [r4, #8]
 8006692:	f003 030c 	and.w	r3, r3, #12
 8006696:	2b0c      	cmp	r3, #12
 8006698:	f43f ae32 	beq.w	8006300 <HAL_RCC_OscConfig+0x20>
        __HAL_RCC_PLL_DISABLE();
 800669c:	6823      	ldr	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800669e:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 80066a0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80066a4:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80066a6:	d137      	bne.n	8006718 <HAL_RCC_OscConfig+0x438>
        tickstart = HAL_GetTick();
 80066a8:	f7fe fd3a 	bl	8005120 <HAL_GetTick>
 80066ac:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 80066ae:	6823      	ldr	r3, [r4, #0]
 80066b0:	019f      	lsls	r7, r3, #6
 80066b2:	d42b      	bmi.n	800670c <HAL_RCC_OscConfig+0x42c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80066b4:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80066b6:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80066b8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80066bc:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80066be:	3a01      	subs	r2, #1
 80066c0:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80066c4:	6baa      	ldr	r2, [r5, #56]	; 0x38
 80066c6:	0912      	lsrs	r2, r2, #4
 80066c8:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 80066cc:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 80066ce:	0852      	lsrs	r2, r2, #1
 80066d0:	3a01      	subs	r2, #1
 80066d2:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 80066d6:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 80066d8:	0852      	lsrs	r2, r2, #1
 80066da:	3a01      	subs	r2, #1
 80066dc:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 80066e0:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 80066e2:	6823      	ldr	r3, [r4, #0]
 80066e4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80066e8:	6023      	str	r3, [r4, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80066ea:	68e3      	ldr	r3, [r4, #12]
 80066ec:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80066f0:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 80066f2:	f7fe fd15 	bl	8005120 <HAL_GetTick>
 80066f6:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 80066f8:	6823      	ldr	r3, [r4, #0]
 80066fa:	0198      	lsls	r0, r3, #6
 80066fc:	f53f ae4b 	bmi.w	8006396 <HAL_RCC_OscConfig+0xb6>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006700:	f7fe fd0e 	bl	8005120 <HAL_GetTick>
 8006704:	1b40      	subs	r0, r0, r5
 8006706:	2802      	cmp	r0, #2
 8006708:	d9f6      	bls.n	80066f8 <HAL_RCC_OscConfig+0x418>
 800670a:	e67e      	b.n	800640a <HAL_RCC_OscConfig+0x12a>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800670c:	f7fe fd08 	bl	8005120 <HAL_GetTick>
 8006710:	1b80      	subs	r0, r0, r6
 8006712:	2802      	cmp	r0, #2
 8006714:	d9cb      	bls.n	80066ae <HAL_RCC_OscConfig+0x3ce>
 8006716:	e678      	b.n	800640a <HAL_RCC_OscConfig+0x12a>
        if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8006718:	6823      	ldr	r3, [r4, #0]
 800671a:	0119      	lsls	r1, r3, #4
 800671c:	d406      	bmi.n	800672c <HAL_RCC_OscConfig+0x44c>
           (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 800671e:	6823      	ldr	r3, [r4, #0]
           && 
 8006720:	009a      	lsls	r2, r3, #2
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8006722:	bf5e      	ittt	pl
 8006724:	68e3      	ldrpl	r3, [r4, #12]
 8006726:	f023 0303 	bicpl.w	r3, r3, #3
 800672a:	60e3      	strpl	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800672c:	68e3      	ldr	r3, [r4, #12]
 800672e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8006732:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006736:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8006738:	f7fe fcf2 	bl	8005120 <HAL_GetTick>
 800673c:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 800673e:	6823      	ldr	r3, [r4, #0]
 8006740:	019b      	lsls	r3, r3, #6
 8006742:	f57f ae28 	bpl.w	8006396 <HAL_RCC_OscConfig+0xb6>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006746:	f7fe fceb 	bl	8005120 <HAL_GetTick>
 800674a:	1b40      	subs	r0, r0, r5
 800674c:	2802      	cmp	r0, #2
 800674e:	d9f6      	bls.n	800673e <HAL_RCC_OscConfig+0x45e>
 8006750:	e65b      	b.n	800640a <HAL_RCC_OscConfig+0x12a>
 8006752:	bf00      	nop
 8006754:	40021000 	.word	0x40021000
 8006758:	40007000 	.word	0x40007000

0800675c <HAL_RCC_GetHCLKFreq>:
}
 800675c:	4b01      	ldr	r3, [pc, #4]	; (8006764 <HAL_RCC_GetHCLKFreq+0x8>)
 800675e:	6818      	ldr	r0, [r3, #0]
 8006760:	4770      	bx	lr
 8006762:	bf00      	nop
 8006764:	20000008 	.word	0x20000008

08006768 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8006768:	4b08      	ldr	r3, [pc, #32]	; (800678c <HAL_RCC_GetPCLK1Freq+0x24>)
 800676a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800676e:	689b      	ldr	r3, [r3, #8]
 8006770:	fa92 f2a2 	rbit	r2, r2
 8006774:	fab2 f282 	clz	r2, r2
 8006778:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800677c:	40d3      	lsrs	r3, r2
 800677e:	4a04      	ldr	r2, [pc, #16]	; (8006790 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006780:	5cd3      	ldrb	r3, [r2, r3]
 8006782:	4a04      	ldr	r2, [pc, #16]	; (8006794 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8006784:	6810      	ldr	r0, [r2, #0]
}
 8006786:	40d8      	lsrs	r0, r3
 8006788:	4770      	bx	lr
 800678a:	bf00      	nop
 800678c:	40021000 	.word	0x40021000
 8006790:	0800c579 	.word	0x0800c579
 8006794:	20000008 	.word	0x20000008

08006798 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8006798:	4b08      	ldr	r3, [pc, #32]	; (80067bc <HAL_RCC_GetPCLK2Freq+0x24>)
 800679a:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800679e:	689b      	ldr	r3, [r3, #8]
 80067a0:	fa92 f2a2 	rbit	r2, r2
 80067a4:	fab2 f282 	clz	r2, r2
 80067a8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80067ac:	40d3      	lsrs	r3, r2
 80067ae:	4a04      	ldr	r2, [pc, #16]	; (80067c0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80067b0:	5cd3      	ldrb	r3, [r2, r3]
 80067b2:	4a04      	ldr	r2, [pc, #16]	; (80067c4 <HAL_RCC_GetPCLK2Freq+0x2c>)
 80067b4:	6810      	ldr	r0, [r2, #0]
}
 80067b6:	40d8      	lsrs	r0, r3
 80067b8:	4770      	bx	lr
 80067ba:	bf00      	nop
 80067bc:	40021000 	.word	0x40021000
 80067c0:	0800c579 	.word	0x0800c579
 80067c4:	20000008 	.word	0x20000008

080067c8 <HAL_RCCEx_EnableMSIPLLMode>:
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80067c8:	4a02      	ldr	r2, [pc, #8]	; (80067d4 <HAL_RCCEx_EnableMSIPLLMode+0xc>)
 80067ca:	6813      	ldr	r3, [r2, #0]
 80067cc:	f043 0304 	orr.w	r3, r3, #4
 80067d0:	6013      	str	r3, [r2, #0]
 80067d2:	4770      	bx	lr
 80067d4:	40021000 	.word	0x40021000

080067d8 <SD_CmdResp2Error>:
  */
static HAL_SD_ErrorTypedef SD_CmdResp2Error(SD_HandleTypeDef *hsd)
{
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  
  while (!__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT))
 80067d8:	6803      	ldr	r3, [r0, #0]
 80067da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80067dc:	f012 0f45 	tst.w	r2, #69	; 0x45
 80067e0:	d0fb      	beq.n	80067da <SD_CmdResp2Error+0x2>
  {
  }
    
  if (__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CTIMEOUT))
 80067e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80067e4:	0752      	lsls	r2, r2, #29
 80067e6:	d503      	bpl.n	80067f0 <SD_CmdResp2Error+0x18>
  {
    errorstate = SD_CMD_RSP_TIMEOUT;
    
    __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_FLAG_CTIMEOUT);
 80067e8:	2204      	movs	r2, #4
 80067ea:	639a      	str	r2, [r3, #56]	; 0x38
    
    return errorstate;
 80067ec:	2003      	movs	r0, #3
 80067ee:	4770      	bx	lr
  }
  else if (__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CCRCFAIL))
 80067f0:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80067f2:	f010 0001 	ands.w	r0, r0, #1
  {
    errorstate = SD_CMD_CRC_FAIL;
    
    __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_FLAG_CCRCFAIL);
 80067f6:	bf15      	itete	ne
 80067f8:	2001      	movne	r0, #1
  {
    /* No error flag set */
  }  
  
  /* Clear all the static flags */
  __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80067fa:	f240 52ff 	movweq	r2, #1535	; 0x5ff
    __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_FLAG_CCRCFAIL);
 80067fe:	6398      	strne	r0, [r3, #56]	; 0x38
  __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006800:	639a      	streq	r2, [r3, #56]	; 0x38
  
  return errorstate;
}
 8006802:	4770      	bx	lr

08006804 <SD_CmdResp1Error>:
{
 8006804:	b570      	push	{r4, r5, r6, lr}
 8006806:	4605      	mov	r5, r0
  while(!__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT))
 8006808:	6800      	ldr	r0, [r0, #0]
{
 800680a:	460e      	mov	r6, r1
  while(!__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT))
 800680c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800680e:	f013 0f45 	tst.w	r3, #69	; 0x45
 8006812:	d0fb      	beq.n	800680c <SD_CmdResp1Error+0x8>
  if(__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CTIMEOUT))
 8006814:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006816:	075b      	lsls	r3, r3, #29
 8006818:	d503      	bpl.n	8006822 <SD_CmdResp1Error+0x1e>
    __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_FLAG_CTIMEOUT);
 800681a:	2304      	movs	r3, #4
 800681c:	6383      	str	r3, [r0, #56]	; 0x38
    return errorstate;
 800681e:	2003      	movs	r0, #3
 8006820:	bd70      	pop	{r4, r5, r6, pc}
  else if(__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CCRCFAIL))
 8006822:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8006824:	f014 0401 	ands.w	r4, r4, #1
 8006828:	d003      	beq.n	8006832 <SD_CmdResp1Error+0x2e>
    __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_FLAG_CCRCFAIL);
 800682a:	2301      	movs	r3, #1
 800682c:	6383      	str	r3, [r0, #56]	; 0x38
  return errorstate;
 800682e:	4618      	mov	r0, r3
 8006830:	bd70      	pop	{r4, r5, r6, pc}
  if(SDMMC_GetCommandResponse(hsd->Instance) != SD_CMD)
 8006832:	f001 fc94 	bl	800815e <SDMMC_GetCommandResponse>
 8006836:	42b0      	cmp	r0, r6
 8006838:	d001      	beq.n	800683e <SD_CmdResp1Error+0x3a>
    return errorstate;
 800683a:	2010      	movs	r0, #16
 800683c:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800683e:	6828      	ldr	r0, [r5, #0]
 8006840:	f240 53ff 	movw	r3, #1535	; 0x5ff
 8006844:	6383      	str	r3, [r0, #56]	; 0x38
  response_r1 = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8006846:	4621      	mov	r1, r4
 8006848:	f001 fc8c 	bl	8008164 <SDMMC_GetResponse>
  if((response_r1 & SD_OCR_ERRORBITS) == SD_ALLZERO)
 800684c:	4b27      	ldr	r3, [pc, #156]	; (80068ec <SD_CmdResp1Error+0xe8>)
 800684e:	4003      	ands	r3, r0
 8006850:	2b00      	cmp	r3, #0
 8006852:	d0ec      	beq.n	800682e <SD_CmdResp1Error+0x2a>
  if((response_r1 & SD_OCR_ADDR_OUT_OF_RANGE) == SD_OCR_ADDR_OUT_OF_RANGE)
 8006854:	2800      	cmp	r0, #0
 8006856:	db27      	blt.n	80068a8 <SD_CmdResp1Error+0xa4>
  if((response_r1 & SD_OCR_ADDR_MISALIGNED) == SD_OCR_ADDR_MISALIGNED)
 8006858:	0045      	lsls	r5, r0, #1
 800685a:	d427      	bmi.n	80068ac <SD_CmdResp1Error+0xa8>
  if((response_r1 & SD_OCR_BLOCK_LEN_ERR) == SD_OCR_BLOCK_LEN_ERR)
 800685c:	0084      	lsls	r4, r0, #2
 800685e:	d427      	bmi.n	80068b0 <SD_CmdResp1Error+0xac>
  if((response_r1 & SD_OCR_ERASE_SEQ_ERR) == SD_OCR_ERASE_SEQ_ERR)
 8006860:	00c1      	lsls	r1, r0, #3
 8006862:	d427      	bmi.n	80068b4 <SD_CmdResp1Error+0xb0>
  if((response_r1 & SD_OCR_BAD_ERASE_PARAM) == SD_OCR_BAD_ERASE_PARAM)
 8006864:	0102      	lsls	r2, r0, #4
 8006866:	d427      	bmi.n	80068b8 <SD_CmdResp1Error+0xb4>
  if((response_r1 & SD_OCR_WRITE_PROT_VIOLATION) == SD_OCR_WRITE_PROT_VIOLATION)
 8006868:	0143      	lsls	r3, r0, #5
 800686a:	d427      	bmi.n	80068bc <SD_CmdResp1Error+0xb8>
  if((response_r1 & SD_OCR_LOCK_UNLOCK_FAILED) == SD_OCR_LOCK_UNLOCK_FAILED)
 800686c:	01c6      	lsls	r6, r0, #7
 800686e:	d427      	bmi.n	80068c0 <SD_CmdResp1Error+0xbc>
  if((response_r1 & SD_OCR_COM_CRC_FAILED) == SD_OCR_COM_CRC_FAILED)
 8006870:	0205      	lsls	r5, r0, #8
 8006872:	d427      	bmi.n	80068c4 <SD_CmdResp1Error+0xc0>
  if((response_r1 & SD_OCR_ILLEGAL_CMD) == SD_OCR_ILLEGAL_CMD)
 8006874:	0244      	lsls	r4, r0, #9
 8006876:	d4e0      	bmi.n	800683a <SD_CmdResp1Error+0x36>
  if((response_r1 & SD_OCR_CARD_ECC_FAILED) == SD_OCR_CARD_ECC_FAILED)
 8006878:	0281      	lsls	r1, r0, #10
 800687a:	d425      	bmi.n	80068c8 <SD_CmdResp1Error+0xc4>
  if((response_r1 & SD_OCR_CC_ERROR) == SD_OCR_CC_ERROR)
 800687c:	02c2      	lsls	r2, r0, #11
 800687e:	d425      	bmi.n	80068cc <SD_CmdResp1Error+0xc8>
  if((response_r1 & SD_OCR_GENERAL_UNKNOWN_ERROR) == SD_OCR_GENERAL_UNKNOWN_ERROR)
 8006880:	0303      	lsls	r3, r0, #12
 8006882:	d425      	bmi.n	80068d0 <SD_CmdResp1Error+0xcc>
  if((response_r1 & SD_OCR_STREAM_READ_UNDERRUN) == SD_OCR_STREAM_READ_UNDERRUN)
 8006884:	0346      	lsls	r6, r0, #13
 8006886:	d425      	bmi.n	80068d4 <SD_CmdResp1Error+0xd0>
  if((response_r1 & SD_OCR_STREAM_WRITE_OVERRUN) == SD_OCR_STREAM_WRITE_OVERRUN)
 8006888:	0385      	lsls	r5, r0, #14
 800688a:	d425      	bmi.n	80068d8 <SD_CmdResp1Error+0xd4>
  if((response_r1 & SD_OCR_CID_CSD_OVERWRITE) == SD_OCR_CID_CSD_OVERWRITE)
 800688c:	03c4      	lsls	r4, r0, #15
 800688e:	d425      	bmi.n	80068dc <SD_CmdResp1Error+0xd8>
  if((response_r1 & SD_OCR_WP_ERASE_SKIP) == SD_OCR_WP_ERASE_SKIP)
 8006890:	0401      	lsls	r1, r0, #16
 8006892:	d425      	bmi.n	80068e0 <SD_CmdResp1Error+0xdc>
  if((response_r1 & SD_OCR_CARD_ECC_DISABLED) == SD_OCR_CARD_ECC_DISABLED)
 8006894:	0442      	lsls	r2, r0, #17
 8006896:	d425      	bmi.n	80068e4 <SD_CmdResp1Error+0xe0>
  if((response_r1 & SD_OCR_ERASE_RESET) == SD_OCR_ERASE_RESET)
 8006898:	0483      	lsls	r3, r0, #18
 800689a:	d425      	bmi.n	80068e8 <SD_CmdResp1Error+0xe4>
    return(SD_AKE_SEQ_ERROR);
 800689c:	f010 0f08 	tst.w	r0, #8
 80068a0:	bf0c      	ite	eq
 80068a2:	2000      	moveq	r0, #0
 80068a4:	201a      	movne	r0, #26
 80068a6:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_ADDR_OUT_OF_RANGE);
 80068a8:	201c      	movs	r0, #28
 80068aa:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_ADDR_MISALIGNED);
 80068ac:	2009      	movs	r0, #9
 80068ae:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_BLOCK_LEN_ERR);
 80068b0:	200a      	movs	r0, #10
 80068b2:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_ERASE_SEQ_ERR);
 80068b4:	200b      	movs	r0, #11
 80068b6:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_BAD_ERASE_PARAM);
 80068b8:	200c      	movs	r0, #12
 80068ba:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_WRITE_PROT_VIOLATION);
 80068bc:	200d      	movs	r0, #13
 80068be:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_LOCK_UNLOCK_FAILED);
 80068c0:	200e      	movs	r0, #14
 80068c2:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_COM_CRC_FAILED);
 80068c4:	200f      	movs	r0, #15
 80068c6:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_CARD_ECC_FAILED);
 80068c8:	2011      	movs	r0, #17
 80068ca:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_CC_ERROR);
 80068cc:	2012      	movs	r0, #18
 80068ce:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_GENERAL_UNKNOWN_ERROR);
 80068d0:	2013      	movs	r0, #19
 80068d2:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_STREAM_READ_UNDERRUN);
 80068d4:	2014      	movs	r0, #20
 80068d6:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_STREAM_WRITE_OVERRUN);
 80068d8:	2015      	movs	r0, #21
 80068da:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_CID_CSD_OVERWRITE);
 80068dc:	2016      	movs	r0, #22
 80068de:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_WP_ERASE_SKIP);
 80068e0:	2017      	movs	r0, #23
 80068e2:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_CARD_ECC_DISABLED);
 80068e4:	2018      	movs	r0, #24
 80068e6:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_ERASE_RESET);
 80068e8:	2019      	movs	r0, #25
}
 80068ea:	bd70      	pop	{r4, r5, r6, pc}
 80068ec:	fdffe008 	.word	0xfdffe008

080068f0 <SD_FindSCR>:
  * @param  hsd: SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value  
  * @retval SD Card error state
  */
static HAL_SD_ErrorTypedef SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80068f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068f4:	b08e      	sub	sp, #56	; 0x38
  SDMMC_CmdInitTypeDef  sdmmc_cmdinitstructure;
  SDMMC_DataInitTypeDef sdmmc_datainitstructure;
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  uint32_t index = 0;
  uint32_t tempscr[2] = {0, 0};
 80068f6:	2300      	movs	r3, #0
  
  /* Set Block Size To 8 Bytes */
  /* Send CMD55 APP_CMD with argument as card's RCA */
  sdmmc_cmdinitstructure.Argument         = (uint32_t)8;
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_SET_BLOCKLEN;
 80068f8:	2410      	movs	r4, #16
  sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 80068fa:	2240      	movs	r2, #64	; 0x40
{
 80068fc:	4606      	mov	r6, r0
  uint32_t tempscr[2] = {0, 0};
 80068fe:	9301      	str	r3, [sp, #4]
 8006900:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinitstructure.WaitForInterrupt = SDMMC_WAIT_NO;
 8006902:	9306      	str	r3, [sp, #24]
{
 8006904:	460d      	mov	r5, r1
  sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 8006906:	f44f 6380 	mov.w	r3, #1024	; 0x400
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 800690a:	a903      	add	r1, sp, #12
  sdmmc_cmdinitstructure.Argument         = (uint32_t)8;
 800690c:	2708      	movs	r7, #8
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 800690e:	6800      	ldr	r0, [r0, #0]
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_SET_BLOCKLEN;
 8006910:	9404      	str	r4, [sp, #16]
  sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 8006912:	9205      	str	r2, [sp, #20]
  sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 8006914:	9307      	str	r3, [sp, #28]
  sdmmc_cmdinitstructure.Argument         = (uint32_t)8;
 8006916:	9703      	str	r7, [sp, #12]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006918:	f001 fc0f 	bl	800813a <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SD_CmdResp1Error(hsd, SD_CMD_SET_BLOCKLEN);
 800691c:	4621      	mov	r1, r4
 800691e:	4630      	mov	r0, r6
 8006920:	f7ff ff70 	bl	8006804 <SD_CmdResp1Error>
  
  if(errorstate != SD_OK)
 8006924:	4604      	mov	r4, r0
 8006926:	2800      	cmp	r0, #0
 8006928:	d138      	bne.n	800699c <SD_FindSCR+0xac>
  {
    return errorstate;
  }
  
  /* Send CMD55 APP_CMD with argument as card's RCA */
  sdmmc_cmdinitstructure.Argument         = (uint32_t)((hsd->RCA) << 16);
 800692a:	6a73      	ldr	r3, [r6, #36]	; 0x24
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 800692c:	6830      	ldr	r0, [r6, #0]
  sdmmc_cmdinitstructure.Argument         = (uint32_t)((hsd->RCA) << 16);
 800692e:	041b      	lsls	r3, r3, #16
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
 8006930:	2437      	movs	r4, #55	; 0x37
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006932:	a903      	add	r1, sp, #12
  sdmmc_cmdinitstructure.Argument         = (uint32_t)((hsd->RCA) << 16);
 8006934:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
 8006936:	9404      	str	r4, [sp, #16]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006938:	f001 fbff 	bl	800813a <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SD_CmdResp1Error(hsd, SD_CMD_APP_CMD);
 800693c:	4621      	mov	r1, r4
 800693e:	4630      	mov	r0, r6
 8006940:	f7ff ff60 	bl	8006804 <SD_CmdResp1Error>
  
  if(errorstate != SD_OK)
 8006944:	4604      	mov	r4, r0
 8006946:	bb48      	cbnz	r0, 800699c <SD_FindSCR+0xac>
  {
    return errorstate;
  }
  sdmmc_datainitstructure.DataTimeOut   = SD_DATATIMEOUT;
 8006948:	f04f 33ff 	mov.w	r3, #4294967295
 800694c:	9308      	str	r3, [sp, #32]
  sdmmc_datainitstructure.DataLength    = 8;
  sdmmc_datainitstructure.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800694e:	2330      	movs	r3, #48	; 0x30
 8006950:	930a      	str	r3, [sp, #40]	; 0x28
  sdmmc_datainitstructure.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8006952:	2302      	movs	r3, #2
 8006954:	930b      	str	r3, [sp, #44]	; 0x2c
  sdmmc_datainitstructure.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8006956:	900c      	str	r0, [sp, #48]	; 0x30
  sdmmc_datainitstructure.DPSM          = SDMMC_DPSM_ENABLE;
 8006958:	2301      	movs	r3, #1
  SDMMC_DataConfig(hsd->Instance, &sdmmc_datainitstructure);
 800695a:	a908      	add	r1, sp, #32
 800695c:	6830      	ldr	r0, [r6, #0]
  sdmmc_datainitstructure.DPSM          = SDMMC_DPSM_ENABLE;
 800695e:	930d      	str	r3, [sp, #52]	; 0x34
  sdmmc_datainitstructure.DataLength    = 8;
 8006960:	9709      	str	r7, [sp, #36]	; 0x24
  SDMMC_DataConfig(hsd->Instance, &sdmmc_datainitstructure);
 8006962:	f001 fc09 	bl	8008178 <SDMMC_DataConfig>
  
  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  sdmmc_cmdinitstructure.Argument         = 0;
 8006966:	9403      	str	r4, [sp, #12]
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_SD_APP_SEND_SCR;
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006968:	a903      	add	r1, sp, #12
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_SD_APP_SEND_SCR;
 800696a:	2433      	movs	r4, #51	; 0x33
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 800696c:	6830      	ldr	r0, [r6, #0]
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_SD_APP_SEND_SCR;
 800696e:	9404      	str	r4, [sp, #16]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006970:	f001 fbe3 	bl	800813a <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SD_CmdResp1Error(hsd, SD_CMD_SD_APP_SEND_SCR);
 8006974:	4621      	mov	r1, r4
 8006976:	4630      	mov	r0, r6
 8006978:	f7ff ff44 	bl	8006804 <SD_CmdResp1Error>
  
  if(errorstate != SD_OK)
 800697c:	4604      	mov	r4, r0
 800697e:	b968      	cbnz	r0, 800699c <SD_FindSCR+0xac>
 8006980:	466f      	mov	r7, sp
  {
    return errorstate;
  }
  
  while(!__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
 8006982:	f240 482a 	movw	r8, #1066	; 0x42a
 8006986:	6830      	ldr	r0, [r6, #0]
 8006988:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800698a:	ea13 0f08 	tst.w	r3, r8
  {
    if(__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 800698e:	6b43      	ldr	r3, [r0, #52]	; 0x34
  while(!__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
 8006990:	d008      	beq.n	80069a4 <SD_FindSCR+0xb4>
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
      index++;
    }
  }
  
  if(__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8006992:	0719      	lsls	r1, r3, #28
 8006994:	d50d      	bpl.n	80069b2 <SD_FindSCR+0xc2>
  {
    __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8006996:	2308      	movs	r3, #8
 8006998:	6383      	str	r3, [r0, #56]	; 0x38
    
    errorstate = SD_DATA_TIMEOUT;
    
    return errorstate;
 800699a:	2404      	movs	r4, #4
  
  *(pSCR) = ((tempscr[1] & SD_0TO7BITS) << 24)  | ((tempscr[1] & SD_8TO15BITS) << 8) |\
    ((tempscr[1] & SD_16TO23BITS) >> 8) | ((tempscr[1] & SD_24TO31BITS) >> 24);
  
  return errorstate;
}
 800699c:	4620      	mov	r0, r4
 800699e:	b00e      	add	sp, #56	; 0x38
 80069a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 80069a4:	029b      	lsls	r3, r3, #10
 80069a6:	d5ef      	bpl.n	8006988 <SD_FindSCR+0x98>
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 80069a8:	f001 fbbc 	bl	8008124 <SDMMC_ReadFIFO>
 80069ac:	f847 0f04 	str.w	r0, [r7, #4]!
 80069b0:	e7e9      	b.n	8006986 <SD_FindSCR+0x96>
  else if(__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 80069b2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80069b4:	079a      	lsls	r2, r3, #30
 80069b6:	d502      	bpl.n	80069be <SD_FindSCR+0xce>
    __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 80069b8:	2402      	movs	r4, #2
 80069ba:	6384      	str	r4, [r0, #56]	; 0x38
    return errorstate;
 80069bc:	e7ee      	b.n	800699c <SD_FindSCR+0xac>
  else if(__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 80069be:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80069c0:	069b      	lsls	r3, r3, #26
 80069c2:	d503      	bpl.n	80069cc <SD_FindSCR+0xdc>
    __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 80069c4:	2320      	movs	r3, #32
 80069c6:	6383      	str	r3, [r0, #56]	; 0x38
    return errorstate;
 80069c8:	2406      	movs	r4, #6
 80069ca:	e7e7      	b.n	800699c <SD_FindSCR+0xac>
  __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80069cc:	f240 53ff 	movw	r3, #1535	; 0x5ff
 80069d0:	6383      	str	r3, [r0, #56]	; 0x38
 80069d2:	9b01      	ldr	r3, [sp, #4]
 80069d4:	ba1b      	rev	r3, r3
  *(pSCR + 1) = ((tempscr[0] & SD_0TO7BITS) << 24)  | ((tempscr[0] & SD_8TO15BITS) << 8) |\
 80069d6:	606b      	str	r3, [r5, #4]
 80069d8:	9b02      	ldr	r3, [sp, #8]
 80069da:	ba1b      	rev	r3, r3
  *(pSCR) = ((tempscr[1] & SD_0TO7BITS) << 24)  | ((tempscr[1] & SD_8TO15BITS) << 8) |\
 80069dc:	602b      	str	r3, [r5, #0]
  return errorstate;
 80069de:	e7dd      	b.n	800699c <SD_FindSCR+0xac>

080069e0 <HAL_SD_ReadBlocks_DMA>:
{
 80069e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80069e4:	b08d      	sub	sp, #52	; 0x34
  hsd->Instance->DCTRL = 0;
 80069e6:	6806      	ldr	r6, [r0, #0]
{
 80069e8:	9f15      	ldr	r7, [sp, #84]	; 0x54
 80069ea:	9d14      	ldr	r5, [sp, #80]	; 0x50
  if(NumberOfBlocks > 1)
 80069ec:	2f01      	cmp	r7, #1
{
 80069ee:	4699      	mov	r9, r3
  hsd->Instance->DCTRL = 0;
 80069f0:	f04f 0300 	mov.w	r3, #0
 80069f4:	62f3      	str	r3, [r6, #44]	; 0x2c
  hsd->SdTransferCplt  = 0;
 80069f6:	6483      	str	r3, [r0, #72]	; 0x48
  hsd->DmaTransferCplt = 0;
 80069f8:	6503      	str	r3, [r0, #80]	; 0x50
  hsd->SdTransferErr   = SD_OK; 
 80069fa:	64c3      	str	r3, [r0, #76]	; 0x4c
    hsd->SdOperation = SD_READ_MULTIPLE_BLOCK;
 80069fc:	bf88      	it	hi
 80069fe:	2301      	movhi	r3, #1
    hsd->SdOperation = SD_READ_SINGLE_BLOCK;
 8006a00:	6543      	str	r3, [r0, #84]	; 0x54
  __HAL_SD_SDMMC_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL |\
 8006a02:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
 8006a04:	f443 7395 	orr.w	r3, r3, #298	; 0x12a
 8006a08:	63f3      	str	r3, [r6, #60]	; 0x3c
  __HAL_SD_SDMMC_DMA_ENABLE(hsd);
 8006a0a:	6af3      	ldr	r3, [r6, #44]	; 0x2c
{
 8006a0c:	4604      	mov	r4, r0
  __HAL_SD_SDMMC_DMA_ENABLE(hsd);
 8006a0e:	f043 0308 	orr.w	r3, r3, #8
  hsd->hdmarx->XferCpltCallback  = SD_DMA_RxCplt;
 8006a12:	6d80      	ldr	r0, [r0, #88]	; 0x58
  __HAL_SD_SDMMC_DMA_ENABLE(hsd);
 8006a14:	62f3      	str	r3, [r6, #44]	; 0x2c
  hsd->hdmarx->XferCpltCallback  = SD_DMA_RxCplt;
 8006a16:	4b2d      	ldr	r3, [pc, #180]	; (8006acc <HAL_SD_ReadBlocks_DMA+0xec>)
 8006a18:	62c3      	str	r3, [r0, #44]	; 0x2c
{
 8006a1a:	4690      	mov	r8, r2
  hsd->hdmarx->XferErrorCallback = SD_DMA_RxError;
 8006a1c:	4b2c      	ldr	r3, [pc, #176]	; (8006ad0 <HAL_SD_ReadBlocks_DMA+0xf0>)
  hsd->hdmarx->Instance->CCR &= ~DMA_MEMORY_TO_PERIPH;
 8006a1e:	6802      	ldr	r2, [r0, #0]
  hsd->hdmarx->XferErrorCallback = SD_DMA_RxError;
 8006a20:	6343      	str	r3, [r0, #52]	; 0x34
  hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006a22:	2300      	movs	r3, #0
 8006a24:	6083      	str	r3, [r0, #8]
  hsd->hdmarx->Instance->CCR &= ~DMA_MEMORY_TO_PERIPH;
 8006a26:	6813      	ldr	r3, [r2, #0]
 8006a28:	f023 0310 	bic.w	r3, r3, #16
 8006a2c:	6013      	str	r3, [r2, #0]
  HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pReadBuffer, (uint32_t)(BlockSize * NumberOfBlocks)/4);
 8006a2e:	fb05 f307 	mul.w	r3, r5, r7
 8006a32:	460a      	mov	r2, r1
 8006a34:	089b      	lsrs	r3, r3, #2
 8006a36:	f106 0180 	add.w	r1, r6, #128	; 0x80
 8006a3a:	f7fe fcb9 	bl	80053b0 <HAL_DMA_Start_IT>
  if (hsd->CardType == HIGH_CAPACITY_SD_CARD)
 8006a3e:	6a23      	ldr	r3, [r4, #32]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006a40:	6820      	ldr	r0, [r4, #0]
  if (hsd->CardType == HIGH_CAPACITY_SD_CARD)
 8006a42:	2b02      	cmp	r3, #2
  sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 8006a44:	f04f 0340 	mov.w	r3, #64	; 0x40
 8006a48:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinitstructure.WaitForInterrupt = SDMMC_WAIT_NO;
 8006a4a:	f04f 0300 	mov.w	r3, #0
    ReadAddr /= 512;
 8006a4e:	bf04      	itt	eq
 8006a50:	ea4f 2858 	moveq.w	r8, r8, lsr #9
    BlockSize = 512;
 8006a54:	f44f 7500 	moveq.w	r5, #512	; 0x200
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_SET_BLOCKLEN;
 8006a58:	f04f 0610 	mov.w	r6, #16
  sdmmc_cmdinitstructure.WaitForInterrupt = SDMMC_WAIT_NO;
 8006a5c:	9304      	str	r3, [sp, #16]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006a5e:	a901      	add	r1, sp, #4
  sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 8006a60:	f44f 6380 	mov.w	r3, #1024	; 0x400
    ReadAddr /= 512;
 8006a64:	bf08      	it	eq
 8006a66:	ea48 58c9 	orreq.w	r8, r8, r9, lsl #23
  sdmmc_cmdinitstructure.Argument         = (uint32_t)BlockSize;
 8006a6a:	9501      	str	r5, [sp, #4]
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_SET_BLOCKLEN;
 8006a6c:	9602      	str	r6, [sp, #8]
  sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 8006a6e:	9305      	str	r3, [sp, #20]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006a70:	f001 fb63 	bl	800813a <SDMMC_SendCommand>
  errorstate = SD_CmdResp1Error(hsd, SD_CMD_SET_BLOCKLEN);
 8006a74:	4631      	mov	r1, r6
 8006a76:	4620      	mov	r0, r4
 8006a78:	f7ff fec4 	bl	8006804 <SD_CmdResp1Error>
  if (errorstate != SD_OK)
 8006a7c:	bb10      	cbnz	r0, 8006ac4 <HAL_SD_ReadBlocks_DMA+0xe4>
  sdmmc_datainitstructure.DataTimeOut   = SD_DATATIMEOUT;
 8006a7e:	f04f 32ff 	mov.w	r2, #4294967295
 8006a82:	9206      	str	r2, [sp, #24]
  sdmmc_datainitstructure.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8006a84:	2290      	movs	r2, #144	; 0x90
  sdmmc_datainitstructure.DPSM          = SDMMC_DPSM_ENABLE;
 8006a86:	2301      	movs	r3, #1
  sdmmc_datainitstructure.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8006a88:	9208      	str	r2, [sp, #32]
  sdmmc_datainitstructure.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8006a8a:	900a      	str	r0, [sp, #40]	; 0x28
  sdmmc_datainitstructure.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8006a8c:	2202      	movs	r2, #2
  SDMMC_DataConfig(hsd->Instance, &sdmmc_datainitstructure);
 8006a8e:	a906      	add	r1, sp, #24
  sdmmc_datainitstructure.DataLength    = BlockSize * NumberOfBlocks;
 8006a90:	437d      	muls	r5, r7
  SDMMC_DataConfig(hsd->Instance, &sdmmc_datainitstructure);
 8006a92:	6820      	ldr	r0, [r4, #0]
  sdmmc_datainitstructure.DPSM          = SDMMC_DPSM_ENABLE;
 8006a94:	930b      	str	r3, [sp, #44]	; 0x2c
  sdmmc_datainitstructure.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8006a96:	9209      	str	r2, [sp, #36]	; 0x24
  sdmmc_datainitstructure.DataLength    = BlockSize * NumberOfBlocks;
 8006a98:	9507      	str	r5, [sp, #28]
  SDMMC_DataConfig(hsd->Instance, &sdmmc_datainitstructure);
 8006a9a:	f001 fb6d 	bl	8008178 <SDMMC_DataConfig>
  if(NumberOfBlocks > 1)
 8006a9e:	2f01      	cmp	r7, #1
    sdmmc_cmdinitstructure.CmdIndex = SD_CMD_READ_MULT_BLOCK;
 8006aa0:	bf8c      	ite	hi
 8006aa2:	2312      	movhi	r3, #18
    sdmmc_cmdinitstructure.CmdIndex = SD_CMD_READ_SINGLE_BLOCK;
 8006aa4:	2311      	movls	r3, #17
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006aa6:	a901      	add	r1, sp, #4
 8006aa8:	6820      	ldr	r0, [r4, #0]
    sdmmc_cmdinitstructure.CmdIndex = SD_CMD_READ_SINGLE_BLOCK;
 8006aaa:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinitstructure.Argument         = (uint32_t)ReadAddr;
 8006aac:	f8cd 8004 	str.w	r8, [sp, #4]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006ab0:	f001 fb43 	bl	800813a <SDMMC_SendCommand>
  if(NumberOfBlocks > 1)
 8006ab4:	2f01      	cmp	r7, #1
    errorstate = SD_CmdResp1Error(hsd, SD_CMD_READ_MULT_BLOCK);
 8006ab6:	bf8c      	ite	hi
 8006ab8:	2112      	movhi	r1, #18
    errorstate = SD_CmdResp1Error(hsd, SD_CMD_READ_SINGLE_BLOCK);
 8006aba:	2111      	movls	r1, #17
 8006abc:	4620      	mov	r0, r4
 8006abe:	f7ff fea1 	bl	8006804 <SD_CmdResp1Error>
  hsd->SdTransferErr = errorstate;
 8006ac2:	64e0      	str	r0, [r4, #76]	; 0x4c
}
 8006ac4:	b00d      	add	sp, #52	; 0x34
 8006ac6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006aca:	bf00      	nop
 8006acc:	08006c43 	.word	0x08006c43
 8006ad0:	08006c5f 	.word	0x08006c5f

08006ad4 <HAL_SD_WriteBlocks_DMA>:
{
 8006ad4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ad8:	b08c      	sub	sp, #48	; 0x30
 8006ada:	4617      	mov	r7, r2
 8006adc:	9e13      	ldr	r6, [sp, #76]	; 0x4c
  hsd->Instance->DCTRL = 0;
 8006ade:	6802      	ldr	r2, [r0, #0]
{
 8006ae0:	f8dd 8048 	ldr.w	r8, [sp, #72]	; 0x48
  if(NumberOfBlocks > 1)
 8006ae4:	2e01      	cmp	r6, #1
{
 8006ae6:	461d      	mov	r5, r3
  hsd->Instance->DCTRL = 0;
 8006ae8:	f04f 0300 	mov.w	r3, #0
 8006aec:	62d3      	str	r3, [r2, #44]	; 0x2c
  hsd->SdTransferCplt  = 0;
 8006aee:	6483      	str	r3, [r0, #72]	; 0x48
  hsd->DmaTransferCplt = 0;
 8006af0:	6503      	str	r3, [r0, #80]	; 0x50
  hsd->SdTransferErr   = SD_OK;
 8006af2:	64c3      	str	r3, [r0, #76]	; 0x4c
    hsd->SdOperation = SD_WRITE_MULTIPLE_BLOCK;
 8006af4:	bf8c      	ite	hi
 8006af6:	2303      	movhi	r3, #3
    hsd->SdOperation = SD_WRITE_SINGLE_BLOCK;
 8006af8:	2302      	movls	r3, #2
 8006afa:	6543      	str	r3, [r0, #84]	; 0x54
  __HAL_SD_SDMMC_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL |\
 8006afc:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
{
 8006afe:	4604      	mov	r4, r0
  __HAL_SD_SDMMC_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL |\
 8006b00:	f443 738d 	orr.w	r3, r3, #282	; 0x11a
  hsd->hdmatx->XferCpltCallback  = SD_DMA_TxCplt;
 8006b04:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
  __HAL_SD_SDMMC_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL |\
 8006b06:	63d3      	str	r3, [r2, #60]	; 0x3c
  hsd->hdmatx->XferCpltCallback  = SD_DMA_TxCplt;
 8006b08:	4b2f      	ldr	r3, [pc, #188]	; (8006bc8 <HAL_SD_WriteBlocks_DMA+0xf4>)
  hsd->hdmatx->Instance->CCR |= DMA_MEMORY_TO_PERIPH;
 8006b0a:	f8d0 e000 	ldr.w	lr, [r0]
  hsd->hdmatx->XferCpltCallback  = SD_DMA_TxCplt;
 8006b0e:	62c3      	str	r3, [r0, #44]	; 0x2c
  hsd->hdmatx->XferErrorCallback = SD_DMA_TxError;
 8006b10:	4b2e      	ldr	r3, [pc, #184]	; (8006bcc <HAL_SD_WriteBlocks_DMA+0xf8>)
 8006b12:	6343      	str	r3, [r0, #52]	; 0x34
  hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006b14:	2310      	movs	r3, #16
 8006b16:	6083      	str	r3, [r0, #8]
  hsd->hdmatx->Instance->CCR |= DMA_MEMORY_TO_PERIPH;
 8006b18:	f8de 3000 	ldr.w	r3, [lr]
 8006b1c:	f043 0310 	orr.w	r3, r3, #16
 8006b20:	f8ce 3000 	str.w	r3, [lr]
  HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pWriteBuffer, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BlockSize * NumberOfBlocks)/4);
 8006b24:	fb08 f306 	mul.w	r3, r8, r6
 8006b28:	3280      	adds	r2, #128	; 0x80
 8006b2a:	089b      	lsrs	r3, r3, #2
 8006b2c:	f7fe fc40 	bl	80053b0 <HAL_DMA_Start_IT>
  __HAL_SD_SDMMC_DMA_ENABLE(hsd);
 8006b30:	6820      	ldr	r0, [r4, #0]
 8006b32:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8006b34:	f043 0308 	orr.w	r3, r3, #8
 8006b38:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (hsd->CardType == HIGH_CAPACITY_SD_CARD)
 8006b3a:	6a23      	ldr	r3, [r4, #32]
 8006b3c:	2b02      	cmp	r3, #2
  sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 8006b3e:	f04f 0340 	mov.w	r3, #64	; 0x40
    WriteAddr /= 512;
 8006b42:	bf08      	it	eq
 8006b44:	0a7f      	lsreq	r7, r7, #9
  sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 8006b46:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinitstructure.WaitForInterrupt = SDMMC_WAIT_NO;
 8006b48:	f04f 0300 	mov.w	r3, #0
    WriteAddr /= 512;
 8006b4c:	bf04      	itt	eq
 8006b4e:	ea47 57c5 	orreq.w	r7, r7, r5, lsl #23
    BlockSize = 512;
 8006b52:	f44f 7800 	moveq.w	r8, #512	; 0x200
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_SET_BLOCKLEN;
 8006b56:	2510      	movs	r5, #16
  sdmmc_cmdinitstructure.WaitForInterrupt = SDMMC_WAIT_NO;
 8006b58:	9304      	str	r3, [sp, #16]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006b5a:	a901      	add	r1, sp, #4
  sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 8006b5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_SET_BLOCKLEN;
 8006b60:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 8006b62:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinitstructure.Argument         = (uint32_t)BlockSize;
 8006b64:	f8cd 8004 	str.w	r8, [sp, #4]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006b68:	f001 fae7 	bl	800813a <SDMMC_SendCommand>
  errorstate = SD_CmdResp1Error(hsd, SD_CMD_SET_BLOCKLEN);
 8006b6c:	4629      	mov	r1, r5
 8006b6e:	4620      	mov	r0, r4
 8006b70:	f7ff fe48 	bl	8006804 <SD_CmdResp1Error>
  if (errorstate != SD_OK)
 8006b74:	4605      	mov	r5, r0
 8006b76:	bb18      	cbnz	r0, 8006bc0 <HAL_SD_WriteBlocks_DMA+0xec>
  if(NumberOfBlocks <= 1)
 8006b78:	2e01      	cmp	r6, #1
    sdmmc_cmdinitstructure.CmdIndex = SD_CMD_WRITE_SINGLE_BLOCK;
 8006b7a:	bf94      	ite	ls
 8006b7c:	2318      	movls	r3, #24
    sdmmc_cmdinitstructure.CmdIndex = SD_CMD_WRITE_MULT_BLOCK;
 8006b7e:	2319      	movhi	r3, #25
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006b80:	a901      	add	r1, sp, #4
 8006b82:	6820      	ldr	r0, [r4, #0]
    sdmmc_cmdinitstructure.CmdIndex = SD_CMD_WRITE_MULT_BLOCK;
 8006b84:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinitstructure.Argument         = (uint32_t)WriteAddr;
 8006b86:	9701      	str	r7, [sp, #4]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006b88:	f001 fad7 	bl	800813a <SDMMC_SendCommand>
  if(NumberOfBlocks > 1)
 8006b8c:	2e01      	cmp	r6, #1
    errorstate = SD_CmdResp1Error(hsd, SD_CMD_WRITE_MULT_BLOCK);
 8006b8e:	bf8c      	ite	hi
 8006b90:	2119      	movhi	r1, #25
    errorstate = SD_CmdResp1Error(hsd, SD_CMD_WRITE_SINGLE_BLOCK);
 8006b92:	2118      	movls	r1, #24
 8006b94:	4620      	mov	r0, r4
 8006b96:	f7ff fe35 	bl	8006804 <SD_CmdResp1Error>
 8006b9a:	4605      	mov	r5, r0
  if (errorstate != SD_OK)
 8006b9c:	b980      	cbnz	r0, 8006bc0 <HAL_SD_WriteBlocks_DMA+0xec>
  sdmmc_datainitstructure.DataTimeOut   = SD_DATATIMEOUT;
 8006b9e:	f04f 33ff 	mov.w	r3, #4294967295
 8006ba2:	9306      	str	r3, [sp, #24]
  sdmmc_datainitstructure.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8006ba4:	2390      	movs	r3, #144	; 0x90
 8006ba6:	9308      	str	r3, [sp, #32]
  sdmmc_datainitstructure.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8006ba8:	9009      	str	r0, [sp, #36]	; 0x24
  sdmmc_datainitstructure.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8006baa:	900a      	str	r0, [sp, #40]	; 0x28
  sdmmc_datainitstructure.DPSM          = SDMMC_DPSM_ENABLE;
 8006bac:	2301      	movs	r3, #1
  sdmmc_datainitstructure.DataLength    = BlockSize * NumberOfBlocks;
 8006bae:	fb06 f608 	mul.w	r6, r6, r8
  SDMMC_DataConfig(hsd->Instance, &sdmmc_datainitstructure);
 8006bb2:	a906      	add	r1, sp, #24
 8006bb4:	6820      	ldr	r0, [r4, #0]
  sdmmc_datainitstructure.DataLength    = BlockSize * NumberOfBlocks;
 8006bb6:	9607      	str	r6, [sp, #28]
  sdmmc_datainitstructure.DPSM          = SDMMC_DPSM_ENABLE;
 8006bb8:	930b      	str	r3, [sp, #44]	; 0x2c
  SDMMC_DataConfig(hsd->Instance, &sdmmc_datainitstructure);
 8006bba:	f001 fadd 	bl	8008178 <SDMMC_DataConfig>
  hsd->SdTransferErr = errorstate;
 8006bbe:	64e5      	str	r5, [r4, #76]	; 0x4c
}
 8006bc0:	4628      	mov	r0, r5
 8006bc2:	b00c      	add	sp, #48	; 0x30
 8006bc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006bc8:	08006c6d 	.word	0x08006c6d
 8006bcc:	08006c89 	.word	0x08006c89

08006bd0 <HAL_SD_XferCpltCallback>:
 8006bd0:	4770      	bx	lr

08006bd2 <HAL_SD_XferErrorCallback>:
 8006bd2:	4770      	bx	lr

08006bd4 <HAL_SD_IRQHandler>:
  if (__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_IT_DATAEND))
 8006bd4:	6803      	ldr	r3, [r0, #0]
 8006bd6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006bd8:	05d2      	lsls	r2, r2, #23
{  
 8006bda:	b510      	push	{r4, lr}
 8006bdc:	4604      	mov	r4, r0
  if (__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_IT_DATAEND))
 8006bde:	d510      	bpl.n	8006c02 <HAL_SD_IRQHandler+0x2e>
    __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_IT_DATAEND);  
 8006be0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006be4:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->SdTransferCplt = 1;
 8006be6:	2301      	movs	r3, #1
 8006be8:	6483      	str	r3, [r0, #72]	; 0x48
    hsd->SdTransferErr  = SD_OK;
 8006bea:	2300      	movs	r3, #0
 8006bec:	64c3      	str	r3, [r0, #76]	; 0x4c
    HAL_SD_XferCpltCallback(hsd);  
 8006bee:	f7ff ffef 	bl	8006bd0 <HAL_SD_XferCpltCallback>
  __HAL_SD_SDMMC_DISABLE_IT(hsd, SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_DATAEND  |\
 8006bf2:	6822      	ldr	r2, [r4, #0]
 8006bf4:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8006bf6:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 8006bfa:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8006bfe:	63d3      	str	r3, [r2, #60]	; 0x3c
 8006c00:	bd10      	pop	{r4, pc}
  else if (__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL))
 8006c02:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006c04:	0791      	lsls	r1, r2, #30
 8006c06:	d505      	bpl.n	8006c14 <HAL_SD_IRQHandler+0x40>
    __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 8006c08:	2202      	movs	r2, #2
 8006c0a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->SdTransferErr = SD_DATA_CRC_FAIL;
 8006c0c:	64c2      	str	r2, [r0, #76]	; 0x4c
    HAL_SD_XferErrorCallback(hsd);
 8006c0e:	f7ff ffe0 	bl	8006bd2 <HAL_SD_XferErrorCallback>
 8006c12:	e7ee      	b.n	8006bf2 <HAL_SD_IRQHandler+0x1e>
  else if (__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT))
 8006c14:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006c16:	0712      	lsls	r2, r2, #28
 8006c18:	d504      	bpl.n	8006c24 <HAL_SD_IRQHandler+0x50>
    __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8006c1a:	2208      	movs	r2, #8
 8006c1c:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->SdTransferErr = SD_DATA_TIMEOUT;
 8006c1e:	2304      	movs	r3, #4
    hsd->SdTransferErr = SD_TX_UNDERRUN;
 8006c20:	64e3      	str	r3, [r4, #76]	; 0x4c
 8006c22:	e7f4      	b.n	8006c0e <HAL_SD_IRQHandler+0x3a>
  else if (__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_IT_RXOVERR))
 8006c24:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006c26:	0691      	lsls	r1, r2, #26
 8006c28:	d503      	bpl.n	8006c32 <HAL_SD_IRQHandler+0x5e>
    __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8006c2a:	2220      	movs	r2, #32
 8006c2c:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->SdTransferErr = SD_RX_OVERRUN;
 8006c2e:	2306      	movs	r3, #6
 8006c30:	e7f6      	b.n	8006c20 <HAL_SD_IRQHandler+0x4c>
  else if (__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_IT_TXUNDERR))
 8006c32:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006c34:	06d2      	lsls	r2, r2, #27
 8006c36:	d5dc      	bpl.n	8006bf2 <HAL_SD_IRQHandler+0x1e>
    __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_FLAG_TXUNDERR);
 8006c38:	2210      	movs	r2, #16
 8006c3a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->SdTransferErr = SD_TX_UNDERRUN;
 8006c3c:	2305      	movs	r3, #5
 8006c3e:	e7ef      	b.n	8006c20 <HAL_SD_IRQHandler+0x4c>

08006c40 <HAL_SD_DMA_RxCpltCallback>:
 8006c40:	4770      	bx	lr

08006c42 <SD_DMA_RxCplt>:
{
 8006c42:	b510      	push	{r4, lr}
  SD_HandleTypeDef *hsd = (SD_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 8006c44:	6a84      	ldr	r4, [r0, #40]	; 0x28
  hsd->DmaTransferCplt = 1;
 8006c46:	2301      	movs	r3, #1
 8006c48:	6523      	str	r3, [r4, #80]	; 0x50
  while(hsd->SdTransferCplt == 0)
 8006c4a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d0fc      	beq.n	8006c4a <SD_DMA_RxCplt+0x8>
  HAL_DMA_Abort(hdma);
 8006c50:	f7fe fbec 	bl	800542c <HAL_DMA_Abort>
  HAL_SD_DMA_RxCpltCallback(hsd->hdmarx);   
 8006c54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006c56:	f7ff fff3 	bl	8006c40 <HAL_SD_DMA_RxCpltCallback>
 8006c5a:	bd10      	pop	{r4, pc}

08006c5c <HAL_SD_DMA_RxErrorCallback>:
 8006c5c:	4770      	bx	lr

08006c5e <SD_DMA_RxError>:
{
 8006c5e:	b508      	push	{r3, lr}
  HAL_SD_DMA_RxErrorCallback(hsd->hdmarx);
 8006c60:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006c62:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8006c64:	f7ff fffa 	bl	8006c5c <HAL_SD_DMA_RxErrorCallback>
 8006c68:	bd08      	pop	{r3, pc}

08006c6a <HAL_SD_DMA_TxCpltCallback>:
 8006c6a:	4770      	bx	lr

08006c6c <SD_DMA_TxCplt>:
{
 8006c6c:	b510      	push	{r4, lr}
  SD_HandleTypeDef *hsd = (SD_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 8006c6e:	6a84      	ldr	r4, [r0, #40]	; 0x28
  hsd->DmaTransferCplt = 1;
 8006c70:	2301      	movs	r3, #1
 8006c72:	6523      	str	r3, [r4, #80]	; 0x50
  while(hsd->SdTransferCplt == 0)
 8006c74:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d0fc      	beq.n	8006c74 <SD_DMA_TxCplt+0x8>
  HAL_DMA_Abort(hdma);
 8006c7a:	f7fe fbd7 	bl	800542c <HAL_DMA_Abort>
  HAL_SD_DMA_TxCpltCallback(hsd->hdmatx);  
 8006c7e:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8006c80:	f7ff fff3 	bl	8006c6a <HAL_SD_DMA_TxCpltCallback>
 8006c84:	bd10      	pop	{r4, pc}

08006c86 <HAL_SD_DMA_TxErrorCallback>:
{
 8006c86:	4770      	bx	lr

08006c88 <SD_DMA_TxError>:
{
 8006c88:	b508      	push	{r3, lr}
  HAL_SD_DMA_TxErrorCallback(hsd->hdmatx);
 8006c8a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006c8c:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
 8006c8e:	f7ff fffa 	bl	8006c86 <HAL_SD_DMA_TxErrorCallback>
 8006c92:	bd08      	pop	{r3, pc}

08006c94 <HAL_SD_Get_CardInfo>:
{
 8006c94:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  pCardInfo->CardType = (uint8_t)(hsd->CardType);
 8006c98:	6a05      	ldr	r5, [r0, #32]
 8006c9a:	f881 5056 	strb.w	r5, [r1, #86]	; 0x56
  pCardInfo->RCA      = (uint16_t)(hsd->RCA);
 8006c9e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006ca0:	f8a1 3054 	strh.w	r3, [r1, #84]	; 0x54
  tmp = (hsd->CSD[0] & 0xFF000000) >> 24;
 8006ca4:	6a83      	ldr	r3, [r0, #40]	; 0x28
  pCardInfo->SD_csd.CSDStruct      = (uint8_t)((tmp & 0xC0) >> 6);
 8006ca6:	0f9a      	lsrs	r2, r3, #30
 8006ca8:	700a      	strb	r2, [r1, #0]
  pCardInfo->SD_csd.SysSpecVersion = (uint8_t)((tmp & 0x3C) >> 2);
 8006caa:	f3c3 6283 	ubfx	r2, r3, #26, #4
 8006cae:	704a      	strb	r2, [r1, #1]
  pCardInfo->SD_csd.Reserved1      = tmp & 0x03;
 8006cb0:	f3c3 6201 	ubfx	r2, r3, #24, #2
 8006cb4:	708a      	strb	r2, [r1, #2]
  pCardInfo->SD_csd.TAAC = (uint8_t)tmp;
 8006cb6:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8006cba:	70ca      	strb	r2, [r1, #3]
  pCardInfo->SD_csd.NSAC = (uint8_t)tmp;
 8006cbc:	f3c3 2207 	ubfx	r2, r3, #8, #8
  pCardInfo->SD_csd.MaxBusClkFrec = (uint8_t)tmp;
 8006cc0:	b2db      	uxtb	r3, r3
  pCardInfo->SD_csd.NSAC = (uint8_t)tmp;
 8006cc2:	710a      	strb	r2, [r1, #4]
  pCardInfo->SD_csd.MaxBusClkFrec = (uint8_t)tmp;
 8006cc4:	714b      	strb	r3, [r1, #5]
  tmp = (hsd->CSD[1] & 0xFF000000) >> 24;
 8006cc6:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8006cc8:	0e13      	lsrs	r3, r2, #24
  pCardInfo->SD_csd.CardComdClasses = (uint16_t)(tmp << 4);
 8006cca:	011b      	lsls	r3, r3, #4
 8006ccc:	80cb      	strh	r3, [r1, #6]
  pCardInfo->SD_csd.CardComdClasses |= (uint16_t)((tmp & 0xF0) >> 4);
 8006cce:	88cb      	ldrh	r3, [r1, #6]
{
 8006cd0:	4604      	mov	r4, r0
  pCardInfo->SD_csd.CardComdClasses |= (uint16_t)((tmp & 0xF0) >> 4);
 8006cd2:	b29b      	uxth	r3, r3
 8006cd4:	f3c2 5003 	ubfx	r0, r2, #20, #4
 8006cd8:	4303      	orrs	r3, r0
 8006cda:	80cb      	strh	r3, [r1, #6]
  pCardInfo->SD_csd.RdBlockLen       = (uint8_t)(tmp & 0x0F);
 8006cdc:	f3c2 4303 	ubfx	r3, r2, #16, #4
 8006ce0:	720b      	strb	r3, [r1, #8]
  tmp = (hsd->CSD[1] & 0x0000FF00) >> 8;
 8006ce2:	f3c2 2307 	ubfx	r3, r2, #8, #8
  pCardInfo->SD_csd.PartBlockRead   = (uint8_t)((tmp & 0x80) >> 7);
 8006ce6:	09d8      	lsrs	r0, r3, #7
 8006ce8:	7248      	strb	r0, [r1, #9]
  pCardInfo->SD_csd.WrBlockMisalign = (uint8_t)((tmp & 0x40) >> 6);
 8006cea:	f3c3 1080 	ubfx	r0, r3, #6, #1
 8006cee:	7288      	strb	r0, [r1, #10]
  pCardInfo->SD_csd.RdBlockMisalign = (uint8_t)((tmp & 0x20) >> 5);
 8006cf0:	f3c3 1040 	ubfx	r0, r3, #5, #1
 8006cf4:	72c8      	strb	r0, [r1, #11]
  pCardInfo->SD_csd.DSRImpl         = (uint8_t)((tmp & 0x10) >> 4);
 8006cf6:	f3c3 1000 	ubfx	r0, r3, #4, #1
 8006cfa:	7308      	strb	r0, [r1, #12]
  if ((hsd->CardType == STD_CAPACITY_SD_CARD_V1_1) || (hsd->CardType == STD_CAPACITY_SD_CARD_V2_0))
 8006cfc:	2d01      	cmp	r5, #1
  pCardInfo->SD_csd.Reserved2       = 0; /*!< Reserved */
 8006cfe:	f04f 0000 	mov.w	r0, #0
 8006d02:	7348      	strb	r0, [r1, #13]
  if ((hsd->CardType == STD_CAPACITY_SD_CARD_V1_1) || (hsd->CardType == STD_CAPACITY_SD_CARD_V2_0))
 8006d04:	f200 80dc 	bhi.w	8006ec0 <HAL_SD_Get_CardInfo+0x22c>
    pCardInfo->SD_csd.DeviceSize = (tmp & 0x03) << 10;
 8006d08:	029b      	lsls	r3, r3, #10
 8006d0a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006d0e:	610b      	str	r3, [r1, #16]
    pCardInfo->SD_csd.DeviceSize |= (tmp) << 2;
 8006d10:	690b      	ldr	r3, [r1, #16]
 8006d12:	0092      	lsls	r2, r2, #2
 8006d14:	f402 727f 	and.w	r2, r2, #1020	; 0x3fc
 8006d18:	431a      	orrs	r2, r3
 8006d1a:	610a      	str	r2, [r1, #16]
    pCardInfo->SD_csd.DeviceSize |= (tmp & 0xC0) >> 6;
 8006d1c:	690b      	ldr	r3, [r1, #16]
    tmp = (uint8_t)((hsd->CSD[2] & 0xFF000000) >> 24);
 8006d1e:	6b22      	ldr	r2, [r4, #48]	; 0x30
    pCardInfo->SD_csd.DeviceSize |= (tmp & 0xC0) >> 6;
 8006d20:	ea43 7392 	orr.w	r3, r3, r2, lsr #30
 8006d24:	610b      	str	r3, [r1, #16]
    pCardInfo->SD_csd.MaxRdCurrentVDDMin = (tmp & 0x38) >> 3;
 8006d26:	f3c2 63c2 	ubfx	r3, r2, #27, #3
 8006d2a:	750b      	strb	r3, [r1, #20]
    pCardInfo->SD_csd.MaxRdCurrentVDDMax = (tmp & 0x07);
 8006d2c:	f3c2 6302 	ubfx	r3, r2, #24, #3
 8006d30:	754b      	strb	r3, [r1, #21]
    pCardInfo->SD_csd.MaxWrCurrentVDDMin = (tmp & 0xE0) >> 5;
 8006d32:	f3c2 5342 	ubfx	r3, r2, #21, #3
 8006d36:	758b      	strb	r3, [r1, #22]
    pCardInfo->SD_csd.MaxWrCurrentVDDMax = (tmp & 0x1C) >> 2;
 8006d38:	f3c2 4382 	ubfx	r3, r2, #18, #3
 8006d3c:	75cb      	strb	r3, [r1, #23]
    pCardInfo->SD_csd.DeviceSizeMul      = (tmp & 0x03) << 1;
 8006d3e:	0bd3      	lsrs	r3, r2, #15
 8006d40:	f003 0306 	and.w	r3, r3, #6
 8006d44:	760b      	strb	r3, [r1, #24]
    pCardInfo->SD_csd.DeviceSizeMul |= (tmp & 0x80) >> 7;
 8006d46:	7e0d      	ldrb	r5, [r1, #24]
 8006d48:	f3c2 2307 	ubfx	r3, r2, #8, #8
 8006d4c:	f3c2 32c0 	ubfx	r2, r2, #15, #1
 8006d50:	432a      	orrs	r2, r5
 8006d52:	760a      	strb	r2, [r1, #24]
    pCardInfo->CardCapacity  = (pCardInfo->SD_csd.DeviceSize + 1) ;
 8006d54:	690d      	ldr	r5, [r1, #16]
    pCardInfo->CardCapacity *= (1 << (pCardInfo->SD_csd.DeviceSizeMul + 2));
 8006d56:	7e0f      	ldrb	r7, [r1, #24]
    pCardInfo->CardBlockSize = 1 << (pCardInfo->SD_csd.RdBlockLen);
 8006d58:	7a0a      	ldrb	r2, [r1, #8]
 8006d5a:	2601      	movs	r6, #1
    pCardInfo->CardCapacity *= (1 << (pCardInfo->SD_csd.DeviceSizeMul + 2));
 8006d5c:	3702      	adds	r7, #2
    pCardInfo->CardBlockSize = 1 << (pCardInfo->SD_csd.RdBlockLen);
 8006d5e:	fa06 f202 	lsl.w	r2, r6, r2
    pCardInfo->CardCapacity *= (1 << (pCardInfo->SD_csd.DeviceSizeMul + 2));
 8006d62:	40be      	lsls	r6, r7
 8006d64:	ea4f 79e6 	mov.w	r9, r6, asr #31
    pCardInfo->CardCapacity *= pCardInfo->CardBlockSize;
 8006d68:	fba6 6702 	umull	r6, r7, r6, r2
 8006d6c:	fb02 7709 	mla	r7, r2, r9, r7
    pCardInfo->CardBlockSize = 1 << (pCardInfo->SD_csd.RdBlockLen);
 8006d70:	650a      	str	r2, [r1, #80]	; 0x50
    pCardInfo->CardCapacity  = (pCardInfo->SD_csd.DeviceSize + 1) ;
 8006d72:	1c6a      	adds	r2, r5, #1
    pCardInfo->CardCapacity *= pCardInfo->CardBlockSize;
 8006d74:	fba6 8902 	umull	r8, r9, r6, r2
 8006d78:	fb02 9907 	mla	r9, r2, r7, r9
 8006d7c:	e9c1 8912 	strd	r8, r9, [r1, #72]	; 0x48
  pCardInfo->SD_csd.EraseGrSize = (tmp & 0x40) >> 6;
 8006d80:	f3c3 1280 	ubfx	r2, r3, #6, #1
  pCardInfo->SD_csd.EraseGrMul  = (tmp & 0x3F) << 1;
 8006d84:	005b      	lsls	r3, r3, #1
 8006d86:	f003 037e 	and.w	r3, r3, #126	; 0x7e
  pCardInfo->SD_csd.EraseGrSize = (tmp & 0x40) >> 6;
 8006d8a:	764a      	strb	r2, [r1, #25]
  pCardInfo->SD_csd.EraseGrMul  = (tmp & 0x3F) << 1;
 8006d8c:	768b      	strb	r3, [r1, #26]
  tmp = (uint8_t)(hsd->CSD[2] & 0x000000FF);
 8006d8e:	6b23      	ldr	r3, [r4, #48]	; 0x30
  pCardInfo->SD_csd.EraseGrMul     |= (tmp & 0x80) >> 7;
 8006d90:	7e8a      	ldrb	r2, [r1, #26]
 8006d92:	f3c3 15c0 	ubfx	r5, r3, #7, #1
 8006d96:	432a      	orrs	r2, r5
  pCardInfo->SD_csd.WrProtectGrSize = (tmp & 0x7F);
 8006d98:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  pCardInfo->SD_csd.EraseGrMul     |= (tmp & 0x80) >> 7;
 8006d9c:	768a      	strb	r2, [r1, #26]
  pCardInfo->SD_csd.WrProtectGrSize = (tmp & 0x7F);
 8006d9e:	76cb      	strb	r3, [r1, #27]
  tmp = (uint8_t)((hsd->CSD[3] & 0xFF000000) >> 24);
 8006da0:	6b63      	ldr	r3, [r4, #52]	; 0x34
  pCardInfo->SD_csd.WrProtectGrEnable = (tmp & 0x80) >> 7;
 8006da2:	0fda      	lsrs	r2, r3, #31
 8006da4:	770a      	strb	r2, [r1, #28]
  pCardInfo->SD_csd.ManDeflECC        = (tmp & 0x60) >> 5;
 8006da6:	f3c3 7241 	ubfx	r2, r3, #29, #2
 8006daa:	774a      	strb	r2, [r1, #29]
  pCardInfo->SD_csd.WrSpeedFact       = (tmp & 0x1C) >> 2;
 8006dac:	f3c3 6282 	ubfx	r2, r3, #26, #3
 8006db0:	778a      	strb	r2, [r1, #30]
  pCardInfo->SD_csd.MaxWrBlockLen     = (tmp & 0x03) << 2;
 8006db2:	0d9a      	lsrs	r2, r3, #22
 8006db4:	f002 020c 	and.w	r2, r2, #12
 8006db8:	77ca      	strb	r2, [r1, #31]
  pCardInfo->SD_csd.MaxWrBlockLen      |= (tmp & 0xC0) >> 6;
 8006dba:	7fca      	ldrb	r2, [r1, #31]
 8006dbc:	f3c3 5581 	ubfx	r5, r3, #22, #2
 8006dc0:	432a      	orrs	r2, r5
 8006dc2:	77ca      	strb	r2, [r1, #31]
  pCardInfo->SD_csd.WriteBlockPaPartial = (tmp & 0x20) >> 5;
 8006dc4:	f3c3 5240 	ubfx	r2, r3, #21, #1
 8006dc8:	f881 2020 	strb.w	r2, [r1, #32]
  pCardInfo->SD_csd.Reserved3           = 0;
 8006dcc:	2200      	movs	r2, #0
 8006dce:	f881 2021 	strb.w	r2, [r1, #33]	; 0x21
  pCardInfo->SD_csd.ContentProtectAppli = (tmp & 0x01);
 8006dd2:	f3c3 4200 	ubfx	r2, r3, #16, #1
 8006dd6:	f881 2022 	strb.w	r2, [r1, #34]	; 0x22
  pCardInfo->SD_csd.FileFormatGrouop = (tmp & 0x80) >> 7;
 8006dda:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 8006dde:	f881 2023 	strb.w	r2, [r1, #35]	; 0x23
  pCardInfo->SD_csd.CopyFlag         = (tmp & 0x40) >> 6;
 8006de2:	f3c3 3280 	ubfx	r2, r3, #14, #1
 8006de6:	f881 2024 	strb.w	r2, [r1, #36]	; 0x24
  pCardInfo->SD_csd.PermWrProtect    = (tmp & 0x20) >> 5;
 8006dea:	f3c3 3240 	ubfx	r2, r3, #13, #1
 8006dee:	f881 2025 	strb.w	r2, [r1, #37]	; 0x25
  pCardInfo->SD_csd.TempWrProtect    = (tmp & 0x10) >> 4;
 8006df2:	f3c3 3200 	ubfx	r2, r3, #12, #1
 8006df6:	f881 2026 	strb.w	r2, [r1, #38]	; 0x26
  pCardInfo->SD_csd.FileFormat       = (tmp & 0x0C) >> 2;
 8006dfa:	f3c3 2281 	ubfx	r2, r3, #10, #2
 8006dfe:	f881 2027 	strb.w	r2, [r1, #39]	; 0x27
  pCardInfo->SD_csd.Reserved4 = 1;
 8006e02:	2501      	movs	r5, #1
  pCardInfo->SD_csd.ECC              = (tmp & 0x03);
 8006e04:	f3c3 2201 	ubfx	r2, r3, #8, #2
  pCardInfo->SD_csd.CSD_CRC   = (tmp & 0xFE) >> 1;
 8006e08:	f3c3 0346 	ubfx	r3, r3, #1, #7
  pCardInfo->SD_csd.ECC              = (tmp & 0x03);
 8006e0c:	f881 2028 	strb.w	r2, [r1, #40]	; 0x28
  pCardInfo->SD_csd.CSD_CRC   = (tmp & 0xFE) >> 1;
 8006e10:	f881 3029 	strb.w	r3, [r1, #41]	; 0x29
  pCardInfo->SD_csd.Reserved4 = 1;
 8006e14:	f881 502a 	strb.w	r5, [r1, #42]	; 0x2a
  tmp = (uint8_t)((hsd->CID[0] & 0xFF000000) >> 24);
 8006e18:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006e1a:	0e1a      	lsrs	r2, r3, #24
  pCardInfo->SD_cid.ManufacturerID = tmp;
 8006e1c:	f881 202c 	strb.w	r2, [r1, #44]	; 0x2c
  pCardInfo->SD_cid.OEM_AppliID = tmp << 8;
 8006e20:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8006e24:	0212      	lsls	r2, r2, #8
 8006e26:	85ca      	strh	r2, [r1, #46]	; 0x2e
  pCardInfo->SD_cid.OEM_AppliID |= tmp;
 8006e28:	8dca      	ldrh	r2, [r1, #46]	; 0x2e
 8006e2a:	f3c3 2607 	ubfx	r6, r3, #8, #8
 8006e2e:	b292      	uxth	r2, r2
 8006e30:	4332      	orrs	r2, r6
 8006e32:	061b      	lsls	r3, r3, #24
 8006e34:	85ca      	strh	r2, [r1, #46]	; 0x2e
  pCardInfo->SD_cid.ProdName1 = tmp << 24;
 8006e36:	630b      	str	r3, [r1, #48]	; 0x30
  tmp = (uint8_t)((hsd->CID[1] & 0xFF000000) >> 24);
 8006e38:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  pCardInfo->SD_cid.ProdName1 |= tmp << 16;
 8006e3a:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  tmp = (uint8_t)((hsd->CID[1] & 0xFF000000) >> 24);
 8006e3c:	0e1e      	lsrs	r6, r3, #24
  pCardInfo->SD_cid.ProdName1 |= tmp << 16;
 8006e3e:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 8006e42:	630a      	str	r2, [r1, #48]	; 0x30
  pCardInfo->SD_cid.ProdName1 |= tmp << 8;
 8006e44:	6b0e      	ldr	r6, [r1, #48]	; 0x30
 8006e46:	0a1a      	lsrs	r2, r3, #8
 8006e48:	f402 427f 	and.w	r2, r2, #65280	; 0xff00
 8006e4c:	4332      	orrs	r2, r6
 8006e4e:	630a      	str	r2, [r1, #48]	; 0x30
  pCardInfo->SD_cid.ProdName1 |= tmp;
 8006e50:	6b0e      	ldr	r6, [r1, #48]	; 0x30
 8006e52:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8006e56:	4332      	orrs	r2, r6
  tmp = (uint8_t)(hsd->CID[1] & 0x000000FF);
 8006e58:	b2db      	uxtb	r3, r3
  pCardInfo->SD_cid.ProdName1 |= tmp;
 8006e5a:	630a      	str	r2, [r1, #48]	; 0x30
  pCardInfo->SD_cid.ProdName2 = tmp;
 8006e5c:	f881 3034 	strb.w	r3, [r1, #52]	; 0x34
  tmp = (uint8_t)((hsd->CID[2] & 0xFF000000) >> 24);
 8006e60:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006e62:	0e1a      	lsrs	r2, r3, #24
  pCardInfo->SD_cid.ProdRev = tmp;
 8006e64:	f881 2035 	strb.w	r2, [r1, #53]	; 0x35
  tmp = (uint8_t)((hsd->CID[2] & 0x00FF0000) >> 16);
 8006e68:	0c1a      	lsrs	r2, r3, #16
 8006e6a:	0612      	lsls	r2, r2, #24
  pCardInfo->SD_cid.ProdSN = tmp << 24;
 8006e6c:	638a      	str	r2, [r1, #56]	; 0x38
  pCardInfo->SD_cid.ProdSN |= tmp << 16;
 8006e6e:	6b8e      	ldr	r6, [r1, #56]	; 0x38
 8006e70:	021a      	lsls	r2, r3, #8
 8006e72:	f402 027f 	and.w	r2, r2, #16711680	; 0xff0000
 8006e76:	4332      	orrs	r2, r6
 8006e78:	638a      	str	r2, [r1, #56]	; 0x38
  pCardInfo->SD_cid.ProdSN |= tmp << 8;
 8006e7a:	6b8a      	ldr	r2, [r1, #56]	; 0x38
 8006e7c:	021b      	lsls	r3, r3, #8
 8006e7e:	b29b      	uxth	r3, r3
 8006e80:	4313      	orrs	r3, r2
 8006e82:	638b      	str	r3, [r1, #56]	; 0x38
  pCardInfo->SD_cid.ProdSN |= tmp;
 8006e84:	6b8a      	ldr	r2, [r1, #56]	; 0x38
  tmp = (uint8_t)((hsd->CID[3] & 0xFF000000) >> 24);
 8006e86:	6c63      	ldr	r3, [r4, #68]	; 0x44
  pCardInfo->SD_cid.ProdSN |= tmp;
 8006e88:	ea42 6213 	orr.w	r2, r2, r3, lsr #24
 8006e8c:	638a      	str	r2, [r1, #56]	; 0x38
  pCardInfo->SD_cid.Reserved1   |= (tmp & 0xF0) >> 4;
 8006e8e:	f891 203c 	ldrb.w	r2, [r1, #60]	; 0x3c
 8006e92:	f3c3 5403 	ubfx	r4, r3, #20, #4
 8006e96:	4322      	orrs	r2, r4
 8006e98:	f881 203c 	strb.w	r2, [r1, #60]	; 0x3c
  pCardInfo->SD_cid.ManufactDate = (tmp & 0x0F) << 8;
 8006e9c:	0a1a      	lsrs	r2, r3, #8
 8006e9e:	f402 6270 	and.w	r2, r2, #3840	; 0xf00
 8006ea2:	87ca      	strh	r2, [r1, #62]	; 0x3e
  pCardInfo->SD_cid.ManufactDate |= tmp;
 8006ea4:	8fca      	ldrh	r2, [r1, #62]	; 0x3e
 8006ea6:	f3c3 2407 	ubfx	r4, r3, #8, #8
 8006eaa:	b292      	uxth	r2, r2
 8006eac:	4322      	orrs	r2, r4
  pCardInfo->SD_cid.CID_CRC   = (tmp & 0xFE) >> 1;
 8006eae:	f3c3 0346 	ubfx	r3, r3, #1, #7
  pCardInfo->SD_cid.ManufactDate |= tmp;
 8006eb2:	87ca      	strh	r2, [r1, #62]	; 0x3e
  pCardInfo->SD_cid.CID_CRC   = (tmp & 0xFE) >> 1;
 8006eb4:	f881 3040 	strb.w	r3, [r1, #64]	; 0x40
  pCardInfo->SD_cid.Reserved2 = 1;
 8006eb8:	f881 5041 	strb.w	r5, [r1, #65]	; 0x41
}
 8006ebc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  else if (hsd->CardType == HIGH_CAPACITY_SD_CARD)
 8006ec0:	2d02      	cmp	r5, #2
 8006ec2:	d11f      	bne.n	8006f04 <HAL_SD_Get_CardInfo+0x270>
    pCardInfo->SD_csd.DeviceSize = (tmp & 0x3F) << 16;
 8006ec4:	0412      	lsls	r2, r2, #16
 8006ec6:	f402 127c 	and.w	r2, r2, #4128768	; 0x3f0000
    tmp = (uint8_t)((hsd->CSD[2] & 0xFF000000) >> 24);
 8006eca:	6b23      	ldr	r3, [r4, #48]	; 0x30
    pCardInfo->SD_csd.DeviceSize = (tmp & 0x3F) << 16;
 8006ecc:	610a      	str	r2, [r1, #16]
    pCardInfo->SD_csd.DeviceSize |= (tmp << 8);
 8006ece:	690a      	ldr	r2, [r1, #16]
    tmp = (uint8_t)((hsd->CSD[2] & 0xFF000000) >> 24);
 8006ed0:	0e1d      	lsrs	r5, r3, #24
    pCardInfo->SD_csd.DeviceSize |= (tmp << 8);
 8006ed2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8006ed6:	610a      	str	r2, [r1, #16]
    pCardInfo->SD_csd.DeviceSize |= (tmp);
 8006ed8:	690d      	ldr	r5, [r1, #16]
 8006eda:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8006ede:	432a      	orrs	r2, r5
 8006ee0:	610a      	str	r2, [r1, #16]
    pCardInfo->CardCapacity = (uint64_t)(((uint64_t)pCardInfo->SD_csd.DeviceSize + 1) * 512 * 1024);
 8006ee2:	690e      	ldr	r6, [r1, #16]
 8006ee4:	2700      	movs	r7, #0
 8006ee6:	3601      	adds	r6, #1
 8006ee8:	f147 0700 	adc.w	r7, r7, #0
 8006eec:	04fa      	lsls	r2, r7, #19
 8006eee:	ea42 3256 	orr.w	r2, r2, r6, lsr #13
 8006ef2:	64ca      	str	r2, [r1, #76]	; 0x4c
 8006ef4:	04f6      	lsls	r6, r6, #19
    pCardInfo->CardBlockSize = 512;    
 8006ef6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006efa:	f3c3 2307 	ubfx	r3, r3, #8, #8
    pCardInfo->CardCapacity = (uint64_t)(((uint64_t)pCardInfo->SD_csd.DeviceSize + 1) * 512 * 1024);
 8006efe:	648e      	str	r6, [r1, #72]	; 0x48
    pCardInfo->CardBlockSize = 512;    
 8006f00:	650a      	str	r2, [r1, #80]	; 0x50
 8006f02:	e73d      	b.n	8006d80 <HAL_SD_Get_CardInfo+0xec>
    errorstate = SD_ERROR;
 8006f04:	2029      	movs	r0, #41	; 0x29
 8006f06:	e73b      	b.n	8006d80 <HAL_SD_Get_CardInfo+0xec>

08006f08 <HAL_SD_Init>:
{ 
 8006f08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f0c:	b091      	sub	sp, #68	; 0x44
  __IO HAL_SD_ErrorTypedef errorstate = SD_OK;
 8006f0e:	2500      	movs	r5, #0
{ 
 8006f10:	4604      	mov	r4, r0
 8006f12:	460e      	mov	r6, r1
  __IO HAL_SD_ErrorTypedef errorstate = SD_OK;
 8006f14:	f88d 5012 	strb.w	r5, [sp, #18]
  HAL_SD_MspInit(hsd);
 8006f18:	f7fd f844 	bl	8003fa4 <HAL_SD_MspInit>
  tmpinit.ClockDiv            = SDMMC_INIT_CLK_DIV;
 8006f1c:	2376      	movs	r3, #118	; 0x76
 8006f1e:	930f      	str	r3, [sp, #60]	; 0x3c
  tmpinit.BusWide             = SDMMC_BUS_WIDE_1B;
 8006f20:	950d      	str	r5, [sp, #52]	; 0x34
  tmpinit.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8006f22:	950e      	str	r5, [sp, #56]	; 0x38
  SDMMC_Init(hsd->Instance, tmpinit);
 8006f24:	ab10      	add	r3, sp, #64	; 0x40
 8006f26:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8006f2a:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  tmpinit.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8006f2e:	950a      	str	r5, [sp, #40]	; 0x28
  tmpinit.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 8006f30:	950b      	str	r5, [sp, #44]	; 0x2c
  tmpinit.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8006f32:	950c      	str	r5, [sp, #48]	; 0x30
  SDMMC_Init(hsd->Instance, tmpinit);
 8006f34:	ab0a      	add	r3, sp, #40	; 0x28
 8006f36:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006f38:	6820      	ldr	r0, [r4, #0]
 8006f3a:	f001 f8d7 	bl	80080ec <SDMMC_Init>
  __HAL_SD_SDMMC_DISABLE(hsd); 
 8006f3e:	6820      	ldr	r0, [r4, #0]
  __IO HAL_SD_ErrorTypedef errorstate = SD_OK; 
 8006f40:	f88d 5013 	strb.w	r5, [sp, #19]
  __HAL_SD_SDMMC_DISABLE(hsd); 
 8006f44:	6843      	ldr	r3, [r0, #4]
 8006f46:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006f4a:	6043      	str	r3, [r0, #4]
  SDMMC_PowerState_ON(hsd->Instance);
 8006f4c:	f001 f8ed 	bl	800812a <SDMMC_PowerState_ON>
  HAL_Delay(1);
 8006f50:	2001      	movs	r0, #1
 8006f52:	f7fe f8eb 	bl	800512c <HAL_Delay>
  __HAL_SD_SDMMC_ENABLE(hsd);
 8006f56:	6820      	ldr	r0, [r4, #0]
 8006f58:	6843      	ldr	r3, [r0, #4]
 8006f5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006f5e:	6043      	str	r3, [r0, #4]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006f60:	a905      	add	r1, sp, #20
  sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 8006f62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f66:	9309      	str	r3, [sp, #36]	; 0x24
  sdmmc_cmdinitstructure.Argument         = 0;
 8006f68:	9505      	str	r5, [sp, #20]
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_GO_IDLE_STATE;
 8006f6a:	9506      	str	r5, [sp, #24]
  sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_NO;
 8006f6c:	9507      	str	r5, [sp, #28]
  sdmmc_cmdinitstructure.WaitForInterrupt = SDMMC_WAIT_NO;
 8006f6e:	9508      	str	r5, [sp, #32]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006f70:	f001 f8e3 	bl	800813a <SDMMC_SendCommand>
  tmp = __HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CMDSENT);
 8006f74:	6820      	ldr	r0, [r4, #0]
 8006f76:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006f78:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006f7c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
  while((timeout > 0) && (!tmp))
 8006f80:	b123      	cbz	r3, 8006f8c <HAL_SD_Init+0x84>
  __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006f82:	f240 53ff 	movw	r3, #1535	; 0x5ff
 8006f86:	6383      	str	r3, [r0, #56]	; 0x38
  return errorstate;
 8006f88:	2300      	movs	r3, #0
 8006f8a:	e005      	b.n	8006f98 <HAL_SD_Init+0x90>
    tmp = __HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CMDSENT);
 8006f8c:	6b43      	ldr	r3, [r0, #52]	; 0x34
  while((timeout > 0) && (!tmp))
 8006f8e:	3a01      	subs	r2, #1
    tmp = __HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CMDSENT);
 8006f90:	f3c3 13c0 	ubfx	r3, r3, #7, #1
  while((timeout > 0) && (!tmp))
 8006f94:	d1f4      	bne.n	8006f80 <HAL_SD_Init+0x78>
    return errorstate;
 8006f96:	2303      	movs	r3, #3
  errorstate = SD_CmdError(hsd);
 8006f98:	f88d 3013 	strb.w	r3, [sp, #19]
  if(errorstate != SD_OK)
 8006f9c:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8006fa0:	b18b      	cbz	r3, 8006fc6 <HAL_SD_Init+0xbe>
  return errorstate;
 8006fa2:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8006fa6:	b2db      	uxtb	r3, r3
  errorstate = SD_PowerON(hsd); 
 8006fa8:	f88d 3012 	strb.w	r3, [sp, #18]
  if(errorstate != SD_OK)     
 8006fac:	f89d 3012 	ldrb.w	r3, [sp, #18]
 8006fb0:	f003 05ff 	and.w	r5, r3, #255	; 0xff
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	f000 80b1 	beq.w	800711c <HAL_SD_Init+0x214>
  return errorstate;
 8006fba:	f89d 0012 	ldrb.w	r0, [sp, #18]
 8006fbe:	b2c0      	uxtb	r0, r0
}
 8006fc0:	b011      	add	sp, #68	; 0x44
 8006fc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  sdmmc_cmdinitstructure.Argument         = SD_CHECK_PATTERN;
 8006fc6:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8006fca:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinitstructure.CmdIndex         = SD_SDMMC_SEND_IF_COND;
 8006fcc:	2308      	movs	r3, #8
 8006fce:	9306      	str	r3, [sp, #24]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006fd0:	a905      	add	r1, sp, #20
  sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 8006fd2:	2340      	movs	r3, #64	; 0x40
 8006fd4:	9307      	str	r3, [sp, #28]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006fd6:	f001 f8b0 	bl	800813a <SDMMC_SendCommand>
  tmp = __HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT); 
 8006fda:	6820      	ldr	r0, [r4, #0]
 8006fdc:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006fde:	f013 0f45 	tst.w	r3, #69	; 0x45
 8006fe2:	bf14      	ite	ne
 8006fe4:	2301      	movne	r3, #1
 8006fe6:	2300      	moveq	r3, #0
  uint32_t timeout = SDMMC_CMD0TIMEOUT, tmp;
 8006fe8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  while((!tmp) && (timeout > 0))
 8006fec:	b90b      	cbnz	r3, 8006ff2 <HAL_SD_Init+0xea>
 8006fee:	2a00      	cmp	r2, #0
 8006ff0:	d17c      	bne.n	80070ec <HAL_SD_Init+0x1e4>
  tmp = __HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CTIMEOUT); 
 8006ff2:	6b43      	ldr	r3, [r0, #52]	; 0x34
  if((timeout == 0) || tmp)
 8006ff4:	b112      	cbz	r2, 8006ffc <HAL_SD_Init+0xf4>
 8006ff6:	f013 0304 	ands.w	r3, r3, #4
 8006ffa:	d07f      	beq.n	80070fc <HAL_SD_Init+0x1f4>
    __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_FLAG_CTIMEOUT);
 8006ffc:	2304      	movs	r3, #4
 8006ffe:	6383      	str	r3, [r0, #56]	; 0x38
    return errorstate;
 8007000:	2303      	movs	r3, #3
  errorstate = SD_CmdResp7Error(hsd);
 8007002:	f88d 3013 	strb.w	r3, [sp, #19]
  if (errorstate == SD_OK)
 8007006:	f89d 2013 	ldrb.w	r2, [sp, #19]
 800700a:	2300      	movs	r3, #0
 800700c:	2a00      	cmp	r2, #0
 800700e:	d17c      	bne.n	800710a <HAL_SD_Init+0x202>
    hsd->CardType = STD_CAPACITY_SD_CARD_V2_0; 
 8007010:	2201      	movs	r2, #1
 8007012:	6222      	str	r2, [r4, #32]
    sdtype        = SD_HIGH_CAPACITY;
 8007014:	f04f 4780 	mov.w	r7, #1073741824	; 0x40000000
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
 8007018:	2537      	movs	r5, #55	; 0x37
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 800701a:	a905      	add	r1, sp, #20
  sdmmc_cmdinitstructure.Argument         = 0;
 800701c:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
 800701e:	9506      	str	r5, [sp, #24]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8007020:	f001 f88b 	bl	800813a <SDMMC_SendCommand>
  errorstate = SD_CmdResp1Error(hsd, SD_CMD_APP_CMD);
 8007024:	4629      	mov	r1, r5
 8007026:	4620      	mov	r0, r4
 8007028:	f7ff fbec 	bl	8006804 <SD_CmdResp1Error>
 800702c:	f88d 0013 	strb.w	r0, [sp, #19]
  if(errorstate == SD_OK)
 8007030:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8007034:	f003 05ff 	and.w	r5, r3, #255	; 0xff
 8007038:	2b00      	cmp	r3, #0
 800703a:	d1b2      	bne.n	8006fa2 <HAL_SD_Init+0x9a>
      sdmmc_cmdinitstructure.Argument         = SD_VOLTAGE_WINDOW_SD | sdtype;
 800703c:	f047 4700 	orr.w	r7, r7, #2147483648	; 0x80000000
      sdmmc_cmdinitstructure.Argument         = 0;
 8007040:	46a8      	mov	r8, r5
      sdmmc_cmdinitstructure.Argument         = SD_VOLTAGE_WINDOW_SD | sdtype;
 8007042:	f447 1780 	orr.w	r7, r7, #1048576	; 0x100000
      sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
 8007046:	f04f 0b37 	mov.w	fp, #55	; 0x37
      SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 800704a:	a905      	add	r1, sp, #20
      sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 800704c:	f04f 0a40 	mov.w	sl, #64	; 0x40
      sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 8007050:	f44f 6980 	mov.w	r9, #1024	; 0x400
      SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8007054:	6820      	ldr	r0, [r4, #0]
      sdmmc_cmdinitstructure.Argument         = 0;
 8007056:	f8cd 8014 	str.w	r8, [sp, #20]
      sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
 800705a:	f8cd b018 	str.w	fp, [sp, #24]
      sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 800705e:	f8cd a01c 	str.w	sl, [sp, #28]
      sdmmc_cmdinitstructure.WaitForInterrupt = SDMMC_WAIT_NO;
 8007062:	f8cd 8020 	str.w	r8, [sp, #32]
      sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 8007066:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
      SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 800706a:	f001 f866 	bl	800813a <SDMMC_SendCommand>
      errorstate = SD_CmdResp1Error(hsd, SD_CMD_APP_CMD);
 800706e:	4659      	mov	r1, fp
 8007070:	4620      	mov	r0, r4
 8007072:	f7ff fbc7 	bl	8006804 <SD_CmdResp1Error>
 8007076:	f88d 0013 	strb.w	r0, [sp, #19]
      if(errorstate != SD_OK)
 800707a:	f89d 3013 	ldrb.w	r3, [sp, #19]
 800707e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007082:	2b00      	cmp	r3, #0
 8007084:	d18d      	bne.n	8006fa2 <HAL_SD_Init+0x9a>
      sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_SD_APP_OP_COND;
 8007086:	2329      	movs	r3, #41	; 0x29
      SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8007088:	a905      	add	r1, sp, #20
 800708a:	6820      	ldr	r0, [r4, #0]
      sdmmc_cmdinitstructure.Argument         = SD_VOLTAGE_WINDOW_SD | sdtype;
 800708c:	9705      	str	r7, [sp, #20]
      sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_SD_APP_OP_COND;
 800708e:	9306      	str	r3, [sp, #24]
      sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 8007090:	f8cd a01c 	str.w	sl, [sp, #28]
      sdmmc_cmdinitstructure.WaitForInterrupt = SDMMC_WAIT_NO;
 8007094:	9208      	str	r2, [sp, #32]
      sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 8007096:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
      SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 800709a:	f001 f84e 	bl	800813a <SDMMC_SendCommand>
  while (!__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT))
 800709e:	6820      	ldr	r0, [r4, #0]
 80070a0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80070a2:	f013 0f45 	tst.w	r3, #69	; 0x45
 80070a6:	d0fb      	beq.n	80070a0 <HAL_SD_Init+0x198>
  if (__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CTIMEOUT))
 80070a8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80070aa:	f013 0304 	ands.w	r3, r3, #4
    __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_FLAG_CTIMEOUT);
 80070ae:	bf1b      	ittet	ne
 80070b0:	2304      	movne	r3, #4
 80070b2:	6383      	strne	r3, [r0, #56]	; 0x38
  __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80070b4:	f240 52ff 	movweq	r2, #1535	; 0x5ff
    return errorstate;
 80070b8:	2303      	movne	r3, #3
  __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80070ba:	bf08      	it	eq
 80070bc:	6382      	streq	r2, [r0, #56]	; 0x38
      errorstate = SD_CmdResp3Error(hsd);
 80070be:	f88d 3013 	strb.w	r3, [sp, #19]
      if(errorstate != SD_OK)
 80070c2:	f89d 3013 	ldrb.w	r3, [sp, #19]
 80070c6:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	f47f af69 	bne.w	8006fa2 <HAL_SD_Init+0x9a>
      response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80070d0:	f001 f848 	bl	8008164 <SDMMC_GetResponse>
    while((!validvoltage) && (count < SD_MAX_VOLT_TRIAL))
 80070d4:	2800      	cmp	r0, #0
      count++;
 80070d6:	f105 0501 	add.w	r5, r5, #1
 80070da:	f64f 73ff 	movw	r3, #65535	; 0xffff
    while((!validvoltage) && (count < SD_MAX_VOLT_TRIAL))
 80070de:	db16      	blt.n	800710e <HAL_SD_Init+0x206>
 80070e0:	429d      	cmp	r5, r3
 80070e2:	d1b0      	bne.n	8007046 <HAL_SD_Init+0x13e>
      errorstate = SD_INVALID_VOLTRANGE;
 80070e4:	231b      	movs	r3, #27
 80070e6:	f88d 3013 	strb.w	r3, [sp, #19]
 80070ea:	e75a      	b.n	8006fa2 <HAL_SD_Init+0x9a>
    tmp = __HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT);
 80070ec:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80070ee:	f013 0f45 	tst.w	r3, #69	; 0x45
 80070f2:	bf14      	ite	ne
 80070f4:	2301      	movne	r3, #1
 80070f6:	2300      	moveq	r3, #0
    timeout--;
 80070f8:	3a01      	subs	r2, #1
 80070fa:	e777      	b.n	8006fec <HAL_SD_Init+0xe4>
  if(__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CMDREND))
 80070fc:	6b42      	ldr	r2, [r0, #52]	; 0x34
 80070fe:	0652      	lsls	r2, r2, #25
    __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_FLAG_CMDREND);
 8007100:	bf46      	itte	mi
 8007102:	2240      	movmi	r2, #64	; 0x40
 8007104:	6382      	strmi	r2, [r0, #56]	; 0x38
  return errorstate;
 8007106:	2329      	movpl	r3, #41	; 0x29
 8007108:	e77b      	b.n	8007002 <HAL_SD_Init+0xfa>
  uint32_t sdtype = SD_STD_CAPACITY;
 800710a:	461f      	mov	r7, r3
 800710c:	e784      	b.n	8007018 <HAL_SD_Init+0x110>
    if(count >= SD_MAX_VOLT_TRIAL)
 800710e:	429d      	cmp	r5, r3
 8007110:	d0e8      	beq.n	80070e4 <HAL_SD_Init+0x1dc>
    if((response & SD_HIGH_CAPACITY) == SD_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8007112:	0047      	lsls	r7, r0, #1
      hsd->CardType = HIGH_CAPACITY_SD_CARD;
 8007114:	bf44      	itt	mi
 8007116:	2302      	movmi	r3, #2
 8007118:	6223      	strmi	r3, [r4, #32]
 800711a:	e742      	b.n	8006fa2 <HAL_SD_Init+0x9a>
  if(SDMMC_GetPowerState(hsd->Instance) == 0) /* Power off */
 800711c:	6820      	ldr	r0, [r4, #0]
 800711e:	f001 f808 	bl	8008132 <SDMMC_GetPowerState>
 8007122:	2800      	cmp	r0, #0
 8007124:	f000 80c2 	beq.w	80072ac <HAL_SD_Init+0x3a4>
  if(hsd->CardType != SECURE_DIGITAL_IO_CARD)
 8007128:	6a23      	ldr	r3, [r4, #32]
 800712a:	2b04      	cmp	r3, #4
 800712c:	d026      	beq.n	800717c <HAL_SD_Init+0x274>
    sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_ALL_SEND_CID;
 800712e:	2302      	movs	r3, #2
 8007130:	9306      	str	r3, [sp, #24]
    sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_LONG;
 8007132:	23c0      	movs	r3, #192	; 0xc0
 8007134:	9307      	str	r3, [sp, #28]
    SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8007136:	a905      	add	r1, sp, #20
    sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 8007138:	f44f 6380 	mov.w	r3, #1024	; 0x400
    SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 800713c:	6820      	ldr	r0, [r4, #0]
    sdmmc_cmdinitstructure.Argument         = 0;
 800713e:	9505      	str	r5, [sp, #20]
    sdmmc_cmdinitstructure.WaitForInterrupt = SDMMC_WAIT_NO;
 8007140:	9508      	str	r5, [sp, #32]
    sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 8007142:	9309      	str	r3, [sp, #36]	; 0x24
    SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8007144:	f000 fff9 	bl	800813a <SDMMC_SendCommand>
    errorstate = SD_CmdResp2Error(hsd);
 8007148:	4620      	mov	r0, r4
 800714a:	f7ff fb45 	bl	80067d8 <SD_CmdResp2Error>
    if(errorstate != SD_OK)
 800714e:	4605      	mov	r5, r0
 8007150:	2800      	cmp	r0, #0
 8007152:	d155      	bne.n	8007200 <HAL_SD_Init+0x2f8>
    hsd->CID[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8007154:	4601      	mov	r1, r0
 8007156:	6820      	ldr	r0, [r4, #0]
 8007158:	f001 f804 	bl	8008164 <SDMMC_GetResponse>
    hsd->CID[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800715c:	2104      	movs	r1, #4
    hsd->CID[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800715e:	63a0      	str	r0, [r4, #56]	; 0x38
    hsd->CID[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8007160:	6820      	ldr	r0, [r4, #0]
 8007162:	f000 ffff 	bl	8008164 <SDMMC_GetResponse>
    hsd->CID[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8007166:	2108      	movs	r1, #8
    hsd->CID[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8007168:	63e0      	str	r0, [r4, #60]	; 0x3c
    hsd->CID[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800716a:	6820      	ldr	r0, [r4, #0]
 800716c:	f000 fffa 	bl	8008164 <SDMMC_GetResponse>
    hsd->CID[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8007170:	210c      	movs	r1, #12
    hsd->CID[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8007172:	6420      	str	r0, [r4, #64]	; 0x40
    hsd->CID[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8007174:	6820      	ldr	r0, [r4, #0]
 8007176:	f000 fff5 	bl	8008164 <SDMMC_GetResponse>
 800717a:	6460      	str	r0, [r4, #68]	; 0x44
  if((hsd->CardType == STD_CAPACITY_SD_CARD_V1_1)    || (hsd->CardType == STD_CAPACITY_SD_CARD_V2_0) ||\
 800717c:	6a23      	ldr	r3, [r4, #32]
 800717e:	2b02      	cmp	r3, #2
 8007180:	d92b      	bls.n	80071da <HAL_SD_Init+0x2d2>
 8007182:	2b06      	cmp	r3, #6
 8007184:	d029      	beq.n	80071da <HAL_SD_Init+0x2d2>
  uint16_t sd_rca = 1;
 8007186:	2001      	movs	r0, #1
  if (hsd->CardType != SECURE_DIGITAL_IO_CARD)
 8007188:	6a23      	ldr	r3, [r4, #32]
 800718a:	2b04      	cmp	r3, #4
 800718c:	f000 8092 	beq.w	80072b4 <HAL_SD_Init+0x3ac>
    hsd->RCA = sd_rca;
 8007190:	6260      	str	r0, [r4, #36]	; 0x24
    sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_SEND_CSD;
 8007192:	2309      	movs	r3, #9
    sdmmc_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16);
 8007194:	0400      	lsls	r0, r0, #16
 8007196:	9005      	str	r0, [sp, #20]
    sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_SEND_CSD;
 8007198:	9306      	str	r3, [sp, #24]
    SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 800719a:	a905      	add	r1, sp, #20
    sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_LONG;
 800719c:	23c0      	movs	r3, #192	; 0xc0
    SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 800719e:	6820      	ldr	r0, [r4, #0]
    sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_LONG;
 80071a0:	9307      	str	r3, [sp, #28]
    SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 80071a2:	f000 ffca 	bl	800813a <SDMMC_SendCommand>
    errorstate = SD_CmdResp2Error(hsd);
 80071a6:	4620      	mov	r0, r4
 80071a8:	f7ff fb16 	bl	80067d8 <SD_CmdResp2Error>
    if(errorstate != SD_OK)
 80071ac:	4605      	mov	r5, r0
 80071ae:	bb38      	cbnz	r0, 8007200 <HAL_SD_Init+0x2f8>
    hsd->CSD[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80071b0:	4601      	mov	r1, r0
 80071b2:	6820      	ldr	r0, [r4, #0]
 80071b4:	f000 ffd6 	bl	8008164 <SDMMC_GetResponse>
    hsd->CSD[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80071b8:	2104      	movs	r1, #4
    hsd->CSD[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80071ba:	62a0      	str	r0, [r4, #40]	; 0x28
    hsd->CSD[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80071bc:	6820      	ldr	r0, [r4, #0]
 80071be:	f000 ffd1 	bl	8008164 <SDMMC_GetResponse>
    hsd->CSD[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80071c2:	2108      	movs	r1, #8
    hsd->CSD[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80071c4:	62e0      	str	r0, [r4, #44]	; 0x2c
    hsd->CSD[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80071c6:	6820      	ldr	r0, [r4, #0]
 80071c8:	f000 ffcc 	bl	8008164 <SDMMC_GetResponse>
    hsd->CSD[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80071cc:	210c      	movs	r1, #12
    hsd->CSD[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80071ce:	6320      	str	r0, [r4, #48]	; 0x30
    hsd->CSD[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80071d0:	6820      	ldr	r0, [r4, #0]
 80071d2:	f000 ffc7 	bl	8008164 <SDMMC_GetResponse>
 80071d6:	6360      	str	r0, [r4, #52]	; 0x34
 80071d8:	e012      	b.n	8007200 <HAL_SD_Init+0x2f8>
    sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_SET_REL_ADDR;
 80071da:	2303      	movs	r3, #3
 80071dc:	9306      	str	r3, [sp, #24]
    SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 80071de:	a905      	add	r1, sp, #20
    sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 80071e0:	2340      	movs	r3, #64	; 0x40
    SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 80071e2:	6820      	ldr	r0, [r4, #0]
    sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 80071e4:	9307      	str	r3, [sp, #28]
    SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 80071e6:	f000 ffa8 	bl	800813a <SDMMC_SendCommand>
  while(!__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT))
 80071ea:	6820      	ldr	r0, [r4, #0]
 80071ec:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80071ee:	f013 0f45 	tst.w	r3, #69	; 0x45
 80071f2:	d0fb      	beq.n	80071ec <HAL_SD_Init+0x2e4>
  if(__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CTIMEOUT))
 80071f4:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80071f6:	075d      	lsls	r5, r3, #29
 80071f8:	d536      	bpl.n	8007268 <HAL_SD_Init+0x360>
    __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_FLAG_CTIMEOUT);
 80071fa:	2304      	movs	r3, #4
 80071fc:	6383      	str	r3, [r0, #56]	; 0x38
    return errorstate;
 80071fe:	2503      	movs	r5, #3
  errorstate = SD_Initialize_Cards(hsd);
 8007200:	f88d 5012 	strb.w	r5, [sp, #18]
  if (errorstate != SD_OK)
 8007204:	f89d 3012 	ldrb.w	r3, [sp, #18]
 8007208:	2b00      	cmp	r3, #0
 800720a:	f47f aed6 	bne.w	8006fba <HAL_SD_Init+0xb2>
  errorstate = HAL_SD_Get_CardInfo(hsd, SDCardInfo);
 800720e:	4631      	mov	r1, r6
 8007210:	4620      	mov	r0, r4
 8007212:	f7ff fd3f 	bl	8006c94 <HAL_SD_Get_CardInfo>
 8007216:	f88d 0012 	strb.w	r0, [sp, #18]
  if (errorstate == SD_OK)
 800721a:	f89d 3012 	ldrb.w	r3, [sp, #18]
 800721e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007222:	b9ab      	cbnz	r3, 8007250 <HAL_SD_Init+0x348>
    errorstate = SD_Select_Deselect(hsd, (uint32_t)(((uint32_t)SDCardInfo->RCA) << 16));
 8007224:	f8b6 3054 	ldrh.w	r3, [r6, #84]	; 0x54
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8007228:	6820      	ldr	r0, [r4, #0]
  sdmmc_cmdinitstructure.WaitForInterrupt = SDMMC_WAIT_NO;
 800722a:	9208      	str	r2, [sp, #32]
    errorstate = SD_Select_Deselect(hsd, (uint32_t)(((uint32_t)SDCardInfo->RCA) << 16));
 800722c:	041b      	lsls	r3, r3, #16
  sdmmc_cmdinitstructure.Argument         = (uint32_t)addr;
 800722e:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 8007230:	2340      	movs	r3, #64	; 0x40
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_SEL_DESEL_CARD;
 8007232:	2507      	movs	r5, #7
  sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 8007234:	9307      	str	r3, [sp, #28]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8007236:	a905      	add	r1, sp, #20
  sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 8007238:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800723c:	9309      	str	r3, [sp, #36]	; 0x24
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_SEL_DESEL_CARD;
 800723e:	9506      	str	r5, [sp, #24]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8007240:	f000 ff7b 	bl	800813a <SDMMC_SendCommand>
  errorstate = SD_CmdResp1Error(hsd, SD_CMD_SEL_DESEL_CARD);
 8007244:	4629      	mov	r1, r5
 8007246:	4620      	mov	r0, r4
 8007248:	f7ff fadc 	bl	8006804 <SD_CmdResp1Error>
    errorstate = SD_Select_Deselect(hsd, (uint32_t)(((uint32_t)SDCardInfo->RCA) << 16));
 800724c:	f88d 0012 	strb.w	r0, [sp, #18]
  SDMMC_Init(hsd->Instance, hsd->Init);   
 8007250:	f104 0310 	add.w	r3, r4, #16
 8007254:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007258:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800725c:	1d23      	adds	r3, r4, #4
 800725e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007260:	6820      	ldr	r0, [r4, #0]
 8007262:	f000 ff43 	bl	80080ec <SDMMC_Init>
 8007266:	e6a8      	b.n	8006fba <HAL_SD_Init+0xb2>
  else if(__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CCRCFAIL))
 8007268:	6b45      	ldr	r5, [r0, #52]	; 0x34
 800726a:	f015 0501 	ands.w	r5, r5, #1
 800726e:	d002      	beq.n	8007276 <HAL_SD_Init+0x36e>
    __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_FLAG_CCRCFAIL);
 8007270:	2501      	movs	r5, #1
 8007272:	6385      	str	r5, [r0, #56]	; 0x38
 8007274:	e7c4      	b.n	8007200 <HAL_SD_Init+0x2f8>
  if(SDMMC_GetCommandResponse(hsd->Instance) != SD_CMD)
 8007276:	f000 ff72 	bl	800815e <SDMMC_GetCommandResponse>
 800727a:	2803      	cmp	r0, #3
 800727c:	d001      	beq.n	8007282 <HAL_SD_Init+0x37a>
    return errorstate;
 800727e:	2510      	movs	r5, #16
 8007280:	e7be      	b.n	8007200 <HAL_SD_Init+0x2f8>
  __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007282:	6820      	ldr	r0, [r4, #0]
 8007284:	f240 53ff 	movw	r3, #1535	; 0x5ff
 8007288:	6383      	str	r3, [r0, #56]	; 0x38
  response_r1 = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800728a:	4629      	mov	r1, r5
 800728c:	f000 ff6a 	bl	8008164 <SDMMC_GetResponse>
  if((response_r1 & (SD_R6_GENERAL_UNKNOWN_ERROR | SD_R6_ILLEGAL_CMD | SD_R6_COM_CRC_FAILED)) == SD_ALLZERO)
 8007290:	f410 4f60 	tst.w	r0, #57344	; 0xe000
 8007294:	d101      	bne.n	800729a <HAL_SD_Init+0x392>
    *pRCA = (uint16_t) (response_r1 >> 16);
 8007296:	0c00      	lsrs	r0, r0, #16
 8007298:	e776      	b.n	8007188 <HAL_SD_Init+0x280>
  if((response_r1 & SD_R6_GENERAL_UNKNOWN_ERROR) == SD_R6_GENERAL_UNKNOWN_ERROR)
 800729a:	0481      	lsls	r1, r0, #18
 800729c:	d408      	bmi.n	80072b0 <HAL_SD_Init+0x3a8>
  if((response_r1 & SD_R6_ILLEGAL_CMD) == SD_R6_ILLEGAL_CMD)
 800729e:	0442      	lsls	r2, r0, #17
 80072a0:	d4ed      	bmi.n	800727e <HAL_SD_Init+0x376>
  if((response_r1 & SD_R6_COM_CRC_FAILED) == SD_R6_COM_CRC_FAILED)
 80072a2:	0403      	lsls	r3, r0, #16
 80072a4:	f57f af6f 	bpl.w	8007186 <HAL_SD_Init+0x27e>
    return(SD_COM_CRC_FAILED);
 80072a8:	250f      	movs	r5, #15
 80072aa:	e7a9      	b.n	8007200 <HAL_SD_Init+0x2f8>
    return errorstate;
 80072ac:	2525      	movs	r5, #37	; 0x25
 80072ae:	e7a7      	b.n	8007200 <HAL_SD_Init+0x2f8>
    return(SD_GENERAL_UNKNOWN_ERROR);
 80072b0:	2513      	movs	r5, #19
 80072b2:	e7a5      	b.n	8007200 <HAL_SD_Init+0x2f8>
  if (hsd->CardType != SECURE_DIGITAL_IO_CARD)
 80072b4:	2500      	movs	r5, #0
 80072b6:	e7a3      	b.n	8007200 <HAL_SD_Init+0x2f8>

080072b8 <HAL_SD_WideBusOperation_Config>:
{
 80072b8:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hsd->CardType == MULTIMEDIA_CARD)
 80072ba:	6a03      	ldr	r3, [r0, #32]
 80072bc:	2b03      	cmp	r3, #3
{
 80072be:	b08d      	sub	sp, #52	; 0x34
 80072c0:	4605      	mov	r5, r0
 80072c2:	460e      	mov	r6, r1
  if (hsd->CardType == MULTIMEDIA_CARD)
 80072c4:	f000 8088 	beq.w	80073d8 <HAL_SD_WideBusOperation_Config+0x120>
  else if ((hsd->CardType == STD_CAPACITY_SD_CARD_V1_1) || (hsd->CardType == STD_CAPACITY_SD_CARD_V2_0) ||\
 80072c8:	2b02      	cmp	r3, #2
 80072ca:	f200 8083 	bhi.w	80073d4 <HAL_SD_WideBusOperation_Config+0x11c>
    if (WideMode == SDMMC_BUS_WIDE_8B)
 80072ce:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 80072d2:	f000 8081 	beq.w	80073d8 <HAL_SD_WideBusOperation_Config+0x120>
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 80072d6:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 80072da:	d14c      	bne.n	8007376 <HAL_SD_WideBusOperation_Config+0xbe>
  uint32_t scr[2] = {0, 0};
 80072dc:	2100      	movs	r1, #0
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SD_CARD_LOCKED) == SD_CARD_LOCKED)
 80072de:	6800      	ldr	r0, [r0, #0]
  uint32_t scr[2] = {0, 0};
 80072e0:	9104      	str	r1, [sp, #16]
 80072e2:	9105      	str	r1, [sp, #20]
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SD_CARD_LOCKED) == SD_CARD_LOCKED)
 80072e4:	f000 ff3e 	bl	8008164 <SDMMC_GetResponse>
 80072e8:	0180      	lsls	r0, r0, #6
 80072ea:	d46d      	bmi.n	80073c8 <HAL_SD_WideBusOperation_Config+0x110>
  errorstate = SD_FindSCR(hsd, scr);
 80072ec:	a904      	add	r1, sp, #16
 80072ee:	4628      	mov	r0, r5
 80072f0:	f7ff fafe 	bl	80068f0 <SD_FindSCR>
  if(errorstate != SD_OK)
 80072f4:	4604      	mov	r4, r0
 80072f6:	2800      	cmp	r0, #0
 80072f8:	d167      	bne.n	80073ca <HAL_SD_WideBusOperation_Config+0x112>
  if((scr[1] & SD_WIDE_BUS_SUPPORT) != SD_ALLZERO)
 80072fa:	9b05      	ldr	r3, [sp, #20]
 80072fc:	0359      	lsls	r1, r3, #13
 80072fe:	d567      	bpl.n	80073d0 <HAL_SD_WideBusOperation_Config+0x118>
    sdmmc_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16);
 8007300:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    sdmmc_cmdinitstructure.WaitForInterrupt = SDMMC_WAIT_NO;
 8007302:	9009      	str	r0, [sp, #36]	; 0x24
    sdmmc_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16);
 8007304:	041b      	lsls	r3, r3, #16
 8007306:	9306      	str	r3, [sp, #24]
    sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 8007308:	2340      	movs	r3, #64	; 0x40
    sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
 800730a:	2737      	movs	r7, #55	; 0x37
    sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 800730c:	9308      	str	r3, [sp, #32]
    SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 800730e:	a906      	add	r1, sp, #24
    sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 8007310:	f44f 6380 	mov.w	r3, #1024	; 0x400
    SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8007314:	6828      	ldr	r0, [r5, #0]
    sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 8007316:	930a      	str	r3, [sp, #40]	; 0x28
    sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
 8007318:	9707      	str	r7, [sp, #28]
    SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 800731a:	f000 ff0e 	bl	800813a <SDMMC_SendCommand>
    errorstate = SD_CmdResp1Error(hsd, SD_CMD_APP_CMD);
 800731e:	4639      	mov	r1, r7
 8007320:	4628      	mov	r0, r5
 8007322:	f7ff fa6f 	bl	8006804 <SD_CmdResp1Error>
    if(errorstate != SD_OK)
 8007326:	4604      	mov	r4, r0
 8007328:	2800      	cmp	r0, #0
 800732a:	d14e      	bne.n	80073ca <HAL_SD_WideBusOperation_Config+0x112>
    sdmmc_cmdinitstructure.Argument         = 2;
 800732c:	2302      	movs	r3, #2
 800732e:	9306      	str	r3, [sp, #24]
    sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_APP_SD_SET_BUSWIDTH;
 8007330:	2406      	movs	r4, #6
    SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8007332:	a906      	add	r1, sp, #24
 8007334:	6828      	ldr	r0, [r5, #0]
    sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_APP_SD_SET_BUSWIDTH;
 8007336:	9407      	str	r4, [sp, #28]
    SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8007338:	f000 feff 	bl	800813a <SDMMC_SendCommand>
    errorstate = SD_CmdResp1Error(hsd, SD_CMD_APP_SD_SET_BUSWIDTH);
 800733c:	4621      	mov	r1, r4
 800733e:	4628      	mov	r0, r5
 8007340:	f7ff fa60 	bl	8006804 <SD_CmdResp1Error>
 8007344:	4604      	mov	r4, r0
    if (errorstate == SD_OK)
 8007346:	2800      	cmp	r0, #0
 8007348:	d13f      	bne.n	80073ca <HAL_SD_WideBusOperation_Config+0x112>
      tmpinit.ClockEdge           = hsd->Init.ClockEdge;
 800734a:	686b      	ldr	r3, [r5, #4]
 800734c:	9306      	str	r3, [sp, #24]
      tmpinit.ClockBypass         = hsd->Init.ClockBypass;
 800734e:	68ab      	ldr	r3, [r5, #8]
 8007350:	9307      	str	r3, [sp, #28]
      tmpinit.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8007352:	68eb      	ldr	r3, [r5, #12]
 8007354:	9308      	str	r3, [sp, #32]
      tmpinit.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8007356:	696b      	ldr	r3, [r5, #20]
 8007358:	930a      	str	r3, [sp, #40]	; 0x28
      tmpinit.ClockDiv            = hsd->Init.ClockDiv;
 800735a:	69ab      	ldr	r3, [r5, #24]
 800735c:	930b      	str	r3, [sp, #44]	; 0x2c
      tmpinit.BusWide             = WideMode;
 800735e:	9609      	str	r6, [sp, #36]	; 0x24
      SDMMC_Init(hsd->Instance, tmpinit);
 8007360:	ab0c      	add	r3, sp, #48	; 0x30
 8007362:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8007366:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800736a:	ab06      	add	r3, sp, #24
 800736c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800736e:	6828      	ldr	r0, [r5, #0]
 8007370:	f000 febc 	bl	80080ec <SDMMC_Init>
 8007374:	e029      	b.n	80073ca <HAL_SD_WideBusOperation_Config+0x112>
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 8007376:	2900      	cmp	r1, #0
 8007378:	d130      	bne.n	80073dc <HAL_SD_WideBusOperation_Config+0x124>
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SD_CARD_LOCKED) == SD_CARD_LOCKED)
 800737a:	6800      	ldr	r0, [r0, #0]
  uint32_t scr[2] = {0, 0};
 800737c:	9104      	str	r1, [sp, #16]
 800737e:	9105      	str	r1, [sp, #20]
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SD_CARD_LOCKED) == SD_CARD_LOCKED)
 8007380:	f000 fef0 	bl	8008164 <SDMMC_GetResponse>
 8007384:	0182      	lsls	r2, r0, #6
 8007386:	d41f      	bmi.n	80073c8 <HAL_SD_WideBusOperation_Config+0x110>
  errorstate = SD_FindSCR(hsd, scr);
 8007388:	a904      	add	r1, sp, #16
 800738a:	4628      	mov	r0, r5
 800738c:	f7ff fab0 	bl	80068f0 <SD_FindSCR>
  if(errorstate != SD_OK)
 8007390:	4604      	mov	r4, r0
 8007392:	b9d0      	cbnz	r0, 80073ca <HAL_SD_WideBusOperation_Config+0x112>
  if((scr[1] & SD_SINGLE_BUS_SUPPORT) != SD_ALLZERO)
 8007394:	9b05      	ldr	r3, [sp, #20]
 8007396:	03db      	lsls	r3, r3, #15
 8007398:	d51a      	bpl.n	80073d0 <HAL_SD_WideBusOperation_Config+0x118>
    sdmmc_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16);
 800739a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    sdmmc_cmdinitstructure.WaitForInterrupt = SDMMC_WAIT_NO;
 800739c:	9009      	str	r0, [sp, #36]	; 0x24
    sdmmc_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16);
 800739e:	041b      	lsls	r3, r3, #16
 80073a0:	9306      	str	r3, [sp, #24]
    sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 80073a2:	2340      	movs	r3, #64	; 0x40
    sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
 80073a4:	2737      	movs	r7, #55	; 0x37
    sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 80073a6:	9308      	str	r3, [sp, #32]
    SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 80073a8:	a906      	add	r1, sp, #24
    sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 80073aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
    SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 80073ae:	6828      	ldr	r0, [r5, #0]
    sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 80073b0:	930a      	str	r3, [sp, #40]	; 0x28
    sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
 80073b2:	9707      	str	r7, [sp, #28]
    SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 80073b4:	f000 fec1 	bl	800813a <SDMMC_SendCommand>
    errorstate = SD_CmdResp1Error(hsd, SD_CMD_APP_CMD);
 80073b8:	4639      	mov	r1, r7
 80073ba:	4628      	mov	r0, r5
 80073bc:	f7ff fa22 	bl	8006804 <SD_CmdResp1Error>
    if(errorstate != SD_OK)
 80073c0:	4604      	mov	r4, r0
 80073c2:	b910      	cbnz	r0, 80073ca <HAL_SD_WideBusOperation_Config+0x112>
    sdmmc_cmdinitstructure.Argument         = 0;
 80073c4:	9006      	str	r0, [sp, #24]
 80073c6:	e7b3      	b.n	8007330 <HAL_SD_WideBusOperation_Config+0x78>
    return errorstate;
 80073c8:	240e      	movs	r4, #14
}
 80073ca:	4620      	mov	r0, r4
 80073cc:	b00d      	add	sp, #52	; 0x34
 80073ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return errorstate;
 80073d0:	2425      	movs	r4, #37	; 0x25
 80073d2:	e7fa      	b.n	80073ca <HAL_SD_WideBusOperation_Config+0x112>
  HAL_SD_ErrorTypedef errorstate = SD_OK;
 80073d4:	2400      	movs	r4, #0
 80073d6:	e7f8      	b.n	80073ca <HAL_SD_WideBusOperation_Config+0x112>
    return errorstate;
 80073d8:	2427      	movs	r4, #39	; 0x27
 80073da:	e7f6      	b.n	80073ca <HAL_SD_WideBusOperation_Config+0x112>
      errorstate = SD_INVALID_PARAMETER;
 80073dc:	2426      	movs	r4, #38	; 0x26
 80073de:	e7f4      	b.n	80073ca <HAL_SD_WideBusOperation_Config+0x112>

080073e0 <HAL_SD_StopTransfer>:
{
 80073e0:	b530      	push	{r4, r5, lr}
 80073e2:	b087      	sub	sp, #28
  sdmmc_cmdinitstructure.Argument         = 0;
 80073e4:	2300      	movs	r3, #0
  sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 80073e6:	2240      	movs	r2, #64	; 0x40
{
 80073e8:	4604      	mov	r4, r0
  sdmmc_cmdinitstructure.Argument         = 0;
 80073ea:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_STOP_TRANSMISSION;
 80073ec:	250c      	movs	r5, #12
  sdmmc_cmdinitstructure.WaitForInterrupt = SDMMC_WAIT_NO;
 80073ee:	9304      	str	r3, [sp, #16]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 80073f0:	a901      	add	r1, sp, #4
  sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 80073f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 80073f6:	6800      	ldr	r0, [r0, #0]
  sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 80073f8:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 80073fa:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_STOP_TRANSMISSION;
 80073fc:	9502      	str	r5, [sp, #8]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 80073fe:	f000 fe9c 	bl	800813a <SDMMC_SendCommand>
  errorstate = SD_CmdResp1Error(hsd, SD_CMD_STOP_TRANSMISSION);
 8007402:	4629      	mov	r1, r5
 8007404:	4620      	mov	r0, r4
 8007406:	f7ff f9fd 	bl	8006804 <SD_CmdResp1Error>
}
 800740a:	b007      	add	sp, #28
 800740c:	bd30      	pop	{r4, r5, pc}

0800740e <HAL_SD_CheckReadOperation>:
{
 800740e:	b538      	push	{r3, r4, r5, lr}
 8007410:	4604      	mov	r4, r0
 8007412:	460d      	mov	r5, r1
  tmp1 = hsd->DmaTransferCplt; 
 8007414:	6d00      	ldr	r0, [r0, #80]	; 0x50
  tmp2 = hsd->SdTransferCplt;
 8007416:	6ca1      	ldr	r1, [r4, #72]	; 0x48
  tmp3 = (HAL_SD_ErrorTypedef)hsd->SdTransferErr;
 8007418:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
  uint32_t timeout = Timeout;
 800741a:	462a      	mov	r2, r5
  tmp3 = (HAL_SD_ErrorTypedef)hsd->SdTransferErr;
 800741c:	b2db      	uxtb	r3, r3
  while (((tmp1 & tmp2) == 0) && (tmp3 == SD_OK) && (timeout > 0))
 800741e:	4208      	tst	r0, r1
 8007420:	d100      	bne.n	8007424 <HAL_SD_CheckReadOperation+0x16>
 8007422:	b1b3      	cbz	r3, 8007452 <HAL_SD_CheckReadOperation+0x44>
  while((__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_RXACT)) && (timeout > 0))
 8007424:	6823      	ldr	r3, [r4, #0]
 8007426:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007428:	0492      	lsls	r2, r2, #18
 800742a:	d500      	bpl.n	800742e <HAL_SD_CheckReadOperation+0x20>
 800742c:	b9cd      	cbnz	r5, 8007462 <HAL_SD_CheckReadOperation+0x54>
  if (hsd->SdOperation == SD_READ_MULTIPLE_BLOCK)
 800742e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007430:	2b01      	cmp	r3, #1
 8007432:	d118      	bne.n	8007466 <HAL_SD_CheckReadOperation+0x58>
    errorstate = HAL_SD_StopTransfer(hsd);
 8007434:	4620      	mov	r0, r4
 8007436:	f7ff ffd3 	bl	80073e0 <HAL_SD_StopTransfer>
  if ((timeout == 0) && (errorstate == SD_OK))
 800743a:	b90d      	cbnz	r5, 8007440 <HAL_SD_CheckReadOperation+0x32>
 800743c:	b900      	cbnz	r0, 8007440 <HAL_SD_CheckReadOperation+0x32>
    errorstate = SD_DATA_TIMEOUT;
 800743e:	2004      	movs	r0, #4
  __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007440:	6823      	ldr	r3, [r4, #0]
 8007442:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8007446:	639a      	str	r2, [r3, #56]	; 0x38
  if (hsd->SdTransferErr != SD_OK)
 8007448:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800744a:	b183      	cbz	r3, 800746e <HAL_SD_CheckReadOperation+0x60>
    return (HAL_SD_ErrorTypedef)(hsd->SdTransferErr);
 800744c:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800744e:	b2c0      	uxtb	r0, r0
 8007450:	bd38      	pop	{r3, r4, r5, pc}
  while (((tmp1 & tmp2) == 0) && (tmp3 == SD_OK) && (timeout > 0))
 8007452:	2a00      	cmp	r2, #0
 8007454:	d0e6      	beq.n	8007424 <HAL_SD_CheckReadOperation+0x16>
    tmp1 = hsd->DmaTransferCplt; 
 8007456:	6d20      	ldr	r0, [r4, #80]	; 0x50
    tmp2 = hsd->SdTransferCplt;
 8007458:	6ca1      	ldr	r1, [r4, #72]	; 0x48
    tmp3 = (HAL_SD_ErrorTypedef)hsd->SdTransferErr;    
 800745a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    timeout--;
 800745c:	3a01      	subs	r2, #1
    tmp3 = (HAL_SD_ErrorTypedef)hsd->SdTransferErr;    
 800745e:	b2db      	uxtb	r3, r3
 8007460:	e7dd      	b.n	800741e <HAL_SD_CheckReadOperation+0x10>
    timeout--;  
 8007462:	3d01      	subs	r5, #1
 8007464:	e7df      	b.n	8007426 <HAL_SD_CheckReadOperation+0x18>
  if ((timeout == 0) && (errorstate == SD_OK))
 8007466:	2d00      	cmp	r5, #0
 8007468:	d0e9      	beq.n	800743e <HAL_SD_CheckReadOperation+0x30>
  HAL_SD_ErrorTypedef errorstate = SD_OK;
 800746a:	2000      	movs	r0, #0
 800746c:	e7e8      	b.n	8007440 <HAL_SD_CheckReadOperation+0x32>
}
 800746e:	bd38      	pop	{r3, r4, r5, pc}

08007470 <HAL_SD_GetStatus>:
{
 8007470:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16);
 8007472:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8007474:	b087      	sub	sp, #28
  sdmmc_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16);
 8007476:	041b      	lsls	r3, r3, #16
 8007478:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 800747a:	2340      	movs	r3, #64	; 0x40
 800747c:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinitstructure.WaitForInterrupt = SDMMC_WAIT_NO;
 800747e:	2300      	movs	r3, #0
{
 8007480:	4604      	mov	r4, r0
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_SEND_STATUS;
 8007482:	250d      	movs	r5, #13
  sdmmc_cmdinitstructure.WaitForInterrupt = SDMMC_WAIT_NO;
 8007484:	9304      	str	r3, [sp, #16]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8007486:	a901      	add	r1, sp, #4
  sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 8007488:	f44f 6380 	mov.w	r3, #1024	; 0x400
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 800748c:	6800      	ldr	r0, [r0, #0]
  sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 800748e:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_SEND_STATUS;
 8007490:	9502      	str	r5, [sp, #8]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8007492:	f000 fe52 	bl	800813a <SDMMC_SendCommand>
  errorstate = SD_CmdResp1Error(hsd, SD_CMD_SEND_STATUS);
 8007496:	4629      	mov	r1, r5
 8007498:	4620      	mov	r0, r4
 800749a:	f7ff f9b3 	bl	8006804 <SD_CmdResp1Error>
  if(errorstate != SD_OK)
 800749e:	4601      	mov	r1, r0
 80074a0:	b948      	cbnz	r0, 80074b6 <HAL_SD_GetStatus+0x46>
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80074a2:	6820      	ldr	r0, [r4, #0]
 80074a4:	f000 fe5e 	bl	8008164 <SDMMC_GetResponse>
  if (cardstate == SD_CARD_TRANSFER)
 80074a8:	f3c0 2043 	ubfx	r0, r0, #9, #4
    return SD_TRANSFER_OK;
 80074ac:	3804      	subs	r0, #4
 80074ae:	bf18      	it	ne
 80074b0:	2001      	movne	r0, #1
}
 80074b2:	b007      	add	sp, #28
 80074b4:	bd30      	pop	{r4, r5, pc}
    return SD_TRANSFER_ERROR;
 80074b6:	2002      	movs	r0, #2
 80074b8:	e7fb      	b.n	80074b2 <HAL_SD_GetStatus+0x42>

080074ba <HAL_SD_CheckWriteOperation>:
{
 80074ba:	b570      	push	{r4, r5, r6, lr}
 80074bc:	4604      	mov	r4, r0
 80074be:	460e      	mov	r6, r1
  tmp1 = hsd->DmaTransferCplt; 
 80074c0:	6d00      	ldr	r0, [r0, #80]	; 0x50
  tmp2 = hsd->SdTransferCplt;
 80074c2:	6ca1      	ldr	r1, [r4, #72]	; 0x48
  tmp3 = (HAL_SD_ErrorTypedef)hsd->SdTransferErr;
 80074c4:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
  uint32_t timeout = Timeout;
 80074c6:	4632      	mov	r2, r6
  tmp3 = (HAL_SD_ErrorTypedef)hsd->SdTransferErr;
 80074c8:	b2db      	uxtb	r3, r3
  while (((tmp1 & tmp2) == 0) && (tmp3 == SD_OK) && (timeout > 0))
 80074ca:	4208      	tst	r0, r1
 80074cc:	d100      	bne.n	80074d0 <HAL_SD_CheckWriteOperation+0x16>
 80074ce:	b1c3      	cbz	r3, 8007502 <HAL_SD_CheckWriteOperation+0x48>
  while((__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_TXACT))  && (timeout > 0))
 80074d0:	6823      	ldr	r3, [r4, #0]
 80074d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80074d4:	04d2      	lsls	r2, r2, #19
 80074d6:	d500      	bpl.n	80074da <HAL_SD_CheckWriteOperation+0x20>
 80074d8:	b9de      	cbnz	r6, 8007512 <HAL_SD_CheckWriteOperation+0x58>
  if (hsd->SdOperation == SD_WRITE_MULTIPLE_BLOCK)
 80074da:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80074dc:	2b03      	cmp	r3, #3
 80074de:	d120      	bne.n	8007522 <HAL_SD_CheckWriteOperation+0x68>
    errorstate = HAL_SD_StopTransfer(hsd);
 80074e0:	4620      	mov	r0, r4
 80074e2:	f7ff ff7d 	bl	80073e0 <HAL_SD_StopTransfer>
 80074e6:	4605      	mov	r5, r0
  if ((timeout == 0) && (errorstate == SD_OK))
 80074e8:	b90e      	cbnz	r6, 80074ee <HAL_SD_CheckWriteOperation+0x34>
 80074ea:	b900      	cbnz	r0, 80074ee <HAL_SD_CheckWriteOperation+0x34>
    errorstate = SD_DATA_TIMEOUT;
 80074ec:	2504      	movs	r5, #4
  __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80074ee:	6823      	ldr	r3, [r4, #0]
 80074f0:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80074f4:	639a      	str	r2, [r3, #56]	; 0x38
  if (hsd->SdTransferErr != SD_OK)
 80074f6:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80074f8:	b16b      	cbz	r3, 8007516 <HAL_SD_CheckWriteOperation+0x5c>
    return (HAL_SD_ErrorTypedef)(hsd->SdTransferErr);
 80074fa:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 80074fc:	b2ed      	uxtb	r5, r5
}
 80074fe:	4628      	mov	r0, r5
 8007500:	bd70      	pop	{r4, r5, r6, pc}
  while (((tmp1 & tmp2) == 0) && (tmp3 == SD_OK) && (timeout > 0))
 8007502:	2a00      	cmp	r2, #0
 8007504:	d0e4      	beq.n	80074d0 <HAL_SD_CheckWriteOperation+0x16>
    tmp1 = hsd->DmaTransferCplt; 
 8007506:	6d20      	ldr	r0, [r4, #80]	; 0x50
    tmp2 = hsd->SdTransferCplt;
 8007508:	6ca1      	ldr	r1, [r4, #72]	; 0x48
    tmp3 = (HAL_SD_ErrorTypedef)hsd->SdTransferErr;
 800750a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    timeout--;
 800750c:	3a01      	subs	r2, #1
    tmp3 = (HAL_SD_ErrorTypedef)hsd->SdTransferErr;
 800750e:	b2db      	uxtb	r3, r3
 8007510:	e7db      	b.n	80074ca <HAL_SD_CheckWriteOperation+0x10>
    timeout--;  
 8007512:	3e01      	subs	r6, #1
 8007514:	e7dd      	b.n	80074d2 <HAL_SD_CheckWriteOperation+0x18>
  while(HAL_SD_GetStatus(hsd) != SD_TRANSFER_OK)
 8007516:	4620      	mov	r0, r4
 8007518:	f7ff ffaa 	bl	8007470 <HAL_SD_GetStatus>
 800751c:	2800      	cmp	r0, #0
 800751e:	d1fa      	bne.n	8007516 <HAL_SD_CheckWriteOperation+0x5c>
 8007520:	e7ed      	b.n	80074fe <HAL_SD_CheckWriteOperation+0x44>
  if ((timeout == 0) && (errorstate == SD_OK))
 8007522:	2e00      	cmp	r6, #0
 8007524:	d0e2      	beq.n	80074ec <HAL_SD_CheckWriteOperation+0x32>
  HAL_SD_ErrorTypedef errorstate = SD_OK;
 8007526:	2500      	movs	r5, #0
 8007528:	e7e1      	b.n	80074ee <HAL_SD_CheckWriteOperation+0x34>

0800752a <HAL_TIM_Base_MspInit>:
 800752a:	4770      	bx	lr

0800752c <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800752c:	6803      	ldr	r3, [r0, #0]
 800752e:	68da      	ldr	r2, [r3, #12]
 8007530:	f042 0201 	orr.w	r2, r2, #1
 8007534:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007536:	681a      	ldr	r2, [r3, #0]
 8007538:	f042 0201 	orr.w	r2, r2, #1
 800753c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
}
 800753e:	2000      	movs	r0, #0
 8007540:	4770      	bx	lr
	...

08007544 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007544:	4a2e      	ldr	r2, [pc, #184]	; (8007600 <TIM_Base_SetConfig+0xbc>)
  tmpcr1 = TIMx->CR1;
 8007546:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007548:	4290      	cmp	r0, r2
 800754a:	d012      	beq.n	8007572 <TIM_Base_SetConfig+0x2e>
 800754c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8007550:	d00f      	beq.n	8007572 <TIM_Base_SetConfig+0x2e>
 8007552:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8007556:	4290      	cmp	r0, r2
 8007558:	d00b      	beq.n	8007572 <TIM_Base_SetConfig+0x2e>
 800755a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800755e:	4290      	cmp	r0, r2
 8007560:	d007      	beq.n	8007572 <TIM_Base_SetConfig+0x2e>
 8007562:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007566:	4290      	cmp	r0, r2
 8007568:	d003      	beq.n	8007572 <TIM_Base_SetConfig+0x2e>
 800756a:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 800756e:	4290      	cmp	r0, r2
 8007570:	d119      	bne.n	80075a6 <TIM_Base_SetConfig+0x62>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8007572:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007574:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007578:	4313      	orrs	r3, r2
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800757a:	4a21      	ldr	r2, [pc, #132]	; (8007600 <TIM_Base_SetConfig+0xbc>)
 800757c:	4290      	cmp	r0, r2
 800757e:	d01d      	beq.n	80075bc <TIM_Base_SetConfig+0x78>
 8007580:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8007584:	d01a      	beq.n	80075bc <TIM_Base_SetConfig+0x78>
 8007586:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800758a:	4290      	cmp	r0, r2
 800758c:	d016      	beq.n	80075bc <TIM_Base_SetConfig+0x78>
 800758e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007592:	4290      	cmp	r0, r2
 8007594:	d012      	beq.n	80075bc <TIM_Base_SetConfig+0x78>
 8007596:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800759a:	4290      	cmp	r0, r2
 800759c:	d00e      	beq.n	80075bc <TIM_Base_SetConfig+0x78>
 800759e:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 80075a2:	4290      	cmp	r0, r2
 80075a4:	d00a      	beq.n	80075bc <TIM_Base_SetConfig+0x78>
 80075a6:	4a17      	ldr	r2, [pc, #92]	; (8007604 <TIM_Base_SetConfig+0xc0>)
 80075a8:	4290      	cmp	r0, r2
 80075aa:	d007      	beq.n	80075bc <TIM_Base_SetConfig+0x78>
 80075ac:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80075b0:	4290      	cmp	r0, r2
 80075b2:	d003      	beq.n	80075bc <TIM_Base_SetConfig+0x78>
 80075b4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80075b8:	4290      	cmp	r0, r2
 80075ba:	d103      	bne.n	80075c4 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80075bc:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80075be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80075c2:	4313      	orrs	r3, r2
  }

  TIMx->CR1 = tmpcr1;
 80075c4:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80075c6:	688b      	ldr	r3, [r1, #8]
 80075c8:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80075ca:	680b      	ldr	r3, [r1, #0]
 80075cc:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80075ce:	4b0c      	ldr	r3, [pc, #48]	; (8007600 <TIM_Base_SetConfig+0xbc>)
 80075d0:	4298      	cmp	r0, r3
 80075d2:	d00f      	beq.n	80075f4 <TIM_Base_SetConfig+0xb0>
 80075d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80075d8:	4298      	cmp	r0, r3
 80075da:	d00b      	beq.n	80075f4 <TIM_Base_SetConfig+0xb0>
 80075dc:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 80075e0:	4298      	cmp	r0, r3
 80075e2:	d007      	beq.n	80075f4 <TIM_Base_SetConfig+0xb0>
 80075e4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80075e8:	4298      	cmp	r0, r3
 80075ea:	d003      	beq.n	80075f4 <TIM_Base_SetConfig+0xb0>
 80075ec:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80075f0:	4298      	cmp	r0, r3
 80075f2:	d101      	bne.n	80075f8 <TIM_Base_SetConfig+0xb4>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80075f4:	690b      	ldr	r3, [r1, #16]
 80075f6:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80075f8:	2301      	movs	r3, #1
 80075fa:	6143      	str	r3, [r0, #20]
 80075fc:	4770      	bx	lr
 80075fe:	bf00      	nop
 8007600:	40012c00 	.word	0x40012c00
 8007604:	40014000 	.word	0x40014000

08007608 <HAL_TIM_Base_Init>:
{
 8007608:	b510      	push	{r4, lr}
  if(htim == NULL)
 800760a:	4604      	mov	r4, r0
 800760c:	b1a0      	cbz	r0, 8007638 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 800760e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8007612:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007616:	b91b      	cbnz	r3, 8007620 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8007618:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 800761c:	f7ff ff85 	bl	800752a <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8007620:	2302      	movs	r3, #2
 8007622:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007626:	6820      	ldr	r0, [r4, #0]
 8007628:	1d21      	adds	r1, r4, #4
 800762a:	f7ff ff8b 	bl	8007544 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800762e:	2301      	movs	r3, #1
 8007630:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8007634:	2000      	movs	r0, #0
 8007636:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8007638:	2001      	movs	r0, #1
}
 800763a:	bd10      	pop	{r4, pc}

0800763c <HAL_UART_MspInit>:
 800763c:	4770      	bx	lr

0800763e <HAL_UART_MspDeInit>:
 800763e:	4770      	bx	lr

08007640 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8007640:	b538      	push	{r3, r4, r5, lr}
  /* Check the UART handle allocation */
  if(huart == NULL)
 8007642:	4605      	mov	r5, r0
 8007644:	b1a0      	cbz	r0, 8007670 <HAL_UART_DeInit+0x30>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->State = HAL_UART_STATE_BUSY;
 8007646:	2302      	movs	r3, #2
 8007648:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800764c:	6803      	ldr	r3, [r0, #0]
 800764e:	681a      	ldr	r2, [r3, #0]

  huart->Instance->CR1 = 0x0;
 8007650:	2400      	movs	r4, #0
  __HAL_UART_DISABLE(huart);
 8007652:	f022 0201 	bic.w	r2, r2, #1
 8007656:	601a      	str	r2, [r3, #0]
  huart->Instance->CR1 = 0x0;
 8007658:	601c      	str	r4, [r3, #0]
  huart->Instance->CR2 = 0x0;
 800765a:	605c      	str	r4, [r3, #4]
  huart->Instance->CR3 = 0x0;
 800765c:	609c      	str	r4, [r3, #8]

  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800765e:	f7ff ffee 	bl	800763e <HAL_UART_MspDeInit>

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007662:	66ec      	str	r4, [r5, #108]	; 0x6c
  huart->State = HAL_UART_STATE_RESET;

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8007664:	f885 4068 	strb.w	r4, [r5, #104]	; 0x68
  huart->State = HAL_UART_STATE_RESET;
 8007668:	f885 4069 	strb.w	r4, [r5, #105]	; 0x69

  return HAL_OK;
 800766c:	4620      	mov	r0, r4
 800766e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8007670:	2001      	movs	r0, #1
}
 8007672:	bd38      	pop	{r3, r4, r5, pc}

08007674 <HAL_UART_Receive_IT>:
  * @param Size: amount of data to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  if((huart->State == HAL_UART_STATE_READY) || (huart->State == HAL_UART_STATE_BUSY_TX))
 8007674:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8007678:	2b01      	cmp	r3, #1
 800767a:	d003      	beq.n	8007684 <HAL_UART_Receive_IT+0x10>
 800767c:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8007680:	2b12      	cmp	r3, #18
 8007682:	d147      	bne.n	8007714 <HAL_UART_Receive_IT+0xa0>
  {
    if((pData == NULL ) || (Size == 0))
 8007684:	2900      	cmp	r1, #0
 8007686:	d043      	beq.n	8007710 <HAL_UART_Receive_IT+0x9c>
 8007688:	2a00      	cmp	r2, #0
 800768a:	d041      	beq.n	8007710 <HAL_UART_Receive_IT+0x9c>
    {
      return HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800768c:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 8007690:	2b01      	cmp	r3, #1
 8007692:	d03f      	beq.n	8007714 <HAL_UART_Receive_IT+0xa0>
 8007694:	2301      	movs	r3, #1
 8007696:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    huart->pRxBuffPtr = pData;
    huart->RxXferSize = Size;
    huart->RxXferCount = Size;

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800769a:	6883      	ldr	r3, [r0, #8]
    huart->pRxBuffPtr = pData;
 800769c:	6541      	str	r1, [r0, #84]	; 0x54
    UART_MASK_COMPUTATION(huart);
 800769e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->RxXferSize = Size;
 80076a2:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
    huart->RxXferCount = Size;
 80076a6:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
    UART_MASK_COMPUTATION(huart);
 80076aa:	d123      	bne.n	80076f4 <HAL_UART_Receive_IT+0x80>
 80076ac:	6903      	ldr	r3, [r0, #16]
 80076ae:	b9fb      	cbnz	r3, 80076f0 <HAL_UART_Receive_IT+0x7c>
 80076b0:	f240 13ff 	movw	r3, #511	; 0x1ff
 80076b4:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076b8:	2300      	movs	r3, #0
 80076ba:	66c3      	str	r3, [r0, #108]	; 0x6c
    /* Check if a transmit process is ongoing or not */
    if(huart->State == HAL_UART_STATE_BUSY_TX)
 80076bc:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
    {
      huart->State = HAL_UART_STATE_BUSY_RX;
    }

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80076c0:	6802      	ldr	r2, [r0, #0]
    if(huart->State == HAL_UART_STATE_BUSY_TX)
 80076c2:	2b12      	cmp	r3, #18
      huart->State = HAL_UART_STATE_BUSY_TX_RX;
 80076c4:	bf0c      	ite	eq
 80076c6:	2332      	moveq	r3, #50	; 0x32
      huart->State = HAL_UART_STATE_BUSY_RX;
 80076c8:	2322      	movne	r3, #34	; 0x22
 80076ca:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80076ce:	6813      	ldr	r3, [r2, #0]
 80076d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80076d4:	6013      	str	r3, [r2, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80076d6:	6893      	ldr	r3, [r2, #8]
 80076d8:	f043 0301 	orr.w	r3, r3, #1
 80076dc:	6093      	str	r3, [r2, #8]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80076de:	6811      	ldr	r1, [r2, #0]
    __HAL_UNLOCK(huart);
 80076e0:	2300      	movs	r3, #0
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80076e2:	f041 0120 	orr.w	r1, r1, #32
    __HAL_UNLOCK(huart);
 80076e6:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80076ea:	6011      	str	r1, [r2, #0]

    return HAL_OK;
 80076ec:	4618      	mov	r0, r3
 80076ee:	4770      	bx	lr
    UART_MASK_COMPUTATION(huart);
 80076f0:	23ff      	movs	r3, #255	; 0xff
 80076f2:	e7df      	b.n	80076b4 <HAL_UART_Receive_IT+0x40>
 80076f4:	b923      	cbnz	r3, 8007700 <HAL_UART_Receive_IT+0x8c>
 80076f6:	6903      	ldr	r3, [r0, #16]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d0f9      	beq.n	80076f0 <HAL_UART_Receive_IT+0x7c>
 80076fc:	237f      	movs	r3, #127	; 0x7f
 80076fe:	e7d9      	b.n	80076b4 <HAL_UART_Receive_IT+0x40>
 8007700:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007704:	d1d8      	bne.n	80076b8 <HAL_UART_Receive_IT+0x44>
 8007706:	6903      	ldr	r3, [r0, #16]
 8007708:	2b00      	cmp	r3, #0
 800770a:	d0f7      	beq.n	80076fc <HAL_UART_Receive_IT+0x88>
 800770c:	233f      	movs	r3, #63	; 0x3f
 800770e:	e7d1      	b.n	80076b4 <HAL_UART_Receive_IT+0x40>
      return HAL_ERROR;
 8007710:	2001      	movs	r0, #1
 8007712:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8007714:	2002      	movs	r0, #2
  }
}
 8007716:	4770      	bx	lr

08007718 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800771a:	4604      	mov	r4, r0
  HAL_StatusTypeDef ret               = HAL_OK;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if(UART_INSTANCE_LOWPOWER(huart))
 800771c:	6805      	ldr	r5, [r0, #0]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800771e:	6921      	ldr	r1, [r4, #16]
 8007720:	68a3      	ldr	r3, [r4, #8]
 8007722:	69c2      	ldr	r2, [r0, #28]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8007724:	6828      	ldr	r0, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007726:	430b      	orrs	r3, r1
 8007728:	6961      	ldr	r1, [r4, #20]
 800772a:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800772c:	49b0      	ldr	r1, [pc, #704]	; (80079f0 <UART_SetConfig+0x2d8>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800772e:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8007730:	4001      	ands	r1, r0
 8007732:	430b      	orrs	r3, r1
 8007734:	602b      	str	r3, [r5, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007736:	686b      	ldr	r3, [r5, #4]
 8007738:	68e1      	ldr	r1, [r4, #12]
 800773a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800773e:	430b      	orrs	r3, r1
 8007740:	606b      	str	r3, [r5, #4]
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007742:	4bac      	ldr	r3, [pc, #688]	; (80079f4 <UART_SetConfig+0x2dc>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007744:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007746:	429d      	cmp	r5, r3
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007748:	bf1c      	itt	ne
 800774a:	6a23      	ldrne	r3, [r4, #32]
 800774c:	4319      	orrne	r1, r3
  }
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800774e:	68ab      	ldr	r3, [r5, #8]
 8007750:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8007754:	430b      	orrs	r3, r1
 8007756:	60ab      	str	r3, [r5, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007758:	4ba7      	ldr	r3, [pc, #668]	; (80079f8 <UART_SetConfig+0x2e0>)
 800775a:	429d      	cmp	r5, r3
 800775c:	d118      	bne.n	8007790 <UART_SetConfig+0x78>
 800775e:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8007762:	49a6      	ldr	r1, [pc, #664]	; (80079fc <UART_SetConfig+0x2e4>)
 8007764:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007768:	f003 0303 	and.w	r3, r3, #3
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800776c:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8007770:	5ccb      	ldrb	r3, [r1, r3]
 8007772:	f040 80c6 	bne.w	8007902 <UART_SetConfig+0x1ea>
  {
    switch (clocksource)
 8007776:	2b08      	cmp	r3, #8
 8007778:	d828      	bhi.n	80077cc <UART_SetConfig+0xb4>
 800777a:	e8df f013 	tbh	[pc, r3, lsl #1]
 800777e:	011a      	.short	0x011a
 8007780:	012f00bf 	.word	0x012f00bf
 8007784:	01140027 	.word	0x01140027
 8007788:	00270027 	.word	0x00270027
 800778c:	00330027 	.word	0x00330027
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007790:	4b9b      	ldr	r3, [pc, #620]	; (8007a00 <UART_SetConfig+0x2e8>)
 8007792:	429d      	cmp	r5, r3
 8007794:	d107      	bne.n	80077a6 <UART_SetConfig+0x8e>
 8007796:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 800779a:	499a      	ldr	r1, [pc, #616]	; (8007a04 <UART_SetConfig+0x2ec>)
 800779c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077a0:	f003 030c 	and.w	r3, r3, #12
 80077a4:	e7e2      	b.n	800776c <UART_SetConfig+0x54>
 80077a6:	4b98      	ldr	r3, [pc, #608]	; (8007a08 <UART_SetConfig+0x2f0>)
 80077a8:	429d      	cmp	r5, r3
 80077aa:	d120      	bne.n	80077ee <UART_SetConfig+0xd6>
 80077ac:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 80077b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077b4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80077b8:	2b10      	cmp	r3, #16
 80077ba:	f000 80f1 	beq.w	80079a0 <UART_SetConfig+0x288>
 80077be:	d808      	bhi.n	80077d2 <UART_SetConfig+0xba>
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	f000 80f3 	beq.w	80079ac <UART_SetConfig+0x294>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80077c6:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80077ca:	d134      	bne.n	8007836 <UART_SetConfig+0x11e>
    case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
      break;
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 80077cc:	2201      	movs	r2, #1
  uint16_t usartdiv                   = 0x0000;
 80077ce:	2300      	movs	r3, #0
 80077d0:	e0f9      	b.n	80079c6 <UART_SetConfig+0x2ae>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80077d2:	2b20      	cmp	r3, #32
 80077d4:	f000 80ff 	beq.w	80079d6 <UART_SetConfig+0x2be>
 80077d8:	2b30      	cmp	r3, #48	; 0x30
 80077da:	d1f4      	bne.n	80077c6 <UART_SetConfig+0xae>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80077dc:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80077e0:	f040 80c1 	bne.w	8007966 <UART_SetConfig+0x24e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80077e4:	6860      	ldr	r0, [r4, #4]
 80077e6:	0843      	lsrs	r3, r0, #1
 80077e8:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80077ec:	e0fc      	b.n	80079e8 <UART_SetConfig+0x2d0>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80077ee:	4b87      	ldr	r3, [pc, #540]	; (8007a0c <UART_SetConfig+0x2f4>)
 80077f0:	429d      	cmp	r5, r3
 80077f2:	d122      	bne.n	800783a <UART_SetConfig+0x122>
 80077f4:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 80077f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077fc:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007800:	2b40      	cmp	r3, #64	; 0x40
 8007802:	f000 80c0 	beq.w	8007986 <UART_SetConfig+0x26e>
 8007806:	d806      	bhi.n	8007816 <UART_SetConfig+0xfe>
 8007808:	2b00      	cmp	r3, #0
 800780a:	f000 80b1 	beq.w	8007970 <UART_SetConfig+0x258>
  if(UART_INSTANCE_LOWPOWER(huart))
 800780e:	4b79      	ldr	r3, [pc, #484]	; (80079f4 <UART_SetConfig+0x2dc>)
 8007810:	429d      	cmp	r5, r3
 8007812:	d1d8      	bne.n	80077c6 <UART_SetConfig+0xae>
 8007814:	e00f      	b.n	8007836 <UART_SetConfig+0x11e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007816:	2b80      	cmp	r3, #128	; 0x80
 8007818:	f000 80bc 	beq.w	8007994 <UART_SetConfig+0x27c>
 800781c:	2bc0      	cmp	r3, #192	; 0xc0
 800781e:	d1f6      	bne.n	800780e <UART_SetConfig+0xf6>
  if(UART_INSTANCE_LOWPOWER(huart))
 8007820:	4b74      	ldr	r3, [pc, #464]	; (80079f4 <UART_SetConfig+0x2dc>)
 8007822:	429d      	cmp	r5, r3
 8007824:	d1da      	bne.n	80077dc <UART_SetConfig+0xc4>
 8007826:	2308      	movs	r3, #8
      tmpreg = (uint32_t) LSE_VALUE;
 8007828:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      if ( (tmpreg < (3 * huart->Init.BaudRate) ) ||
 800782c:	6862      	ldr	r2, [r4, #4]
 800782e:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 8007832:	4281      	cmp	r1, r0
 8007834:	d92b      	bls.n	800788e <UART_SetConfig+0x176>
    case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
      break;
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 8007836:	2201      	movs	r2, #1
      break;
    }
  }

  return ret;
 8007838:	e04b      	b.n	80078d2 <UART_SetConfig+0x1ba>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800783a:	4b75      	ldr	r3, [pc, #468]	; (8007a10 <UART_SetConfig+0x2f8>)
 800783c:	429d      	cmp	r5, r3
 800783e:	d111      	bne.n	8007864 <UART_SetConfig+0x14c>
 8007840:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 8007844:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007848:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800784c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007850:	f000 8099 	beq.w	8007986 <UART_SetConfig+0x26e>
 8007854:	d9d8      	bls.n	8007808 <UART_SetConfig+0xf0>
 8007856:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800785a:	f000 809b 	beq.w	8007994 <UART_SetConfig+0x27c>
 800785e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007862:	e7dc      	b.n	800781e <UART_SetConfig+0x106>
 8007864:	4b63      	ldr	r3, [pc, #396]	; (80079f4 <UART_SetConfig+0x2dc>)
 8007866:	429d      	cmp	r5, r3
 8007868:	d1ad      	bne.n	80077c6 <UART_SetConfig+0xae>
 800786a:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 800786e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007872:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007876:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800787a:	f000 8084 	beq.w	8007986 <UART_SetConfig+0x26e>
 800787e:	d9c3      	bls.n	8007808 <UART_SetConfig+0xf0>
 8007880:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007884:	f000 8086 	beq.w	8007994 <UART_SetConfig+0x27c>
 8007888:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800788c:	e7c7      	b.n	800781e <UART_SetConfig+0x106>
      if ( (tmpreg < (3 * huart->Init.BaudRate) ) ||
 800788e:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 8007892:	d8d0      	bhi.n	8007836 <UART_SetConfig+0x11e>
        switch (clocksource)
 8007894:	2b08      	cmp	r3, #8
 8007896:	d82f      	bhi.n	80078f8 <UART_SetConfig+0x1e0>
 8007898:	e8df f003 	tbb	[pc, r3]
 800789c:	2e1d2e05 	.word	0x2e1d2e05
 80078a0:	2e2e2e25 	.word	0x2e2e2e25
 80078a4:	28          	.byte	0x28
 80078a5:	00          	.byte	0x00
            tmpreg = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80078a6:	f7fe ff5f 	bl	8006768 <HAL_RCC_GetPCLK1Freq>
            tmpreg = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80078aa:	6862      	ldr	r2, [r4, #4]
 80078ac:	f44f 7180 	mov.w	r1, #256	; 0x100
 80078b0:	0856      	lsrs	r6, r2, #1
 80078b2:	2700      	movs	r7, #0
 80078b4:	fbe1 6700 	umlal	r6, r7, r1, r0
 80078b8:	2300      	movs	r3, #0
 80078ba:	4630      	mov	r0, r6
 80078bc:	4639      	mov	r1, r7
            tmpreg = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80078be:	f7f9 f8f9 	bl	8000ab4 <__aeabi_uldivmod>
          break;
 80078c2:	2200      	movs	r2, #0
        if ((tmpreg >= UART_LPUART_BRR_MIN) && (tmpreg <= UART_LPUART_BRR_MAX))
 80078c4:	4b53      	ldr	r3, [pc, #332]	; (8007a14 <UART_SetConfig+0x2fc>)
 80078c6:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 80078ca:	4299      	cmp	r1, r3
 80078cc:	d8b3      	bhi.n	8007836 <UART_SetConfig+0x11e>
           huart->Instance->BRR = tmpreg;
 80078ce:	6823      	ldr	r3, [r4, #0]
 80078d0:	60d8      	str	r0, [r3, #12]

}
 80078d2:	4610      	mov	r0, r2
 80078d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            tmpreg = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 80078d6:	4850      	ldr	r0, [pc, #320]	; (8007a18 <UART_SetConfig+0x300>)
 80078d8:	0855      	lsrs	r5, r2, #1
 80078da:	2300      	movs	r3, #0
 80078dc:	2100      	movs	r1, #0
 80078de:	1940      	adds	r0, r0, r5
            tmpreg = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80078e0:	f141 0100 	adc.w	r1, r1, #0
 80078e4:	e7eb      	b.n	80078be <UART_SetConfig+0x1a6>
            tmpreg = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80078e6:	f7fe fc65 	bl	80061b4 <HAL_RCC_GetSysClockFreq>
 80078ea:	e7de      	b.n	80078aa <UART_SetConfig+0x192>
            tmpreg = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80078ec:	0850      	lsrs	r0, r2, #1
 80078ee:	2100      	movs	r1, #0
 80078f0:	2300      	movs	r3, #0
 80078f2:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 80078f6:	e7f3      	b.n	80078e0 <UART_SetConfig+0x1c8>
            ret = HAL_ERROR;
 80078f8:	2201      	movs	r2, #1
 80078fa:	e7e3      	b.n	80078c4 <UART_SetConfig+0x1ac>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80078fc:	f7fe ff4c 	bl	8006798 <HAL_RCC_GetPCLK2Freq>
 8007900:	e059      	b.n	80079b6 <UART_SetConfig+0x29e>
    switch (clocksource)
 8007902:	2b08      	cmp	r3, #8
 8007904:	d897      	bhi.n	8007836 <UART_SetConfig+0x11e>
 8007906:	a201      	add	r2, pc, #4	; (adr r2, 800790c <UART_SetConfig+0x1f4>)
 8007908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800790c:	08007931 	.word	0x08007931
 8007910:	08007945 	.word	0x08007945
 8007914:	0800794b 	.word	0x0800794b
 8007918:	08007837 	.word	0x08007837
 800791c:	08007961 	.word	0x08007961
 8007920:	08007837 	.word	0x08007837
 8007924:	08007837 	.word	0x08007837
 8007928:	08007837 	.word	0x08007837
 800792c:	08007967 	.word	0x08007967
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8007930:	f7fe ff1a 	bl	8006768 <HAL_RCC_GetPCLK1Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8007934:	6863      	ldr	r3, [r4, #4]
 8007936:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 800793a:	fbb0 f0f3 	udiv	r0, r0, r3
 800793e:	b280      	uxth	r0, r0
 8007940:	60e8      	str	r0, [r5, #12]
 8007942:	e01e      	b.n	8007982 <UART_SetConfig+0x26a>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8007944:	f7fe ff28 	bl	8006798 <HAL_RCC_GetPCLK2Freq>
 8007948:	e7f4      	b.n	8007934 <UART_SetConfig+0x21c>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800794a:	6862      	ldr	r2, [r4, #4]
 800794c:	0853      	lsrs	r3, r2, #1
 800794e:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8007952:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8007956:	fbb3 f3f2 	udiv	r3, r3, r2
 800795a:	b29b      	uxth	r3, r3
 800795c:	60eb      	str	r3, [r5, #12]
 800795e:	e010      	b.n	8007982 <UART_SetConfig+0x26a>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8007960:	f7fe fc28 	bl	80061b4 <HAL_RCC_GetSysClockFreq>
 8007964:	e7e6      	b.n	8007934 <UART_SetConfig+0x21c>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8007966:	6862      	ldr	r2, [r4, #4]
 8007968:	0853      	lsrs	r3, r2, #1
 800796a:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800796e:	e7f2      	b.n	8007956 <UART_SetConfig+0x23e>
  if(UART_INSTANCE_LOWPOWER(huart))
 8007970:	4b20      	ldr	r3, [pc, #128]	; (80079f4 <UART_SetConfig+0x2dc>)
 8007972:	429d      	cmp	r5, r3
 8007974:	d11a      	bne.n	80079ac <UART_SetConfig+0x294>
      tmpreg = HAL_RCC_GetPCLK1Freq();
 8007976:	f7fe fef7 	bl	8006768 <HAL_RCC_GetPCLK1Freq>
      break;
 800797a:	2300      	movs	r3, #0
    if (tmpreg != 0)
 800797c:	2800      	cmp	r0, #0
 800797e:	f47f af55 	bne.w	800782c <UART_SetConfig+0x114>
  HAL_StatusTypeDef ret               = HAL_OK;
 8007982:	2200      	movs	r2, #0
      break;
 8007984:	e7a5      	b.n	80078d2 <UART_SetConfig+0x1ba>
  if(UART_INSTANCE_LOWPOWER(huart))
 8007986:	4b1b      	ldr	r3, [pc, #108]	; (80079f4 <UART_SetConfig+0x2dc>)
 8007988:	429d      	cmp	r5, r3
 800798a:	d109      	bne.n	80079a0 <UART_SetConfig+0x288>
      tmpreg = HAL_RCC_GetSysClockFreq();
 800798c:	f7fe fc12 	bl	80061b4 <HAL_RCC_GetSysClockFreq>
      break;
 8007990:	2304      	movs	r3, #4
 8007992:	e7f3      	b.n	800797c <UART_SetConfig+0x264>
  if(UART_INSTANCE_LOWPOWER(huart))
 8007994:	4b17      	ldr	r3, [pc, #92]	; (80079f4 <UART_SetConfig+0x2dc>)
 8007996:	429d      	cmp	r5, r3
 8007998:	d11d      	bne.n	80079d6 <UART_SetConfig+0x2be>
 800799a:	2302      	movs	r3, #2
      tmpreg = (uint32_t) HSI_VALUE;
 800799c:	481f      	ldr	r0, [pc, #124]	; (8007a1c <UART_SetConfig+0x304>)
 800799e:	e745      	b.n	800782c <UART_SetConfig+0x114>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80079a0:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80079a4:	d1dc      	bne.n	8007960 <UART_SetConfig+0x248>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80079a6:	f7fe fc05 	bl	80061b4 <HAL_RCC_GetSysClockFreq>
 80079aa:	e004      	b.n	80079b6 <UART_SetConfig+0x29e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80079ac:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80079b0:	d1be      	bne.n	8007930 <UART_SetConfig+0x218>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80079b2:	f7fe fed9 	bl	8006768 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80079b6:	6861      	ldr	r1, [r4, #4]
 80079b8:	084a      	lsrs	r2, r1, #1
 80079ba:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 80079be:	fbb3 f3f1 	udiv	r3, r3, r1
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80079c2:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80079c4:	2200      	movs	r2, #0
    brrtemp = usartdiv & 0xFFF0;
 80079c6:	f023 010f 	bic.w	r1, r3, #15
    huart->Instance->BRR = brrtemp;
 80079ca:	6820      	ldr	r0, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000F) >> 1U);
 80079cc:	f3c3 0342 	ubfx	r3, r3, #1, #3
    huart->Instance->BRR = brrtemp;
 80079d0:	430b      	orrs	r3, r1
 80079d2:	60c3      	str	r3, [r0, #12]
 80079d4:	e77d      	b.n	80078d2 <UART_SetConfig+0x1ba>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80079d6:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80079da:	d1b6      	bne.n	800794a <UART_SetConfig+0x232>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80079dc:	6860      	ldr	r0, [r4, #4]
 80079de:	0843      	lsrs	r3, r0, #1
 80079e0:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 80079e4:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80079e8:	fbb3 f3f0 	udiv	r3, r3, r0
 80079ec:	e7e9      	b.n	80079c2 <UART_SetConfig+0x2aa>
 80079ee:	bf00      	nop
 80079f0:	efff69f3 	.word	0xefff69f3
 80079f4:	40008000 	.word	0x40008000
 80079f8:	40013800 	.word	0x40013800
 80079fc:	0800c7a3 	.word	0x0800c7a3
 8007a00:	40004400 	.word	0x40004400
 8007a04:	0800c7a7 	.word	0x0800c7a7
 8007a08:	40004800 	.word	0x40004800
 8007a0c:	40004c00 	.word	0x40004c00
 8007a10:	40005000 	.word	0x40005000
 8007a14:	000ffcff 	.word	0x000ffcff
 8007a18:	f4240000 	.word	0xf4240000
 8007a1c:	00f42400 	.word	0x00f42400

08007a20 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007a20:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8007a22:	07da      	lsls	r2, r3, #31
{
 8007a24:	b510      	push	{r4, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007a26:	d506      	bpl.n	8007a36 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007a28:	6801      	ldr	r1, [r0, #0]
 8007a2a:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8007a2c:	684a      	ldr	r2, [r1, #4]
 8007a2e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8007a32:	4322      	orrs	r2, r4
 8007a34:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007a36:	079c      	lsls	r4, r3, #30
 8007a38:	d506      	bpl.n	8007a48 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007a3a:	6801      	ldr	r1, [r0, #0]
 8007a3c:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8007a3e:	684a      	ldr	r2, [r1, #4]
 8007a40:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007a44:	4322      	orrs	r2, r4
 8007a46:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007a48:	0759      	lsls	r1, r3, #29
 8007a4a:	d506      	bpl.n	8007a5a <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007a4c:	6801      	ldr	r1, [r0, #0]
 8007a4e:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8007a50:	684a      	ldr	r2, [r1, #4]
 8007a52:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007a56:	4322      	orrs	r2, r4
 8007a58:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007a5a:	071a      	lsls	r2, r3, #28
 8007a5c:	d506      	bpl.n	8007a6c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007a5e:	6801      	ldr	r1, [r0, #0]
 8007a60:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8007a62:	684a      	ldr	r2, [r1, #4]
 8007a64:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007a68:	4322      	orrs	r2, r4
 8007a6a:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007a6c:	06dc      	lsls	r4, r3, #27
 8007a6e:	d506      	bpl.n	8007a7e <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007a70:	6801      	ldr	r1, [r0, #0]
 8007a72:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8007a74:	688a      	ldr	r2, [r1, #8]
 8007a76:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007a7a:	4322      	orrs	r2, r4
 8007a7c:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007a7e:	0699      	lsls	r1, r3, #26
 8007a80:	d506      	bpl.n	8007a90 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007a82:	6801      	ldr	r1, [r0, #0]
 8007a84:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8007a86:	688a      	ldr	r2, [r1, #8]
 8007a88:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007a8c:	4322      	orrs	r2, r4
 8007a8e:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007a90:	065a      	lsls	r2, r3, #25
 8007a92:	d50f      	bpl.n	8007ab4 <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007a94:	6801      	ldr	r1, [r0, #0]
 8007a96:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8007a98:	684a      	ldr	r2, [r1, #4]
 8007a9a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8007a9e:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007aa0:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007aa4:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007aa6:	d105      	bne.n	8007ab4 <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007aa8:	684a      	ldr	r2, [r1, #4]
 8007aaa:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8007aac:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8007ab0:	4322      	orrs	r2, r4
 8007ab2:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007ab4:	061b      	lsls	r3, r3, #24
 8007ab6:	d506      	bpl.n	8007ac6 <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007ab8:	6802      	ldr	r2, [r0, #0]
 8007aba:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8007abc:	6853      	ldr	r3, [r2, #4]
 8007abe:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8007ac2:	430b      	orrs	r3, r1
 8007ac4:	6053      	str	r3, [r2, #4]
 8007ac6:	bd10      	pop	{r4, pc}

08007ac8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Status: the Flag status (SET or RESET).
  * @param  Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Timeout)
{
 8007ac8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007acc:	4604      	mov	r4, r0
 8007ace:	460e      	mov	r6, r1
 8007ad0:	4690      	mov	r8, r2
 8007ad2:	461d      	mov	r5, r3
  uint32_t tickstart = HAL_GetTick();
 8007ad4:	f7fd fb24 	bl	8005120 <HAL_GetTick>
 8007ad8:	4607      	mov	r7, r0

  /* Wait until flag is set */
  if(Status == RESET)
 8007ada:	f1b8 0f00 	cmp.w	r8, #0
 8007ade:	d02f      	beq.n	8007b40 <UART_WaitOnFlagUntilTimeout+0x78>
      }
    }
  }
  else
  {
    while(__HAL_UART_GET_FLAG(huart, Flag) != RESET)
 8007ae0:	6822      	ldr	r2, [r4, #0]
 8007ae2:	69d3      	ldr	r3, [r2, #28]
 8007ae4:	ea36 0303 	bics.w	r3, r6, r3
 8007ae8:	d12f      	bne.n	8007b4a <UART_WaitOnFlagUntilTimeout+0x82>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8007aea:	1c6b      	adds	r3, r5, #1
 8007aec:	d0f9      	beq.n	8007ae2 <UART_WaitOnFlagUntilTimeout+0x1a>
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8007aee:	b145      	cbz	r5, 8007b02 <UART_WaitOnFlagUntilTimeout+0x3a>
 8007af0:	f7fd fb16 	bl	8005120 <HAL_GetTick>
 8007af4:	1bc0      	subs	r0, r0, r7
 8007af6:	4285      	cmp	r5, r0
 8007af8:	d2f2      	bcs.n	8007ae0 <UART_WaitOnFlagUntilTimeout+0x18>
 8007afa:	e002      	b.n	8007b02 <UART_WaitOnFlagUntilTimeout+0x3a>
      if(Timeout != HAL_MAX_DELAY)
 8007afc:	1c69      	adds	r1, r5, #1
 8007afe:	d020      	beq.n	8007b42 <UART_WaitOnFlagUntilTimeout+0x7a>
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8007b00:	b9cd      	cbnz	r5, 8007b36 <UART_WaitOnFlagUntilTimeout+0x6e>
        {
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007b02:	6823      	ldr	r3, [r4, #0]
 8007b04:	681a      	ldr	r2, [r3, #0]
 8007b06:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007b0a:	601a      	str	r2, [r3, #0]
          __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007b0c:	681a      	ldr	r2, [r3, #0]
 8007b0e:	f022 0220 	bic.w	r2, r2, #32
 8007b12:	601a      	str	r2, [r3, #0]
          __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007b14:	681a      	ldr	r2, [r3, #0]
 8007b16:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007b1a:	601a      	str	r2, [r3, #0]
          __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007b1c:	689a      	ldr	r2, [r3, #8]
 8007b1e:	f022 0201 	bic.w	r2, r2, #1
 8007b22:	609a      	str	r2, [r3, #8]

          huart->State= HAL_UART_STATE_READY;
 8007b24:	2301      	movs	r3, #1
 8007b26:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68

          return HAL_TIMEOUT;
 8007b30:	2003      	movs	r0, #3
 8007b32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8007b36:	f7fd faf3 	bl	8005120 <HAL_GetTick>
 8007b3a:	1bc0      	subs	r0, r0, r7
 8007b3c:	4285      	cmp	r5, r0
 8007b3e:	d3e0      	bcc.n	8007b02 <UART_WaitOnFlagUntilTimeout+0x3a>
    while(__HAL_UART_GET_FLAG(huart, Flag) == RESET)
 8007b40:	6822      	ldr	r2, [r4, #0]
 8007b42:	69d3      	ldr	r3, [r2, #28]
 8007b44:	ea36 0303 	bics.w	r3, r6, r3
 8007b48:	d1d8      	bne.n	8007afc <UART_WaitOnFlagUntilTimeout+0x34>
        }
      }
    }
  }
  return HAL_OK;
 8007b4a:	2000      	movs	r0, #0
 8007b4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007b50 <UART_CheckIdleState>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b50:	2200      	movs	r2, #0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007b52:	6803      	ldr	r3, [r0, #0]
{
 8007b54:	b510      	push	{r4, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b56:	66c2      	str	r2, [r0, #108]	; 0x6c
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	0719      	lsls	r1, r3, #28
{
 8007b5c:	4604      	mov	r4, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007b5e:	d413      	bmi.n	8007b88 <UART_CheckIdleState+0x38>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007b60:	6823      	ldr	r3, [r4, #0]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	075b      	lsls	r3, r3, #29
 8007b66:	d508      	bpl.n	8007b7a <UART_CheckIdleState+0x2a>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET,  HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007b68:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007b6c:	2200      	movs	r2, #0
 8007b6e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007b72:	4620      	mov	r0, r4
 8007b74:	f7ff ffa8 	bl	8007ac8 <UART_WaitOnFlagUntilTimeout>
 8007b78:	b970      	cbnz	r0, 8007b98 <UART_CheckIdleState+0x48>
  huart->State= HAL_UART_STATE_READY;
 8007b7a:	2301      	movs	r3, #1
  __HAL_UNLOCK(huart);
 8007b7c:	2000      	movs	r0, #0
  huart->State= HAL_UART_STATE_READY;
 8007b7e:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UNLOCK(huart);
 8007b82:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  return HAL_OK;
 8007b86:	bd10      	pop	{r4, pc}
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007b88:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007b8c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007b90:	f7ff ff9a 	bl	8007ac8 <UART_WaitOnFlagUntilTimeout>
 8007b94:	2800      	cmp	r0, #0
 8007b96:	d0e3      	beq.n	8007b60 <UART_CheckIdleState+0x10>
      return HAL_TIMEOUT;
 8007b98:	2003      	movs	r0, #3
 8007b9a:	bd10      	pop	{r4, pc}

08007b9c <HAL_UART_Init>:
{
 8007b9c:	b510      	push	{r4, lr}
  if(huart == NULL)
 8007b9e:	4604      	mov	r4, r0
 8007ba0:	b360      	cbz	r0, 8007bfc <HAL_UART_Init+0x60>
  if(huart->State == HAL_UART_STATE_RESET)
 8007ba2:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8007ba6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007baa:	b91b      	cbnz	r3, 8007bb4 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8007bac:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 8007bb0:	f7ff fd44 	bl	800763c <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8007bb4:	6822      	ldr	r2, [r4, #0]
  huart->State = HAL_UART_STATE_BUSY;
 8007bb6:	2302      	movs	r3, #2
 8007bb8:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 8007bbc:	6813      	ldr	r3, [r2, #0]
 8007bbe:	f023 0301 	bic.w	r3, r3, #1
 8007bc2:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007bc4:	4620      	mov	r0, r4
 8007bc6:	f7ff fda7 	bl	8007718 <UART_SetConfig>
 8007bca:	2801      	cmp	r0, #1
 8007bcc:	d016      	beq.n	8007bfc <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007bce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007bd0:	b113      	cbz	r3, 8007bd8 <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 8007bd2:	4620      	mov	r0, r4
 8007bd4:	f7ff ff24 	bl	8007a20 <UART_AdvFeatureConfig>
  huart->Instance->CR2 &= ~(USART_CR2_LINEN | USART_CR2_CLKEN);
 8007bd8:	6823      	ldr	r3, [r4, #0]
 8007bda:	685a      	ldr	r2, [r3, #4]
 8007bdc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007be0:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);
 8007be2:	689a      	ldr	r2, [r3, #8]
 8007be4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007be8:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8007bea:	681a      	ldr	r2, [r3, #0]
 8007bec:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8007bf0:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8007bf2:	601a      	str	r2, [r3, #0]
}
 8007bf4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8007bf8:	f7ff bfaa 	b.w	8007b50 <UART_CheckIdleState>
}
 8007bfc:	2001      	movs	r0, #1
 8007bfe:	bd10      	pop	{r4, pc}

08007c00 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8007c00:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8007c04:	680a      	ldr	r2, [r1, #0]
 8007c06:	fa92 f4a2 	rbit	r4, r2

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8007c0a:	f04f 0e01 	mov.w	lr, #1
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8007c0e:	fab4 f484 	clz	r4, r4
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8007c12:	2503      	movs	r5, #3
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8007c14:	270f      	movs	r7, #15
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8007c16:	fa32 f304 	lsrs.w	r3, r2, r4
 8007c1a:	d10d      	bne.n	8007c38 <LL_GPIO_Init+0x38>
      }
    }
    pinpos++;
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8007c1c:	684b      	ldr	r3, [r1, #4]
 8007c1e:	3b01      	subs	r3, #1
 8007c20:	2b01      	cmp	r3, #1
 8007c22:	d806      	bhi.n	8007c32 <LL_GPIO_Init+0x32>
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8007c24:	6843      	ldr	r3, [r0, #4]
 8007c26:	68c9      	ldr	r1, [r1, #12]
 8007c28:	ea23 0302 	bic.w	r3, r3, r2
 8007c2c:	434a      	muls	r2, r1
 8007c2e:	431a      	orrs	r2, r3
 8007c30:	6042      	str	r2, [r0, #4]
    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);

  }
  return (SUCCESS);
}
 8007c32:	2001      	movs	r0, #1
 8007c34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8007c38:	fa0e f304 	lsl.w	r3, lr, r4
    if (currentpin)
 8007c3c:	4013      	ands	r3, r2
 8007c3e:	d069      	beq.n	8007d14 <LL_GPIO_Init+0x114>
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8007c40:	f8d1 8004 	ldr.w	r8, [r1, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8007c44:	f8d0 9000 	ldr.w	r9, [r0]
 8007c48:	fa93 fca3 	rbit	ip, r3
 8007c4c:	fabc fc8c 	clz	ip, ip
 8007c50:	fa93 f6a3 	rbit	r6, r3
 8007c54:	fab6 f686 	clz	r6, r6
 8007c58:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8007c5c:	fa05 fc0c 	lsl.w	ip, r5, ip
 8007c60:	0076      	lsls	r6, r6, #1
 8007c62:	ea29 0c0c 	bic.w	ip, r9, ip
 8007c66:	fa08 f606 	lsl.w	r6, r8, r6
 8007c6a:	ea4c 0606 	orr.w	r6, ip, r6
 8007c6e:	6006      	str	r6, [r0, #0]
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8007c70:	f108 36ff 	add.w	r6, r8, #4294967295
 8007c74:	2e01      	cmp	r6, #1
 8007c76:	d816      	bhi.n	8007ca6 <LL_GPIO_Init+0xa6>
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8007c78:	6886      	ldr	r6, [r0, #8]
 8007c7a:	fa93 fca3 	rbit	ip, r3
 8007c7e:	fabc fc8c 	clz	ip, ip
 8007c82:	fa93 f9a3 	rbit	r9, r3
 8007c86:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8007c8a:	fa05 fc0c 	lsl.w	ip, r5, ip
 8007c8e:	ea26 0c0c 	bic.w	ip, r6, ip
 8007c92:	fab9 f989 	clz	r9, r9
 8007c96:	688e      	ldr	r6, [r1, #8]
 8007c98:	ea4f 0949 	mov.w	r9, r9, lsl #1
 8007c9c:	fa06 f609 	lsl.w	r6, r6, r9
 8007ca0:	ea4c 0606 	orr.w	r6, ip, r6
 8007ca4:	6086      	str	r6, [r0, #8]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8007ca6:	68c6      	ldr	r6, [r0, #12]
 8007ca8:	fa93 fca3 	rbit	ip, r3
 8007cac:	fabc fc8c 	clz	ip, ip
 8007cb0:	fa93 f9a3 	rbit	r9, r3
 8007cb4:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8007cb8:	fa05 fc0c 	lsl.w	ip, r5, ip
 8007cbc:	ea26 0c0c 	bic.w	ip, r6, ip
 8007cc0:	fab9 f989 	clz	r9, r9
 8007cc4:	690e      	ldr	r6, [r1, #16]
 8007cc6:	ea4f 0949 	mov.w	r9, r9, lsl #1
 8007cca:	fa06 f609 	lsl.w	r6, r6, r9
 8007cce:	ea4c 0606 	orr.w	r6, ip, r6
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8007cd2:	f1b8 0f02 	cmp.w	r8, #2
 8007cd6:	60c6      	str	r6, [r0, #12]
 8007cd8:	d11c      	bne.n	8007d14 <LL_GPIO_Init+0x114>
 8007cda:	fa93 f6a3 	rbit	r6, r3
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8007cde:	fab6 f686 	clz	r6, r6
 8007ce2:	2e07      	cmp	r6, #7
 8007ce4:	f8d1 c014 	ldr.w	ip, [r1, #20]
 8007ce8:	dc16      	bgt.n	8007d18 <LL_GPIO_Init+0x118>
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8007cea:	f8d0 8020 	ldr.w	r8, [r0, #32]
 8007cee:	fa93 f6a3 	rbit	r6, r3
 8007cf2:	fab6 f686 	clz	r6, r6
 8007cf6:	fa93 f3a3 	rbit	r3, r3
 8007cfa:	fab3 f383 	clz	r3, r3
 8007cfe:	00b6      	lsls	r6, r6, #2
 8007d00:	fa07 f606 	lsl.w	r6, r7, r6
 8007d04:	009b      	lsls	r3, r3, #2
 8007d06:	ea28 0606 	bic.w	r6, r8, r6
 8007d0a:	fa0c fc03 	lsl.w	ip, ip, r3
 8007d0e:	ea46 060c 	orr.w	r6, r6, ip
 8007d12:	6206      	str	r6, [r0, #32]
    pinpos++;
 8007d14:	3401      	adds	r4, #1
 8007d16:	e77e      	b.n	8007c16 <LL_GPIO_Init+0x16>
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8007d18:	f8d0 8024 	ldr.w	r8, [r0, #36]	; 0x24
 8007d1c:	0a1b      	lsrs	r3, r3, #8
 8007d1e:	fa93 f6a3 	rbit	r6, r3
 8007d22:	fab6 f686 	clz	r6, r6
 8007d26:	fa93 f3a3 	rbit	r3, r3
 8007d2a:	fab3 f383 	clz	r3, r3
 8007d2e:	00b6      	lsls	r6, r6, #2
 8007d30:	fa07 f606 	lsl.w	r6, r7, r6
 8007d34:	009b      	lsls	r3, r3, #2
 8007d36:	ea28 0606 	bic.w	r6, r8, r6
 8007d3a:	fa0c f303 	lsl.w	r3, ip, r3
 8007d3e:	4333      	orrs	r3, r6
 8007d40:	6243      	str	r3, [r0, #36]	; 0x24
 8007d42:	e7e7      	b.n	8007d14 <LL_GPIO_Init+0x114>

08007d44 <LL_RTC_TIME_Config>:
{
 8007d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d48:	f8dd c020 	ldr.w	ip, [sp, #32]
 8007d4c:	f44f 1740 	mov.w	r7, #3145728	; 0x300000
 8007d50:	fa97 f7a7 	rbit	r7, r7
 8007d54:	f44f 2470 	mov.w	r4, #983040	; 0xf0000
         (((Hours & 0xF0U) << (RTC_POSITION_TR_HT - 4U)) | ((Hours & 0x0FU) << RTC_POSITION_TR_HU))     | \
 8007d58:	fab7 f787 	clz	r7, r7
 8007d5c:	fa94 f4a4 	rbit	r4, r4
 8007d60:	f44f 46e0 	mov.w	r6, #28672	; 0x7000
 8007d64:	fab4 fa84 	clz	sl, r4
 8007d68:	fa96 f6a6 	rbit	r6, r6
 8007d6c:	f44f 6970 	mov.w	r9, #3840	; 0xf00
         (((Minutes & 0xF0U) << (RTC_POSITION_TR_MT - 4U)) | ((Minutes & 0x0FU) << RTC_POSITION_TR_MU)) | \
 8007d70:	fab6 f686 	clz	r6, r6
 8007d74:	fa99 f9a9 	rbit	r9, r9
 8007d78:	2570      	movs	r5, #112	; 0x70
 8007d7a:	fab9 f989 	clz	r9, r9
 8007d7e:	fa95 f5a5 	rbit	r5, r5
 8007d82:	f04f 080f 	mov.w	r8, #15
         (((Seconds & 0xF0U) << (RTC_POSITION_TR_ST - 4U)) | ((Seconds & 0x0FU) << RTC_POSITION_TR_SU));
 8007d86:	fab5 f585 	clz	r5, r5
 8007d8a:	fa98 f8a8 	rbit	r8, r8
  MODIFY_REG(RTCx->TR, (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU), temp);
 8007d8e:	f8d0 e000 	ldr.w	lr, [r0]
 8007d92:	f02e 1e7f 	bic.w	lr, lr, #8323199	; 0x7f007f
         (((Hours & 0xF0U) << (RTC_POSITION_TR_HT - 4U)) | ((Hours & 0x0FU) << RTC_POSITION_TR_HU))     | \
 8007d96:	f002 040f 	and.w	r4, r2, #15
  MODIFY_REG(RTCx->TR, (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU), temp);
 8007d9a:	f42e 4efe 	bic.w	lr, lr, #32512	; 0x7f00
         (((Hours & 0xF0U) << (RTC_POSITION_TR_HT - 4U)) | ((Hours & 0x0FU) << RTC_POSITION_TR_HU))     | \
 8007d9e:	fa04 f40a 	lsl.w	r4, r4, sl
  MODIFY_REG(RTCx->TR, (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU), temp);
 8007da2:	ea4e 0101 	orr.w	r1, lr, r1
 8007da6:	4321      	orrs	r1, r4
         (((Minutes & 0xF0U) << (RTC_POSITION_TR_MT - 4U)) | ((Minutes & 0x0FU) << RTC_POSITION_TR_MU)) | \
 8007da8:	f003 040f 	and.w	r4, r3, #15
 8007dac:	fa04 f909 	lsl.w	r9, r4, r9
         (((Seconds & 0xF0U) << (RTC_POSITION_TR_ST - 4U)) | ((Seconds & 0x0FU) << RTC_POSITION_TR_SU));
 8007db0:	fab8 f888 	clz	r8, r8
 8007db4:	f00c 040f 	and.w	r4, ip, #15
  MODIFY_REG(RTCx->TR, (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU), temp);
 8007db8:	ea41 0109 	orr.w	r1, r1, r9
         (((Seconds & 0xF0U) << (RTC_POSITION_TR_ST - 4U)) | ((Seconds & 0x0FU) << RTC_POSITION_TR_SU));
 8007dbc:	fa04 f808 	lsl.w	r8, r4, r8
         (((Hours & 0xF0U) << (RTC_POSITION_TR_HT - 4U)) | ((Hours & 0x0FU) << RTC_POSITION_TR_HU))     | \
 8007dc0:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8007dc4:	3f04      	subs	r7, #4
  MODIFY_REG(RTCx->TR, (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU), temp);
 8007dc6:	ea41 0108 	orr.w	r1, r1, r8
         (((Hours & 0xF0U) << (RTC_POSITION_TR_HT - 4U)) | ((Hours & 0x0FU) << RTC_POSITION_TR_HU))     | \
 8007dca:	40ba      	lsls	r2, r7
         (((Minutes & 0xF0U) << (RTC_POSITION_TR_MT - 4U)) | ((Minutes & 0x0FU) << RTC_POSITION_TR_MU)) | \
 8007dcc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007dd0:	3e04      	subs	r6, #4
  MODIFY_REG(RTCx->TR, (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU), temp);
 8007dd2:	430a      	orrs	r2, r1
         (((Minutes & 0xF0U) << (RTC_POSITION_TR_MT - 4U)) | ((Minutes & 0x0FU) << RTC_POSITION_TR_MU)) | \
 8007dd4:	40b3      	lsls	r3, r6
         (((Seconds & 0xF0U) << (RTC_POSITION_TR_ST - 4U)) | ((Seconds & 0x0FU) << RTC_POSITION_TR_SU));
 8007dd6:	f00c 0cf0 	and.w	ip, ip, #240	; 0xf0
 8007dda:	3d04      	subs	r5, #4
  MODIFY_REG(RTCx->TR, (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU), temp);
 8007ddc:	4313      	orrs	r3, r2
         (((Seconds & 0xF0U) << (RTC_POSITION_TR_ST - 4U)) | ((Seconds & 0x0FU) << RTC_POSITION_TR_SU));
 8007dde:	fa0c f505 	lsl.w	r5, ip, r5
  MODIFY_REG(RTCx->TR, (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU), temp);
 8007de2:	432b      	orrs	r3, r5
 8007de4:	6003      	str	r3, [r0, #0]
 8007de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08007dec <LL_RTC_DATE_Config>:
  *         @arg @ref LL_RTC_MONTH_DECEMBER
  * @param  Year Value between Min_Data=0x00 and Max_Data=0x99
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DATE_Config(RTC_TypeDef *RTCx, uint32_t WeekDay, uint32_t Day, uint32_t Month, uint32_t Year)
{
 8007dec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007df0:	f8dd e024 	ldr.w	lr, [sp, #36]	; 0x24
 8007df4:	f44f 4a60 	mov.w	sl, #57344	; 0xe000
 8007df8:	fa9a faaa 	rbit	sl, sl
 8007dfc:	f44f 0770 	mov.w	r7, #15728640	; 0xf00000
  register uint32_t temp = 0U;

  temp = (WeekDay << RTC_POSITION_DR_WDU)                                                        | \
 8007e00:	faba fa8a 	clz	sl, sl
 8007e04:	fa97 f7a7 	rbit	r7, r7
 8007e08:	f44f 2470 	mov.w	r4, #983040	; 0xf0000
         (((Year & 0xF0U) << (RTC_POSITION_DR_YT - 4U)) | ((Year & 0x0FU) << RTC_POSITION_DR_YU))   | \
 8007e0c:	fab7 f787 	clz	r7, r7
 8007e10:	fa94 f4a4 	rbit	r4, r4
 8007e14:	f44f 5680 	mov.w	r6, #4096	; 0x1000
 8007e18:	fab4 fb84 	clz	fp, r4
 8007e1c:	fa96 f6a6 	rbit	r6, r6
 8007e20:	f44f 6870 	mov.w	r8, #3840	; 0xf00
         (((Month & 0xF0U) << (RTC_POSITION_DR_MT - 4U)) | ((Month & 0x0FU) << RTC_POSITION_DR_MU)) | \
 8007e24:	fab6 f686 	clz	r6, r6
 8007e28:	fa98 f8a8 	rbit	r8, r8
 8007e2c:	2530      	movs	r5, #48	; 0x30
 8007e2e:	fab8 f888 	clz	r8, r8
 8007e32:	fa95 f5a5 	rbit	r5, r5
 8007e36:	f04f 0c0f 	mov.w	ip, #15
         (((Day & 0xF0U) << (RTC_POSITION_DR_DT - 4U)) | ((Day & 0x0FU) << RTC_POSITION_DR_DU));
 8007e3a:	fab5 f585 	clz	r5, r5
 8007e3e:	fa9c fcac 	rbit	ip, ip
         (((Year & 0xF0U) << (RTC_POSITION_DR_YT - 4U)) | ((Year & 0x0FU) << RTC_POSITION_DR_YU))   | \
 8007e42:	f00e 040f 	and.w	r4, lr, #15
 8007e46:	fa04 f40b 	lsl.w	r4, r4, fp
  temp = (WeekDay << RTC_POSITION_DR_WDU)                                                        | \
 8007e4a:	fa01 f10a 	lsl.w	r1, r1, sl

  MODIFY_REG(RTCx->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT | RTC_DR_YU), temp);
 8007e4e:	f8d0 9004 	ldr.w	r9, [r0, #4]
 8007e52:	4321      	orrs	r1, r4
 8007e54:	4c12      	ldr	r4, [pc, #72]	; (8007ea0 <LL_RTC_DATE_Config+0xb4>)
 8007e56:	ea09 0404 	and.w	r4, r9, r4
 8007e5a:	4321      	orrs	r1, r4
         (((Month & 0xF0U) << (RTC_POSITION_DR_MT - 4U)) | ((Month & 0x0FU) << RTC_POSITION_DR_MU)) | \
 8007e5c:	f003 040f 	and.w	r4, r3, #15
 8007e60:	fa04 f808 	lsl.w	r8, r4, r8
         (((Day & 0xF0U) << (RTC_POSITION_DR_DT - 4U)) | ((Day & 0x0FU) << RTC_POSITION_DR_DU));
 8007e64:	fabc fc8c 	clz	ip, ip
 8007e68:	f002 040f 	and.w	r4, r2, #15
  MODIFY_REG(RTCx->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT | RTC_DR_YU), temp);
 8007e6c:	ea41 0108 	orr.w	r1, r1, r8
         (((Day & 0xF0U) << (RTC_POSITION_DR_DT - 4U)) | ((Day & 0x0FU) << RTC_POSITION_DR_DU));
 8007e70:	fa04 fc0c 	lsl.w	ip, r4, ip
         (((Year & 0xF0U) << (RTC_POSITION_DR_YT - 4U)) | ((Year & 0x0FU) << RTC_POSITION_DR_YU))   | \
 8007e74:	f00e 0ef0 	and.w	lr, lr, #240	; 0xf0
 8007e78:	3f04      	subs	r7, #4
  MODIFY_REG(RTCx->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT | RTC_DR_YU), temp);
 8007e7a:	ea41 010c 	orr.w	r1, r1, ip
         (((Year & 0xF0U) << (RTC_POSITION_DR_YT - 4U)) | ((Year & 0x0FU) << RTC_POSITION_DR_YU))   | \
 8007e7e:	fa0e f707 	lsl.w	r7, lr, r7
         (((Month & 0xF0U) << (RTC_POSITION_DR_MT - 4U)) | ((Month & 0x0FU) << RTC_POSITION_DR_MU)) | \
 8007e82:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007e86:	3e04      	subs	r6, #4
  MODIFY_REG(RTCx->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT | RTC_DR_YU), temp);
 8007e88:	4339      	orrs	r1, r7
         (((Month & 0xF0U) << (RTC_POSITION_DR_MT - 4U)) | ((Month & 0x0FU) << RTC_POSITION_DR_MU)) | \
 8007e8a:	40b3      	lsls	r3, r6
         (((Day & 0xF0U) << (RTC_POSITION_DR_DT - 4U)) | ((Day & 0x0FU) << RTC_POSITION_DR_DU));
 8007e8c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8007e90:	3d04      	subs	r5, #4
  MODIFY_REG(RTCx->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT | RTC_DR_YU), temp);
 8007e92:	430b      	orrs	r3, r1
         (((Day & 0xF0U) << (RTC_POSITION_DR_DT - 4U)) | ((Day & 0x0FU) << RTC_POSITION_DR_DU));
 8007e94:	40aa      	lsls	r2, r5
  MODIFY_REG(RTCx->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT | RTC_DR_YU), temp);
 8007e96:	431a      	orrs	r2, r3
 8007e98:	6042      	str	r2, [r0, #4]
 8007e9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e9e:	bf00      	nop
 8007ea0:	ff0000c0 	.word	0xff0000c0

08007ea4 <LL_RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC is in Init mode
  *          - ERROR: RTC is not in Init mode
  */
ErrorStatus LL_RTC_EnterInitMode(RTC_TypeDef *RTCx)
{
 8007ea4:	b513      	push	{r0, r1, r4, lr}
  __IO uint32_t timeout = RTC_INITMODE_TIMEOUT;
 8007ea6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007eaa:	9301      	str	r3, [sp, #4]
  * @param  RTCx RTC Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_INIT(RTC_TypeDef *RTCx)
{
  return (READ_BIT(RTCx->ISR, RTC_ISR_INITF) == (RTC_ISR_INITF));
 8007eac:	68c3      	ldr	r3, [r0, #12]

  /* Check the parameter */
  assert_param(IS_RTC_ALL_INSTANCE(RTCx));

  /* Check if the Initialization mode is set */
  if (LL_RTC_IsActiveFlag_INIT(RTCx) == 0U)
 8007eae:	065a      	lsls	r2, r3, #25
 8007eb0:	d41c      	bmi.n	8007eec <LL_RTC_EnterInitMode+0x48>
  WRITE_REG(RTCx->ISR, RTC_INIT_MASK);
 8007eb2:	f04f 33ff 	mov.w	r3, #4294967295
 8007eb6:	60c3      	str	r3, [r0, #12]
  return (READ_BIT(RTCx->ISR, RTC_ISR_INITF) == (RTC_ISR_INITF));
 8007eb8:	68c3      	ldr	r3, [r0, #12]
  return ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk));
 8007eba:	490d      	ldr	r1, [pc, #52]	; (8007ef0 <LL_RTC_EnterInitMode+0x4c>)
 8007ebc:	f3c3 1380 	ubfx	r3, r3, #6, #1
  ErrorStatus status = SUCCESS;
 8007ec0:	2201      	movs	r2, #1
    /* Set the Initialization mode */
    LL_RTC_EnableInitMode(RTCx);

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    tmp = LL_RTC_IsActiveFlag_INIT(RTCx);
    while ((timeout != 0U) && (tmp != 1U))
 8007ec2:	9c01      	ldr	r4, [sp, #4]
 8007ec4:	b104      	cbz	r4, 8007ec8 <LL_RTC_EnterInitMode+0x24>
 8007ec6:	b113      	cbz	r3, 8007ece <LL_RTC_EnterInitMode+0x2a>
        status = ERROR;
      }
    }
  }
  return status;
}
 8007ec8:	4610      	mov	r0, r2
 8007eca:	b002      	add	sp, #8
 8007ecc:	bd10      	pop	{r4, pc}
 8007ece:	680b      	ldr	r3, [r1, #0]
      if (LL_SYSTICK_IsActiveCounterFlag() == 1U)
 8007ed0:	03db      	lsls	r3, r3, #15
        timeout --;
 8007ed2:	bf42      	ittt	mi
 8007ed4:	9b01      	ldrmi	r3, [sp, #4]
 8007ed6:	f103 33ff 	addmi.w	r3, r3, #4294967295
 8007eda:	9301      	strmi	r3, [sp, #4]
 8007edc:	68c3      	ldr	r3, [r0, #12]
      if (timeout == 0U)
 8007ede:	9c01      	ldr	r4, [sp, #4]
        status = ERROR;
 8007ee0:	2c00      	cmp	r4, #0
 8007ee2:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8007ee6:	bf08      	it	eq
 8007ee8:	2200      	moveq	r2, #0
 8007eea:	e7ea      	b.n	8007ec2 <LL_RTC_EnterInitMode+0x1e>
  ErrorStatus status = SUCCESS;
 8007eec:	2201      	movs	r2, #1
 8007eee:	e7eb      	b.n	8007ec8 <LL_RTC_EnterInitMode+0x24>
 8007ef0:	e000e010 	.word	0xe000e010

08007ef4 <LL_RTC_Init>:
{
 8007ef4:	b538      	push	{r3, r4, r5, lr}
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8007ef6:	23ca      	movs	r3, #202	; 0xca
 8007ef8:	6243      	str	r3, [r0, #36]	; 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8007efa:	2353      	movs	r3, #83	; 0x53
 8007efc:	6243      	str	r3, [r0, #36]	; 0x24
 8007efe:	4604      	mov	r4, r0
 8007f00:	460d      	mov	r5, r1
  if (LL_RTC_EnterInitMode(RTCx) != ERROR)
 8007f02:	f7ff ffcf 	bl	8007ea4 <LL_RTC_EnterInitMode>
 8007f06:	b1f0      	cbz	r0, 8007f46 <LL_RTC_Init+0x52>
  MODIFY_REG(RTCx->CR, RTC_CR_FMT, HourFormat);
 8007f08:	68a3      	ldr	r3, [r4, #8]
 8007f0a:	682a      	ldr	r2, [r5, #0]
 8007f0c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007f10:	4313      	orrs	r3, r2
 8007f12:	60a3      	str	r3, [r4, #8]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_S, SynchPrescaler);
 8007f14:	6923      	ldr	r3, [r4, #16]
 8007f16:	68aa      	ldr	r2, [r5, #8]
 8007f18:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007f1c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007f20:	4313      	orrs	r3, r2
 8007f22:	6123      	str	r3, [r4, #16]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_A, AsynchPrescaler << RTC_POSITION_PRER_PREDIV_A);
 8007f24:	6921      	ldr	r1, [r4, #16]
 8007f26:	f44f 03fe 	mov.w	r3, #8323072	; 0x7f0000
 8007f2a:	fa93 f3a3 	rbit	r3, r3
 8007f2e:	fab3 f283 	clz	r2, r3
 8007f32:	686b      	ldr	r3, [r5, #4]
 8007f34:	4093      	lsls	r3, r2
 8007f36:	f421 02fe 	bic.w	r2, r1, #8323072	; 0x7f0000
 8007f3a:	4313      	orrs	r3, r2
 8007f3c:	6123      	str	r3, [r4, #16]
  WRITE_REG(RTCx->ISR, (uint32_t)~RTC_ISR_INIT);
 8007f3e:	f06f 0380 	mvn.w	r3, #128	; 0x80
 8007f42:	60e3      	str	r3, [r4, #12]
    status = SUCCESS;
 8007f44:	2001      	movs	r0, #1
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8007f46:	23ff      	movs	r3, #255	; 0xff
 8007f48:	6263      	str	r3, [r4, #36]	; 0x24
}
 8007f4a:	bd38      	pop	{r3, r4, r5, pc}

08007f4c <LL_RTC_WaitForSynchro>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are synchronised
  *          - ERROR: RTC registers are not synchronised
  */
ErrorStatus LL_RTC_WaitForSynchro(RTC_TypeDef *RTCx)
{
 8007f4c:	b513      	push	{r0, r1, r4, lr}
  __IO uint32_t timeout = RTC_SYNCHRO_TIMEOUT;
 8007f4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007f52:	9301      	str	r3, [sp, #4]
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_ClearFlag_RS(RTC_TypeDef *RTCx)
{
  WRITE_REG(RTCx->ISR, (~((RTC_ISR_RSF | RTC_ISR_INIT) & 0x0000FFFFU) | (RTCx->ISR & RTC_ISR_INIT)));
 8007f54:	68c3      	ldr	r3, [r0, #12]
 8007f56:	491e      	ldr	r1, [pc, #120]	; (8007fd0 <LL_RTC_WaitForSynchro+0x84>)
 8007f58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f5c:	f063 03a0 	orn	r3, r3, #160	; 0xa0
 8007f60:	60c3      	str	r3, [r0, #12]
  return (READ_BIT(RTCx->ISR, RTC_ISR_RSF) == (RTC_ISR_RSF));
 8007f62:	68c2      	ldr	r2, [r0, #12]
  ErrorStatus status = SUCCESS;
 8007f64:	2301      	movs	r3, #1
 8007f66:	f3c2 1240 	ubfx	r2, r2, #5, #1
  /* Clear RSF flag */
  LL_RTC_ClearFlag_RS(RTCx);

  /* Wait the registers to be synchronised */
  tmp = LL_RTC_IsActiveFlag_RS(RTCx);
  while ((timeout != 0U) && (tmp != 0U))
 8007f6a:	9c01      	ldr	r4, [sp, #4]
 8007f6c:	b91c      	cbnz	r4, 8007f76 <LL_RTC_WaitForSynchro+0x2a>
    {
      status = ERROR;
    }
  }

  if (status != ERROR)
 8007f6e:	b99b      	cbnz	r3, 8007f98 <LL_RTC_WaitForSynchro+0x4c>
      }
    }
  }

  return (status);
}
 8007f70:	4618      	mov	r0, r3
 8007f72:	b002      	add	sp, #8
 8007f74:	bd10      	pop	{r4, pc}
  while ((timeout != 0U) && (tmp != 0U))
 8007f76:	2a00      	cmp	r2, #0
 8007f78:	d0f9      	beq.n	8007f6e <LL_RTC_WaitForSynchro+0x22>
 8007f7a:	680a      	ldr	r2, [r1, #0]
    if (LL_SYSTICK_IsActiveCounterFlag() == 1U)
 8007f7c:	03d4      	lsls	r4, r2, #15
      timeout--;
 8007f7e:	bf42      	ittt	mi
 8007f80:	9a01      	ldrmi	r2, [sp, #4]
 8007f82:	f102 32ff 	addmi.w	r2, r2, #4294967295
 8007f86:	9201      	strmi	r2, [sp, #4]
 8007f88:	68c2      	ldr	r2, [r0, #12]
    if (timeout == 0U)
 8007f8a:	9c01      	ldr	r4, [sp, #4]
      status = ERROR;
 8007f8c:	2c00      	cmp	r4, #0
 8007f8e:	f3c2 1240 	ubfx	r2, r2, #5, #1
 8007f92:	bf08      	it	eq
 8007f94:	2300      	moveq	r3, #0
 8007f96:	e7e8      	b.n	8007f6a <LL_RTC_WaitForSynchro+0x1e>
    timeout = RTC_SYNCHRO_TIMEOUT;
 8007f98:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007f9c:	9201      	str	r2, [sp, #4]
 8007f9e:	68c2      	ldr	r2, [r0, #12]
 8007fa0:	490b      	ldr	r1, [pc, #44]	; (8007fd0 <LL_RTC_WaitForSynchro+0x84>)
 8007fa2:	f3c2 1240 	ubfx	r2, r2, #5, #1
    while ((timeout != 0U) && (tmp != 1U))
 8007fa6:	9c01      	ldr	r4, [sp, #4]
 8007fa8:	2c00      	cmp	r4, #0
 8007faa:	d0e1      	beq.n	8007f70 <LL_RTC_WaitForSynchro+0x24>
 8007fac:	2a00      	cmp	r2, #0
 8007fae:	d1df      	bne.n	8007f70 <LL_RTC_WaitForSynchro+0x24>
 8007fb0:	680a      	ldr	r2, [r1, #0]
      if (LL_SYSTICK_IsActiveCounterFlag() == 1U)
 8007fb2:	03d2      	lsls	r2, r2, #15
        timeout--;
 8007fb4:	bf42      	ittt	mi
 8007fb6:	9a01      	ldrmi	r2, [sp, #4]
 8007fb8:	f102 32ff 	addmi.w	r2, r2, #4294967295
 8007fbc:	9201      	strmi	r2, [sp, #4]
 8007fbe:	68c2      	ldr	r2, [r0, #12]
      if (timeout == 0U)
 8007fc0:	9c01      	ldr	r4, [sp, #4]
        status = ERROR;
 8007fc2:	2c00      	cmp	r4, #0
 8007fc4:	f3c2 1240 	ubfx	r2, r2, #5, #1
 8007fc8:	bf08      	it	eq
 8007fca:	2300      	moveq	r3, #0
 8007fcc:	e7eb      	b.n	8007fa6 <LL_RTC_WaitForSynchro+0x5a>
 8007fce:	bf00      	nop
 8007fd0:	e000e010 	.word	0xe000e010

08007fd4 <LL_RTC_TIME_Init>:
  return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_FMT));
 8007fd4:	6883      	ldr	r3, [r0, #8]
{
 8007fd6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007fd8:	4615      	mov	r5, r2
    if (LL_RTC_GetHourFormat(RTCx) != LL_RTC_HOURFORMAT_24HOUR)
 8007fda:	065a      	lsls	r2, r3, #25
      RTC_TimeStruct->TimeFormat = 0x00U;
 8007fdc:	bf5c      	itt	pl
 8007fde:	2300      	movpl	r3, #0
 8007fe0:	602b      	strpl	r3, [r5, #0]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8007fe2:	23ca      	movs	r3, #202	; 0xca
 8007fe4:	6243      	str	r3, [r0, #36]	; 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8007fe6:	2353      	movs	r3, #83	; 0x53
 8007fe8:	6243      	str	r3, [r0, #36]	; 0x24
{
 8007fea:	4604      	mov	r4, r0
  if (RTC_Format == LL_RTC_FORMAT_BIN)
 8007fec:	460e      	mov	r6, r1
  if (LL_RTC_EnterInitMode(RTCx) != ERROR)
 8007fee:	f7ff ff59 	bl	8007ea4 <LL_RTC_EnterInitMode>
 8007ff2:	b190      	cbz	r0, 800801a <LL_RTC_TIME_Init+0x46>
 8007ff4:	796b      	ldrb	r3, [r5, #5]
 8007ff6:	792a      	ldrb	r2, [r5, #4]
 8007ff8:	79a8      	ldrb	r0, [r5, #6]
    if (RTC_Format != LL_RTC_FORMAT_BIN)
 8007ffa:	b196      	cbz	r6, 8008022 <LL_RTC_TIME_Init+0x4e>
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, RTC_TimeStruct->Hours,
 8007ffc:	9000      	str	r0, [sp, #0]
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Hours),
 8007ffe:	6829      	ldr	r1, [r5, #0]
 8008000:	4620      	mov	r0, r4
 8008002:	f7ff fe9f 	bl	8007d44 <LL_RTC_TIME_Config>
  WRITE_REG(RTCx->ISR, (uint32_t)~RTC_ISR_INIT);
 8008006:	4b14      	ldr	r3, [pc, #80]	; (8008058 <LL_RTC_TIME_Init+0x84>)
 8008008:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800800c:	60da      	str	r2, [r3, #12]
  return (READ_BIT(RTCx->CR, RTC_CR_BYPSHAD) == (RTC_CR_BYPSHAD));
 800800e:	68a3      	ldr	r3, [r4, #8]
    if (LL_RTC_IsShadowRegBypassEnabled(RTCx) == 0U)
 8008010:	069b      	lsls	r3, r3, #26
 8008012:	d41e      	bmi.n	8008052 <LL_RTC_TIME_Init+0x7e>
      status = LL_RTC_WaitForSynchro(RTCx);
 8008014:	4620      	mov	r0, r4
 8008016:	f7ff ff99 	bl	8007f4c <LL_RTC_WaitForSynchro>
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 800801a:	23ff      	movs	r3, #255	; 0xff
 800801c:	6263      	str	r3, [r4, #36]	; 0x24
}
 800801e:	b002      	add	sp, #8
 8008020:	bd70      	pop	{r4, r5, r6, pc}
                         __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Minutes),
 8008022:	210a      	movs	r1, #10
 8008024:	fbb3 f6f1 	udiv	r6, r3, r1
 8008028:	fb01 3316 	mls	r3, r1, r6, r3
 800802c:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Hours),
 8008030:	fbb2 f6f1 	udiv	r6, r2, r1
 8008034:	fb01 2216 	mls	r2, r1, r6, r2
 8008038:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
                         __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Seconds));
 800803c:	fbb0 f6f1 	udiv	r6, r0, r1
 8008040:	fb01 0116 	mls	r1, r1, r6, r0
 8008044:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Hours),
 8008048:	b2c9      	uxtb	r1, r1
 800804a:	9100      	str	r1, [sp, #0]
 800804c:	b2db      	uxtb	r3, r3
 800804e:	b2d2      	uxtb	r2, r2
 8008050:	e7d5      	b.n	8007ffe <LL_RTC_TIME_Init+0x2a>
      status = SUCCESS;
 8008052:	2001      	movs	r0, #1
 8008054:	e7e1      	b.n	800801a <LL_RTC_TIME_Init+0x46>
 8008056:	bf00      	nop
 8008058:	40002800 	.word	0x40002800

0800805c <LL_RTC_DATE_Init>:
{
 800805c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800805e:	4604      	mov	r4, r0
 8008060:	4616      	mov	r6, r2
  if ((RTC_Format == LL_RTC_FORMAT_BIN) && ((RTC_DateStruct->Month & 0x10U) == 0x10U))
 8008062:	460f      	mov	r7, r1
 8008064:	b931      	cbnz	r1, 8008074 <LL_RTC_DATE_Init+0x18>
 8008066:	7853      	ldrb	r3, [r2, #1]
 8008068:	06da      	lsls	r2, r3, #27
    RTC_DateStruct->Month = (RTC_DateStruct->Month & (uint32_t)~(0x10U)) + 0x0AU;
 800806a:	bf42      	ittt	mi
 800806c:	f023 0310 	bicmi.w	r3, r3, #16
 8008070:	330a      	addmi	r3, #10
 8008072:	7073      	strbmi	r3, [r6, #1]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8008074:	23ca      	movs	r3, #202	; 0xca
 8008076:	6263      	str	r3, [r4, #36]	; 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8008078:	2353      	movs	r3, #83	; 0x53
 800807a:	6263      	str	r3, [r4, #36]	; 0x24
  if (LL_RTC_EnterInitMode(RTCx) != ERROR)
 800807c:	4620      	mov	r0, r4
 800807e:	f7ff ff11 	bl	8007ea4 <LL_RTC_EnterInitMode>
 8008082:	b198      	cbz	r0, 80080ac <LL_RTC_DATE_Init+0x50>
 8008084:	7873      	ldrb	r3, [r6, #1]
 8008086:	78b5      	ldrb	r5, [r6, #2]
 8008088:	7831      	ldrb	r1, [r6, #0]
 800808a:	78f6      	ldrb	r6, [r6, #3]
    if (RTC_Format != LL_RTC_FORMAT_BIN)
 800808c:	b197      	cbz	r7, 80080b4 <LL_RTC_DATE_Init+0x58>
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, RTC_DateStruct->Day, RTC_DateStruct->Month, RTC_DateStruct->Year);
 800808e:	9600      	str	r6, [sp, #0]
 8008090:	462a      	mov	r2, r5
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Day),
 8008092:	4620      	mov	r0, r4
 8008094:	f7ff feaa 	bl	8007dec <LL_RTC_DATE_Config>
  WRITE_REG(RTCx->ISR, (uint32_t)~RTC_ISR_INIT);
 8008098:	4b13      	ldr	r3, [pc, #76]	; (80080e8 <LL_RTC_DATE_Init+0x8c>)
 800809a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800809e:	60da      	str	r2, [r3, #12]
  return (READ_BIT(RTCx->CR, RTC_CR_BYPSHAD) == (RTC_CR_BYPSHAD));
 80080a0:	68a3      	ldr	r3, [r4, #8]
    if (LL_RTC_IsShadowRegBypassEnabled(RTCx) == 0U)
 80080a2:	069b      	lsls	r3, r3, #26
 80080a4:	d41e      	bmi.n	80080e4 <LL_RTC_DATE_Init+0x88>
      status = LL_RTC_WaitForSynchro(RTCx);
 80080a6:	4620      	mov	r0, r4
 80080a8:	f7ff ff50 	bl	8007f4c <LL_RTC_WaitForSynchro>
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 80080ac:	23ff      	movs	r3, #255	; 0xff
 80080ae:	6263      	str	r3, [r4, #36]	; 0x24
}
 80080b0:	b003      	add	sp, #12
 80080b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
                         __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Month), __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Year));
 80080b4:	200a      	movs	r0, #10
 80080b6:	fbb3 f2f0 	udiv	r2, r3, r0
 80080ba:	fb00 3312 	mls	r3, r0, r2, r3
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Day),
 80080be:	fbb5 f7f0 	udiv	r7, r5, r0
                         __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Month), __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Year));
 80080c2:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Day),
 80080c6:	fb00 5217 	mls	r2, r0, r7, r5
                         __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Month), __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Year));
 80080ca:	fbb6 f5f0 	udiv	r5, r6, r0
 80080ce:	fb00 6015 	mls	r0, r0, r5, r6
 80080d2:	ea40 1005 	orr.w	r0, r0, r5, lsl #4
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Day),
 80080d6:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
 80080da:	b2c0      	uxtb	r0, r0
 80080dc:	9000      	str	r0, [sp, #0]
 80080de:	b2db      	uxtb	r3, r3
 80080e0:	b2d2      	uxtb	r2, r2
 80080e2:	e7d6      	b.n	8008092 <LL_RTC_DATE_Init+0x36>
      status = SUCCESS;
 80080e4:	2001      	movs	r0, #1
 80080e6:	e7e1      	b.n	80080ac <LL_RTC_DATE_Init+0x50>
 80080e8:	40002800 	.word	0x40002800

080080ec <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 80080ec:	b084      	sub	sp, #16
 80080ee:	b510      	push	{r4, lr}
 80080f0:	ac03      	add	r4, sp, #12
 80080f2:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, Init.ClockEdge           |\
 80080f6:	9904      	ldr	r1, [sp, #16]
 80080f8:	9b03      	ldr	r3, [sp, #12]
 80080fa:	6842      	ldr	r2, [r0, #4]
 80080fc:	430b      	orrs	r3, r1
 80080fe:	9905      	ldr	r1, [sp, #20]
 8008100:	430b      	orrs	r3, r1
 8008102:	9906      	ldr	r1, [sp, #24]
 8008104:	430b      	orrs	r3, r1
 8008106:	9907      	ldr	r1, [sp, #28]
 8008108:	430b      	orrs	r3, r1
 800810a:	9908      	ldr	r1, [sp, #32]
                                              Init.BusWide             |\
                                              Init.HardwareFlowControl |\
                                              Init.ClockDiv);  

  return HAL_OK;
}
 800810c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, Init.ClockEdge           |\
 8008110:	f422 42fd 	bic.w	r2, r2, #32384	; 0x7e80
 8008114:	430b      	orrs	r3, r1
 8008116:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 800811a:	4313      	orrs	r3, r2
 800811c:	6043      	str	r3, [r0, #4]
}
 800811e:	b004      	add	sp, #16
 8008120:	2000      	movs	r0, #0
 8008122:	4770      	bx	lr

08008124 <SDMMC_ReadFIFO>:
 8008124:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
 8008128:	4770      	bx	lr

0800812a <SDMMC_PowerState_ON>:
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 800812a:	2303      	movs	r3, #3
 800812c:	6003      	str	r3, [r0, #0]
  
  return HAL_OK; 
}
 800812e:	2000      	movs	r0, #0
 8008130:	4770      	bx	lr

08008132 <SDMMC_GetPowerState>:
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8008132:	6800      	ldr	r0, [r0, #0]
}
 8008134:	f000 0003 	and.w	r0, r0, #3
 8008138:	4770      	bx	lr

0800813a <SDMMC_SendCommand>:
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800813a:	680b      	ldr	r3, [r1, #0]
 800813c:	6083      	str	r3, [r0, #8]

  /* Set SDMMC command parameters */
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, Command->CmdIndex         |\
 800813e:	68c3      	ldr	r3, [r0, #12]
 8008140:	684a      	ldr	r2, [r1, #4]
 8008142:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8008146:	f023 030f 	bic.w	r3, r3, #15
 800814a:	4313      	orrs	r3, r2
 800814c:	688a      	ldr	r2, [r1, #8]
 800814e:	4313      	orrs	r3, r2
 8008150:	68ca      	ldr	r2, [r1, #12]
 8008152:	4313      	orrs	r3, r2
 8008154:	690a      	ldr	r2, [r1, #16]
 8008156:	4313      	orrs	r3, r2
 8008158:	60c3      	str	r3, [r0, #12]
                                          Command->Response         |\
                                          Command->WaitForInterrupt |\
                                          Command->CPSM); 
  
  return HAL_OK;  
}
 800815a:	2000      	movs	r0, #0
 800815c:	4770      	bx	lr

0800815e <SDMMC_GetCommandResponse>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
  return (uint8_t)(SDMMCx->RESPCMD);
 800815e:	6900      	ldr	r0, [r0, #16]
}
 8008160:	b2c0      	uxtb	r0, r0
 8008162:	4770      	bx	lr

08008164 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8008164:	b082      	sub	sp, #8

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)&(SDMMCx->RESP1) + Response;
 8008166:	3014      	adds	r0, #20
 8008168:	4401      	add	r1, r0
  __IO uint32_t tmp = 0;
 800816a:	2300      	movs	r3, #0
 800816c:	9301      	str	r3, [sp, #4]
  tmp = (uint32_t)&(SDMMCx->RESP1) + Response;
 800816e:	9101      	str	r1, [sp, #4]
  
  return (*(__IO uint32_t *) tmp);
 8008170:	9b01      	ldr	r3, [sp, #4]
 8008172:	6818      	ldr	r0, [r3, #0]
}  
 8008174:	b002      	add	sp, #8
 8008176:	4770      	bx	lr

08008178 <SDMMC_DataConfig>:
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8008178:	680b      	ldr	r3, [r1, #0]
 800817a:	6243      	str	r3, [r0, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800817c:	684b      	ldr	r3, [r1, #4]
 800817e:	6283      	str	r3, [r0, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, Data->DataBlockSize |\
 8008180:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8008182:	688a      	ldr	r2, [r1, #8]
 8008184:	f023 03f7 	bic.w	r3, r3, #247	; 0xf7
 8008188:	4313      	orrs	r3, r2
 800818a:	68ca      	ldr	r2, [r1, #12]
 800818c:	4313      	orrs	r3, r2
 800818e:	690a      	ldr	r2, [r1, #16]
 8008190:	4313      	orrs	r3, r2
 8008192:	694a      	ldr	r2, [r1, #20]
 8008194:	4313      	orrs	r3, r2
 8008196:	62c3      	str	r3, [r0, #44]	; 0x2c
                                              Data->TransferMode  |\
                                              Data->DPSM);

  return HAL_OK;

}
 8008198:	2000      	movs	r0, #0
 800819a:	4770      	bx	lr

0800819c <LL_SPI_Init>:
  return (READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE));
 800819c:	6803      	ldr	r3, [r0, #0]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 800819e:	065b      	lsls	r3, r3, #25
{
 80081a0:	b570      	push	{r4, r5, r6, lr}
  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 80081a2:	d426      	bmi.n	80081f2 <LL_SPI_Init+0x56>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 80081a4:	e891 0048 	ldmia.w	r1, {r3, r6}
 80081a8:	4333      	orrs	r3, r6
 80081aa:	68ce      	ldr	r6, [r1, #12]
 80081ac:	694d      	ldr	r5, [r1, #20]
 80081ae:	6804      	ldr	r4, [r0, #0]
 80081b0:	6a0a      	ldr	r2, [r1, #32]
 80081b2:	4333      	orrs	r3, r6
 80081b4:	690e      	ldr	r6, [r1, #16]
 80081b6:	4333      	orrs	r3, r6
 80081b8:	698e      	ldr	r6, [r1, #24]
 80081ba:	432b      	orrs	r3, r5
 80081bc:	4333      	orrs	r3, r6
 80081be:	69ce      	ldr	r6, [r1, #28]
 80081c0:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
 80081c4:	4333      	orrs	r3, r6
 80081c6:	f024 04bf 	bic.w	r4, r4, #191	; 0xbf
 80081ca:	4313      	orrs	r3, r2
 80081cc:	4323      	orrs	r3, r4
 80081ce:	6003      	str	r3, [r0, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 80081d0:	6844      	ldr	r4, [r0, #4]
 80081d2:	688b      	ldr	r3, [r1, #8]
 80081d4:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
 80081d8:	ea43 4315 	orr.w	r3, r3, r5, lsr #16
 80081dc:	f024 0404 	bic.w	r4, r4, #4
 80081e0:	4323      	orrs	r3, r4

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 80081e2:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
    MODIFY_REG(SPIx->CR2,
 80081e6:	6043      	str	r3, [r0, #4]
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 80081e8:	d101      	bne.n	80081ee <LL_SPI_Init+0x52>
 80081ea:	8c8b      	ldrh	r3, [r1, #36]	; 0x24
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 80081ec:	6103      	str	r3, [r0, #16]
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
    }
    status = SUCCESS;
 80081ee:	2001      	movs	r0, #1
  }

  return status;
}
 80081f0:	bd70      	pop	{r4, r5, r6, pc}
  ErrorStatus status = ERROR;
 80081f2:	2000      	movs	r0, #0
 80081f4:	bd70      	pop	{r4, r5, r6, pc}

080081f6 <USB_CoreInit>:
  * @param  cfg: pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80081f6:	b084      	sub	sp, #16
 80081f8:	b538      	push	{r3, r4, r5, lr}
 80081fa:	ad05      	add	r5, sp, #20
 80081fc:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008200:	68c3      	ldr	r3, [r0, #12]
 8008202:	f043 0340 	orr.w	r3, r3, #64	; 0x40
{
 8008206:	4604      	mov	r4, r0
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008208:	60c3      	str	r3, [r0, #12]
  
  /* Reset after a PHY select and set Host mode */
  USB_CoreReset(USBx);
 800820a:	f000 fb75 	bl	80088f8 <USB_CoreReset>
  
  /* Deactivate the power down*/
  USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
 800820e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008212:	63a3      	str	r3, [r4, #56]	; 0x38
  
  return HAL_OK;
}
 8008214:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008218:	2000      	movs	r0, #0
 800821a:	b004      	add	sp, #16
 800821c:	4770      	bx	lr

0800821e <USB_EnableGlobalInt>:
  * @param  USBx: Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800821e:	6883      	ldr	r3, [r0, #8]
 8008220:	f043 0301 	orr.w	r3, r3, #1
 8008224:	6083      	str	r3, [r0, #8]
  return HAL_OK;
}
 8008226:	2000      	movs	r0, #0
 8008228:	4770      	bx	lr

0800822a <USB_DisableGlobalInt>:
  * @param  USBx: Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800822a:	6883      	ldr	r3, [r0, #8]
 800822c:	f023 0301 	bic.w	r3, r3, #1
 8008230:	6083      	str	r3, [r0, #8]
  return HAL_OK;
}
 8008232:	2000      	movs	r0, #0
 8008234:	4770      	bx	lr

08008236 <USB_SetCurrentMode>:
  *            @arg USB_OTG_HOST_MODE: Host mode
  *            @arg USB_OTG_DRD_MODE: Dual Role Device mode  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx , USB_ModeTypeDef mode)
{
 8008236:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 8008238:	68c3      	ldr	r3, [r0, #12]
  
  if ( mode == USB_HOST_MODE)
 800823a:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 800823c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8008240:	60c3      	str	r3, [r0, #12]
  if ( mode == USB_HOST_MODE)
 8008242:	d108      	bne.n	8008256 <USB_SetCurrentMode+0x20>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD; 
 8008244:	68c3      	ldr	r3, [r0, #12]
 8008246:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800824a:	60c3      	str	r3, [r0, #12]
  }
  else if ( mode == USB_DEVICE_MODE)
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD; 
  }
  HAL_Delay(50);
 800824c:	2032      	movs	r0, #50	; 0x32
 800824e:	f7fc ff6d 	bl	800512c <HAL_Delay>
  
  return HAL_OK;
}
 8008252:	2000      	movs	r0, #0
 8008254:	bd08      	pop	{r3, pc}
  else if ( mode == USB_DEVICE_MODE)
 8008256:	2900      	cmp	r1, #0
 8008258:	d1f8      	bne.n	800824c <USB_SetCurrentMode+0x16>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD; 
 800825a:	68c3      	ldr	r3, [r0, #12]
 800825c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008260:	60c3      	str	r3, [r0, #12]
 8008262:	e7f3      	b.n	800824c <USB_SetCurrentMode+0x16>

08008264 <USB_DevInit>:
  * @param  cfg: pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit (USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008264:	b084      	sub	sp, #16
 8008266:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800826a:	4604      	mov	r4, r0
 800826c:	a809      	add	r0, sp, #36	; 0x24
 800826e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t index = 0;

  /*Activate VBUS Sensing B */
  USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8008272:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008274:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 8008276:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800827a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800827e:	4689      	mov	r9, r1
 8008280:	63a3      	str	r3, [r4, #56]	; 0x38
  
  if (cfg.vbus_sensing_enable == 0)
 8008282:	b95f      	cbnz	r7, 800829c <USB_DevInit+0x38>
  {
    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~ USB_OTG_GCCFG_VBDEN;
 8008284:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008286:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800828a:	63a3      	str	r3, [r4, #56]	; 0x38
    
    /* B-peripheral session valid override enable*/ 
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800828c:	6823      	ldr	r3, [r4, #0]
 800828e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008292:	6023      	str	r3, [r4, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8008294:	6823      	ldr	r3, [r4, #0]
 8008296:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800829a:	6023      	str	r3, [r4, #0]
  }
   
  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0;
 800829c:	2500      	movs	r5, #0
 800829e:	f8c4 5e00 	str.w	r5, [r4, #3584]	; 0xe00

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80082a2:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 80082a6:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
  
  /* Set Full speed phy */
  USB_SetDevSpeed (USBx , USB_OTG_SPEED_FULL);
 80082aa:	2103      	movs	r1, #3
 80082ac:	4620      	mov	r0, r4
 80082ae:	f000 f893 	bl	80083d8 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  USB_FlushTxFifo(USBx , 0x10); /* all Tx FIFOs */
 80082b2:	2110      	movs	r1, #16
 80082b4:	4620      	mov	r0, r4
 80082b6:	f000 f86d 	bl	8008394 <USB_FlushTxFifo>
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80082ba:	f504 6600 	add.w	r6, r4, #2048	; 0x800
  USB_FlushRxFifo(USBx);
 80082be:	4620      	mov	r0, r4
 80082c0:	f000 f87a 	bl	80083b8 <USB_FlushRxFifo>
  
  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0;
  USBx_DEVICE->DOEPMSK = 0;
  USBx_DEVICE->DAINT = 0xFFFFFFFF;
 80082c4:	f04f 33ff 	mov.w	r3, #4294967295
  USBx_DEVICE->DIEPMSK = 0;
 80082c8:	6135      	str	r5, [r6, #16]
 80082ca:	462a      	mov	r2, r5
  USBx_DEVICE->DOEPMSK = 0;
 80082cc:	6175      	str	r5, [r6, #20]
  
  for (index = 0; index < cfg.dev_endpoints; index++)
  {
    if ((USBx_INEP(index)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
    {
      USBx_INEP(index)->DIEPCTL = (USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK);
 80082ce:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
  USBx_DEVICE->DAINT = 0xFFFFFFFF;
 80082d2:	61b3      	str	r3, [r6, #24]
    {
      USBx_INEP(index)->DIEPCTL = 0;
    }
    
    USBx_INEP(index)->DIEPTSIZ = 0;
    USBx_INEP(index)->DIEPINT  = 0xFF;
 80082d4:	20ff      	movs	r0, #255	; 0xff
  USBx_DEVICE->DAINTMSK = 0;
 80082d6:	61f5      	str	r5, [r6, #28]
 80082d8:	f504 6310 	add.w	r3, r4, #2304	; 0x900
  for (index = 0; index < cfg.dev_endpoints; index++)
 80082dc:	454d      	cmp	r5, r9
 80082de:	d13c      	bne.n	800835a <USB_DevInit+0xf6>
 80082e0:	2200      	movs	r2, #0
 80082e2:	f504 6330 	add.w	r3, r4, #2816	; 0xb00
 80082e6:	4611      	mov	r1, r2
  
  for (index = 0; index < cfg.dev_endpoints; index++)
  {
    if ((USBx_OUTEP(index)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
    {
      USBx_OUTEP(index)->DOEPCTL = (USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK);
 80082e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    {
      USBx_OUTEP(index)->DOEPCTL = 0;
    }
    
    USBx_OUTEP(index)->DOEPTSIZ = 0;
    USBx_OUTEP(index)->DOEPINT  = 0xFF;
 80082ec:	f04f 0eff 	mov.w	lr, #255	; 0xff
  for (index = 0; index < cfg.dev_endpoints; index++)
 80082f0:	4295      	cmp	r5, r2
 80082f2:	d13e      	bne.n	8008372 <USB_DevInit+0x10e>
  }
  
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80082f4:	6933      	ldr	r3, [r6, #16]
  
  if (cfg.dma_enable == 1)
 80082f6:	f1b8 0f01 	cmp.w	r8, #1
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80082fa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80082fe:	6133      	str	r3, [r6, #16]
  if (cfg.dma_enable == 1)
 8008300:	d108      	bne.n	8008314 <USB_DevInit+0xb0>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = (USB_OTG_DTHRCTL_TXTHRLEN_6 | USB_OTG_DTHRCTL_RXTHRLEN_6);
 8008302:	4b22      	ldr	r3, [pc, #136]	; (800838c <USB_DevInit+0x128>)
 8008304:	6333      	str	r3, [r6, #48]	; 0x30
    USBx_DEVICE->DTHRCTL |= (USB_OTG_DTHRCTL_RXTHREN | USB_OTG_DTHRCTL_ISOTHREN | USB_OTG_DTHRCTL_NONISOTHREN);
 8008306:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8008308:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800830c:	f043 0303 	orr.w	r3, r3, #3
 8008310:	6333      	str	r3, [r6, #48]	; 0x30
    
    index= USBx_DEVICE->DTHRCTL;
 8008312:	6b33      	ldr	r3, [r6, #48]	; 0x30
  }
  
  /* Disable all interrupts. */
  USBx->GINTMSK = 0;
 8008314:	2300      	movs	r3, #0
 8008316:	61a3      	str	r3, [r4, #24]
  
  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFF;
 8008318:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
 800831c:	6163      	str	r3, [r4, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == DISABLE)
 800831e:	f1b8 0f00 	cmp.w	r8, #0
 8008322:	d103      	bne.n	800832c <USB_DevInit+0xc8>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM; 
 8008324:	69a3      	ldr	r3, [r4, #24]
 8008326:	f043 0310 	orr.w	r3, r3, #16
 800832a:	61a3      	str	r3, [r4, #24]
  }

    /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |\
 800832c:	69a2      	ldr	r2, [r4, #24]
 800832e:	4b18      	ldr	r3, [pc, #96]	; (8008390 <USB_DevInit+0x12c>)
 8008330:	4313      	orrs	r3, r2
 8008332:	61a3      	str	r3, [r4, #24]
                    USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |\
                    USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM|\
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM);

  if(cfg.Sof_enable)
 8008334:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008336:	b11b      	cbz	r3, 8008340 <USB_DevInit+0xdc>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008338:	69a3      	ldr	r3, [r4, #24]
 800833a:	f043 0308 	orr.w	r3, r3, #8
 800833e:	61a3      	str	r3, [r4, #24]
  }

  if (cfg.vbus_sensing_enable == ENABLE)
 8008340:	2f01      	cmp	r7, #1
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT); 
 8008342:	bf01      	itttt	eq
 8008344:	69a3      	ldreq	r3, [r4, #24]
 8008346:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 800834a:	f043 0304 	orreq.w	r3, r3, #4
 800834e:	61a3      	streq	r3, [r4, #24]
  }
  
  return HAL_OK;
}
 8008350:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008354:	2000      	movs	r0, #0
 8008356:	b004      	add	sp, #16
 8008358:	4770      	bx	lr
    if ((USBx_INEP(index)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800835a:	f8d3 e000 	ldr.w	lr, [r3]
 800835e:	f1be 0f00 	cmp.w	lr, #0
      USBx_INEP(index)->DIEPCTL = (USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK);
 8008362:	bfb4      	ite	lt
 8008364:	6019      	strlt	r1, [r3, #0]
      USBx_INEP(index)->DIEPCTL = 0;
 8008366:	601a      	strge	r2, [r3, #0]
  for (index = 0; index < cfg.dev_endpoints; index++)
 8008368:	3501      	adds	r5, #1
    USBx_INEP(index)->DIEPTSIZ = 0;
 800836a:	611a      	str	r2, [r3, #16]
    USBx_INEP(index)->DIEPINT  = 0xFF;
 800836c:	6098      	str	r0, [r3, #8]
 800836e:	3320      	adds	r3, #32
 8008370:	e7b4      	b.n	80082dc <USB_DevInit+0x78>
    if ((USBx_OUTEP(index)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008372:	f8d3 c000 	ldr.w	ip, [r3]
 8008376:	f1bc 0f00 	cmp.w	ip, #0
      USBx_OUTEP(index)->DOEPCTL = (USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK);
 800837a:	bfb4      	ite	lt
 800837c:	6018      	strlt	r0, [r3, #0]
      USBx_OUTEP(index)->DOEPCTL = 0;
 800837e:	6019      	strge	r1, [r3, #0]
  for (index = 0; index < cfg.dev_endpoints; index++)
 8008380:	3201      	adds	r2, #1
    USBx_OUTEP(index)->DOEPTSIZ = 0;
 8008382:	6119      	str	r1, [r3, #16]
    USBx_OUTEP(index)->DOEPINT  = 0xFF;
 8008384:	f8c3 e008 	str.w	lr, [r3, #8]
 8008388:	3320      	adds	r3, #32
 800838a:	e7b1      	b.n	80082f0 <USB_DevInit+0x8c>
 800838c:	00800100 	.word	0x00800100
 8008390:	803c3800 	.word	0x803c3800

08008394 <USB_FlushTxFifo>:
  */
HAL_StatusTypeDef USB_FlushTxFifo (USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
  uint32_t count = 0;
 
  USBx->GRSTCTL = ( USB_OTG_GRSTCTL_TXFFLSH |(uint32_t)( num << 6)); 
 8008394:	0189      	lsls	r1, r1, #6
 8008396:	f041 0120 	orr.w	r1, r1, #32
 800839a:	4a06      	ldr	r2, [pc, #24]	; (80083b4 <USB_FlushTxFifo+0x20>)
 800839c:	6101      	str	r1, [r0, #16]
 
  do
  {
    if (++count > 200000)
 800839e:	3a01      	subs	r2, #1
 80083a0:	d005      	beq.n	80083ae <USB_FlushTxFifo+0x1a>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80083a2:	6903      	ldr	r3, [r0, #16]
 80083a4:	f013 0320 	ands.w	r3, r3, #32
 80083a8:	d1f9      	bne.n	800839e <USB_FlushTxFifo+0xa>
  
  return HAL_OK;
 80083aa:	4618      	mov	r0, r3
 80083ac:	4770      	bx	lr
      return HAL_TIMEOUT;
 80083ae:	2003      	movs	r0, #3
}
 80083b0:	4770      	bx	lr
 80083b2:	bf00      	nop
 80083b4:	00030d41 	.word	0x00030d41

080083b8 <USB_FlushRxFifo>:
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t count = 0;
  
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80083b8:	2310      	movs	r3, #16
 80083ba:	4a06      	ldr	r2, [pc, #24]	; (80083d4 <USB_FlushRxFifo+0x1c>)
 80083bc:	6103      	str	r3, [r0, #16]
  
  do
  {
    if (++count > 200000)
 80083be:	3a01      	subs	r2, #1
 80083c0:	d005      	beq.n	80083ce <USB_FlushRxFifo+0x16>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80083c2:	6903      	ldr	r3, [r0, #16]
 80083c4:	f013 0310 	ands.w	r3, r3, #16
 80083c8:	d1f9      	bne.n	80083be <USB_FlushRxFifo+0x6>
  
  return HAL_OK;
 80083ca:	4618      	mov	r0, r3
 80083cc:	4770      	bx	lr
      return HAL_TIMEOUT;
 80083ce:	2003      	movs	r0, #3
}
 80083d0:	4770      	bx	lr
 80083d2:	bf00      	nop
 80083d4:	00030d41 	.word	0x00030d41

080083d8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_LOW: Low speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx , uint8_t speed)
{
  USBx_DEVICE->DCFG |= speed;
 80083d8:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 80083dc:	4319      	orrs	r1, r3
 80083de:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
  return HAL_OK;
}
 80083e2:	2000      	movs	r0, #0
 80083e4:	4770      	bx	lr

080083e6 <USB_ActivateEndpoint>:
  * @param  USBx: Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80083e6:	b530      	push	{r4, r5, lr}
  if (ep->is_in == 1)
 80083e8:	784b      	ldrb	r3, [r1, #1]
 80083ea:	780c      	ldrb	r4, [r1, #0]
  {
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1 << (ep->num)));
 80083ec:	f8d0 581c 	ldr.w	r5, [r0, #2076]	; 0x81c
 80083f0:	f500 6200 	add.w	r2, r0, #2048	; 0x800
  if (ep->is_in == 1)
 80083f4:	2b01      	cmp	r3, #1
 80083f6:	d11b      	bne.n	8008430 <USB_ActivateEndpoint+0x4a>
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1 << (ep->num)));
 80083f8:	40a3      	lsls	r3, r4
 80083fa:	b29b      	uxth	r3, r3
 80083fc:	432b      	orrs	r3, r5
   
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_USBAEP) == 0)
 80083fe:	f500 6010 	add.w	r0, r0, #2304	; 0x900
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1 << (ep->num)));
 8008402:	61d3      	str	r3, [r2, #28]
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_USBAEP) == 0)
 8008404:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 8008408:	681a      	ldr	r2, [r3, #0]
 800840a:	0412      	lsls	r2, r2, #16
 800840c:	d40e      	bmi.n	800842c <USB_ActivateEndpoint+0x46>
    {
      USBx_INEP(ep->num)->DIEPCTL |= ((ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ ) | (ep->type << 18 ) |\
 800840e:	688a      	ldr	r2, [r1, #8]
 8008410:	78c8      	ldrb	r0, [r1, #3]
 8008412:	681d      	ldr	r5, [r3, #0]
 8008414:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8008418:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800841c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008420:	ea42 4080 	orr.w	r0, r2, r0, lsl #18
 8008424:	ea40 5084 	orr.w	r0, r0, r4, lsl #22
 8008428:	4328      	orrs	r0, r5
 800842a:	6018      	str	r0, [r3, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= ((ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ ) | (ep->type << 18 ) |\
       (USB_OTG_DIEPCTL_SD0PID_SEVNFRM)| (USB_OTG_DOEPCTL_USBAEP));
    } 
  }
  return HAL_OK;
}
 800842c:	2000      	movs	r0, #0
 800842e:	bd30      	pop	{r4, r5, pc}
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1 << (ep->num)) << 16);
 8008430:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008434:	40a3      	lsls	r3, r4
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0)
 8008436:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1 << (ep->num)) << 16);
 800843a:	432b      	orrs	r3, r5
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0)
 800843c:	eb00 1044 	add.w	r0, r0, r4, lsl #5
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1 << (ep->num)) << 16);
 8008440:	61d3      	str	r3, [r2, #28]
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0)
 8008442:	6803      	ldr	r3, [r0, #0]
 8008444:	041b      	lsls	r3, r3, #16
 8008446:	d4f1      	bmi.n	800842c <USB_ActivateEndpoint+0x46>
      USBx_OUTEP(ep->num)->DOEPCTL |= ((ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ ) | (ep->type << 18 ) |\
 8008448:	688b      	ldr	r3, [r1, #8]
 800844a:	78c9      	ldrb	r1, [r1, #3]
 800844c:	6802      	ldr	r2, [r0, #0]
 800844e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008452:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008456:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800845a:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
 800845e:	4313      	orrs	r3, r2
 8008460:	6003      	str	r3, [r0, #0]
 8008462:	e7e3      	b.n	800842c <USB_ActivateEndpoint+0x46>

08008464 <USB_DeactivateEndpoint>:
  * @param  USBx: Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008464:	b510      	push	{r4, lr}
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 8008466:	784b      	ldrb	r3, [r1, #1]
  {
   USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & ((1 << (ep->num))));
 8008468:	f8d0 483c 	ldr.w	r4, [r0, #2108]	; 0x83c
 800846c:	7809      	ldrb	r1, [r1, #0]
 800846e:	f500 6200 	add.w	r2, r0, #2048	; 0x800
  if (ep->is_in == 1)
 8008472:	2b01      	cmp	r3, #1
 8008474:	d111      	bne.n	800849a <USB_DeactivateEndpoint+0x36>
   USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & ((1 << (ep->num))));
 8008476:	408b      	lsls	r3, r1
 8008478:	b29b      	uxth	r3, r3
 800847a:	43db      	mvns	r3, r3
 800847c:	401c      	ands	r4, r3
 800847e:	63d4      	str	r4, [r2, #60]	; 0x3c
   USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & ((1 << (ep->num))));   
 8008480:	69d4      	ldr	r4, [r2, #28]
   USBx_INEP(ep->num)->DIEPCTL &= ~ USB_OTG_DIEPCTL_USBAEP;   
 8008482:	f500 6010 	add.w	r0, r0, #2304	; 0x900
   USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & ((1 << (ep->num))));   
 8008486:	4023      	ands	r3, r4
   USBx_INEP(ep->num)->DIEPCTL &= ~ USB_OTG_DIEPCTL_USBAEP;   
 8008488:	eb00 1041 	add.w	r0, r0, r1, lsl #5
   USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & ((1 << (ep->num))));   
 800848c:	61d3      	str	r3, [r2, #28]
   USBx_INEP(ep->num)->DIEPCTL &= ~ USB_OTG_DIEPCTL_USBAEP;   
 800848e:	6803      	ldr	r3, [r0, #0]
 8008490:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008494:	6003      	str	r3, [r0, #0]
     USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((1 << (ep->num)) << 16));
     USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((1 << (ep->num)) << 16));     
     USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_USBAEP;      
  }
  return HAL_OK;
}
 8008496:	2000      	movs	r0, #0
 8008498:	bd10      	pop	{r4, pc}
     USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((1 << (ep->num)) << 16));
 800849a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800849e:	408b      	lsls	r3, r1
 80084a0:	43db      	mvns	r3, r3
 80084a2:	401c      	ands	r4, r3
 80084a4:	63d4      	str	r4, [r2, #60]	; 0x3c
     USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((1 << (ep->num)) << 16));     
 80084a6:	69d4      	ldr	r4, [r2, #28]
     USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_USBAEP;      
 80084a8:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
     USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((1 << (ep->num)) << 16));     
 80084ac:	4023      	ands	r3, r4
     USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_USBAEP;      
 80084ae:	eb00 1041 	add.w	r0, r0, r1, lsl #5
     USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((1 << (ep->num)) << 16));     
 80084b2:	61d3      	str	r3, [r2, #28]
     USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_USBAEP;      
 80084b4:	6803      	ldr	r3, [r0, #0]
 80084b6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80084ba:	6003      	str	r3, [r0, #0]
 80084bc:	e7eb      	b.n	8008496 <USB_DeactivateEndpoint+0x32>
	...

080084c0 <USB_EPStartXfer>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80084c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint16_t pktcnt = 0;
  
  /* IN endpoint */
  if (ep->is_in == 1)
 80084c2:	784b      	ldrb	r3, [r1, #1]
 80084c4:	780c      	ldrb	r4, [r1, #0]
 80084c6:	2b01      	cmp	r3, #1
 80084c8:	694b      	ldr	r3, [r1, #20]
 80084ca:	d163      	bne.n	8008594 <USB_EPStartXfer+0xd4>
 80084cc:	2520      	movs	r5, #32
 80084ce:	f500 6610 	add.w	r6, r0, #2304	; 0x900
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 80084d2:	fb15 6404 	smlabb	r4, r5, r4, r6
 80084d6:	6925      	ldr	r5, [r4, #16]
    if (ep->xfer_len == 0)
 80084d8:	bb73      	cbnz	r3, 8008538 <USB_EPStartXfer+0x78>
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 80084da:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 80084de:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 80084e2:	6125      	str	r5, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1 << 19)) ;
 80084e4:	6925      	ldr	r5, [r4, #16]
 80084e6:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 80084ea:	6125      	str	r5, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 80084ec:	6925      	ldr	r5, [r4, #16]
 80084ee:	0ced      	lsrs	r5, r5, #19
 80084f0:	04ed      	lsls	r5, r5, #19
 80084f2:	6125      	str	r5, [r4, #16]
      {
        USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT); 
        USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1 << 29)); 
      }       
    }
      if (ep->type != EP_TYPE_ISOC)
 80084f4:	78cf      	ldrb	r7, [r1, #3]
 80084f6:	780d      	ldrb	r5, [r1, #0]
 80084f8:	2f01      	cmp	r7, #1
 80084fa:	f000 8089 	beq.w	8008610 <USB_EPStartXfer+0x150>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0)
 80084fe:	b14b      	cbz	r3, 8008514 <USB_EPStartXfer+0x54>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1 << ep->num;
 8008500:	f8d0 c834 	ldr.w	ip, [r0, #2100]	; 0x834
 8008504:	2401      	movs	r4, #1
 8008506:	40ac      	lsls	r4, r5
 8008508:	ea44 040c 	orr.w	r4, r4, ip
 800850c:	f500 6e00 	add.w	lr, r0, #2048	; 0x800
 8008510:	f8c0 4834 	str.w	r4, [r0, #2100]	; 0x834
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
      }
    } 
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008514:	780d      	ldrb	r5, [r1, #0]
 8008516:	eb06 1645 	add.w	r6, r6, r5, lsl #5
    
    if (ep->type == EP_TYPE_ISOC)
 800851a:	2f01      	cmp	r7, #1
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800851c:	6834      	ldr	r4, [r6, #0]
 800851e:	f044 4404 	orr.w	r4, r4, #2214592512	; 0x84000000
 8008522:	6034      	str	r4, [r6, #0]
    if (ep->type == EP_TYPE_ISOC)
 8008524:	d105      	bne.n	8008532 <USB_EPStartXfer+0x72>
    {
      USB_WritePacket(USBx, ep->xfer_buff, ep->num, ep->xfer_len, dma);   
 8008526:	9200      	str	r2, [sp, #0]
 8008528:	b29b      	uxth	r3, r3
 800852a:	462a      	mov	r2, r5
 800852c:	68c9      	ldr	r1, [r1, #12]
 800852e:	f000 f8e3 	bl	80086f8 <USB_WritePacket>
    }
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
  }
  return HAL_OK;
}
 8008532:	2000      	movs	r0, #0
 8008534:	b003      	add	sp, #12
 8008536:	bdf0      	pop	{r4, r5, r6, r7, pc}
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008538:	0ced      	lsrs	r5, r5, #19
 800853a:	04ed      	lsls	r5, r5, #19
 800853c:	6125      	str	r5, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 800853e:	6925      	ldr	r5, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket -1)/ ep->maxpacket) << 19)) ;
 8008540:	688f      	ldr	r7, [r1, #8]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8008542:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 8008546:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 800854a:	6125      	str	r5, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket -1)/ ep->maxpacket) << 19)) ;
 800854c:	19dd      	adds	r5, r3, r7
 800854e:	3d01      	subs	r5, #1
 8008550:	fbb5 f7f7 	udiv	r7, r5, r7
 8008554:	4d35      	ldr	r5, [pc, #212]	; (800862c <USB_EPStartXfer+0x16c>)
 8008556:	f8d4 e010 	ldr.w	lr, [r4, #16]
 800855a:	ea05 45c7 	and.w	r5, r5, r7, lsl #19
 800855e:	ea45 050e 	orr.w	r5, r5, lr
 8008562:	6125      	str	r5, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 8008564:	6927      	ldr	r7, [r4, #16]
 8008566:	f3c3 0512 	ubfx	r5, r3, #0, #19
 800856a:	433d      	orrs	r5, r7
 800856c:	6125      	str	r5, [r4, #16]
      if (ep->type == EP_TYPE_ISOC)
 800856e:	78cd      	ldrb	r5, [r1, #3]
 8008570:	2d01      	cmp	r5, #1
 8008572:	d1bf      	bne.n	80084f4 <USB_EPStartXfer+0x34>
        USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT); 
 8008574:	6925      	ldr	r5, [r4, #16]
 8008576:	f025 45c0 	bic.w	r5, r5, #1610612736	; 0x60000000
 800857a:	6125      	str	r5, [r4, #16]
        USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1 << 29)); 
 800857c:	6925      	ldr	r5, [r4, #16]
 800857e:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8008582:	6125      	str	r5, [r4, #16]
 8008584:	e7b6      	b.n	80084f4 <USB_EPStartXfer+0x34>
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008586:	fb14 6405 	smlabb	r4, r4, r5, r6
 800858a:	6825      	ldr	r5, [r4, #0]
 800858c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8008590:	6025      	str	r5, [r4, #0]
 8008592:	e7bf      	b.n	8008514 <USB_EPStartXfer+0x54>
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 8008594:	f500 6230 	add.w	r2, r0, #2816	; 0xb00
 8008598:	eb02 1244 	add.w	r2, r2, r4, lsl #5
 800859c:	6914      	ldr	r4, [r2, #16]
 800859e:	0ce4      	lsrs	r4, r4, #19
 80085a0:	04e4      	lsls	r4, r4, #19
 80085a2:	6114      	str	r4, [r2, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 80085a4:	6914      	ldr	r4, [r2, #16]
 80085a6:	f024 54ff 	bic.w	r4, r4, #534773760	; 0x1fe00000
 80085aa:	f424 14c0 	bic.w	r4, r4, #1572864	; 0x180000
 80085ae:	6114      	str	r4, [r2, #16]
 80085b0:	688c      	ldr	r4, [r1, #8]
    if (ep->xfer_len == 0)
 80085b2:	b9db      	cbnz	r3, 80085ec <USB_EPStartXfer+0x12c>
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80085b4:	6913      	ldr	r3, [r2, #16]
 80085b6:	f3c4 0412 	ubfx	r4, r4, #0, #19
 80085ba:	431c      	orrs	r4, r3
 80085bc:	6114      	str	r4, [r2, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1 << 19)) ;      
 80085be:	6913      	ldr	r3, [r2, #16]
 80085c0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80085c4:	6113      	str	r3, [r2, #16]
    if (ep->type == EP_TYPE_ISOC)
 80085c6:	78cb      	ldrb	r3, [r1, #3]
 80085c8:	2b01      	cmp	r3, #1
 80085ca:	d10a      	bne.n	80085e2 <USB_EPStartXfer+0x122>
      if ((USBx_DEVICE->DSTS & ( 1 << 8 )) == 0)
 80085cc:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 80085d0:	f413 7f80 	tst.w	r3, #256	; 0x100
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80085d4:	6813      	ldr	r3, [r2, #0]
 80085d6:	bf0c      	ite	eq
 80085d8:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80085dc:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 80085e0:	6013      	str	r3, [r2, #0]
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80085e2:	6813      	ldr	r3, [r2, #0]
 80085e4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80085e8:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 80085ea:	e7a2      	b.n	8008532 <USB_EPStartXfer+0x72>
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (pktcnt << 19)); ;
 80085ec:	4d0f      	ldr	r5, [pc, #60]	; (800862c <USB_EPStartXfer+0x16c>)
 80085ee:	6916      	ldr	r6, [r2, #16]
      pktcnt = (ep->xfer_len + ep->maxpacket -1)/ ep->maxpacket; 
 80085f0:	4423      	add	r3, r4
 80085f2:	3b01      	subs	r3, #1
 80085f4:	fbb3 f3f4 	udiv	r3, r3, r4
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (pktcnt << 19)); ;
 80085f8:	ea05 45c3 	and.w	r5, r5, r3, lsl #19
 80085fc:	4335      	orrs	r5, r6
 80085fe:	6115      	str	r5, [r2, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt)); 
 8008600:	b29b      	uxth	r3, r3
 8008602:	6915      	ldr	r5, [r2, #16]
 8008604:	435c      	muls	r4, r3
 8008606:	f3c4 0412 	ubfx	r4, r4, #0, #19
 800860a:	432c      	orrs	r4, r5
 800860c:	6114      	str	r4, [r2, #16]
 800860e:	e7da      	b.n	80085c6 <USB_EPStartXfer+0x106>
      if ((USBx_DEVICE->DSTS & ( 1 << 8 )) == 0)
 8008610:	f8d0 4808 	ldr.w	r4, [r0, #2056]	; 0x808
 8008614:	f414 7f80 	tst.w	r4, #256	; 0x100
 8008618:	f04f 0420 	mov.w	r4, #32
 800861c:	d0b3      	beq.n	8008586 <USB_EPStartXfer+0xc6>
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800861e:	fb14 6405 	smlabb	r4, r4, r5, r6
 8008622:	6825      	ldr	r5, [r4, #0]
 8008624:	f045 5580 	orr.w	r5, r5, #268435456	; 0x10000000
 8008628:	6025      	str	r5, [r4, #0]
 800862a:	e773      	b.n	8008514 <USB_EPStartXfer+0x54>
 800862c:	1ff80000 	.word	0x1ff80000

08008630 <USB_EP0StartXfer>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(USBx);
  UNUSED(dma);
  
  /* IN endpoint */
  if (ep->is_in == 1)
 8008630:	784b      	ldrb	r3, [r1, #1]
 8008632:	2b01      	cmp	r3, #1
{
 8008634:	b530      	push	{r4, r5, lr}
 8008636:	780b      	ldrb	r3, [r1, #0]
 8008638:	694d      	ldr	r5, [r1, #20]
  if (ep->is_in == 1)
 800863a:	d13e      	bne.n	80086ba <USB_EP0StartXfer+0x8a>
 800863c:	2220      	movs	r2, #32
 800863e:	f500 6410 	add.w	r4, r0, #2304	; 0x900
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8008642:	fb12 4303 	smlabb	r3, r2, r3, r4
 8008646:	691a      	ldr	r2, [r3, #16]
    if (ep->xfer_len == 0)
 8008648:	b9fd      	cbnz	r5, 800868a <USB_EP0StartXfer+0x5a>
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 800864a:	f022 52ff 	bic.w	r2, r2, #534773760	; 0x1fe00000
 800864e:	f422 12c0 	bic.w	r2, r2, #1572864	; 0x180000
 8008652:	611a      	str	r2, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1 << 19)) ;
 8008654:	691a      	ldr	r2, [r3, #16]
 8008656:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 800865a:	611a      	str	r2, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 800865c:	691a      	ldr	r2, [r3, #16]
 800865e:	0cd2      	lsrs	r2, r2, #19
 8008660:	04d2      	lsls	r2, r2, #19
 8008662:	611a      	str	r2, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
    
    }
    
    /* Enable the Tx FIFO Empty Interrupt for this EP */
    if (ep->xfer_len > 0)
 8008664:	694b      	ldr	r3, [r1, #20]
 8008666:	b13b      	cbz	r3, 8008678 <USB_EP0StartXfer+0x48>
    {
      USBx_DEVICE->DIEPEMPMSK |= 1 << (ep->num);
 8008668:	780d      	ldrb	r5, [r1, #0]
 800866a:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 800866e:	2301      	movs	r3, #1
 8008670:	40ab      	lsls	r3, r5
 8008672:	4313      	orrs	r3, r2
 8008674:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
    }
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);   
 8008678:	780b      	ldrb	r3, [r1, #0]
 800867a:	eb04 1343 	add.w	r3, r4, r3, lsl #5
 800867e:	681a      	ldr	r2, [r3, #0]
 8008680:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8008684:	601a      	str	r2, [r3, #0]
    
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);    
  }
  return HAL_OK;
}
 8008686:	2000      	movs	r0, #0
 8008688:	bd30      	pop	{r4, r5, pc}
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800868a:	0cd2      	lsrs	r2, r2, #19
 800868c:	04d2      	lsls	r2, r2, #19
 800868e:	611a      	str	r2, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8008690:	691a      	ldr	r2, [r3, #16]
 8008692:	f022 52ff 	bic.w	r2, r2, #534773760	; 0x1fe00000
 8008696:	f422 12c0 	bic.w	r2, r2, #1572864	; 0x180000
 800869a:	611a      	str	r2, [r3, #16]
      if(ep->xfer_len > ep->maxpacket)
 800869c:	688a      	ldr	r2, [r1, #8]
 800869e:	4295      	cmp	r5, r2
        ep->xfer_len = ep->maxpacket;
 80086a0:	bf88      	it	hi
 80086a2:	614a      	strhi	r2, [r1, #20]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1 << 19)) ;
 80086a4:	691a      	ldr	r2, [r3, #16]
 80086a6:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80086aa:	611a      	str	r2, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 80086ac:	694a      	ldr	r2, [r1, #20]
 80086ae:	691d      	ldr	r5, [r3, #16]
 80086b0:	f3c2 0212 	ubfx	r2, r2, #0, #19
 80086b4:	432a      	orrs	r2, r5
 80086b6:	611a      	str	r2, [r3, #16]
 80086b8:	e7d4      	b.n	8008664 <USB_EP0StartXfer+0x34>
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 80086ba:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 80086be:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 80086c2:	6903      	ldr	r3, [r0, #16]
 80086c4:	0cdb      	lsrs	r3, r3, #19
 80086c6:	04db      	lsls	r3, r3, #19
 80086c8:	6103      	str	r3, [r0, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 80086ca:	6903      	ldr	r3, [r0, #16]
 80086cc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80086d0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80086d4:	6103      	str	r3, [r0, #16]
 80086d6:	688b      	ldr	r3, [r1, #8]
    if (ep->xfer_len > 0)
 80086d8:	b105      	cbz	r5, 80086dc <USB_EP0StartXfer+0xac>
      ep->xfer_len = ep->maxpacket;
 80086da:	614b      	str	r3, [r1, #20]
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1 << 19));
 80086dc:	6902      	ldr	r2, [r0, #16]
 80086de:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80086e2:	6102      	str	r2, [r0, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket)); 
 80086e4:	6902      	ldr	r2, [r0, #16]
 80086e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80086ea:	4313      	orrs	r3, r2
 80086ec:	6103      	str	r3, [r0, #16]
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);    
 80086ee:	6803      	ldr	r3, [r0, #0]
 80086f0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80086f4:	6003      	str	r3, [r0, #0]
 80086f6:	e7c6      	b.n	8008686 <USB_EP0StartXfer+0x56>

080086f8 <USB_WritePacket>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(USBx);
  UNUSED(dma);
  
  uint32_t count32b= 0 , index= 0;
  count32b =  (len + 3) / 4;
 80086f8:	3303      	adds	r3, #3
  for (index = 0; index < count32b; index++, src += 4)
  {
    USBx_DFIFO(ch_ep_num) = *((__packed uint32_t *)src);
 80086fa:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
{
 80086fe:	b510      	push	{r4, lr}
  count32b =  (len + 3) / 4;
 8008700:	109b      	asrs	r3, r3, #2
    USBx_DFIFO(ch_ep_num) = *((__packed uint32_t *)src);
 8008702:	eb00 3202 	add.w	r2, r0, r2, lsl #12
  for (index = 0; index < count32b; index++, src += 4)
 8008706:	2400      	movs	r4, #0
 8008708:	429c      	cmp	r4, r3
 800870a:	d101      	bne.n	8008710 <USB_WritePacket+0x18>
  }
  return HAL_OK;
}
 800870c:	2000      	movs	r0, #0
 800870e:	bd10      	pop	{r4, pc}
    USBx_DFIFO(ch_ep_num) = *((__packed uint32_t *)src);
 8008710:	f851 0024 	ldr.w	r0, [r1, r4, lsl #2]
 8008714:	6010      	str	r0, [r2, #0]
  for (index = 0; index < count32b; index++, src += 4)
 8008716:	3401      	adds	r4, #1
 8008718:	e7f6      	b.n	8008708 <USB_WritePacket+0x10>

0800871a <USB_ReadPacket>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800871a:	b510      	push	{r4, lr}
  uint32_t index=0;
  uint32_t count32b = (len + 3) / 4;
 800871c:	3203      	adds	r2, #3
 800871e:	1092      	asrs	r2, r2, #2
  
  for ( index = 0; index < count32b; index++, dest += 4 )
 8008720:	2300      	movs	r3, #0
  {
    *(__packed uint32_t *)dest = USBx_DFIFO(0);
 8008722:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
  for ( index = 0; index < count32b; index++, dest += 4 )
 8008726:	4293      	cmp	r3, r2
 8008728:	d102      	bne.n	8008730 <USB_ReadPacket+0x16>
    
  }
  return ((void *)dest);
}
 800872a:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800872e:	bd10      	pop	{r4, pc}
    *(__packed uint32_t *)dest = USBx_DFIFO(0);
 8008730:	6804      	ldr	r4, [r0, #0]
 8008732:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
  for ( index = 0; index < count32b; index++, dest += 4 )
 8008736:	3301      	adds	r3, #1
 8008738:	e7f5      	b.n	8008726 <USB_ReadPacket+0xc>

0800873a <USB_EPSetStall>:
  * @param  ep: pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep)
{
  if (ep->is_in == 1)
 800873a:	784b      	ldrb	r3, [r1, #1]
 800873c:	780a      	ldrb	r2, [r1, #0]
 800873e:	2b01      	cmp	r3, #1
 8008740:	f04f 0320 	mov.w	r3, #32
 8008744:	d10b      	bne.n	800875e <USB_EPSetStall+0x24>
  {
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == 0)
 8008746:	f500 6010 	add.w	r0, r0, #2304	; 0x900
 800874a:	fb13 0002 	smlabb	r0, r3, r2, r0
 800874e:	6803      	ldr	r3, [r0, #0]
 8008750:	2b00      	cmp	r3, #0
 8008752:	db0b      	blt.n	800876c <USB_EPSetStall+0x32>
  }
  else
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == 0)
    {
      USBx_OUTEP(ep->num)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS); 
 8008754:	6803      	ldr	r3, [r0, #0]
 8008756:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800875a:	6003      	str	r3, [r0, #0]
 800875c:	e006      	b.n	800876c <USB_EPSetStall+0x32>
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == 0)
 800875e:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 8008762:	fb13 0002 	smlabb	r0, r3, r2, r0
 8008766:	6803      	ldr	r3, [r0, #0]
 8008768:	2b00      	cmp	r3, #0
 800876a:	daf3      	bge.n	8008754 <USB_EPSetStall+0x1a>
    } 
    USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800876c:	6803      	ldr	r3, [r0, #0]
 800876e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008772:	6003      	str	r3, [r0, #0]
  }
  return HAL_OK;
}
 8008774:	2000      	movs	r0, #0
 8008776:	4770      	bx	lr

08008778 <USB_EPClearStall>:
  * @param  ep: pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
  if (ep->is_in == 1)
 8008778:	784b      	ldrb	r3, [r1, #1]
 800877a:	780a      	ldrb	r2, [r1, #0]
 800877c:	2b01      	cmp	r3, #1
  {
    USBx_INEP(ep->num)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800877e:	bf0c      	ite	eq
 8008780:	f500 6010 	addeq.w	r0, r0, #2304	; 0x900
       USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
    }    
  }
  else
  {
    USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008784:	f500 6030 	addne.w	r0, r0, #2816	; 0xb00
 8008788:	2320      	movs	r3, #32
 800878a:	fb13 0002 	smlabb	r0, r3, r2, r0
 800878e:	6803      	ldr	r3, [r0, #0]
 8008790:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008794:	6003      	str	r3, [r0, #0]
    if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 8008796:	78cb      	ldrb	r3, [r1, #3]
 8008798:	3b02      	subs	r3, #2
 800879a:	2b01      	cmp	r3, #1
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800879c:	bf9e      	ittt	ls
 800879e:	6803      	ldrls	r3, [r0, #0]
 80087a0:	f043 5380 	orrls.w	r3, r3, #268435456	; 0x10000000
 80087a4:	6003      	strls	r3, [r0, #0]
    }    
  }
  return HAL_OK;
}
 80087a6:	2000      	movs	r0, #0
 80087a8:	4770      	bx	lr

080087aa <USB_StopDevice>:
  * @brief  USB_StopDevice : Stop the USB device mode
  * @param  USBx: Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_StopDevice(USB_OTG_GlobalTypeDef *USBx)
{
 80087aa:	b538      	push	{r3, r4, r5, lr}
 80087ac:	f500 612e 	add.w	r1, r0, #2784	; 0xae0
 80087b0:	4604      	mov	r4, r0
 80087b2:	f500 6310 	add.w	r3, r0, #2304	; 0x900
  uint32_t index;
  
  /* Clear Pending interrupt */
  for (index = 0; index < 15 ; index++)
  {
    USBx_INEP(index)->DIEPINT  = 0xFF;
 80087b6:	22ff      	movs	r2, #255	; 0xff
 80087b8:	609a      	str	r2, [r3, #8]
    USBx_OUTEP(index)->DOEPINT  = 0xFF;
 80087ba:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
 80087be:	3320      	adds	r3, #32
  for (index = 0; index < 15 ; index++)
 80087c0:	428b      	cmp	r3, r1
 80087c2:	d1f9      	bne.n	80087b8 <USB_StopDevice+0xe>
  }
  USBx_DEVICE->DAINT = 0xFFFFFFFF;
  
  /* Clear interrupt masks */
  USBx_DEVICE->DIEPMSK  = 0;
 80087c4:	2500      	movs	r5, #0
  USBx_DEVICE->DAINT = 0xFFFFFFFF;
 80087c6:	f04f 32ff 	mov.w	r2, #4294967295
 80087ca:	f8c4 2818 	str.w	r2, [r4, #2072]	; 0x818
  USBx_DEVICE->DOEPMSK  = 0;
  USBx_DEVICE->DAINTMSK = 0;
  
  /* Flush the FIFO */
  USB_FlushRxFifo(USBx);
 80087ce:	4620      	mov	r0, r4
  USBx_DEVICE->DIEPMSK  = 0;
 80087d0:	f8c4 5810 	str.w	r5, [r4, #2064]	; 0x810
  USBx_DEVICE->DOEPMSK  = 0;
 80087d4:	f8c4 5814 	str.w	r5, [r4, #2068]	; 0x814
  USBx_DEVICE->DAINTMSK = 0;
 80087d8:	f8c4 581c 	str.w	r5, [r4, #2076]	; 0x81c
  USB_FlushRxFifo(USBx);
 80087dc:	f7ff fdec 	bl	80083b8 <USB_FlushRxFifo>
  USB_FlushTxFifo(USBx ,  0x10 );  
 80087e0:	2110      	movs	r1, #16
 80087e2:	4620      	mov	r0, r4
 80087e4:	f7ff fdd6 	bl	8008394 <USB_FlushTxFifo>
  
  return HAL_OK;
}
 80087e8:	4628      	mov	r0, r5
 80087ea:	bd38      	pop	{r3, r4, r5, pc}

080087ec <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress (USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
  USBx_DEVICE->DCFG &= ~ (USB_OTG_DCFG_DAD);
 80087ec:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 80087f0:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80087f4:	f8c0 3800 	str.w	r3, [r0, #2048]	; 0x800
  USBx_DEVICE->DCFG |= (address << 4) & USB_OTG_DCFG_DAD ;
 80087f8:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 80087fc:	0109      	lsls	r1, r1, #4
 80087fe:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
 8008802:	4319      	orrs	r1, r3
 8008804:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
  
  return HAL_OK;  
}
 8008808:	2000      	movs	r0, #0
 800880a:	4770      	bx	lr

0800880c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx: Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect (USB_OTG_GlobalTypeDef *USBx)
{
 800880c:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS ; 
 800880e:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 8008812:	f023 0302 	bic.w	r3, r3, #2
 8008816:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3);
 800881a:	2003      	movs	r0, #3
 800881c:	f7fc fc86 	bl	800512c <HAL_Delay>
  
  return HAL_OK;  
}
 8008820:	2000      	movs	r0, #0
 8008822:	bd08      	pop	{r3, pc}

08008824 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx: Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect (USB_OTG_GlobalTypeDef *USBx)
{
 8008824:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS ; 
 8008826:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 800882a:	f043 0302 	orr.w	r3, r3, #2
 800882e:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3);
 8008832:	2003      	movs	r0, #3
 8008834:	f7fc fc7a 	bl	800512c <HAL_Delay>
  
  return HAL_OK;  
}
 8008838:	2000      	movs	r0, #0
 800883a:	bd08      	pop	{r3, pc}

0800883c <USB_ReadInterrupts>:
  */
uint32_t  USB_ReadInterrupts (USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t tmpreg = 0;
  
  tmpreg = USBx->GINTSTS;
 800883c:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 800883e:	6980      	ldr	r0, [r0, #24]
  return tmpreg;  
}
 8008840:	4010      	ands	r0, r2
 8008842:	4770      	bx	lr

08008844 <USB_ReadDevAllOutEpInterrupt>:
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t tmpreg;
  tmpreg  = USBx_DEVICE->DAINT;
 8008844:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 8008848:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800884c:	69c0      	ldr	r0, [r0, #28]
 800884e:	4018      	ands	r0, r3
  return ((tmpreg & 0xffff0000) >> 16);
}
 8008850:	0c00      	lsrs	r0, r0, #16
 8008852:	4770      	bx	lr

08008854 <USB_ReadDevAllInEpInterrupt>:
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t tmpreg;
  tmpreg  = USBx_DEVICE->DAINT;
 8008854:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 8008858:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800885c:	69c0      	ldr	r0, [r0, #28]
 800885e:	4018      	ands	r0, r3
  return ((tmpreg & 0xFFFF));
}
 8008860:	b280      	uxth	r0, r0
 8008862:	4770      	bx	lr

08008864 <USB_ReadDevOutEPInterrupt>:
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
  uint32_t tmpreg;
  tmpreg  = USBx_OUTEP(epnum)->DOEPINT;
 8008864:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
 8008868:	eb03 1141 	add.w	r1, r3, r1, lsl #5
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800886c:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg  = USBx_OUTEP(epnum)->DOEPINT;
 8008870:	688a      	ldr	r2, [r1, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008872:	6940      	ldr	r0, [r0, #20]
  return tmpreg;
}
 8008874:	4010      	ands	r0, r2
 8008876:	4770      	bx	lr

08008878 <USB_ReadDevInEPInterrupt>:
  * @param  epnum: endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
 8008878:	b510      	push	{r4, lr}
  uint32_t tmpreg = 0, msk = 0, emp = 0;
  
  msk = USBx_DEVICE->DIEPMSK;
 800887a:	f8d0 4810 	ldr.w	r4, [r0, #2064]	; 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 800887e:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
  msk |= ((emp >> epnum) & 0x1) << 7;
  tmpreg = USBx_INEP(epnum)->DIEPINT & msk;
 8008882:	eb00 1041 	add.w	r0, r0, r1, lsl #5
  msk |= ((emp >> epnum) & 0x1) << 7;
 8008886:	40cb      	lsrs	r3, r1
  tmpreg = USBx_INEP(epnum)->DIEPINT & msk;
 8008888:	f500 6010 	add.w	r0, r0, #2304	; 0x900
  msk |= ((emp >> epnum) & 0x1) << 7;
 800888c:	01db      	lsls	r3, r3, #7
  tmpreg = USBx_INEP(epnum)->DIEPINT & msk;
 800888e:	6880      	ldr	r0, [r0, #8]
  msk |= ((emp >> epnum) & 0x1) << 7;
 8008890:	b2db      	uxtb	r3, r3
 8008892:	4323      	orrs	r3, r4
  return tmpreg;
}
 8008894:	4018      	ands	r0, r3
 8008896:	bd10      	pop	{r4, pc}

08008898 <USB_GetMode>:
  *           0 : Host 
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
  return ((USBx->GINTSTS ) & 0x1);
 8008898:	6940      	ldr	r0, [r0, #20]
}
 800889a:	f000 0001 	and.w	r0, r0, #1
 800889e:	4770      	bx	lr

080088a0 <USB_ActivateSetup>:
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup (USB_OTG_GlobalTypeDef *USBx)
{
  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80088a0:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 80088a4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80088a8:	f023 0307 	bic.w	r3, r3, #7
 80088ac:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
  
  if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 80088b0:	f500 6300 	add.w	r3, r0, #2048	; 0x800
 80088b4:	689a      	ldr	r2, [r3, #8]
 80088b6:	f002 0206 	and.w	r2, r2, #6
 80088ba:	2a04      	cmp	r2, #4
  {
    USBx_INEP(0)->DIEPCTL |= 3;
 80088bc:	bf02      	ittt	eq
 80088be:	f8d0 2900 	ldreq.w	r2, [r0, #2304]	; 0x900
 80088c2:	f042 0203 	orreq.w	r2, r2, #3
 80088c6:	f8c0 2900 	streq.w	r2, [r0, #2304]	; 0x900
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80088ca:	685a      	ldr	r2, [r3, #4]
 80088cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80088d0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
}
 80088d2:	2000      	movs	r0, #0
 80088d4:	4770      	bx	lr

080088d6 <USB_EP0_OutStart>:
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
  /* Prevent unused argument(s) compilation warning */
  UNUSED(psetup);

  USBx_OUTEP(0)->DOEPTSIZ = 0;
 80088d6:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
 80088da:	2000      	movs	r0, #0
 80088dc:	6118      	str	r0, [r3, #16]
  USBx_OUTEP(0)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1 << 19)) ;
 80088de:	691a      	ldr	r2, [r3, #16]
 80088e0:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80088e4:	611a      	str	r2, [r3, #16]
  USBx_OUTEP(0)->DOEPTSIZ |= (3 * 8);
 80088e6:	691a      	ldr	r2, [r3, #16]
 80088e8:	f042 0218 	orr.w	r2, r2, #24
 80088ec:	611a      	str	r2, [r3, #16]
  USBx_OUTEP(0)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;  
 80088ee:	691a      	ldr	r2, [r3, #16]
 80088f0:	f042 42c0 	orr.w	r2, r2, #1610612736	; 0x60000000
 80088f4:	611a      	str	r2, [r3, #16]
  
  return HAL_OK;  
}
 80088f6:	4770      	bx	lr

080088f8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx : Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80088f8:	b480      	push	{r7}
 80088fa:	b085      	sub	sp, #20
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8008900:	2300      	movs	r3, #0
 8008902:	60fb      	str	r3, [r7, #12]
  
  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000)
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	3301      	adds	r3, #1
 8008908:	60fb      	str	r3, [r7, #12]
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	4a13      	ldr	r2, [pc, #76]	; (800895c <USB_CoreReset+0x64>)
 800890e:	4293      	cmp	r3, r2
 8008910:	d901      	bls.n	8008916 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008912:	2303      	movs	r3, #3
 8008914:	e01b      	b.n	800894e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0);
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	691b      	ldr	r3, [r3, #16]
 800891a:	2b00      	cmp	r3, #0
 800891c:	daf2      	bge.n	8008904 <USB_CoreReset+0xc>
  
  /* Core Soft Reset */
  count = 0;
 800891e:	2300      	movs	r3, #0
 8008920:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	691b      	ldr	r3, [r3, #16]
 8008926:	f043 0201 	orr.w	r2, r3, #1
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	611a      	str	r2, [r3, #16]
  
  do
  {
    if (++count > 200000)
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	3301      	adds	r3, #1
 8008932:	60fb      	str	r3, [r7, #12]
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	4a09      	ldr	r2, [pc, #36]	; (800895c <USB_CoreReset+0x64>)
 8008938:	4293      	cmp	r3, r2
 800893a:	d901      	bls.n	8008940 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800893c:	2303      	movs	r3, #3
 800893e:	e006      	b.n	800894e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	691b      	ldr	r3, [r3, #16]
 8008944:	f003 0301 	and.w	r3, r3, #1
 8008948:	2b01      	cmp	r3, #1
 800894a:	d0f0      	beq.n	800892e <USB_CoreReset+0x36>
  
  return HAL_OK;
 800894c:	2300      	movs	r3, #0
}
 800894e:	4618      	mov	r0, r3
 8008950:	3714      	adds	r7, #20
 8008952:	46bd      	mov	sp, r7
 8008954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008958:	4770      	bx	lr
 800895a:	bf00      	nop
 800895c:	00030d40 	.word	0x00030d40

08008960 <LL_mDelay>:
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8008960:	4b08      	ldr	r3, [pc, #32]	; (8008984 <LL_mDelay+0x24>)
{
 8008962:	b082      	sub	sp, #8
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	9301      	str	r3, [sp, #4]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8008968:	9b01      	ldr	r3, [sp, #4]
    Delay++;
  }

  while (Delay)
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0)
 800896a:	4b06      	ldr	r3, [pc, #24]	; (8008984 <LL_mDelay+0x24>)
  if (Delay < LL_MAX_DELAY)
 800896c:	1c41      	adds	r1, r0, #1
    Delay++;
 800896e:	bf18      	it	ne
 8008970:	3001      	addne	r0, #1
  while (Delay)
 8008972:	b908      	cbnz	r0, 8008978 <LL_mDelay+0x18>
    {
      Delay--;
    }
  }
}
 8008974:	b002      	add	sp, #8
 8008976:	4770      	bx	lr
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0)
 8008978:	681a      	ldr	r2, [r3, #0]
 800897a:	03d2      	lsls	r2, r2, #15
      Delay--;
 800897c:	bf48      	it	mi
 800897e:	f100 30ff 	addmi.w	r0, r0, #4294967295
 8008982:	e7f6      	b.n	8008972 <LL_mDelay+0x12>
 8008984:	e000e010 	.word	0xe000e010

08008988 <USBD_MSC_GetHSCfgDesc>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_MSC_GetHSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_MSC_CfgHSDesc);
 8008988:	2320      	movs	r3, #32
 800898a:	8003      	strh	r3, [r0, #0]
  return USBD_MSC_CfgHSDesc;
}
 800898c:	4800      	ldr	r0, [pc, #0]	; (8008990 <USBD_MSC_GetHSCfgDesc+0x8>)
 800898e:	4770      	bx	lr
 8008990:	20000250 	.word	0x20000250

08008994 <USBD_MSC_GetFSCfgDesc>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_MSC_GetFSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_MSC_CfgFSDesc);
 8008994:	2320      	movs	r3, #32
 8008996:	8003      	strh	r3, [r0, #0]
  return USBD_MSC_CfgFSDesc;
}
 8008998:	4800      	ldr	r0, [pc, #0]	; (800899c <USBD_MSC_GetFSCfgDesc+0x8>)
 800899a:	4770      	bx	lr
 800899c:	20000230 	.word	0x20000230

080089a0 <USBD_MSC_GetOtherSpeedCfgDesc>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_MSC_GetOtherSpeedCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_MSC_OtherSpeedCfgDesc);
 80089a0:	2320      	movs	r3, #32
 80089a2:	8003      	strh	r3, [r0, #0]
  return USBD_MSC_OtherSpeedCfgDesc;
}
 80089a4:	4800      	ldr	r0, [pc, #0]	; (80089a8 <USBD_MSC_GetOtherSpeedCfgDesc+0x8>)
 80089a6:	4770      	bx	lr
 80089a8:	2000027c 	.word	0x2000027c

080089ac <USBD_MSC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_MSC_GetDeviceQualifierDescriptor (uint16_t *length)
{
  *length = sizeof (USBD_MSC_DeviceQualifierDesc);
 80089ac:	230a      	movs	r3, #10
 80089ae:	8003      	strh	r3, [r0, #0]
  return USBD_MSC_DeviceQualifierDesc;
}
 80089b0:	4800      	ldr	r0, [pc, #0]	; (80089b4 <USBD_MSC_GetDeviceQualifierDescriptor+0x8>)
 80089b2:	4770      	bx	lr
 80089b4:	20000270 	.word	0x20000270

080089b8 <USBD_MSC_Init>:
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 80089b8:	7c03      	ldrb	r3, [r0, #16]
{
 80089ba:	b510      	push	{r4, lr}
 80089bc:	4604      	mov	r4, r0
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 80089be:	b9c3      	cbnz	r3, 80089f2 <USBD_MSC_Init+0x3a>
    USBD_LL_OpenEP(pdev,
 80089c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80089c4:	2202      	movs	r2, #2
 80089c6:	2101      	movs	r1, #1
 80089c8:	f7fb fd25 	bl	8004416 <USBD_LL_OpenEP>
    USBD_LL_OpenEP(pdev,
 80089cc:	f44f 7300 	mov.w	r3, #512	; 0x200
    USBD_LL_OpenEP(pdev,
 80089d0:	2202      	movs	r2, #2
 80089d2:	2181      	movs	r1, #129	; 0x81
 80089d4:	4620      	mov	r0, r4
 80089d6:	f7fb fd1e 	bl	8004416 <USBD_LL_OpenEP>
  pdev->pClassData = USBD_malloc(sizeof (USBD_MSC_BOT_HandleTypeDef));
 80089da:	f242 006c 	movw	r0, #8300	; 0x206c
 80089de:	f002 fc41 	bl	800b264 <malloc>
 80089e2:	f8c4 0218 	str.w	r0, [r4, #536]	; 0x218
  if(pdev->pClassData == NULL)
 80089e6:	b158      	cbz	r0, 8008a00 <USBD_MSC_Init+0x48>
    MSC_BOT_Init(pdev); 
 80089e8:	4620      	mov	r0, r4
 80089ea:	f000 f8be 	bl	8008b6a <MSC_BOT_Init>
    ret = 0;
 80089ee:	2000      	movs	r0, #0
 80089f0:	bd10      	pop	{r4, pc}
    USBD_LL_OpenEP(pdev,
 80089f2:	2340      	movs	r3, #64	; 0x40
 80089f4:	2202      	movs	r2, #2
 80089f6:	2101      	movs	r1, #1
 80089f8:	f7fb fd0d 	bl	8004416 <USBD_LL_OpenEP>
    USBD_LL_OpenEP(pdev,
 80089fc:	2340      	movs	r3, #64	; 0x40
 80089fe:	e7e7      	b.n	80089d0 <USBD_MSC_Init+0x18>
    ret = 1; 
 8008a00:	2001      	movs	r0, #1
}
 8008a02:	bd10      	pop	{r4, pc}

08008a04 <USBD_MSC_DeInit>:
{
 8008a04:	b510      	push	{r4, lr}
  USBD_LL_CloseEP(pdev,
 8008a06:	2101      	movs	r1, #1
{
 8008a08:	4604      	mov	r4, r0
  USBD_LL_CloseEP(pdev,
 8008a0a:	f7fb fd0e 	bl	800442a <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev,
 8008a0e:	2181      	movs	r1, #129	; 0x81
 8008a10:	4620      	mov	r0, r4
 8008a12:	f7fb fd0a 	bl	800442a <USBD_LL_CloseEP>
  MSC_BOT_DeInit(pdev);
 8008a16:	4620      	mov	r0, r4
 8008a18:	f000 f8d6 	bl	8008bc8 <MSC_BOT_DeInit>
  if(pdev->pClassData != NULL)
 8008a1c:	f8d4 0218 	ldr.w	r0, [r4, #536]	; 0x218
 8008a20:	b120      	cbz	r0, 8008a2c <USBD_MSC_DeInit+0x28>
    USBD_free(pdev->pClassData);
 8008a22:	f002 fc27 	bl	800b274 <free>
    pdev->pClassData  = NULL; 
 8008a26:	2300      	movs	r3, #0
 8008a28:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
}
 8008a2c:	2000      	movs	r0, #0
 8008a2e:	bd10      	pop	{r4, pc}

08008a30 <USBD_MSC_Setup>:
{
 8008a30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008a34:	780b      	ldrb	r3, [r1, #0]
  USBD_MSC_BOT_HandleTypeDef     *hmsc = (USBD_MSC_BOT_HandleTypeDef*) pdev->pClassData;
 8008a36:	f8d0 8218 	ldr.w	r8, [r0, #536]	; 0x218
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008a3a:	f013 0460 	ands.w	r4, r3, #96	; 0x60
{
 8008a3e:	4606      	mov	r6, r0
 8008a40:	460d      	mov	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008a42:	d02d      	beq.n	8008aa0 <USBD_MSC_Setup+0x70>
 8008a44:	2c20      	cmp	r4, #32
 8008a46:	d14a      	bne.n	8008ade <USBD_MSC_Setup+0xae>
    switch (req->bRequest)
 8008a48:	784a      	ldrb	r2, [r1, #1]
 8008a4a:	2afe      	cmp	r2, #254	; 0xfe
 8008a4c:	d005      	beq.n	8008a5a <USBD_MSC_Setup+0x2a>
 8008a4e:	2aff      	cmp	r2, #255	; 0xff
 8008a50:	d019      	beq.n	8008a86 <USBD_MSC_Setup+0x56>
       USBD_CtlError(pdev , req);
 8008a52:	f000 fef2 	bl	800983a <USBD_CtlError>
       return USBD_FAIL; 
 8008a56:	2402      	movs	r4, #2
 8008a58:	e01f      	b.n	8008a9a <USBD_MSC_Setup+0x6a>
      if((req->wValue  == 0) && 
 8008a5a:	884c      	ldrh	r4, [r1, #2]
 8008a5c:	b984      	cbnz	r4, 8008a80 <USBD_MSC_Setup+0x50>
 8008a5e:	88cf      	ldrh	r7, [r1, #6]
 8008a60:	2f01      	cmp	r7, #1
 8008a62:	d10d      	bne.n	8008a80 <USBD_MSC_Setup+0x50>
         (req->wLength == 1) &&
 8008a64:	061a      	lsls	r2, r3, #24
 8008a66:	d50b      	bpl.n	8008a80 <USBD_MSC_Setup+0x50>
        hmsc->max_lun = ((USBD_StorageTypeDef *)pdev->pUserData)->GetMaxLun();
 8008a68:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
 8008a6c:	699b      	ldr	r3, [r3, #24]
 8008a6e:	4798      	blx	r3
        USBD_CtlSendData (pdev,
 8008a70:	463a      	mov	r2, r7
        hmsc->max_lun = ((USBD_StorageTypeDef *)pdev->pUserData)->GetMaxLun();
 8008a72:	f8c8 0000 	str.w	r0, [r8]
        USBD_CtlSendData (pdev,
 8008a76:	4641      	mov	r1, r8
 8008a78:	4630      	mov	r0, r6
      USBD_CtlSendData (pdev,
 8008a7a:	f000 ff05 	bl	8009888 <USBD_CtlSendData>
      break;
 8008a7e:	e00c      	b.n	8008a9a <USBD_MSC_Setup+0x6a>
         USBD_CtlError(pdev , req);
 8008a80:	4629      	mov	r1, r5
 8008a82:	4630      	mov	r0, r6
 8008a84:	e7e5      	b.n	8008a52 <USBD_MSC_Setup+0x22>
      if((req->wValue  == 0) && 
 8008a86:	884a      	ldrh	r2, [r1, #2]
 8008a88:	2a00      	cmp	r2, #0
 8008a8a:	d1f9      	bne.n	8008a80 <USBD_MSC_Setup+0x50>
 8008a8c:	88cc      	ldrh	r4, [r1, #6]
 8008a8e:	2c00      	cmp	r4, #0
 8008a90:	d1f6      	bne.n	8008a80 <USBD_MSC_Setup+0x50>
         (req->wLength == 0) &&
 8008a92:	061b      	lsls	r3, r3, #24
 8008a94:	d4f4      	bmi.n	8008a80 <USBD_MSC_Setup+0x50>
         MSC_BOT_Reset(pdev);
 8008a96:	f000 f88b 	bl	8008bb0 <MSC_BOT_Reset>
}
 8008a9a:	4620      	mov	r0, r4
 8008a9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    switch (req->bRequest)
 8008aa0:	784f      	ldrb	r7, [r1, #1]
 8008aa2:	2f0a      	cmp	r7, #10
 8008aa4:	d01d      	beq.n	8008ae2 <USBD_MSC_Setup+0xb2>
 8008aa6:	2f0b      	cmp	r7, #11
 8008aa8:	d01f      	beq.n	8008aea <USBD_MSC_Setup+0xba>
 8008aaa:	2f01      	cmp	r7, #1
 8008aac:	d1f5      	bne.n	8008a9a <USBD_MSC_Setup+0x6a>
      USBD_LL_FlushEP(pdev, (uint8_t)req->wIndex);
 8008aae:	7909      	ldrb	r1, [r1, #4]
 8008ab0:	f7fb fcc2 	bl	8004438 <USBD_LL_FlushEP>
      USBD_LL_CloseEP (pdev , (uint8_t)req->wIndex);
 8008ab4:	7929      	ldrb	r1, [r5, #4]
 8008ab6:	4630      	mov	r0, r6
 8008ab8:	f7fb fcb7 	bl	800442a <USBD_LL_CloseEP>
      if((((uint8_t)req->wIndex) & 0x80) == 0x80)
 8008abc:	f995 3004 	ldrsb.w	r3, [r5, #4]
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	7c33      	ldrb	r3, [r6, #16]
 8008ac4:	da17      	bge.n	8008af6 <USBD_MSC_Setup+0xc6>
        if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8008ac6:	b9a3      	cbnz	r3, 8008af2 <USBD_MSC_Setup+0xc2>
          USBD_LL_OpenEP(pdev,
 8008ac8:	f44f 7300 	mov.w	r3, #512	; 0x200
          USBD_LL_OpenEP(pdev,
 8008acc:	2202      	movs	r2, #2
 8008ace:	2181      	movs	r1, #129	; 0x81
          USBD_LL_OpenEP(pdev,
 8008ad0:	4630      	mov	r0, r6
 8008ad2:	f7fb fca0 	bl	8004416 <USBD_LL_OpenEP>
      MSC_BOT_CplClrFeature(pdev, (uint8_t)req->wIndex);
 8008ad6:	7929      	ldrb	r1, [r5, #4]
 8008ad8:	4630      	mov	r0, r6
 8008ada:	f000 f931 	bl	8008d40 <MSC_BOT_CplClrFeature>
  return 0;
 8008ade:	2400      	movs	r4, #0
 8008ae0:	e7db      	b.n	8008a9a <USBD_MSC_Setup+0x6a>
      USBD_CtlSendData (pdev,
 8008ae2:	2201      	movs	r2, #1
 8008ae4:	f108 0104 	add.w	r1, r8, #4
 8008ae8:	e7c7      	b.n	8008a7a <USBD_MSC_Setup+0x4a>
      hmsc->interface = (uint8_t)(req->wValue);
 8008aea:	788b      	ldrb	r3, [r1, #2]
 8008aec:	f8c8 3004 	str.w	r3, [r8, #4]
      break;
 8008af0:	e7d3      	b.n	8008a9a <USBD_MSC_Setup+0x6a>
          USBD_LL_OpenEP(pdev,
 8008af2:	2340      	movs	r3, #64	; 0x40
 8008af4:	e7ea      	b.n	8008acc <USBD_MSC_Setup+0x9c>
        if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8008af6:	b923      	cbnz	r3, 8008b02 <USBD_MSC_Setup+0xd2>
          USBD_LL_OpenEP(pdev,
 8008af8:	f44f 7300 	mov.w	r3, #512	; 0x200
          USBD_LL_OpenEP(pdev,
 8008afc:	2202      	movs	r2, #2
 8008afe:	4639      	mov	r1, r7
 8008b00:	e7e6      	b.n	8008ad0 <USBD_MSC_Setup+0xa0>
 8008b02:	2340      	movs	r3, #64	; 0x40
 8008b04:	e7fa      	b.n	8008afc <USBD_MSC_Setup+0xcc>

08008b06 <USBD_MSC_DataIn>:
{
 8008b06:	b508      	push	{r3, lr}
  MSC_BOT_DataIn(pdev , epnum);
 8008b08:	f000 f882 	bl	8008c10 <MSC_BOT_DataIn>
}
 8008b0c:	2000      	movs	r0, #0
 8008b0e:	bd08      	pop	{r3, pc}

08008b10 <USBD_MSC_DataOut>:
{
 8008b10:	b508      	push	{r3, lr}
  MSC_BOT_DataOut(pdev , epnum);
 8008b12:	f000 f89b 	bl	8008c4c <MSC_BOT_DataOut>
}
 8008b16:	2000      	movs	r0, #0
 8008b18:	bd08      	pop	{r3, pc}

08008b1a <USBD_MSC_RegisterStorage>:
* @retval status
*/
uint8_t  USBD_MSC_RegisterStorage  (USBD_HandleTypeDef   *pdev, 
                                    USBD_StorageTypeDef *fops)
{
  if(fops != NULL)
 8008b1a:	b109      	cbz	r1, 8008b20 <USBD_MSC_RegisterStorage+0x6>
  {
    pdev->pUserData= fops;
 8008b1c:	f8c0 121c 	str.w	r1, [r0, #540]	; 0x21c
  }
  return 0;
}
 8008b20:	2000      	movs	r0, #0
 8008b22:	4770      	bx	lr

08008b24 <MSC_BOT_Abort>:
* @param  pdev: device instance
* @retval status
*/

static void  MSC_BOT_Abort (USBD_HandleTypeDef  *pdev)
{
 8008b24:	b570      	push	{r4, r5, r6, lr}
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData; 
  
  if ((hmsc->cbw.bmFlags == 0) && 
 8008b26:	f242 0318 	movw	r3, #8216	; 0x2018
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData; 
 8008b2a:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  if ((hmsc->cbw.bmFlags == 0) && 
 8008b2e:	5ce3      	ldrb	r3, [r4, r3]
{
 8008b30:	4605      	mov	r5, r0
  if ((hmsc->cbw.bmFlags == 0) && 
 8008b32:	b943      	cbnz	r3, 8008b46 <MSC_BOT_Abort+0x22>
      (hmsc->cbw.dDataLength != 0) &&
 8008b34:	f242 0314 	movw	r3, #8212	; 0x2014
  if ((hmsc->cbw.bmFlags == 0) && 
 8008b38:	58e3      	ldr	r3, [r4, r3]
 8008b3a:	b123      	cbz	r3, 8008b46 <MSC_BOT_Abort+0x22>
      (hmsc->cbw.dDataLength != 0) &&
 8008b3c:	7a63      	ldrb	r3, [r4, #9]
 8008b3e:	b913      	cbnz	r3, 8008b46 <MSC_BOT_Abort+0x22>
      (hmsc->bot_status == USBD_BOT_STATUS_NORMAL) )
  {
    USBD_LL_StallEP(pdev, MSC_EPOUT_ADDR );
 8008b40:	2101      	movs	r1, #1
 8008b42:	f7fb fc80 	bl	8004446 <USBD_LL_StallEP>
  }
  USBD_LL_StallEP(pdev, MSC_EPIN_ADDR);
 8008b46:	2181      	movs	r1, #129	; 0x81
 8008b48:	4628      	mov	r0, r5
 8008b4a:	f7fb fc7c 	bl	8004446 <USBD_LL_StallEP>
  
  if(hmsc->bot_status == USBD_BOT_STATUS_ERROR)
 8008b4e:	7a63      	ldrb	r3, [r4, #9]
 8008b50:	2b02      	cmp	r3, #2
 8008b52:	d109      	bne.n	8008b68 <MSC_BOT_Abort+0x44>
  {
    USBD_LL_PrepareReceive (pdev,
 8008b54:	f504 5200 	add.w	r2, r4, #8192	; 0x2000
 8008b58:	4628      	mov	r0, r5
 8008b5a:	231f      	movs	r3, #31
 8008b5c:	320c      	adds	r2, #12
 8008b5e:	2101      	movs	r1, #1
                      MSC_EPOUT_ADDR,
                      (uint8_t *)&hmsc->cbw, 
                      USBD_BOT_CBW_LENGTH);    
  }
}
 8008b60:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    USBD_LL_PrepareReceive (pdev,
 8008b64:	f7fb bc9e 	b.w	80044a4 <USBD_LL_PrepareReceive>
 8008b68:	bd70      	pop	{r4, r5, r6, pc}

08008b6a <MSC_BOT_Init>:
{
 8008b6a:	b570      	push	{r4, r5, r6, lr}
  hmsc->scsi_sense_tail = 0;
 8008b6c:	f242 035d 	movw	r3, #8285	; 0x205d
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 8008b70:	f8d0 5218 	ldr.w	r5, [r0, #536]	; 0x218
{
 8008b74:	4604      	mov	r4, r0
  hmsc->bot_state  = USBD_BOT_IDLE;
 8008b76:	2000      	movs	r0, #0
 8008b78:	7228      	strb	r0, [r5, #8]
  hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 8008b7a:	7268      	strb	r0, [r5, #9]
  hmsc->scsi_sense_tail = 0;
 8008b7c:	54e8      	strb	r0, [r5, r3]
  hmsc->scsi_sense_head = 0;
 8008b7e:	f242 035c 	movw	r3, #8284	; 0x205c
 8008b82:	54e8      	strb	r0, [r5, r3]
  ((USBD_StorageTypeDef *)pdev->pUserData)->Init(0);
 8008b84:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	4798      	blx	r3
  USBD_LL_FlushEP(pdev, MSC_EPOUT_ADDR);
 8008b8c:	2101      	movs	r1, #1
 8008b8e:	4620      	mov	r0, r4
 8008b90:	f7fb fc52 	bl	8004438 <USBD_LL_FlushEP>
  USBD_LL_FlushEP(pdev, MSC_EPIN_ADDR);
 8008b94:	2181      	movs	r1, #129	; 0x81
 8008b96:	4620      	mov	r0, r4
 8008b98:	f7fb fc4e 	bl	8004438 <USBD_LL_FlushEP>
  USBD_LL_PrepareReceive (pdev,
 8008b9c:	f505 5200 	add.w	r2, r5, #8192	; 0x2000
 8008ba0:	4620      	mov	r0, r4
 8008ba2:	231f      	movs	r3, #31
 8008ba4:	320c      	adds	r2, #12
 8008ba6:	2101      	movs	r1, #1
}
 8008ba8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  USBD_LL_PrepareReceive (pdev,
 8008bac:	f7fb bc7a 	b.w	80044a4 <USBD_LL_PrepareReceive>

08008bb0 <MSC_BOT_Reset>:
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 8008bb0:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
  hmsc->bot_state  = USBD_BOT_IDLE;
 8008bb4:	2300      	movs	r3, #0
  hmsc->bot_status = USBD_BOT_STATUS_RECOVERY;  
 8008bb6:	2101      	movs	r1, #1
  hmsc->bot_state  = USBD_BOT_IDLE;
 8008bb8:	7213      	strb	r3, [r2, #8]
  hmsc->bot_status = USBD_BOT_STATUS_RECOVERY;  
 8008bba:	7251      	strb	r1, [r2, #9]
  USBD_LL_PrepareReceive (pdev,
 8008bbc:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8008bc0:	231f      	movs	r3, #31
 8008bc2:	320c      	adds	r2, #12
 8008bc4:	f7fb bc6e 	b.w	80044a4 <USBD_LL_PrepareReceive>

08008bc8 <MSC_BOT_DeInit>:
  hmsc->bot_state  = USBD_BOT_IDLE;
 8008bc8:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
 8008bcc:	2200      	movs	r2, #0
 8008bce:	721a      	strb	r2, [r3, #8]
 8008bd0:	4770      	bx	lr
	...

08008bd4 <MSC_BOT_SendCSW>:
{
 8008bd4:	b570      	push	{r4, r5, r6, lr}
  hmsc->csw.dSignature = USBD_BOT_CSW_SIGNATURE;
 8008bd6:	f242 022c 	movw	r2, #8236	; 0x202c
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData; 
 8008bda:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  hmsc->csw.dSignature = USBD_BOT_CSW_SIGNATURE;
 8008bde:	4b0b      	ldr	r3, [pc, #44]	; (8008c0c <MSC_BOT_SendCSW+0x38>)
 8008be0:	50a3      	str	r3, [r4, r2]
  hmsc->csw.bStatus = CSW_Status;
 8008be2:	f242 0338 	movw	r3, #8248	; 0x2038
  USBD_LL_Transmit (pdev, 
 8008be6:	4422      	add	r2, r4
  hmsc->csw.bStatus = CSW_Status;
 8008be8:	54e1      	strb	r1, [r4, r3]
  hmsc->bot_state = USBD_BOT_IDLE;
 8008bea:	2300      	movs	r3, #0
 8008bec:	7223      	strb	r3, [r4, #8]
  USBD_LL_Transmit (pdev, 
 8008bee:	2181      	movs	r1, #129	; 0x81
 8008bf0:	230d      	movs	r3, #13
{
 8008bf2:	4605      	mov	r5, r0
  USBD_LL_Transmit (pdev, 
 8008bf4:	f7fb fc4f 	bl	8004496 <USBD_LL_Transmit>
  USBD_LL_PrepareReceive (pdev,
 8008bf8:	f504 5200 	add.w	r2, r4, #8192	; 0x2000
 8008bfc:	4628      	mov	r0, r5
 8008bfe:	231f      	movs	r3, #31
 8008c00:	320c      	adds	r2, #12
 8008c02:	2101      	movs	r1, #1
}
 8008c04:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  USBD_LL_PrepareReceive (pdev,
 8008c08:	f7fb bc4c 	b.w	80044a4 <USBD_LL_PrepareReceive>
 8008c0c:	53425355 	.word	0x53425355

08008c10 <MSC_BOT_DataIn>:
{
 8008c10:	b510      	push	{r4, lr}
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;  
 8008c12:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  switch (hmsc->bot_state)
 8008c16:	7a1a      	ldrb	r2, [r3, #8]
 8008c18:	2a02      	cmp	r2, #2
{
 8008c1a:	4604      	mov	r4, r0
  switch (hmsc->bot_state)
 8008c1c:	d003      	beq.n	8008c26 <MSC_BOT_DataIn+0x16>
 8008c1e:	d314      	bcc.n	8008c4a <MSC_BOT_DataIn+0x3a>
 8008c20:	2a04      	cmp	r2, #4
 8008c22:	d910      	bls.n	8008c46 <MSC_BOT_DataIn+0x36>
 8008c24:	bd10      	pop	{r4, pc}
    if(SCSI_ProcessCmd(pdev,
 8008c26:	f242 0119 	movw	r1, #8217	; 0x2019
 8008c2a:	f503 5200 	add.w	r2, r3, #8192	; 0x2000
 8008c2e:	321b      	adds	r2, #27
 8008c30:	5c59      	ldrb	r1, [r3, r1]
 8008c32:	f000 f8b3 	bl	8008d9c <SCSI_ProcessCmd>
 8008c36:	2800      	cmp	r0, #0
 8008c38:	da07      	bge.n	8008c4a <MSC_BOT_DataIn+0x3a>
      MSC_BOT_SendCSW (pdev, USBD_CSW_CMD_FAILED);
 8008c3a:	2101      	movs	r1, #1
 8008c3c:	4620      	mov	r0, r4
}
 8008c3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MSC_BOT_SendCSW (pdev, USBD_CSW_CMD_PASSED);
 8008c42:	f7ff bfc7 	b.w	8008bd4 <MSC_BOT_SendCSW>
 8008c46:	2100      	movs	r1, #0
 8008c48:	e7f9      	b.n	8008c3e <MSC_BOT_DataIn+0x2e>
 8008c4a:	bd10      	pop	{r4, pc}

08008c4c <MSC_BOT_DataOut>:
{
 8008c4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 8008c50:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  switch (hmsc->bot_state)
 8008c54:	7a26      	ldrb	r6, [r4, #8]
{
 8008c56:	4605      	mov	r5, r0
  switch (hmsc->bot_state)
 8008c58:	b11e      	cbz	r6, 8008c62 <MSC_BOT_DataOut+0x16>
 8008c5a:	2e01      	cmp	r6, #1
 8008c5c:	d062      	beq.n	8008d24 <MSC_BOT_DataOut+0xd8>
 8008c5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  hmsc->csw.dTag = hmsc->cbw.dTag;
 8008c62:	f242 0310 	movw	r3, #8208	; 0x2010
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 8008c66:	f242 0814 	movw	r8, #8212	; 0x2014
  hmsc->csw.dTag = hmsc->cbw.dTag;
 8008c6a:	58e2      	ldr	r2, [r4, r3]
 8008c6c:	f242 0330 	movw	r3, #8240	; 0x2030
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 8008c70:	f242 0734 	movw	r7, #8244	; 0x2034
  hmsc->csw.dTag = hmsc->cbw.dTag;
 8008c74:	50e2      	str	r2, [r4, r3]
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 8008c76:	f854 3008 	ldr.w	r3, [r4, r8]
 8008c7a:	51e3      	str	r3, [r4, r7]
  if ((USBD_LL_GetRxDataSize (pdev ,MSC_EPOUT_ADDR) != USBD_BOT_CBW_LENGTH) ||
 8008c7c:	2101      	movs	r1, #1
 8008c7e:	f7fb fc18 	bl	80044b2 <USBD_LL_GetRxDataSize>
 8008c82:	281f      	cmp	r0, #31
 8008c84:	d110      	bne.n	8008ca8 <MSC_BOT_DataOut+0x5c>
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE)||
 8008c86:	f242 030c 	movw	r3, #8204	; 0x200c
  if ((USBD_LL_GetRxDataSize (pdev ,MSC_EPOUT_ADDR) != USBD_BOT_CBW_LENGTH) ||
 8008c8a:	58e2      	ldr	r2, [r4, r3]
 8008c8c:	4b2b      	ldr	r3, [pc, #172]	; (8008d3c <MSC_BOT_DataOut+0xf0>)
 8008c8e:	429a      	cmp	r2, r3
 8008c90:	d10a      	bne.n	8008ca8 <MSC_BOT_DataOut+0x5c>
        (hmsc->cbw.bLUN > 1) || 
 8008c92:	f242 0319 	movw	r3, #8217	; 0x2019
 8008c96:	5ce1      	ldrb	r1, [r4, r3]
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE)||
 8008c98:	2901      	cmp	r1, #1
 8008c9a:	d805      	bhi.n	8008ca8 <MSC_BOT_DataOut+0x5c>
          (hmsc->cbw.bCBLength < 1) || 
 8008c9c:	f242 031a 	movw	r3, #8218	; 0x201a
        (hmsc->cbw.bLUN > 1) || 
 8008ca0:	5ce3      	ldrb	r3, [r4, r3]
 8008ca2:	3b01      	subs	r3, #1
 8008ca4:	2b0f      	cmp	r3, #15
 8008ca6:	d90e      	bls.n	8008cc6 <MSC_BOT_DataOut+0x7a>
    SCSI_SenseCode(pdev,
 8008ca8:	f242 0119 	movw	r1, #8217	; 0x2019
 8008cac:	2320      	movs	r3, #32
 8008cae:	2205      	movs	r2, #5
 8008cb0:	5c61      	ldrb	r1, [r4, r1]
 8008cb2:	4628      	mov	r0, r5
 8008cb4:	f000 fac2 	bl	800923c <SCSI_SenseCode>
    hmsc->bot_status = USBD_BOT_STATUS_ERROR;   
 8008cb8:	2302      	movs	r3, #2
 8008cba:	7263      	strb	r3, [r4, #9]
        MSC_BOT_Abort(pdev);
 8008cbc:	4628      	mov	r0, r5
}
 8008cbe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        MSC_BOT_Abort(pdev);
 8008cc2:	f7ff bf2f 	b.w	8008b24 <MSC_BOT_Abort>
    if(SCSI_ProcessCmd(pdev,
 8008cc6:	f504 5200 	add.w	r2, r4, #8192	; 0x2000
 8008cca:	321b      	adds	r2, #27
 8008ccc:	4628      	mov	r0, r5
 8008cce:	f000 f865 	bl	8008d9c <SCSI_ProcessCmd>
 8008cd2:	2800      	cmp	r0, #0
 8008cd4:	7a23      	ldrb	r3, [r4, #8]
 8008cd6:	da07      	bge.n	8008ce8 <MSC_BOT_DataOut+0x9c>
      if(hmsc->bot_state == USBD_BOT_NO_DATA)
 8008cd8:	2b05      	cmp	r3, #5
 8008cda:	d1ef      	bne.n	8008cbc <MSC_BOT_DataOut+0x70>
       MSC_BOT_SendCSW (pdev,
 8008cdc:	2101      	movs	r1, #1
        MSC_BOT_SendCSW (pdev,
 8008cde:	4628      	mov	r0, r5
}
 8008ce0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        MSC_BOT_SendCSW (pdev,
 8008ce4:	f7ff bf76 	b.w	8008bd4 <MSC_BOT_SendCSW>
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) && 
 8008ce8:	3b01      	subs	r3, #1
 8008cea:	2b02      	cmp	r3, #2
 8008cec:	d924      	bls.n	8008d38 <MSC_BOT_DataOut+0xec>
      if (hmsc->bot_data_length > 0)
 8008cee:	8961      	ldrh	r1, [r4, #10]
 8008cf0:	2900      	cmp	r1, #0
 8008cf2:	d0f4      	beq.n	8008cde <MSC_BOT_DataOut+0x92>
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData; 
 8008cf4:	f8d5 2218 	ldr.w	r2, [r5, #536]	; 0x218
  len = MIN (hmsc->cbw.dDataLength, len);
 8008cf8:	f852 3008 	ldr.w	r3, [r2, r8]
 8008cfc:	4299      	cmp	r1, r3
 8008cfe:	bf28      	it	cs
 8008d00:	4619      	movcs	r1, r3
  hmsc->csw.dDataResidue -= len;
 8008d02:	59d3      	ldr	r3, [r2, r7]
 8008d04:	1a5b      	subs	r3, r3, r1
 8008d06:	51d3      	str	r3, [r2, r7]
  hmsc->csw.bStatus = USBD_CSW_CMD_PASSED;
 8008d08:	f242 0338 	movw	r3, #8248	; 0x2038
  USBD_LL_Transmit (pdev, MSC_EPIN_ADDR, buf, len);  
 8008d0c:	4628      	mov	r0, r5
  hmsc->csw.bStatus = USBD_CSW_CMD_PASSED;
 8008d0e:	54d6      	strb	r6, [r2, r3]
  hmsc->bot_state = USBD_BOT_SEND_DATA;
 8008d10:	2304      	movs	r3, #4
 8008d12:	7213      	strb	r3, [r2, #8]
  USBD_LL_Transmit (pdev, MSC_EPIN_ADDR, buf, len);  
 8008d14:	b28b      	uxth	r3, r1
 8008d16:	f104 020c 	add.w	r2, r4, #12
 8008d1a:	2181      	movs	r1, #129	; 0x81
}
 8008d1c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  USBD_LL_Transmit (pdev, MSC_EPIN_ADDR, buf, len);  
 8008d20:	f7fb bbb9 	b.w	8004496 <USBD_LL_Transmit>
    if(SCSI_ProcessCmd(pdev,
 8008d24:	f242 0319 	movw	r3, #8217	; 0x2019
 8008d28:	f504 5200 	add.w	r2, r4, #8192	; 0x2000
 8008d2c:	321b      	adds	r2, #27
 8008d2e:	5ce1      	ldrb	r1, [r4, r3]
 8008d30:	f000 f834 	bl	8008d9c <SCSI_ProcessCmd>
 8008d34:	2800      	cmp	r0, #0
 8008d36:	dbd1      	blt.n	8008cdc <MSC_BOT_DataOut+0x90>
 8008d38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d3c:	43425355 	.word	0x43425355

08008d40 <MSC_BOT_CplClrFeature>:
* @param  epnum: endpoint index
* @retval None
*/

void  MSC_BOT_CplClrFeature (USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 8008d40:	b510      	push	{r4, lr}
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData; 
 8008d42:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  
  if(hmsc->bot_status == USBD_BOT_STATUS_ERROR )/* Bad CBW Signature */
 8008d46:	7a63      	ldrb	r3, [r4, #9]
 8008d48:	2b02      	cmp	r3, #2
 8008d4a:	d105      	bne.n	8008d58 <MSC_BOT_CplClrFeature+0x18>
  {
    USBD_LL_StallEP(pdev, MSC_EPIN_ADDR);
 8008d4c:	2181      	movs	r1, #129	; 0x81
 8008d4e:	f7fb fb7a 	bl	8004446 <USBD_LL_StallEP>
    hmsc->bot_status = USBD_BOT_STATUS_NORMAL;    
 8008d52:	2300      	movs	r3, #0
 8008d54:	7263      	strb	r3, [r4, #9]
 8008d56:	bd10      	pop	{r4, pc}
  }
  else if(((epnum & 0x80) == 0x80) && ( hmsc->bot_status != USBD_BOT_STATUS_RECOVERY))
 8008d58:	060a      	lsls	r2, r1, #24
 8008d5a:	d506      	bpl.n	8008d6a <MSC_BOT_CplClrFeature+0x2a>
 8008d5c:	2b01      	cmp	r3, #1
 8008d5e:	d004      	beq.n	8008d6a <MSC_BOT_CplClrFeature+0x2a>
  {
    MSC_BOT_SendCSW (pdev, USBD_CSW_CMD_FAILED);
 8008d60:	2101      	movs	r1, #1
  }
  
}
 8008d62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MSC_BOT_SendCSW (pdev, USBD_CSW_CMD_FAILED);
 8008d66:	f7ff bf35 	b.w	8008bd4 <MSC_BOT_SendCSW>
 8008d6a:	bd10      	pop	{r4, pc}

08008d6c <SCSI_SenseCode.constprop.8>:
* @param  sKey: Sense Key
* @param  ASC: Additional Sense Key
* @retval none

*/
void SCSI_SenseCode(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t sKey, uint8_t ASC)
 8008d6c:	b570      	push	{r4, r5, r6, lr}
{
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData; 
 8008d6e:	f8d0 0218 	ldr.w	r0, [r0, #536]	; 0x218
  
  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey  = sKey;
 8008d72:	f242 055d 	movw	r5, #8285	; 0x205d
 8008d76:	f242 063c 	movw	r6, #8252	; 0x203c
 8008d7a:	5d43      	ldrb	r3, [r0, r5]
 8008d7c:	eb00 04c3 	add.w	r4, r0, r3, lsl #3
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.ASC = ASC << 8;
  hmsc->scsi_sense_tail++;
 8008d80:	3301      	adds	r3, #1
 8008d82:	b2db      	uxtb	r3, r3
  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey  = sKey;
 8008d84:	55a1      	strb	r1, [r4, r6]
  if (hmsc->scsi_sense_tail == SENSE_LIST_DEEPTH)
 8008d86:	2b04      	cmp	r3, #4
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.ASC = ASC << 8;
 8008d88:	f504 5401 	add.w	r4, r4, #8256	; 0x2040
 8008d8c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  {
    hmsc->scsi_sense_tail = 0;
 8008d90:	bf08      	it	eq
 8008d92:	2300      	moveq	r3, #0
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.ASC = ASC << 8;
 8008d94:	6022      	str	r2, [r4, #0]
    hmsc->scsi_sense_tail = 0;
 8008d96:	5543      	strb	r3, [r0, r5]
 8008d98:	bd70      	pop	{r4, r5, r6, pc}
	...

08008d9c <SCSI_ProcessCmd>:
{
 8008d9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  switch (params[0])
 8008da0:	7813      	ldrb	r3, [r2, #0]
 8008da2:	2b1e      	cmp	r3, #30
{
 8008da4:	4605      	mov	r5, r0
 8008da6:	460c      	mov	r4, r1
 8008da8:	4617      	mov	r7, r2
  switch (params[0])
 8008daa:	d00f      	beq.n	8008dcc <SCSI_ProcessCmd+0x30>
 8008dac:	d813      	bhi.n	8008dd6 <SCSI_ProcessCmd+0x3a>
 8008dae:	2b12      	cmp	r3, #18
 8008db0:	f000 80b4 	beq.w	8008f1c <SCSI_ProcessCmd+0x180>
 8008db4:	d805      	bhi.n	8008dc2 <SCSI_ProcessCmd+0x26>
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d060      	beq.n	8008e7c <SCSI_ProcessCmd+0xe0>
 8008dba:	2b03      	cmp	r3, #3
 8008dbc:	d07b      	beq.n	8008eb6 <SCSI_ProcessCmd+0x11a>
    SCSI_SenseCode(pdev, 
 8008dbe:	2220      	movs	r2, #32
 8008dc0:	e14a      	b.n	8009058 <SCSI_ProcessCmd+0x2bc>
  switch (params[0])
 8008dc2:	2b1a      	cmp	r3, #26
 8008dc4:	f000 80c8 	beq.w	8008f58 <SCSI_ProcessCmd+0x1bc>
 8008dc8:	2b1b      	cmp	r3, #27
 8008dca:	d1f8      	bne.n	8008dbe <SCSI_ProcessCmd+0x22>
* @retval status
*/
static int8_t SCSI_StartStopUnit(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*) pdev->pClassData;   
  hmsc->bot_data_length = 0;
 8008dcc:	f8d5 3218 	ldr.w	r3, [r5, #536]	; 0x218
 8008dd0:	2400      	movs	r4, #0
                            hmsc->scsi_blk_addr, 
                            hmsc->scsi_blk_len) < 0)
  {
    return -1; /* error */      
  }
  hmsc->bot_data_length = 0;
 8008dd2:	815c      	strh	r4, [r3, #10]
 8008dd4:	e06b      	b.n	8008eae <SCSI_ProcessCmd+0x112>
  switch (params[0])
 8008dd6:	2b28      	cmp	r3, #40	; 0x28
 8008dd8:	f000 810b 	beq.w	8008ff2 <SCSI_ProcessCmd+0x256>
 8008ddc:	d828      	bhi.n	8008e30 <SCSI_ProcessCmd+0x94>
 8008dde:	2b23      	cmp	r3, #35	; 0x23
 8008de0:	f000 80d8 	beq.w	8008f94 <SCSI_ProcessCmd+0x1f8>
 8008de4:	2b25      	cmp	r3, #37	; 0x25
 8008de6:	d1ea      	bne.n	8008dbe <SCSI_ProcessCmd+0x22>
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData; 
 8008de8:	f8d0 6218 	ldr.w	r6, [r0, #536]	; 0x218
  if(((USBD_StorageTypeDef *)pdev->pUserData)->GetCapacity(lun, &hmsc->scsi_blk_nbr, &hmsc->scsi_blk_size) != 0)
 8008dec:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
 8008df0:	f242 075e 	movw	r7, #8286	; 0x205e
 8008df4:	f242 0860 	movw	r8, #8288	; 0x2060
 8008df8:	4620      	mov	r0, r4
 8008dfa:	685b      	ldr	r3, [r3, #4]
 8008dfc:	19f2      	adds	r2, r6, r7
 8008dfe:	eb06 0108 	add.w	r1, r6, r8
 8008e02:	4798      	blx	r3
 8008e04:	4604      	mov	r4, r0
 8008e06:	2800      	cmp	r0, #0
 8008e08:	f040 80d9 	bne.w	8008fbe <SCSI_ProcessCmd+0x222>
    hmsc->bot_data[0] = (uint8_t)((hmsc->scsi_blk_nbr - 1) >> 24);
 8008e0c:	f856 3008 	ldr.w	r3, [r6, r8]
 8008e10:	3b01      	subs	r3, #1
 8008e12:	0e1a      	lsrs	r2, r3, #24
 8008e14:	7332      	strb	r2, [r6, #12]
    hmsc->bot_data[1] = (uint8_t)((hmsc->scsi_blk_nbr - 1) >> 16);
 8008e16:	0c1a      	lsrs	r2, r3, #16
 8008e18:	7372      	strb	r2, [r6, #13]
    hmsc->bot_data[2] = (uint8_t)((hmsc->scsi_blk_nbr - 1) >>  8);
 8008e1a:	0a1a      	lsrs	r2, r3, #8
 8008e1c:	73b2      	strb	r2, [r6, #14]
    hmsc->bot_data[3] = (uint8_t)(hmsc->scsi_blk_nbr - 1);
 8008e1e:	73f3      	strb	r3, [r6, #15]
    hmsc->bot_data[4] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 8008e20:	5bf3      	ldrh	r3, [r6, r7]
    hmsc->bot_data[7] = (uint8_t)(hmsc->scsi_blk_size);
 8008e22:	74f3      	strb	r3, [r6, #19]
    hmsc->bot_data[6] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 8008e24:	0a1a      	lsrs	r2, r3, #8
    hmsc->bot_data[4] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 8008e26:	7430      	strb	r0, [r6, #16]
    hmsc->bot_data[5] = (uint8_t)(hmsc->scsi_blk_size >>  16);
 8008e28:	7470      	strb	r0, [r6, #17]
    hmsc->bot_data[6] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 8008e2a:	74b2      	strb	r2, [r6, #18]
    hmsc->bot_data_length = 8;
 8008e2c:	2308      	movs	r3, #8
 8008e2e:	e0de      	b.n	8008fee <SCSI_ProcessCmd+0x252>
  switch (params[0])
 8008e30:	2b2f      	cmp	r3, #47	; 0x2f
 8008e32:	f000 81ac 	beq.w	800918e <SCSI_ProcessCmd+0x3f2>
 8008e36:	2b5a      	cmp	r3, #90	; 0x5a
 8008e38:	f000 809d 	beq.w	8008f76 <SCSI_ProcessCmd+0x1da>
 8008e3c:	2b2a      	cmp	r3, #42	; 0x2a
 8008e3e:	d1be      	bne.n	8008dbe <SCSI_ProcessCmd+0x22>
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*) pdev->pClassData; 
 8008e40:	f8d0 6218 	ldr.w	r6, [r0, #536]	; 0x218
  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8008e44:	7a33      	ldrb	r3, [r6, #8]
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	f040 815e 	bne.w	8009108 <SCSI_ProcessCmd+0x36c>
    if ((hmsc->cbw.bmFlags & 0x80) == 0x80)
 8008e4c:	f242 0318 	movw	r3, #8216	; 0x2018
 8008e50:	56f3      	ldrsb	r3, [r6, r3]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	dbb3      	blt.n	8008dbe <SCSI_ProcessCmd+0x22>
    if(((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) !=0 )
 8008e56:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
 8008e5a:	4608      	mov	r0, r1
 8008e5c:	689b      	ldr	r3, [r3, #8]
 8008e5e:	4798      	blx	r3
 8008e60:	2800      	cmp	r0, #0
 8008e62:	f040 80ac 	bne.w	8008fbe <SCSI_ProcessCmd+0x222>
    if(((USBD_StorageTypeDef *)pdev->pUserData)->IsWriteProtected(lun) !=0 )
 8008e66:	f8d5 321c 	ldr.w	r3, [r5, #540]	; 0x21c
 8008e6a:	4620      	mov	r0, r4
 8008e6c:	68db      	ldr	r3, [r3, #12]
 8008e6e:	4798      	blx	r3
 8008e70:	4604      	mov	r4, r0
 8008e72:	2800      	cmp	r0, #0
 8008e74:	f000 810d 	beq.w	8009092 <SCSI_ProcessCmd+0x2f6>
      SCSI_SenseCode(pdev,
 8008e78:	2227      	movs	r2, #39	; 0x27
 8008e7a:	e0a1      	b.n	8008fc0 <SCSI_ProcessCmd+0x224>
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;  
 8008e7c:	f8d0 6218 	ldr.w	r6, [r0, #536]	; 0x218
  if (hmsc->cbw.dDataLength != 0)
 8008e80:	f242 0314 	movw	r3, #8212	; 0x2014
 8008e84:	58f3      	ldr	r3, [r6, r3]
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d199      	bne.n	8008dbe <SCSI_ProcessCmd+0x22>
  if(((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) !=0 )
 8008e8a:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
 8008e8e:	4608      	mov	r0, r1
 8008e90:	689b      	ldr	r3, [r3, #8]
 8008e92:	4798      	blx	r3
 8008e94:	4604      	mov	r4, r0
 8008e96:	b148      	cbz	r0, 8008eac <SCSI_ProcessCmd+0x110>
    SCSI_SenseCode(pdev,
 8008e98:	223a      	movs	r2, #58	; 0x3a
 8008e9a:	2102      	movs	r1, #2
 8008e9c:	4628      	mov	r0, r5
 8008e9e:	f7ff ff65 	bl	8008d6c <SCSI_SenseCode.constprop.8>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 8008ea2:	2305      	movs	r3, #5
 8008ea4:	7233      	strb	r3, [r6, #8]
    return -1;
 8008ea6:	f04f 34ff 	mov.w	r4, #4294967295
 8008eaa:	e000      	b.n	8008eae <SCSI_ProcessCmd+0x112>
  hmsc->bot_data_length = 0;
 8008eac:	8170      	strh	r0, [r6, #10]
}
 8008eae:	4620      	mov	r0, r4
 8008eb0:	b003      	add	sp, #12
 8008eb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008eb6:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
    hmsc->bot_data[i] = 0;
 8008eba:	2400      	movs	r4, #0
 8008ebc:	f103 020c 	add.w	r2, r3, #12
 8008ec0:	f103 011e 	add.w	r1, r3, #30
 8008ec4:	f802 4b01 	strb.w	r4, [r2], #1
  for(i=0 ; i < REQUEST_SENSE_DATA_LEN ; i++) 
 8008ec8:	428a      	cmp	r2, r1
 8008eca:	d1fb      	bne.n	8008ec4 <SCSI_ProcessCmd+0x128>
  hmsc->bot_data[0]	= 0x70;		
 8008ecc:	2270      	movs	r2, #112	; 0x70
 8008ece:	731a      	strb	r2, [r3, #12]
  if((hmsc->scsi_sense_head != hmsc->scsi_sense_tail)) {
 8008ed0:	f242 005c 	movw	r0, #8284	; 0x205c
  hmsc->bot_data[7]	= REQUEST_SENSE_DATA_LEN - 6;	
 8008ed4:	220c      	movs	r2, #12
  if((hmsc->scsi_sense_head != hmsc->scsi_sense_tail)) {
 8008ed6:	f242 015d 	movw	r1, #8285	; 0x205d
  hmsc->bot_data[7]	= REQUEST_SENSE_DATA_LEN - 6;	
 8008eda:	74da      	strb	r2, [r3, #19]
  if((hmsc->scsi_sense_head != hmsc->scsi_sense_tail)) {
 8008edc:	5c1a      	ldrb	r2, [r3, r0]
 8008ede:	5c59      	ldrb	r1, [r3, r1]
 8008ee0:	4291      	cmp	r1, r2
 8008ee2:	d013      	beq.n	8008f0c <SCSI_ProcessCmd+0x170>
 8008ee4:	eb03 01c2 	add.w	r1, r3, r2, lsl #3
    hmsc->bot_data[2]     = hmsc->scsi_sense[hmsc->scsi_sense_head].Skey;		
 8008ee8:	f242 053c 	movw	r5, #8252	; 0x203c
    hmsc->scsi_sense_head++;
 8008eec:	3201      	adds	r2, #1
    hmsc->bot_data[2]     = hmsc->scsi_sense[hmsc->scsi_sense_head].Skey;		
 8008eee:	5d4d      	ldrb	r5, [r1, r5]
 8008ef0:	739d      	strb	r5, [r3, #14]
    hmsc->bot_data[12]    = hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASCQ;	
 8008ef2:	f242 0541 	movw	r5, #8257	; 0x2041
    hmsc->scsi_sense_head++;
 8008ef6:	b2d2      	uxtb	r2, r2
    hmsc->bot_data[12]    = hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASCQ;	
 8008ef8:	5d4d      	ldrb	r5, [r1, r5]
 8008efa:	761d      	strb	r5, [r3, #24]
    hmsc->bot_data[13]    = hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASC;	
 8008efc:	f501 5101 	add.w	r1, r1, #8256	; 0x2040
    if (hmsc->scsi_sense_head == SENSE_LIST_DEEPTH)
 8008f00:	2a04      	cmp	r2, #4
    hmsc->bot_data[13]    = hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASC;	
 8008f02:	7809      	ldrb	r1, [r1, #0]
 8008f04:	7659      	strb	r1, [r3, #25]
    hmsc->scsi_sense_head++;
 8008f06:	bf14      	ite	ne
 8008f08:	541a      	strbne	r2, [r3, r0]
      hmsc->scsi_sense_head = 0;
 8008f0a:	541c      	strbeq	r4, [r3, r0]
  hmsc->bot_data_length = REQUEST_SENSE_DATA_LEN;  
 8008f0c:	2212      	movs	r2, #18
 8008f0e:	815a      	strh	r2, [r3, #10]
  if (params[4] <= REQUEST_SENSE_DATA_LEN)
 8008f10:	793a      	ldrb	r2, [r7, #4]
 8008f12:	2a12      	cmp	r2, #18
    hmsc->bot_data_length = params[4];
 8008f14:	bf98      	it	ls
 8008f16:	815a      	strhls	r2, [r3, #10]
                            MSC_EPOUT_ADDR,
                            hmsc->bot_data, 
                            MIN (hmsc->scsi_blk_len, MSC_MEDIA_PACKET)); 
  }
  
  return 0;
 8008f18:	2400      	movs	r4, #0
 8008f1a:	e7c8      	b.n	8008eae <SCSI_ProcessCmd+0x112>
  if (params[1] & 0x01)/*Evpd is set*/
 8008f1c:	787b      	ldrb	r3, [r7, #1]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData; 
 8008f1e:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
  if (params[1] & 0x01)/*Evpd is set*/
 8008f22:	07db      	lsls	r3, r3, #31
 8008f24:	d415      	bmi.n	8008f52 <SCSI_ProcessCmd+0x1b6>
    pPage = (uint8_t *)&((USBD_StorageTypeDef *)pdev->pUserData)->pInquiry[lun * STANDARD_INQUIRY_DATA_LEN];
 8008f26:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
 8008f2a:	69db      	ldr	r3, [r3, #28]
 8008f2c:	eb01 04c1 	add.w	r4, r1, r1, lsl #3
 8008f30:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008f34:	7939      	ldrb	r1, [r7, #4]
    len = pPage[4] + 5;
 8008f36:	7923      	ldrb	r3, [r4, #4]
 8008f38:	3305      	adds	r3, #5
 8008f3a:	428b      	cmp	r3, r1
 8008f3c:	bf28      	it	cs
 8008f3e:	460b      	movcs	r3, r1
  hmsc->bot_data_length = len;
 8008f40:	8153      	strh	r3, [r2, #10]
  while (len) 
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d0e8      	beq.n	8008f18 <SCSI_ProcessCmd+0x17c>
    len--;
 8008f46:	3b01      	subs	r3, #1
 8008f48:	b29b      	uxth	r3, r3
    hmsc->bot_data[len] = pPage[len];
 8008f4a:	18d1      	adds	r1, r2, r3
 8008f4c:	5ce0      	ldrb	r0, [r4, r3]
 8008f4e:	7308      	strb	r0, [r1, #12]
 8008f50:	e7f7      	b.n	8008f42 <SCSI_ProcessCmd+0x1a6>
    len = LENGTH_INQUIRY_PAGE00;
 8008f52:	2307      	movs	r3, #7
    pPage = (uint8_t *)MSC_Page00_Inquiry_Data;
 8008f54:	4cb6      	ldr	r4, [pc, #728]	; (8009230 <SCSI_ProcessCmd+0x494>)
 8008f56:	e7f3      	b.n	8008f40 <SCSI_ProcessCmd+0x1a4>
 8008f58:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
 8008f5c:	49b5      	ldr	r1, [pc, #724]	; (8009234 <SCSI_ProcessCmd+0x498>)
  hmsc->bot_data_length = len;
 8008f5e:	2208      	movs	r2, #8
 8008f60:	815a      	strh	r2, [r3, #10]
 8008f62:	f103 0213 	add.w	r2, r3, #19
 8008f66:	330b      	adds	r3, #11
    hmsc->bot_data[len] = MSC_Mode_Sense6_data[len];
 8008f68:	f811 0d01 	ldrb.w	r0, [r1, #-1]!
 8008f6c:	f802 0901 	strb.w	r0, [r2], #-1
  while (len) 
 8008f70:	4293      	cmp	r3, r2
 8008f72:	d1f9      	bne.n	8008f68 <SCSI_ProcessCmd+0x1cc>
 8008f74:	e7d0      	b.n	8008f18 <SCSI_ProcessCmd+0x17c>
 8008f76:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
 8008f7a:	49af      	ldr	r1, [pc, #700]	; (8009238 <SCSI_ProcessCmd+0x49c>)
  hmsc->bot_data_length = len;
 8008f7c:	2208      	movs	r2, #8
 8008f7e:	815a      	strh	r2, [r3, #10]
 8008f80:	f103 0213 	add.w	r2, r3, #19
 8008f84:	330b      	adds	r3, #11
    hmsc->bot_data[len] = MSC_Mode_Sense10_data[len];
 8008f86:	f811 0d01 	ldrb.w	r0, [r1, #-1]!
 8008f8a:	f802 0901 	strb.w	r0, [r2], #-1
  while (len) 
 8008f8e:	429a      	cmp	r2, r3
 8008f90:	d1f9      	bne.n	8008f86 <SCSI_ProcessCmd+0x1ea>
 8008f92:	e7c1      	b.n	8008f18 <SCSI_ProcessCmd+0x17c>
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData; 
 8008f94:	f8d0 6218 	ldr.w	r6, [r0, #536]	; 0x218
    hmsc->bot_data[i] = 0;
 8008f98:	2100      	movs	r1, #0
 8008f9a:	f106 030c 	add.w	r3, r6, #12
 8008f9e:	f106 0218 	add.w	r2, r6, #24
 8008fa2:	f803 1b01 	strb.w	r1, [r3], #1
  for(i=0 ; i < 12 ; i++) 
 8008fa6:	429a      	cmp	r2, r3
 8008fa8:	d1fb      	bne.n	8008fa2 <SCSI_ProcessCmd+0x206>
  if(((USBD_StorageTypeDef *)pdev->pUserData)->GetCapacity(lun, &blk_nbr, &blk_size) != 0)
 8008faa:	f8d5 321c 	ldr.w	r3, [r5, #540]	; 0x21c
 8008fae:	4620      	mov	r0, r4
 8008fb0:	685b      	ldr	r3, [r3, #4]
 8008fb2:	f10d 0202 	add.w	r2, sp, #2
 8008fb6:	a901      	add	r1, sp, #4
 8008fb8:	4798      	blx	r3
 8008fba:	4604      	mov	r4, r0
 8008fbc:	b118      	cbz	r0, 8008fc6 <SCSI_ProcessCmd+0x22a>
    SCSI_SenseCode(pdev,
 8008fbe:	223a      	movs	r2, #58	; 0x3a
      SCSI_SenseCode(pdev,
 8008fc0:	2102      	movs	r1, #2
    SCSI_SenseCode(pdev, 
 8008fc2:	4628      	mov	r0, r5
 8008fc4:	e0eb      	b.n	800919e <SCSI_ProcessCmd+0x402>
    hmsc->bot_data[3] = 0x08;
 8008fc6:	2308      	movs	r3, #8
 8008fc8:	73f3      	strb	r3, [r6, #15]
    hmsc->bot_data[4] = (uint8_t)((blk_nbr - 1) >> 24);
 8008fca:	9b01      	ldr	r3, [sp, #4]
    hmsc->bot_data[9] = (uint8_t)(blk_size >>  16);
 8008fcc:	7570      	strb	r0, [r6, #21]
    hmsc->bot_data[4] = (uint8_t)((blk_nbr - 1) >> 24);
 8008fce:	3b01      	subs	r3, #1
 8008fd0:	0e1a      	lsrs	r2, r3, #24
 8008fd2:	7432      	strb	r2, [r6, #16]
    hmsc->bot_data[5] = (uint8_t)((blk_nbr - 1) >> 16);
 8008fd4:	0c1a      	lsrs	r2, r3, #16
 8008fd6:	7472      	strb	r2, [r6, #17]
    hmsc->bot_data[7] = (uint8_t)(blk_nbr - 1);
 8008fd8:	74f3      	strb	r3, [r6, #19]
    hmsc->bot_data[6] = (uint8_t)((blk_nbr - 1) >>  8);
 8008fda:	0a1a      	lsrs	r2, r3, #8
    hmsc->bot_data[8] = 0x02;
 8008fdc:	2302      	movs	r3, #2
 8008fde:	7533      	strb	r3, [r6, #20]
    hmsc->bot_data[9] = (uint8_t)(blk_size >>  16);
 8008fe0:	f8bd 3002 	ldrh.w	r3, [sp, #2]
    hmsc->bot_data[6] = (uint8_t)((blk_nbr - 1) >>  8);
 8008fe4:	74b2      	strb	r2, [r6, #18]
    hmsc->bot_data[10] = (uint8_t)(blk_size >>  8);
 8008fe6:	0a1a      	lsrs	r2, r3, #8
    hmsc->bot_data[11] = (uint8_t)(blk_size);
 8008fe8:	75f3      	strb	r3, [r6, #23]
    hmsc->bot_data[10] = (uint8_t)(blk_size >>  8);
 8008fea:	75b2      	strb	r2, [r6, #22]
    hmsc->bot_data_length = 12;
 8008fec:	230c      	movs	r3, #12
    hmsc->bot_data_length = 8;
 8008fee:	8173      	strh	r3, [r6, #10]
 8008ff0:	e75d      	b.n	8008eae <SCSI_ProcessCmd+0x112>
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*) pdev->pClassData; 
 8008ff2:	f8d0 6218 	ldr.w	r6, [r0, #536]	; 0x218
  if(hmsc->bot_state == USBD_BOT_IDLE)  /* Idle */
 8008ff6:	7a33      	ldrb	r3, [r6, #8]
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	f040 80f1 	bne.w	80091e0 <SCSI_ProcessCmd+0x444>
    if ((hmsc->cbw.bmFlags & 0x80) != 0x80)
 8008ffe:	f242 0318 	movw	r3, #8216	; 0x2018
 8009002:	56f3      	ldrsb	r3, [r6, r3]
 8009004:	2b00      	cmp	r3, #0
 8009006:	f6bf aeda 	bge.w	8008dbe <SCSI_ProcessCmd+0x22>
    if(((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) !=0 )
 800900a:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
 800900e:	4608      	mov	r0, r1
 8009010:	689b      	ldr	r3, [r3, #8]
 8009012:	4798      	blx	r3
 8009014:	2800      	cmp	r0, #0
 8009016:	d1d2      	bne.n	8008fbe <SCSI_ProcessCmd+0x222>
      (params[3] << 16) | \
 8009018:	78fb      	ldrb	r3, [r7, #3]
    hmsc->scsi_blk_addr = (params[2] << 24) | \
 800901a:	78ba      	ldrb	r2, [r7, #2]
      (params[3] << 16) | \
 800901c:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = (params[2] << 24) | \
 800901e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
          params[5];
 8009022:	797a      	ldrb	r2, [r7, #5]
        (params[4] <<  8) | \
 8009024:	4313      	orrs	r3, r2
 8009026:	793a      	ldrb	r2, [r7, #4]
    hmsc->scsi_blk_addr = (params[2] << 24) | \
 8009028:	f242 0e64 	movw	lr, #8292	; 0x2064
        (params[4] <<  8) | \
 800902c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    hmsc->scsi_blk_addr = (params[2] << 24) | \
 8009030:	f846 300e 	str.w	r3, [r6, lr]
    hmsc->scsi_blk_len =  (params[7] <<  8) | \
 8009034:	79fa      	ldrb	r2, [r7, #7]
      params[8];  
 8009036:	7a39      	ldrb	r1, [r7, #8]
  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr )
 8009038:	f242 0c60 	movw	ip, #8288	; 0x2060
    hmsc->scsi_blk_len =  (params[7] <<  8) | \
 800903c:	ea41 2102 	orr.w	r1, r1, r2, lsl #8
  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr )
 8009040:	f8d5 2218 	ldr.w	r2, [r5, #536]	; 0x218
 8009044:	f852 200c 	ldr.w	r2, [r2, ip]
    hmsc->scsi_blk_len =  (params[7] <<  8) | \
 8009048:	f242 0068 	movw	r0, #8296	; 0x2068
  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr )
 800904c:	185f      	adds	r7, r3, r1
 800904e:	4297      	cmp	r7, r2
    hmsc->scsi_blk_len =  (params[7] <<  8) | \
 8009050:	5031      	str	r1, [r6, r0]
  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr )
 8009052:	f240 80b5 	bls.w	80091c0 <SCSI_ProcessCmd+0x424>
    SCSI_SenseCode(pdev,
 8009056:	2221      	movs	r2, #33	; 0x21
    SCSI_SenseCode(pdev, 
 8009058:	2105      	movs	r1, #5
 800905a:	e7b2      	b.n	8008fc2 <SCSI_ProcessCmd+0x226>
  USBD_LL_Transmit (pdev, 
 800905c:	b2bb      	uxth	r3, r7
 800905e:	4652      	mov	r2, sl
 8009060:	2181      	movs	r1, #129	; 0x81
 8009062:	4628      	mov	r0, r5
 8009064:	f7fb fa17 	bl	8004496 <USBD_LL_Transmit>
  hmsc->scsi_blk_addr   += len; 
 8009068:	f856 3009 	ldr.w	r3, [r6, r9]
  hmsc->scsi_blk_len    -= len;  
 800906c:	f856 4008 	ldr.w	r4, [r6, r8]
  hmsc->csw.dDataResidue -= len;
 8009070:	f242 0234 	movw	r2, #8244	; 0x2034
  hmsc->scsi_blk_addr   += len; 
 8009074:	443b      	add	r3, r7
 8009076:	f846 3009 	str.w	r3, [r6, r9]
  hmsc->csw.dDataResidue -= len;
 800907a:	58b3      	ldr	r3, [r6, r2]
  hmsc->scsi_blk_len    -= len;  
 800907c:	1be4      	subs	r4, r4, r7
  hmsc->csw.dDataResidue -= len;
 800907e:	1bdf      	subs	r7, r3, r7
  hmsc->scsi_blk_len    -= len;  
 8009080:	f846 4008 	str.w	r4, [r6, r8]
  hmsc->csw.dDataResidue -= len;
 8009084:	50b7      	str	r7, [r6, r2]
  if (hmsc->scsi_blk_len == 0)
 8009086:	2c00      	cmp	r4, #0
 8009088:	f47f af46 	bne.w	8008f18 <SCSI_ProcessCmd+0x17c>
    hmsc->bot_state = USBD_BOT_LAST_DATA_IN;
 800908c:	2303      	movs	r3, #3
 800908e:	7233      	strb	r3, [r6, #8]
 8009090:	e70d      	b.n	8008eae <SCSI_ProcessCmd+0x112>
      (params[3] << 16) | \
 8009092:	78fa      	ldrb	r2, [r7, #3]
    hmsc->scsi_blk_addr = (params[2] << 24) | \
 8009094:	78bb      	ldrb	r3, [r7, #2]
      (params[3] << 16) | \
 8009096:	0412      	lsls	r2, r2, #16
    hmsc->scsi_blk_addr = (params[2] << 24) | \
 8009098:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
          params[5];
 800909c:	797b      	ldrb	r3, [r7, #5]
        (params[4] <<  8) | \
 800909e:	431a      	orrs	r2, r3
 80090a0:	793b      	ldrb	r3, [r7, #4]
    hmsc->scsi_blk_addr = (params[2] << 24) | \
 80090a2:	f242 0e64 	movw	lr, #8292	; 0x2064
        (params[4] <<  8) | \
 80090a6:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
    hmsc->scsi_blk_addr = (params[2] << 24) | \
 80090aa:	f846 200e 	str.w	r2, [r6, lr]
      params[8];  
 80090ae:	7a3b      	ldrb	r3, [r7, #8]
    hmsc->scsi_blk_len = (params[7] <<  8) | \
 80090b0:	79f9      	ldrb	r1, [r7, #7]
  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr )
 80090b2:	f242 0c60 	movw	ip, #8288	; 0x2060
    hmsc->scsi_blk_len = (params[7] <<  8) | \
 80090b6:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr )
 80090ba:	f8d5 3218 	ldr.w	r3, [r5, #536]	; 0x218
 80090be:	f853 300c 	ldr.w	r3, [r3, ip]
    hmsc->scsi_blk_len = (params[7] <<  8) | \
 80090c2:	f242 0068 	movw	r0, #8296	; 0x2068
  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr )
 80090c6:	1857      	adds	r7, r2, r1
 80090c8:	429f      	cmp	r7, r3
    hmsc->scsi_blk_len = (params[7] <<  8) | \
 80090ca:	5031      	str	r1, [r6, r0]
  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr )
 80090cc:	d8c3      	bhi.n	8009056 <SCSI_ProcessCmd+0x2ba>
    hmsc->scsi_blk_addr *= hmsc->scsi_blk_size;
 80090ce:	f242 035e 	movw	r3, #8286	; 0x205e
 80090d2:	5af3      	ldrh	r3, [r6, r3]
 80090d4:	435a      	muls	r2, r3
 80090d6:	f846 200e 	str.w	r2, [r6, lr]
    if (hmsc->cbw.dDataLength != hmsc->scsi_blk_len)
 80090da:	f242 0214 	movw	r2, #8212	; 0x2014
    hmsc->scsi_blk_len  *= hmsc->scsi_blk_size;
 80090de:	434b      	muls	r3, r1
    if (hmsc->cbw.dDataLength != hmsc->scsi_blk_len)
 80090e0:	58b2      	ldr	r2, [r6, r2]
    hmsc->scsi_blk_len  *= hmsc->scsi_blk_size;
 80090e2:	5033      	str	r3, [r6, r0]
    if (hmsc->cbw.dDataLength != hmsc->scsi_blk_len)
 80090e4:	4293      	cmp	r3, r2
 80090e6:	f47f ae6a 	bne.w	8008dbe <SCSI_ProcessCmd+0x22>
                      MIN (hmsc->scsi_blk_len, MSC_MEDIA_PACKET));  
 80090ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    hmsc->bot_state = USBD_BOT_DATA_OUT;  
 80090ee:	f04f 0101 	mov.w	r1, #1
                      MIN (hmsc->scsi_blk_len, MSC_MEDIA_PACKET));  
 80090f2:	bf28      	it	cs
 80090f4:	f44f 5300 	movcs.w	r3, #8192	; 0x2000
    hmsc->bot_state = USBD_BOT_DATA_OUT;  
 80090f8:	7231      	strb	r1, [r6, #8]
    USBD_LL_PrepareReceive (pdev,
 80090fa:	b29b      	uxth	r3, r3
 80090fc:	f106 020c 	add.w	r2, r6, #12
 8009100:	4628      	mov	r0, r5
 8009102:	f7fb f9cf 	bl	80044a4 <USBD_LL_PrepareReceive>
 8009106:	e6d2      	b.n	8008eae <SCSI_ProcessCmd+0x112>
  len = MIN(hmsc->scsi_blk_len , MSC_MEDIA_PACKET); 
 8009108:	f242 0968 	movw	r9, #8296	; 0x2068
  if(((USBD_StorageTypeDef *)pdev->pUserData)->Write(lun ,
 800910c:	f8d0 021c 	ldr.w	r0, [r0, #540]	; 0x21c
  len = MIN(hmsc->scsi_blk_len , MSC_MEDIA_PACKET); 
 8009110:	f856 7009 	ldr.w	r7, [r6, r9]
  if(((USBD_StorageTypeDef *)pdev->pUserData)->Write(lun ,
 8009114:	f8d0 b014 	ldr.w	fp, [r0, #20]
                              hmsc->scsi_blk_addr / hmsc->scsi_blk_size, 
 8009118:	f242 035e 	movw	r3, #8286	; 0x205e
 800911c:	f242 0a64 	movw	sl, #8292	; 0x2064
  len = MIN(hmsc->scsi_blk_len , MSC_MEDIA_PACKET); 
 8009120:	f5b7 5f00 	cmp.w	r7, #8192	; 0x2000
                              hmsc->bot_data, 
 8009124:	f106 080c 	add.w	r8, r6, #12
  len = MIN(hmsc->scsi_blk_len , MSC_MEDIA_PACKET); 
 8009128:	bf28      	it	cs
 800912a:	f44f 5700 	movcs.w	r7, #8192	; 0x2000
                              hmsc->scsi_blk_addr / hmsc->scsi_blk_size, 
 800912e:	5af2      	ldrh	r2, [r6, r3]
  if(((USBD_StorageTypeDef *)pdev->pUserData)->Write(lun ,
 8009130:	f856 100a 	ldr.w	r1, [r6, sl]
                              len / hmsc->scsi_blk_size) < 0)
 8009134:	fbb7 f3f2 	udiv	r3, r7, r2
  if(((USBD_StorageTypeDef *)pdev->pUserData)->Write(lun ,
 8009138:	4620      	mov	r0, r4
 800913a:	fbb1 f2f2 	udiv	r2, r1, r2
 800913e:	b29b      	uxth	r3, r3
 8009140:	4641      	mov	r1, r8
 8009142:	47d8      	blx	fp
 8009144:	2800      	cmp	r0, #0
 8009146:	da01      	bge.n	800914c <SCSI_ProcessCmd+0x3b0>
    SCSI_SenseCode(pdev,
 8009148:	2203      	movs	r2, #3
 800914a:	e06e      	b.n	800922a <SCSI_ProcessCmd+0x48e>
  hmsc->scsi_blk_addr  += len; 
 800914c:	f856 300a 	ldr.w	r3, [r6, sl]
  hmsc->csw.dDataResidue -= len;
 8009150:	f242 0134 	movw	r1, #8244	; 0x2034
  hmsc->scsi_blk_addr  += len; 
 8009154:	443b      	add	r3, r7
 8009156:	f846 300a 	str.w	r3, [r6, sl]
  hmsc->csw.dDataResidue -= len;
 800915a:	5872      	ldr	r2, [r6, r1]
  hmsc->scsi_blk_len   -= len; 
 800915c:	f856 3009 	ldr.w	r3, [r6, r9]
 8009160:	1bdb      	subs	r3, r3, r7
  hmsc->csw.dDataResidue -= len;
 8009162:	1bd7      	subs	r7, r2, r7
  hmsc->scsi_blk_len   -= len; 
 8009164:	f846 3009 	str.w	r3, [r6, r9]
  hmsc->csw.dDataResidue -= len;
 8009168:	5077      	str	r7, [r6, r1]
  if (hmsc->scsi_blk_len == 0)
 800916a:	b923      	cbnz	r3, 8009176 <SCSI_ProcessCmd+0x3da>
    MSC_BOT_SendCSW (pdev, USBD_CSW_CMD_PASSED);
 800916c:	2100      	movs	r1, #0
 800916e:	4628      	mov	r0, r5
 8009170:	f7ff fd30 	bl	8008bd4 <MSC_BOT_SendCSW>
 8009174:	e6d0      	b.n	8008f18 <SCSI_ProcessCmd+0x17c>
                            MIN (hmsc->scsi_blk_len, MSC_MEDIA_PACKET)); 
 8009176:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800917a:	bf28      	it	cs
 800917c:	f44f 5300 	movcs.w	r3, #8192	; 0x2000
    USBD_LL_PrepareReceive (pdev,
 8009180:	b29b      	uxth	r3, r3
 8009182:	4642      	mov	r2, r8
 8009184:	2101      	movs	r1, #1
 8009186:	4628      	mov	r0, r5
 8009188:	f7fb f98c 	bl	80044a4 <USBD_LL_PrepareReceive>
 800918c:	e6c4      	b.n	8008f18 <SCSI_ProcessCmd+0x17c>
  if ((params[1]& 0x02) == 0x02) 
 800918e:	7854      	ldrb	r4, [r2, #1]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*) pdev->pClassData; 
 8009190:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  if ((params[1]& 0x02) == 0x02) 
 8009194:	f014 0402 	ands.w	r4, r4, #2
 8009198:	d004      	beq.n	80091a4 <SCSI_ProcessCmd+0x408>
    SCSI_SenseCode (pdev,
 800919a:	2224      	movs	r2, #36	; 0x24
 800919c:	2105      	movs	r1, #5
    SCSI_SenseCode(pdev, 
 800919e:	f7ff fde5 	bl	8008d6c <SCSI_SenseCode.constprop.8>
 80091a2:	e680      	b.n	8008ea6 <SCSI_ProcessCmd+0x10a>
  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr )
 80091a4:	f242 0268 	movw	r2, #8296	; 0x2068
  if(SCSI_CheckAddressRange(pdev,
 80091a8:	f242 0164 	movw	r1, #8292	; 0x2064
  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr )
 80091ac:	5a9a      	ldrh	r2, [r3, r2]
 80091ae:	5859      	ldr	r1, [r3, r1]
 80091b0:	440a      	add	r2, r1
 80091b2:	f242 0160 	movw	r1, #8288	; 0x2060
 80091b6:	5859      	ldr	r1, [r3, r1]
 80091b8:	428a      	cmp	r2, r1
 80091ba:	f67f ae0a 	bls.w	8008dd2 <SCSI_ProcessCmd+0x36>
 80091be:	e74a      	b.n	8009056 <SCSI_ProcessCmd+0x2ba>
    hmsc->bot_state = USBD_BOT_DATA_IN;
 80091c0:	2202      	movs	r2, #2
 80091c2:	7232      	strb	r2, [r6, #8]
    hmsc->scsi_blk_addr *= hmsc->scsi_blk_size;
 80091c4:	f242 025e 	movw	r2, #8286	; 0x205e
 80091c8:	5ab2      	ldrh	r2, [r6, r2]
    hmsc->scsi_blk_len  *= hmsc->scsi_blk_size;
 80091ca:	4351      	muls	r1, r2
    hmsc->scsi_blk_addr *= hmsc->scsi_blk_size;
 80091cc:	4353      	muls	r3, r2
    if (hmsc->cbw.dDataLength != hmsc->scsi_blk_len)
 80091ce:	f242 0214 	movw	r2, #8212	; 0x2014
    hmsc->scsi_blk_addr *= hmsc->scsi_blk_size;
 80091d2:	f846 300e 	str.w	r3, [r6, lr]
    if (hmsc->cbw.dDataLength != hmsc->scsi_blk_len)
 80091d6:	58b2      	ldr	r2, [r6, r2]
    hmsc->scsi_blk_len  *= hmsc->scsi_blk_size;
 80091d8:	5031      	str	r1, [r6, r0]
    if (hmsc->cbw.dDataLength != hmsc->scsi_blk_len)
 80091da:	4291      	cmp	r1, r2
 80091dc:	f47f adef 	bne.w	8008dbe <SCSI_ProcessCmd+0x22>
  hmsc->bot_data_length = MSC_MEDIA_PACKET;  
 80091e0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80091e4:	8173      	strh	r3, [r6, #10]
  len = MIN(hmsc->scsi_blk_len , MSC_MEDIA_PACKET); 
 80091e6:	f242 0868 	movw	r8, #8296	; 0x2068
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;   
 80091ea:	f8d5 6218 	ldr.w	r6, [r5, #536]	; 0x218
  if( ((USBD_StorageTypeDef *)pdev->pUserData)->Read(lun ,
 80091ee:	f8d5 021c 	ldr.w	r0, [r5, #540]	; 0x21c
  len = MIN(hmsc->scsi_blk_len , MSC_MEDIA_PACKET); 
 80091f2:	f856 7008 	ldr.w	r7, [r6, r8]
  if( ((USBD_StorageTypeDef *)pdev->pUserData)->Read(lun ,
 80091f6:	f8d0 b010 	ldr.w	fp, [r0, #16]
  len = MIN(hmsc->scsi_blk_len , MSC_MEDIA_PACKET); 
 80091fa:	429f      	cmp	r7, r3
 80091fc:	bf28      	it	cs
 80091fe:	461f      	movcs	r7, r3
                              hmsc->scsi_blk_addr / hmsc->scsi_blk_size, 
 8009200:	f242 0964 	movw	r9, #8292	; 0x2064
 8009204:	f242 035e 	movw	r3, #8286	; 0x205e
                              hmsc->bot_data, 
 8009208:	f106 0a0c 	add.w	sl, r6, #12
                              hmsc->scsi_blk_addr / hmsc->scsi_blk_size, 
 800920c:	5af2      	ldrh	r2, [r6, r3]
  if( ((USBD_StorageTypeDef *)pdev->pUserData)->Read(lun ,
 800920e:	f856 1009 	ldr.w	r1, [r6, r9]
                              len / hmsc->scsi_blk_size) < 0)
 8009212:	fbb7 f3f2 	udiv	r3, r7, r2
  if( ((USBD_StorageTypeDef *)pdev->pUserData)->Read(lun ,
 8009216:	4620      	mov	r0, r4
 8009218:	fbb1 f2f2 	udiv	r2, r1, r2
 800921c:	b29b      	uxth	r3, r3
 800921e:	4651      	mov	r1, sl
 8009220:	47d8      	blx	fp
 8009222:	2800      	cmp	r0, #0
 8009224:	f6bf af1a 	bge.w	800905c <SCSI_ProcessCmd+0x2c0>
    SCSI_SenseCode(pdev,
 8009228:	2211      	movs	r2, #17
    SCSI_SenseCode(pdev,
 800922a:	2104      	movs	r1, #4
 800922c:	e6c9      	b.n	8008fc2 <SCSI_ProcessCmd+0x226>
 800922e:	bf00      	nop
 8009230:	0800c7c4 	.word	0x0800c7c4
 8009234:	0800c7c4 	.word	0x0800c7c4
 8009238:	0800c7bc 	.word	0x0800c7bc

0800923c <SCSI_SenseCode>:
{
 800923c:	b570      	push	{r4, r5, r6, lr}
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData; 
 800923e:	f8d0 0218 	ldr.w	r0, [r0, #536]	; 0x218
  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey  = sKey;
 8009242:	f242 055d 	movw	r5, #8285	; 0x205d
 8009246:	f242 063c 	movw	r6, #8252	; 0x203c
 800924a:	5d41      	ldrb	r1, [r0, r5]
 800924c:	eb00 04c1 	add.w	r4, r0, r1, lsl #3
  hmsc->scsi_sense_tail++;
 8009250:	3101      	adds	r1, #1
  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey  = sKey;
 8009252:	55a2      	strb	r2, [r4, r6]
  hmsc->scsi_sense_tail++;
 8009254:	b2c9      	uxtb	r1, r1
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.ASC = ASC << 8;
 8009256:	f504 5401 	add.w	r4, r4, #8256	; 0x2040
 800925a:	021b      	lsls	r3, r3, #8
  if (hmsc->scsi_sense_tail == SENSE_LIST_DEEPTH)
 800925c:	2904      	cmp	r1, #4
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.ASC = ASC << 8;
 800925e:	6023      	str	r3, [r4, #0]
    hmsc->scsi_sense_tail = 0;
 8009260:	bf0a      	itet	eq
 8009262:	2300      	moveq	r3, #0
  hmsc->scsi_sense_tail++;
 8009264:	5541      	strbne	r1, [r0, r5]
    hmsc->scsi_sense_tail = 0;
 8009266:	5543      	strbeq	r3, [r0, r5]
 8009268:	bd70      	pop	{r4, r5, r6, pc}

0800926a <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800926a:	b508      	push	{r3, lr}
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 800926c:	b180      	cbz	r0, 8009290 <USBD_Init+0x26>
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 800926e:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8009272:	b113      	cbz	r3, 800927a <USBD_Init+0x10>
  {
    pdev->pClass = NULL;
 8009274:	2300      	movs	r3, #0
 8009276:	f8c0 3214 	str.w	r3, [r0, #532]	; 0x214
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 800927a:	b109      	cbz	r1, 8009280 <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 800927c:	f8c0 1210 	str.w	r1, [r0, #528]	; 0x210
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 8009280:	2301      	movs	r3, #1
 8009282:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  pdev->id = id;
 8009286:	7002      	strb	r2, [r0, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8009288:	f7fb f882 	bl	8004390 <USBD_LL_Init>

  return USBD_OK;
 800928c:	2000      	movs	r0, #0
 800928e:	bd08      	pop	{r3, pc}
    return USBD_FAIL; 
 8009290:	2002      	movs	r0, #2
}
 8009292:	bd08      	pop	{r3, pc}

08009294 <Battey_Charge_Mode>:

USBD_StatusTypeDef Battey_Charge_Mode(USBD_HandleTypeDef *pdev)
{
	if ( pdev->dev_state  == USBD_STATE_DEFAULT)
 8009294:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8009298:	2b01      	cmp	r3, #1
		return USBD_OK;
	else
		return USBD_FAIL;

}
 800929a:	bf14      	ite	ne
 800929c:	2002      	movne	r0, #2
 800929e:	2000      	moveq	r0, #0
 80092a0:	4770      	bx	lr

080092a2 <USBD_DeInit>:
* @retval status: status
*/
USBD_StatusTypeDef USBD_DeInit(USBD_HandleTypeDef *pdev)
{
  /* Set Default State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 80092a2:	2301      	movs	r3, #1
{
 80092a4:	b510      	push	{r4, lr}
  pdev->dev_state  = USBD_STATE_DEFAULT;
 80092a6:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  
  /* Free Class Resources */
  pdev->pClass->DeInit(pdev, pdev->dev_config);  
 80092aa:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80092ae:	7901      	ldrb	r1, [r0, #4]
 80092b0:	685b      	ldr	r3, [r3, #4]
{
 80092b2:	4604      	mov	r4, r0
  pdev->pClass->DeInit(pdev, pdev->dev_config);  
 80092b4:	4798      	blx	r3
  
    /* Stop the low level driver  */
  USBD_LL_Stop(pdev); 
 80092b6:	4620      	mov	r0, r4
 80092b8:	f7fb f8a6 	bl	8004408 <USBD_LL_Stop>
  
  /* Initialize low level driver */
  USBD_LL_DeInit(pdev);
 80092bc:	4620      	mov	r0, r4
 80092be:	f7fb f895 	bl	80043ec <USBD_LL_DeInit>
  
  return USBD_OK;
}
 80092c2:	2000      	movs	r0, #0
 80092c4:	bd10      	pop	{r4, pc}

080092c6 <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef   status = USBD_OK;
  if(pclass != 0)
 80092c6:	b119      	cbz	r1, 80092d0 <USBD_RegisterClass+0xa>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80092c8:	f8c0 1214 	str.w	r1, [r0, #532]	; 0x214
    status = USBD_OK;
 80092cc:	2000      	movs	r0, #0
 80092ce:	4770      	bx	lr
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL; 
 80092d0:	2002      	movs	r0, #2
  }
  
  return status;
}
 80092d2:	4770      	bx	lr

080092d4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 80092d4:	b508      	push	{r3, lr}
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 80092d6:	f7fb f890 	bl	80043fa <USBD_LL_Start>
  
  return USBD_OK;  
}
 80092da:	2000      	movs	r0, #0
 80092dc:	bd08      	pop	{r3, pc}

080092de <USBD_Stop>:
  *         Stop the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Stop   (USBD_HandleTypeDef *pdev)
{
 80092de:	b510      	push	{r4, lr}
  /* Free Class Resources */
  pdev->pClass->DeInit(pdev, pdev->dev_config);  
 80092e0:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80092e4:	7901      	ldrb	r1, [r0, #4]
 80092e6:	685b      	ldr	r3, [r3, #4]
{
 80092e8:	4604      	mov	r4, r0
  pdev->pClass->DeInit(pdev, pdev->dev_config);  
 80092ea:	4798      	blx	r3

  /* Stop the low level driver  */
  USBD_LL_Stop(pdev); 
 80092ec:	4620      	mov	r0, r4
 80092ee:	f7fb f88b 	bl	8004408 <USBD_LL_Stop>
  
  return USBD_OK;  
}
 80092f2:	2000      	movs	r0, #0
 80092f4:	bd10      	pop	{r4, pc}

080092f6 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80092f6:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_FAIL;
  
  if(pdev->pClass != NULL)
 80092f8:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80092fc:	b90b      	cbnz	r3, 8009302 <USBD_SetClassConfig+0xc>
  USBD_StatusTypeDef   ret = USBD_FAIL;
 80092fe:	2002      	movs	r0, #2
 8009300:	bd08      	pop	{r3, pc}
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	4798      	blx	r3
 8009306:	2800      	cmp	r0, #0
 8009308:	d1f9      	bne.n	80092fe <USBD_SetClassConfig+0x8>
    {
      ret = USBD_OK;
    }
  }
  return ret; 
}
 800930a:	bd08      	pop	{r3, pc}

0800930c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800930c:	b508      	push	{r3, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 800930e:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8009312:	685b      	ldr	r3, [r3, #4]
 8009314:	4798      	blx	r3
  return USBD_OK;
}
 8009316:	2000      	movs	r0, #0
 8009318:	bd08      	pop	{r3, pc}

0800931a <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800931a:	b538      	push	{r3, r4, r5, lr}
 800931c:	4604      	mov	r4, r0

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800931e:	f500 7502 	add.w	r5, r0, #520	; 0x208
 8009322:	4628      	mov	r0, r5
 8009324:	f000 fa75 	bl	8009812 <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 8009328:	2301      	movs	r3, #1
  pdev->ep0_data_len = pdev->request.wLength;
  
  switch (pdev->request.bmRequest & 0x1F) 
 800932a:	f894 1208 	ldrb.w	r1, [r4, #520]	; 0x208
  pdev->ep0_state = USBD_EP0_SETUP;
 800932e:	f8c4 31f4 	str.w	r3, [r4, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
 8009332:	f8b4 320e 	ldrh.w	r3, [r4, #526]	; 0x20e
 8009336:	f8c4 31f8 	str.w	r3, [r4, #504]	; 0x1f8
  switch (pdev->request.bmRequest & 0x1F) 
 800933a:	f001 031f 	and.w	r3, r1, #31
 800933e:	2b01      	cmp	r3, #1
 8009340:	d00e      	beq.n	8009360 <USBD_LL_SetupStage+0x46>
 8009342:	d307      	bcc.n	8009354 <USBD_LL_SetupStage+0x3a>
 8009344:	2b02      	cmp	r3, #2
 8009346:	d010      	beq.n	800936a <USBD_LL_SetupStage+0x50>
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
    break;
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 8009348:	f001 0180 	and.w	r1, r1, #128	; 0x80
 800934c:	4620      	mov	r0, r4
 800934e:	f7fb f87a 	bl	8004446 <USBD_LL_StallEP>
    break;
 8009352:	e003      	b.n	800935c <USBD_LL_SetupStage+0x42>
    USBD_StdDevReq (pdev, &pdev->request);
 8009354:	4629      	mov	r1, r5
 8009356:	4620      	mov	r0, r4
 8009358:	f000 f8e6 	bl	8009528 <USBD_StdDevReq>
  }  
  return USBD_OK;  
}
 800935c:	2000      	movs	r0, #0
 800935e:	bd38      	pop	{r3, r4, r5, pc}
    USBD_StdItfReq(pdev, &pdev->request);
 8009360:	4629      	mov	r1, r5
 8009362:	4620      	mov	r0, r4
 8009364:	f000 f9da 	bl	800971c <USBD_StdItfReq>
    break;
 8009368:	e7f8      	b.n	800935c <USBD_LL_SetupStage+0x42>
    USBD_StdEPReq(pdev, &pdev->request);   
 800936a:	4629      	mov	r1, r5
 800936c:	4620      	mov	r0, r4
 800936e:	f000 f9ed 	bl	800974c <USBD_StdEPReq>
    break;
 8009372:	e7f3      	b.n	800935c <USBD_LL_SetupStage+0x42>

08009374 <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 8009374:	b538      	push	{r3, r4, r5, lr}
 8009376:	4604      	mov	r4, r0
 8009378:	4615      	mov	r5, r2
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 800937a:	bb11      	cbnz	r1, 80093c2 <USBD_LL_DataOutStage+0x4e>
  {
    pep = &pdev->ep_out[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 800937c:	f8d0 31f4 	ldr.w	r3, [r0, #500]	; 0x1f4
 8009380:	2b03      	cmp	r3, #3
 8009382:	d10f      	bne.n	80093a4 <USBD_LL_DataOutStage+0x30>
    {
      if(pep->rem_length > pep->maxpacket)
 8009384:	f8d0 310c 	ldr.w	r3, [r0, #268]	; 0x10c
 8009388:	f8d0 2110 	ldr.w	r2, [r0, #272]	; 0x110
 800938c:	4293      	cmp	r3, r2
 800938e:	d90b      	bls.n	80093a8 <USBD_LL_DataOutStage+0x34>
      {
        pep->rem_length -=  pep->maxpacket;
 8009390:	1a9b      	subs	r3, r3, r2
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 8009392:	429a      	cmp	r2, r3
 8009394:	bf28      	it	cs
 8009396:	461a      	movcs	r2, r3
        pep->rem_length -=  pep->maxpacket;
 8009398:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
        USBD_CtlContinueRx (pdev, 
 800939c:	b292      	uxth	r2, r2
 800939e:	4629      	mov	r1, r5
 80093a0:	f000 fa96 	bl	80098d0 <USBD_CtlContinueRx>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataOut(pdev, epnum); 
  }  
  return USBD_OK;
}
 80093a4:	2000      	movs	r0, #0
 80093a6:	bd38      	pop	{r3, r4, r5, pc}
        if((pdev->pClass->EP0_RxReady != NULL)&&
 80093a8:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80093ac:	691b      	ldr	r3, [r3, #16]
 80093ae:	b123      	cbz	r3, 80093ba <USBD_LL_DataOutStage+0x46>
 80093b0:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 80093b4:	2a03      	cmp	r2, #3
 80093b6:	d100      	bne.n	80093ba <USBD_LL_DataOutStage+0x46>
          pdev->pClass->EP0_RxReady(pdev); 
 80093b8:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 80093ba:	4620      	mov	r0, r4
 80093bc:	f000 fa90 	bl	80098e0 <USBD_CtlSendStatus>
 80093c0:	e7f0      	b.n	80093a4 <USBD_LL_DataOutStage+0x30>
  else if((pdev->pClass->DataOut != NULL)&&
 80093c2:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80093c6:	699b      	ldr	r3, [r3, #24]
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d0eb      	beq.n	80093a4 <USBD_LL_DataOutStage+0x30>
 80093cc:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 80093d0:	2a03      	cmp	r2, #3
 80093d2:	d1e7      	bne.n	80093a4 <USBD_LL_DataOutStage+0x30>
    pdev->pClass->DataOut(pdev, epnum); 
 80093d4:	4798      	blx	r3
 80093d6:	e7e5      	b.n	80093a4 <USBD_LL_DataOutStage+0x30>

080093d8 <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 80093d8:	b570      	push	{r4, r5, r6, lr}
 80093da:	4613      	mov	r3, r2
 80093dc:	4604      	mov	r4, r0
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 80093de:	460e      	mov	r6, r1
 80093e0:	2900      	cmp	r1, #0
 80093e2:	d13d      	bne.n	8009460 <USBD_LL_DataInStage+0x88>
  {
    pep = &pdev->ep_in[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 80093e4:	f8d0 21f4 	ldr.w	r2, [r0, #500]	; 0x1f4
 80093e8:	2a02      	cmp	r2, #2
 80093ea:	d10f      	bne.n	800940c <USBD_LL_DataInStage+0x34>
    {
      if(pep->rem_length > pep->maxpacket)
 80093ec:	69c5      	ldr	r5, [r0, #28]
 80093ee:	6a02      	ldr	r2, [r0, #32]
 80093f0:	4295      	cmp	r5, r2
 80093f2:	d914      	bls.n	800941e <USBD_LL_DataInStage+0x46>
      {
        pep->rem_length -=  pep->maxpacket;
 80093f4:	1aaa      	subs	r2, r5, r2
 80093f6:	61c2      	str	r2, [r0, #28]
        
        USBD_CtlContinueSendData (pdev, 
 80093f8:	4619      	mov	r1, r3
 80093fa:	b292      	uxth	r2, r2
 80093fc:	f000 fa51 	bl	80098a2 <USBD_CtlContinueSendData>
                                  pdata, 
                                  pep->rem_length);
        
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8009400:	4633      	mov	r3, r6
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
          pdev->ep0_data_len = 0;
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8009402:	461a      	mov	r2, r3
 8009404:	4619      	mov	r1, r3
 8009406:	4620      	mov	r0, r4
 8009408:	f7fb f84c 	bl	80044a4 <USBD_LL_PrepareReceive>
          }          
          USBD_CtlReceiveStatus(pdev);
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 800940c:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 8009410:	2b01      	cmp	r3, #1
 8009412:	d102      	bne.n	800941a <USBD_LL_DataInStage+0x42>
    {
      USBD_RunTestMode(pdev); 
      pdev->dev_test_mode = 0;
 8009414:	2300      	movs	r3, #0
 8009416:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum); 
  }  
  return USBD_OK;
}
 800941a:	2000      	movs	r0, #0
 800941c:	bd70      	pop	{r4, r5, r6, pc}
        if((pep->total_length % pep->maxpacket == 0) &&
 800941e:	6983      	ldr	r3, [r0, #24]
 8009420:	fbb3 f5f2 	udiv	r5, r3, r2
 8009424:	fb02 3515 	mls	r5, r2, r5, r3
 8009428:	b965      	cbnz	r5, 8009444 <USBD_LL_DataInStage+0x6c>
 800942a:	429a      	cmp	r2, r3
 800942c:	d80a      	bhi.n	8009444 <USBD_LL_DataInStage+0x6c>
           (pep->total_length >= pep->maxpacket) &&
 800942e:	f8d0 21f8 	ldr.w	r2, [r0, #504]	; 0x1f8
 8009432:	4293      	cmp	r3, r2
 8009434:	d206      	bcs.n	8009444 <USBD_LL_DataInStage+0x6c>
          USBD_CtlContinueSendData(pdev , NULL, 0);
 8009436:	462a      	mov	r2, r5
 8009438:	f000 fa33 	bl	80098a2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 800943c:	f8c4 51f8 	str.w	r5, [r4, #504]	; 0x1f8
        USBD_LL_PrepareReceive (pdev,
 8009440:	462b      	mov	r3, r5
 8009442:	e7de      	b.n	8009402 <USBD_LL_DataInStage+0x2a>
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8009444:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8009448:	68db      	ldr	r3, [r3, #12]
 800944a:	b12b      	cbz	r3, 8009458 <USBD_LL_DataInStage+0x80>
 800944c:	f894 21fc 	ldrb.w	r2, [r4, #508]	; 0x1fc
 8009450:	2a03      	cmp	r2, #3
 8009452:	d101      	bne.n	8009458 <USBD_LL_DataInStage+0x80>
            pdev->pClass->EP0_TxSent(pdev); 
 8009454:	4620      	mov	r0, r4
 8009456:	4798      	blx	r3
          USBD_CtlReceiveStatus(pdev);
 8009458:	4620      	mov	r0, r4
 800945a:	f000 fa4c 	bl	80098f6 <USBD_CtlReceiveStatus>
 800945e:	e7d5      	b.n	800940c <USBD_LL_DataInStage+0x34>
  else if((pdev->pClass->DataIn != NULL)&& 
 8009460:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8009464:	695b      	ldr	r3, [r3, #20]
 8009466:	2b00      	cmp	r3, #0
 8009468:	d0d7      	beq.n	800941a <USBD_LL_DataInStage+0x42>
 800946a:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 800946e:	2a03      	cmp	r2, #3
 8009470:	d1d3      	bne.n	800941a <USBD_LL_DataInStage+0x42>
    pdev->pClass->DataIn(pdev, epnum); 
 8009472:	4798      	blx	r3
 8009474:	e7d1      	b.n	800941a <USBD_LL_DataInStage+0x42>

08009476 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 8009476:	b538      	push	{r3, r4, r5, lr}
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8009478:	2200      	movs	r2, #0
{
 800947a:	4604      	mov	r4, r0
  USBD_LL_OpenEP(pdev,
 800947c:	4611      	mov	r1, r2
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800947e:	2540      	movs	r5, #64	; 0x40
  USBD_LL_OpenEP(pdev,
 8009480:	2340      	movs	r3, #64	; 0x40
 8009482:	f7fa ffc8 	bl	8004416 <USBD_LL_OpenEP>
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 8009486:	462b      	mov	r3, r5
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009488:	f8c4 5110 	str.w	r5, [r4, #272]	; 0x110
  USBD_LL_OpenEP(pdev,
 800948c:	2200      	movs	r2, #0
 800948e:	2180      	movs	r1, #128	; 0x80
 8009490:	4620      	mov	r0, r4
 8009492:	f7fa ffc0 	bl	8004416 <USBD_LL_OpenEP>
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009496:	2301      	movs	r3, #1
 8009498:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 800949c:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80094a0:	6225      	str	r5, [r4, #32]
  if (pdev->pClassData) 
 80094a2:	b12b      	cbz	r3, 80094b0 <USBD_LL_Reset+0x3a>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 80094a4:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 80094a8:	7921      	ldrb	r1, [r4, #4]
 80094aa:	685b      	ldr	r3, [r3, #4]
 80094ac:	4620      	mov	r0, r4
 80094ae:	4798      	blx	r3
 
  
  return USBD_OK;
}
 80094b0:	2000      	movs	r0, #0
 80094b2:	bd38      	pop	{r3, r4, r5, pc}

080094b4 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 80094b4:	7401      	strb	r1, [r0, #16]
  return USBD_OK;
}
 80094b6:	2000      	movs	r0, #0
 80094b8:	4770      	bx	lr

080094ba <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 80094ba:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 80094be:	f880 31fd 	strb.w	r3, [r0, #509]	; 0x1fd
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80094c2:	2304      	movs	r3, #4
 80094c4:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 80094c8:	2000      	movs	r0, #0
 80094ca:	4770      	bx	lr

080094cc <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_state = pdev->dev_old_state;  
 80094cc:	f890 31fd 	ldrb.w	r3, [r0, #509]	; 0x1fd
 80094d0:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 80094d4:	2000      	movs	r0, #0
 80094d6:	4770      	bx	lr

080094d8 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 80094d8:	b508      	push	{r3, lr}
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 80094da:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 80094de:	2a03      	cmp	r2, #3
 80094e0:	d104      	bne.n	80094ec <USBD_LL_SOF+0x14>
  {
    if(pdev->pClass->SOF != NULL)
 80094e2:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80094e6:	69db      	ldr	r3, [r3, #28]
 80094e8:	b103      	cbz	r3, 80094ec <USBD_LL_SOF+0x14>
    {
      pdev->pClass->SOF(pdev);
 80094ea:	4798      	blx	r3
    }
  }
  return USBD_OK;
}
 80094ec:	2000      	movs	r0, #0
 80094ee:	bd08      	pop	{r3, pc}

080094f0 <USBD_LL_IsoINIncomplete>:
 80094f0:	2000      	movs	r0, #0
 80094f2:	4770      	bx	lr

080094f4 <USBD_LL_IsoOUTIncomplete>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
  return USBD_OK;
}
 80094f4:	2000      	movs	r0, #0
 80094f6:	4770      	bx	lr

080094f8 <USBD_LL_DevConnected>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef  *pdev)
{
  return USBD_OK;
}
 80094f8:	2000      	movs	r0, #0
 80094fa:	4770      	bx	lr

080094fc <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef  *pdev)
{
 80094fc:	b508      	push	{r3, lr}
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80094fe:	2201      	movs	r2, #1
 8009500:	f880 21fc 	strb.w	r2, [r0, #508]	; 0x1fc
  pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8009504:	f8d0 2214 	ldr.w	r2, [r0, #532]	; 0x214
 8009508:	7901      	ldrb	r1, [r0, #4]
 800950a:	6852      	ldr	r2, [r2, #4]
 800950c:	4790      	blx	r2
   
  return USBD_OK;
}
 800950e:	2000      	movs	r0, #0
 8009510:	bd08      	pop	{r3, pc}

08009512 <USBD_CtlError.constprop.0>:
* @param  pdev: device instance
* @param  req: usb request
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
 8009512:	b510      	push	{r4, lr}
                            USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev , 0x80);
 8009514:	2180      	movs	r1, #128	; 0x80
void USBD_CtlError( USBD_HandleTypeDef *pdev ,
 8009516:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev , 0x80);
 8009518:	f7fa ff95 	bl	8004446 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 800951c:	4620      	mov	r0, r4
 800951e:	2100      	movs	r1, #0
}
 8009520:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_StallEP(pdev , 0);
 8009524:	f7fa bf8f 	b.w	8004446 <USBD_LL_StallEP>

08009528 <USBD_StdDevReq>:
{
 8009528:	b537      	push	{r0, r1, r2, r4, r5, lr}
  switch (req->bRequest) 
 800952a:	784b      	ldrb	r3, [r1, #1]
{
 800952c:	4604      	mov	r4, r0
 800952e:	460d      	mov	r5, r1
  switch (req->bRequest) 
 8009530:	2b09      	cmp	r3, #9
 8009532:	d879      	bhi.n	8009628 <USBD_StdDevReq+0x100>
 8009534:	e8df f013 	tbh	[pc, r3, lsl #1]
 8009538:	00e500c9 	.word	0x00e500c9
 800953c:	00d90078 	.word	0x00d90078
 8009540:	006d0078 	.word	0x006d0078
 8009544:	0078000a 	.word	0x0078000a
 8009548:	008d00b9 	.word	0x008d00b9
  switch (req->wValue >> 8)
 800954c:	884b      	ldrh	r3, [r1, #2]
 800954e:	0a1a      	lsrs	r2, r3, #8
 8009550:	3a01      	subs	r2, #1
 8009552:	2a06      	cmp	r2, #6
 8009554:	d868      	bhi.n	8009628 <USBD_StdDevReq+0x100>
 8009556:	e8df f002 	tbb	[pc, r2]
 800955a:	1c04      	.short	0x1c04
 800955c:	49676729 	.word	0x49676729
 8009560:	52          	.byte	0x52
 8009561:	00          	.byte	0x00
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009562:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8009566:	681b      	ldr	r3, [r3, #0]
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8009568:	7c20      	ldrb	r0, [r4, #16]
 800956a:	f10d 0106 	add.w	r1, sp, #6
 800956e:	4798      	blx	r3
  if((len != 0)&& (req->wLength != 0))
 8009570:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8009574:	2a00      	cmp	r2, #0
 8009576:	d067      	beq.n	8009648 <USBD_StdDevReq+0x120>
 8009578:	88eb      	ldrh	r3, [r5, #6]
 800957a:	2b00      	cmp	r3, #0
 800957c:	d064      	beq.n	8009648 <USBD_StdDevReq+0x120>
    len = MIN(len , req->wLength);
 800957e:	429a      	cmp	r2, r3
 8009580:	bf28      	it	cs
 8009582:	461a      	movcs	r2, r3
 8009584:	f8ad 2006 	strh.w	r2, [sp, #6]
    USBD_CtlSendData (pdev, 
 8009588:	4601      	mov	r1, r0
    USBD_CtlSendData (pdev, 
 800958a:	4620      	mov	r0, r4
 800958c:	f000 f97c 	bl	8009888 <USBD_CtlSendData>
 8009590:	e05a      	b.n	8009648 <USBD_StdDevReq+0x120>
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 8009592:	7c02      	ldrb	r2, [r0, #16]
 8009594:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8009598:	b932      	cbnz	r2, 80095a8 <USBD_StdDevReq+0x80>
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 800959a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 800959c:	f10d 0006 	add.w	r0, sp, #6
 80095a0:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80095a2:	2302      	movs	r3, #2
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80095a4:	7043      	strb	r3, [r0, #1]
 80095a6:	e7e3      	b.n	8009570 <USBD_StdDevReq+0x48>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 80095a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095aa:	e7f7      	b.n	800959c <USBD_StdDevReq+0x74>
    switch ((uint8_t)(req->wValue))
 80095ac:	b2db      	uxtb	r3, r3
 80095ae:	2b05      	cmp	r3, #5
 80095b0:	d83a      	bhi.n	8009628 <USBD_StdDevReq+0x100>
 80095b2:	e8df f003 	tbb	[pc, r3]
 80095b6:	0703      	.short	0x0703
 80095b8:	17130f0b 	.word	0x17130f0b
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 80095bc:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 80095c0:	685b      	ldr	r3, [r3, #4]
 80095c2:	e7d1      	b.n	8009568 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80095c4:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 80095c8:	689b      	ldr	r3, [r3, #8]
 80095ca:	e7cd      	b.n	8009568 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80095cc:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 80095d0:	68db      	ldr	r3, [r3, #12]
 80095d2:	e7c9      	b.n	8009568 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80095d4:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 80095d8:	691b      	ldr	r3, [r3, #16]
 80095da:	e7c5      	b.n	8009568 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80095dc:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 80095e0:	695b      	ldr	r3, [r3, #20]
 80095e2:	e7c1      	b.n	8009568 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80095e4:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 80095e8:	699b      	ldr	r3, [r3, #24]
 80095ea:	e7bd      	b.n	8009568 <USBD_StdDevReq+0x40>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 80095ec:	7c03      	ldrb	r3, [r0, #16]
 80095ee:	b9db      	cbnz	r3, 8009628 <USBD_StdDevReq+0x100>
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80095f0:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80095f4:	f10d 0006 	add.w	r0, sp, #6
 80095f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80095fa:	4798      	blx	r3
 80095fc:	e7b8      	b.n	8009570 <USBD_StdDevReq+0x48>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 80095fe:	7c03      	ldrb	r3, [r0, #16]
 8009600:	b993      	cbnz	r3, 8009628 <USBD_StdDevReq+0x100>
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8009602:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8009606:	f10d 0006 	add.w	r0, sp, #6
 800960a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800960c:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800960e:	2307      	movs	r3, #7
 8009610:	e7c8      	b.n	80095a4 <USBD_StdDevReq+0x7c>
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 8009612:	888b      	ldrh	r3, [r1, #4]
 8009614:	b943      	cbnz	r3, 8009628 <USBD_StdDevReq+0x100>
 8009616:	88cb      	ldrh	r3, [r1, #6]
 8009618:	b933      	cbnz	r3, 8009628 <USBD_StdDevReq+0x100>
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 800961a:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 800961e:	788d      	ldrb	r5, [r1, #2]
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8009620:	2b03      	cmp	r3, #3
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8009622:	f005 057f 	and.w	r5, r5, #127	; 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8009626:	d103      	bne.n	8009630 <USBD_StdDevReq+0x108>
    USBD_CtlError(pdev , req);
 8009628:	4620      	mov	r0, r4
 800962a:	f7ff ff72 	bl	8009512 <USBD_CtlError.constprop.0>
    break;
 800962e:	e00b      	b.n	8009648 <USBD_StdDevReq+0x120>
      pdev->dev_address = dev_addr;
 8009630:	f880 51fe 	strb.w	r5, [r0, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 8009634:	4629      	mov	r1, r5
 8009636:	f7fa ff27 	bl	8004488 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 800963a:	4620      	mov	r0, r4
 800963c:	f000 f950 	bl	80098e0 <USBD_CtlSendStatus>
      if (dev_addr != 0) 
 8009640:	b12d      	cbz	r5, 800964e <USBD_StdDevReq+0x126>
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 8009642:	2302      	movs	r3, #2
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8009644:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
}
 8009648:	2000      	movs	r0, #0
 800964a:	b003      	add	sp, #12
 800964c:	bd30      	pop	{r4, r5, pc}
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 800964e:	2301      	movs	r3, #1
 8009650:	e7f8      	b.n	8009644 <USBD_StdDevReq+0x11c>
  cfgidx = (uint8_t)(req->wValue);                 
 8009652:	7889      	ldrb	r1, [r1, #2]
 8009654:	4d30      	ldr	r5, [pc, #192]	; (8009718 <USBD_StdDevReq+0x1f0>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8009656:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);                 
 8009658:	7029      	strb	r1, [r5, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 800965a:	d8e5      	bhi.n	8009628 <USBD_StdDevReq+0x100>
    switch (pdev->dev_state) 
 800965c:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8009660:	2b02      	cmp	r3, #2
 8009662:	d00c      	beq.n	800967e <USBD_StdDevReq+0x156>
 8009664:	2b03      	cmp	r3, #3
 8009666:	d1df      	bne.n	8009628 <USBD_StdDevReq+0x100>
      if (cfgidx == 0) 
 8009668:	b9b1      	cbnz	r1, 8009698 <USBD_StdDevReq+0x170>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800966a:	2302      	movs	r3, #2
 800966c:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        pdev->dev_config = cfgidx;          
 8009670:	6041      	str	r1, [r0, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 8009672:	f7ff fe4b 	bl	800930c <USBD_ClrClassConfig>
      USBD_CtlSendStatus(pdev);
 8009676:	4620      	mov	r0, r4
 8009678:	f000 f932 	bl	80098e0 <USBD_CtlSendStatus>
 800967c:	e7e4      	b.n	8009648 <USBD_StdDevReq+0x120>
      if (cfgidx) 
 800967e:	2900      	cmp	r1, #0
 8009680:	d0f9      	beq.n	8009676 <USBD_StdDevReq+0x14e>
        pdev->dev_config = cfgidx;
 8009682:	2101      	movs	r1, #1
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8009684:	2303      	movs	r3, #3
        pdev->dev_config = cfgidx;
 8009686:	6041      	str	r1, [r0, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8009688:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 800968c:	4620      	mov	r0, r4
 800968e:	f7ff fe32 	bl	80092f6 <USBD_SetClassConfig>
 8009692:	2802      	cmp	r0, #2
 8009694:	d1ef      	bne.n	8009676 <USBD_StdDevReq+0x14e>
 8009696:	e7c7      	b.n	8009628 <USBD_StdDevReq+0x100>
      else  if (cfgidx != pdev->dev_config) 
 8009698:	6841      	ldr	r1, [r0, #4]
 800969a:	2901      	cmp	r1, #1
 800969c:	d0eb      	beq.n	8009676 <USBD_StdDevReq+0x14e>
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 800969e:	b2c9      	uxtb	r1, r1
 80096a0:	f7ff fe34 	bl	800930c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80096a4:	7829      	ldrb	r1, [r5, #0]
 80096a6:	6061      	str	r1, [r4, #4]
 80096a8:	e7f0      	b.n	800968c <USBD_StdDevReq+0x164>
  if (req->wLength != 1) 
 80096aa:	88ca      	ldrh	r2, [r1, #6]
 80096ac:	2a01      	cmp	r2, #1
 80096ae:	d1bb      	bne.n	8009628 <USBD_StdDevReq+0x100>
    switch (pdev->dev_state )  
 80096b0:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 80096b4:	2b02      	cmp	r3, #2
 80096b6:	d003      	beq.n	80096c0 <USBD_StdDevReq+0x198>
 80096b8:	2b03      	cmp	r3, #3
 80096ba:	d1b5      	bne.n	8009628 <USBD_StdDevReq+0x100>
      USBD_CtlSendData (pdev, 
 80096bc:	1d01      	adds	r1, r0, #4
 80096be:	e764      	b.n	800958a <USBD_StdDevReq+0x62>
      pdev->dev_default_config = 0;
 80096c0:	4601      	mov	r1, r0
 80096c2:	2300      	movs	r3, #0
 80096c4:	f841 3f08 	str.w	r3, [r1, #8]!
 80096c8:	e75f      	b.n	800958a <USBD_StdDevReq+0x62>
  switch (pdev->dev_state) 
 80096ca:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 80096ce:	3b02      	subs	r3, #2
 80096d0:	2b01      	cmp	r3, #1
 80096d2:	d8a9      	bhi.n	8009628 <USBD_StdDevReq+0x100>
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 80096d4:	2301      	movs	r3, #1
 80096d6:	60c3      	str	r3, [r0, #12]
    if (pdev->dev_remote_wakeup) 
 80096d8:	f8d0 3204 	ldr.w	r3, [r0, #516]	; 0x204
 80096dc:	b10b      	cbz	r3, 80096e2 <USBD_StdDevReq+0x1ba>
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 80096de:	2303      	movs	r3, #3
 80096e0:	60c3      	str	r3, [r0, #12]
    USBD_CtlSendData (pdev, 
 80096e2:	2202      	movs	r2, #2
 80096e4:	f104 010c 	add.w	r1, r4, #12
 80096e8:	e74f      	b.n	800958a <USBD_StdDevReq+0x62>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80096ea:	884b      	ldrh	r3, [r1, #2]
 80096ec:	2b01      	cmp	r3, #1
 80096ee:	d1ab      	bne.n	8009648 <USBD_StdDevReq+0x120>
      pdev->dev_remote_wakeup = 0; 
 80096f0:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 80096f4:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 80096f8:	4629      	mov	r1, r5
 80096fa:	689b      	ldr	r3, [r3, #8]
 80096fc:	4620      	mov	r0, r4
 80096fe:	4798      	blx	r3
 8009700:	e7b9      	b.n	8009676 <USBD_StdDevReq+0x14e>
  switch (pdev->dev_state)
 8009702:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8009706:	3b02      	subs	r3, #2
 8009708:	2b01      	cmp	r3, #1
 800970a:	d88d      	bhi.n	8009628 <USBD_StdDevReq+0x100>
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 800970c:	884b      	ldrh	r3, [r1, #2]
 800970e:	2b01      	cmp	r3, #1
 8009710:	d19a      	bne.n	8009648 <USBD_StdDevReq+0x120>
      pdev->dev_remote_wakeup = 0; 
 8009712:	2300      	movs	r3, #0
 8009714:	e7ec      	b.n	80096f0 <USBD_StdDevReq+0x1c8>
 8009716:	bf00      	nop
 8009718:	2000059a 	.word	0x2000059a

0800971c <USBD_StdItfReq>:
{
 800971c:	b538      	push	{r3, r4, r5, lr}
  switch (pdev->dev_state) 
 800971e:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8009722:	2b03      	cmp	r3, #3
{
 8009724:	4604      	mov	r4, r0
 8009726:	460d      	mov	r5, r1
  switch (pdev->dev_state) 
 8009728:	d10d      	bne.n	8009746 <USBD_StdItfReq+0x2a>
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 800972a:	790b      	ldrb	r3, [r1, #4]
 800972c:	2b01      	cmp	r3, #1
 800972e:	d80a      	bhi.n	8009746 <USBD_StdItfReq+0x2a>
      pdev->pClass->Setup (pdev, req); 
 8009730:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8009734:	689b      	ldr	r3, [r3, #8]
 8009736:	4798      	blx	r3
      if((req->wLength == 0)&& (ret == USBD_OK))
 8009738:	88eb      	ldrh	r3, [r5, #6]
 800973a:	b913      	cbnz	r3, 8009742 <USBD_StdItfReq+0x26>
         USBD_CtlSendStatus(pdev);
 800973c:	4620      	mov	r0, r4
 800973e:	f000 f8cf 	bl	80098e0 <USBD_CtlSendStatus>
}
 8009742:	2000      	movs	r0, #0
 8009744:	bd38      	pop	{r3, r4, r5, pc}
     USBD_CtlError(pdev , req);
 8009746:	f7ff fee4 	bl	8009512 <USBD_CtlError.constprop.0>
    break;
 800974a:	e7fa      	b.n	8009742 <USBD_StdItfReq+0x26>

0800974c <USBD_StdEPReq>:
{
 800974c:	b570      	push	{r4, r5, r6, lr}
  if ((req->bmRequest & 0x60) == 0x20)
 800974e:	780a      	ldrb	r2, [r1, #0]
  ep_addr  = LOBYTE(req->wIndex);   
 8009750:	888e      	ldrh	r6, [r1, #4]
  if ((req->bmRequest & 0x60) == 0x20)
 8009752:	f002 0260 	and.w	r2, r2, #96	; 0x60
 8009756:	2a20      	cmp	r2, #32
{
 8009758:	4604      	mov	r4, r0
 800975a:	460d      	mov	r5, r1
  ep_addr  = LOBYTE(req->wIndex);   
 800975c:	b2f3      	uxtb	r3, r6
  if ((req->bmRequest & 0x60) == 0x20)
 800975e:	d105      	bne.n	800976c <USBD_StdEPReq+0x20>
    pdev->pClass->Setup (pdev, req);
 8009760:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8009764:	689b      	ldr	r3, [r3, #8]
 8009766:	4798      	blx	r3
}
 8009768:	2000      	movs	r0, #0
 800976a:	bd70      	pop	{r4, r5, r6, pc}
  switch (req->bRequest) 
 800976c:	784a      	ldrb	r2, [r1, #1]
 800976e:	2a01      	cmp	r2, #1
 8009770:	d01c      	beq.n	80097ac <USBD_StdEPReq+0x60>
 8009772:	d32a      	bcc.n	80097ca <USBD_StdEPReq+0x7e>
 8009774:	2a03      	cmp	r2, #3
 8009776:	d1f7      	bne.n	8009768 <USBD_StdEPReq+0x1c>
    switch (pdev->dev_state) 
 8009778:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 800977c:	2a02      	cmp	r2, #2
 800977e:	d040      	beq.n	8009802 <USBD_StdEPReq+0xb6>
 8009780:	2a03      	cmp	r2, #3
 8009782:	d002      	beq.n	800978a <USBD_StdEPReq+0x3e>
      USBD_CtlError(pdev , req);
 8009784:	f7ff fec5 	bl	8009512 <USBD_CtlError.constprop.0>
      break;
 8009788:	e7ee      	b.n	8009768 <USBD_StdEPReq+0x1c>
      if (req->wValue == USB_FEATURE_EP_HALT)
 800978a:	884a      	ldrh	r2, [r1, #2]
 800978c:	b922      	cbnz	r2, 8009798 <USBD_StdEPReq+0x4c>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 800978e:	065e      	lsls	r6, r3, #25
 8009790:	d002      	beq.n	8009798 <USBD_StdEPReq+0x4c>
          USBD_LL_StallEP(pdev , ep_addr);
 8009792:	4619      	mov	r1, r3
 8009794:	f7fa fe57 	bl	8004446 <USBD_LL_StallEP>
          pdev->pClass->Setup (pdev, req);
 8009798:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 800979c:	4629      	mov	r1, r5
 800979e:	689b      	ldr	r3, [r3, #8]
 80097a0:	4620      	mov	r0, r4
 80097a2:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 80097a4:	4620      	mov	r0, r4
 80097a6:	f000 f89b 	bl	80098e0 <USBD_CtlSendStatus>
 80097aa:	e7dd      	b.n	8009768 <USBD_StdEPReq+0x1c>
    switch (pdev->dev_state) 
 80097ac:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 80097b0:	2a02      	cmp	r2, #2
 80097b2:	d026      	beq.n	8009802 <USBD_StdEPReq+0xb6>
 80097b4:	2a03      	cmp	r2, #3
 80097b6:	d1e5      	bne.n	8009784 <USBD_StdEPReq+0x38>
      if (req->wValue == USB_FEATURE_EP_HALT)
 80097b8:	884a      	ldrh	r2, [r1, #2]
 80097ba:	2a00      	cmp	r2, #0
 80097bc:	d1d4      	bne.n	8009768 <USBD_StdEPReq+0x1c>
        if ((ep_addr & 0x7F) != 0x00) 
 80097be:	0659      	lsls	r1, r3, #25
 80097c0:	d0f0      	beq.n	80097a4 <USBD_StdEPReq+0x58>
          USBD_LL_ClearStallEP(pdev , ep_addr);
 80097c2:	4619      	mov	r1, r3
 80097c4:	f7fa fe46 	bl	8004454 <USBD_LL_ClearStallEP>
 80097c8:	e7e6      	b.n	8009798 <USBD_StdEPReq+0x4c>
    switch (pdev->dev_state) 
 80097ca:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 80097ce:	2a02      	cmp	r2, #2
 80097d0:	d017      	beq.n	8009802 <USBD_StdEPReq+0xb6>
 80097d2:	2a03      	cmp	r2, #3
 80097d4:	d1d6      	bne.n	8009784 <USBD_StdEPReq+0x38>
 80097d6:	f003 057f 	and.w	r5, r3, #127	; 0x7f
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 80097da:	f016 0f80 	tst.w	r6, #128	; 0x80
 80097de:	eb00 1505 	add.w	r5, r0, r5, lsl #4
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 80097e2:	4619      	mov	r1, r3
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 80097e4:	bf14      	ite	ne
 80097e6:	3514      	addne	r5, #20
 80097e8:	f505 7582 	addeq.w	r5, r5, #260	; 0x104
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 80097ec:	f7fa fe39 	bl	8004462 <USBD_LL_IsStallEP>
 80097f0:	b168      	cbz	r0, 800980e <USBD_StdEPReq+0xc2>
        pep->status = 0x0001;     
 80097f2:	2301      	movs	r3, #1
 80097f4:	602b      	str	r3, [r5, #0]
      USBD_CtlSendData (pdev,
 80097f6:	2202      	movs	r2, #2
 80097f8:	4629      	mov	r1, r5
 80097fa:	4620      	mov	r0, r4
 80097fc:	f000 f844 	bl	8009888 <USBD_CtlSendData>
      break;
 8009800:	e7b2      	b.n	8009768 <USBD_StdEPReq+0x1c>
      if ((ep_addr & 0x7F) != 0x00) 
 8009802:	065a      	lsls	r2, r3, #25
 8009804:	d0b0      	beq.n	8009768 <USBD_StdEPReq+0x1c>
        USBD_LL_StallEP(pdev , ep_addr);
 8009806:	4619      	mov	r1, r3
 8009808:	f7fa fe1d 	bl	8004446 <USBD_LL_StallEP>
 800980c:	e7ac      	b.n	8009768 <USBD_StdEPReq+0x1c>
        pep->status = 0x0000;  
 800980e:	6028      	str	r0, [r5, #0]
 8009810:	e7f1      	b.n	80097f6 <USBD_StdEPReq+0xaa>

08009812 <USBD_ParseSetupRequest>:
  req->bmRequest     = *(uint8_t *)  (pdata);
 8009812:	780b      	ldrb	r3, [r1, #0]
 8009814:	7003      	strb	r3, [r0, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 8009816:	784b      	ldrb	r3, [r1, #1]
 8009818:	7043      	strb	r3, [r0, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 800981a:	78ca      	ldrb	r2, [r1, #3]
 800981c:	788b      	ldrb	r3, [r1, #2]
 800981e:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8009822:	8043      	strh	r3, [r0, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 8009824:	794a      	ldrb	r2, [r1, #5]
 8009826:	790b      	ldrb	r3, [r1, #4]
 8009828:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800982c:	8083      	strh	r3, [r0, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 800982e:	79ca      	ldrb	r2, [r1, #7]
 8009830:	798b      	ldrb	r3, [r1, #6]
 8009832:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8009836:	80c3      	strh	r3, [r0, #6]
 8009838:	4770      	bx	lr

0800983a <USBD_CtlError>:
{
 800983a:	b510      	push	{r4, lr}
  USBD_LL_StallEP(pdev , 0x80);
 800983c:	2180      	movs	r1, #128	; 0x80
{
 800983e:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev , 0x80);
 8009840:	f7fa fe01 	bl	8004446 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 8009844:	4620      	mov	r0, r4
 8009846:	2100      	movs	r1, #0
}
 8009848:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_StallEP(pdev , 0);
 800984c:	f7fa bdfb 	b.w	8004446 <USBD_LL_StallEP>

08009850 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009850:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0;
  
  if (desc != NULL) 
 8009852:	b188      	cbz	r0, 8009878 <USBD_GetString+0x28>
 8009854:	4605      	mov	r5, r0
 8009856:	1a2b      	subs	r3, r5, r0
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0;

    while (*buf != '\0') 
 8009858:	f815 4b01 	ldrb.w	r4, [r5], #1
 800985c:	b2db      	uxtb	r3, r3
 800985e:	2c00      	cmp	r4, #0
 8009860:	d1f9      	bne.n	8009856 <USBD_GetString+0x6>
    *len =  USBD_GetLen(desc) * 2 + 2;    
 8009862:	005b      	lsls	r3, r3, #1
 8009864:	3302      	adds	r3, #2
 8009866:	8013      	strh	r3, [r2, #0]
    unicode[idx++] = *len;
 8009868:	700b      	strb	r3, [r1, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 800986a:	2303      	movs	r3, #3
 800986c:	704b      	strb	r3, [r1, #1]
 800986e:	3801      	subs	r0, #1
 8009870:	2302      	movs	r3, #2
    while (*desc != '\0') 
 8009872:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8009876:	b905      	cbnz	r5, 800987a <USBD_GetString+0x2a>
 8009878:	bd30      	pop	{r4, r5, pc}
      unicode[idx++] = *desc++;
 800987a:	1c5a      	adds	r2, r3, #1
 800987c:	b2d2      	uxtb	r2, r2
 800987e:	54cd      	strb	r5, [r1, r3]
      unicode[idx++] =  0x00;
 8009880:	3302      	adds	r3, #2
 8009882:	b2db      	uxtb	r3, r3
 8009884:	548c      	strb	r4, [r1, r2]
 8009886:	e7f4      	b.n	8009872 <USBD_GetString+0x22>

08009888 <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8009888:	b510      	push	{r4, lr}
 800988a:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 800988c:	2202      	movs	r2, #2
 800988e:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 8009892:	6183      	str	r3, [r0, #24]
  pdev->ep_in[0].rem_length   = len;
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8009894:	460a      	mov	r2, r1
  pdev->ep_in[0].rem_length   = len;
 8009896:	61c3      	str	r3, [r0, #28]
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8009898:	2100      	movs	r1, #0
 800989a:	f7fa fdfc 	bl	8004496 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 800989e:	2000      	movs	r0, #0
 80098a0:	bd10      	pop	{r4, pc}

080098a2 <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 80098a2:	b508      	push	{r3, lr}
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 80098a4:	4613      	mov	r3, r2
 80098a6:	460a      	mov	r2, r1
 80098a8:	2100      	movs	r1, #0
 80098aa:	f7fa fdf4 	bl	8004496 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 80098ae:	2000      	movs	r0, #0
 80098b0:	bd08      	pop	{r3, pc}

080098b2 <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 80098b2:	b510      	push	{r4, lr}
 80098b4:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 80098b6:	2203      	movs	r2, #3
 80098b8:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_out[0].total_length = len;
 80098bc:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  pdev->ep_out[0].rem_length   = len;
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 80098c0:	460a      	mov	r2, r1
  pdev->ep_out[0].rem_length   = len;
 80098c2:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
  USBD_LL_PrepareReceive (pdev,
 80098c6:	2100      	movs	r1, #0
 80098c8:	f7fa fdec 	bl	80044a4 <USBD_LL_PrepareReceive>
                          0,
                          pbuf,
                         len);
  
  return USBD_OK;
}
 80098cc:	2000      	movs	r0, #0
 80098ce:	bd10      	pop	{r4, pc}

080098d0 <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 80098d0:	b508      	push	{r3, lr}

  USBD_LL_PrepareReceive (pdev,
 80098d2:	4613      	mov	r3, r2
 80098d4:	460a      	mov	r2, r1
 80098d6:	2100      	movs	r1, #0
 80098d8:	f7fa fde4 	bl	80044a4 <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
}
 80098dc:	2000      	movs	r0, #0
 80098de:	bd08      	pop	{r3, pc}

080098e0 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 80098e0:	b508      	push	{r3, lr}

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80098e2:	2304      	movs	r3, #4
 80098e4:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 80098e8:	2300      	movs	r3, #0
 80098ea:	461a      	mov	r2, r3
 80098ec:	4619      	mov	r1, r3
 80098ee:	f7fa fdd2 	bl	8004496 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 80098f2:	2000      	movs	r0, #0
 80098f4:	bd08      	pop	{r3, pc}

080098f6 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 80098f6:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 80098f8:	2305      	movs	r3, #5
 80098fa:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 80098fe:	2300      	movs	r3, #0
 8009900:	461a      	mov	r2, r3
 8009902:	4619      	mov	r1, r3
 8009904:	f7fa fdce 	bl	80044a4 <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
}
 8009908:	2000      	movs	r0, #0
 800990a:	bd08      	pop	{r3, pc}

0800990c <disk_status>:
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800990c:	4b03      	ldr	r3, [pc, #12]	; (800991c <disk_status+0x10>)
 800990e:	181a      	adds	r2, r3, r0
 8009910:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8009914:	7a10      	ldrb	r0, [r2, #8]
 8009916:	685b      	ldr	r3, [r3, #4]
 8009918:	685b      	ldr	r3, [r3, #4]
 800991a:	4718      	bx	r3
 800991c:	200005bc 	.word	0x200005bc

08009920 <disk_initialize>:
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
  DSTATUS stat = RES_OK;
  
  if(disk.is_initialized[pdrv] == 0)
 8009920:	4b06      	ldr	r3, [pc, #24]	; (800993c <disk_initialize+0x1c>)
 8009922:	5c1a      	ldrb	r2, [r3, r0]
 8009924:	b942      	cbnz	r2, 8009938 <disk_initialize+0x18>
  { 
    disk.is_initialized[pdrv] = 1;
 8009926:	2201      	movs	r2, #1
 8009928:	541a      	strb	r2, [r3, r0]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800992a:	181a      	adds	r2, r3, r0
 800992c:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8009930:	7a10      	ldrb	r0, [r2, #8]
 8009932:	685b      	ldr	r3, [r3, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	4718      	bx	r3
  }
  return stat;
}
 8009938:	2000      	movs	r0, #0
 800993a:	4770      	bx	lr
 800993c:	200005bc 	.word	0x200005bc

08009940 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8009940:	b430      	push	{r4, r5}
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8009942:	4c05      	ldr	r4, [pc, #20]	; (8009958 <disk_read+0x18>)
 8009944:	1825      	adds	r5, r4, r0
 8009946:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 800994a:	6860      	ldr	r0, [r4, #4]
 800994c:	6884      	ldr	r4, [r0, #8]
 800994e:	7a28      	ldrb	r0, [r5, #8]
 8009950:	46a4      	mov	ip, r4
  return res;
}
 8009952:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8009954:	4760      	bx	ip
 8009956:	bf00      	nop
 8009958:	200005bc 	.word	0x200005bc

0800995c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800995c:	b430      	push	{r4, r5}
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800995e:	4c05      	ldr	r4, [pc, #20]	; (8009974 <disk_write+0x18>)
 8009960:	1825      	adds	r5, r4, r0
 8009962:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 8009966:	6860      	ldr	r0, [r4, #4]
 8009968:	68c4      	ldr	r4, [r0, #12]
 800996a:	7a28      	ldrb	r0, [r5, #8]
 800996c:	46a4      	mov	ip, r4
  return res;
}
 800996e:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8009970:	4760      	bx	ip
 8009972:	bf00      	nop
 8009974:	200005bc 	.word	0x200005bc

08009978 <disk_ioctl>:
	void *buff		/* Buffer to send/receive control data */
)
{
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8009978:	4b05      	ldr	r3, [pc, #20]	; (8009990 <disk_ioctl+0x18>)
{
 800997a:	b410      	push	{r4}
  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800997c:	181c      	adds	r4, r3, r0
 800997e:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8009982:	7a20      	ldrb	r0, [r4, #8]
 8009984:	685b      	ldr	r3, [r3, #4]
  return res;
}
 8009986:	f85d 4b04 	ldr.w	r4, [sp], #4
  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800998a:	691b      	ldr	r3, [r3, #16]
 800998c:	4718      	bx	r3
 800998e:	bf00      	nop
 8009990:	200005bc 	.word	0x200005bc

08009994 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used 
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8009994:	b510      	push	{r4, lr}
  Stat = STA_NOINIT;
 8009996:	4c06      	ldr	r4, [pc, #24]	; (80099b0 <SD_initialize+0x1c>)
 8009998:	2301      	movs	r3, #1
 800999a:	7023      	strb	r3, [r4, #0]
  
  /* Configure the uSD device */
  if(BSP_SD_Init() == MSD_OK)
 800999c:	f7f7 fb8e 	bl	80010bc <BSP_SD_Init>
 80099a0:	4623      	mov	r3, r4
 80099a2:	b918      	cbnz	r0, 80099ac <SD_initialize+0x18>
  {
    Stat &= ~STA_NOINIT;
 80099a4:	7822      	ldrb	r2, [r4, #0]
 80099a6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80099aa:	7022      	strb	r2, [r4, #0]
  }

  return Stat;
 80099ac:	7818      	ldrb	r0, [r3, #0]
}
 80099ae:	bd10      	pop	{r4, pc}
 80099b0:	2000029c 	.word	0x2000029c

080099b4 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 80099b4:	b510      	push	{r4, lr}
  Stat = STA_NOINIT;
 80099b6:	4c06      	ldr	r4, [pc, #24]	; (80099d0 <SD_status+0x1c>)
 80099b8:	2301      	movs	r3, #1
 80099ba:	7023      	strb	r3, [r4, #0]

  if(BSP_SD_GetStatus() == MSD_OK)
 80099bc:	f7f7 fae8 	bl	8000f90 <BSP_SD_GetStatus>
 80099c0:	4623      	mov	r3, r4
 80099c2:	b918      	cbnz	r0, 80099cc <SD_status+0x18>
  {
    Stat &= ~STA_NOINIT;
 80099c4:	7822      	ldrb	r2, [r4, #0]
 80099c6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80099ca:	7022      	strb	r2, [r4, #0]
  }
  
  return Stat;
 80099cc:	7818      	ldrb	r0, [r3, #0]
}
 80099ce:	bd10      	pop	{r4, pc}
 80099d0:	2000029c 	.word	0x2000029c

080099d4 <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 80099d4:	b507      	push	{r0, r1, r2, lr}
  DRESULT res = RES_OK;
  
  if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 80099d6:	9301      	str	r3, [sp, #4]
 80099d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80099dc:	9300      	str	r3, [sp, #0]
 80099de:	0252      	lsls	r2, r2, #9
 80099e0:	2300      	movs	r3, #0
 80099e2:	4608      	mov	r0, r1
 80099e4:	f7f7 fb12 	bl	800100c <BSP_SD_ReadBlocks_DMA>
  {
    res = RES_ERROR;
  }
  
  return res;
}
 80099e8:	3000      	adds	r0, #0
 80099ea:	bf18      	it	ne
 80099ec:	2001      	movne	r0, #1
 80099ee:	b003      	add	sp, #12
 80099f0:	f85d fb04 	ldr.w	pc, [sp], #4

080099f4 <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80099f4:	b507      	push	{r0, r1, r2, lr}
  DRESULT res = RES_OK;
  
  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 80099f6:	9301      	str	r3, [sp, #4]
 80099f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80099fc:	9300      	str	r3, [sp, #0]
 80099fe:	0252      	lsls	r2, r2, #9
 8009a00:	2300      	movs	r3, #0
 8009a02:	4608      	mov	r0, r1
 8009a04:	f7f7 fbdc 	bl	80011c0 <BSP_SD_WriteBlocks_DMA>
  {
    res = RES_ERROR;
  }
  
  return res;
}
 8009a08:	3000      	adds	r0, #0
 8009a0a:	bf18      	it	ne
 8009a0c:	2001      	movne	r0, #1
 8009a0e:	b003      	add	sp, #12
 8009a10:	f85d fb04 	ldr.w	pc, [sp], #4

08009a14 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8009a14:	b510      	push	{r4, lr}
  DRESULT res = RES_ERROR;
  SD_CardInfo CardInfo;
  
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8009a16:	4b12      	ldr	r3, [pc, #72]	; (8009a60 <SD_ioctl+0x4c>)
 8009a18:	781b      	ldrb	r3, [r3, #0]
 8009a1a:	07db      	lsls	r3, r3, #31
{
 8009a1c:	b096      	sub	sp, #88	; 0x58
 8009a1e:	4614      	mov	r4, r2
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8009a20:	d41c      	bmi.n	8009a5c <SD_ioctl+0x48>
  
  switch (cmd)
 8009a22:	2903      	cmp	r1, #3
 8009a24:	d803      	bhi.n	8009a2e <SD_ioctl+0x1a>
 8009a26:	e8df f001 	tbb	[pc, r1]
 8009a2a:	050e      	.short	0x050e
 8009a2c:	1410      	.short	0x1410
  case GET_BLOCK_SIZE :
    *(DWORD*)buff = BLOCK_SIZE;
    break;
  
  default:
    res = RES_PARERR;
 8009a2e:	2004      	movs	r0, #4
  }
  
  return res;
}
 8009a30:	b016      	add	sp, #88	; 0x58
 8009a32:	bd10      	pop	{r4, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 8009a34:	4668      	mov	r0, sp
 8009a36:	f7f7 fab1 	bl	8000f9c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.CardCapacity / BLOCK_SIZE;
 8009a3a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009a3c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009a3e:	0a5b      	lsrs	r3, r3, #9
 8009a40:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8009a44:	6023      	str	r3, [r4, #0]
    res = RES_OK;
 8009a46:	2000      	movs	r0, #0
 8009a48:	e7f2      	b.n	8009a30 <SD_ioctl+0x1c>
    *(WORD*)buff = BLOCK_SIZE;
 8009a4a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009a4e:	8013      	strh	r3, [r2, #0]
 8009a50:	e7f9      	b.n	8009a46 <SD_ioctl+0x32>
    *(DWORD*)buff = BLOCK_SIZE;
 8009a52:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009a56:	6013      	str	r3, [r2, #0]
  DRESULT res = RES_ERROR;
 8009a58:	2001      	movs	r0, #1
    break;
 8009a5a:	e7e9      	b.n	8009a30 <SD_ioctl+0x1c>
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8009a5c:	2003      	movs	r0, #3
 8009a5e:	e7e7      	b.n	8009a30 <SD_ioctl+0x1c>
 8009a60:	2000029c 	.word	0x2000029c

08009a64 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8009a64:	3801      	subs	r0, #1
 8009a66:	440a      	add	r2, r1
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 8009a68:	4291      	cmp	r1, r2
 8009a6a:	d100      	bne.n	8009a6e <mem_cpy+0xa>
		*d++ = *s++;
}
 8009a6c:	4770      	bx	lr
		*d++ = *s++;
 8009a6e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009a72:	f800 3f01 	strb.w	r3, [r0, #1]!
 8009a76:	e7f7      	b.n	8009a68 <mem_cpy+0x4>

08009a78 <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 8009a78:	4402      	add	r2, r0
	BYTE *d = (BYTE*)dst;

	while (cnt--)
 8009a7a:	4290      	cmp	r0, r2
 8009a7c:	d100      	bne.n	8009a80 <mem_set+0x8>
		*d++ = (BYTE)val;
}
 8009a7e:	4770      	bx	lr
		*d++ = (BYTE)val;
 8009a80:	f800 1b01 	strb.w	r1, [r0], #1
 8009a84:	e7f9      	b.n	8009a7a <mem_set+0x2>
	...

08009a88 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8009a88:	4a17      	ldr	r2, [pc, #92]	; (8009ae8 <chk_lock+0x60>)
 8009a8a:	b5f0      	push	{r4, r5, r6, r7, lr}
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8009a8c:	2400      	movs	r4, #0
 8009a8e:	4623      	mov	r3, r4
 8009a90:	4616      	mov	r6, r2
		if (Files[i].fs) {	/* Existing entry */
 8009a92:	6815      	ldr	r5, [r2, #0]
 8009a94:	b1c5      	cbz	r5, 8009ac8 <chk_lock+0x40>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8009a96:	f8d0 7200 	ldr.w	r7, [r0, #512]	; 0x200
 8009a9a:	42bd      	cmp	r5, r7
 8009a9c:	d115      	bne.n	8009aca <chk_lock+0x42>
 8009a9e:	6857      	ldr	r7, [r2, #4]
 8009aa0:	f8d0 5208 	ldr.w	r5, [r0, #520]	; 0x208
 8009aa4:	42af      	cmp	r7, r5
 8009aa6:	d110      	bne.n	8009aca <chk_lock+0x42>
				Files[i].clu == dp->sclust &&
 8009aa8:	8917      	ldrh	r7, [r2, #8]
 8009aaa:	f8b0 5206 	ldrh.w	r5, [r0, #518]	; 0x206
 8009aae:	42af      	cmp	r7, r5
 8009ab0:	d10b      	bne.n	8009aca <chk_lock+0x42>
	}
	if (i == _FS_LOCK)	/* The object is not opened */
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8009ab2:	b9b9      	cbnz	r1, 8009ae4 <chk_lock+0x5c>
 8009ab4:	220c      	movs	r2, #12
 8009ab6:	fb02 6303 	mla	r3, r2, r3, r6
 8009aba:	895b      	ldrh	r3, [r3, #10]
 8009abc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009ac0:	bf14      	ite	ne
 8009ac2:	2000      	movne	r0, #0
 8009ac4:	2010      	moveq	r0, #16
 8009ac6:	bdf0      	pop	{r4, r5, r6, r7, pc}
			be = 1;
 8009ac8:	2401      	movs	r4, #1
	for (i = be = 0; i < _FS_LOCK; i++) {
 8009aca:	3301      	adds	r3, #1
 8009acc:	2b02      	cmp	r3, #2
 8009ace:	f102 020c 	add.w	r2, r2, #12
 8009ad2:	d1de      	bne.n	8009a92 <chk_lock+0xa>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8009ad4:	b10c      	cbz	r4, 8009ada <chk_lock+0x52>
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8009ad6:	2000      	movs	r0, #0
 8009ad8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8009ada:	2902      	cmp	r1, #2
 8009adc:	bf0c      	ite	eq
 8009ade:	2000      	moveq	r0, #0
 8009ae0:	2012      	movne	r0, #18
 8009ae2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8009ae4:	2010      	movs	r0, #16
 8009ae6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009ae8:	200005a0 	.word	0x200005a0

08009aec <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8009aec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009aee:	4c20      	ldr	r4, [pc, #128]	; (8009b70 <inc_lock+0x84>)
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
		if (Files[i].fs == dp->fs &&
 8009af0:	f8d0 6200 	ldr.w	r6, [r0, #512]	; 0x200
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8009af4:	2300      	movs	r3, #0
 8009af6:	4622      	mov	r2, r4
		if (Files[i].fs == dp->fs &&
 8009af8:	6825      	ldr	r5, [r4, #0]
 8009afa:	42b5      	cmp	r5, r6
 8009afc:	d109      	bne.n	8009b12 <inc_lock+0x26>
 8009afe:	6867      	ldr	r7, [r4, #4]
 8009b00:	f8d0 5208 	ldr.w	r5, [r0, #520]	; 0x208
 8009b04:	42af      	cmp	r7, r5
 8009b06:	d104      	bne.n	8009b12 <inc_lock+0x26>
			Files[i].clu == dp->sclust &&
 8009b08:	8927      	ldrh	r7, [r4, #8]
 8009b0a:	f8b0 5206 	ldrh.w	r5, [r0, #518]	; 0x206
 8009b0e:	42af      	cmp	r7, r5
 8009b10:	d022      	beq.n	8009b58 <inc_lock+0x6c>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8009b12:	3301      	adds	r3, #1
 8009b14:	2b02      	cmp	r3, #2
 8009b16:	f104 040c 	add.w	r4, r4, #12
 8009b1a:	d1ed      	bne.n	8009af8 <inc_lock+0xc>
			Files[i].idx == dp->index) break;
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8009b1c:	6813      	ldr	r3, [r2, #0]
 8009b1e:	b113      	cbz	r3, 8009b26 <inc_lock+0x3a>
 8009b20:	68d3      	ldr	r3, [r2, #12]
 8009b22:	bb1b      	cbnz	r3, 8009b6c <inc_lock+0x80>
 8009b24:	2301      	movs	r3, #1
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
		Files[i].fs = dp->fs;
 8009b26:	240c      	movs	r4, #12
 8009b28:	435c      	muls	r4, r3
 8009b2a:	1915      	adds	r5, r2, r4
 8009b2c:	5116      	str	r6, [r2, r4]
		Files[i].clu = dp->sclust;
 8009b2e:	f8d0 4208 	ldr.w	r4, [r0, #520]	; 0x208
		Files[i].idx = dp->index;
 8009b32:	f8b0 0206 	ldrh.w	r0, [r0, #518]	; 0x206
 8009b36:	8128      	strh	r0, [r5, #8]
		Files[i].ctr = 0;
 8009b38:	2000      	movs	r0, #0
		Files[i].clu = dp->sclust;
 8009b3a:	606c      	str	r4, [r5, #4]
		Files[i].ctr = 0;
 8009b3c:	8168      	strh	r0, [r5, #10]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8009b3e:	b991      	cbnz	r1, 8009b66 <inc_lock+0x7a>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8009b40:	210c      	movs	r1, #12
 8009b42:	fb01 2103 	mla	r1, r1, r3, r2
 8009b46:	8949      	ldrh	r1, [r1, #10]
 8009b48:	3101      	adds	r1, #1
 8009b4a:	b289      	uxth	r1, r1
 8009b4c:	200c      	movs	r0, #12
 8009b4e:	fb00 2203 	mla	r2, r0, r3, r2

	return i + 1;
 8009b52:	1c58      	adds	r0, r3, #1
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8009b54:	8151      	strh	r1, [r2, #10]
	return i + 1;
 8009b56:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8009b58:	2900      	cmp	r1, #0
 8009b5a:	d0f1      	beq.n	8009b40 <inc_lock+0x54>
 8009b5c:	210c      	movs	r1, #12
 8009b5e:	fb01 2103 	mla	r1, r1, r3, r2
 8009b62:	8949      	ldrh	r1, [r1, #10]
 8009b64:	b911      	cbnz	r1, 8009b6c <inc_lock+0x80>
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8009b66:	f44f 7180 	mov.w	r1, #256	; 0x100
 8009b6a:	e7ef      	b.n	8009b4c <inc_lock+0x60>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8009b6c:	2000      	movs	r0, #0
 8009b6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b70:	200005a0 	.word	0x200005a0

08009b74 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8009b74:	b530      	push	{r4, r5, lr}
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8009b76:	1e45      	subs	r5, r0, #1
 8009b78:	2d01      	cmp	r5, #1
 8009b7a:	d811      	bhi.n	8009ba0 <dec_lock+0x2c>
		n = Files[i].ctr;
 8009b7c:	490a      	ldr	r1, [pc, #40]	; (8009ba8 <dec_lock+0x34>)
 8009b7e:	220c      	movs	r2, #12
 8009b80:	fb02 1305 	mla	r3, r2, r5, r1
 8009b84:	895c      	ldrh	r4, [r3, #10]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
		if (n) n--;					/* Decrement read mode open count */
 8009b86:	f424 7380 	bic.w	r3, r4, #256	; 0x100
 8009b8a:	b298      	uxth	r0, r3
 8009b8c:	b108      	cbz	r0, 8009b92 <dec_lock+0x1e>
 8009b8e:	3c01      	subs	r4, #1
 8009b90:	b2a0      	uxth	r0, r4
		Files[i].ctr = n;
 8009b92:	fb02 f305 	mul.w	r3, r2, r5
 8009b96:	18ca      	adds	r2, r1, r3
 8009b98:	8150      	strh	r0, [r2, #10]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8009b9a:	b918      	cbnz	r0, 8009ba4 <dec_lock+0x30>
 8009b9c:	50c8      	str	r0, [r1, r3]
 8009b9e:	bd30      	pop	{r4, r5, pc}
		res = FR_OK;
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8009ba0:	2002      	movs	r0, #2
 8009ba2:	bd30      	pop	{r4, r5, pc}
		res = FR_OK;
 8009ba4:	2000      	movs	r0, #0
	}
	return res;
}
 8009ba6:	bd30      	pop	{r4, r5, pc}
 8009ba8:	200005a0 	.word	0x200005a0

08009bac <clmt_clust>:
)
{
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8009bac:	f8d0 3224 	ldr.w	r3, [r0, #548]	; 0x224
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 8009bb0:	f8d0 2200 	ldr.w	r2, [r0, #512]	; 0x200
	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8009bb4:	3304      	adds	r3, #4
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 8009bb6:	0a49      	lsrs	r1, r1, #9
 8009bb8:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 8009bbc:	fbb1 f1f2 	udiv	r1, r1, r2
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8009bc0:	6818      	ldr	r0, [r3, #0]
		if (!ncl) return 0;		/* End of table? (error) */
 8009bc2:	b130      	cbz	r0, 8009bd2 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8009bc4:	4281      	cmp	r1, r0
 8009bc6:	d302      	bcc.n	8009bce <clmt_clust+0x22>
		cl -= ncl; tbl++;		/* Next fragment */
 8009bc8:	1a09      	subs	r1, r1, r0
 8009bca:	3308      	adds	r3, #8
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8009bcc:	e7f8      	b.n	8009bc0 <clmt_clust+0x14>
	}
	return cl + *tbl;	/* Return the cluster number */
 8009bce:	6858      	ldr	r0, [r3, #4]
 8009bd0:	4408      	add	r0, r1
}
 8009bd2:	4770      	bx	lr

08009bd4 <get_fileinfo>:
#if _USE_LFN
	WCHAR w, *lfn;
#endif

	p = fno->fname;
	if (dp->sect) {		/* Get SFN */
 8009bd4:	f8d0 2210 	ldr.w	r2, [r0, #528]	; 0x210
{
 8009bd8:	b570      	push	{r4, r5, r6, lr}
	p = fno->fname;
 8009bda:	f101 0309 	add.w	r3, r1, #9
	if (dp->sect) {		/* Get SFN */
 8009bde:	b322      	cbz	r2, 8009c2a <get_fileinfo+0x56>
		dir = dp->dir;
 8009be0:	f8d0 2214 	ldr.w	r2, [r0, #532]	; 0x214
		i = 0;
 8009be4:	2400      	movs	r4, #0
 8009be6:	1e55      	subs	r5, r2, #1
		while (i < 11) {		/* Copy name body and extension */
			c = (TCHAR)dir[i++];
			if (c == ' ') continue;				/* Skip padding spaces */
			if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
			if (i == 9) *p++ = '.';				/* Insert a . if extension is exist */
 8009be8:	262e      	movs	r6, #46	; 0x2e
			c = (TCHAR)dir[i++];
 8009bea:	f815 0f01 	ldrb.w	r0, [r5, #1]!
			if (c == ' ') continue;				/* Skip padding spaces */
 8009bee:	2820      	cmp	r0, #32
			c = (TCHAR)dir[i++];
 8009bf0:	f104 0401 	add.w	r4, r4, #1
			if (c == ' ') continue;				/* Skip padding spaces */
 8009bf4:	d009      	beq.n	8009c0a <get_fileinfo+0x36>
			if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 8009bf6:	2805      	cmp	r0, #5
 8009bf8:	bf08      	it	eq
 8009bfa:	20e5      	moveq	r0, #229	; 0xe5
			if (i == 9) *p++ = '.';				/* Insert a . if extension is exist */
 8009bfc:	2c09      	cmp	r4, #9
 8009bfe:	bf04      	itt	eq
 8009c00:	701e      	strbeq	r6, [r3, #0]
 8009c02:	3301      	addeq	r3, #1
				c = c << 8 | dir[i++];
			c = ff_convert(c, 1);	/* OEM -> Unicode */
			if (!c) c = '?';
#endif
#endif
			*p++ = c;
 8009c04:	3301      	adds	r3, #1
 8009c06:	f803 0c01 	strb.w	r0, [r3, #-1]
		while (i < 11) {		/* Copy name body and extension */
 8009c0a:	2c0b      	cmp	r4, #11
 8009c0c:	d1ed      	bne.n	8009bea <get_fileinfo+0x16>
		}
		fno->fattrib = dir[DIR_Attr];				/* Attribute */
 8009c0e:	7ad0      	ldrb	r0, [r2, #11]
 8009c10:	7208      	strb	r0, [r1, #8]
		fno->fsize = LD_DWORD(dir + DIR_FileSize);	/* Size */
 8009c12:	69d0      	ldr	r0, [r2, #28]
 8009c14:	6008      	str	r0, [r1, #0]
		fno->fdate = LD_WORD(dir + DIR_WrtDate);	/* Date */
 8009c16:	7e54      	ldrb	r4, [r2, #25]
 8009c18:	7e10      	ldrb	r0, [r2, #24]
 8009c1a:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
 8009c1e:	8088      	strh	r0, [r1, #4]
		fno->ftime = LD_WORD(dir + DIR_WrtTime);	/* Time */
 8009c20:	7dd0      	ldrb	r0, [r2, #23]
 8009c22:	7d92      	ldrb	r2, [r2, #22]
 8009c24:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8009c28:	80ca      	strh	r2, [r1, #6]
	}
	*p = 0;		/* Terminate SFN string by a \0 */
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	701a      	strb	r2, [r3, #0]
 8009c2e:	bd70      	pop	{r4, r5, r6, pc}

08009c30 <get_ldnumber>:
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8009c30:	6802      	ldr	r2, [r0, #0]
{
 8009c32:	b510      	push	{r4, lr}
	if (*path) {	/* If the pointer is not a null */
 8009c34:	b152      	cbz	r2, 8009c4c <get_ldnumber+0x1c>
 8009c36:	4611      	mov	r1, r2
 8009c38:	460b      	mov	r3, r1
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8009c3a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009c3e:	2c20      	cmp	r4, #32
 8009c40:	d90c      	bls.n	8009c5c <get_ldnumber+0x2c>
 8009c42:	2c3a      	cmp	r4, #58	; 0x3a
 8009c44:	d1f8      	bne.n	8009c38 <get_ldnumber+0x8>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
			tp = *path;
			i = *tp++ - '0'; 
 8009c46:	1c51      	adds	r1, r2, #1
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8009c48:	428b      	cmp	r3, r1
 8009c4a:	d002      	beq.n	8009c52 <get_ldnumber+0x22>
	int vol = -1;
 8009c4c:	f04f 30ff 	mov.w	r0, #4294967295
#else
		vol = 0;		/* Drive 0 */
#endif
	}
	return vol;
}
 8009c50:	bd10      	pop	{r4, pc}
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8009c52:	7812      	ldrb	r2, [r2, #0]
 8009c54:	2a30      	cmp	r2, #48	; 0x30
 8009c56:	d1f9      	bne.n	8009c4c <get_ldnumber+0x1c>
					*path = ++tt;
 8009c58:	3301      	adds	r3, #1
 8009c5a:	6003      	str	r3, [r0, #0]
		vol = 0;		/* Drive 0 */
 8009c5c:	2000      	movs	r0, #0
 8009c5e:	bd10      	pop	{r4, pc}

08009c60 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 8009c60:	b508      	push	{r3, lr}
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 8009c62:	b190      	cbz	r0, 8009c8a <validate+0x2a>
 8009c64:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
 8009c68:	b17b      	cbz	r3, 8009c8a <validate+0x2a>
 8009c6a:	f893 2200 	ldrb.w	r2, [r3, #512]	; 0x200
 8009c6e:	b162      	cbz	r2, 8009c8a <validate+0x2a>
 8009c70:	f8b3 1206 	ldrh.w	r1, [r3, #518]	; 0x206
 8009c74:	f8b0 2204 	ldrh.w	r2, [r0, #516]	; 0x204
 8009c78:	4291      	cmp	r1, r2
 8009c7a:	d106      	bne.n	8009c8a <validate+0x2a>
 8009c7c:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8009c80:	f7ff fe44 	bl	800990c <disk_status>
 8009c84:	f010 0001 	ands.w	r0, r0, #1
 8009c88:	d000      	beq.n	8009c8c <validate+0x2c>
		return FR_INVALID_OBJECT;
 8009c8a:	2009      	movs	r0, #9

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
}
 8009c8c:	bd08      	pop	{r3, pc}

08009c8e <ld_clust.isra.0>:
	cl = LD_WORD(dir + DIR_FstClusLO);
 8009c8e:	7eca      	ldrb	r2, [r1, #27]
 8009c90:	7e8b      	ldrb	r3, [r1, #26]
	if (fs->fs_type == FS_FAT32)
 8009c92:	2803      	cmp	r0, #3
	cl = LD_WORD(dir + DIR_FstClusLO);
 8009c94:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 8009c98:	bf01      	itttt	eq
 8009c9a:	7d48      	ldrbeq	r0, [r1, #21]
 8009c9c:	7d0a      	ldrbeq	r2, [r1, #20]
 8009c9e:	ea42 2200 	orreq.w	r2, r2, r0, lsl #8
 8009ca2:	ea43 4302 	orreq.w	r3, r3, r2, lsl #16
}
 8009ca6:	4618      	mov	r0, r3
 8009ca8:	4770      	bx	lr

08009caa <sync_window.part.2>:
FRESULT sync_window (
 8009caa:	b570      	push	{r4, r5, r6, lr}
		wsect = fs->winsect;	/* Current sector number */
 8009cac:	f8d0 522c 	ldr.w	r5, [r0, #556]	; 0x22c
FRESULT sync_window (
 8009cb0:	4604      	mov	r4, r0
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 8009cb2:	4601      	mov	r1, r0
 8009cb4:	2301      	movs	r3, #1
 8009cb6:	462a      	mov	r2, r5
 8009cb8:	f890 0201 	ldrb.w	r0, [r0, #513]	; 0x201
 8009cbc:	f7ff fe4e 	bl	800995c <disk_write>
 8009cc0:	b9d0      	cbnz	r0, 8009cf8 <sync_window.part.2+0x4e>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8009cc2:	f8d4 3220 	ldr.w	r3, [r4, #544]	; 0x220
 8009cc6:	f8d4 2218 	ldr.w	r2, [r4, #536]	; 0x218
			fs->wflag = 0;
 8009cca:	f884 0204 	strb.w	r0, [r4, #516]	; 0x204
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8009cce:	1aeb      	subs	r3, r5, r3
 8009cd0:	4293      	cmp	r3, r2
 8009cd2:	d301      	bcc.n	8009cd8 <sync_window.part.2+0x2e>
	FRESULT res = FR_OK;
 8009cd4:	2000      	movs	r0, #0
 8009cd6:	bd70      	pop	{r4, r5, r6, pc}
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8009cd8:	f894 6203 	ldrb.w	r6, [r4, #515]	; 0x203
 8009cdc:	2e01      	cmp	r6, #1
 8009cde:	d9f9      	bls.n	8009cd4 <sync_window.part.2+0x2a>
					wsect += fs->fsize;
 8009ce0:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 8009ce4:	f894 0201 	ldrb.w	r0, [r4, #513]	; 0x201
					wsect += fs->fsize;
 8009ce8:	441d      	add	r5, r3
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 8009cea:	462a      	mov	r2, r5
 8009cec:	2301      	movs	r3, #1
 8009cee:	4621      	mov	r1, r4
 8009cf0:	f7ff fe34 	bl	800995c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8009cf4:	3e01      	subs	r6, #1
 8009cf6:	e7f1      	b.n	8009cdc <sync_window.part.2+0x32>
			res = FR_DISK_ERR;
 8009cf8:	2001      	movs	r0, #1
}
 8009cfa:	bd70      	pop	{r4, r5, r6, pc}

08009cfc <sync_window>:
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8009cfc:	f890 3204 	ldrb.w	r3, [r0, #516]	; 0x204
 8009d00:	b10b      	cbz	r3, 8009d06 <sync_window+0xa>
 8009d02:	f7ff bfd2 	b.w	8009caa <sync_window.part.2>
}
 8009d06:	4618      	mov	r0, r3
 8009d08:	4770      	bx	lr

08009d0a <sync_fs>:
{
 8009d0a:	b538      	push	{r3, r4, r5, lr}
 8009d0c:	4604      	mov	r4, r0
	res = sync_window(fs);
 8009d0e:	f7ff fff5 	bl	8009cfc <sync_window>
 8009d12:	4605      	mov	r5, r0
	if (res == FR_OK) {
 8009d14:	2800      	cmp	r0, #0
 8009d16:	d154      	bne.n	8009dc2 <sync_fs+0xb8>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8009d18:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 8009d1c:	2b03      	cmp	r3, #3
 8009d1e:	d147      	bne.n	8009db0 <sync_fs+0xa6>
 8009d20:	f894 3205 	ldrb.w	r3, [r4, #517]	; 0x205
 8009d24:	2b01      	cmp	r3, #1
 8009d26:	d143      	bne.n	8009db0 <sync_fs+0xa6>
			mem_set(fs->win.d8, 0, SS(fs));
 8009d28:	4601      	mov	r1, r0
 8009d2a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009d2e:	4620      	mov	r0, r4
 8009d30:	f7ff fea2 	bl	8009a78 <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 8009d34:	2255      	movs	r2, #85	; 0x55
 8009d36:	f884 21fe 	strb.w	r2, [r4, #510]	; 0x1fe
 8009d3a:	22aa      	movs	r2, #170	; 0xaa
 8009d3c:	f884 21ff 	strb.w	r2, [r4, #511]	; 0x1ff
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 8009d40:	2252      	movs	r2, #82	; 0x52
 8009d42:	7022      	strb	r2, [r4, #0]
 8009d44:	7062      	strb	r2, [r4, #1]
 8009d46:	2261      	movs	r2, #97	; 0x61
 8009d48:	70a2      	strb	r2, [r4, #2]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 8009d4a:	f884 21e7 	strb.w	r2, [r4, #487]	; 0x1e7
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 8009d4e:	f8d4 2210 	ldr.w	r2, [r4, #528]	; 0x210
 8009d52:	f884 21e8 	strb.w	r2, [r4, #488]	; 0x1e8
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 8009d56:	2141      	movs	r1, #65	; 0x41
 8009d58:	70e1      	strb	r1, [r4, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 8009d5a:	f884 11e6 	strb.w	r1, [r4, #486]	; 0x1e6
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 8009d5e:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8009d62:	f884 11e9 	strb.w	r1, [r4, #489]	; 0x1e9
 8009d66:	0c11      	lsrs	r1, r2, #16
 8009d68:	0e12      	lsrs	r2, r2, #24
 8009d6a:	f884 21eb 	strb.w	r2, [r4, #491]	; 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 8009d6e:	f8d4 220c 	ldr.w	r2, [r4, #524]	; 0x20c
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 8009d72:	f884 11ea 	strb.w	r1, [r4, #490]	; 0x1ea
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 8009d76:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8009d7a:	f884 21ec 	strb.w	r2, [r4, #492]	; 0x1ec
 8009d7e:	f884 11ed 	strb.w	r1, [r4, #493]	; 0x1ed
 8009d82:	0c11      	lsrs	r1, r2, #16
 8009d84:	0e12      	lsrs	r2, r2, #24
 8009d86:	f884 21ef 	strb.w	r2, [r4, #495]	; 0x1ef
			fs->winsect = fs->volbase + 1;
 8009d8a:	f8d4 221c 	ldr.w	r2, [r4, #540]	; 0x21c
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 8009d8e:	f884 11ee 	strb.w	r1, [r4, #494]	; 0x1ee
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 8009d92:	2072      	movs	r0, #114	; 0x72
			fs->winsect = fs->volbase + 1;
 8009d94:	3201      	adds	r2, #1
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 8009d96:	f884 01e4 	strb.w	r0, [r4, #484]	; 0x1e4
 8009d9a:	f884 01e5 	strb.w	r0, [r4, #485]	; 0x1e5
			fs->winsect = fs->volbase + 1;
 8009d9e:	f8c4 222c 	str.w	r2, [r4, #556]	; 0x22c
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 8009da2:	4621      	mov	r1, r4
 8009da4:	f894 0201 	ldrb.w	r0, [r4, #513]	; 0x201
 8009da8:	f7ff fdd8 	bl	800995c <disk_write>
			fs->fsi_flag = 0;
 8009dac:	f884 5205 	strb.w	r5, [r4, #517]	; 0x205
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 8009db0:	2200      	movs	r2, #0
 8009db2:	4611      	mov	r1, r2
 8009db4:	f894 0201 	ldrb.w	r0, [r4, #513]	; 0x201
 8009db8:	f7ff fdde 	bl	8009978 <disk_ioctl>
 8009dbc:	3000      	adds	r0, #0
 8009dbe:	bf18      	it	ne
 8009dc0:	2001      	movne	r0, #1
}
 8009dc2:	bd38      	pop	{r3, r4, r5, pc}

08009dc4 <move_window>:
	if (sector != fs->winsect) {	/* Window offset changed? */
 8009dc4:	f8d0 322c 	ldr.w	r3, [r0, #556]	; 0x22c
 8009dc8:	428b      	cmp	r3, r1
{
 8009dca:	b570      	push	{r4, r5, r6, lr}
 8009dcc:	4606      	mov	r6, r0
 8009dce:	460d      	mov	r5, r1
	if (sector != fs->winsect) {	/* Window offset changed? */
 8009dd0:	d013      	beq.n	8009dfa <move_window+0x36>
		res = sync_window(fs);		/* Write-back changes */
 8009dd2:	f7ff ff93 	bl	8009cfc <sync_window>
		if (res == FR_OK) {			/* Fill sector window with new data */
 8009dd6:	4604      	mov	r4, r0
 8009dd8:	b968      	cbnz	r0, 8009df6 <move_window+0x32>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 8009dda:	462a      	mov	r2, r5
 8009ddc:	2301      	movs	r3, #1
 8009dde:	4631      	mov	r1, r6
 8009de0:	f896 0201 	ldrb.w	r0, [r6, #513]	; 0x201
 8009de4:	f7ff fdac 	bl	8009940 <disk_read>
 8009de8:	2800      	cmp	r0, #0
				res = FR_DISK_ERR;
 8009dea:	bf1c      	itt	ne
 8009dec:	f04f 35ff 	movne.w	r5, #4294967295
 8009df0:	2401      	movne	r4, #1
			fs->winsect = sector;
 8009df2:	f8c6 522c 	str.w	r5, [r6, #556]	; 0x22c
}
 8009df6:	4620      	mov	r0, r4
 8009df8:	bd70      	pop	{r4, r5, r6, pc}
	FRESULT res = FR_OK;
 8009dfa:	2400      	movs	r4, #0
 8009dfc:	e7fb      	b.n	8009df6 <move_window+0x32>
	...

08009e00 <check_fs>:
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8009e00:	2300      	movs	r3, #0
{
 8009e02:	b510      	push	{r4, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8009e04:	f880 3204 	strb.w	r3, [r0, #516]	; 0x204
 8009e08:	f04f 33ff 	mov.w	r3, #4294967295
 8009e0c:	f8c0 322c 	str.w	r3, [r0, #556]	; 0x22c
{
 8009e10:	4604      	mov	r4, r0
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 8009e12:	f7ff ffd7 	bl	8009dc4 <move_window>
 8009e16:	b9c0      	cbnz	r0, 8009e4a <check_fs+0x4a>
	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 8009e18:	f894 21ff 	ldrb.w	r2, [r4, #511]	; 0x1ff
 8009e1c:	f894 31fe 	ldrb.w	r3, [r4, #510]	; 0x1fe
 8009e20:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8009e24:	f64a 2255 	movw	r2, #43605	; 0xaa55
 8009e28:	4293      	cmp	r3, r2
 8009e2a:	d110      	bne.n	8009e4e <check_fs+0x4e>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 8009e2c:	f8d4 3036 	ldr.w	r3, [r4, #54]	; 0x36
 8009e30:	4a08      	ldr	r2, [pc, #32]	; (8009e54 <check_fs+0x54>)
 8009e32:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8009e36:	4293      	cmp	r3, r2
 8009e38:	d00a      	beq.n	8009e50 <check_fs+0x50>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 8009e3a:	f8d4 0052 	ldr.w	r0, [r4, #82]	; 0x52
 8009e3e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
		return 3;
 8009e42:	1a80      	subs	r0, r0, r2
 8009e44:	bf18      	it	ne
 8009e46:	2001      	movne	r0, #1
 8009e48:	bd10      	pop	{r4, pc}
 8009e4a:	2003      	movs	r0, #3
 8009e4c:	bd10      	pop	{r4, pc}
		return 2;
 8009e4e:	2002      	movs	r0, #2
}
 8009e50:	bd10      	pop	{r4, pc}
 8009e52:	bf00      	nop
 8009e54:	00544146 	.word	0x00544146

08009e58 <find_volume>:
{
 8009e58:	b5f0      	push	{r4, r5, r6, r7, lr}
	*rfs = 0;
 8009e5a:	2300      	movs	r3, #0
 8009e5c:	6003      	str	r3, [r0, #0]
{
 8009e5e:	b085      	sub	sp, #20
 8009e60:	4607      	mov	r7, r0
	vol = get_ldnumber(path);
 8009e62:	4608      	mov	r0, r1
{
 8009e64:	4615      	mov	r5, r2
	vol = get_ldnumber(path);
 8009e66:	f7ff fee3 	bl	8009c30 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8009e6a:	1e06      	subs	r6, r0, #0
 8009e6c:	f2c0 8123 	blt.w	800a0b6 <find_volume+0x25e>
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8009e70:	4b95      	ldr	r3, [pc, #596]	; (800a0c8 <find_volume+0x270>)
 8009e72:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8009e76:	2c00      	cmp	r4, #0
 8009e78:	f000 811f 	beq.w	800a0ba <find_volume+0x262>
	*rfs = fs;							/* Return pointer to the file system object */
 8009e7c:	603c      	str	r4, [r7, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8009e7e:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 8009e82:	b173      	cbz	r3, 8009ea2 <find_volume+0x4a>
		stat = disk_status(fs->drv);
 8009e84:	f894 0201 	ldrb.w	r0, [r4, #513]	; 0x201
 8009e88:	f7ff fd40 	bl	800990c <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8009e8c:	07c7      	lsls	r7, r0, #31
 8009e8e:	d408      	bmi.n	8009ea2 <find_volume+0x4a>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 8009e90:	2d00      	cmp	r5, #0
 8009e92:	f000 8114 	beq.w	800a0be <find_volume+0x266>
 8009e96:	f010 0004 	ands.w	r0, r0, #4
 8009e9a:	d000      	beq.n	8009e9e <find_volume+0x46>
				return FR_WRITE_PROTECTED;
 8009e9c:	200a      	movs	r0, #10
}
 8009e9e:	b005      	add	sp, #20
 8009ea0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	fs->fs_type = 0;					/* Clear the file system object */
 8009ea2:	2300      	movs	r3, #0
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8009ea4:	b2f0      	uxtb	r0, r6
	fs->fs_type = 0;					/* Clear the file system object */
 8009ea6:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8009eaa:	f884 0201 	strb.w	r0, [r4, #513]	; 0x201
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8009eae:	f7ff fd37 	bl	8009920 <disk_initialize>
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8009eb2:	07c1      	lsls	r1, r0, #31
 8009eb4:	f100 8105 	bmi.w	800a0c2 <find_volume+0x26a>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 8009eb8:	b10d      	cbz	r5, 8009ebe <find_volume+0x66>
 8009eba:	0742      	lsls	r2, r0, #29
 8009ebc:	d4ee      	bmi.n	8009e9c <find_volume+0x44>
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 8009ebe:	2100      	movs	r1, #0
 8009ec0:	4620      	mov	r0, r4
 8009ec2:	f7ff ff9d 	bl	8009e00 <check_fs>
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 8009ec6:	2801      	cmp	r0, #1
 8009ec8:	f040 80dc 	bne.w	800a084 <find_volume+0x22c>
 8009ecc:	f504 71e3 	add.w	r1, r4, #454	; 0x1c6
 8009ed0:	2200      	movs	r2, #0
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8009ed2:	f811 3c04 	ldrb.w	r3, [r1, #-4]
 8009ed6:	b103      	cbz	r3, 8009eda <find_volume+0x82>
 8009ed8:	680b      	ldr	r3, [r1, #0]
 8009eda:	f84d 3022 	str.w	r3, [sp, r2, lsl #2]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8009ede:	3201      	adds	r2, #1
 8009ee0:	2a04      	cmp	r2, #4
 8009ee2:	f101 0110 	add.w	r1, r1, #16
 8009ee6:	d1f4      	bne.n	8009ed2 <find_volume+0x7a>
 8009ee8:	2600      	movs	r6, #0
			bsect = br[i];
 8009eea:	f85d 5026 	ldr.w	r5, [sp, r6, lsl #2]
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8009eee:	2d00      	cmp	r5, #0
 8009ef0:	f000 80bf 	beq.w	800a072 <find_volume+0x21a>
 8009ef4:	4629      	mov	r1, r5
 8009ef6:	4620      	mov	r0, r4
 8009ef8:	f7ff ff82 	bl	8009e00 <check_fs>
		} while (!LD2PT(vol) && fmt && ++i < 4);
 8009efc:	2800      	cmp	r0, #0
 8009efe:	f040 80b9 	bne.w	800a074 <find_volume+0x21c>
	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8009f02:	7b22      	ldrb	r2, [r4, #12]
 8009f04:	7ae3      	ldrb	r3, [r4, #11]
 8009f06:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8009f0a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009f0e:	f040 80bc 	bne.w	800a08a <find_volume+0x232>
	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 8009f12:	7de3      	ldrb	r3, [r4, #23]
	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 8009f14:	7c20      	ldrb	r0, [r4, #16]
	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 8009f16:	7da1      	ldrb	r1, [r4, #22]
	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 8009f18:	f884 0203 	strb.w	r0, [r4, #515]	; 0x203
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 8009f1c:	ea51 2103 	orrs.w	r1, r1, r3, lsl #8
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8009f20:	f100 33ff 	add.w	r3, r0, #4294967295
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 8009f24:	bf08      	it	eq
 8009f26:	6a61      	ldreq	r1, [r4, #36]	; 0x24
	fs->fsize = fasize;
 8009f28:	f8c4 1218 	str.w	r1, [r4, #536]	; 0x218
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8009f2c:	2b01      	cmp	r3, #1
 8009f2e:	f200 80ac 	bhi.w	800a08a <find_volume+0x232>
	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 8009f32:	7b66      	ldrb	r6, [r4, #13]
 8009f34:	f884 6202 	strb.w	r6, [r4, #514]	; 0x202
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 8009f38:	2e00      	cmp	r6, #0
 8009f3a:	f000 80a6 	beq.w	800a08a <find_volume+0x232>
 8009f3e:	1e73      	subs	r3, r6, #1
 8009f40:	4233      	tst	r3, r6
 8009f42:	f040 80a2 	bne.w	800a08a <find_volume+0x232>
	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 8009f46:	7ca3      	ldrb	r3, [r4, #18]
 8009f48:	7c67      	ldrb	r7, [r4, #17]
 8009f4a:	ea47 2703 	orr.w	r7, r7, r3, lsl #8
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8009f4e:	073b      	lsls	r3, r7, #28
	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 8009f50:	f8a4 7208 	strh.w	r7, [r4, #520]	; 0x208
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8009f54:	f040 8099 	bne.w	800a08a <find_volume+0x232>
	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 8009f58:	7d22      	ldrb	r2, [r4, #20]
 8009f5a:	7ce3      	ldrb	r3, [r4, #19]
	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 8009f5c:	f894 e00f 	ldrb.w	lr, [r4, #15]
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 8009f60:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 8009f64:	7ba2      	ldrb	r2, [r4, #14]
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 8009f66:	bf08      	it	eq
 8009f68:	6a23      	ldreq	r3, [r4, #32]
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 8009f6a:	ea52 220e 	orrs.w	r2, r2, lr, lsl #8
 8009f6e:	f000 808c 	beq.w	800a08a <find_volume+0x232>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 8009f72:	fb01 fe00 	mul.w	lr, r1, r0
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 8009f76:	eb02 1017 	add.w	r0, r2, r7, lsr #4
 8009f7a:	4470      	add	r0, lr
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8009f7c:	4283      	cmp	r3, r0
 8009f7e:	f0c0 8084 	bcc.w	800a08a <find_volume+0x232>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 8009f82:	1a1b      	subs	r3, r3, r0
 8009f84:	fbb3 f3f6 	udiv	r3, r3, r6
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d07e      	beq.n	800a08a <find_volume+0x232>
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 8009f8c:	f640 76f5 	movw	r6, #4085	; 0xff5
 8009f90:	42b3      	cmp	r3, r6
 8009f92:	d97e      	bls.n	800a092 <find_volume+0x23a>
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 8009f94:	f64f 76f5 	movw	r6, #65525	; 0xfff5
 8009f98:	42b3      	cmp	r3, r6
 8009f9a:	bf94      	ite	ls
 8009f9c:	2602      	movls	r6, #2
 8009f9e:	2603      	movhi	r6, #3
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8009fa0:	3302      	adds	r3, #2
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8009fa2:	442a      	add	r2, r5
	fs->database = bsect + sysect;						/* Data start sector */
 8009fa4:	4428      	add	r0, r5
	if (fmt == FS_FAT32) {
 8009fa6:	2e03      	cmp	r6, #3
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8009fa8:	f8c4 3214 	str.w	r3, [r4, #532]	; 0x214
	fs->volbase = bsect;								/* Volume start sector */
 8009fac:	f8c4 521c 	str.w	r5, [r4, #540]	; 0x21c
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8009fb0:	f8c4 2220 	str.w	r2, [r4, #544]	; 0x220
	fs->database = bsect + sysect;						/* Data start sector */
 8009fb4:	f8c4 0228 	str.w	r0, [r4, #552]	; 0x228
	if (fmt == FS_FAT32) {
 8009fb8:	d16d      	bne.n	800a096 <find_volume+0x23e>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 8009fba:	2f00      	cmp	r7, #0
 8009fbc:	d165      	bne.n	800a08a <find_volume+0x232>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 8009fbe:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8009fc0:	f8c4 2224 	str.w	r2, [r4, #548]	; 0x224
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 8009fc4:	009b      	lsls	r3, r3, #2
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 8009fc6:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8009fca:	ebb1 2f53 	cmp.w	r1, r3, lsr #9
 8009fce:	d35c      	bcc.n	800a08a <find_volume+0x232>
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 8009fd0:	f04f 33ff 	mov.w	r3, #4294967295
 8009fd4:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
 8009fd8:	f8c4 320c 	str.w	r3, [r4, #524]	; 0x20c
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 8009fdc:	2e03      	cmp	r6, #3
	fs->fsi_flag = 0x80;
 8009fde:	f04f 0380 	mov.w	r3, #128	; 0x80
 8009fe2:	f884 3205 	strb.w	r3, [r4, #517]	; 0x205
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 8009fe6:	d12d      	bne.n	800a044 <find_volume+0x1ec>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 8009fe8:	f894 2031 	ldrb.w	r2, [r4, #49]	; 0x31
 8009fec:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 8009ff0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8009ff4:	2b01      	cmp	r3, #1
 8009ff6:	d125      	bne.n	800a044 <find_volume+0x1ec>
		&& move_window(fs, bsect + 1) == FR_OK)
 8009ff8:	1c69      	adds	r1, r5, #1
 8009ffa:	4620      	mov	r0, r4
 8009ffc:	f7ff fee2 	bl	8009dc4 <move_window>
 800a000:	bb00      	cbnz	r0, 800a044 <find_volume+0x1ec>
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800a002:	f894 21ff 	ldrb.w	r2, [r4, #511]	; 0x1ff
 800a006:	f894 31fe 	ldrb.w	r3, [r4, #510]	; 0x1fe
		fs->fsi_flag = 0;
 800a00a:	f884 0205 	strb.w	r0, [r4, #517]	; 0x205
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800a00e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a012:	f64a 2255 	movw	r2, #43605	; 0xaa55
 800a016:	4293      	cmp	r3, r2
 800a018:	d114      	bne.n	800a044 <find_volume+0x1ec>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 800a01a:	6822      	ldr	r2, [r4, #0]
 800a01c:	4b2b      	ldr	r3, [pc, #172]	; (800a0cc <find_volume+0x274>)
 800a01e:	429a      	cmp	r2, r3
 800a020:	d110      	bne.n	800a044 <find_volume+0x1ec>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 800a022:	f103 53ff 	add.w	r3, r3, #534773760	; 0x1fe00000
 800a026:	f8d4 21e4 	ldr.w	r2, [r4, #484]	; 0x1e4
 800a02a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800a02e:	3320      	adds	r3, #32
 800a030:	429a      	cmp	r2, r3
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 800a032:	bf01      	itttt	eq
 800a034:	f8d4 31e8 	ldreq.w	r3, [r4, #488]	; 0x1e8
 800a038:	f8c4 3210 	streq.w	r3, [r4, #528]	; 0x210
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 800a03c:	f8d4 31ec 	ldreq.w	r3, [r4, #492]	; 0x1ec
 800a040:	f8c4 320c 	streq.w	r3, [r4, #524]	; 0x20c
	fs->id = ++Fsid;	/* File system mount ID */
 800a044:	4a22      	ldr	r2, [pc, #136]	; (800a0d0 <find_volume+0x278>)
	fs->fs_type = fmt;	/* FAT sub-type */
 800a046:	f884 6200 	strb.w	r6, [r4, #512]	; 0x200
	fs->id = ++Fsid;	/* File system mount ID */
 800a04a:	8813      	ldrh	r3, [r2, #0]
 800a04c:	3301      	adds	r3, #1
 800a04e:	b29b      	uxth	r3, r3
 800a050:	8013      	strh	r3, [r2, #0]
 800a052:	f8a4 3206 	strh.w	r3, [r4, #518]	; 0x206
		if (Files[i].fs == fs) Files[i].fs = 0;
 800a056:	4b1f      	ldr	r3, [pc, #124]	; (800a0d4 <find_volume+0x27c>)
 800a058:	681a      	ldr	r2, [r3, #0]
 800a05a:	4294      	cmp	r4, r2
 800a05c:	bf04      	itt	eq
 800a05e:	2200      	moveq	r2, #0
 800a060:	601a      	streq	r2, [r3, #0]
 800a062:	68da      	ldr	r2, [r3, #12]
 800a064:	4294      	cmp	r4, r2
 800a066:	f04f 0000 	mov.w	r0, #0
 800a06a:	f47f af18 	bne.w	8009e9e <find_volume+0x46>
 800a06e:	60d8      	str	r0, [r3, #12]
 800a070:	e715      	b.n	8009e9e <find_volume+0x46>
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 800a072:	2002      	movs	r0, #2
		} while (!LD2PT(vol) && fmt && ++i < 4);
 800a074:	3601      	adds	r6, #1
 800a076:	2e04      	cmp	r6, #4
 800a078:	f47f af37 	bne.w	8009eea <find_volume+0x92>
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800a07c:	2803      	cmp	r0, #3
 800a07e:	d104      	bne.n	800a08a <find_volume+0x232>
 800a080:	2001      	movs	r0, #1
 800a082:	e70c      	b.n	8009e9e <find_volume+0x46>
 800a084:	2803      	cmp	r0, #3
 800a086:	d0fb      	beq.n	800a080 <find_volume+0x228>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 800a088:	b108      	cbz	r0, 800a08e <find_volume+0x236>
 800a08a:	200d      	movs	r0, #13
 800a08c:	e707      	b.n	8009e9e <find_volume+0x46>
	bsect = 0;
 800a08e:	4605      	mov	r5, r0
 800a090:	e737      	b.n	8009f02 <find_volume+0xaa>
	fmt = FS_FAT12;
 800a092:	2601      	movs	r6, #1
 800a094:	e784      	b.n	8009fa0 <find_volume+0x148>
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 800a096:	2f00      	cmp	r7, #0
 800a098:	d0f7      	beq.n	800a08a <find_volume+0x232>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 800a09a:	4472      	add	r2, lr
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800a09c:	2e02      	cmp	r6, #2
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 800a09e:	f8c4 2224 	str.w	r2, [r4, #548]	; 0x224
 800a0a2:	ea4f 0243 	mov.w	r2, r3, lsl #1
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800a0a6:	bf1b      	ittet	ne
 800a0a8:	18d2      	addne	r2, r2, r3
 800a0aa:	f003 0301 	andne.w	r3, r3, #1
 800a0ae:	4613      	moveq	r3, r2
 800a0b0:	eb03 0352 	addne.w	r3, r3, r2, lsr #1
 800a0b4:	e787      	b.n	8009fc6 <find_volume+0x16e>
	if (vol < 0) return FR_INVALID_DRIVE;
 800a0b6:	200b      	movs	r0, #11
 800a0b8:	e6f1      	b.n	8009e9e <find_volume+0x46>
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800a0ba:	200c      	movs	r0, #12
 800a0bc:	e6ef      	b.n	8009e9e <find_volume+0x46>
			return FR_OK;				/* The file system object is valid */
 800a0be:	4628      	mov	r0, r5
 800a0c0:	e6ed      	b.n	8009e9e <find_volume+0x46>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800a0c2:	2003      	movs	r0, #3
 800a0c4:	e6eb      	b.n	8009e9e <find_volume+0x46>
 800a0c6:	bf00      	nop
 800a0c8:	2000059c 	.word	0x2000059c
 800a0cc:	41615252 	.word	0x41615252
 800a0d0:	200005b8 	.word	0x200005b8
 800a0d4:	200005a0 	.word	0x200005a0

0800a0d8 <clust2sect>:
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800a0d8:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
	clst -= 2;
 800a0dc:	3902      	subs	r1, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800a0de:	3b02      	subs	r3, #2
 800a0e0:	4299      	cmp	r1, r3
	return clst * fs->csize + fs->database;
 800a0e2:	bf3d      	ittte	cc
 800a0e4:	f890 3202 	ldrbcc.w	r3, [r0, #514]	; 0x202
 800a0e8:	f8d0 0228 	ldrcc.w	r0, [r0, #552]	; 0x228
 800a0ec:	fb01 0003 	mlacc	r0, r1, r3, r0
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800a0f0:	2000      	movcs	r0, #0
}
 800a0f2:	4770      	bx	lr

0800a0f4 <get_fat>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800a0f4:	2901      	cmp	r1, #1
{
 800a0f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0f8:	4606      	mov	r6, r0
 800a0fa:	460d      	mov	r5, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800a0fc:	d959      	bls.n	800a1b2 <get_fat+0xbe>
 800a0fe:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800a102:	4299      	cmp	r1, r3
 800a104:	d255      	bcs.n	800a1b2 <get_fat+0xbe>
		switch (fs->fs_type) {
 800a106:	f890 3200 	ldrb.w	r3, [r0, #512]	; 0x200
 800a10a:	2b02      	cmp	r3, #2
 800a10c:	d027      	beq.n	800a15e <get_fat+0x6a>
 800a10e:	2b03      	cmp	r3, #3
 800a110:	d036      	beq.n	800a180 <get_fat+0x8c>
 800a112:	2b01      	cmp	r3, #1
 800a114:	d14d      	bne.n	800a1b2 <get_fat+0xbe>
			bc = (UINT)clst; bc += bc / 2;
 800a116:	eb01 0451 	add.w	r4, r1, r1, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a11a:	f8d0 1220 	ldr.w	r1, [r0, #544]	; 0x220
 800a11e:	eb01 2154 	add.w	r1, r1, r4, lsr #9
 800a122:	f7ff fe4f 	bl	8009dc4 <move_window>
 800a126:	b110      	cbz	r0, 800a12e <get_fat+0x3a>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800a128:	f04f 30ff 	mov.w	r0, #4294967295
 800a12c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a12e:	f8d6 1220 	ldr.w	r1, [r6, #544]	; 0x220
			wc = fs->win.d8[bc++ % SS(fs)];
 800a132:	1c67      	adds	r7, r4, #1
 800a134:	f3c4 0408 	ubfx	r4, r4, #0, #9
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a138:	eb01 2157 	add.w	r1, r1, r7, lsr #9
 800a13c:	4630      	mov	r0, r6
			wc = fs->win.d8[bc++ % SS(fs)];
 800a13e:	5d34      	ldrb	r4, [r6, r4]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a140:	f7ff fe40 	bl	8009dc4 <move_window>
 800a144:	2800      	cmp	r0, #0
 800a146:	d1ef      	bne.n	800a128 <get_fat+0x34>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 800a148:	f3c7 0708 	ubfx	r7, r7, #0, #9
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 800a14c:	07eb      	lsls	r3, r5, #31
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 800a14e:	5df0      	ldrb	r0, [r6, r7]
 800a150:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 800a154:	bf4c      	ite	mi
 800a156:	0900      	lsrmi	r0, r0, #4
 800a158:	f3c0 000b 	ubfxpl	r0, r0, #0, #12
 800a15c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800a15e:	f8d0 1220 	ldr.w	r1, [r0, #544]	; 0x220
 800a162:	eb01 2115 	add.w	r1, r1, r5, lsr #8
 800a166:	f7ff fe2d 	bl	8009dc4 <move_window>
 800a16a:	2800      	cmp	r0, #0
 800a16c:	d1dc      	bne.n	800a128 <get_fat+0x34>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 800a16e:	006d      	lsls	r5, r5, #1
 800a170:	f405 75ff 	and.w	r5, r5, #510	; 0x1fe
			val = LD_WORD(p);
 800a174:	1973      	adds	r3, r6, r5
 800a176:	5d70      	ldrb	r0, [r6, r5]
 800a178:	785b      	ldrb	r3, [r3, #1]
 800a17a:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 800a17e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a180:	f8d0 1220 	ldr.w	r1, [r0, #544]	; 0x220
 800a184:	eb01 11d5 	add.w	r1, r1, r5, lsr #7
 800a188:	f7ff fe1c 	bl	8009dc4 <move_window>
 800a18c:	2800      	cmp	r0, #0
 800a18e:	d1cb      	bne.n	800a128 <get_fat+0x34>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 800a190:	00ad      	lsls	r5, r5, #2
 800a192:	f405 75fe 	and.w	r5, r5, #508	; 0x1fc
 800a196:	1973      	adds	r3, r6, r5
			val = LD_DWORD(p) & 0x0FFFFFFF;
 800a198:	7898      	ldrb	r0, [r3, #2]
 800a19a:	78da      	ldrb	r2, [r3, #3]
 800a19c:	785b      	ldrb	r3, [r3, #1]
 800a19e:	0400      	lsls	r0, r0, #16
 800a1a0:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 800a1a4:	5d72      	ldrb	r2, [r6, r5]
 800a1a6:	4310      	orrs	r0, r2
 800a1a8:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 800a1ac:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
 800a1b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			val = 1;	/* Internal error */
 800a1b2:	2001      	movs	r0, #1
}
 800a1b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a1b6 <dir_sdi>:
	clst = dp->sclust;		/* Table start cluster (0:root) */
 800a1b6:	f8d0 2208 	ldr.w	r2, [r0, #520]	; 0x208
{
 800a1ba:	b570      	push	{r4, r5, r6, lr}
 800a1bc:	4604      	mov	r4, r0
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 800a1be:	2a01      	cmp	r2, #1
{
 800a1c0:	460d      	mov	r5, r1
	dp->index = (WORD)idx;	/* Current index */
 800a1c2:	f8a4 1206 	strh.w	r1, [r4, #518]	; 0x206
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 800a1c6:	d101      	bne.n	800a1cc <dir_sdi+0x16>
		return FR_INT_ERR;
 800a1c8:	2002      	movs	r0, #2
 800a1ca:	bd70      	pop	{r4, r5, r6, pc}
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 800a1cc:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
 800a1d0:	f8d3 1214 	ldr.w	r1, [r3, #532]	; 0x214
 800a1d4:	428a      	cmp	r2, r1
 800a1d6:	d2f7      	bcs.n	800a1c8 <dir_sdi+0x12>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 800a1d8:	b9f2      	cbnz	r2, 800a218 <dir_sdi+0x62>
 800a1da:	f893 1200 	ldrb.w	r1, [r3, #512]	; 0x200
 800a1de:	2903      	cmp	r1, #3
 800a1e0:	d102      	bne.n	800a1e8 <dir_sdi+0x32>
		clst = dp->fs->dirbase;
 800a1e2:	f8d3 1224 	ldr.w	r1, [r3, #548]	; 0x224
	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800a1e6:	b9c1      	cbnz	r1, 800a21a <dir_sdi+0x64>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 800a1e8:	f8b3 1208 	ldrh.w	r1, [r3, #520]	; 0x208
 800a1ec:	428d      	cmp	r5, r1
 800a1ee:	d2eb      	bcs.n	800a1c8 <dir_sdi+0x12>
		sect = dp->fs->dirbase;
 800a1f0:	f8d3 0224 	ldr.w	r0, [r3, #548]	; 0x224
	dp->clust = clst;	/* Current cluster# */
 800a1f4:	f8c4 220c 	str.w	r2, [r4, #524]	; 0x20c
	if (!sect) return FR_INT_ERR;
 800a1f8:	2800      	cmp	r0, #0
 800a1fa:	d0e5      	beq.n	800a1c8 <dir_sdi+0x12>
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 800a1fc:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 800a200:	eb00 1015 	add.w	r0, r0, r5, lsr #4
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 800a204:	f005 050f 	and.w	r5, r5, #15
 800a208:	eb03 1545 	add.w	r5, r3, r5, lsl #5
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 800a20c:	f8c4 0210 	str.w	r0, [r4, #528]	; 0x210
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 800a210:	f8c4 5214 	str.w	r5, [r4, #532]	; 0x214
	return FR_OK;
 800a214:	2000      	movs	r0, #0
 800a216:	bd70      	pop	{r4, r5, r6, pc}
 800a218:	4611      	mov	r1, r2
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 800a21a:	f893 6202 	ldrb.w	r6, [r3, #514]	; 0x202
		while (idx >= ic) {	/* Follow cluster chain */
 800a21e:	460a      	mov	r2, r1
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 800a220:	0136      	lsls	r6, r6, #4
		while (idx >= ic) {	/* Follow cluster chain */
 800a222:	42b5      	cmp	r5, r6
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 800a224:	4611      	mov	r1, r2
 800a226:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
		while (idx >= ic) {	/* Follow cluster chain */
 800a22a:	d202      	bcs.n	800a232 <dir_sdi+0x7c>
		sect = clust2sect(dp->fs, clst);
 800a22c:	f7ff ff54 	bl	800a0d8 <clust2sect>
 800a230:	e7e0      	b.n	800a1f4 <dir_sdi+0x3e>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 800a232:	f7ff ff5f 	bl	800a0f4 <get_fat>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800a236:	1c43      	adds	r3, r0, #1
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 800a238:	4602      	mov	r2, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800a23a:	d009      	beq.n	800a250 <dir_sdi+0x9a>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 800a23c:	2801      	cmp	r0, #1
 800a23e:	d9c3      	bls.n	800a1c8 <dir_sdi+0x12>
 800a240:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
 800a244:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800a248:	4298      	cmp	r0, r3
 800a24a:	d2bd      	bcs.n	800a1c8 <dir_sdi+0x12>
			idx -= ic;
 800a24c:	1bad      	subs	r5, r5, r6
 800a24e:	e7e8      	b.n	800a222 <dir_sdi+0x6c>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800a250:	2001      	movs	r0, #1
}
 800a252:	bd70      	pop	{r4, r5, r6, pc}

0800a254 <dir_remove>:
{
 800a254:	b510      	push	{r4, lr}
	res = dir_sdi(dp, dp->index);
 800a256:	f8b0 1206 	ldrh.w	r1, [r0, #518]	; 0x206
{
 800a25a:	4604      	mov	r4, r0
	res = dir_sdi(dp, dp->index);
 800a25c:	f7ff ffab 	bl	800a1b6 <dir_sdi>
	if (res == FR_OK) {
 800a260:	4603      	mov	r3, r0
 800a262:	b9b0      	cbnz	r0, 800a292 <dir_remove+0x3e>
		res = move_window(dp->fs, dp->sect);
 800a264:	f8d4 1210 	ldr.w	r1, [r4, #528]	; 0x210
 800a268:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 800a26c:	f7ff fdaa 	bl	8009dc4 <move_window>
		if (res == FR_OK) {
 800a270:	4603      	mov	r3, r0
 800a272:	b970      	cbnz	r0, 800a292 <dir_remove+0x3e>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clear and mark the entry "deleted" */
 800a274:	4601      	mov	r1, r0
 800a276:	2220      	movs	r2, #32
 800a278:	f8d4 0214 	ldr.w	r0, [r4, #532]	; 0x214
 800a27c:	f7ff fbfc 	bl	8009a78 <mem_set>
			*dp->dir = DDEM;
 800a280:	f8d4 2214 	ldr.w	r2, [r4, #532]	; 0x214
 800a284:	21e5      	movs	r1, #229	; 0xe5
 800a286:	7011      	strb	r1, [r2, #0]
			dp->fs->wflag = 1;
 800a288:	f8d4 2200 	ldr.w	r2, [r4, #512]	; 0x200
 800a28c:	2101      	movs	r1, #1
 800a28e:	f882 1204 	strb.w	r1, [r2, #516]	; 0x204
}
 800a292:	4618      	mov	r0, r3
 800a294:	bd10      	pop	{r4, pc}

0800a296 <put_fat>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800a296:	2901      	cmp	r1, #1
{
 800a298:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a29c:	4605      	mov	r5, r0
 800a29e:	460c      	mov	r4, r1
 800a2a0:	4616      	mov	r6, r2
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800a2a2:	d96f      	bls.n	800a384 <put_fat+0xee>
 800a2a4:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800a2a8:	4299      	cmp	r1, r3
 800a2aa:	d26b      	bcs.n	800a384 <put_fat+0xee>
		switch (fs->fs_type) {
 800a2ac:	f890 3200 	ldrb.w	r3, [r0, #512]	; 0x200
 800a2b0:	2b02      	cmp	r3, #2
 800a2b2:	d03d      	beq.n	800a330 <put_fat+0x9a>
 800a2b4:	2b03      	cmp	r3, #3
 800a2b6:	d04b      	beq.n	800a350 <put_fat+0xba>
 800a2b8:	2b01      	cmp	r3, #1
 800a2ba:	d163      	bne.n	800a384 <put_fat+0xee>
			bc = (UINT)clst; bc += bc / 2;
 800a2bc:	eb01 0751 	add.w	r7, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800a2c0:	f8d0 1220 	ldr.w	r1, [r0, #544]	; 0x220
 800a2c4:	eb01 2157 	add.w	r1, r1, r7, lsr #9
 800a2c8:	f7ff fd7c 	bl	8009dc4 <move_window>
			if (res != FR_OK) break;
 800a2cc:	2800      	cmp	r0, #0
 800a2ce:	d15a      	bne.n	800a386 <put_fat+0xf0>
			p = &fs->win.d8[bc++ % SS(fs)];
 800a2d0:	f107 0801 	add.w	r8, r7, #1
 800a2d4:	f3c7 0708 	ubfx	r7, r7, #0, #9
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800a2d8:	f014 0401 	ands.w	r4, r4, #1
 800a2dc:	bf1f      	itttt	ne
 800a2de:	5deb      	ldrbne	r3, [r5, r7]
 800a2e0:	f003 020f 	andne.w	r2, r3, #15
 800a2e4:	0133      	lslne	r3, r6, #4
 800a2e6:	f003 03f0 	andne.w	r3, r3, #240	; 0xf0
 800a2ea:	bf14      	ite	ne
 800a2ec:	4313      	orrne	r3, r2
 800a2ee:	b2f3      	uxtbeq	r3, r6
 800a2f0:	55eb      	strb	r3, [r5, r7]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800a2f2:	f8d5 1220 	ldr.w	r1, [r5, #544]	; 0x220
			fs->wflag = 1;
 800a2f6:	2301      	movs	r3, #1
 800a2f8:	f885 3204 	strb.w	r3, [r5, #516]	; 0x204
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800a2fc:	eb01 2158 	add.w	r1, r1, r8, lsr #9
 800a300:	4628      	mov	r0, r5
 800a302:	f7ff fd5f 	bl	8009dc4 <move_window>
			if (res != FR_OK) break;
 800a306:	bbf0      	cbnz	r0, 800a386 <put_fat+0xf0>
			p = &fs->win.d8[bc % SS(fs)];
 800a308:	f3c8 0808 	ubfx	r8, r8, #0, #9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800a30c:	b144      	cbz	r4, 800a320 <put_fat+0x8a>
 800a30e:	f3c6 1207 	ubfx	r2, r6, #4, #8
 800a312:	f805 2008 	strb.w	r2, [r5, r8]
			fs->wflag = 1;
 800a316:	2301      	movs	r3, #1
 800a318:	f885 3204 	strb.w	r3, [r5, #516]	; 0x204
 800a31c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800a320:	f815 2008 	ldrb.w	r2, [r5, r8]
 800a324:	f3c6 2603 	ubfx	r6, r6, #8, #4
 800a328:	f022 020f 	bic.w	r2, r2, #15
 800a32c:	4332      	orrs	r2, r6
 800a32e:	e7f0      	b.n	800a312 <put_fat+0x7c>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800a330:	f8d0 1220 	ldr.w	r1, [r0, #544]	; 0x220
 800a334:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 800a338:	f7ff fd44 	bl	8009dc4 <move_window>
			if (res != FR_OK) break;
 800a33c:	bb18      	cbnz	r0, 800a386 <put_fat+0xf0>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 800a33e:	0064      	lsls	r4, r4, #1
 800a340:	f404 74ff 	and.w	r4, r4, #510	; 0x1fe
			ST_WORD(p, (WORD)val);
 800a344:	f3c6 2207 	ubfx	r2, r6, #8, #8
 800a348:	552e      	strb	r6, [r5, r4]
 800a34a:	442c      	add	r4, r5
 800a34c:	7062      	strb	r2, [r4, #1]
 800a34e:	e7e2      	b.n	800a316 <put_fat+0x80>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800a350:	f8d0 1220 	ldr.w	r1, [r0, #544]	; 0x220
 800a354:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 800a358:	f7ff fd34 	bl	8009dc4 <move_window>
			if (res != FR_OK) break;
 800a35c:	b998      	cbnz	r0, 800a386 <put_fat+0xf0>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 800a35e:	00a4      	lsls	r4, r4, #2
 800a360:	f404 74fe 	and.w	r4, r4, #508	; 0x1fc
 800a364:	1929      	adds	r1, r5, r4
			val |= LD_DWORD(p) & 0xF0000000;
 800a366:	78cb      	ldrb	r3, [r1, #3]
 800a368:	061b      	lsls	r3, r3, #24
 800a36a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800a36e:	ea43 0206 	orr.w	r2, r3, r6
			ST_DWORD(p, val);
 800a372:	f3c2 2307 	ubfx	r3, r2, #8, #8
 800a376:	552a      	strb	r2, [r5, r4]
 800a378:	704b      	strb	r3, [r1, #1]
 800a37a:	0c13      	lsrs	r3, r2, #16
 800a37c:	0e12      	lsrs	r2, r2, #24
 800a37e:	708b      	strb	r3, [r1, #2]
 800a380:	70ca      	strb	r2, [r1, #3]
 800a382:	e7c8      	b.n	800a316 <put_fat+0x80>
			res = FR_INT_ERR;
 800a384:	2002      	movs	r0, #2
}
 800a386:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800a38a <create_chain>:
{
 800a38a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a38c:	4605      	mov	r5, r0
	if (clst == 0) {		/* Create a new chain */
 800a38e:	460f      	mov	r7, r1
 800a390:	b989      	cbnz	r1, 800a3b6 <create_chain+0x2c>
		scl = fs->last_clust;			/* Get suggested start point */
 800a392:	f8d0 620c 	ldr.w	r6, [r0, #524]	; 0x20c
		if (!scl || scl >= fs->n_fatent) scl = 1;
 800a396:	b1fe      	cbz	r6, 800a3d8 <create_chain+0x4e>
 800a398:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800a39c:	429e      	cmp	r6, r3
 800a39e:	bf28      	it	cs
 800a3a0:	2601      	movcs	r6, #1
 800a3a2:	4634      	mov	r4, r6
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 800a3a4:	f8d5 3214 	ldr.w	r3, [r5, #532]	; 0x214
		ncl++;							/* Next cluster */
 800a3a8:	3401      	adds	r4, #1
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 800a3aa:	429c      	cmp	r4, r3
 800a3ac:	d317      	bcc.n	800a3de <create_chain+0x54>
			if (ncl > scl) return 0;	/* No free cluster */
 800a3ae:	2e01      	cmp	r6, #1
 800a3b0:	d814      	bhi.n	800a3dc <create_chain+0x52>
 800a3b2:	2400      	movs	r4, #0
 800a3b4:	e008      	b.n	800a3c8 <create_chain+0x3e>
		cs = get_fat(fs, clst);			/* Check the cluster status */
 800a3b6:	f7ff fe9d 	bl	800a0f4 <get_fat>
		if (cs < 2) return 1;			/* Invalid value */
 800a3ba:	2801      	cmp	r0, #1
		cs = get_fat(fs, clst);			/* Check the cluster status */
 800a3bc:	4604      	mov	r4, r0
		if (cs < 2) return 1;			/* Invalid value */
 800a3be:	d93b      	bls.n	800a438 <create_chain+0xae>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800a3c0:	3001      	adds	r0, #1
 800a3c2:	d103      	bne.n	800a3cc <create_chain+0x42>
			ncl = 2;
 800a3c4:	f04f 34ff 	mov.w	r4, #4294967295
}
 800a3c8:	4620      	mov	r0, r4
 800a3ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800a3cc:	f8d5 3214 	ldr.w	r3, [r5, #532]	; 0x214
 800a3d0:	429c      	cmp	r4, r3
 800a3d2:	d3f9      	bcc.n	800a3c8 <create_chain+0x3e>
 800a3d4:	463e      	mov	r6, r7
 800a3d6:	e7e4      	b.n	800a3a2 <create_chain+0x18>
		if (!scl || scl >= fs->n_fatent) scl = 1;
 800a3d8:	2601      	movs	r6, #1
 800a3da:	e7e2      	b.n	800a3a2 <create_chain+0x18>
			ncl = 2;
 800a3dc:	2402      	movs	r4, #2
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 800a3de:	4621      	mov	r1, r4
 800a3e0:	4628      	mov	r0, r5
 800a3e2:	f7ff fe87 	bl	800a0f4 <get_fat>
		if (cs == 0) break;				/* Found a free cluster */
 800a3e6:	b130      	cbz	r0, 800a3f6 <create_chain+0x6c>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 800a3e8:	1c41      	adds	r1, r0, #1
 800a3ea:	d0eb      	beq.n	800a3c4 <create_chain+0x3a>
 800a3ec:	2801      	cmp	r0, #1
 800a3ee:	d023      	beq.n	800a438 <create_chain+0xae>
		if (ncl == scl) return 0;		/* No free cluster */
 800a3f0:	42b4      	cmp	r4, r6
 800a3f2:	d1d7      	bne.n	800a3a4 <create_chain+0x1a>
 800a3f4:	e7dd      	b.n	800a3b2 <create_chain+0x28>
	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 800a3f6:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 800a3fa:	4621      	mov	r1, r4
 800a3fc:	4628      	mov	r0, r5
 800a3fe:	f7ff ff4a 	bl	800a296 <put_fat>
	if (res == FR_OK && clst != 0) {
 800a402:	b9b8      	cbnz	r0, 800a434 <create_chain+0xaa>
 800a404:	b97f      	cbnz	r7, 800a426 <create_chain+0x9c>
		if (fs->free_clust != 0xFFFFFFFF) {
 800a406:	f8d5 3210 	ldr.w	r3, [r5, #528]	; 0x210
		fs->last_clust = ncl;			/* Update FSINFO */
 800a40a:	f8c5 420c 	str.w	r4, [r5, #524]	; 0x20c
		if (fs->free_clust != 0xFFFFFFFF) {
 800a40e:	1c5a      	adds	r2, r3, #1
 800a410:	d0da      	beq.n	800a3c8 <create_chain+0x3e>
			fs->free_clust--;
 800a412:	3b01      	subs	r3, #1
 800a414:	f8c5 3210 	str.w	r3, [r5, #528]	; 0x210
			fs->fsi_flag |= 1;
 800a418:	f895 3205 	ldrb.w	r3, [r5, #517]	; 0x205
 800a41c:	f043 0301 	orr.w	r3, r3, #1
 800a420:	f885 3205 	strb.w	r3, [r5, #517]	; 0x205
 800a424:	e7d0      	b.n	800a3c8 <create_chain+0x3e>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 800a426:	4622      	mov	r2, r4
 800a428:	4639      	mov	r1, r7
 800a42a:	4628      	mov	r0, r5
 800a42c:	f7ff ff33 	bl	800a296 <put_fat>
	if (res == FR_OK) {
 800a430:	2800      	cmp	r0, #0
 800a432:	d0e8      	beq.n	800a406 <create_chain+0x7c>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 800a434:	2801      	cmp	r0, #1
 800a436:	d0c5      	beq.n	800a3c4 <create_chain+0x3a>
 800a438:	2401      	movs	r4, #1
 800a43a:	e7c5      	b.n	800a3c8 <create_chain+0x3e>

0800a43c <dir_next>:
{
 800a43c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	i = dp->index + 1;
 800a440:	f8b0 6206 	ldrh.w	r6, [r0, #518]	; 0x206
 800a444:	3601      	adds	r6, #1
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 800a446:	b2b3      	uxth	r3, r6
{
 800a448:	4604      	mov	r4, r0
 800a44a:	4689      	mov	r9, r1
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 800a44c:	b913      	cbnz	r3, 800a454 <dir_next+0x18>
		return FR_NO_FILE;
 800a44e:	2004      	movs	r0, #4
 800a450:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 800a454:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d0f8      	beq.n	800a44e <dir_next+0x12>
	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 800a45c:	f016 080f 	ands.w	r8, r6, #15
 800a460:	d10b      	bne.n	800a47a <dir_next+0x3e>
		if (!dp->clust) {		/* Static table */
 800a462:	f8d0 120c 	ldr.w	r1, [r0, #524]	; 0x20c
		dp->sect++;					/* Next sector */
 800a466:	3301      	adds	r3, #1
 800a468:	f8c0 3210 	str.w	r3, [r0, #528]	; 0x210
 800a46c:	f8d0 0200 	ldr.w	r0, [r0, #512]	; 0x200
		if (!dp->clust) {		/* Static table */
 800a470:	b971      	cbnz	r1, 800a490 <dir_next+0x54>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 800a472:	f8b0 3208 	ldrh.w	r3, [r0, #520]	; 0x208
 800a476:	429e      	cmp	r6, r3
 800a478:	d2e9      	bcs.n	800a44e <dir_next+0x12>
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 800a47a:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
	dp->index = (WORD)i;	/* Current index */
 800a47e:	f8a4 6206 	strh.w	r6, [r4, #518]	; 0x206
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 800a482:	eb03 1348 	add.w	r3, r3, r8, lsl #5
 800a486:	f8c4 3214 	str.w	r3, [r4, #532]	; 0x214
	return FR_OK;
 800a48a:	2000      	movs	r0, #0
 800a48c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 800a490:	f890 7202 	ldrb.w	r7, [r0, #514]	; 0x202
 800a494:	3f01      	subs	r7, #1
 800a496:	ea17 1716 	ands.w	r7, r7, r6, lsr #4
 800a49a:	d1ee      	bne.n	800a47a <dir_next+0x3e>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 800a49c:	f7ff fe2a 	bl	800a0f4 <get_fat>
				if (clst <= 1) return FR_INT_ERR;
 800a4a0:	2801      	cmp	r0, #1
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 800a4a2:	4605      	mov	r5, r0
				if (clst <= 1) return FR_INT_ERR;
 800a4a4:	d802      	bhi.n	800a4ac <dir_next+0x70>
 800a4a6:	2002      	movs	r0, #2
 800a4a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800a4ac:	1c42      	adds	r2, r0, #1
 800a4ae:	d102      	bne.n	800a4b6 <dir_next+0x7a>
 800a4b0:	2001      	movs	r0, #1
 800a4b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 800a4b6:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 800a4ba:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800a4be:	429d      	cmp	r5, r3
 800a4c0:	d32f      	bcc.n	800a522 <dir_next+0xe6>
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 800a4c2:	f1b9 0f00 	cmp.w	r9, #0
 800a4c6:	d0c2      	beq.n	800a44e <dir_next+0x12>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 800a4c8:	f8d4 120c 	ldr.w	r1, [r4, #524]	; 0x20c
 800a4cc:	f7ff ff5d 	bl	800a38a <create_chain>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800a4d0:	4605      	mov	r5, r0
 800a4d2:	2800      	cmp	r0, #0
 800a4d4:	d03e      	beq.n	800a554 <dir_next+0x118>
					if (clst == 1) return FR_INT_ERR;
 800a4d6:	2801      	cmp	r0, #1
 800a4d8:	d0e5      	beq.n	800a4a6 <dir_next+0x6a>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800a4da:	1c43      	adds	r3, r0, #1
 800a4dc:	d0e8      	beq.n	800a4b0 <dir_next+0x74>
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 800a4de:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 800a4e2:	f7ff fc0b 	bl	8009cfc <sync_window>
 800a4e6:	4601      	mov	r1, r0
 800a4e8:	2800      	cmp	r0, #0
 800a4ea:	d1e1      	bne.n	800a4b0 <dir_next+0x74>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 800a4ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a4f0:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 800a4f4:	f7ff fac0 	bl	8009a78 <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 800a4f8:	f8d4 2200 	ldr.w	r2, [r4, #512]	; 0x200
 800a4fc:	4629      	mov	r1, r5
 800a4fe:	4610      	mov	r0, r2
 800a500:	f7ff fdea 	bl	800a0d8 <clust2sect>
						dp->fs->wflag = 1;
 800a504:	f04f 0901 	mov.w	r9, #1
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 800a508:	f8c2 022c 	str.w	r0, [r2, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 800a50c:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 800a510:	f890 3202 	ldrb.w	r3, [r0, #514]	; 0x202
 800a514:	429f      	cmp	r7, r3
 800a516:	d30e      	bcc.n	800a536 <dir_next+0xfa>
					dp->fs->winsect -= c;						/* Rewind window offset */
 800a518:	f8d0 322c 	ldr.w	r3, [r0, #556]	; 0x22c
 800a51c:	1bdf      	subs	r7, r3, r7
 800a51e:	f8c0 722c 	str.w	r7, [r0, #556]	; 0x22c
				dp->clust = clst;				/* Initialize data for new cluster */
 800a522:	f8c4 520c 	str.w	r5, [r4, #524]	; 0x20c
				dp->sect = clust2sect(dp->fs, clst);
 800a526:	4629      	mov	r1, r5
 800a528:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 800a52c:	f7ff fdd4 	bl	800a0d8 <clust2sect>
 800a530:	f8c4 0210 	str.w	r0, [r4, #528]	; 0x210
 800a534:	e7a1      	b.n	800a47a <dir_next+0x3e>
						dp->fs->wflag = 1;
 800a536:	f880 9204 	strb.w	r9, [r0, #516]	; 0x204
 800a53a:	f7ff fbb6 	bl	8009caa <sync_window.part.2>
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 800a53e:	2800      	cmp	r0, #0
 800a540:	d1b6      	bne.n	800a4b0 <dir_next+0x74>
						dp->fs->winsect++;
 800a542:	f8d4 2200 	ldr.w	r2, [r4, #512]	; 0x200
 800a546:	f8d2 322c 	ldr.w	r3, [r2, #556]	; 0x22c
 800a54a:	3301      	adds	r3, #1
 800a54c:	f8c2 322c 	str.w	r3, [r2, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 800a550:	3701      	adds	r7, #1
 800a552:	e7db      	b.n	800a50c <dir_next+0xd0>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800a554:	2007      	movs	r0, #7
}
 800a556:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	...

0800a55c <follow_path>:
{
 800a55c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 800a560:	780b      	ldrb	r3, [r1, #0]
 800a562:	2b2f      	cmp	r3, #47	; 0x2f
{
 800a564:	4604      	mov	r4, r0
 800a566:	460d      	mov	r5, r1
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 800a568:	d001      	beq.n	800a56e <follow_path+0x12>
 800a56a:	2b5c      	cmp	r3, #92	; 0x5c
 800a56c:	d100      	bne.n	800a570 <follow_path+0x14>
		path++;
 800a56e:	3501      	adds	r5, #1
	dp->sclust = 0;							/* Always start from the root directory */
 800a570:	2600      	movs	r6, #0
 800a572:	f8c4 6208 	str.w	r6, [r4, #520]	; 0x208
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800a576:	782b      	ldrb	r3, [r5, #0]
 800a578:	2b1f      	cmp	r3, #31
 800a57a:	d936      	bls.n	800a5ea <follow_path+0x8e>
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800a57c:	4e5f      	ldr	r6, [pc, #380]	; (800a6fc <follow_path+0x1a0>)
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 800a57e:	782b      	ldrb	r3, [r5, #0]
 800a580:	2b2f      	cmp	r3, #47	; 0x2f
 800a582:	46a8      	mov	r8, r5
 800a584:	f105 0501 	add.w	r5, r5, #1
 800a588:	d0f9      	beq.n	800a57e <follow_path+0x22>
 800a58a:	2b5c      	cmp	r3, #92	; 0x5c
 800a58c:	d0f7      	beq.n	800a57e <follow_path+0x22>
	sfn = dp->fn;
 800a58e:	f8d4 7218 	ldr.w	r7, [r4, #536]	; 0x218
	mem_set(sfn, ' ', 11);
 800a592:	220b      	movs	r2, #11
 800a594:	2120      	movs	r1, #32
 800a596:	4638      	mov	r0, r7
 800a598:	f7ff fa6e 	bl	8009a78 <mem_set>
	si = i = b = 0; ni = 8;
 800a59c:	f04f 0e00 	mov.w	lr, #0
 800a5a0:	f108 39ff 	add.w	r9, r8, #4294967295
 800a5a4:	46f4      	mov	ip, lr
 800a5a6:	2108      	movs	r1, #8
 800a5a8:	4672      	mov	r2, lr
		c = (BYTE)p[si++];
 800a5aa:	f819 3f01 	ldrb.w	r3, [r9, #1]!
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
 800a5ae:	2b20      	cmp	r3, #32
		c = (BYTE)p[si++];
 800a5b0:	f10c 0c01 	add.w	ip, ip, #1
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
 800a5b4:	d928      	bls.n	800a608 <follow_path+0xac>
 800a5b6:	2b2f      	cmp	r3, #47	; 0x2f
 800a5b8:	d026      	beq.n	800a608 <follow_path+0xac>
 800a5ba:	2b5c      	cmp	r3, #92	; 0x5c
 800a5bc:	d024      	beq.n	800a608 <follow_path+0xac>
		if (c == '.' || i >= ni) {
 800a5be:	2b2e      	cmp	r3, #46	; 0x2e
 800a5c0:	f000 8085 	beq.w	800a6ce <follow_path+0x172>
 800a5c4:	4571      	cmp	r1, lr
 800a5c6:	d90d      	bls.n	800a5e4 <follow_path+0x88>
		if (c >= 0x80) {				/* Extended character? */
 800a5c8:	0618      	lsls	r0, r3, #24
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800a5ca:	bf48      	it	mi
 800a5cc:	3b80      	submi	r3, #128	; 0x80
 800a5ce:	4d4c      	ldr	r5, [pc, #304]	; (800a700 <follow_path+0x1a4>)
 800a5d0:	bf44      	itt	mi
 800a5d2:	5cf3      	ldrbmi	r3, [r6, r3]
			b |= 3;						/* Eliminate NT flag */
 800a5d4:	f042 0203 	orrmi.w	r2, r2, #3
	while (*str && *str != chr) str++;
 800a5d8:	f815 0f01 	ldrb.w	r0, [r5, #1]!
 800a5dc:	2800      	cmp	r0, #0
 800a5de:	d07d      	beq.n	800a6dc <follow_path+0x180>
 800a5e0:	4283      	cmp	r3, r0
 800a5e2:	d1f9      	bne.n	800a5d8 <follow_path+0x7c>
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 800a5e4:	2006      	movs	r0, #6
	return res;
 800a5e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		res = dir_sdi(dp, 0);
 800a5ea:	4631      	mov	r1, r6
 800a5ec:	4620      	mov	r0, r4
 800a5ee:	f7ff fde2 	bl	800a1b6 <dir_sdi>
		dp->dir = 0;
 800a5f2:	f8c4 6214 	str.w	r6, [r4, #532]	; 0x214
 800a5f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				b |= 2;
 800a5fa:	f042 0202 	orr.w	r2, r2, #2
			sfn[i++] = c;
 800a5fe:	f807 300e 	strb.w	r3, [r7, lr]
 800a602:	f10e 0e01 	add.w	lr, lr, #1
 800a606:	e7d0      	b.n	800a5aa <follow_path+0x4e>
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 800a608:	2b21      	cmp	r3, #33	; 0x21
	*path = &p[si];						/* Return pointer to the next segment */
 800a60a:	eb08 050c 	add.w	r5, r8, ip
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 800a60e:	bf34      	ite	cc
 800a610:	2304      	movcc	r3, #4
 800a612:	2300      	movcs	r3, #0
	if (!i) return FR_INVALID_NAME;		/* Reject nul string */
 800a614:	f1be 0f00 	cmp.w	lr, #0
 800a618:	d0e4      	beq.n	800a5e4 <follow_path+0x88>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* When first character collides with DDEM, replace it with RDDEM */
 800a61a:	7838      	ldrb	r0, [r7, #0]
 800a61c:	28e5      	cmp	r0, #229	; 0xe5
 800a61e:	bf04      	itt	eq
 800a620:	2005      	moveq	r0, #5
 800a622:	7038      	strbeq	r0, [r7, #0]
	if (ni == 8) b <<= 2;
 800a624:	2908      	cmp	r1, #8
 800a626:	bf04      	itt	eq
 800a628:	0092      	lsleq	r2, r2, #2
 800a62a:	b2d2      	uxtbeq	r2, r2
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 800a62c:	f002 0103 	and.w	r1, r2, #3
 800a630:	2901      	cmp	r1, #1
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 800a632:	f002 020c 	and.w	r2, r2, #12
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 800a636:	bf08      	it	eq
 800a638:	f043 0310 	orreq.w	r3, r3, #16
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 800a63c:	2a04      	cmp	r2, #4
 800a63e:	bf08      	it	eq
 800a640:	f043 0308 	orreq.w	r3, r3, #8
	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */
 800a644:	72fb      	strb	r3, [r7, #11]
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800a646:	2100      	movs	r1, #0
 800a648:	4620      	mov	r0, r4
 800a64a:	f7ff fdb4 	bl	800a1b6 <dir_sdi>
	if (res != FR_OK) return res;
 800a64e:	b9f8      	cbnz	r0, 800a690 <follow_path+0x134>
		res = move_window(dp->fs, dp->sect);
 800a650:	f8d4 1210 	ldr.w	r1, [r4, #528]	; 0x210
 800a654:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 800a658:	f7ff fbb4 	bl	8009dc4 <move_window>
		if (res != FR_OK) break;
 800a65c:	b9c0      	cbnz	r0, 800a690 <follow_path+0x134>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 800a65e:	f8d4 2214 	ldr.w	r2, [r4, #532]	; 0x214
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800a662:	7813      	ldrb	r3, [r2, #0]
 800a664:	b19b      	cbz	r3, 800a68e <follow_path+0x132>
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
 800a666:	7ad3      	ldrb	r3, [r2, #11]
 800a668:	0719      	lsls	r1, r3, #28
 800a66a:	d40b      	bmi.n	800a684 <follow_path+0x128>
 800a66c:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 800a670:	f103 0e0b 	add.w	lr, r3, #11
	while (cnt-- && (r = *d++ - *s++) == 0) ;
 800a674:	4573      	cmp	r3, lr
 800a676:	d00b      	beq.n	800a690 <follow_path+0x134>
 800a678:	f812 7b01 	ldrb.w	r7, [r2], #1
 800a67c:	f813 1b01 	ldrb.w	r1, [r3], #1
 800a680:	428f      	cmp	r7, r1
 800a682:	d0f7      	beq.n	800a674 <follow_path+0x118>
		res = dir_next(dp, 0);		/* Next entry */
 800a684:	2100      	movs	r1, #0
 800a686:	4620      	mov	r0, r4
 800a688:	f7ff fed8 	bl	800a43c <dir_next>
 800a68c:	e7df      	b.n	800a64e <follow_path+0xf2>
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800a68e:	2004      	movs	r0, #4
			ns = dp->fn[NSFLAG];
 800a690:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 800a694:	7adb      	ldrb	r3, [r3, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800a696:	b138      	cbz	r0, 800a6a8 <follow_path+0x14c>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800a698:	2804      	cmp	r0, #4
 800a69a:	d12c      	bne.n	800a6f6 <follow_path+0x19a>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800a69c:	f013 0f04 	tst.w	r3, #4
 800a6a0:	bf08      	it	eq
 800a6a2:	2005      	moveq	r0, #5
 800a6a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800a6a8:	075a      	lsls	r2, r3, #29
 800a6aa:	d424      	bmi.n	800a6f6 <follow_path+0x19a>
			dir = dp->dir;						/* Follow the sub-directory */
 800a6ac:	f8d4 1214 	ldr.w	r1, [r4, #532]	; 0x214
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 800a6b0:	7acb      	ldrb	r3, [r1, #11]
 800a6b2:	06db      	lsls	r3, r3, #27
 800a6b4:	d508      	bpl.n	800a6c8 <follow_path+0x16c>
			dp->sclust = ld_clust(dp->fs, dir);
 800a6b6:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
 800a6ba:	f893 0200 	ldrb.w	r0, [r3, #512]	; 0x200
 800a6be:	f7ff fae6 	bl	8009c8e <ld_clust.isra.0>
 800a6c2:	f8c4 0208 	str.w	r0, [r4, #520]	; 0x208
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a6c6:	e75a      	b.n	800a57e <follow_path+0x22>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800a6c8:	2005      	movs	r0, #5
 800a6ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 800a6ce:	2908      	cmp	r1, #8
 800a6d0:	d188      	bne.n	800a5e4 <follow_path+0x88>
			b <<= 2; continue;
 800a6d2:	0092      	lsls	r2, r2, #2
			i = 8; ni = 11;
 800a6d4:	468e      	mov	lr, r1
			b <<= 2; continue;
 800a6d6:	b2d2      	uxtb	r2, r2
			i = 8; ni = 11;
 800a6d8:	210b      	movs	r1, #11
 800a6da:	e766      	b.n	800a5aa <follow_path+0x4e>
			if (IsUpper(c)) {			/* ASCII large capital? */
 800a6dc:	f1a3 0041 	sub.w	r0, r3, #65	; 0x41
 800a6e0:	2819      	cmp	r0, #25
 800a6e2:	d98a      	bls.n	800a5fa <follow_path+0x9e>
				if (IsLower(c)) {		/* ASCII small capital? */
 800a6e4:	f1a3 0061 	sub.w	r0, r3, #97	; 0x61
 800a6e8:	2819      	cmp	r0, #25
					b |= 1; c -= 0x20;
 800a6ea:	bf9e      	ittt	ls
 800a6ec:	3b20      	subls	r3, #32
 800a6ee:	f042 0201 	orrls.w	r2, r2, #1
 800a6f2:	b2db      	uxtbls	r3, r3
 800a6f4:	e783      	b.n	800a5fe <follow_path+0xa2>
}
 800a6f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a6fa:	bf00      	nop
 800a6fc:	0800c7e0 	.word	0x0800c7e0
 800a700:	0800c85f 	.word	0x0800c85f

0800a704 <dir_read.constprop.13>:
FRESULT dir_read (
 800a704:	b510      	push	{r4, lr}
 800a706:	4604      	mov	r4, r0
	res = FR_NO_FILE;
 800a708:	2004      	movs	r0, #4
	while (dp->sect) {
 800a70a:	f8d4 1210 	ldr.w	r1, [r4, #528]	; 0x210
 800a70e:	b909      	cbnz	r1, 800a714 <dir_read.constprop.13+0x10>
	if (res != FR_OK) dp->sect = 0;
 800a710:	b1b0      	cbz	r0, 800a740 <dir_read.constprop.13+0x3c>
 800a712:	e01d      	b.n	800a750 <dir_read.constprop.13+0x4c>
		res = move_window(dp->fs, dp->sect);
 800a714:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 800a718:	f7ff fb54 	bl	8009dc4 <move_window>
		if (res != FR_OK) break;
 800a71c:	b9c0      	cbnz	r0, 800a750 <dir_read.constprop.13+0x4c>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 800a71e:	f8d4 2214 	ldr.w	r2, [r4, #532]	; 0x214
		c = dir[DIR_Name];
 800a722:	7813      	ldrb	r3, [r2, #0]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800a724:	b1c3      	cbz	r3, 800a758 <dir_read.constprop.13+0x54>
		if (c != DDEM && (_FS_RPATH || c != '.') && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol)	/* Is it a valid entry? */
 800a726:	2be5      	cmp	r3, #229	; 0xe5
 800a728:	d00c      	beq.n	800a744 <dir_read.constprop.13+0x40>
 800a72a:	2b2e      	cmp	r3, #46	; 0x2e
 800a72c:	d00a      	beq.n	800a744 <dir_read.constprop.13+0x40>
		a = dir[DIR_Attr] & AM_MASK;
 800a72e:	7ad3      	ldrb	r3, [r2, #11]
 800a730:	f003 033f 	and.w	r3, r3, #63	; 0x3f
		if (c != DDEM && (_FS_RPATH || c != '.') && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol)	/* Is it a valid entry? */
 800a734:	2b0f      	cmp	r3, #15
 800a736:	d005      	beq.n	800a744 <dir_read.constprop.13+0x40>
 800a738:	f023 0320 	bic.w	r3, r3, #32
 800a73c:	2b08      	cmp	r3, #8
 800a73e:	d001      	beq.n	800a744 <dir_read.constprop.13+0x40>
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800a740:	2000      	movs	r0, #0
 800a742:	bd10      	pop	{r4, pc}
		res = dir_next(dp, 0);				/* Next entry */
 800a744:	2100      	movs	r1, #0
 800a746:	4620      	mov	r0, r4
 800a748:	f7ff fe78 	bl	800a43c <dir_next>
		if (res != FR_OK) break;
 800a74c:	2800      	cmp	r0, #0
 800a74e:	d0dc      	beq.n	800a70a <dir_read.constprop.13+0x6>
	if (res != FR_OK) dp->sect = 0;
 800a750:	2300      	movs	r3, #0
 800a752:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
}
 800a756:	bd10      	pop	{r4, pc}
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800a758:	2004      	movs	r0, #4
 800a75a:	e7f9      	b.n	800a750 <dir_read.constprop.13+0x4c>

0800a75c <dir_register>:
{
 800a75c:	b538      	push	{r3, r4, r5, lr}
	res = dir_sdi(dp, 0);
 800a75e:	2100      	movs	r1, #0
{
 800a760:	4605      	mov	r5, r0
	res = dir_sdi(dp, 0);
 800a762:	f7ff fd28 	bl	800a1b6 <dir_sdi>
	if (res == FR_OK) {
 800a766:	4604      	mov	r4, r0
 800a768:	bb78      	cbnz	r0, 800a7ca <dir_register+0x6e>
			res = move_window(dp->fs, dp->sect);
 800a76a:	f8d5 1210 	ldr.w	r1, [r5, #528]	; 0x210
 800a76e:	f8d5 0200 	ldr.w	r0, [r5, #512]	; 0x200
 800a772:	f7ff fb27 	bl	8009dc4 <move_window>
			if (res != FR_OK) break;
 800a776:	4604      	mov	r4, r0
 800a778:	bb38      	cbnz	r0, 800a7ca <dir_register+0x6e>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 800a77a:	f8d5 3214 	ldr.w	r3, [r5, #532]	; 0x214
 800a77e:	781b      	ldrb	r3, [r3, #0]
 800a780:	2be5      	cmp	r3, #229	; 0xe5
 800a782:	d11b      	bne.n	800a7bc <dir_register+0x60>
		res = move_window(dp->fs, dp->sect);
 800a784:	f8d5 1210 	ldr.w	r1, [r5, #528]	; 0x210
 800a788:	f8d5 0200 	ldr.w	r0, [r5, #512]	; 0x200
 800a78c:	f7ff fb1a 	bl	8009dc4 <move_window>
		if (res == FR_OK) {
 800a790:	4604      	mov	r4, r0
 800a792:	b988      	cbnz	r0, 800a7b8 <dir_register+0x5c>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 800a794:	4601      	mov	r1, r0
 800a796:	2220      	movs	r2, #32
 800a798:	f8d5 0214 	ldr.w	r0, [r5, #532]	; 0x214
 800a79c:	f7ff f96c 	bl	8009a78 <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 800a7a0:	220b      	movs	r2, #11
 800a7a2:	f8d5 1218 	ldr.w	r1, [r5, #536]	; 0x218
 800a7a6:	f8d5 0214 	ldr.w	r0, [r5, #532]	; 0x214
 800a7aa:	f7ff f95b 	bl	8009a64 <mem_cpy>
			dp->fs->wflag = 1;
 800a7ae:	f8d5 3200 	ldr.w	r3, [r5, #512]	; 0x200
 800a7b2:	2201      	movs	r2, #1
 800a7b4:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
}
 800a7b8:	4620      	mov	r0, r4
 800a7ba:	bd38      	pop	{r3, r4, r5, pc}
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d0e1      	beq.n	800a784 <dir_register+0x28>
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 800a7c0:	2101      	movs	r1, #1
 800a7c2:	4628      	mov	r0, r5
 800a7c4:	f7ff fe3a 	bl	800a43c <dir_next>
 800a7c8:	e7cd      	b.n	800a766 <dir_register+0xa>
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800a7ca:	2c04      	cmp	r4, #4
 800a7cc:	bf08      	it	eq
 800a7ce:	2407      	moveq	r4, #7
 800a7d0:	e7f2      	b.n	800a7b8 <dir_register+0x5c>

0800a7d2 <remove_chain>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800a7d2:	2901      	cmp	r1, #1
{
 800a7d4:	b570      	push	{r4, r5, r6, lr}
 800a7d6:	4604      	mov	r4, r0
 800a7d8:	460d      	mov	r5, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800a7da:	d801      	bhi.n	800a7e0 <remove_chain+0xe>
		res = FR_INT_ERR;
 800a7dc:	2002      	movs	r0, #2
 800a7de:	bd70      	pop	{r4, r5, r6, pc}
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800a7e0:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800a7e4:	4299      	cmp	r1, r3
 800a7e6:	d2f9      	bcs.n	800a7dc <remove_chain+0xa>
		while (clst < fs->n_fatent) {			/* Not a last link? */
 800a7e8:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 800a7ec:	429d      	cmp	r5, r3
 800a7ee:	d205      	bcs.n	800a7fc <remove_chain+0x2a>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 800a7f0:	4629      	mov	r1, r5
 800a7f2:	4620      	mov	r0, r4
 800a7f4:	f7ff fc7e 	bl	800a0f4 <get_fat>
			if (nxt == 0) break;				/* Empty cluster? */
 800a7f8:	4606      	mov	r6, r0
 800a7fa:	b908      	cbnz	r0, 800a800 <remove_chain+0x2e>
		res = FR_INT_ERR;
 800a7fc:	2000      	movs	r0, #0
 800a7fe:	bd70      	pop	{r4, r5, r6, pc}
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 800a800:	2801      	cmp	r0, #1
 800a802:	d0eb      	beq.n	800a7dc <remove_chain+0xa>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 800a804:	1c41      	adds	r1, r0, #1
 800a806:	d014      	beq.n	800a832 <remove_chain+0x60>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 800a808:	2200      	movs	r2, #0
 800a80a:	4629      	mov	r1, r5
 800a80c:	4620      	mov	r0, r4
 800a80e:	f7ff fd42 	bl	800a296 <put_fat>
			if (res != FR_OK) break;
 800a812:	b978      	cbnz	r0, 800a834 <remove_chain+0x62>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 800a814:	f8d4 3210 	ldr.w	r3, [r4, #528]	; 0x210
 800a818:	1c5a      	adds	r2, r3, #1
 800a81a:	d008      	beq.n	800a82e <remove_chain+0x5c>
				fs->free_clust++;
 800a81c:	3301      	adds	r3, #1
 800a81e:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
				fs->fsi_flag |= 1;
 800a822:	f894 3205 	ldrb.w	r3, [r4, #517]	; 0x205
 800a826:	f043 0301 	orr.w	r3, r3, #1
 800a82a:	f884 3205 	strb.w	r3, [r4, #517]	; 0x205
{
 800a82e:	4635      	mov	r5, r6
 800a830:	e7da      	b.n	800a7e8 <remove_chain+0x16>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 800a832:	2001      	movs	r0, #1
}
 800a834:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a838 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800a838:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800a83a:	9001      	str	r0, [sp, #4]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800a83c:	a804      	add	r0, sp, #16
{
 800a83e:	9100      	str	r1, [sp, #0]
	const TCHAR *rp = path;
 800a840:	f840 1d04 	str.w	r1, [r0, #-4]!
{
 800a844:	4616      	mov	r6, r2


	vol = get_ldnumber(&rp);
 800a846:	f7ff f9f3 	bl	8009c30 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 800a84a:	1e05      	subs	r5, r0, #0
 800a84c:	db21      	blt.n	800a892 <f_mount+0x5a>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800a84e:	4913      	ldr	r1, [pc, #76]	; (800a89c <f_mount+0x64>)
 800a850:	f851 4025 	ldr.w	r4, [r1, r5, lsl #2]

	if (cfs) {
 800a854:	b164      	cbz	r4, 800a870 <f_mount+0x38>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800a856:	4b12      	ldr	r3, [pc, #72]	; (800a8a0 <f_mount+0x68>)
 800a858:	681a      	ldr	r2, [r3, #0]
 800a85a:	4294      	cmp	r4, r2
 800a85c:	bf04      	itt	eq
 800a85e:	2200      	moveq	r2, #0
 800a860:	601a      	streq	r2, [r3, #0]
 800a862:	68da      	ldr	r2, [r3, #12]
 800a864:	2000      	movs	r0, #0
 800a866:	4294      	cmp	r4, r2
 800a868:	bf08      	it	eq
 800a86a:	60d8      	streq	r0, [r3, #12]
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800a86c:	f884 0200 	strb.w	r0, [r4, #512]	; 0x200
	}

	if (fs) {
 800a870:	9801      	ldr	r0, [sp, #4]
 800a872:	b110      	cbz	r0, 800a87a <f_mount+0x42>
		fs->fs_type = 0;				/* Clear new fs object */
 800a874:	2300      	movs	r3, #0
 800a876:	f880 3200 	strb.w	r3, [r0, #512]	; 0x200
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800a87a:	f841 0025 	str.w	r0, [r1, r5, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800a87e:	b130      	cbz	r0, 800a88e <f_mount+0x56>
 800a880:	2e01      	cmp	r6, #1
 800a882:	d108      	bne.n	800a896 <f_mount+0x5e>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 800a884:	2200      	movs	r2, #0
 800a886:	4669      	mov	r1, sp
 800a888:	a801      	add	r0, sp, #4
 800a88a:	f7ff fae5 	bl	8009e58 <find_volume>
	LEAVE_FF(fs, res);
}
 800a88e:	b004      	add	sp, #16
 800a890:	bd70      	pop	{r4, r5, r6, pc}
	if (vol < 0) return FR_INVALID_DRIVE;
 800a892:	200b      	movs	r0, #11
 800a894:	e7fb      	b.n	800a88e <f_mount+0x56>
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800a896:	2000      	movs	r0, #0
 800a898:	e7f9      	b.n	800a88e <f_mount+0x56>
 800a89a:	bf00      	nop
 800a89c:	2000059c 	.word	0x2000059c
 800a8a0:	200005a0 	.word	0x200005a0

0800a8a4 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800a8a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a8a8:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 800a8ac:	4690      	mov	r8, r2
 800a8ae:	9101      	str	r1, [sp, #4]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 800a8b0:	4605      	mov	r5, r0
 800a8b2:	2800      	cmp	r0, #0
 800a8b4:	f000 80a6 	beq.w	800aa04 <f_open+0x160>
	fp->fs = 0;			/* Clear file object */
 800a8b8:	2300      	movs	r3, #0
 800a8ba:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 800a8be:	f002 021e 	and.w	r2, r2, #30
 800a8c2:	a901      	add	r1, sp, #4
 800a8c4:	a886      	add	r0, sp, #536	; 0x218
 800a8c6:	f7ff fac7 	bl	8009e58 <find_volume>
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 800a8ca:	4606      	mov	r6, r0
 800a8cc:	2800      	cmp	r0, #0
 800a8ce:	f040 8094 	bne.w	800a9fa <f_open+0x156>
		INIT_BUF(dj);
 800a8d2:	ab03      	add	r3, sp, #12
		res = follow_path(&dj, path);	/* Follow the file path */
 800a8d4:	9901      	ldr	r1, [sp, #4]
		INIT_BUF(dj);
 800a8d6:	938c      	str	r3, [sp, #560]	; 0x230
		res = follow_path(&dj, path);	/* Follow the file path */
 800a8d8:	a806      	add	r0, sp, #24
 800a8da:	f7ff fe3f 	bl	800a55c <follow_path>
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 800a8de:	f008 071f 	and.w	r7, r8, #31
		dir = dj.dir;
 800a8e2:	9c8b      	ldr	r4, [sp, #556]	; 0x22c
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800a8e4:	b948      	cbnz	r0, 800a8fa <f_open+0x56>
			if (!dir)	/* Default directory itself */
 800a8e6:	2c00      	cmp	r4, #0
 800a8e8:	d05b      	beq.n	800a9a2 <f_open+0xfe>
				res = FR_INVALID_NAME;
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a8ea:	f017 0f1e 	tst.w	r7, #30
 800a8ee:	bf14      	ite	ne
 800a8f0:	2101      	movne	r1, #1
 800a8f2:	2100      	moveq	r1, #0
 800a8f4:	a806      	add	r0, sp, #24
 800a8f6:	f7ff f8c7 	bl	8009a88 <chk_lock>
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800a8fa:	f018 0f1c 	tst.w	r8, #28
 800a8fe:	d05b      	beq.n	800a9b8 <f_open+0x114>
			if (res != FR_OK) {					/* No file, create new */
 800a900:	2800      	cmp	r0, #0
 800a902:	d050      	beq.n	800a9a6 <f_open+0x102>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 800a904:	2804      	cmp	r0, #4
 800a906:	d14a      	bne.n	800a99e <f_open+0xfa>
	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800a908:	4b51      	ldr	r3, [pc, #324]	; (800aa50 <f_open+0x1ac>)
 800a90a:	681a      	ldr	r2, [r3, #0]
 800a90c:	b11a      	cbz	r2, 800a916 <f_open+0x72>
 800a90e:	68db      	ldr	r3, [r3, #12]
 800a910:	2b00      	cmp	r3, #0
 800a912:	f040 809b 	bne.w	800aa4c <f_open+0x1a8>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800a916:	a806      	add	r0, sp, #24
 800a918:	f7ff ff20 	bl	800a75c <dir_register>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
						res = FR_EXIST;
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800a91c:	2800      	cmp	r0, #0
 800a91e:	d13e      	bne.n	800a99e <f_open+0xfa>
				dir = dj.dir;					/* New entry */
 800a920:	9c8b      	ldr	r4, [sp, #556]	; 0x22c
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800a922:	f047 0708 	orr.w	r7, r7, #8
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800a926:	073b      	lsls	r3, r7, #28
 800a928:	d550      	bpl.n	800a9cc <f_open+0x128>
				dw = GET_FATTIME();				/* Created time */
 800a92a:	f7f6 fc6f 	bl	800120c <get_fattime>
				ST_DWORD(dir + DIR_CrtTime, dw);
 800a92e:	f3c0 2307 	ubfx	r3, r0, #8, #8
				dir[DIR_Attr] = 0;				/* Reset attribute */
 800a932:	f04f 0800 	mov.w	r8, #0
				ST_DWORD(dir + DIR_CrtTime, dw);
 800a936:	73a0      	strb	r0, [r4, #14]
 800a938:	73e3      	strb	r3, [r4, #15]
 800a93a:	0c03      	lsrs	r3, r0, #16
 800a93c:	0e00      	lsrs	r0, r0, #24
				dir[DIR_Attr] = 0;				/* Reset attribute */
 800a93e:	f884 800b 	strb.w	r8, [r4, #11]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 800a942:	f884 801c 	strb.w	r8, [r4, #28]
 800a946:	f884 801d 	strb.w	r8, [r4, #29]
 800a94a:	f884 801e 	strb.w	r8, [r4, #30]
 800a94e:	f884 801f 	strb.w	r8, [r4, #31]
				ST_DWORD(dir + DIR_CrtTime, dw);
 800a952:	7423      	strb	r3, [r4, #16]
 800a954:	7460      	strb	r0, [r4, #17]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 800a956:	9b86      	ldr	r3, [sp, #536]	; 0x218
 800a958:	4621      	mov	r1, r4
 800a95a:	f893 0200 	ldrb.w	r0, [r3, #512]	; 0x200
 800a95e:	f7ff f996 	bl	8009c8e <ld_clust.isra.0>
	ST_WORD(dir + DIR_FstClusLO, cl);
 800a962:	f884 801a 	strb.w	r8, [r4, #26]
 800a966:	f884 801b 	strb.w	r8, [r4, #27]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 800a96a:	f884 8014 	strb.w	r8, [r4, #20]
 800a96e:	f884 8015 	strb.w	r8, [r4, #21]
				st_clust(dir, 0);				/* cluster = 0 */
				dj.fs->wflag = 1;
 800a972:	9b86      	ldr	r3, [sp, #536]	; 0x218
 800a974:	2201      	movs	r2, #1
 800a976:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				if (cl) {						/* Remove the cluster chain if exist */
 800a97a:	4680      	mov	r8, r0
 800a97c:	b330      	cbz	r0, 800a9cc <f_open+0x128>
					dw = dj.fs->winsect;
					res = remove_chain(dj.fs, cl);
 800a97e:	4601      	mov	r1, r0
 800a980:	4618      	mov	r0, r3
					dw = dj.fs->winsect;
 800a982:	f8d3 922c 	ldr.w	r9, [r3, #556]	; 0x22c
					res = remove_chain(dj.fs, cl);
 800a986:	f7ff ff24 	bl	800a7d2 <remove_chain>
					if (res == FR_OK) {
 800a98a:	b940      	cbnz	r0, 800a99e <f_open+0xfa>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 800a98c:	9886      	ldr	r0, [sp, #536]	; 0x218
 800a98e:	f108 33ff 	add.w	r3, r8, #4294967295
 800a992:	f8c0 320c 	str.w	r3, [r0, #524]	; 0x20c
						res = move_window(dj.fs, dw);
 800a996:	4649      	mov	r1, r9
 800a998:	f7ff fa14 	bl	8009dc4 <move_window>
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
						res = FR_DENIED;
				}
			}
		}
		if (res == FR_OK) {
 800a99c:	b1b0      	cbz	r0, 800a9cc <f_open+0x128>
					res = FR_DENIED;
 800a99e:	4606      	mov	r6, r0
 800a9a0:	e02b      	b.n	800a9fa <f_open+0x156>
				res = FR_INVALID_NAME;
 800a9a2:	2006      	movs	r0, #6
 800a9a4:	e7a9      	b.n	800a8fa <f_open+0x56>
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800a9a6:	7ae3      	ldrb	r3, [r4, #11]
 800a9a8:	f013 0f11 	tst.w	r3, #17
 800a9ac:	d12e      	bne.n	800aa0c <f_open+0x168>
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 800a9ae:	f018 0f04 	tst.w	r8, #4
 800a9b2:	d0b8      	beq.n	800a926 <f_open+0x82>
						res = FR_EXIST;
 800a9b4:	2608      	movs	r6, #8
 800a9b6:	e020      	b.n	800a9fa <f_open+0x156>
			if (res == FR_OK) {					/* Follow succeeded */
 800a9b8:	2800      	cmp	r0, #0
 800a9ba:	d1f0      	bne.n	800a99e <f_open+0xfa>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 800a9bc:	7ae3      	ldrb	r3, [r4, #11]
 800a9be:	06d8      	lsls	r0, r3, #27
 800a9c0:	d422      	bmi.n	800aa08 <f_open+0x164>
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 800a9c2:	f018 0f02 	tst.w	r8, #2
 800a9c6:	d001      	beq.n	800a9cc <f_open+0x128>
 800a9c8:	07da      	lsls	r2, r3, #31
 800a9ca:	d41f      	bmi.n	800aa0c <f_open+0x168>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800a9cc:	073b      	lsls	r3, r7, #28
				mode |= FA__WRITTEN;
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 800a9ce:	9b86      	ldr	r3, [sp, #536]	; 0x218
				mode |= FA__WRITTEN;
 800a9d0:	bf48      	it	mi
 800a9d2:	f047 0720 	orrmi.w	r7, r7, #32
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 800a9d6:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 800a9da:	f8c5 321c 	str.w	r3, [r5, #540]	; 0x21c
			fp->dir_ptr = dir;
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a9de:	f017 0ffe 	tst.w	r7, #254	; 0xfe
			fp->dir_ptr = dir;
 800a9e2:	f8c5 4220 	str.w	r4, [r5, #544]	; 0x220
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a9e6:	bf14      	ite	ne
 800a9e8:	2101      	movne	r1, #1
 800a9ea:	2100      	moveq	r1, #0
 800a9ec:	a806      	add	r0, sp, #24
 800a9ee:	f7ff f87d 	bl	8009aec <inc_lock>
 800a9f2:	f8c5 0228 	str.w	r0, [r5, #552]	; 0x228
			if (!fp->lockid) res = FR_INT_ERR;
 800a9f6:	b958      	cbnz	r0, 800aa10 <f_open+0x16c>
 800a9f8:	2602      	movs	r6, #2
			fp->id = fp->fs->id;
		}
	}

	LEAVE_FF(dj.fs, res);
}
 800a9fa:	4630      	mov	r0, r6
 800a9fc:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 800aa00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (!fp) return FR_INVALID_OBJECT;
 800aa04:	2609      	movs	r6, #9
 800aa06:	e7f8      	b.n	800a9fa <f_open+0x156>
					res = FR_NO_FILE;
 800aa08:	2604      	movs	r6, #4
 800aa0a:	e7f6      	b.n	800a9fa <f_open+0x156>
					res = FR_DENIED;
 800aa0c:	2607      	movs	r6, #7
 800aa0e:	e7f4      	b.n	800a9fa <f_open+0x156>
			fp->flag = mode;					/* File access mode */
 800aa10:	f885 7206 	strb.w	r7, [r5, #518]	; 0x206
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 800aa14:	f8dd 8218 	ldr.w	r8, [sp, #536]	; 0x218
			fp->err = 0;						/* Clear error flag */
 800aa18:	2700      	movs	r7, #0
 800aa1a:	f885 7207 	strb.w	r7, [r5, #519]	; 0x207
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 800aa1e:	f898 0200 	ldrb.w	r0, [r8, #512]	; 0x200
 800aa22:	4621      	mov	r1, r4
 800aa24:	f7ff f933 	bl	8009c8e <ld_clust.isra.0>
 800aa28:	f8c5 0210 	str.w	r0, [r5, #528]	; 0x210
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 800aa2c:	69e3      	ldr	r3, [r4, #28]
 800aa2e:	f8c5 320c 	str.w	r3, [r5, #524]	; 0x20c
			fp->id = fp->fs->id;
 800aa32:	f8b8 3206 	ldrh.w	r3, [r8, #518]	; 0x206
			fp->fptr = 0;						/* File pointer */
 800aa36:	f8c5 7208 	str.w	r7, [r5, #520]	; 0x208
			fp->dsect = 0;
 800aa3a:	f8c5 7218 	str.w	r7, [r5, #536]	; 0x218
			fp->cltbl = 0;						/* Normal seek mode */
 800aa3e:	f8c5 7224 	str.w	r7, [r5, #548]	; 0x224
			fp->fs = dj.fs;	 					/* Validate file object */
 800aa42:	f8c5 8200 	str.w	r8, [r5, #512]	; 0x200
			fp->id = fp->fs->id;
 800aa46:	f8a5 3204 	strh.w	r3, [r5, #516]	; 0x204
 800aa4a:	e7d6      	b.n	800a9fa <f_open+0x156>
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800aa4c:	2012      	movs	r0, #18
 800aa4e:	e7a6      	b.n	800a99e <f_open+0xfa>
 800aa50:	200005a0 	.word	0x200005a0

0800aa54 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800aa54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa58:	469b      	mov	fp, r3
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 800aa5a:	2300      	movs	r3, #0
 800aa5c:	f8cb 3000 	str.w	r3, [fp]
{
 800aa60:	4604      	mov	r4, r0
 800aa62:	4689      	mov	r9, r1
 800aa64:	4617      	mov	r7, r2

	res = validate(fp);						/* Check validity */
 800aa66:	f7ff f8fb 	bl	8009c60 <validate>
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 800aa6a:	4606      	mov	r6, r0
 800aa6c:	bb50      	cbnz	r0, 800aac4 <f_write+0x70>
	if (fp->err)							/* Check error */
 800aa6e:	f894 3207 	ldrb.w	r3, [r4, #519]	; 0x207
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	f040 80d9 	bne.w	800ac2a <f_write+0x1d6>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 800aa78:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 800aa7c:	0799      	lsls	r1, r3, #30
 800aa7e:	f140 80d6 	bpl.w	800ac2e <f_write+0x1da>
		LEAVE_FF(fp->fs, FR_DENIED);
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 800aa82:	f8d4 3208 	ldr.w	r3, [r4, #520]	; 0x208
 800aa86:	42df      	cmn	r7, r3
 800aa88:	f0c0 8083 	bcc.w	800ab92 <f_write+0x13e>
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->flag |= FA__DIRTY;
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 800aa8c:	f8d4 3208 	ldr.w	r3, [r4, #520]	; 0x208
 800aa90:	f8d4 220c 	ldr.w	r2, [r4, #524]	; 0x20c
 800aa94:	4293      	cmp	r3, r2
 800aa96:	f200 80c5 	bhi.w	800ac24 <f_write+0x1d0>
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 800aa9a:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 800aa9e:	f043 0320 	orr.w	r3, r3, #32
 800aaa2:	f884 3206 	strb.w	r3, [r4, #518]	; 0x206
 800aaa6:	e00d      	b.n	800aac4 <f_write+0x70>
					if (fp->cltbl)
 800aaa8:	f8d4 3224 	ldr.w	r3, [r4, #548]	; 0x224
 800aaac:	b173      	cbz	r3, 800aacc <f_write+0x78>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800aaae:	4620      	mov	r0, r4
 800aab0:	f7ff f87c 	bl	8009bac <clmt_clust>
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800aab4:	4601      	mov	r1, r0
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800aab6:	2800      	cmp	r0, #0
 800aab8:	d0e8      	beq.n	800aa8c <f_write+0x38>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 800aaba:	2901      	cmp	r1, #1
 800aabc:	d109      	bne.n	800aad2 <f_write+0x7e>
 800aabe:	2602      	movs	r6, #2
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800aac0:	f884 6207 	strb.w	r6, [r4, #519]	; 0x207

	LEAVE_FF(fp->fs, FR_OK);
}
 800aac4:	4630      	mov	r0, r6
 800aac6:	b003      	add	sp, #12
 800aac8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800aacc:	f8d4 1214 	ldr.w	r1, [r4, #532]	; 0x214
 800aad0:	e07a      	b.n	800abc8 <f_write+0x174>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800aad2:	1c4a      	adds	r2, r1, #1
 800aad4:	d101      	bne.n	800aada <f_write+0x86>
 800aad6:	2601      	movs	r6, #1
 800aad8:	e7f2      	b.n	800aac0 <f_write+0x6c>
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 800aada:	f8d4 3210 	ldr.w	r3, [r4, #528]	; 0x210
				fp->clust = clst;			/* Update current cluster */
 800aade:	f8c4 1214 	str.w	r1, [r4, #532]	; 0x214
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 800aae2:	b90b      	cbnz	r3, 800aae8 <f_write+0x94>
 800aae4:	f8c4 1210 	str.w	r1, [r4, #528]	; 0x210
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 800aae8:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 800aaec:	065b      	lsls	r3, r3, #25
 800aaee:	d511      	bpl.n	800ab14 <f_write+0xc0>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800aaf0:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 800aaf4:	f8d4 2218 	ldr.w	r2, [r4, #536]	; 0x218
 800aaf8:	f890 0201 	ldrb.w	r0, [r0, #513]	; 0x201
 800aafc:	2301      	movs	r3, #1
 800aafe:	4621      	mov	r1, r4
 800ab00:	f7fe ff2c 	bl	800995c <disk_write>
 800ab04:	2800      	cmp	r0, #0
 800ab06:	d1e6      	bne.n	800aad6 <f_write+0x82>
				fp->flag &= ~FA__DIRTY;
 800ab08:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 800ab0c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ab10:	f884 3206 	strb.w	r3, [r4, #518]	; 0x206
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 800ab14:	f8d4 a200 	ldr.w	sl, [r4, #512]	; 0x200
 800ab18:	f8d4 1214 	ldr.w	r1, [r4, #532]	; 0x214
 800ab1c:	4650      	mov	r0, sl
 800ab1e:	f7ff fadb 	bl	800a0d8 <clust2sect>
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 800ab22:	2800      	cmp	r0, #0
 800ab24:	d0cb      	beq.n	800aabe <f_write+0x6a>
			sect += csect;
 800ab26:	9b01      	ldr	r3, [sp, #4]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800ab28:	0a7d      	lsrs	r5, r7, #9
			sect += csect;
 800ab2a:	eb00 0803 	add.w	r8, r0, r3
			if (cc) {						/* Write maximum contiguous sectors directly */
 800ab2e:	d04e      	beq.n	800abce <f_write+0x17a>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 800ab30:	9a01      	ldr	r2, [sp, #4]
 800ab32:	f89a 3202 	ldrb.w	r3, [sl, #514]	; 0x202
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 800ab36:	f89a 0201 	ldrb.w	r0, [sl, #513]	; 0x201
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 800ab3a:	442a      	add	r2, r5
 800ab3c:	429a      	cmp	r2, r3
					cc = fp->fs->csize - csect;
 800ab3e:	bf84      	itt	hi
 800ab40:	9a01      	ldrhi	r2, [sp, #4]
 800ab42:	1a9d      	subhi	r5, r3, r2
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 800ab44:	462b      	mov	r3, r5
 800ab46:	4642      	mov	r2, r8
 800ab48:	4649      	mov	r1, r9
 800ab4a:	f7fe ff07 	bl	800995c <disk_write>
 800ab4e:	2800      	cmp	r0, #0
 800ab50:	d1c1      	bne.n	800aad6 <f_write+0x82>
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800ab52:	f8d4 1218 	ldr.w	r1, [r4, #536]	; 0x218
 800ab56:	eba1 0108 	sub.w	r1, r1, r8
 800ab5a:	428d      	cmp	r5, r1
 800ab5c:	d90c      	bls.n	800ab78 <f_write+0x124>
					mem_cpy(fp->buf.d8, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 800ab5e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ab62:	eb09 2141 	add.w	r1, r9, r1, lsl #9
 800ab66:	4620      	mov	r0, r4
 800ab68:	f7fe ff7c 	bl	8009a64 <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 800ab6c:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 800ab70:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ab74:	f884 3206 	strb.w	r3, [r4, #518]	; 0x206
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 800ab78:	026d      	lsls	r5, r5, #9
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 800ab7a:	f8d4 3208 	ldr.w	r3, [r4, #520]	; 0x208
 800ab7e:	442b      	add	r3, r5
 800ab80:	f8c4 3208 	str.w	r3, [r4, #520]	; 0x208
 800ab84:	f8db 3000 	ldr.w	r3, [fp]
 800ab88:	442b      	add	r3, r5
 800ab8a:	44a9      	add	r9, r5
 800ab8c:	f8cb 3000 	str.w	r3, [fp]
 800ab90:	1b7f      	subs	r7, r7, r5
	for ( ;  btw;							/* Repeat until all data written */
 800ab92:	2f00      	cmp	r7, #0
 800ab94:	f43f af7a 	beq.w	800aa8c <f_write+0x38>
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 800ab98:	f8d4 1208 	ldr.w	r1, [r4, #520]	; 0x208
 800ab9c:	f3c1 0308 	ubfx	r3, r1, #0, #9
 800aba0:	bb5b      	cbnz	r3, 800abfa <f_write+0x1a6>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 800aba2:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 800aba6:	f890 3202 	ldrb.w	r3, [r0, #514]	; 0x202
 800abaa:	3b01      	subs	r3, #1
 800abac:	ea03 2351 	and.w	r3, r3, r1, lsr #9
			if (!csect) {					/* On the cluster boundary? */
 800abb0:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 800abb4:	9301      	str	r3, [sp, #4]
 800abb6:	d197      	bne.n	800aae8 <f_write+0x94>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800abb8:	2900      	cmp	r1, #0
 800abba:	f47f af75 	bne.w	800aaa8 <f_write+0x54>
					clst = fp->sclust;		/* Follow from the origin */
 800abbe:	f8d4 1210 	ldr.w	r1, [r4, #528]	; 0x210
					if (clst == 0)			/* When no cluster is allocated, */
 800abc2:	2900      	cmp	r1, #0
 800abc4:	f47f af79 	bne.w	800aaba <f_write+0x66>
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800abc8:	f7ff fbdf 	bl	800a38a <create_chain>
 800abcc:	e772      	b.n	800aab4 <f_write+0x60>
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 800abce:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 800abd2:	4598      	cmp	r8, r3
 800abd4:	d00f      	beq.n	800abf6 <f_write+0x1a2>
				if (fp->fptr < fp->fsize &&
 800abd6:	f8d4 2208 	ldr.w	r2, [r4, #520]	; 0x208
 800abda:	f8d4 320c 	ldr.w	r3, [r4, #524]	; 0x20c
 800abde:	429a      	cmp	r2, r3
 800abe0:	d209      	bcs.n	800abf6 <f_write+0x1a2>
					disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)
 800abe2:	2301      	movs	r3, #1
 800abe4:	4642      	mov	r2, r8
 800abe6:	4621      	mov	r1, r4
 800abe8:	f89a 0201 	ldrb.w	r0, [sl, #513]	; 0x201
 800abec:	f7fe fea8 	bl	8009940 <disk_read>
				if (fp->fptr < fp->fsize &&
 800abf0:	2800      	cmp	r0, #0
 800abf2:	f47f af70 	bne.w	800aad6 <f_write+0x82>
			fp->dsect = sect;
 800abf6:	f8c4 8218 	str.w	r8, [r4, #536]	; 0x218
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 800abfa:	f8d4 0208 	ldr.w	r0, [r4, #520]	; 0x208
 800abfe:	f3c0 0008 	ubfx	r0, r0, #0, #9
 800ac02:	f5c0 7500 	rsb	r5, r0, #512	; 0x200
 800ac06:	42bd      	cmp	r5, r7
 800ac08:	bf28      	it	cs
 800ac0a:	463d      	movcs	r5, r7
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 800ac0c:	462a      	mov	r2, r5
 800ac0e:	4649      	mov	r1, r9
 800ac10:	4420      	add	r0, r4
 800ac12:	f7fe ff27 	bl	8009a64 <mem_cpy>
		fp->flag |= FA__DIRTY;
 800ac16:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 800ac1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ac1e:	f884 3206 	strb.w	r3, [r4, #518]	; 0x206
 800ac22:	e7aa      	b.n	800ab7a <f_write+0x126>
	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 800ac24:	f8c4 320c 	str.w	r3, [r4, #524]	; 0x20c
 800ac28:	e737      	b.n	800aa9a <f_write+0x46>
 800ac2a:	461e      	mov	r6, r3
 800ac2c:	e74a      	b.n	800aac4 <f_write+0x70>
		LEAVE_FF(fp->fs, FR_DENIED);
 800ac2e:	2607      	movs	r6, #7
 800ac30:	e748      	b.n	800aac4 <f_write+0x70>

0800ac32 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800ac32:	b570      	push	{r4, r5, r6, lr}
 800ac34:	4604      	mov	r4, r0
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 800ac36:	f7ff f813 	bl	8009c60 <validate>
	if (res == FR_OK) {
 800ac3a:	2800      	cmp	r0, #0
 800ac3c:	d158      	bne.n	800acf0 <f_sync+0xbe>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 800ac3e:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 800ac42:	069a      	lsls	r2, r3, #26
 800ac44:	d554      	bpl.n	800acf0 <f_sync+0xbe>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 800ac46:	065b      	lsls	r3, r3, #25
 800ac48:	d511      	bpl.n	800ac6e <f_sync+0x3c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800ac4a:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 800ac4e:	f8d4 2218 	ldr.w	r2, [r4, #536]	; 0x218
 800ac52:	f890 0201 	ldrb.w	r0, [r0, #513]	; 0x201
 800ac56:	2301      	movs	r3, #1
 800ac58:	4621      	mov	r1, r4
 800ac5a:	f7fe fe7f 	bl	800995c <disk_write>
 800ac5e:	2800      	cmp	r0, #0
 800ac60:	d145      	bne.n	800acee <f_sync+0xbc>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
				fp->flag &= ~FA__DIRTY;
 800ac62:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 800ac66:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ac6a:	f884 3206 	strb.w	r3, [r4, #518]	; 0x206
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 800ac6e:	f8d4 121c 	ldr.w	r1, [r4, #540]	; 0x21c
 800ac72:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 800ac76:	f7ff f8a5 	bl	8009dc4 <move_window>
 800ac7a:	4606      	mov	r6, r0
			if (res == FR_OK) {
 800ac7c:	bbc0      	cbnz	r0, 800acf0 <f_sync+0xbe>
				dir = fp->dir_ptr;
 800ac7e:	f8d4 5220 	ldr.w	r5, [r4, #544]	; 0x220
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 800ac82:	7aeb      	ldrb	r3, [r5, #11]
 800ac84:	f043 0320 	orr.w	r3, r3, #32
 800ac88:	72eb      	strb	r3, [r5, #11]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 800ac8a:	f8d4 320c 	ldr.w	r3, [r4, #524]	; 0x20c
 800ac8e:	772b      	strb	r3, [r5, #28]
 800ac90:	f8b4 320c 	ldrh.w	r3, [r4, #524]	; 0x20c
 800ac94:	0a1b      	lsrs	r3, r3, #8
 800ac96:	776b      	strb	r3, [r5, #29]
 800ac98:	f8b4 320e 	ldrh.w	r3, [r4, #526]	; 0x20e
 800ac9c:	77ab      	strb	r3, [r5, #30]
 800ac9e:	f894 320f 	ldrb.w	r3, [r4, #527]	; 0x20f
 800aca2:	77eb      	strb	r3, [r5, #31]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 800aca4:	f8d4 3210 	ldr.w	r3, [r4, #528]	; 0x210
	ST_WORD(dir + DIR_FstClusLO, cl);
 800aca8:	76ab      	strb	r3, [r5, #26]
 800acaa:	f3c3 2207 	ubfx	r2, r3, #8, #8
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 800acae:	0c1b      	lsrs	r3, r3, #16
 800acb0:	752b      	strb	r3, [r5, #20]
 800acb2:	0a1b      	lsrs	r3, r3, #8
 800acb4:	756b      	strb	r3, [r5, #21]
	ST_WORD(dir + DIR_FstClusLO, cl);
 800acb6:	76ea      	strb	r2, [r5, #27]
				tm = GET_FATTIME();							/* Update updated time */
 800acb8:	f7f6 faa8 	bl	800120c <get_fattime>
				ST_DWORD(dir + DIR_WrtTime, tm);
 800acbc:	f3c0 2307 	ubfx	r3, r0, #8, #8
 800acc0:	75a8      	strb	r0, [r5, #22]
 800acc2:	75eb      	strb	r3, [r5, #23]
 800acc4:	0c03      	lsrs	r3, r0, #16
 800acc6:	0e00      	lsrs	r0, r0, #24
 800acc8:	762b      	strb	r3, [r5, #24]
 800acca:	7668      	strb	r0, [r5, #25]
				ST_WORD(dir + DIR_LstAccDate, 0);
 800accc:	74ae      	strb	r6, [r5, #18]
 800acce:	74ee      	strb	r6, [r5, #19]
				fp->flag &= ~FA__WRITTEN;
 800acd0:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
				fp->fs->wflag = 1;
 800acd4:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
				fp->flag &= ~FA__WRITTEN;
 800acd8:	f023 0320 	bic.w	r3, r3, #32
 800acdc:	f884 3206 	strb.w	r3, [r4, #518]	; 0x206
				fp->fs->wflag = 1;
 800ace0:	2301      	movs	r3, #1
 800ace2:	f880 3204 	strb.w	r3, [r0, #516]	; 0x204
			}
		}
	}

	LEAVE_FF(fp->fs, res);
}
 800ace6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				res = sync_fs(fp->fs);
 800acea:	f7ff b80e 	b.w	8009d0a <sync_fs>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 800acee:	2001      	movs	r0, #1
}
 800acf0:	bd70      	pop	{r4, r5, r6, pc}

0800acf2 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 800acf2:	b510      	push	{r4, lr}
 800acf4:	4604      	mov	r4, r0
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800acf6:	f7ff ff9c 	bl	800ac32 <f_sync>
	if (res == FR_OK)
 800acfa:	b950      	cbnz	r0, 800ad12 <f_close+0x20>
#endif
	{
		res = validate(fp);				/* Lock volume */
 800acfc:	4620      	mov	r0, r4
 800acfe:	f7fe ffaf 	bl	8009c60 <validate>
		if (res == FR_OK) {
 800ad02:	b930      	cbnz	r0, 800ad12 <f_close+0x20>
#if _FS_REENTRANT
			FATFS *fs = fp->fs;
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 800ad04:	f8d4 0228 	ldr.w	r0, [r4, #552]	; 0x228
 800ad08:	f7fe ff34 	bl	8009b74 <dec_lock>
			if (res == FR_OK)
 800ad0c:	b908      	cbnz	r0, 800ad12 <f_close+0x20>
#endif
				fp->fs = 0;				/* Invalidate file object */
 800ad0e:	f8c4 0200 	str.w	r0, [r4, #512]	; 0x200
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
}
 800ad12:	bd10      	pop	{r4, pc}

0800ad14 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File pointer from top of file */
)
{
 800ad14:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad18:	4604      	mov	r4, r0
 800ad1a:	460d      	mov	r5, r1
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif


	res = validate(fp);					/* Check validity of the object */
 800ad1c:	f7fe ffa0 	bl	8009c60 <validate>
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 800ad20:	4606      	mov	r6, r0
 800ad22:	bb10      	cbnz	r0, 800ad6a <f_lseek+0x56>
	if (fp->err)						/* Check error */
 800ad24:	f894 3207 	ldrb.w	r3, [r4, #519]	; 0x207
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	f040 813e 	bne.w	800afaa <f_lseek+0x296>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800ad2e:	f8d4 3224 	ldr.w	r3, [r4, #548]	; 0x224
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	f000 8087 	beq.w	800ae46 <f_lseek+0x132>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800ad38:	1c6a      	adds	r2, r5, #1
 800ad3a:	d13d      	bne.n	800adb8 <f_lseek+0xa4>
			tbl = fp->cltbl;
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
			cl = fp->sclust;			/* Top of the chain */
 800ad3c:	f8d4 7210 	ldr.w	r7, [r4, #528]	; 0x210
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800ad40:	f8d3 b000 	ldr.w	fp, [r3]
 800ad44:	f103 0a04 	add.w	sl, r3, #4
 800ad48:	2502      	movs	r5, #2
			if (cl) {
 800ad4a:	b35f      	cbz	r7, 800ada4 <f_lseek+0x90>
 800ad4c:	46b8      	mov	r8, r7
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800ad4e:	f04f 0900 	mov.w	r9, #0
					do {
						pcl = cl; ncl++;
						cl = get_fat(fp->fs, cl);
 800ad52:	4641      	mov	r1, r8
 800ad54:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 800ad58:	f7ff f9cc 	bl	800a0f4 <get_fat>
						if (cl <= 1) ABORT(fp->fs, FR_INT_ERR);
 800ad5c:	2801      	cmp	r0, #1
						pcl = cl; ncl++;
 800ad5e:	f109 0901 	add.w	r9, r9, #1
						if (cl <= 1) ABORT(fp->fs, FR_INT_ERR);
 800ad62:	d807      	bhi.n	800ad74 <f_lseek+0x60>
 800ad64:	2602      	movs	r6, #2
						if (cl == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800ad66:	f884 6207 	strb.w	r6, [r4, #519]	; 0x207
		}
#endif
	}

	LEAVE_FF(fp->fs, res);
}
 800ad6a:	4630      	mov	r0, r6
 800ad6c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad70:	4607      	mov	r7, r0
 800ad72:	e7eb      	b.n	800ad4c <f_lseek+0x38>
						if (cl == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800ad74:	1c43      	adds	r3, r0, #1
 800ad76:	d101      	bne.n	800ad7c <f_lseek+0x68>
 800ad78:	2601      	movs	r6, #1
 800ad7a:	e7f4      	b.n	800ad66 <f_lseek+0x52>
					} while (cl == pcl + 1);
 800ad7c:	f108 0301 	add.w	r3, r8, #1
 800ad80:	4298      	cmp	r0, r3
 800ad82:	4680      	mov	r8, r0
 800ad84:	d0e5      	beq.n	800ad52 <f_lseek+0x3e>
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800ad86:	3502      	adds	r5, #2
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800ad88:	45ab      	cmp	fp, r5
						*tbl++ = ncl; *tbl++ = tcl;
 800ad8a:	bf21      	itttt	cs
 800ad8c:	4653      	movcs	r3, sl
 800ad8e:	f843 9b08 	strcs.w	r9, [r3], #8
 800ad92:	f8ca 7004 	strcs.w	r7, [sl, #4]
 800ad96:	469a      	movcs	sl, r3
				} while (cl < fp->fs->n_fatent);	/* Repeat until end of chain */
 800ad98:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
 800ad9c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ada0:	4298      	cmp	r0, r3
 800ada2:	d3e5      	bcc.n	800ad70 <f_lseek+0x5c>
			*fp->cltbl = ulen;	/* Number of items used */
 800ada4:	f8d4 3224 	ldr.w	r3, [r4, #548]	; 0x224
			if (ulen <= tlen)
 800ada8:	455d      	cmp	r5, fp
			*fp->cltbl = ulen;	/* Number of items used */
 800adaa:	601d      	str	r5, [r3, #0]
			if (ulen <= tlen)
 800adac:	f200 80ff 	bhi.w	800afae <f_lseek+0x29a>
				*tbl = 0;		/* Terminate table */
 800adb0:	2300      	movs	r3, #0
 800adb2:	f8ca 3000 	str.w	r3, [sl]
 800adb6:	e7d8      	b.n	800ad6a <f_lseek+0x56>
 800adb8:	f8d4 020c 	ldr.w	r0, [r4, #524]	; 0x20c
 800adbc:	4285      	cmp	r5, r0
 800adbe:	bf28      	it	cs
 800adc0:	4605      	movcs	r5, r0
			fp->fptr = ofs;				/* Set file pointer */
 800adc2:	f8c4 5208 	str.w	r5, [r4, #520]	; 0x208
			if (ofs) {
 800adc6:	2d00      	cmp	r5, #0
 800adc8:	d0cf      	beq.n	800ad6a <f_lseek+0x56>
				fp->clust = clmt_clust(fp, ofs - 1);
 800adca:	f105 38ff 	add.w	r8, r5, #4294967295
 800adce:	4641      	mov	r1, r8
 800add0:	4620      	mov	r0, r4
 800add2:	f7fe feeb 	bl	8009bac <clmt_clust>
				dsc = clust2sect(fp->fs, fp->clust);
 800add6:	f8d4 7200 	ldr.w	r7, [r4, #512]	; 0x200
				fp->clust = clmt_clust(fp, ofs - 1);
 800adda:	f8c4 0214 	str.w	r0, [r4, #532]	; 0x214
 800adde:	4601      	mov	r1, r0
				dsc = clust2sect(fp->fs, fp->clust);
 800ade0:	4638      	mov	r0, r7
 800ade2:	f7ff f979 	bl	800a0d8 <clust2sect>
				if (!dsc) ABORT(fp->fs, FR_INT_ERR);
 800ade6:	2800      	cmp	r0, #0
 800ade8:	d0bc      	beq.n	800ad64 <f_lseek+0x50>
				if (fp->fptr % SS(fp->fs) && dsc != fp->dsect) {	/* Refill sector cache if needed */
 800adea:	f3c5 0508 	ubfx	r5, r5, #0, #9
 800adee:	2d00      	cmp	r5, #0
 800adf0:	d0bb      	beq.n	800ad6a <f_lseek+0x56>
				dsc += (ofs - 1) / SS(fp->fs) & (fp->fs->csize - 1);
 800adf2:	f897 5202 	ldrb.w	r5, [r7, #514]	; 0x202
				if (fp->fptr % SS(fp->fs) && dsc != fp->dsect) {	/* Refill sector cache if needed */
 800adf6:	f8d4 2218 	ldr.w	r2, [r4, #536]	; 0x218
				dsc += (ofs - 1) / SS(fp->fs) & (fp->fs->csize - 1);
 800adfa:	3d01      	subs	r5, #1
 800adfc:	ea05 2558 	and.w	r5, r5, r8, lsr #9
 800ae00:	4405      	add	r5, r0
				if (fp->fptr % SS(fp->fs) && dsc != fp->dsect) {	/* Refill sector cache if needed */
 800ae02:	4295      	cmp	r5, r2
 800ae04:	d0b1      	beq.n	800ad6a <f_lseek+0x56>
					if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 800ae06:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 800ae0a:	0659      	lsls	r1, r3, #25
 800ae0c:	d50d      	bpl.n	800ae2a <f_lseek+0x116>
						if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800ae0e:	2301      	movs	r3, #1
 800ae10:	4621      	mov	r1, r4
 800ae12:	f897 0201 	ldrb.w	r0, [r7, #513]	; 0x201
 800ae16:	f7fe fda1 	bl	800995c <disk_write>
 800ae1a:	2800      	cmp	r0, #0
 800ae1c:	d1ac      	bne.n	800ad78 <f_lseek+0x64>
						fp->flag &= ~FA__DIRTY;
 800ae1e:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 800ae22:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ae26:	f884 3206 	strb.w	r3, [r4, #518]	; 0x206
					if (disk_read(fp->fs->drv, fp->buf.d8, dsc, 1) != RES_OK)	/* Load current sector */
 800ae2a:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 800ae2e:	2301      	movs	r3, #1
 800ae30:	462a      	mov	r2, r5
 800ae32:	4621      	mov	r1, r4
 800ae34:	f890 0201 	ldrb.w	r0, [r0, #513]	; 0x201
 800ae38:	f7fe fd82 	bl	8009940 <disk_read>
 800ae3c:	2800      	cmp	r0, #0
 800ae3e:	d19b      	bne.n	800ad78 <f_lseek+0x64>
					fp->dsect = dsc;
 800ae40:	f8c4 5218 	str.w	r5, [r4, #536]	; 0x218
 800ae44:	e791      	b.n	800ad6a <f_lseek+0x56>
		if (ofs > fp->fsize					/* In read-only mode, clip offset with the file size */
 800ae46:	f8d4 320c 	ldr.w	r3, [r4, #524]	; 0x20c
 800ae4a:	429d      	cmp	r5, r3
 800ae4c:	d905      	bls.n	800ae5a <f_lseek+0x146>
			 && !(fp->flag & FA_WRITE)
 800ae4e:	f894 2206 	ldrb.w	r2, [r4, #518]	; 0x206
 800ae52:	f012 0f02 	tst.w	r2, #2
 800ae56:	bf08      	it	eq
 800ae58:	461d      	moveq	r5, r3
		fp->fptr = nsect = 0;
 800ae5a:	2200      	movs	r2, #0
		ifptr = fp->fptr;
 800ae5c:	f8d4 3208 	ldr.w	r3, [r4, #520]	; 0x208
		fp->fptr = nsect = 0;
 800ae60:	f8c4 2208 	str.w	r2, [r4, #520]	; 0x208
		if (ofs) {
 800ae64:	2d00      	cmp	r5, #0
 800ae66:	d13e      	bne.n	800aee6 <f_lseek+0x1d2>
		if (fp->fptr > fp->fsize) {			/* Set file change flag if the file size is extended */
 800ae68:	f8d4 3208 	ldr.w	r3, [r4, #520]	; 0x208
 800ae6c:	f8d4 220c 	ldr.w	r2, [r4, #524]	; 0x20c
 800ae70:	4293      	cmp	r3, r2
 800ae72:	f67f af7a 	bls.w	800ad6a <f_lseek+0x56>
			fp->fsize = fp->fptr;
 800ae76:	f8c4 320c 	str.w	r3, [r4, #524]	; 0x20c
			fp->flag |= FA__WRITTEN;
 800ae7a:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 800ae7e:	f043 0320 	orr.w	r3, r3, #32
 800ae82:	f884 3206 	strb.w	r3, [r4, #518]	; 0x206
 800ae86:	e770      	b.n	800ad6a <f_lseek+0x56>
		fp->fptr = nsect = 0;
 800ae88:	2500      	movs	r5, #0
		if (fp->fptr % SS(fp->fs) && nsect != fp->dsect) {	/* Fill sector cache if needed */
 800ae8a:	f8d4 3208 	ldr.w	r3, [r4, #520]	; 0x208
 800ae8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	d0e8      	beq.n	800ae68 <f_lseek+0x154>
 800ae96:	f8d4 2218 	ldr.w	r2, [r4, #536]	; 0x218
 800ae9a:	4295      	cmp	r5, r2
 800ae9c:	d0e4      	beq.n	800ae68 <f_lseek+0x154>
			if (fp->flag & FA__DIRTY) {			/* Write-back dirty sector cache */
 800ae9e:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 800aea2:	065b      	lsls	r3, r3, #25
 800aea4:	d510      	bpl.n	800aec8 <f_lseek+0x1b4>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800aea6:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 800aeaa:	2301      	movs	r3, #1
 800aeac:	4621      	mov	r1, r4
 800aeae:	f890 0201 	ldrb.w	r0, [r0, #513]	; 0x201
 800aeb2:	f7fe fd53 	bl	800995c <disk_write>
 800aeb6:	2800      	cmp	r0, #0
 800aeb8:	f47f af5e 	bne.w	800ad78 <f_lseek+0x64>
				fp->flag &= ~FA__DIRTY;
 800aebc:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 800aec0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aec4:	f884 3206 	strb.w	r3, [r4, #518]	; 0x206
			if (disk_read(fp->fs->drv, fp->buf.d8, nsect, 1) != RES_OK)	/* Fill sector cache */
 800aec8:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 800aecc:	2301      	movs	r3, #1
 800aece:	462a      	mov	r2, r5
 800aed0:	4621      	mov	r1, r4
 800aed2:	f890 0201 	ldrb.w	r0, [r0, #513]	; 0x201
 800aed6:	f7fe fd33 	bl	8009940 <disk_read>
 800aeda:	2800      	cmp	r0, #0
 800aedc:	f47f af4c 	bne.w	800ad78 <f_lseek+0x64>
			fp->dsect = nsect;
 800aee0:	f8c4 5218 	str.w	r5, [r4, #536]	; 0x218
 800aee4:	e7c0      	b.n	800ae68 <f_lseek+0x154>
			bcs = (DWORD)fp->fs->csize * SS(fp->fs);	/* Cluster size (byte) */
 800aee6:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 800aeea:	f890 7202 	ldrb.w	r7, [r0, #514]	; 0x202
 800aeee:	027f      	lsls	r7, r7, #9
			if (ifptr > 0 &&
 800aef0:	b32b      	cbz	r3, 800af3e <f_lseek+0x22a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800aef2:	3b01      	subs	r3, #1
 800aef4:	1e6a      	subs	r2, r5, #1
 800aef6:	fbb3 f1f7 	udiv	r1, r3, r7
 800aefa:	fbb2 f2f7 	udiv	r2, r2, r7
			if (ifptr > 0 &&
 800aefe:	428a      	cmp	r2, r1
 800af00:	d31d      	bcc.n	800af3e <f_lseek+0x22a>
				fp->fptr = (ifptr - 1) & ~(bcs - 1);	/* start from the current cluster */
 800af02:	427a      	negs	r2, r7
 800af04:	4013      	ands	r3, r2
				clst = fp->clust;
 800af06:	f8d4 1214 	ldr.w	r1, [r4, #532]	; 0x214
				fp->fptr = (ifptr - 1) & ~(bcs - 1);	/* start from the current cluster */
 800af0a:	f8c4 3208 	str.w	r3, [r4, #520]	; 0x208
				ofs -= fp->fptr;
 800af0e:	1aed      	subs	r5, r5, r3
			if (clst != 0) {
 800af10:	2900      	cmp	r1, #0
 800af12:	d0b9      	beq.n	800ae88 <f_lseek+0x174>
				while (ofs > bcs) {						/* Cluster following loop */
 800af14:	42bd      	cmp	r5, r7
 800af16:	d823      	bhi.n	800af60 <f_lseek+0x24c>
				fp->fptr += ofs;
 800af18:	f8d4 3208 	ldr.w	r3, [r4, #520]	; 0x208
 800af1c:	442b      	add	r3, r5
 800af1e:	f8c4 3208 	str.w	r3, [r4, #520]	; 0x208
				if (ofs % SS(fp->fs)) {
 800af22:	f3c5 0308 	ubfx	r3, r5, #0, #9
 800af26:	2b00      	cmp	r3, #0
 800af28:	d0ae      	beq.n	800ae88 <f_lseek+0x174>
					nsect = clust2sect(fp->fs, clst);	/* Current sector */
 800af2a:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 800af2e:	f7ff f8d3 	bl	800a0d8 <clust2sect>
					if (!nsect) ABORT(fp->fs, FR_INT_ERR);
 800af32:	2800      	cmp	r0, #0
 800af34:	f43f af16 	beq.w	800ad64 <f_lseek+0x50>
					nsect += ofs / SS(fp->fs);
 800af38:	eb00 2555 	add.w	r5, r0, r5, lsr #9
 800af3c:	e7a5      	b.n	800ae8a <f_lseek+0x176>
				clst = fp->sclust;						/* start from the first cluster */
 800af3e:	f8d4 1210 	ldr.w	r1, [r4, #528]	; 0x210
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800af42:	b951      	cbnz	r1, 800af5a <f_lseek+0x246>
					clst = create_chain(fp->fs, 0);
 800af44:	f7ff fa21 	bl	800a38a <create_chain>
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 800af48:	2801      	cmp	r0, #1
					clst = create_chain(fp->fs, 0);
 800af4a:	4601      	mov	r1, r0
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 800af4c:	f43f af0a 	beq.w	800ad64 <f_lseek+0x50>
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800af50:	1c42      	adds	r2, r0, #1
 800af52:	f43f af11 	beq.w	800ad78 <f_lseek+0x64>
					fp->sclust = clst;
 800af56:	f8c4 0210 	str.w	r0, [r4, #528]	; 0x210
				fp->clust = clst;
 800af5a:	f8c4 1214 	str.w	r1, [r4, #532]	; 0x214
 800af5e:	e7d7      	b.n	800af10 <f_lseek+0x1fc>
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800af60:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
						clst = create_chain(fp->fs, clst);	/* Force stretch if in write mode */
 800af64:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800af68:	079b      	lsls	r3, r3, #30
 800af6a:	d505      	bpl.n	800af78 <f_lseek+0x264>
						clst = create_chain(fp->fs, clst);	/* Force stretch if in write mode */
 800af6c:	f7ff fa0d 	bl	800a38a <create_chain>
						if (clst == 0) {				/* When disk gets full, clip file size */
 800af70:	4601      	mov	r1, r0
 800af72:	b920      	cbnz	r0, 800af7e <f_lseek+0x26a>
 800af74:	463d      	mov	r5, r7
 800af76:	e7cf      	b.n	800af18 <f_lseek+0x204>
						clst = get_fat(fp->fs, clst);	/* Follow cluster chain if not in write mode */
 800af78:	f7ff f8bc 	bl	800a0f4 <get_fat>
 800af7c:	4601      	mov	r1, r0
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800af7e:	1c4a      	adds	r2, r1, #1
 800af80:	f43f aefa 	beq.w	800ad78 <f_lseek+0x64>
					if (clst <= 1 || clst >= fp->fs->n_fatent) ABORT(fp->fs, FR_INT_ERR);
 800af84:	2901      	cmp	r1, #1
 800af86:	f67f aeed 	bls.w	800ad64 <f_lseek+0x50>
 800af8a:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
 800af8e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800af92:	4299      	cmp	r1, r3
 800af94:	f4bf aee6 	bcs.w	800ad64 <f_lseek+0x50>
					fp->fptr += bcs;
 800af98:	f8d4 3208 	ldr.w	r3, [r4, #520]	; 0x208
					fp->clust = clst;
 800af9c:	f8c4 1214 	str.w	r1, [r4, #532]	; 0x214
					fp->fptr += bcs;
 800afa0:	443b      	add	r3, r7
 800afa2:	f8c4 3208 	str.w	r3, [r4, #520]	; 0x208
					ofs -= bcs;
 800afa6:	1bed      	subs	r5, r5, r7
 800afa8:	e7b4      	b.n	800af14 <f_lseek+0x200>
 800afaa:	461e      	mov	r6, r3
 800afac:	e6dd      	b.n	800ad6a <f_lseek+0x56>
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800afae:	2611      	movs	r6, #17
 800afb0:	e6db      	b.n	800ad6a <f_lseek+0x56>

0800afb2 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800afb2:	b530      	push	{r4, r5, lr}
 800afb4:	b087      	sub	sp, #28
	FRESULT res;
	FATFS* fs;
	DEFINE_NAMEBUF;


	if (!dp) return FR_INVALID_OBJECT;
 800afb6:	4605      	mov	r5, r0
{
 800afb8:	9101      	str	r1, [sp, #4]
	if (!dp) return FR_INVALID_OBJECT;
 800afba:	2800      	cmp	r0, #0
 800afbc:	d045      	beq.n	800b04a <f_opendir+0x98>

	/* Get logical drive number */
	res = find_volume(&fs, &path, 0);
 800afbe:	2200      	movs	r2, #0
 800afc0:	a901      	add	r1, sp, #4
 800afc2:	a802      	add	r0, sp, #8
 800afc4:	f7fe ff48 	bl	8009e58 <find_volume>
	if (res == FR_OK) {
 800afc8:	4604      	mov	r4, r0
 800afca:	bb30      	cbnz	r0, 800b01a <f_opendir+0x68>
		dp->fs = fs;
 800afcc:	9b02      	ldr	r3, [sp, #8]
 800afce:	f8c5 3200 	str.w	r3, [r5, #512]	; 0x200
		INIT_BUF(*dp);
 800afd2:	ab03      	add	r3, sp, #12
 800afd4:	f8c5 3218 	str.w	r3, [r5, #536]	; 0x218
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800afd8:	9901      	ldr	r1, [sp, #4]
 800afda:	4628      	mov	r0, r5
 800afdc:	f7ff fabe 	bl	800a55c <follow_path>
		FREE_BUF();
		if (res == FR_OK) {						/* Follow completed */
 800afe0:	4604      	mov	r4, r0
 800afe2:	b9b8      	cbnz	r0, 800b014 <f_opendir+0x62>
			if (dp->dir) {						/* It is not the origin directory itself */
 800afe4:	f8d5 1214 	ldr.w	r1, [r5, #532]	; 0x214
 800afe8:	b149      	cbz	r1, 800affe <f_opendir+0x4c>
				if (dp->dir[DIR_Attr] & AM_DIR)	/* The object is a sub directory */
 800afea:	7acb      	ldrb	r3, [r1, #11]
 800afec:	06db      	lsls	r3, r3, #27
 800afee:	d528      	bpl.n	800b042 <f_opendir+0x90>
					dp->sclust = ld_clust(fs, dp->dir);
 800aff0:	9b02      	ldr	r3, [sp, #8]
 800aff2:	f893 0200 	ldrb.w	r0, [r3, #512]	; 0x200
 800aff6:	f7fe fe4a 	bl	8009c8e <ld_clust.isra.0>
 800affa:	f8c5 0208 	str.w	r0, [r5, #520]	; 0x208
				else							/* The object is a file */
					res = FR_NO_PATH;
			}
			if (res == FR_OK) {
				dp->id = fs->id;
 800affe:	9b02      	ldr	r3, [sp, #8]
 800b000:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
 800b004:	f8a5 3204 	strh.w	r3, [r5, #516]	; 0x204
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800b008:	2100      	movs	r1, #0
 800b00a:	4628      	mov	r0, r5
 800b00c:	f7ff f8d3 	bl	800a1b6 <dir_sdi>
#if _FS_LOCK
				if (res == FR_OK) {
 800b010:	4604      	mov	r4, r0
 800b012:	b130      	cbz	r0, 800b022 <f_opendir+0x70>
					}
				}
#endif
			}
		}
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800b014:	2c04      	cmp	r4, #4
 800b016:	bf08      	it	eq
 800b018:	2405      	moveq	r4, #5
	}
	if (res != FR_OK) dp->fs = 0;		/* Invalidate the directory object if function faild */
 800b01a:	2300      	movs	r3, #0
 800b01c:	f8c5 3200 	str.w	r3, [r5, #512]	; 0x200
 800b020:	e009      	b.n	800b036 <f_opendir+0x84>
					if (dp->sclust) {
 800b022:	f8d5 3208 	ldr.w	r3, [r5, #520]	; 0x208
 800b026:	b14b      	cbz	r3, 800b03c <f_opendir+0x8a>
						dp->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 800b028:	4621      	mov	r1, r4
 800b02a:	4628      	mov	r0, r5
 800b02c:	f7fe fd5e 	bl	8009aec <inc_lock>
 800b030:	f8c5 021c 	str.w	r0, [r5, #540]	; 0x21c
						if (!dp->lockid)
 800b034:	b138      	cbz	r0, 800b046 <f_opendir+0x94>

	LEAVE_FF(fs, res);
}
 800b036:	4620      	mov	r0, r4
 800b038:	b007      	add	sp, #28
 800b03a:	bd30      	pop	{r4, r5, pc}
						dp->lockid = 0;	/* Root directory need not to be locked */
 800b03c:	f8c5 421c 	str.w	r4, [r5, #540]	; 0x21c
 800b040:	e7f9      	b.n	800b036 <f_opendir+0x84>
					res = FR_NO_PATH;
 800b042:	2405      	movs	r4, #5
 800b044:	e7e9      	b.n	800b01a <f_opendir+0x68>
							res = FR_TOO_MANY_OPEN_FILES;
 800b046:	2412      	movs	r4, #18
 800b048:	e7e7      	b.n	800b01a <f_opendir+0x68>
	if (!dp) return FR_INVALID_OBJECT;
 800b04a:	2409      	movs	r4, #9
 800b04c:	e7f3      	b.n	800b036 <f_opendir+0x84>

0800b04e <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800b04e:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800b050:	4605      	mov	r5, r0
 800b052:	460e      	mov	r6, r1
	FRESULT res;
	DEFINE_NAMEBUF;


	res = validate(dp);						/* Check validity of the object */
 800b054:	f7fe fe04 	bl	8009c60 <validate>
	if (res == FR_OK) {
 800b058:	4604      	mov	r4, r0
 800b05a:	b9e8      	cbnz	r0, 800b098 <f_readdir+0x4a>
		if (!fno) {
 800b05c:	b92e      	cbnz	r6, 800b06a <f_readdir+0x1c>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 800b05e:	4601      	mov	r1, r0
 800b060:	4628      	mov	r0, r5
 800b062:	f7ff f8a8 	bl	800a1b6 <dir_sdi>
 800b066:	4604      	mov	r4, r0
 800b068:	e016      	b.n	800b098 <f_readdir+0x4a>
		} else {
			INIT_BUF(*dp);
 800b06a:	ab01      	add	r3, sp, #4
 800b06c:	f8c5 3218 	str.w	r3, [r5, #536]	; 0x218
			res = dir_read(dp, 0);			/* Read an item */
 800b070:	4628      	mov	r0, r5
 800b072:	f7ff fb47 	bl	800a704 <dir_read.constprop.13>
			if (res == FR_NO_FILE) {		/* Reached end of directory */
 800b076:	2804      	cmp	r0, #4
 800b078:	d111      	bne.n	800b09e <f_readdir+0x50>
				dp->sect = 0;
 800b07a:	f8c5 4210 	str.w	r4, [r5, #528]	; 0x210
				res = FR_OK;
			}
			if (res == FR_OK) {				/* A valid entry is found */
				get_fileinfo(dp, fno);		/* Get the object information */
 800b07e:	4631      	mov	r1, r6
 800b080:	4628      	mov	r0, r5
 800b082:	f7fe fda7 	bl	8009bd4 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 800b086:	2100      	movs	r1, #0
 800b088:	4628      	mov	r0, r5
 800b08a:	f7ff f9d7 	bl	800a43c <dir_next>
				if (res == FR_NO_FILE) {
 800b08e:	2804      	cmp	r0, #4
 800b090:	d1e9      	bne.n	800b066 <f_readdir+0x18>
					dp->sect = 0;
 800b092:	2300      	movs	r3, #0
 800b094:	f8c5 3210 	str.w	r3, [r5, #528]	; 0x210
			FREE_BUF();
		}
	}

	LEAVE_FF(dp->fs, res);
}
 800b098:	4620      	mov	r0, r4
 800b09a:	b004      	add	sp, #16
 800b09c:	bd70      	pop	{r4, r5, r6, pc}
			if (res == FR_OK) {				/* A valid entry is found */
 800b09e:	2800      	cmp	r0, #0
 800b0a0:	d1e1      	bne.n	800b066 <f_readdir+0x18>
 800b0a2:	e7ec      	b.n	800b07e <f_readdir+0x30>

0800b0a4 <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 800b0a4:	b530      	push	{r4, r5, lr}
 800b0a6:	f2ad 4d5c 	subw	sp, sp, #1116	; 0x45c
	DWORD dclst = 0;
	DEFINE_NAMEBUF;


	/* Get logical drive number */
	res = find_volume(&dj.fs, &path, 1);
 800b0aa:	2201      	movs	r2, #1
{
 800b0ac:	9001      	str	r0, [sp, #4]
	res = find_volume(&dj.fs, &path, 1);
 800b0ae:	a901      	add	r1, sp, #4
 800b0b0:	a886      	add	r0, sp, #536	; 0x218
 800b0b2:	f7fe fed1 	bl	8009e58 <find_volume>
	if (res == FR_OK) {
 800b0b6:	b988      	cbnz	r0, 800b0dc <f_unlink+0x38>
		INIT_BUF(dj);
 800b0b8:	ab03      	add	r3, sp, #12
		res = follow_path(&dj, path);		/* Follow the file path */
 800b0ba:	9901      	ldr	r1, [sp, #4]
		INIT_BUF(dj);
 800b0bc:	938c      	str	r3, [sp, #560]	; 0x230
		res = follow_path(&dj, path);		/* Follow the file path */
 800b0be:	a806      	add	r0, sp, #24
 800b0c0:	f7ff fa4c 	bl	800a55c <follow_path>
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT))
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
#if _FS_LOCK
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Cannot remove open object */
 800b0c4:	b950      	cbnz	r0, 800b0dc <f_unlink+0x38>
 800b0c6:	2102      	movs	r1, #2
 800b0c8:	a806      	add	r0, sp, #24
 800b0ca:	f7fe fcdd 	bl	8009a88 <chk_lock>
#endif
		if (res == FR_OK) {					/* The object is accessible */
 800b0ce:	b928      	cbnz	r0, 800b0dc <f_unlink+0x38>
			dir = dj.dir;
 800b0d0:	998b      	ldr	r1, [sp, #556]	; 0x22c
			if (!dir) {
 800b0d2:	b169      	cbz	r1, 800b0f0 <f_unlink+0x4c>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
			} else {
				if (dir[DIR_Attr] & AM_RDO)
 800b0d4:	7acd      	ldrb	r5, [r1, #11]
 800b0d6:	07ea      	lsls	r2, r5, #31
 800b0d8:	d50c      	bpl.n	800b0f4 <f_unlink+0x50>
					res = FR_DENIED;		/* Cannot remove R/O object */
 800b0da:	2007      	movs	r0, #7
		}
		FREE_BUF();
	}

	LEAVE_FF(dj.fs, res);
}
 800b0dc:	f20d 4d5c 	addw	sp, sp, #1116	; 0x45c
 800b0e0:	bd30      	pop	{r4, r5, pc}
					res = remove_chain(dj.fs, dclst);
 800b0e2:	4621      	mov	r1, r4
 800b0e4:	9886      	ldr	r0, [sp, #536]	; 0x218
 800b0e6:	f7ff fb74 	bl	800a7d2 <remove_chain>
				if (res == FR_OK) res = sync_fs(dj.fs);
 800b0ea:	2800      	cmp	r0, #0
 800b0ec:	d1f6      	bne.n	800b0dc <f_unlink+0x38>
 800b0ee:	e026      	b.n	800b13e <f_unlink+0x9a>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 800b0f0:	2006      	movs	r0, #6
 800b0f2:	e7f3      	b.n	800b0dc <f_unlink+0x38>
				dclst = ld_clust(dj.fs, dir);
 800b0f4:	9b86      	ldr	r3, [sp, #536]	; 0x218
 800b0f6:	f893 0200 	ldrb.w	r0, [r3, #512]	; 0x200
 800b0fa:	f7fe fdc8 	bl	8009c8e <ld_clust.isra.0>
				if (dclst && (dir[DIR_Attr] & AM_DIR)) {	/* Is it a sub-directory ? */
 800b0fe:	4604      	mov	r4, r0
 800b100:	b1b0      	cbz	r0, 800b130 <f_unlink+0x8c>
 800b102:	06eb      	lsls	r3, r5, #27
 800b104:	d514      	bpl.n	800b130 <f_unlink+0x8c>
						mem_cpy(&sdj, &dj, sizeof (DIR));	/* Open the sub-directory */
 800b106:	a906      	add	r1, sp, #24
 800b108:	a88e      	add	r0, sp, #568	; 0x238
 800b10a:	f44f 7208 	mov.w	r2, #544	; 0x220
 800b10e:	f7fe fca9 	bl	8009a64 <mem_cpy>
						res = dir_sdi(&sdj, 2);
 800b112:	2102      	movs	r1, #2
 800b114:	a88e      	add	r0, sp, #568	; 0x238
						sdj.sclust = dclst;
 800b116:	f8cd 4440 	str.w	r4, [sp, #1088]	; 0x440
						res = dir_sdi(&sdj, 2);
 800b11a:	f7ff f84c 	bl	800a1b6 <dir_sdi>
						if (res == FR_OK) {
 800b11e:	2800      	cmp	r0, #0
 800b120:	d1dc      	bne.n	800b0dc <f_unlink+0x38>
							res = dir_read(&sdj, 0);			/* Read an item (excluding dot entries) */
 800b122:	a88e      	add	r0, sp, #568	; 0x238
 800b124:	f7ff faee 	bl	800a704 <dir_read.constprop.13>
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? (cannot remove) */
 800b128:	2800      	cmp	r0, #0
 800b12a:	d0d6      	beq.n	800b0da <f_unlink+0x36>
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? (can remove) */
 800b12c:	2804      	cmp	r0, #4
 800b12e:	d1d5      	bne.n	800b0dc <f_unlink+0x38>
				res = dir_remove(&dj);		/* Remove the directory entry */
 800b130:	a806      	add	r0, sp, #24
 800b132:	f7ff f88f 	bl	800a254 <dir_remove>
				if (res == FR_OK && dclst)	/* Remove the cluster chain if exist */
 800b136:	2800      	cmp	r0, #0
 800b138:	d1d0      	bne.n	800b0dc <f_unlink+0x38>
 800b13a:	2c00      	cmp	r4, #0
 800b13c:	d1d1      	bne.n	800b0e2 <f_unlink+0x3e>
				if (res == FR_OK) res = sync_fs(dj.fs);
 800b13e:	9886      	ldr	r0, [sp, #536]	; 0x218
 800b140:	f7fe fde3 	bl	8009d0a <sync_fs>
 800b144:	e7ca      	b.n	800b0dc <f_unlink+0x38>

0800b146 <f_utime>:

FRESULT f_utime (
	const TCHAR* path,	/* Pointer to the file/directory name */
	const FILINFO* fno	/* Pointer to the time stamp to be set */
)
{
 800b146:	b510      	push	{r4, lr}
 800b148:	f5ad 7d0e 	sub.w	sp, sp, #568	; 0x238
 800b14c:	460c      	mov	r4, r1
 800b14e:	9001      	str	r0, [sp, #4]
	BYTE *dir;
	DEFINE_NAMEBUF;


	/* Get logical drive number */
	res = find_volume(&dj.fs, &path, 1);
 800b150:	2201      	movs	r2, #1
 800b152:	a901      	add	r1, sp, #4
 800b154:	a886      	add	r0, sp, #536	; 0x218
 800b156:	f7fe fe7f 	bl	8009e58 <find_volume>
	if (res == FR_OK) {
 800b15a:	b9c0      	cbnz	r0, 800b18e <f_utime+0x48>
		INIT_BUF(dj);
 800b15c:	ab03      	add	r3, sp, #12
		res = follow_path(&dj, path);	/* Follow the file path */
 800b15e:	9901      	ldr	r1, [sp, #4]
		INIT_BUF(dj);
 800b160:	938c      	str	r3, [sp, #560]	; 0x230
		res = follow_path(&dj, path);	/* Follow the file path */
 800b162:	a806      	add	r0, sp, #24
 800b164:	f7ff f9fa 	bl	800a55c <follow_path>
		FREE_BUF();
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT))
			res = FR_INVALID_NAME;
		if (res == FR_OK) {
 800b168:	b988      	cbnz	r0, 800b18e <f_utime+0x48>
			dir = dj.dir;
 800b16a:	9b8b      	ldr	r3, [sp, #556]	; 0x22c
			if (!dir) {					/* Root directory */
 800b16c:	b193      	cbz	r3, 800b194 <f_utime+0x4e>
				res = FR_INVALID_NAME;
			} else {					/* File or sub-directory */
				ST_WORD(dir + DIR_WrtTime, fno->ftime);
 800b16e:	88e2      	ldrh	r2, [r4, #6]
 800b170:	759a      	strb	r2, [r3, #22]
 800b172:	88e2      	ldrh	r2, [r4, #6]
 800b174:	0a12      	lsrs	r2, r2, #8
 800b176:	75da      	strb	r2, [r3, #23]
				ST_WORD(dir + DIR_WrtDate, fno->fdate);
 800b178:	88a2      	ldrh	r2, [r4, #4]
 800b17a:	761a      	strb	r2, [r3, #24]
 800b17c:	88a2      	ldrh	r2, [r4, #4]
 800b17e:	0a12      	lsrs	r2, r2, #8
 800b180:	765a      	strb	r2, [r3, #25]
				dj.fs->wflag = 1;
 800b182:	9886      	ldr	r0, [sp, #536]	; 0x218
 800b184:	2301      	movs	r3, #1
 800b186:	f880 3204 	strb.w	r3, [r0, #516]	; 0x204
				res = sync_fs(dj.fs);
 800b18a:	f7fe fdbe 	bl	8009d0a <sync_fs>
			}
		}
	}

	LEAVE_FF(dj.fs, res);
}
 800b18e:	f50d 7d0e 	add.w	sp, sp, #568	; 0x238
 800b192:	bd10      	pop	{r4, pc}
				res = FR_INVALID_NAME;
 800b194:	2006      	movs	r0, #6
 800b196:	e7fa      	b.n	800b18e <f_utime+0x48>

0800b198 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800b198:	b530      	push	{r4, r5, lr}
  uint8_t ret = 1;
  uint8_t DiskNum = 0;
  
  if(disk.nbr <= _VOLUMES)
 800b19a:	4b0f      	ldr	r3, [pc, #60]	; (800b1d8 <FATFS_LinkDriverEx+0x40>)
 800b19c:	7a5c      	ldrb	r4, [r3, #9]
 800b19e:	2c01      	cmp	r4, #1
 800b1a0:	d818      	bhi.n	800b1d4 <FATFS_LinkDriverEx+0x3c>
  {
    disk.is_initialized[disk.nbr] = 0;
 800b1a2:	7a5d      	ldrb	r5, [r3, #9]
 800b1a4:	b2ed      	uxtb	r5, r5
 800b1a6:	2400      	movs	r4, #0
 800b1a8:	555c      	strb	r4, [r3, r5]
    disk.drv[disk.nbr] = drv;  
 800b1aa:	7a5d      	ldrb	r5, [r3, #9]
 800b1ac:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800b1b0:	6068      	str	r0, [r5, #4]
    disk.lun[disk.nbr] = lun;  
 800b1b2:	7a58      	ldrb	r0, [r3, #9]
 800b1b4:	4418      	add	r0, r3
 800b1b6:	7202      	strb	r2, [r0, #8]
    DiskNum = disk.nbr++;
 800b1b8:	7a5a      	ldrb	r2, [r3, #9]
 800b1ba:	b2d2      	uxtb	r2, r2
 800b1bc:	1c50      	adds	r0, r2, #1
 800b1be:	b2c0      	uxtb	r0, r0
 800b1c0:	7258      	strb	r0, [r3, #9]
    path[0] = DiskNum + '0';
    path[1] = ':';
 800b1c2:	233a      	movs	r3, #58	; 0x3a
    path[0] = DiskNum + '0';
 800b1c4:	3230      	adds	r2, #48	; 0x30
    path[1] = ':';
 800b1c6:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 800b1c8:	232f      	movs	r3, #47	; 0x2f
    path[0] = DiskNum + '0';
 800b1ca:	700a      	strb	r2, [r1, #0]
    path[2] = '/';
 800b1cc:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 800b1ce:	70cc      	strb	r4, [r1, #3]
 800b1d0:	4620      	mov	r0, r4
 800b1d2:	bd30      	pop	{r4, r5, pc}
  uint8_t ret = 1;
 800b1d4:	2001      	movs	r0, #1
    ret = 0;
  }
  
  return ret;
}
 800b1d6:	bd30      	pop	{r4, r5, pc}
 800b1d8:	200005bc 	.word	0x200005bc

0800b1dc <FATFS_LinkDriver>:
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
  return FATFS_LinkDriverEx(drv, path, 0);
 800b1dc:	2200      	movs	r2, #0
 800b1de:	f7ff bfdb 	b.w	800b198 <FATFS_LinkDriverEx>
	...

0800b1e4 <FATFS_UnLinkDriverEx>:
uint8_t FATFS_UnLinkDriverEx(char *path, uint8_t lun)
{ 
  uint8_t DiskNum = 0;
  uint8_t ret = 1;
  
  if(disk.nbr >= 1)
 800b1e4:	4a0a      	ldr	r2, [pc, #40]	; (800b210 <FATFS_UnLinkDriverEx+0x2c>)
 800b1e6:	7a53      	ldrb	r3, [r2, #9]
 800b1e8:	b17b      	cbz	r3, 800b20a <FATFS_UnLinkDriverEx+0x26>
  {    
    DiskNum = path[0] - '0';
 800b1ea:	7803      	ldrb	r3, [r0, #0]
 800b1ec:	3b30      	subs	r3, #48	; 0x30
    if(disk.drv[DiskNum] != 0)
 800b1ee:	b2db      	uxtb	r3, r3
 800b1f0:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 800b1f4:	6848      	ldr	r0, [r1, #4]
 800b1f6:	b140      	cbz	r0, 800b20a <FATFS_UnLinkDriverEx+0x26>
    {
      disk.drv[DiskNum] = 0;
      disk.lun[DiskNum] = 0;
 800b1f8:	4413      	add	r3, r2
      disk.drv[DiskNum] = 0;
 800b1fa:	2000      	movs	r0, #0
      disk.lun[DiskNum] = 0;
 800b1fc:	7218      	strb	r0, [r3, #8]
      disk.nbr--;
 800b1fe:	7a53      	ldrb	r3, [r2, #9]
      disk.drv[DiskNum] = 0;
 800b200:	6048      	str	r0, [r1, #4]
      disk.nbr--;
 800b202:	3b01      	subs	r3, #1
 800b204:	b2db      	uxtb	r3, r3
 800b206:	7253      	strb	r3, [r2, #9]
 800b208:	4770      	bx	lr
  uint8_t ret = 1;
 800b20a:	2001      	movs	r0, #1
      ret = 0;
    }
  }
  
  return ret;
}
 800b20c:	4770      	bx	lr
 800b20e:	bf00      	nop
 800b210:	200005bc 	.word	0x200005bc

0800b214 <FATFS_UnLinkDriver>:
  * @param  path: pointer to the logical drive path  
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriver(char *path)
{ 
  return FATFS_UnLinkDriverEx(path, 0);
 800b214:	2100      	movs	r1, #0
 800b216:	f7ff bfe5 	b.w	800b1e4 <FATFS_UnLinkDriverEx>
	...

0800b21c <__libc_init_array>:
 800b21c:	b570      	push	{r4, r5, r6, lr}
 800b21e:	4e0d      	ldr	r6, [pc, #52]	; (800b254 <__libc_init_array+0x38>)
 800b220:	4c0d      	ldr	r4, [pc, #52]	; (800b258 <__libc_init_array+0x3c>)
 800b222:	1ba4      	subs	r4, r4, r6
 800b224:	10a4      	asrs	r4, r4, #2
 800b226:	2500      	movs	r5, #0
 800b228:	42a5      	cmp	r5, r4
 800b22a:	d109      	bne.n	800b240 <__libc_init_array+0x24>
 800b22c:	4e0b      	ldr	r6, [pc, #44]	; (800b25c <__libc_init_array+0x40>)
 800b22e:	4c0c      	ldr	r4, [pc, #48]	; (800b260 <__libc_init_array+0x44>)
 800b230:	f001 f96c 	bl	800c50c <_init>
 800b234:	1ba4      	subs	r4, r4, r6
 800b236:	10a4      	asrs	r4, r4, #2
 800b238:	2500      	movs	r5, #0
 800b23a:	42a5      	cmp	r5, r4
 800b23c:	d105      	bne.n	800b24a <__libc_init_array+0x2e>
 800b23e:	bd70      	pop	{r4, r5, r6, pc}
 800b240:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b244:	4798      	blx	r3
 800b246:	3501      	adds	r5, #1
 800b248:	e7ee      	b.n	800b228 <__libc_init_array+0xc>
 800b24a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b24e:	4798      	blx	r3
 800b250:	3501      	adds	r5, #1
 800b252:	e7f2      	b.n	800b23a <__libc_init_array+0x1e>
 800b254:	0800ca34 	.word	0x0800ca34
 800b258:	0800ca34 	.word	0x0800ca34
 800b25c:	0800ca34 	.word	0x0800ca34
 800b260:	0800ca38 	.word	0x0800ca38

0800b264 <malloc>:
 800b264:	4b02      	ldr	r3, [pc, #8]	; (800b270 <malloc+0xc>)
 800b266:	4601      	mov	r1, r0
 800b268:	6818      	ldr	r0, [r3, #0]
 800b26a:	f000 b86d 	b.w	800b348 <_malloc_r>
 800b26e:	bf00      	nop
 800b270:	200002a0 	.word	0x200002a0

0800b274 <free>:
 800b274:	4b02      	ldr	r3, [pc, #8]	; (800b280 <free+0xc>)
 800b276:	4601      	mov	r1, r0
 800b278:	6818      	ldr	r0, [r3, #0]
 800b27a:	f000 b817 	b.w	800b2ac <_free_r>
 800b27e:	bf00      	nop
 800b280:	200002a0 	.word	0x200002a0

0800b284 <memcpy>:
 800b284:	b510      	push	{r4, lr}
 800b286:	1e43      	subs	r3, r0, #1
 800b288:	440a      	add	r2, r1
 800b28a:	4291      	cmp	r1, r2
 800b28c:	d100      	bne.n	800b290 <memcpy+0xc>
 800b28e:	bd10      	pop	{r4, pc}
 800b290:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b294:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b298:	e7f7      	b.n	800b28a <memcpy+0x6>

0800b29a <memset>:
 800b29a:	4402      	add	r2, r0
 800b29c:	4603      	mov	r3, r0
 800b29e:	4293      	cmp	r3, r2
 800b2a0:	d100      	bne.n	800b2a4 <memset+0xa>
 800b2a2:	4770      	bx	lr
 800b2a4:	f803 1b01 	strb.w	r1, [r3], #1
 800b2a8:	e7f9      	b.n	800b29e <memset+0x4>
	...

0800b2ac <_free_r>:
 800b2ac:	b538      	push	{r3, r4, r5, lr}
 800b2ae:	4605      	mov	r5, r0
 800b2b0:	2900      	cmp	r1, #0
 800b2b2:	d045      	beq.n	800b340 <_free_r+0x94>
 800b2b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b2b8:	1f0c      	subs	r4, r1, #4
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	bfb8      	it	lt
 800b2be:	18e4      	addlt	r4, r4, r3
 800b2c0:	f000 f923 	bl	800b50a <__malloc_lock>
 800b2c4:	4a1f      	ldr	r2, [pc, #124]	; (800b344 <_free_r+0x98>)
 800b2c6:	6813      	ldr	r3, [r2, #0]
 800b2c8:	4610      	mov	r0, r2
 800b2ca:	b933      	cbnz	r3, 800b2da <_free_r+0x2e>
 800b2cc:	6063      	str	r3, [r4, #4]
 800b2ce:	6014      	str	r4, [r2, #0]
 800b2d0:	4628      	mov	r0, r5
 800b2d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b2d6:	f000 b919 	b.w	800b50c <__malloc_unlock>
 800b2da:	42a3      	cmp	r3, r4
 800b2dc:	d90c      	bls.n	800b2f8 <_free_r+0x4c>
 800b2de:	6821      	ldr	r1, [r4, #0]
 800b2e0:	1862      	adds	r2, r4, r1
 800b2e2:	4293      	cmp	r3, r2
 800b2e4:	bf04      	itt	eq
 800b2e6:	681a      	ldreq	r2, [r3, #0]
 800b2e8:	685b      	ldreq	r3, [r3, #4]
 800b2ea:	6063      	str	r3, [r4, #4]
 800b2ec:	bf04      	itt	eq
 800b2ee:	1852      	addeq	r2, r2, r1
 800b2f0:	6022      	streq	r2, [r4, #0]
 800b2f2:	6004      	str	r4, [r0, #0]
 800b2f4:	e7ec      	b.n	800b2d0 <_free_r+0x24>
 800b2f6:	4613      	mov	r3, r2
 800b2f8:	685a      	ldr	r2, [r3, #4]
 800b2fa:	b10a      	cbz	r2, 800b300 <_free_r+0x54>
 800b2fc:	42a2      	cmp	r2, r4
 800b2fe:	d9fa      	bls.n	800b2f6 <_free_r+0x4a>
 800b300:	6819      	ldr	r1, [r3, #0]
 800b302:	1858      	adds	r0, r3, r1
 800b304:	42a0      	cmp	r0, r4
 800b306:	d10b      	bne.n	800b320 <_free_r+0x74>
 800b308:	6820      	ldr	r0, [r4, #0]
 800b30a:	4401      	add	r1, r0
 800b30c:	1858      	adds	r0, r3, r1
 800b30e:	4282      	cmp	r2, r0
 800b310:	6019      	str	r1, [r3, #0]
 800b312:	d1dd      	bne.n	800b2d0 <_free_r+0x24>
 800b314:	6810      	ldr	r0, [r2, #0]
 800b316:	6852      	ldr	r2, [r2, #4]
 800b318:	605a      	str	r2, [r3, #4]
 800b31a:	4401      	add	r1, r0
 800b31c:	6019      	str	r1, [r3, #0]
 800b31e:	e7d7      	b.n	800b2d0 <_free_r+0x24>
 800b320:	d902      	bls.n	800b328 <_free_r+0x7c>
 800b322:	230c      	movs	r3, #12
 800b324:	602b      	str	r3, [r5, #0]
 800b326:	e7d3      	b.n	800b2d0 <_free_r+0x24>
 800b328:	6820      	ldr	r0, [r4, #0]
 800b32a:	1821      	adds	r1, r4, r0
 800b32c:	428a      	cmp	r2, r1
 800b32e:	bf04      	itt	eq
 800b330:	6811      	ldreq	r1, [r2, #0]
 800b332:	6852      	ldreq	r2, [r2, #4]
 800b334:	6062      	str	r2, [r4, #4]
 800b336:	bf04      	itt	eq
 800b338:	1809      	addeq	r1, r1, r0
 800b33a:	6021      	streq	r1, [r4, #0]
 800b33c:	605c      	str	r4, [r3, #4]
 800b33e:	e7c7      	b.n	800b2d0 <_free_r+0x24>
 800b340:	bd38      	pop	{r3, r4, r5, pc}
 800b342:	bf00      	nop
 800b344:	200005c8 	.word	0x200005c8

0800b348 <_malloc_r>:
 800b348:	b570      	push	{r4, r5, r6, lr}
 800b34a:	1ccd      	adds	r5, r1, #3
 800b34c:	f025 0503 	bic.w	r5, r5, #3
 800b350:	3508      	adds	r5, #8
 800b352:	2d0c      	cmp	r5, #12
 800b354:	bf38      	it	cc
 800b356:	250c      	movcc	r5, #12
 800b358:	2d00      	cmp	r5, #0
 800b35a:	4606      	mov	r6, r0
 800b35c:	db01      	blt.n	800b362 <_malloc_r+0x1a>
 800b35e:	42a9      	cmp	r1, r5
 800b360:	d903      	bls.n	800b36a <_malloc_r+0x22>
 800b362:	230c      	movs	r3, #12
 800b364:	6033      	str	r3, [r6, #0]
 800b366:	2000      	movs	r0, #0
 800b368:	bd70      	pop	{r4, r5, r6, pc}
 800b36a:	f000 f8ce 	bl	800b50a <__malloc_lock>
 800b36e:	4a23      	ldr	r2, [pc, #140]	; (800b3fc <_malloc_r+0xb4>)
 800b370:	6814      	ldr	r4, [r2, #0]
 800b372:	4621      	mov	r1, r4
 800b374:	b991      	cbnz	r1, 800b39c <_malloc_r+0x54>
 800b376:	4c22      	ldr	r4, [pc, #136]	; (800b400 <_malloc_r+0xb8>)
 800b378:	6823      	ldr	r3, [r4, #0]
 800b37a:	b91b      	cbnz	r3, 800b384 <_malloc_r+0x3c>
 800b37c:	4630      	mov	r0, r6
 800b37e:	f000 f841 	bl	800b404 <_sbrk_r>
 800b382:	6020      	str	r0, [r4, #0]
 800b384:	4629      	mov	r1, r5
 800b386:	4630      	mov	r0, r6
 800b388:	f000 f83c 	bl	800b404 <_sbrk_r>
 800b38c:	1c43      	adds	r3, r0, #1
 800b38e:	d126      	bne.n	800b3de <_malloc_r+0x96>
 800b390:	230c      	movs	r3, #12
 800b392:	6033      	str	r3, [r6, #0]
 800b394:	4630      	mov	r0, r6
 800b396:	f000 f8b9 	bl	800b50c <__malloc_unlock>
 800b39a:	e7e4      	b.n	800b366 <_malloc_r+0x1e>
 800b39c:	680b      	ldr	r3, [r1, #0]
 800b39e:	1b5b      	subs	r3, r3, r5
 800b3a0:	d41a      	bmi.n	800b3d8 <_malloc_r+0x90>
 800b3a2:	2b0b      	cmp	r3, #11
 800b3a4:	d90f      	bls.n	800b3c6 <_malloc_r+0x7e>
 800b3a6:	600b      	str	r3, [r1, #0]
 800b3a8:	50cd      	str	r5, [r1, r3]
 800b3aa:	18cc      	adds	r4, r1, r3
 800b3ac:	4630      	mov	r0, r6
 800b3ae:	f000 f8ad 	bl	800b50c <__malloc_unlock>
 800b3b2:	f104 000b 	add.w	r0, r4, #11
 800b3b6:	1d23      	adds	r3, r4, #4
 800b3b8:	f020 0007 	bic.w	r0, r0, #7
 800b3bc:	1ac3      	subs	r3, r0, r3
 800b3be:	d01b      	beq.n	800b3f8 <_malloc_r+0xb0>
 800b3c0:	425a      	negs	r2, r3
 800b3c2:	50e2      	str	r2, [r4, r3]
 800b3c4:	bd70      	pop	{r4, r5, r6, pc}
 800b3c6:	428c      	cmp	r4, r1
 800b3c8:	bf0d      	iteet	eq
 800b3ca:	6863      	ldreq	r3, [r4, #4]
 800b3cc:	684b      	ldrne	r3, [r1, #4]
 800b3ce:	6063      	strne	r3, [r4, #4]
 800b3d0:	6013      	streq	r3, [r2, #0]
 800b3d2:	bf18      	it	ne
 800b3d4:	460c      	movne	r4, r1
 800b3d6:	e7e9      	b.n	800b3ac <_malloc_r+0x64>
 800b3d8:	460c      	mov	r4, r1
 800b3da:	6849      	ldr	r1, [r1, #4]
 800b3dc:	e7ca      	b.n	800b374 <_malloc_r+0x2c>
 800b3de:	1cc4      	adds	r4, r0, #3
 800b3e0:	f024 0403 	bic.w	r4, r4, #3
 800b3e4:	42a0      	cmp	r0, r4
 800b3e6:	d005      	beq.n	800b3f4 <_malloc_r+0xac>
 800b3e8:	1a21      	subs	r1, r4, r0
 800b3ea:	4630      	mov	r0, r6
 800b3ec:	f000 f80a 	bl	800b404 <_sbrk_r>
 800b3f0:	3001      	adds	r0, #1
 800b3f2:	d0cd      	beq.n	800b390 <_malloc_r+0x48>
 800b3f4:	6025      	str	r5, [r4, #0]
 800b3f6:	e7d9      	b.n	800b3ac <_malloc_r+0x64>
 800b3f8:	bd70      	pop	{r4, r5, r6, pc}
 800b3fa:	bf00      	nop
 800b3fc:	200005c8 	.word	0x200005c8
 800b400:	200005cc 	.word	0x200005cc

0800b404 <_sbrk_r>:
 800b404:	b538      	push	{r3, r4, r5, lr}
 800b406:	4c06      	ldr	r4, [pc, #24]	; (800b420 <_sbrk_r+0x1c>)
 800b408:	2300      	movs	r3, #0
 800b40a:	4605      	mov	r5, r0
 800b40c:	4608      	mov	r0, r1
 800b40e:	6023      	str	r3, [r4, #0]
 800b410:	f001 f86e 	bl	800c4f0 <_sbrk>
 800b414:	1c43      	adds	r3, r0, #1
 800b416:	d102      	bne.n	800b41e <_sbrk_r+0x1a>
 800b418:	6823      	ldr	r3, [r4, #0]
 800b41a:	b103      	cbz	r3, 800b41e <_sbrk_r+0x1a>
 800b41c:	602b      	str	r3, [r5, #0]
 800b41e:	bd38      	pop	{r3, r4, r5, pc}
 800b420:	2000ad54 	.word	0x2000ad54

0800b424 <siprintf>:
 800b424:	b40e      	push	{r1, r2, r3}
 800b426:	b500      	push	{lr}
 800b428:	b09c      	sub	sp, #112	; 0x70
 800b42a:	f44f 7102 	mov.w	r1, #520	; 0x208
 800b42e:	ab1d      	add	r3, sp, #116	; 0x74
 800b430:	f8ad 1014 	strh.w	r1, [sp, #20]
 800b434:	9002      	str	r0, [sp, #8]
 800b436:	9006      	str	r0, [sp, #24]
 800b438:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b43c:	480a      	ldr	r0, [pc, #40]	; (800b468 <siprintf+0x44>)
 800b43e:	9104      	str	r1, [sp, #16]
 800b440:	9107      	str	r1, [sp, #28]
 800b442:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800b446:	f853 2b04 	ldr.w	r2, [r3], #4
 800b44a:	f8ad 1016 	strh.w	r1, [sp, #22]
 800b44e:	6800      	ldr	r0, [r0, #0]
 800b450:	9301      	str	r3, [sp, #4]
 800b452:	a902      	add	r1, sp, #8
 800b454:	f000 f8b6 	bl	800b5c4 <_svfiprintf_r>
 800b458:	9b02      	ldr	r3, [sp, #8]
 800b45a:	2200      	movs	r2, #0
 800b45c:	701a      	strb	r2, [r3, #0]
 800b45e:	b01c      	add	sp, #112	; 0x70
 800b460:	f85d eb04 	ldr.w	lr, [sp], #4
 800b464:	b003      	add	sp, #12
 800b466:	4770      	bx	lr
 800b468:	200002a0 	.word	0x200002a0

0800b46c <siscanf>:
 800b46c:	b40e      	push	{r1, r2, r3}
 800b46e:	b530      	push	{r4, r5, lr}
 800b470:	b09c      	sub	sp, #112	; 0x70
 800b472:	ac1f      	add	r4, sp, #124	; 0x7c
 800b474:	f44f 7201 	mov.w	r2, #516	; 0x204
 800b478:	f854 5b04 	ldr.w	r5, [r4], #4
 800b47c:	f8ad 2014 	strh.w	r2, [sp, #20]
 800b480:	9002      	str	r0, [sp, #8]
 800b482:	9006      	str	r0, [sp, #24]
 800b484:	f7f4 fea4 	bl	80001d0 <strlen>
 800b488:	4b0b      	ldr	r3, [pc, #44]	; (800b4b8 <siscanf+0x4c>)
 800b48a:	9003      	str	r0, [sp, #12]
 800b48c:	9007      	str	r0, [sp, #28]
 800b48e:	930b      	str	r3, [sp, #44]	; 0x2c
 800b490:	480a      	ldr	r0, [pc, #40]	; (800b4bc <siscanf+0x50>)
 800b492:	9401      	str	r4, [sp, #4]
 800b494:	2300      	movs	r3, #0
 800b496:	930f      	str	r3, [sp, #60]	; 0x3c
 800b498:	9314      	str	r3, [sp, #80]	; 0x50
 800b49a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b49e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b4a2:	462a      	mov	r2, r5
 800b4a4:	4623      	mov	r3, r4
 800b4a6:	a902      	add	r1, sp, #8
 800b4a8:	6800      	ldr	r0, [r0, #0]
 800b4aa:	f000 f9d9 	bl	800b860 <__ssvfiscanf_r>
 800b4ae:	b01c      	add	sp, #112	; 0x70
 800b4b0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b4b4:	b003      	add	sp, #12
 800b4b6:	4770      	bx	lr
 800b4b8:	0800b4c1 	.word	0x0800b4c1
 800b4bc:	200002a0 	.word	0x200002a0

0800b4c0 <__seofread>:
 800b4c0:	2000      	movs	r0, #0
 800b4c2:	4770      	bx	lr

0800b4c4 <strcpy>:
 800b4c4:	4603      	mov	r3, r0
 800b4c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b4ca:	f803 2b01 	strb.w	r2, [r3], #1
 800b4ce:	2a00      	cmp	r2, #0
 800b4d0:	d1f9      	bne.n	800b4c6 <strcpy+0x2>
 800b4d2:	4770      	bx	lr

0800b4d4 <strstr>:
 800b4d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b4d6:	7803      	ldrb	r3, [r0, #0]
 800b4d8:	b133      	cbz	r3, 800b4e8 <strstr+0x14>
 800b4da:	4603      	mov	r3, r0
 800b4dc:	4618      	mov	r0, r3
 800b4de:	1c5e      	adds	r6, r3, #1
 800b4e0:	781b      	ldrb	r3, [r3, #0]
 800b4e2:	b933      	cbnz	r3, 800b4f2 <strstr+0x1e>
 800b4e4:	4618      	mov	r0, r3
 800b4e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b4e8:	780b      	ldrb	r3, [r1, #0]
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	bf18      	it	ne
 800b4ee:	2000      	movne	r0, #0
 800b4f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b4f2:	1e4d      	subs	r5, r1, #1
 800b4f4:	1e44      	subs	r4, r0, #1
 800b4f6:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 800b4fa:	2a00      	cmp	r2, #0
 800b4fc:	d0f3      	beq.n	800b4e6 <strstr+0x12>
 800b4fe:	f814 7f01 	ldrb.w	r7, [r4, #1]!
 800b502:	4297      	cmp	r7, r2
 800b504:	4633      	mov	r3, r6
 800b506:	d0f6      	beq.n	800b4f6 <strstr+0x22>
 800b508:	e7e8      	b.n	800b4dc <strstr+0x8>

0800b50a <__malloc_lock>:
 800b50a:	4770      	bx	lr

0800b50c <__malloc_unlock>:
 800b50c:	4770      	bx	lr

0800b50e <__ssputs_r>:
 800b50e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b512:	688e      	ldr	r6, [r1, #8]
 800b514:	429e      	cmp	r6, r3
 800b516:	4682      	mov	sl, r0
 800b518:	460c      	mov	r4, r1
 800b51a:	4691      	mov	r9, r2
 800b51c:	4698      	mov	r8, r3
 800b51e:	d835      	bhi.n	800b58c <__ssputs_r+0x7e>
 800b520:	898a      	ldrh	r2, [r1, #12]
 800b522:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b526:	d031      	beq.n	800b58c <__ssputs_r+0x7e>
 800b528:	6825      	ldr	r5, [r4, #0]
 800b52a:	6909      	ldr	r1, [r1, #16]
 800b52c:	1a6f      	subs	r7, r5, r1
 800b52e:	6965      	ldr	r5, [r4, #20]
 800b530:	2302      	movs	r3, #2
 800b532:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b536:	fb95 f5f3 	sdiv	r5, r5, r3
 800b53a:	f108 0301 	add.w	r3, r8, #1
 800b53e:	443b      	add	r3, r7
 800b540:	429d      	cmp	r5, r3
 800b542:	bf38      	it	cc
 800b544:	461d      	movcc	r5, r3
 800b546:	0553      	lsls	r3, r2, #21
 800b548:	d531      	bpl.n	800b5ae <__ssputs_r+0xa0>
 800b54a:	4629      	mov	r1, r5
 800b54c:	f7ff fefc 	bl	800b348 <_malloc_r>
 800b550:	4606      	mov	r6, r0
 800b552:	b950      	cbnz	r0, 800b56a <__ssputs_r+0x5c>
 800b554:	230c      	movs	r3, #12
 800b556:	f8ca 3000 	str.w	r3, [sl]
 800b55a:	89a3      	ldrh	r3, [r4, #12]
 800b55c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b560:	81a3      	strh	r3, [r4, #12]
 800b562:	f04f 30ff 	mov.w	r0, #4294967295
 800b566:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b56a:	463a      	mov	r2, r7
 800b56c:	6921      	ldr	r1, [r4, #16]
 800b56e:	f7ff fe89 	bl	800b284 <memcpy>
 800b572:	89a3      	ldrh	r3, [r4, #12]
 800b574:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b578:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b57c:	81a3      	strh	r3, [r4, #12]
 800b57e:	6126      	str	r6, [r4, #16]
 800b580:	6165      	str	r5, [r4, #20]
 800b582:	443e      	add	r6, r7
 800b584:	1bed      	subs	r5, r5, r7
 800b586:	6026      	str	r6, [r4, #0]
 800b588:	60a5      	str	r5, [r4, #8]
 800b58a:	4646      	mov	r6, r8
 800b58c:	4546      	cmp	r6, r8
 800b58e:	bf28      	it	cs
 800b590:	4646      	movcs	r6, r8
 800b592:	4632      	mov	r2, r6
 800b594:	4649      	mov	r1, r9
 800b596:	6820      	ldr	r0, [r4, #0]
 800b598:	f000 ff54 	bl	800c444 <memmove>
 800b59c:	68a3      	ldr	r3, [r4, #8]
 800b59e:	1b9b      	subs	r3, r3, r6
 800b5a0:	60a3      	str	r3, [r4, #8]
 800b5a2:	6823      	ldr	r3, [r4, #0]
 800b5a4:	441e      	add	r6, r3
 800b5a6:	6026      	str	r6, [r4, #0]
 800b5a8:	2000      	movs	r0, #0
 800b5aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5ae:	462a      	mov	r2, r5
 800b5b0:	f000 ff62 	bl	800c478 <_realloc_r>
 800b5b4:	4606      	mov	r6, r0
 800b5b6:	2800      	cmp	r0, #0
 800b5b8:	d1e1      	bne.n	800b57e <__ssputs_r+0x70>
 800b5ba:	6921      	ldr	r1, [r4, #16]
 800b5bc:	4650      	mov	r0, sl
 800b5be:	f7ff fe75 	bl	800b2ac <_free_r>
 800b5c2:	e7c7      	b.n	800b554 <__ssputs_r+0x46>

0800b5c4 <_svfiprintf_r>:
 800b5c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5c8:	b09d      	sub	sp, #116	; 0x74
 800b5ca:	4680      	mov	r8, r0
 800b5cc:	9303      	str	r3, [sp, #12]
 800b5ce:	898b      	ldrh	r3, [r1, #12]
 800b5d0:	061c      	lsls	r4, r3, #24
 800b5d2:	460d      	mov	r5, r1
 800b5d4:	4616      	mov	r6, r2
 800b5d6:	d50f      	bpl.n	800b5f8 <_svfiprintf_r+0x34>
 800b5d8:	690b      	ldr	r3, [r1, #16]
 800b5da:	b96b      	cbnz	r3, 800b5f8 <_svfiprintf_r+0x34>
 800b5dc:	2140      	movs	r1, #64	; 0x40
 800b5de:	f7ff feb3 	bl	800b348 <_malloc_r>
 800b5e2:	6028      	str	r0, [r5, #0]
 800b5e4:	6128      	str	r0, [r5, #16]
 800b5e6:	b928      	cbnz	r0, 800b5f4 <_svfiprintf_r+0x30>
 800b5e8:	230c      	movs	r3, #12
 800b5ea:	f8c8 3000 	str.w	r3, [r8]
 800b5ee:	f04f 30ff 	mov.w	r0, #4294967295
 800b5f2:	e0c5      	b.n	800b780 <_svfiprintf_r+0x1bc>
 800b5f4:	2340      	movs	r3, #64	; 0x40
 800b5f6:	616b      	str	r3, [r5, #20]
 800b5f8:	2300      	movs	r3, #0
 800b5fa:	9309      	str	r3, [sp, #36]	; 0x24
 800b5fc:	2320      	movs	r3, #32
 800b5fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b602:	2330      	movs	r3, #48	; 0x30
 800b604:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b608:	f04f 0b01 	mov.w	fp, #1
 800b60c:	4637      	mov	r7, r6
 800b60e:	463c      	mov	r4, r7
 800b610:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b614:	2b00      	cmp	r3, #0
 800b616:	d13c      	bne.n	800b692 <_svfiprintf_r+0xce>
 800b618:	ebb7 0a06 	subs.w	sl, r7, r6
 800b61c:	d00b      	beq.n	800b636 <_svfiprintf_r+0x72>
 800b61e:	4653      	mov	r3, sl
 800b620:	4632      	mov	r2, r6
 800b622:	4629      	mov	r1, r5
 800b624:	4640      	mov	r0, r8
 800b626:	f7ff ff72 	bl	800b50e <__ssputs_r>
 800b62a:	3001      	adds	r0, #1
 800b62c:	f000 80a3 	beq.w	800b776 <_svfiprintf_r+0x1b2>
 800b630:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b632:	4453      	add	r3, sl
 800b634:	9309      	str	r3, [sp, #36]	; 0x24
 800b636:	783b      	ldrb	r3, [r7, #0]
 800b638:	2b00      	cmp	r3, #0
 800b63a:	f000 809c 	beq.w	800b776 <_svfiprintf_r+0x1b2>
 800b63e:	2300      	movs	r3, #0
 800b640:	f04f 32ff 	mov.w	r2, #4294967295
 800b644:	9304      	str	r3, [sp, #16]
 800b646:	9307      	str	r3, [sp, #28]
 800b648:	9205      	str	r2, [sp, #20]
 800b64a:	9306      	str	r3, [sp, #24]
 800b64c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b650:	931a      	str	r3, [sp, #104]	; 0x68
 800b652:	2205      	movs	r2, #5
 800b654:	7821      	ldrb	r1, [r4, #0]
 800b656:	4850      	ldr	r0, [pc, #320]	; (800b798 <_svfiprintf_r+0x1d4>)
 800b658:	f7f4 fdc2 	bl	80001e0 <memchr>
 800b65c:	1c67      	adds	r7, r4, #1
 800b65e:	9b04      	ldr	r3, [sp, #16]
 800b660:	b9d8      	cbnz	r0, 800b69a <_svfiprintf_r+0xd6>
 800b662:	06d9      	lsls	r1, r3, #27
 800b664:	bf44      	itt	mi
 800b666:	2220      	movmi	r2, #32
 800b668:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b66c:	071a      	lsls	r2, r3, #28
 800b66e:	bf44      	itt	mi
 800b670:	222b      	movmi	r2, #43	; 0x2b
 800b672:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b676:	7822      	ldrb	r2, [r4, #0]
 800b678:	2a2a      	cmp	r2, #42	; 0x2a
 800b67a:	d016      	beq.n	800b6aa <_svfiprintf_r+0xe6>
 800b67c:	9a07      	ldr	r2, [sp, #28]
 800b67e:	2100      	movs	r1, #0
 800b680:	200a      	movs	r0, #10
 800b682:	4627      	mov	r7, r4
 800b684:	3401      	adds	r4, #1
 800b686:	783b      	ldrb	r3, [r7, #0]
 800b688:	3b30      	subs	r3, #48	; 0x30
 800b68a:	2b09      	cmp	r3, #9
 800b68c:	d951      	bls.n	800b732 <_svfiprintf_r+0x16e>
 800b68e:	b1c9      	cbz	r1, 800b6c4 <_svfiprintf_r+0x100>
 800b690:	e011      	b.n	800b6b6 <_svfiprintf_r+0xf2>
 800b692:	2b25      	cmp	r3, #37	; 0x25
 800b694:	d0c0      	beq.n	800b618 <_svfiprintf_r+0x54>
 800b696:	4627      	mov	r7, r4
 800b698:	e7b9      	b.n	800b60e <_svfiprintf_r+0x4a>
 800b69a:	4a3f      	ldr	r2, [pc, #252]	; (800b798 <_svfiprintf_r+0x1d4>)
 800b69c:	1a80      	subs	r0, r0, r2
 800b69e:	fa0b f000 	lsl.w	r0, fp, r0
 800b6a2:	4318      	orrs	r0, r3
 800b6a4:	9004      	str	r0, [sp, #16]
 800b6a6:	463c      	mov	r4, r7
 800b6a8:	e7d3      	b.n	800b652 <_svfiprintf_r+0x8e>
 800b6aa:	9a03      	ldr	r2, [sp, #12]
 800b6ac:	1d11      	adds	r1, r2, #4
 800b6ae:	6812      	ldr	r2, [r2, #0]
 800b6b0:	9103      	str	r1, [sp, #12]
 800b6b2:	2a00      	cmp	r2, #0
 800b6b4:	db01      	blt.n	800b6ba <_svfiprintf_r+0xf6>
 800b6b6:	9207      	str	r2, [sp, #28]
 800b6b8:	e004      	b.n	800b6c4 <_svfiprintf_r+0x100>
 800b6ba:	4252      	negs	r2, r2
 800b6bc:	f043 0302 	orr.w	r3, r3, #2
 800b6c0:	9207      	str	r2, [sp, #28]
 800b6c2:	9304      	str	r3, [sp, #16]
 800b6c4:	783b      	ldrb	r3, [r7, #0]
 800b6c6:	2b2e      	cmp	r3, #46	; 0x2e
 800b6c8:	d10e      	bne.n	800b6e8 <_svfiprintf_r+0x124>
 800b6ca:	787b      	ldrb	r3, [r7, #1]
 800b6cc:	2b2a      	cmp	r3, #42	; 0x2a
 800b6ce:	f107 0101 	add.w	r1, r7, #1
 800b6d2:	d132      	bne.n	800b73a <_svfiprintf_r+0x176>
 800b6d4:	9b03      	ldr	r3, [sp, #12]
 800b6d6:	1d1a      	adds	r2, r3, #4
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	9203      	str	r2, [sp, #12]
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	bfb8      	it	lt
 800b6e0:	f04f 33ff 	movlt.w	r3, #4294967295
 800b6e4:	3702      	adds	r7, #2
 800b6e6:	9305      	str	r3, [sp, #20]
 800b6e8:	4c2c      	ldr	r4, [pc, #176]	; (800b79c <_svfiprintf_r+0x1d8>)
 800b6ea:	7839      	ldrb	r1, [r7, #0]
 800b6ec:	2203      	movs	r2, #3
 800b6ee:	4620      	mov	r0, r4
 800b6f0:	f7f4 fd76 	bl	80001e0 <memchr>
 800b6f4:	b138      	cbz	r0, 800b706 <_svfiprintf_r+0x142>
 800b6f6:	2340      	movs	r3, #64	; 0x40
 800b6f8:	1b00      	subs	r0, r0, r4
 800b6fa:	fa03 f000 	lsl.w	r0, r3, r0
 800b6fe:	9b04      	ldr	r3, [sp, #16]
 800b700:	4303      	orrs	r3, r0
 800b702:	9304      	str	r3, [sp, #16]
 800b704:	3701      	adds	r7, #1
 800b706:	7839      	ldrb	r1, [r7, #0]
 800b708:	4825      	ldr	r0, [pc, #148]	; (800b7a0 <_svfiprintf_r+0x1dc>)
 800b70a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b70e:	2206      	movs	r2, #6
 800b710:	1c7e      	adds	r6, r7, #1
 800b712:	f7f4 fd65 	bl	80001e0 <memchr>
 800b716:	2800      	cmp	r0, #0
 800b718:	d035      	beq.n	800b786 <_svfiprintf_r+0x1c2>
 800b71a:	4b22      	ldr	r3, [pc, #136]	; (800b7a4 <_svfiprintf_r+0x1e0>)
 800b71c:	b9fb      	cbnz	r3, 800b75e <_svfiprintf_r+0x19a>
 800b71e:	9b03      	ldr	r3, [sp, #12]
 800b720:	3307      	adds	r3, #7
 800b722:	f023 0307 	bic.w	r3, r3, #7
 800b726:	3308      	adds	r3, #8
 800b728:	9303      	str	r3, [sp, #12]
 800b72a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b72c:	444b      	add	r3, r9
 800b72e:	9309      	str	r3, [sp, #36]	; 0x24
 800b730:	e76c      	b.n	800b60c <_svfiprintf_r+0x48>
 800b732:	fb00 3202 	mla	r2, r0, r2, r3
 800b736:	2101      	movs	r1, #1
 800b738:	e7a3      	b.n	800b682 <_svfiprintf_r+0xbe>
 800b73a:	2300      	movs	r3, #0
 800b73c:	9305      	str	r3, [sp, #20]
 800b73e:	4618      	mov	r0, r3
 800b740:	240a      	movs	r4, #10
 800b742:	460f      	mov	r7, r1
 800b744:	3101      	adds	r1, #1
 800b746:	783a      	ldrb	r2, [r7, #0]
 800b748:	3a30      	subs	r2, #48	; 0x30
 800b74a:	2a09      	cmp	r2, #9
 800b74c:	d903      	bls.n	800b756 <_svfiprintf_r+0x192>
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d0ca      	beq.n	800b6e8 <_svfiprintf_r+0x124>
 800b752:	9005      	str	r0, [sp, #20]
 800b754:	e7c8      	b.n	800b6e8 <_svfiprintf_r+0x124>
 800b756:	fb04 2000 	mla	r0, r4, r0, r2
 800b75a:	2301      	movs	r3, #1
 800b75c:	e7f1      	b.n	800b742 <_svfiprintf_r+0x17e>
 800b75e:	ab03      	add	r3, sp, #12
 800b760:	9300      	str	r3, [sp, #0]
 800b762:	462a      	mov	r2, r5
 800b764:	4b10      	ldr	r3, [pc, #64]	; (800b7a8 <_svfiprintf_r+0x1e4>)
 800b766:	a904      	add	r1, sp, #16
 800b768:	4640      	mov	r0, r8
 800b76a:	f3af 8000 	nop.w
 800b76e:	f1b0 3fff 	cmp.w	r0, #4294967295
 800b772:	4681      	mov	r9, r0
 800b774:	d1d9      	bne.n	800b72a <_svfiprintf_r+0x166>
 800b776:	89ab      	ldrh	r3, [r5, #12]
 800b778:	065b      	lsls	r3, r3, #25
 800b77a:	f53f af38 	bmi.w	800b5ee <_svfiprintf_r+0x2a>
 800b77e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b780:	b01d      	add	sp, #116	; 0x74
 800b782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b786:	ab03      	add	r3, sp, #12
 800b788:	9300      	str	r3, [sp, #0]
 800b78a:	462a      	mov	r2, r5
 800b78c:	4b06      	ldr	r3, [pc, #24]	; (800b7a8 <_svfiprintf_r+0x1e4>)
 800b78e:	a904      	add	r1, sp, #16
 800b790:	4640      	mov	r0, r8
 800b792:	f000 fa2f 	bl	800bbf4 <_printf_i>
 800b796:	e7ea      	b.n	800b76e <_svfiprintf_r+0x1aa>
 800b798:	0800c86f 	.word	0x0800c86f
 800b79c:	0800c875 	.word	0x0800c875
 800b7a0:	0800c879 	.word	0x0800c879
 800b7a4:	00000000 	.word	0x00000000
 800b7a8:	0800b50f 	.word	0x0800b50f

0800b7ac <_sungetc_r>:
 800b7ac:	b538      	push	{r3, r4, r5, lr}
 800b7ae:	1c4b      	adds	r3, r1, #1
 800b7b0:	4614      	mov	r4, r2
 800b7b2:	d103      	bne.n	800b7bc <_sungetc_r+0x10>
 800b7b4:	f04f 35ff 	mov.w	r5, #4294967295
 800b7b8:	4628      	mov	r0, r5
 800b7ba:	bd38      	pop	{r3, r4, r5, pc}
 800b7bc:	8993      	ldrh	r3, [r2, #12]
 800b7be:	f023 0320 	bic.w	r3, r3, #32
 800b7c2:	8193      	strh	r3, [r2, #12]
 800b7c4:	6b53      	ldr	r3, [r2, #52]	; 0x34
 800b7c6:	6852      	ldr	r2, [r2, #4]
 800b7c8:	b2cd      	uxtb	r5, r1
 800b7ca:	b18b      	cbz	r3, 800b7f0 <_sungetc_r+0x44>
 800b7cc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800b7ce:	429a      	cmp	r2, r3
 800b7d0:	da08      	bge.n	800b7e4 <_sungetc_r+0x38>
 800b7d2:	6823      	ldr	r3, [r4, #0]
 800b7d4:	1e5a      	subs	r2, r3, #1
 800b7d6:	6022      	str	r2, [r4, #0]
 800b7d8:	f803 5c01 	strb.w	r5, [r3, #-1]
 800b7dc:	6863      	ldr	r3, [r4, #4]
 800b7de:	3301      	adds	r3, #1
 800b7e0:	6063      	str	r3, [r4, #4]
 800b7e2:	e7e9      	b.n	800b7b8 <_sungetc_r+0xc>
 800b7e4:	4621      	mov	r1, r4
 800b7e6:	f000 fdcf 	bl	800c388 <__submore>
 800b7ea:	2800      	cmp	r0, #0
 800b7ec:	d0f1      	beq.n	800b7d2 <_sungetc_r+0x26>
 800b7ee:	e7e1      	b.n	800b7b4 <_sungetc_r+0x8>
 800b7f0:	6921      	ldr	r1, [r4, #16]
 800b7f2:	6823      	ldr	r3, [r4, #0]
 800b7f4:	b151      	cbz	r1, 800b80c <_sungetc_r+0x60>
 800b7f6:	4299      	cmp	r1, r3
 800b7f8:	d208      	bcs.n	800b80c <_sungetc_r+0x60>
 800b7fa:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800b7fe:	428d      	cmp	r5, r1
 800b800:	d104      	bne.n	800b80c <_sungetc_r+0x60>
 800b802:	3b01      	subs	r3, #1
 800b804:	3201      	adds	r2, #1
 800b806:	6023      	str	r3, [r4, #0]
 800b808:	6062      	str	r2, [r4, #4]
 800b80a:	e7d5      	b.n	800b7b8 <_sungetc_r+0xc>
 800b80c:	63e3      	str	r3, [r4, #60]	; 0x3c
 800b80e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b812:	6363      	str	r3, [r4, #52]	; 0x34
 800b814:	2303      	movs	r3, #3
 800b816:	63a3      	str	r3, [r4, #56]	; 0x38
 800b818:	4623      	mov	r3, r4
 800b81a:	6422      	str	r2, [r4, #64]	; 0x40
 800b81c:	f803 5f46 	strb.w	r5, [r3, #70]!
 800b820:	6023      	str	r3, [r4, #0]
 800b822:	2301      	movs	r3, #1
 800b824:	e7dc      	b.n	800b7e0 <_sungetc_r+0x34>

0800b826 <__ssrefill_r>:
 800b826:	b510      	push	{r4, lr}
 800b828:	460c      	mov	r4, r1
 800b82a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800b82c:	b169      	cbz	r1, 800b84a <__ssrefill_r+0x24>
 800b82e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b832:	4299      	cmp	r1, r3
 800b834:	d001      	beq.n	800b83a <__ssrefill_r+0x14>
 800b836:	f7ff fd39 	bl	800b2ac <_free_r>
 800b83a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b83c:	6063      	str	r3, [r4, #4]
 800b83e:	2000      	movs	r0, #0
 800b840:	6360      	str	r0, [r4, #52]	; 0x34
 800b842:	b113      	cbz	r3, 800b84a <__ssrefill_r+0x24>
 800b844:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800b846:	6023      	str	r3, [r4, #0]
 800b848:	bd10      	pop	{r4, pc}
 800b84a:	6923      	ldr	r3, [r4, #16]
 800b84c:	6023      	str	r3, [r4, #0]
 800b84e:	2300      	movs	r3, #0
 800b850:	6063      	str	r3, [r4, #4]
 800b852:	89a3      	ldrh	r3, [r4, #12]
 800b854:	f043 0320 	orr.w	r3, r3, #32
 800b858:	81a3      	strh	r3, [r4, #12]
 800b85a:	f04f 30ff 	mov.w	r0, #4294967295
 800b85e:	bd10      	pop	{r4, pc}

0800b860 <__ssvfiscanf_r>:
 800b860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b864:	f5ad 7d25 	sub.w	sp, sp, #660	; 0x294
 800b868:	f10d 080c 	add.w	r8, sp, #12
 800b86c:	9301      	str	r3, [sp, #4]
 800b86e:	2300      	movs	r3, #0
 800b870:	9346      	str	r3, [sp, #280]	; 0x118
 800b872:	9347      	str	r3, [sp, #284]	; 0x11c
 800b874:	4ba0      	ldr	r3, [pc, #640]	; (800baf8 <__ssvfiscanf_r+0x298>)
 800b876:	93a2      	str	r3, [sp, #648]	; 0x288
 800b878:	f8df 9284 	ldr.w	r9, [pc, #644]	; 800bb00 <__ssvfiscanf_r+0x2a0>
 800b87c:	4b9f      	ldr	r3, [pc, #636]	; (800bafc <__ssvfiscanf_r+0x29c>)
 800b87e:	f8cd 8120 	str.w	r8, [sp, #288]	; 0x120
 800b882:	4606      	mov	r6, r0
 800b884:	460c      	mov	r4, r1
 800b886:	93a3      	str	r3, [sp, #652]	; 0x28c
 800b888:	4692      	mov	sl, r2
 800b88a:	270a      	movs	r7, #10
 800b88c:	f89a 3000 	ldrb.w	r3, [sl]
 800b890:	2b00      	cmp	r3, #0
 800b892:	f000 812f 	beq.w	800baf4 <__ssvfiscanf_r+0x294>
 800b896:	f000 fdb5 	bl	800c404 <__locale_ctype_ptr>
 800b89a:	f89a b000 	ldrb.w	fp, [sl]
 800b89e:	4458      	add	r0, fp
 800b8a0:	7843      	ldrb	r3, [r0, #1]
 800b8a2:	f013 0308 	ands.w	r3, r3, #8
 800b8a6:	d143      	bne.n	800b930 <__ssvfiscanf_r+0xd0>
 800b8a8:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 800b8ac:	f10a 0501 	add.w	r5, sl, #1
 800b8b0:	f040 8099 	bne.w	800b9e6 <__ssvfiscanf_r+0x186>
 800b8b4:	9345      	str	r3, [sp, #276]	; 0x114
 800b8b6:	9343      	str	r3, [sp, #268]	; 0x10c
 800b8b8:	f89a 3001 	ldrb.w	r3, [sl, #1]
 800b8bc:	2b2a      	cmp	r3, #42	; 0x2a
 800b8be:	d103      	bne.n	800b8c8 <__ssvfiscanf_r+0x68>
 800b8c0:	2310      	movs	r3, #16
 800b8c2:	9343      	str	r3, [sp, #268]	; 0x10c
 800b8c4:	f10a 0502 	add.w	r5, sl, #2
 800b8c8:	7829      	ldrb	r1, [r5, #0]
 800b8ca:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800b8ce:	2a09      	cmp	r2, #9
 800b8d0:	46aa      	mov	sl, r5
 800b8d2:	f105 0501 	add.w	r5, r5, #1
 800b8d6:	d941      	bls.n	800b95c <__ssvfiscanf_r+0xfc>
 800b8d8:	2203      	movs	r2, #3
 800b8da:	4889      	ldr	r0, [pc, #548]	; (800bb00 <__ssvfiscanf_r+0x2a0>)
 800b8dc:	f7f4 fc80 	bl	80001e0 <memchr>
 800b8e0:	b138      	cbz	r0, 800b8f2 <__ssvfiscanf_r+0x92>
 800b8e2:	eba0 0309 	sub.w	r3, r0, r9
 800b8e6:	2001      	movs	r0, #1
 800b8e8:	4098      	lsls	r0, r3
 800b8ea:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800b8ec:	4318      	orrs	r0, r3
 800b8ee:	9043      	str	r0, [sp, #268]	; 0x10c
 800b8f0:	46aa      	mov	sl, r5
 800b8f2:	f89a 3000 	ldrb.w	r3, [sl]
 800b8f6:	2b67      	cmp	r3, #103	; 0x67
 800b8f8:	f10a 0501 	add.w	r5, sl, #1
 800b8fc:	d84a      	bhi.n	800b994 <__ssvfiscanf_r+0x134>
 800b8fe:	2b65      	cmp	r3, #101	; 0x65
 800b900:	f080 80b7 	bcs.w	800ba72 <__ssvfiscanf_r+0x212>
 800b904:	2b47      	cmp	r3, #71	; 0x47
 800b906:	d82f      	bhi.n	800b968 <__ssvfiscanf_r+0x108>
 800b908:	2b45      	cmp	r3, #69	; 0x45
 800b90a:	f080 80b2 	bcs.w	800ba72 <__ssvfiscanf_r+0x212>
 800b90e:	2b00      	cmp	r3, #0
 800b910:	f000 8082 	beq.w	800ba18 <__ssvfiscanf_r+0x1b8>
 800b914:	2b25      	cmp	r3, #37	; 0x25
 800b916:	d066      	beq.n	800b9e6 <__ssvfiscanf_r+0x186>
 800b918:	2303      	movs	r3, #3
 800b91a:	9349      	str	r3, [sp, #292]	; 0x124
 800b91c:	9744      	str	r7, [sp, #272]	; 0x110
 800b91e:	e045      	b.n	800b9ac <__ssvfiscanf_r+0x14c>
 800b920:	9947      	ldr	r1, [sp, #284]	; 0x11c
 800b922:	3101      	adds	r1, #1
 800b924:	9147      	str	r1, [sp, #284]	; 0x11c
 800b926:	6861      	ldr	r1, [r4, #4]
 800b928:	3301      	adds	r3, #1
 800b92a:	3901      	subs	r1, #1
 800b92c:	6061      	str	r1, [r4, #4]
 800b92e:	6023      	str	r3, [r4, #0]
 800b930:	6863      	ldr	r3, [r4, #4]
 800b932:	2b00      	cmp	r3, #0
 800b934:	dd0b      	ble.n	800b94e <__ssvfiscanf_r+0xee>
 800b936:	f000 fd65 	bl	800c404 <__locale_ctype_ptr>
 800b93a:	6823      	ldr	r3, [r4, #0]
 800b93c:	7819      	ldrb	r1, [r3, #0]
 800b93e:	4408      	add	r0, r1
 800b940:	7841      	ldrb	r1, [r0, #1]
 800b942:	070d      	lsls	r5, r1, #28
 800b944:	d4ec      	bmi.n	800b920 <__ssvfiscanf_r+0xc0>
 800b946:	f10a 0501 	add.w	r5, sl, #1
 800b94a:	46aa      	mov	sl, r5
 800b94c:	e79e      	b.n	800b88c <__ssvfiscanf_r+0x2c>
 800b94e:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800b950:	4621      	mov	r1, r4
 800b952:	4630      	mov	r0, r6
 800b954:	4798      	blx	r3
 800b956:	2800      	cmp	r0, #0
 800b958:	d0ed      	beq.n	800b936 <__ssvfiscanf_r+0xd6>
 800b95a:	e7f4      	b.n	800b946 <__ssvfiscanf_r+0xe6>
 800b95c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800b95e:	fb07 1303 	mla	r3, r7, r3, r1
 800b962:	3b30      	subs	r3, #48	; 0x30
 800b964:	9345      	str	r3, [sp, #276]	; 0x114
 800b966:	e7af      	b.n	800b8c8 <__ssvfiscanf_r+0x68>
 800b968:	2b5b      	cmp	r3, #91	; 0x5b
 800b96a:	d061      	beq.n	800ba30 <__ssvfiscanf_r+0x1d0>
 800b96c:	d80c      	bhi.n	800b988 <__ssvfiscanf_r+0x128>
 800b96e:	2b58      	cmp	r3, #88	; 0x58
 800b970:	d1d2      	bne.n	800b918 <__ssvfiscanf_r+0xb8>
 800b972:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800b974:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b978:	9243      	str	r2, [sp, #268]	; 0x10c
 800b97a:	2210      	movs	r2, #16
 800b97c:	9244      	str	r2, [sp, #272]	; 0x110
 800b97e:	2b6f      	cmp	r3, #111	; 0x6f
 800b980:	bfb4      	ite	lt
 800b982:	2303      	movlt	r3, #3
 800b984:	2304      	movge	r3, #4
 800b986:	e010      	b.n	800b9aa <__ssvfiscanf_r+0x14a>
 800b988:	2b63      	cmp	r3, #99	; 0x63
 800b98a:	d05c      	beq.n	800ba46 <__ssvfiscanf_r+0x1e6>
 800b98c:	2b64      	cmp	r3, #100	; 0x64
 800b98e:	d1c3      	bne.n	800b918 <__ssvfiscanf_r+0xb8>
 800b990:	9744      	str	r7, [sp, #272]	; 0x110
 800b992:	e7f4      	b.n	800b97e <__ssvfiscanf_r+0x11e>
 800b994:	2b70      	cmp	r3, #112	; 0x70
 800b996:	d042      	beq.n	800ba1e <__ssvfiscanf_r+0x1be>
 800b998:	d81d      	bhi.n	800b9d6 <__ssvfiscanf_r+0x176>
 800b99a:	2b6e      	cmp	r3, #110	; 0x6e
 800b99c:	d059      	beq.n	800ba52 <__ssvfiscanf_r+0x1f2>
 800b99e:	d843      	bhi.n	800ba28 <__ssvfiscanf_r+0x1c8>
 800b9a0:	2b69      	cmp	r3, #105	; 0x69
 800b9a2:	d1b9      	bne.n	800b918 <__ssvfiscanf_r+0xb8>
 800b9a4:	2300      	movs	r3, #0
 800b9a6:	9344      	str	r3, [sp, #272]	; 0x110
 800b9a8:	2303      	movs	r3, #3
 800b9aa:	9349      	str	r3, [sp, #292]	; 0x124
 800b9ac:	6863      	ldr	r3, [r4, #4]
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	dd61      	ble.n	800ba76 <__ssvfiscanf_r+0x216>
 800b9b2:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800b9b4:	0659      	lsls	r1, r3, #25
 800b9b6:	d56f      	bpl.n	800ba98 <__ssvfiscanf_r+0x238>
 800b9b8:	9b49      	ldr	r3, [sp, #292]	; 0x124
 800b9ba:	2b02      	cmp	r3, #2
 800b9bc:	dc7c      	bgt.n	800bab8 <__ssvfiscanf_r+0x258>
 800b9be:	ab01      	add	r3, sp, #4
 800b9c0:	4622      	mov	r2, r4
 800b9c2:	a943      	add	r1, sp, #268	; 0x10c
 800b9c4:	4630      	mov	r0, r6
 800b9c6:	f000 fa35 	bl	800be34 <_scanf_chars>
 800b9ca:	2801      	cmp	r0, #1
 800b9cc:	f000 8092 	beq.w	800baf4 <__ssvfiscanf_r+0x294>
 800b9d0:	2802      	cmp	r0, #2
 800b9d2:	d1ba      	bne.n	800b94a <__ssvfiscanf_r+0xea>
 800b9d4:	e01d      	b.n	800ba12 <__ssvfiscanf_r+0x1b2>
 800b9d6:	2b75      	cmp	r3, #117	; 0x75
 800b9d8:	d0da      	beq.n	800b990 <__ssvfiscanf_r+0x130>
 800b9da:	2b78      	cmp	r3, #120	; 0x78
 800b9dc:	d0c9      	beq.n	800b972 <__ssvfiscanf_r+0x112>
 800b9de:	2b73      	cmp	r3, #115	; 0x73
 800b9e0:	d19a      	bne.n	800b918 <__ssvfiscanf_r+0xb8>
 800b9e2:	2302      	movs	r3, #2
 800b9e4:	e7e1      	b.n	800b9aa <__ssvfiscanf_r+0x14a>
 800b9e6:	6863      	ldr	r3, [r4, #4]
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	dd0c      	ble.n	800ba06 <__ssvfiscanf_r+0x1a6>
 800b9ec:	6823      	ldr	r3, [r4, #0]
 800b9ee:	781a      	ldrb	r2, [r3, #0]
 800b9f0:	4593      	cmp	fp, r2
 800b9f2:	d17f      	bne.n	800baf4 <__ssvfiscanf_r+0x294>
 800b9f4:	3301      	adds	r3, #1
 800b9f6:	6862      	ldr	r2, [r4, #4]
 800b9f8:	6023      	str	r3, [r4, #0]
 800b9fa:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800b9fc:	3a01      	subs	r2, #1
 800b9fe:	3301      	adds	r3, #1
 800ba00:	6062      	str	r2, [r4, #4]
 800ba02:	9347      	str	r3, [sp, #284]	; 0x11c
 800ba04:	e7a1      	b.n	800b94a <__ssvfiscanf_r+0xea>
 800ba06:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800ba08:	4621      	mov	r1, r4
 800ba0a:	4630      	mov	r0, r6
 800ba0c:	4798      	blx	r3
 800ba0e:	2800      	cmp	r0, #0
 800ba10:	d0ec      	beq.n	800b9ec <__ssvfiscanf_r+0x18c>
 800ba12:	9846      	ldr	r0, [sp, #280]	; 0x118
 800ba14:	2800      	cmp	r0, #0
 800ba16:	d163      	bne.n	800bae0 <__ssvfiscanf_r+0x280>
 800ba18:	f04f 30ff 	mov.w	r0, #4294967295
 800ba1c:	e066      	b.n	800baec <__ssvfiscanf_r+0x28c>
 800ba1e:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800ba20:	f042 0220 	orr.w	r2, r2, #32
 800ba24:	9243      	str	r2, [sp, #268]	; 0x10c
 800ba26:	e7a4      	b.n	800b972 <__ssvfiscanf_r+0x112>
 800ba28:	2308      	movs	r3, #8
 800ba2a:	9344      	str	r3, [sp, #272]	; 0x110
 800ba2c:	2304      	movs	r3, #4
 800ba2e:	e7bc      	b.n	800b9aa <__ssvfiscanf_r+0x14a>
 800ba30:	4629      	mov	r1, r5
 800ba32:	4640      	mov	r0, r8
 800ba34:	f000 fb56 	bl	800c0e4 <__sccl>
 800ba38:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800ba3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ba3e:	9343      	str	r3, [sp, #268]	; 0x10c
 800ba40:	4605      	mov	r5, r0
 800ba42:	2301      	movs	r3, #1
 800ba44:	e7b1      	b.n	800b9aa <__ssvfiscanf_r+0x14a>
 800ba46:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800ba48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ba4c:	9343      	str	r3, [sp, #268]	; 0x10c
 800ba4e:	2300      	movs	r3, #0
 800ba50:	e7ab      	b.n	800b9aa <__ssvfiscanf_r+0x14a>
 800ba52:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800ba54:	06d0      	lsls	r0, r2, #27
 800ba56:	f53f af78 	bmi.w	800b94a <__ssvfiscanf_r+0xea>
 800ba5a:	f012 0f01 	tst.w	r2, #1
 800ba5e:	9a01      	ldr	r2, [sp, #4]
 800ba60:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800ba62:	f102 0104 	add.w	r1, r2, #4
 800ba66:	9101      	str	r1, [sp, #4]
 800ba68:	6812      	ldr	r2, [r2, #0]
 800ba6a:	bf14      	ite	ne
 800ba6c:	8013      	strhne	r3, [r2, #0]
 800ba6e:	6013      	streq	r3, [r2, #0]
 800ba70:	e76b      	b.n	800b94a <__ssvfiscanf_r+0xea>
 800ba72:	2305      	movs	r3, #5
 800ba74:	e799      	b.n	800b9aa <__ssvfiscanf_r+0x14a>
 800ba76:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800ba78:	4621      	mov	r1, r4
 800ba7a:	4630      	mov	r0, r6
 800ba7c:	4798      	blx	r3
 800ba7e:	2800      	cmp	r0, #0
 800ba80:	d097      	beq.n	800b9b2 <__ssvfiscanf_r+0x152>
 800ba82:	e7c6      	b.n	800ba12 <__ssvfiscanf_r+0x1b2>
 800ba84:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 800ba86:	3201      	adds	r2, #1
 800ba88:	9247      	str	r2, [sp, #284]	; 0x11c
 800ba8a:	6862      	ldr	r2, [r4, #4]
 800ba8c:	3a01      	subs	r2, #1
 800ba8e:	2a00      	cmp	r2, #0
 800ba90:	6062      	str	r2, [r4, #4]
 800ba92:	dd0a      	ble.n	800baaa <__ssvfiscanf_r+0x24a>
 800ba94:	3301      	adds	r3, #1
 800ba96:	6023      	str	r3, [r4, #0]
 800ba98:	f000 fcb4 	bl	800c404 <__locale_ctype_ptr>
 800ba9c:	6823      	ldr	r3, [r4, #0]
 800ba9e:	781a      	ldrb	r2, [r3, #0]
 800baa0:	4410      	add	r0, r2
 800baa2:	7842      	ldrb	r2, [r0, #1]
 800baa4:	0712      	lsls	r2, r2, #28
 800baa6:	d4ed      	bmi.n	800ba84 <__ssvfiscanf_r+0x224>
 800baa8:	e786      	b.n	800b9b8 <__ssvfiscanf_r+0x158>
 800baaa:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800baac:	4621      	mov	r1, r4
 800baae:	4630      	mov	r0, r6
 800bab0:	4798      	blx	r3
 800bab2:	2800      	cmp	r0, #0
 800bab4:	d0f0      	beq.n	800ba98 <__ssvfiscanf_r+0x238>
 800bab6:	e7ac      	b.n	800ba12 <__ssvfiscanf_r+0x1b2>
 800bab8:	2b04      	cmp	r3, #4
 800baba:	dc06      	bgt.n	800baca <__ssvfiscanf_r+0x26a>
 800babc:	ab01      	add	r3, sp, #4
 800babe:	4622      	mov	r2, r4
 800bac0:	a943      	add	r1, sp, #268	; 0x10c
 800bac2:	4630      	mov	r0, r6
 800bac4:	f000 fa1a 	bl	800befc <_scanf_i>
 800bac8:	e77f      	b.n	800b9ca <__ssvfiscanf_r+0x16a>
 800baca:	4b0e      	ldr	r3, [pc, #56]	; (800bb04 <__ssvfiscanf_r+0x2a4>)
 800bacc:	2b00      	cmp	r3, #0
 800bace:	f43f af3c 	beq.w	800b94a <__ssvfiscanf_r+0xea>
 800bad2:	ab01      	add	r3, sp, #4
 800bad4:	4622      	mov	r2, r4
 800bad6:	a943      	add	r1, sp, #268	; 0x10c
 800bad8:	4630      	mov	r0, r6
 800bada:	f3af 8000 	nop.w
 800bade:	e774      	b.n	800b9ca <__ssvfiscanf_r+0x16a>
 800bae0:	89a3      	ldrh	r3, [r4, #12]
 800bae2:	f013 0f40 	tst.w	r3, #64	; 0x40
 800bae6:	bf18      	it	ne
 800bae8:	f04f 30ff 	movne.w	r0, #4294967295
 800baec:	f50d 7d25 	add.w	sp, sp, #660	; 0x294
 800baf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800baf4:	9846      	ldr	r0, [sp, #280]	; 0x118
 800baf6:	e7f9      	b.n	800baec <__ssvfiscanf_r+0x28c>
 800baf8:	0800b7ad 	.word	0x0800b7ad
 800bafc:	0800b827 	.word	0x0800b827
 800bb00:	0800c875 	.word	0x0800c875
 800bb04:	00000000 	.word	0x00000000

0800bb08 <_printf_common>:
 800bb08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb0c:	4691      	mov	r9, r2
 800bb0e:	461f      	mov	r7, r3
 800bb10:	688a      	ldr	r2, [r1, #8]
 800bb12:	690b      	ldr	r3, [r1, #16]
 800bb14:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bb18:	4293      	cmp	r3, r2
 800bb1a:	bfb8      	it	lt
 800bb1c:	4613      	movlt	r3, r2
 800bb1e:	f8c9 3000 	str.w	r3, [r9]
 800bb22:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bb26:	4606      	mov	r6, r0
 800bb28:	460c      	mov	r4, r1
 800bb2a:	b112      	cbz	r2, 800bb32 <_printf_common+0x2a>
 800bb2c:	3301      	adds	r3, #1
 800bb2e:	f8c9 3000 	str.w	r3, [r9]
 800bb32:	6823      	ldr	r3, [r4, #0]
 800bb34:	0699      	lsls	r1, r3, #26
 800bb36:	bf42      	ittt	mi
 800bb38:	f8d9 3000 	ldrmi.w	r3, [r9]
 800bb3c:	3302      	addmi	r3, #2
 800bb3e:	f8c9 3000 	strmi.w	r3, [r9]
 800bb42:	6825      	ldr	r5, [r4, #0]
 800bb44:	f015 0506 	ands.w	r5, r5, #6
 800bb48:	d107      	bne.n	800bb5a <_printf_common+0x52>
 800bb4a:	f104 0a19 	add.w	sl, r4, #25
 800bb4e:	68e3      	ldr	r3, [r4, #12]
 800bb50:	f8d9 2000 	ldr.w	r2, [r9]
 800bb54:	1a9b      	subs	r3, r3, r2
 800bb56:	429d      	cmp	r5, r3
 800bb58:	db29      	blt.n	800bbae <_printf_common+0xa6>
 800bb5a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800bb5e:	6822      	ldr	r2, [r4, #0]
 800bb60:	3300      	adds	r3, #0
 800bb62:	bf18      	it	ne
 800bb64:	2301      	movne	r3, #1
 800bb66:	0692      	lsls	r2, r2, #26
 800bb68:	d42e      	bmi.n	800bbc8 <_printf_common+0xc0>
 800bb6a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bb6e:	4639      	mov	r1, r7
 800bb70:	4630      	mov	r0, r6
 800bb72:	47c0      	blx	r8
 800bb74:	3001      	adds	r0, #1
 800bb76:	d021      	beq.n	800bbbc <_printf_common+0xb4>
 800bb78:	6823      	ldr	r3, [r4, #0]
 800bb7a:	68e5      	ldr	r5, [r4, #12]
 800bb7c:	f8d9 2000 	ldr.w	r2, [r9]
 800bb80:	f003 0306 	and.w	r3, r3, #6
 800bb84:	2b04      	cmp	r3, #4
 800bb86:	bf08      	it	eq
 800bb88:	1aad      	subeq	r5, r5, r2
 800bb8a:	68a3      	ldr	r3, [r4, #8]
 800bb8c:	6922      	ldr	r2, [r4, #16]
 800bb8e:	bf0c      	ite	eq
 800bb90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bb94:	2500      	movne	r5, #0
 800bb96:	4293      	cmp	r3, r2
 800bb98:	bfc4      	itt	gt
 800bb9a:	1a9b      	subgt	r3, r3, r2
 800bb9c:	18ed      	addgt	r5, r5, r3
 800bb9e:	f04f 0900 	mov.w	r9, #0
 800bba2:	341a      	adds	r4, #26
 800bba4:	454d      	cmp	r5, r9
 800bba6:	d11b      	bne.n	800bbe0 <_printf_common+0xd8>
 800bba8:	2000      	movs	r0, #0
 800bbaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbae:	2301      	movs	r3, #1
 800bbb0:	4652      	mov	r2, sl
 800bbb2:	4639      	mov	r1, r7
 800bbb4:	4630      	mov	r0, r6
 800bbb6:	47c0      	blx	r8
 800bbb8:	3001      	adds	r0, #1
 800bbba:	d103      	bne.n	800bbc4 <_printf_common+0xbc>
 800bbbc:	f04f 30ff 	mov.w	r0, #4294967295
 800bbc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbc4:	3501      	adds	r5, #1
 800bbc6:	e7c2      	b.n	800bb4e <_printf_common+0x46>
 800bbc8:	18e1      	adds	r1, r4, r3
 800bbca:	1c5a      	adds	r2, r3, #1
 800bbcc:	2030      	movs	r0, #48	; 0x30
 800bbce:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bbd2:	4422      	add	r2, r4
 800bbd4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bbd8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bbdc:	3302      	adds	r3, #2
 800bbde:	e7c4      	b.n	800bb6a <_printf_common+0x62>
 800bbe0:	2301      	movs	r3, #1
 800bbe2:	4622      	mov	r2, r4
 800bbe4:	4639      	mov	r1, r7
 800bbe6:	4630      	mov	r0, r6
 800bbe8:	47c0      	blx	r8
 800bbea:	3001      	adds	r0, #1
 800bbec:	d0e6      	beq.n	800bbbc <_printf_common+0xb4>
 800bbee:	f109 0901 	add.w	r9, r9, #1
 800bbf2:	e7d7      	b.n	800bba4 <_printf_common+0x9c>

0800bbf4 <_printf_i>:
 800bbf4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bbf8:	4617      	mov	r7, r2
 800bbfa:	7e0a      	ldrb	r2, [r1, #24]
 800bbfc:	b085      	sub	sp, #20
 800bbfe:	2a6e      	cmp	r2, #110	; 0x6e
 800bc00:	4698      	mov	r8, r3
 800bc02:	4606      	mov	r6, r0
 800bc04:	460c      	mov	r4, r1
 800bc06:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bc08:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800bc0c:	f000 80bc 	beq.w	800bd88 <_printf_i+0x194>
 800bc10:	d81a      	bhi.n	800bc48 <_printf_i+0x54>
 800bc12:	2a63      	cmp	r2, #99	; 0x63
 800bc14:	d02e      	beq.n	800bc74 <_printf_i+0x80>
 800bc16:	d80a      	bhi.n	800bc2e <_printf_i+0x3a>
 800bc18:	2a00      	cmp	r2, #0
 800bc1a:	f000 80c8 	beq.w	800bdae <_printf_i+0x1ba>
 800bc1e:	2a58      	cmp	r2, #88	; 0x58
 800bc20:	f000 808a 	beq.w	800bd38 <_printf_i+0x144>
 800bc24:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bc28:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800bc2c:	e02a      	b.n	800bc84 <_printf_i+0x90>
 800bc2e:	2a64      	cmp	r2, #100	; 0x64
 800bc30:	d001      	beq.n	800bc36 <_printf_i+0x42>
 800bc32:	2a69      	cmp	r2, #105	; 0x69
 800bc34:	d1f6      	bne.n	800bc24 <_printf_i+0x30>
 800bc36:	6821      	ldr	r1, [r4, #0]
 800bc38:	681a      	ldr	r2, [r3, #0]
 800bc3a:	f011 0f80 	tst.w	r1, #128	; 0x80
 800bc3e:	d023      	beq.n	800bc88 <_printf_i+0x94>
 800bc40:	1d11      	adds	r1, r2, #4
 800bc42:	6019      	str	r1, [r3, #0]
 800bc44:	6813      	ldr	r3, [r2, #0]
 800bc46:	e027      	b.n	800bc98 <_printf_i+0xa4>
 800bc48:	2a73      	cmp	r2, #115	; 0x73
 800bc4a:	f000 80b4 	beq.w	800bdb6 <_printf_i+0x1c2>
 800bc4e:	d808      	bhi.n	800bc62 <_printf_i+0x6e>
 800bc50:	2a6f      	cmp	r2, #111	; 0x6f
 800bc52:	d02a      	beq.n	800bcaa <_printf_i+0xb6>
 800bc54:	2a70      	cmp	r2, #112	; 0x70
 800bc56:	d1e5      	bne.n	800bc24 <_printf_i+0x30>
 800bc58:	680a      	ldr	r2, [r1, #0]
 800bc5a:	f042 0220 	orr.w	r2, r2, #32
 800bc5e:	600a      	str	r2, [r1, #0]
 800bc60:	e003      	b.n	800bc6a <_printf_i+0x76>
 800bc62:	2a75      	cmp	r2, #117	; 0x75
 800bc64:	d021      	beq.n	800bcaa <_printf_i+0xb6>
 800bc66:	2a78      	cmp	r2, #120	; 0x78
 800bc68:	d1dc      	bne.n	800bc24 <_printf_i+0x30>
 800bc6a:	2278      	movs	r2, #120	; 0x78
 800bc6c:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800bc70:	496e      	ldr	r1, [pc, #440]	; (800be2c <_printf_i+0x238>)
 800bc72:	e064      	b.n	800bd3e <_printf_i+0x14a>
 800bc74:	681a      	ldr	r2, [r3, #0]
 800bc76:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800bc7a:	1d11      	adds	r1, r2, #4
 800bc7c:	6019      	str	r1, [r3, #0]
 800bc7e:	6813      	ldr	r3, [r2, #0]
 800bc80:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bc84:	2301      	movs	r3, #1
 800bc86:	e0a3      	b.n	800bdd0 <_printf_i+0x1dc>
 800bc88:	f011 0f40 	tst.w	r1, #64	; 0x40
 800bc8c:	f102 0104 	add.w	r1, r2, #4
 800bc90:	6019      	str	r1, [r3, #0]
 800bc92:	d0d7      	beq.n	800bc44 <_printf_i+0x50>
 800bc94:	f9b2 3000 	ldrsh.w	r3, [r2]
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	da03      	bge.n	800bca4 <_printf_i+0xb0>
 800bc9c:	222d      	movs	r2, #45	; 0x2d
 800bc9e:	425b      	negs	r3, r3
 800bca0:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800bca4:	4962      	ldr	r1, [pc, #392]	; (800be30 <_printf_i+0x23c>)
 800bca6:	220a      	movs	r2, #10
 800bca8:	e017      	b.n	800bcda <_printf_i+0xe6>
 800bcaa:	6820      	ldr	r0, [r4, #0]
 800bcac:	6819      	ldr	r1, [r3, #0]
 800bcae:	f010 0f80 	tst.w	r0, #128	; 0x80
 800bcb2:	d003      	beq.n	800bcbc <_printf_i+0xc8>
 800bcb4:	1d08      	adds	r0, r1, #4
 800bcb6:	6018      	str	r0, [r3, #0]
 800bcb8:	680b      	ldr	r3, [r1, #0]
 800bcba:	e006      	b.n	800bcca <_printf_i+0xd6>
 800bcbc:	f010 0f40 	tst.w	r0, #64	; 0x40
 800bcc0:	f101 0004 	add.w	r0, r1, #4
 800bcc4:	6018      	str	r0, [r3, #0]
 800bcc6:	d0f7      	beq.n	800bcb8 <_printf_i+0xc4>
 800bcc8:	880b      	ldrh	r3, [r1, #0]
 800bcca:	4959      	ldr	r1, [pc, #356]	; (800be30 <_printf_i+0x23c>)
 800bccc:	2a6f      	cmp	r2, #111	; 0x6f
 800bcce:	bf14      	ite	ne
 800bcd0:	220a      	movne	r2, #10
 800bcd2:	2208      	moveq	r2, #8
 800bcd4:	2000      	movs	r0, #0
 800bcd6:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800bcda:	6865      	ldr	r5, [r4, #4]
 800bcdc:	60a5      	str	r5, [r4, #8]
 800bcde:	2d00      	cmp	r5, #0
 800bce0:	f2c0 809c 	blt.w	800be1c <_printf_i+0x228>
 800bce4:	6820      	ldr	r0, [r4, #0]
 800bce6:	f020 0004 	bic.w	r0, r0, #4
 800bcea:	6020      	str	r0, [r4, #0]
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	d13f      	bne.n	800bd70 <_printf_i+0x17c>
 800bcf0:	2d00      	cmp	r5, #0
 800bcf2:	f040 8095 	bne.w	800be20 <_printf_i+0x22c>
 800bcf6:	4675      	mov	r5, lr
 800bcf8:	2a08      	cmp	r2, #8
 800bcfa:	d10b      	bne.n	800bd14 <_printf_i+0x120>
 800bcfc:	6823      	ldr	r3, [r4, #0]
 800bcfe:	07da      	lsls	r2, r3, #31
 800bd00:	d508      	bpl.n	800bd14 <_printf_i+0x120>
 800bd02:	6923      	ldr	r3, [r4, #16]
 800bd04:	6862      	ldr	r2, [r4, #4]
 800bd06:	429a      	cmp	r2, r3
 800bd08:	bfde      	ittt	le
 800bd0a:	2330      	movle	r3, #48	; 0x30
 800bd0c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800bd10:	f105 35ff 	addle.w	r5, r5, #4294967295
 800bd14:	ebae 0305 	sub.w	r3, lr, r5
 800bd18:	6123      	str	r3, [r4, #16]
 800bd1a:	f8cd 8000 	str.w	r8, [sp]
 800bd1e:	463b      	mov	r3, r7
 800bd20:	aa03      	add	r2, sp, #12
 800bd22:	4621      	mov	r1, r4
 800bd24:	4630      	mov	r0, r6
 800bd26:	f7ff feef 	bl	800bb08 <_printf_common>
 800bd2a:	3001      	adds	r0, #1
 800bd2c:	d155      	bne.n	800bdda <_printf_i+0x1e6>
 800bd2e:	f04f 30ff 	mov.w	r0, #4294967295
 800bd32:	b005      	add	sp, #20
 800bd34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bd38:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800bd3c:	493c      	ldr	r1, [pc, #240]	; (800be30 <_printf_i+0x23c>)
 800bd3e:	6822      	ldr	r2, [r4, #0]
 800bd40:	6818      	ldr	r0, [r3, #0]
 800bd42:	f012 0f80 	tst.w	r2, #128	; 0x80
 800bd46:	f100 0504 	add.w	r5, r0, #4
 800bd4a:	601d      	str	r5, [r3, #0]
 800bd4c:	d001      	beq.n	800bd52 <_printf_i+0x15e>
 800bd4e:	6803      	ldr	r3, [r0, #0]
 800bd50:	e002      	b.n	800bd58 <_printf_i+0x164>
 800bd52:	0655      	lsls	r5, r2, #25
 800bd54:	d5fb      	bpl.n	800bd4e <_printf_i+0x15a>
 800bd56:	8803      	ldrh	r3, [r0, #0]
 800bd58:	07d0      	lsls	r0, r2, #31
 800bd5a:	bf44      	itt	mi
 800bd5c:	f042 0220 	orrmi.w	r2, r2, #32
 800bd60:	6022      	strmi	r2, [r4, #0]
 800bd62:	b91b      	cbnz	r3, 800bd6c <_printf_i+0x178>
 800bd64:	6822      	ldr	r2, [r4, #0]
 800bd66:	f022 0220 	bic.w	r2, r2, #32
 800bd6a:	6022      	str	r2, [r4, #0]
 800bd6c:	2210      	movs	r2, #16
 800bd6e:	e7b1      	b.n	800bcd4 <_printf_i+0xe0>
 800bd70:	4675      	mov	r5, lr
 800bd72:	fbb3 f0f2 	udiv	r0, r3, r2
 800bd76:	fb02 3310 	mls	r3, r2, r0, r3
 800bd7a:	5ccb      	ldrb	r3, [r1, r3]
 800bd7c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800bd80:	4603      	mov	r3, r0
 800bd82:	2800      	cmp	r0, #0
 800bd84:	d1f5      	bne.n	800bd72 <_printf_i+0x17e>
 800bd86:	e7b7      	b.n	800bcf8 <_printf_i+0x104>
 800bd88:	6808      	ldr	r0, [r1, #0]
 800bd8a:	681a      	ldr	r2, [r3, #0]
 800bd8c:	6949      	ldr	r1, [r1, #20]
 800bd8e:	f010 0f80 	tst.w	r0, #128	; 0x80
 800bd92:	d004      	beq.n	800bd9e <_printf_i+0x1aa>
 800bd94:	1d10      	adds	r0, r2, #4
 800bd96:	6018      	str	r0, [r3, #0]
 800bd98:	6813      	ldr	r3, [r2, #0]
 800bd9a:	6019      	str	r1, [r3, #0]
 800bd9c:	e007      	b.n	800bdae <_printf_i+0x1ba>
 800bd9e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800bda2:	f102 0004 	add.w	r0, r2, #4
 800bda6:	6018      	str	r0, [r3, #0]
 800bda8:	6813      	ldr	r3, [r2, #0]
 800bdaa:	d0f6      	beq.n	800bd9a <_printf_i+0x1a6>
 800bdac:	8019      	strh	r1, [r3, #0]
 800bdae:	2300      	movs	r3, #0
 800bdb0:	6123      	str	r3, [r4, #16]
 800bdb2:	4675      	mov	r5, lr
 800bdb4:	e7b1      	b.n	800bd1a <_printf_i+0x126>
 800bdb6:	681a      	ldr	r2, [r3, #0]
 800bdb8:	1d11      	adds	r1, r2, #4
 800bdba:	6019      	str	r1, [r3, #0]
 800bdbc:	6815      	ldr	r5, [r2, #0]
 800bdbe:	6862      	ldr	r2, [r4, #4]
 800bdc0:	2100      	movs	r1, #0
 800bdc2:	4628      	mov	r0, r5
 800bdc4:	f7f4 fa0c 	bl	80001e0 <memchr>
 800bdc8:	b108      	cbz	r0, 800bdce <_printf_i+0x1da>
 800bdca:	1b40      	subs	r0, r0, r5
 800bdcc:	6060      	str	r0, [r4, #4]
 800bdce:	6863      	ldr	r3, [r4, #4]
 800bdd0:	6123      	str	r3, [r4, #16]
 800bdd2:	2300      	movs	r3, #0
 800bdd4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bdd8:	e79f      	b.n	800bd1a <_printf_i+0x126>
 800bdda:	6923      	ldr	r3, [r4, #16]
 800bddc:	462a      	mov	r2, r5
 800bdde:	4639      	mov	r1, r7
 800bde0:	4630      	mov	r0, r6
 800bde2:	47c0      	blx	r8
 800bde4:	3001      	adds	r0, #1
 800bde6:	d0a2      	beq.n	800bd2e <_printf_i+0x13a>
 800bde8:	6823      	ldr	r3, [r4, #0]
 800bdea:	079b      	lsls	r3, r3, #30
 800bdec:	d507      	bpl.n	800bdfe <_printf_i+0x20a>
 800bdee:	2500      	movs	r5, #0
 800bdf0:	f104 0919 	add.w	r9, r4, #25
 800bdf4:	68e3      	ldr	r3, [r4, #12]
 800bdf6:	9a03      	ldr	r2, [sp, #12]
 800bdf8:	1a9b      	subs	r3, r3, r2
 800bdfa:	429d      	cmp	r5, r3
 800bdfc:	db05      	blt.n	800be0a <_printf_i+0x216>
 800bdfe:	68e0      	ldr	r0, [r4, #12]
 800be00:	9b03      	ldr	r3, [sp, #12]
 800be02:	4298      	cmp	r0, r3
 800be04:	bfb8      	it	lt
 800be06:	4618      	movlt	r0, r3
 800be08:	e793      	b.n	800bd32 <_printf_i+0x13e>
 800be0a:	2301      	movs	r3, #1
 800be0c:	464a      	mov	r2, r9
 800be0e:	4639      	mov	r1, r7
 800be10:	4630      	mov	r0, r6
 800be12:	47c0      	blx	r8
 800be14:	3001      	adds	r0, #1
 800be16:	d08a      	beq.n	800bd2e <_printf_i+0x13a>
 800be18:	3501      	adds	r5, #1
 800be1a:	e7eb      	b.n	800bdf4 <_printf_i+0x200>
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	d1a7      	bne.n	800bd70 <_printf_i+0x17c>
 800be20:	780b      	ldrb	r3, [r1, #0]
 800be22:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800be26:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800be2a:	e765      	b.n	800bcf8 <_printf_i+0x104>
 800be2c:	0800c891 	.word	0x0800c891
 800be30:	0800c880 	.word	0x0800c880

0800be34 <_scanf_chars>:
 800be34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be38:	4615      	mov	r5, r2
 800be3a:	688a      	ldr	r2, [r1, #8]
 800be3c:	4680      	mov	r8, r0
 800be3e:	460c      	mov	r4, r1
 800be40:	b932      	cbnz	r2, 800be50 <_scanf_chars+0x1c>
 800be42:	698a      	ldr	r2, [r1, #24]
 800be44:	2a00      	cmp	r2, #0
 800be46:	bf0c      	ite	eq
 800be48:	2201      	moveq	r2, #1
 800be4a:	f04f 32ff 	movne.w	r2, #4294967295
 800be4e:	608a      	str	r2, [r1, #8]
 800be50:	6822      	ldr	r2, [r4, #0]
 800be52:	06d1      	lsls	r1, r2, #27
 800be54:	bf5f      	itttt	pl
 800be56:	681a      	ldrpl	r2, [r3, #0]
 800be58:	1d11      	addpl	r1, r2, #4
 800be5a:	6019      	strpl	r1, [r3, #0]
 800be5c:	6817      	ldrpl	r7, [r2, #0]
 800be5e:	2600      	movs	r6, #0
 800be60:	69a3      	ldr	r3, [r4, #24]
 800be62:	b1db      	cbz	r3, 800be9c <_scanf_chars+0x68>
 800be64:	2b01      	cmp	r3, #1
 800be66:	d107      	bne.n	800be78 <_scanf_chars+0x44>
 800be68:	682b      	ldr	r3, [r5, #0]
 800be6a:	6962      	ldr	r2, [r4, #20]
 800be6c:	781b      	ldrb	r3, [r3, #0]
 800be6e:	5cd3      	ldrb	r3, [r2, r3]
 800be70:	b9a3      	cbnz	r3, 800be9c <_scanf_chars+0x68>
 800be72:	2e00      	cmp	r6, #0
 800be74:	d132      	bne.n	800bedc <_scanf_chars+0xa8>
 800be76:	e006      	b.n	800be86 <_scanf_chars+0x52>
 800be78:	2b02      	cmp	r3, #2
 800be7a:	d007      	beq.n	800be8c <_scanf_chars+0x58>
 800be7c:	2e00      	cmp	r6, #0
 800be7e:	d12d      	bne.n	800bedc <_scanf_chars+0xa8>
 800be80:	69a3      	ldr	r3, [r4, #24]
 800be82:	2b01      	cmp	r3, #1
 800be84:	d12a      	bne.n	800bedc <_scanf_chars+0xa8>
 800be86:	2001      	movs	r0, #1
 800be88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be8c:	f000 faba 	bl	800c404 <__locale_ctype_ptr>
 800be90:	682b      	ldr	r3, [r5, #0]
 800be92:	781b      	ldrb	r3, [r3, #0]
 800be94:	4418      	add	r0, r3
 800be96:	7843      	ldrb	r3, [r0, #1]
 800be98:	071b      	lsls	r3, r3, #28
 800be9a:	d4ef      	bmi.n	800be7c <_scanf_chars+0x48>
 800be9c:	6823      	ldr	r3, [r4, #0]
 800be9e:	06da      	lsls	r2, r3, #27
 800bea0:	bf5e      	ittt	pl
 800bea2:	682b      	ldrpl	r3, [r5, #0]
 800bea4:	781b      	ldrbpl	r3, [r3, #0]
 800bea6:	703b      	strbpl	r3, [r7, #0]
 800bea8:	682a      	ldr	r2, [r5, #0]
 800beaa:	686b      	ldr	r3, [r5, #4]
 800beac:	f102 0201 	add.w	r2, r2, #1
 800beb0:	602a      	str	r2, [r5, #0]
 800beb2:	68a2      	ldr	r2, [r4, #8]
 800beb4:	f103 33ff 	add.w	r3, r3, #4294967295
 800beb8:	f102 32ff 	add.w	r2, r2, #4294967295
 800bebc:	606b      	str	r3, [r5, #4]
 800bebe:	f106 0601 	add.w	r6, r6, #1
 800bec2:	bf58      	it	pl
 800bec4:	3701      	addpl	r7, #1
 800bec6:	60a2      	str	r2, [r4, #8]
 800bec8:	b142      	cbz	r2, 800bedc <_scanf_chars+0xa8>
 800beca:	2b00      	cmp	r3, #0
 800becc:	dcc8      	bgt.n	800be60 <_scanf_chars+0x2c>
 800bece:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800bed2:	4629      	mov	r1, r5
 800bed4:	4640      	mov	r0, r8
 800bed6:	4798      	blx	r3
 800bed8:	2800      	cmp	r0, #0
 800beda:	d0c1      	beq.n	800be60 <_scanf_chars+0x2c>
 800bedc:	6823      	ldr	r3, [r4, #0]
 800bede:	f013 0310 	ands.w	r3, r3, #16
 800bee2:	d105      	bne.n	800bef0 <_scanf_chars+0xbc>
 800bee4:	68e2      	ldr	r2, [r4, #12]
 800bee6:	3201      	adds	r2, #1
 800bee8:	60e2      	str	r2, [r4, #12]
 800beea:	69a2      	ldr	r2, [r4, #24]
 800beec:	b102      	cbz	r2, 800bef0 <_scanf_chars+0xbc>
 800beee:	703b      	strb	r3, [r7, #0]
 800bef0:	6923      	ldr	r3, [r4, #16]
 800bef2:	441e      	add	r6, r3
 800bef4:	6126      	str	r6, [r4, #16]
 800bef6:	2000      	movs	r0, #0
 800bef8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800befc <_scanf_i>:
 800befc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf00:	469a      	mov	sl, r3
 800bf02:	4b74      	ldr	r3, [pc, #464]	; (800c0d4 <_scanf_i+0x1d8>)
 800bf04:	460c      	mov	r4, r1
 800bf06:	4683      	mov	fp, r0
 800bf08:	4616      	mov	r6, r2
 800bf0a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800bf0e:	b087      	sub	sp, #28
 800bf10:	ab03      	add	r3, sp, #12
 800bf12:	68a7      	ldr	r7, [r4, #8]
 800bf14:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800bf18:	4b6f      	ldr	r3, [pc, #444]	; (800c0d8 <_scanf_i+0x1dc>)
 800bf1a:	69a1      	ldr	r1, [r4, #24]
 800bf1c:	4a6f      	ldr	r2, [pc, #444]	; (800c0dc <_scanf_i+0x1e0>)
 800bf1e:	2903      	cmp	r1, #3
 800bf20:	bf18      	it	ne
 800bf22:	461a      	movne	r2, r3
 800bf24:	1e7b      	subs	r3, r7, #1
 800bf26:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 800bf2a:	bf84      	itt	hi
 800bf2c:	f240 135d 	movwhi	r3, #349	; 0x15d
 800bf30:	60a3      	strhi	r3, [r4, #8]
 800bf32:	6823      	ldr	r3, [r4, #0]
 800bf34:	9200      	str	r2, [sp, #0]
 800bf36:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800bf3a:	bf88      	it	hi
 800bf3c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800bf40:	f104 091c 	add.w	r9, r4, #28
 800bf44:	6023      	str	r3, [r4, #0]
 800bf46:	bf8c      	ite	hi
 800bf48:	197f      	addhi	r7, r7, r5
 800bf4a:	2700      	movls	r7, #0
 800bf4c:	464b      	mov	r3, r9
 800bf4e:	f04f 0800 	mov.w	r8, #0
 800bf52:	9301      	str	r3, [sp, #4]
 800bf54:	6831      	ldr	r1, [r6, #0]
 800bf56:	ab03      	add	r3, sp, #12
 800bf58:	2202      	movs	r2, #2
 800bf5a:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800bf5e:	7809      	ldrb	r1, [r1, #0]
 800bf60:	f7f4 f93e 	bl	80001e0 <memchr>
 800bf64:	9b01      	ldr	r3, [sp, #4]
 800bf66:	b328      	cbz	r0, 800bfb4 <_scanf_i+0xb8>
 800bf68:	f1b8 0f01 	cmp.w	r8, #1
 800bf6c:	d156      	bne.n	800c01c <_scanf_i+0x120>
 800bf6e:	6862      	ldr	r2, [r4, #4]
 800bf70:	b92a      	cbnz	r2, 800bf7e <_scanf_i+0x82>
 800bf72:	2208      	movs	r2, #8
 800bf74:	6062      	str	r2, [r4, #4]
 800bf76:	6822      	ldr	r2, [r4, #0]
 800bf78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800bf7c:	6022      	str	r2, [r4, #0]
 800bf7e:	6822      	ldr	r2, [r4, #0]
 800bf80:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800bf84:	6022      	str	r2, [r4, #0]
 800bf86:	68a2      	ldr	r2, [r4, #8]
 800bf88:	1e51      	subs	r1, r2, #1
 800bf8a:	60a1      	str	r1, [r4, #8]
 800bf8c:	b192      	cbz	r2, 800bfb4 <_scanf_i+0xb8>
 800bf8e:	6832      	ldr	r2, [r6, #0]
 800bf90:	1c51      	adds	r1, r2, #1
 800bf92:	6031      	str	r1, [r6, #0]
 800bf94:	7812      	ldrb	r2, [r2, #0]
 800bf96:	701a      	strb	r2, [r3, #0]
 800bf98:	1c5d      	adds	r5, r3, #1
 800bf9a:	6873      	ldr	r3, [r6, #4]
 800bf9c:	3b01      	subs	r3, #1
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	6073      	str	r3, [r6, #4]
 800bfa2:	dc06      	bgt.n	800bfb2 <_scanf_i+0xb6>
 800bfa4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800bfa8:	4631      	mov	r1, r6
 800bfaa:	4658      	mov	r0, fp
 800bfac:	4798      	blx	r3
 800bfae:	2800      	cmp	r0, #0
 800bfb0:	d176      	bne.n	800c0a0 <_scanf_i+0x1a4>
 800bfb2:	462b      	mov	r3, r5
 800bfb4:	f108 0801 	add.w	r8, r8, #1
 800bfb8:	f1b8 0f03 	cmp.w	r8, #3
 800bfbc:	d1c9      	bne.n	800bf52 <_scanf_i+0x56>
 800bfbe:	6862      	ldr	r2, [r4, #4]
 800bfc0:	b90a      	cbnz	r2, 800bfc6 <_scanf_i+0xca>
 800bfc2:	220a      	movs	r2, #10
 800bfc4:	6062      	str	r2, [r4, #4]
 800bfc6:	6862      	ldr	r2, [r4, #4]
 800bfc8:	4945      	ldr	r1, [pc, #276]	; (800c0e0 <_scanf_i+0x1e4>)
 800bfca:	6960      	ldr	r0, [r4, #20]
 800bfcc:	9301      	str	r3, [sp, #4]
 800bfce:	1a89      	subs	r1, r1, r2
 800bfd0:	f000 f888 	bl	800c0e4 <__sccl>
 800bfd4:	9b01      	ldr	r3, [sp, #4]
 800bfd6:	f04f 0800 	mov.w	r8, #0
 800bfda:	461d      	mov	r5, r3
 800bfdc:	68a3      	ldr	r3, [r4, #8]
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	d038      	beq.n	800c054 <_scanf_i+0x158>
 800bfe2:	6831      	ldr	r1, [r6, #0]
 800bfe4:	6960      	ldr	r0, [r4, #20]
 800bfe6:	780a      	ldrb	r2, [r1, #0]
 800bfe8:	5c80      	ldrb	r0, [r0, r2]
 800bfea:	2800      	cmp	r0, #0
 800bfec:	d032      	beq.n	800c054 <_scanf_i+0x158>
 800bfee:	2a30      	cmp	r2, #48	; 0x30
 800bff0:	6822      	ldr	r2, [r4, #0]
 800bff2:	d121      	bne.n	800c038 <_scanf_i+0x13c>
 800bff4:	0510      	lsls	r0, r2, #20
 800bff6:	d51f      	bpl.n	800c038 <_scanf_i+0x13c>
 800bff8:	f108 0801 	add.w	r8, r8, #1
 800bffc:	b117      	cbz	r7, 800c004 <_scanf_i+0x108>
 800bffe:	3301      	adds	r3, #1
 800c000:	3f01      	subs	r7, #1
 800c002:	60a3      	str	r3, [r4, #8]
 800c004:	6873      	ldr	r3, [r6, #4]
 800c006:	3b01      	subs	r3, #1
 800c008:	2b00      	cmp	r3, #0
 800c00a:	6073      	str	r3, [r6, #4]
 800c00c:	dd1b      	ble.n	800c046 <_scanf_i+0x14a>
 800c00e:	6833      	ldr	r3, [r6, #0]
 800c010:	3301      	adds	r3, #1
 800c012:	6033      	str	r3, [r6, #0]
 800c014:	68a3      	ldr	r3, [r4, #8]
 800c016:	3b01      	subs	r3, #1
 800c018:	60a3      	str	r3, [r4, #8]
 800c01a:	e7df      	b.n	800bfdc <_scanf_i+0xe0>
 800c01c:	f1b8 0f02 	cmp.w	r8, #2
 800c020:	d1b1      	bne.n	800bf86 <_scanf_i+0x8a>
 800c022:	6822      	ldr	r2, [r4, #0]
 800c024:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800c028:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800c02c:	d1c2      	bne.n	800bfb4 <_scanf_i+0xb8>
 800c02e:	2110      	movs	r1, #16
 800c030:	6061      	str	r1, [r4, #4]
 800c032:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c036:	e7a5      	b.n	800bf84 <_scanf_i+0x88>
 800c038:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800c03c:	6022      	str	r2, [r4, #0]
 800c03e:	780b      	ldrb	r3, [r1, #0]
 800c040:	702b      	strb	r3, [r5, #0]
 800c042:	3501      	adds	r5, #1
 800c044:	e7de      	b.n	800c004 <_scanf_i+0x108>
 800c046:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c04a:	4631      	mov	r1, r6
 800c04c:	4658      	mov	r0, fp
 800c04e:	4798      	blx	r3
 800c050:	2800      	cmp	r0, #0
 800c052:	d0df      	beq.n	800c014 <_scanf_i+0x118>
 800c054:	6823      	ldr	r3, [r4, #0]
 800c056:	05d9      	lsls	r1, r3, #23
 800c058:	d50c      	bpl.n	800c074 <_scanf_i+0x178>
 800c05a:	454d      	cmp	r5, r9
 800c05c:	d908      	bls.n	800c070 <_scanf_i+0x174>
 800c05e:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800c062:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c066:	4632      	mov	r2, r6
 800c068:	4658      	mov	r0, fp
 800c06a:	4798      	blx	r3
 800c06c:	1e6f      	subs	r7, r5, #1
 800c06e:	463d      	mov	r5, r7
 800c070:	454d      	cmp	r5, r9
 800c072:	d02c      	beq.n	800c0ce <_scanf_i+0x1d2>
 800c074:	6822      	ldr	r2, [r4, #0]
 800c076:	f012 0210 	ands.w	r2, r2, #16
 800c07a:	d11e      	bne.n	800c0ba <_scanf_i+0x1be>
 800c07c:	702a      	strb	r2, [r5, #0]
 800c07e:	6863      	ldr	r3, [r4, #4]
 800c080:	9e00      	ldr	r6, [sp, #0]
 800c082:	4649      	mov	r1, r9
 800c084:	4658      	mov	r0, fp
 800c086:	47b0      	blx	r6
 800c088:	6822      	ldr	r2, [r4, #0]
 800c08a:	f8da 3000 	ldr.w	r3, [sl]
 800c08e:	f012 0f20 	tst.w	r2, #32
 800c092:	d008      	beq.n	800c0a6 <_scanf_i+0x1aa>
 800c094:	1d1a      	adds	r2, r3, #4
 800c096:	f8ca 2000 	str.w	r2, [sl]
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	6018      	str	r0, [r3, #0]
 800c09e:	e009      	b.n	800c0b4 <_scanf_i+0x1b8>
 800c0a0:	f04f 0800 	mov.w	r8, #0
 800c0a4:	e7d6      	b.n	800c054 <_scanf_i+0x158>
 800c0a6:	07d2      	lsls	r2, r2, #31
 800c0a8:	d5f4      	bpl.n	800c094 <_scanf_i+0x198>
 800c0aa:	1d1a      	adds	r2, r3, #4
 800c0ac:	f8ca 2000 	str.w	r2, [sl]
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	8018      	strh	r0, [r3, #0]
 800c0b4:	68e3      	ldr	r3, [r4, #12]
 800c0b6:	3301      	adds	r3, #1
 800c0b8:	60e3      	str	r3, [r4, #12]
 800c0ba:	eba5 0509 	sub.w	r5, r5, r9
 800c0be:	44a8      	add	r8, r5
 800c0c0:	6925      	ldr	r5, [r4, #16]
 800c0c2:	4445      	add	r5, r8
 800c0c4:	6125      	str	r5, [r4, #16]
 800c0c6:	2000      	movs	r0, #0
 800c0c8:	b007      	add	sp, #28
 800c0ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0ce:	2001      	movs	r0, #1
 800c0d0:	e7fa      	b.n	800c0c8 <_scanf_i+0x1cc>
 800c0d2:	bf00      	nop
 800c0d4:	0800c524 	.word	0x0800c524
 800c0d8:	0800c365 	.word	0x0800c365
 800c0dc:	0800c245 	.word	0x0800c245
 800c0e0:	0800c8b2 	.word	0x0800c8b2

0800c0e4 <__sccl>:
 800c0e4:	b570      	push	{r4, r5, r6, lr}
 800c0e6:	780b      	ldrb	r3, [r1, #0]
 800c0e8:	2b5e      	cmp	r3, #94	; 0x5e
 800c0ea:	bf13      	iteet	ne
 800c0ec:	1c4a      	addne	r2, r1, #1
 800c0ee:	1c8a      	addeq	r2, r1, #2
 800c0f0:	784b      	ldrbeq	r3, [r1, #1]
 800c0f2:	2100      	movne	r1, #0
 800c0f4:	bf08      	it	eq
 800c0f6:	2101      	moveq	r1, #1
 800c0f8:	1e44      	subs	r4, r0, #1
 800c0fa:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 800c0fe:	f804 1f01 	strb.w	r1, [r4, #1]!
 800c102:	42a5      	cmp	r5, r4
 800c104:	d1fb      	bne.n	800c0fe <__sccl+0x1a>
 800c106:	b913      	cbnz	r3, 800c10e <__sccl+0x2a>
 800c108:	3a01      	subs	r2, #1
 800c10a:	4610      	mov	r0, r2
 800c10c:	bd70      	pop	{r4, r5, r6, pc}
 800c10e:	f081 0401 	eor.w	r4, r1, #1
 800c112:	54c4      	strb	r4, [r0, r3]
 800c114:	4611      	mov	r1, r2
 800c116:	780d      	ldrb	r5, [r1, #0]
 800c118:	2d2d      	cmp	r5, #45	; 0x2d
 800c11a:	f101 0201 	add.w	r2, r1, #1
 800c11e:	d006      	beq.n	800c12e <__sccl+0x4a>
 800c120:	2d5d      	cmp	r5, #93	; 0x5d
 800c122:	d0f2      	beq.n	800c10a <__sccl+0x26>
 800c124:	b90d      	cbnz	r5, 800c12a <__sccl+0x46>
 800c126:	460a      	mov	r2, r1
 800c128:	e7ef      	b.n	800c10a <__sccl+0x26>
 800c12a:	462b      	mov	r3, r5
 800c12c:	e7f1      	b.n	800c112 <__sccl+0x2e>
 800c12e:	784e      	ldrb	r6, [r1, #1]
 800c130:	2e5d      	cmp	r6, #93	; 0x5d
 800c132:	d0fa      	beq.n	800c12a <__sccl+0x46>
 800c134:	42b3      	cmp	r3, r6
 800c136:	dcf8      	bgt.n	800c12a <__sccl+0x46>
 800c138:	3102      	adds	r1, #2
 800c13a:	3301      	adds	r3, #1
 800c13c:	429e      	cmp	r6, r3
 800c13e:	54c4      	strb	r4, [r0, r3]
 800c140:	dcfb      	bgt.n	800c13a <__sccl+0x56>
 800c142:	e7e8      	b.n	800c116 <__sccl+0x32>

0800c144 <_strtol_l.isra.0>:
 800c144:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c148:	4680      	mov	r8, r0
 800c14a:	4689      	mov	r9, r1
 800c14c:	4692      	mov	sl, r2
 800c14e:	461f      	mov	r7, r3
 800c150:	468b      	mov	fp, r1
 800c152:	465d      	mov	r5, fp
 800c154:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c156:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c15a:	f000 f950 	bl	800c3fe <__locale_ctype_ptr_l>
 800c15e:	4420      	add	r0, r4
 800c160:	7846      	ldrb	r6, [r0, #1]
 800c162:	f016 0608 	ands.w	r6, r6, #8
 800c166:	d10b      	bne.n	800c180 <_strtol_l.isra.0+0x3c>
 800c168:	2c2d      	cmp	r4, #45	; 0x2d
 800c16a:	d10b      	bne.n	800c184 <_strtol_l.isra.0+0x40>
 800c16c:	782c      	ldrb	r4, [r5, #0]
 800c16e:	2601      	movs	r6, #1
 800c170:	f10b 0502 	add.w	r5, fp, #2
 800c174:	b167      	cbz	r7, 800c190 <_strtol_l.isra.0+0x4c>
 800c176:	2f10      	cmp	r7, #16
 800c178:	d114      	bne.n	800c1a4 <_strtol_l.isra.0+0x60>
 800c17a:	2c30      	cmp	r4, #48	; 0x30
 800c17c:	d00a      	beq.n	800c194 <_strtol_l.isra.0+0x50>
 800c17e:	e011      	b.n	800c1a4 <_strtol_l.isra.0+0x60>
 800c180:	46ab      	mov	fp, r5
 800c182:	e7e6      	b.n	800c152 <_strtol_l.isra.0+0xe>
 800c184:	2c2b      	cmp	r4, #43	; 0x2b
 800c186:	bf04      	itt	eq
 800c188:	782c      	ldrbeq	r4, [r5, #0]
 800c18a:	f10b 0502 	addeq.w	r5, fp, #2
 800c18e:	e7f1      	b.n	800c174 <_strtol_l.isra.0+0x30>
 800c190:	2c30      	cmp	r4, #48	; 0x30
 800c192:	d127      	bne.n	800c1e4 <_strtol_l.isra.0+0xa0>
 800c194:	782b      	ldrb	r3, [r5, #0]
 800c196:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c19a:	2b58      	cmp	r3, #88	; 0x58
 800c19c:	d14b      	bne.n	800c236 <_strtol_l.isra.0+0xf2>
 800c19e:	786c      	ldrb	r4, [r5, #1]
 800c1a0:	2710      	movs	r7, #16
 800c1a2:	3502      	adds	r5, #2
 800c1a4:	2e00      	cmp	r6, #0
 800c1a6:	bf0c      	ite	eq
 800c1a8:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800c1ac:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800c1b0:	2200      	movs	r2, #0
 800c1b2:	fbb1 fef7 	udiv	lr, r1, r7
 800c1b6:	4610      	mov	r0, r2
 800c1b8:	fb07 1c1e 	mls	ip, r7, lr, r1
 800c1bc:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800c1c0:	2b09      	cmp	r3, #9
 800c1c2:	d811      	bhi.n	800c1e8 <_strtol_l.isra.0+0xa4>
 800c1c4:	461c      	mov	r4, r3
 800c1c6:	42a7      	cmp	r7, r4
 800c1c8:	dd1d      	ble.n	800c206 <_strtol_l.isra.0+0xc2>
 800c1ca:	1c53      	adds	r3, r2, #1
 800c1cc:	d007      	beq.n	800c1de <_strtol_l.isra.0+0x9a>
 800c1ce:	4586      	cmp	lr, r0
 800c1d0:	d316      	bcc.n	800c200 <_strtol_l.isra.0+0xbc>
 800c1d2:	d101      	bne.n	800c1d8 <_strtol_l.isra.0+0x94>
 800c1d4:	45a4      	cmp	ip, r4
 800c1d6:	db13      	blt.n	800c200 <_strtol_l.isra.0+0xbc>
 800c1d8:	fb00 4007 	mla	r0, r0, r7, r4
 800c1dc:	2201      	movs	r2, #1
 800c1de:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c1e2:	e7eb      	b.n	800c1bc <_strtol_l.isra.0+0x78>
 800c1e4:	270a      	movs	r7, #10
 800c1e6:	e7dd      	b.n	800c1a4 <_strtol_l.isra.0+0x60>
 800c1e8:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800c1ec:	2b19      	cmp	r3, #25
 800c1ee:	d801      	bhi.n	800c1f4 <_strtol_l.isra.0+0xb0>
 800c1f0:	3c37      	subs	r4, #55	; 0x37
 800c1f2:	e7e8      	b.n	800c1c6 <_strtol_l.isra.0+0x82>
 800c1f4:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800c1f8:	2b19      	cmp	r3, #25
 800c1fa:	d804      	bhi.n	800c206 <_strtol_l.isra.0+0xc2>
 800c1fc:	3c57      	subs	r4, #87	; 0x57
 800c1fe:	e7e2      	b.n	800c1c6 <_strtol_l.isra.0+0x82>
 800c200:	f04f 32ff 	mov.w	r2, #4294967295
 800c204:	e7eb      	b.n	800c1de <_strtol_l.isra.0+0x9a>
 800c206:	1c53      	adds	r3, r2, #1
 800c208:	d108      	bne.n	800c21c <_strtol_l.isra.0+0xd8>
 800c20a:	2322      	movs	r3, #34	; 0x22
 800c20c:	f8c8 3000 	str.w	r3, [r8]
 800c210:	4608      	mov	r0, r1
 800c212:	f1ba 0f00 	cmp.w	sl, #0
 800c216:	d107      	bne.n	800c228 <_strtol_l.isra.0+0xe4>
 800c218:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c21c:	b106      	cbz	r6, 800c220 <_strtol_l.isra.0+0xdc>
 800c21e:	4240      	negs	r0, r0
 800c220:	f1ba 0f00 	cmp.w	sl, #0
 800c224:	d00c      	beq.n	800c240 <_strtol_l.isra.0+0xfc>
 800c226:	b122      	cbz	r2, 800c232 <_strtol_l.isra.0+0xee>
 800c228:	3d01      	subs	r5, #1
 800c22a:	f8ca 5000 	str.w	r5, [sl]
 800c22e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c232:	464d      	mov	r5, r9
 800c234:	e7f9      	b.n	800c22a <_strtol_l.isra.0+0xe6>
 800c236:	2430      	movs	r4, #48	; 0x30
 800c238:	2f00      	cmp	r7, #0
 800c23a:	d1b3      	bne.n	800c1a4 <_strtol_l.isra.0+0x60>
 800c23c:	2708      	movs	r7, #8
 800c23e:	e7b1      	b.n	800c1a4 <_strtol_l.isra.0+0x60>
 800c240:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c244 <_strtol_r>:
 800c244:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c246:	4c06      	ldr	r4, [pc, #24]	; (800c260 <_strtol_r+0x1c>)
 800c248:	4d06      	ldr	r5, [pc, #24]	; (800c264 <_strtol_r+0x20>)
 800c24a:	6824      	ldr	r4, [r4, #0]
 800c24c:	6a24      	ldr	r4, [r4, #32]
 800c24e:	2c00      	cmp	r4, #0
 800c250:	bf08      	it	eq
 800c252:	462c      	moveq	r4, r5
 800c254:	9400      	str	r4, [sp, #0]
 800c256:	f7ff ff75 	bl	800c144 <_strtol_l.isra.0>
 800c25a:	b003      	add	sp, #12
 800c25c:	bd30      	pop	{r4, r5, pc}
 800c25e:	bf00      	nop
 800c260:	200002a0 	.word	0x200002a0
 800c264:	20000304 	.word	0x20000304

0800c268 <_strtoul_l.isra.0>:
 800c268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c26c:	4680      	mov	r8, r0
 800c26e:	4689      	mov	r9, r1
 800c270:	4692      	mov	sl, r2
 800c272:	461e      	mov	r6, r3
 800c274:	460f      	mov	r7, r1
 800c276:	463d      	mov	r5, r7
 800c278:	9808      	ldr	r0, [sp, #32]
 800c27a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c27e:	f000 f8be 	bl	800c3fe <__locale_ctype_ptr_l>
 800c282:	4420      	add	r0, r4
 800c284:	7843      	ldrb	r3, [r0, #1]
 800c286:	f013 0308 	ands.w	r3, r3, #8
 800c28a:	d10a      	bne.n	800c2a2 <_strtoul_l.isra.0+0x3a>
 800c28c:	2c2d      	cmp	r4, #45	; 0x2d
 800c28e:	d10a      	bne.n	800c2a6 <_strtoul_l.isra.0+0x3e>
 800c290:	782c      	ldrb	r4, [r5, #0]
 800c292:	2301      	movs	r3, #1
 800c294:	1cbd      	adds	r5, r7, #2
 800c296:	b15e      	cbz	r6, 800c2b0 <_strtoul_l.isra.0+0x48>
 800c298:	2e10      	cmp	r6, #16
 800c29a:	d113      	bne.n	800c2c4 <_strtoul_l.isra.0+0x5c>
 800c29c:	2c30      	cmp	r4, #48	; 0x30
 800c29e:	d009      	beq.n	800c2b4 <_strtoul_l.isra.0+0x4c>
 800c2a0:	e010      	b.n	800c2c4 <_strtoul_l.isra.0+0x5c>
 800c2a2:	462f      	mov	r7, r5
 800c2a4:	e7e7      	b.n	800c276 <_strtoul_l.isra.0+0xe>
 800c2a6:	2c2b      	cmp	r4, #43	; 0x2b
 800c2a8:	bf04      	itt	eq
 800c2aa:	782c      	ldrbeq	r4, [r5, #0]
 800c2ac:	1cbd      	addeq	r5, r7, #2
 800c2ae:	e7f2      	b.n	800c296 <_strtoul_l.isra.0+0x2e>
 800c2b0:	2c30      	cmp	r4, #48	; 0x30
 800c2b2:	d125      	bne.n	800c300 <_strtoul_l.isra.0+0x98>
 800c2b4:	782a      	ldrb	r2, [r5, #0]
 800c2b6:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800c2ba:	2a58      	cmp	r2, #88	; 0x58
 800c2bc:	d14a      	bne.n	800c354 <_strtoul_l.isra.0+0xec>
 800c2be:	786c      	ldrb	r4, [r5, #1]
 800c2c0:	2610      	movs	r6, #16
 800c2c2:	3502      	adds	r5, #2
 800c2c4:	f04f 31ff 	mov.w	r1, #4294967295
 800c2c8:	2700      	movs	r7, #0
 800c2ca:	fbb1 f1f6 	udiv	r1, r1, r6
 800c2ce:	fb06 fe01 	mul.w	lr, r6, r1
 800c2d2:	ea6f 0e0e 	mvn.w	lr, lr
 800c2d6:	4638      	mov	r0, r7
 800c2d8:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 800c2dc:	2a09      	cmp	r2, #9
 800c2de:	d811      	bhi.n	800c304 <_strtoul_l.isra.0+0x9c>
 800c2e0:	4614      	mov	r4, r2
 800c2e2:	42a6      	cmp	r6, r4
 800c2e4:	dd1d      	ble.n	800c322 <_strtoul_l.isra.0+0xba>
 800c2e6:	2f00      	cmp	r7, #0
 800c2e8:	db18      	blt.n	800c31c <_strtoul_l.isra.0+0xb4>
 800c2ea:	4281      	cmp	r1, r0
 800c2ec:	d316      	bcc.n	800c31c <_strtoul_l.isra.0+0xb4>
 800c2ee:	d101      	bne.n	800c2f4 <_strtoul_l.isra.0+0x8c>
 800c2f0:	45a6      	cmp	lr, r4
 800c2f2:	db13      	blt.n	800c31c <_strtoul_l.isra.0+0xb4>
 800c2f4:	fb00 4006 	mla	r0, r0, r6, r4
 800c2f8:	2701      	movs	r7, #1
 800c2fa:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c2fe:	e7eb      	b.n	800c2d8 <_strtoul_l.isra.0+0x70>
 800c300:	260a      	movs	r6, #10
 800c302:	e7df      	b.n	800c2c4 <_strtoul_l.isra.0+0x5c>
 800c304:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 800c308:	2a19      	cmp	r2, #25
 800c30a:	d801      	bhi.n	800c310 <_strtoul_l.isra.0+0xa8>
 800c30c:	3c37      	subs	r4, #55	; 0x37
 800c30e:	e7e8      	b.n	800c2e2 <_strtoul_l.isra.0+0x7a>
 800c310:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
 800c314:	2a19      	cmp	r2, #25
 800c316:	d804      	bhi.n	800c322 <_strtoul_l.isra.0+0xba>
 800c318:	3c57      	subs	r4, #87	; 0x57
 800c31a:	e7e2      	b.n	800c2e2 <_strtoul_l.isra.0+0x7a>
 800c31c:	f04f 37ff 	mov.w	r7, #4294967295
 800c320:	e7eb      	b.n	800c2fa <_strtoul_l.isra.0+0x92>
 800c322:	2f00      	cmp	r7, #0
 800c324:	da09      	bge.n	800c33a <_strtoul_l.isra.0+0xd2>
 800c326:	2322      	movs	r3, #34	; 0x22
 800c328:	f8c8 3000 	str.w	r3, [r8]
 800c32c:	f04f 30ff 	mov.w	r0, #4294967295
 800c330:	f1ba 0f00 	cmp.w	sl, #0
 800c334:	d107      	bne.n	800c346 <_strtoul_l.isra.0+0xde>
 800c336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c33a:	b103      	cbz	r3, 800c33e <_strtoul_l.isra.0+0xd6>
 800c33c:	4240      	negs	r0, r0
 800c33e:	f1ba 0f00 	cmp.w	sl, #0
 800c342:	d00c      	beq.n	800c35e <_strtoul_l.isra.0+0xf6>
 800c344:	b127      	cbz	r7, 800c350 <_strtoul_l.isra.0+0xe8>
 800c346:	3d01      	subs	r5, #1
 800c348:	f8ca 5000 	str.w	r5, [sl]
 800c34c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c350:	464d      	mov	r5, r9
 800c352:	e7f9      	b.n	800c348 <_strtoul_l.isra.0+0xe0>
 800c354:	2430      	movs	r4, #48	; 0x30
 800c356:	2e00      	cmp	r6, #0
 800c358:	d1b4      	bne.n	800c2c4 <_strtoul_l.isra.0+0x5c>
 800c35a:	2608      	movs	r6, #8
 800c35c:	e7b2      	b.n	800c2c4 <_strtoul_l.isra.0+0x5c>
 800c35e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

0800c364 <_strtoul_r>:
 800c364:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c366:	4c06      	ldr	r4, [pc, #24]	; (800c380 <_strtoul_r+0x1c>)
 800c368:	4d06      	ldr	r5, [pc, #24]	; (800c384 <_strtoul_r+0x20>)
 800c36a:	6824      	ldr	r4, [r4, #0]
 800c36c:	6a24      	ldr	r4, [r4, #32]
 800c36e:	2c00      	cmp	r4, #0
 800c370:	bf08      	it	eq
 800c372:	462c      	moveq	r4, r5
 800c374:	9400      	str	r4, [sp, #0]
 800c376:	f7ff ff77 	bl	800c268 <_strtoul_l.isra.0>
 800c37a:	b003      	add	sp, #12
 800c37c:	bd30      	pop	{r4, r5, pc}
 800c37e:	bf00      	nop
 800c380:	200002a0 	.word	0x200002a0
 800c384:	20000304 	.word	0x20000304

0800c388 <__submore>:
 800c388:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c38c:	460c      	mov	r4, r1
 800c38e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800c390:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c394:	4299      	cmp	r1, r3
 800c396:	d11e      	bne.n	800c3d6 <__submore+0x4e>
 800c398:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800c39c:	f7fe ffd4 	bl	800b348 <_malloc_r>
 800c3a0:	b918      	cbnz	r0, 800c3aa <__submore+0x22>
 800c3a2:	f04f 30ff 	mov.w	r0, #4294967295
 800c3a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c3ae:	63a3      	str	r3, [r4, #56]	; 0x38
 800c3b0:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800c3b4:	6360      	str	r0, [r4, #52]	; 0x34
 800c3b6:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800c3ba:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800c3be:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800c3c2:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800c3c6:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800c3ca:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800c3ce:	6020      	str	r0, [r4, #0]
 800c3d0:	2000      	movs	r0, #0
 800c3d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3d6:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800c3d8:	0077      	lsls	r7, r6, #1
 800c3da:	463a      	mov	r2, r7
 800c3dc:	f000 f84c 	bl	800c478 <_realloc_r>
 800c3e0:	4605      	mov	r5, r0
 800c3e2:	2800      	cmp	r0, #0
 800c3e4:	d0dd      	beq.n	800c3a2 <__submore+0x1a>
 800c3e6:	eb00 0806 	add.w	r8, r0, r6
 800c3ea:	4601      	mov	r1, r0
 800c3ec:	4632      	mov	r2, r6
 800c3ee:	4640      	mov	r0, r8
 800c3f0:	f7fe ff48 	bl	800b284 <memcpy>
 800c3f4:	f8c4 8000 	str.w	r8, [r4]
 800c3f8:	6365      	str	r5, [r4, #52]	; 0x34
 800c3fa:	63a7      	str	r7, [r4, #56]	; 0x38
 800c3fc:	e7e8      	b.n	800c3d0 <__submore+0x48>

0800c3fe <__locale_ctype_ptr_l>:
 800c3fe:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800c402:	4770      	bx	lr

0800c404 <__locale_ctype_ptr>:
 800c404:	4b04      	ldr	r3, [pc, #16]	; (800c418 <__locale_ctype_ptr+0x14>)
 800c406:	4a05      	ldr	r2, [pc, #20]	; (800c41c <__locale_ctype_ptr+0x18>)
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	6a1b      	ldr	r3, [r3, #32]
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	bf08      	it	eq
 800c410:	4613      	moveq	r3, r2
 800c412:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 800c416:	4770      	bx	lr
 800c418:	200002a0 	.word	0x200002a0
 800c41c:	20000304 	.word	0x20000304

0800c420 <__ascii_mbtowc>:
 800c420:	b082      	sub	sp, #8
 800c422:	b901      	cbnz	r1, 800c426 <__ascii_mbtowc+0x6>
 800c424:	a901      	add	r1, sp, #4
 800c426:	b142      	cbz	r2, 800c43a <__ascii_mbtowc+0x1a>
 800c428:	b14b      	cbz	r3, 800c43e <__ascii_mbtowc+0x1e>
 800c42a:	7813      	ldrb	r3, [r2, #0]
 800c42c:	600b      	str	r3, [r1, #0]
 800c42e:	7812      	ldrb	r2, [r2, #0]
 800c430:	1c10      	adds	r0, r2, #0
 800c432:	bf18      	it	ne
 800c434:	2001      	movne	r0, #1
 800c436:	b002      	add	sp, #8
 800c438:	4770      	bx	lr
 800c43a:	4610      	mov	r0, r2
 800c43c:	e7fb      	b.n	800c436 <__ascii_mbtowc+0x16>
 800c43e:	f06f 0001 	mvn.w	r0, #1
 800c442:	e7f8      	b.n	800c436 <__ascii_mbtowc+0x16>

0800c444 <memmove>:
 800c444:	4288      	cmp	r0, r1
 800c446:	b510      	push	{r4, lr}
 800c448:	eb01 0302 	add.w	r3, r1, r2
 800c44c:	d803      	bhi.n	800c456 <memmove+0x12>
 800c44e:	1e42      	subs	r2, r0, #1
 800c450:	4299      	cmp	r1, r3
 800c452:	d10c      	bne.n	800c46e <memmove+0x2a>
 800c454:	bd10      	pop	{r4, pc}
 800c456:	4298      	cmp	r0, r3
 800c458:	d2f9      	bcs.n	800c44e <memmove+0xa>
 800c45a:	1881      	adds	r1, r0, r2
 800c45c:	1ad2      	subs	r2, r2, r3
 800c45e:	42d3      	cmn	r3, r2
 800c460:	d100      	bne.n	800c464 <memmove+0x20>
 800c462:	bd10      	pop	{r4, pc}
 800c464:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c468:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800c46c:	e7f7      	b.n	800c45e <memmove+0x1a>
 800c46e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c472:	f802 4f01 	strb.w	r4, [r2, #1]!
 800c476:	e7eb      	b.n	800c450 <memmove+0xc>

0800c478 <_realloc_r>:
 800c478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c47a:	4607      	mov	r7, r0
 800c47c:	4614      	mov	r4, r2
 800c47e:	460e      	mov	r6, r1
 800c480:	b921      	cbnz	r1, 800c48c <_realloc_r+0x14>
 800c482:	4611      	mov	r1, r2
 800c484:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c488:	f7fe bf5e 	b.w	800b348 <_malloc_r>
 800c48c:	b922      	cbnz	r2, 800c498 <_realloc_r+0x20>
 800c48e:	f7fe ff0d 	bl	800b2ac <_free_r>
 800c492:	4625      	mov	r5, r4
 800c494:	4628      	mov	r0, r5
 800c496:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c498:	f000 f821 	bl	800c4de <_malloc_usable_size_r>
 800c49c:	4284      	cmp	r4, r0
 800c49e:	d90f      	bls.n	800c4c0 <_realloc_r+0x48>
 800c4a0:	4621      	mov	r1, r4
 800c4a2:	4638      	mov	r0, r7
 800c4a4:	f7fe ff50 	bl	800b348 <_malloc_r>
 800c4a8:	4605      	mov	r5, r0
 800c4aa:	2800      	cmp	r0, #0
 800c4ac:	d0f2      	beq.n	800c494 <_realloc_r+0x1c>
 800c4ae:	4631      	mov	r1, r6
 800c4b0:	4622      	mov	r2, r4
 800c4b2:	f7fe fee7 	bl	800b284 <memcpy>
 800c4b6:	4631      	mov	r1, r6
 800c4b8:	4638      	mov	r0, r7
 800c4ba:	f7fe fef7 	bl	800b2ac <_free_r>
 800c4be:	e7e9      	b.n	800c494 <_realloc_r+0x1c>
 800c4c0:	4635      	mov	r5, r6
 800c4c2:	e7e7      	b.n	800c494 <_realloc_r+0x1c>

0800c4c4 <__ascii_wctomb>:
 800c4c4:	b149      	cbz	r1, 800c4da <__ascii_wctomb+0x16>
 800c4c6:	2aff      	cmp	r2, #255	; 0xff
 800c4c8:	bf85      	ittet	hi
 800c4ca:	238a      	movhi	r3, #138	; 0x8a
 800c4cc:	6003      	strhi	r3, [r0, #0]
 800c4ce:	700a      	strbls	r2, [r1, #0]
 800c4d0:	f04f 30ff 	movhi.w	r0, #4294967295
 800c4d4:	bf98      	it	ls
 800c4d6:	2001      	movls	r0, #1
 800c4d8:	4770      	bx	lr
 800c4da:	4608      	mov	r0, r1
 800c4dc:	4770      	bx	lr

0800c4de <_malloc_usable_size_r>:
 800c4de:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800c4e2:	2800      	cmp	r0, #0
 800c4e4:	f1a0 0004 	sub.w	r0, r0, #4
 800c4e8:	bfbc      	itt	lt
 800c4ea:	580b      	ldrlt	r3, [r1, r0]
 800c4ec:	18c0      	addlt	r0, r0, r3
 800c4ee:	4770      	bx	lr

0800c4f0 <_sbrk>:
 800c4f0:	4b04      	ldr	r3, [pc, #16]	; (800c504 <_sbrk+0x14>)
 800c4f2:	6819      	ldr	r1, [r3, #0]
 800c4f4:	4602      	mov	r2, r0
 800c4f6:	b909      	cbnz	r1, 800c4fc <_sbrk+0xc>
 800c4f8:	4903      	ldr	r1, [pc, #12]	; (800c508 <_sbrk+0x18>)
 800c4fa:	6019      	str	r1, [r3, #0]
 800c4fc:	6818      	ldr	r0, [r3, #0]
 800c4fe:	4402      	add	r2, r0
 800c500:	601a      	str	r2, [r3, #0]
 800c502:	4770      	bx	lr
 800c504:	200005d0 	.word	0x200005d0
 800c508:	2000ad58 	.word	0x2000ad58

0800c50c <_init>:
 800c50c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c50e:	bf00      	nop
 800c510:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c512:	bc08      	pop	{r3}
 800c514:	469e      	mov	lr, r3
 800c516:	4770      	bx	lr

0800c518 <_fini>:
 800c518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c51a:	bf00      	nop
 800c51c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c51e:	bc08      	pop	{r3}
 800c520:	469e      	mov	lr, r3
 800c522:	4770      	bx	lr
