digraph "CFG for '_Z28HydroUpdatePrim_CUDA3_kernelPfS_S_S_S_S_S_S_S_S_fi' function" {
	label="CFG for '_Z28HydroUpdatePrim_CUDA3_kernelPfS_S_S_S_S_S_S_S_S_fi' function";

	Node0x602ac60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%12:\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %15 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %16 = shl i32 %14, 6\l  %17 = add i32 %16, %13\l  %18 = mul i32 %15, 40960\l  %19 = add i32 %17, %18\l  %20 = icmp slt i32 %19, 2\l  %21 = add nsw i32 %11, -3\l  %22 = icmp sgt i32 %19, %21\l  %23 = select i1 %20, i1 true, i1 %22\l  br i1 %23, label %59, label %24\l|{<s0>T|<s1>F}}"];
	Node0x602ac60:s0 -> Node0x602d870;
	Node0x602ac60:s1 -> Node0x602d900;
	Node0x602d900 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%24:\l24:                                               \l  %25 = zext i32 %19 to i64\l  %26 = getelementptr inbounds float, float addrspace(1)* %0, i64 %25\l  %27 = load float, float addrspace(1)* %26, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %28 = getelementptr inbounds float, float addrspace(1)* %1, i64 %25\l  %29 = load float, float addrspace(1)* %28, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %30 = fmul contract float %27, %29\l  %31 = getelementptr inbounds float, float addrspace(1)* %2, i64 %25\l  %32 = load float, float addrspace(1)* %31, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %33 = fmul contract float %27, %32\l  %34 = getelementptr inbounds float, float addrspace(1)* %3, i64 %25\l  %35 = load float, float addrspace(1)* %34, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %36 = fmul contract float %27, %35\l  %37 = getelementptr inbounds float, float addrspace(1)* %4, i64 %25\l  %38 = load float, float addrspace(1)* %37, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %39 = fmul contract float %27, %38\l  %40 = getelementptr inbounds float, float addrspace(1)* %5, i64 %25\l  %41 = load float, float addrspace(1)* %40, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %42 = fadd contract float %27, %41\l  %43 = getelementptr inbounds float, float addrspace(1)* %6, i64 %25\l  %44 = load float, float addrspace(1)* %43, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %45 = fadd contract float %30, %44\l  %46 = getelementptr inbounds float, float addrspace(1)* %7, i64 %25\l  %47 = load float, float addrspace(1)* %46, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %48 = fadd contract float %33, %47\l  %49 = getelementptr inbounds float, float addrspace(1)* %8, i64 %25\l  %50 = load float, float addrspace(1)* %49, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %51 = fadd contract float %36, %50\l  %52 = getelementptr inbounds float, float addrspace(1)* %9, i64 %25\l  %53 = load float, float addrspace(1)* %52, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %54 = fadd contract float %39, %53\l  store float %42, float addrspace(1)* %26, align 4, !tbaa !5\l  %55 = fdiv contract float %45, %42\l  store float %55, float addrspace(1)* %28, align 4, !tbaa !5\l  %56 = fdiv contract float %48, %42\l  store float %56, float addrspace(1)* %31, align 4, !tbaa !5\l  %57 = fdiv contract float %51, %42\l  store float %57, float addrspace(1)* %34, align 4, !tbaa !5\l  %58 = fdiv contract float %54, %42\l  store float %58, float addrspace(1)* %37, align 4, !tbaa !5\l  br label %59\l}"];
	Node0x602d900 -> Node0x602d870;
	Node0x602d870 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%59:\l59:                                               \l  ret void\l}"];
}
