#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5d87f6a499d0 .scope module, "sin_tb" "sin_tb" 2 4;
 .timescale -9 -12;
v0x5d87f6a79710_0 .var "clk", 0 0;
v0x5d87f6a797d0_0 .net "done", 0 0, v0x5d87f6a423d0_0;  1 drivers
v0x5d87f6a798e0_0 .net "rBus", 17 0, L_0x5d87f6a19e20;  1 drivers
v0x5d87f6a799d0_0 .var "rst", 0 0;
v0x5d87f6a79a70_0 .var "start", 0 0;
v0x5d87f6a79bb0_0 .var "xBus", 15 0;
E_0x5d87f6a13460 .event posedge, v0x5d87f6a423d0_0;
S_0x5d87f69d8470 .scope module, "dut" "sinTop" 2 14, 3 234 0, S_0x5d87f6a499d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "xBus";
    .port_info 4 /OUTPUT 18 "rBus";
    .port_info 5 /OUTPUT 1 "done";
v0x5d87f6a78660_0 .net "clk", 0 0, v0x5d87f6a79710_0;  1 drivers
v0x5d87f6a78720_0 .net "cnt4", 0 0, L_0x5d87f6a8ad30;  1 drivers
v0x5d87f6a78830_0 .net "cntUp", 0 0, v0x5d87f6a422d0_0;  1 drivers
v0x5d87f6a788d0_0 .net "done", 0 0, v0x5d87f6a423d0_0;  alias, 1 drivers
v0x5d87f6a789a0_0 .net "init0", 0 0, v0x5d87f6a3de10_0;  1 drivers
v0x5d87f6a78a90_0 .net "initSin1", 0 0, v0x5d87f6a3df10_0;  1 drivers
v0x5d87f6a78b30_0 .net "initT1", 0 0, v0x5d87f6a73260_0;  1 drivers
v0x5d87f6a78bd0_0 .net "ldSin", 0 0, v0x5d87f6a73320_0;  1 drivers
v0x5d87f6a78c70_0 .net "ldT", 0 0, v0x5d87f6a733e0_0;  1 drivers
v0x5d87f6a78d10_0 .net "ldX", 0 0, v0x5d87f6a734a0_0;  1 drivers
v0x5d87f6a78db0_0 .net "rBus", 17 0, L_0x5d87f6a19e20;  alias, 1 drivers
v0x5d87f6a78e50_0 .net "rst", 0 0, v0x5d87f6a799d0_0;  1 drivers
v0x5d87f6a78ef0_0 .net "selXorI", 0 0, v0x5d87f6a73700_0;  1 drivers
v0x5d87f6a78fe0_0 .net "start", 0 0, v0x5d87f6a79a70_0;  1 drivers
v0x5d87f6a79080_0 .net "xBus", 15 0, v0x5d87f6a79bb0_0;  1 drivers
S_0x5d87f69d8600 .scope module, "sinControl" "sinControlUnit" 3 244, 3 155 0, S_0x5d87f69d8470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "cnt4";
    .port_info 4 /OUTPUT 1 "ldX";
    .port_info 5 /OUTPUT 1 "initT1";
    .port_info 6 /OUTPUT 1 "initSin1";
    .port_info 7 /OUTPUT 1 "init0";
    .port_info 8 /OUTPUT 1 "ldT";
    .port_info 9 /OUTPUT 1 "ldSin";
    .port_info 10 /OUTPUT 1 "selXorI";
    .port_info 11 /OUTPUT 1 "cntUp";
    .port_info 12 /OUTPUT 1 "done";
P_0x5d87f6a21520 .param/l "ACCUM" 0 3 175, C4<100>;
P_0x5d87f6a21560 .param/l "DONE" 0 3 176, C4<101>;
P_0x5d87f6a215a0 .param/l "IDLE" 0 3 171, C4<000>;
P_0x5d87f6a215e0 .param/l "INIT" 0 3 172, C4<001>;
P_0x5d87f6a21620 .param/l "ITERATE1" 0 3 173, C4<010>;
P_0x5d87f6a21660 .param/l "ITERATE2" 0 3 174, C4<011>;
v0x5d87f6a40be0_0 .net "clk", 0 0, v0x5d87f6a79710_0;  alias, 1 drivers
v0x5d87f6a40ce0_0 .net "cnt4", 0 0, L_0x5d87f6a8ad30;  alias, 1 drivers
v0x5d87f6a422d0_0 .var "cntUp", 0 0;
v0x5d87f6a423d0_0 .var "done", 0 0;
v0x5d87f6a3de10_0 .var "init0", 0 0;
v0x5d87f6a3df10_0 .var "initSin1", 0 0;
v0x5d87f6a73260_0 .var "initT1", 0 0;
v0x5d87f6a73320_0 .var "ldSin", 0 0;
v0x5d87f6a733e0_0 .var "ldT", 0 0;
v0x5d87f6a734a0_0 .var "ldX", 0 0;
v0x5d87f6a73560_0 .var "next", 2 0;
v0x5d87f6a73640_0 .net "rst", 0 0, v0x5d87f6a799d0_0;  alias, 1 drivers
v0x5d87f6a73700_0 .var "selXorI", 0 0;
v0x5d87f6a737c0_0 .net "start", 0 0, v0x5d87f6a79a70_0;  alias, 1 drivers
v0x5d87f6a73880_0 .var "state", 2 0;
E_0x5d87f6a13940 .event anyedge, v0x5d87f6a73880_0, v0x5d87f6a737c0_0, v0x5d87f6a40ce0_0;
E_0x5d87f6a13ba0 .event posedge, v0x5d87f6a73640_0, v0x5d87f6a40be0_0;
E_0x5d87f6a136f0 .event posedge, v0x5d87f6a40be0_0;
S_0x5d87f6a73b00 .scope module, "sinDataPath" "sinDataPathUnit" 3 251, 3 73 0, S_0x5d87f69d8470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "cntUp";
    .port_info 3 /INPUT 1 "init0";
    .port_info 4 /INPUT 1 "ldX";
    .port_info 5 /INPUT 1 "ldT";
    .port_info 6 /INPUT 1 "initT1";
    .port_info 7 /INPUT 1 "initSin1";
    .port_info 8 /INPUT 1 "ldSin";
    .port_info 9 /INPUT 1 "selXorI";
    .port_info 10 /INPUT 16 "xBus";
    .port_info 11 /OUTPUT 1 "cnt4";
    .port_info 12 /OUTPUT 18 "rBus";
L_0x5d87f6a421b0 .functor OR 1, v0x5d87f6a733e0_0, v0x5d87f6a73260_0, C4<0>, C4<0>;
L_0x5d87f6a3dc70 .functor BUFZ 18, L_0x5d87f6a8aae0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x5d87f6a19e20 .functor BUFZ 18, v0x5d87f6a751f0_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
v0x5d87f6a768b0_0 .net *"_ivl_12", 31 0, L_0x5d87f6a8a0d0;  1 drivers
L_0x77068b0d80a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d87f6a769b0_0 .net *"_ivl_15", 15 0, L_0x77068b0d80a8;  1 drivers
v0x5d87f6a76a90_0 .net *"_ivl_16", 31 0, L_0x5d87f6a8a240;  1 drivers
L_0x77068b0d80f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d87f6a76b50_0 .net *"_ivl_19", 15 0, L_0x77068b0d80f0;  1 drivers
L_0x77068b0d8138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5d87f6a76c30_0 .net/2u *"_ivl_26", 1 0, L_0x77068b0d8138;  1 drivers
v0x5d87f6a76d10_0 .net *"_ivl_30", 17 0, L_0x5d87f6a8a8a0;  1 drivers
v0x5d87f6a76df0_0 .net *"_ivl_32", 17 0, L_0x5d87f6a8aa40;  1 drivers
L_0x77068b0d8180 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5d87f6a76ed0_0 .net/2u *"_ivl_38", 2 0, L_0x77068b0d8180;  1 drivers
L_0x77068b0d8060 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d87f6a76fb0_0 .net/2u *"_ivl_4", 15 0, L_0x77068b0d8060;  1 drivers
v0x5d87f6a77120_0 .net *"_ivl_6", 15 0, L_0x5d87f6a89da0;  1 drivers
v0x5d87f6a77200_0 .net "addOut", 17 0, L_0x5d87f6a3dc70;  1 drivers
v0x5d87f6a772c0_0 .net "clk", 0 0, v0x5d87f6a79710_0;  alias, 1 drivers
v0x5d87f6a77360_0 .net "cnt4", 0 0, L_0x5d87f6a8ad30;  alias, 1 drivers
v0x5d87f6a77430_0 .net "cntOut", 2 0, v0x5d87f6a741b0_0;  1 drivers
v0x5d87f6a774d0_0 .net "cntUp", 0 0, v0x5d87f6a422d0_0;  alias, 1 drivers
v0x5d87f6a77570_0 .net "init0", 0 0, v0x5d87f6a3de10_0;  alias, 1 drivers
v0x5d87f6a77660_0 .net "initSin1", 0 0, v0x5d87f6a3df10_0;  alias, 1 drivers
v0x5d87f6a77750_0 .net "initT1", 0 0, v0x5d87f6a73260_0;  alias, 1 drivers
v0x5d87f6a77840_0 .net "isOdd", 0 0, L_0x5d87f6a8a670;  1 drivers
v0x5d87f6a778e0_0 .net "ldSin", 0 0, v0x5d87f6a73320_0;  alias, 1 drivers
v0x5d87f6a779d0_0 .net "ldT", 0 0, v0x5d87f6a733e0_0;  alias, 1 drivers
v0x5d87f6a77a70_0 .net "ldX", 0 0, v0x5d87f6a734a0_0;  alias, 1 drivers
v0x5d87f6a77b60_0 .net "lutOut", 15 0, v0x5d87f6a74820_0;  1 drivers
v0x5d87f6a77c00_0 .net "multOut", 15 0, L_0x5d87f6a8a530;  1 drivers
v0x5d87f6a77cc0_0 .net "multResult", 31 0, L_0x5d87f6a8a3b0;  1 drivers
v0x5d87f6a77da0_0 .net "muxOut", 15 0, L_0x5d87f6a8a030;  1 drivers
v0x5d87f6a77e80_0 .net "nextSum", 17 0, L_0x5d87f6a8aae0;  1 drivers
v0x5d87f6a77f60_0 .net "rBus", 17 0, L_0x5d87f6a19e20;  alias, 1 drivers
v0x5d87f6a78040_0 .net "rst", 0 0, v0x5d87f6a799d0_0;  alias, 1 drivers
v0x5d87f6a780e0_0 .net "selXorI", 0 0, v0x5d87f6a73700_0;  alias, 1 drivers
v0x5d87f6a78180_0 .net "sinOut", 17 0, v0x5d87f6a751f0_0;  1 drivers
v0x5d87f6a78220_0 .net "tOut", 15 0, v0x5d87f6a75be0_0;  1 drivers
v0x5d87f6a782c0_0 .net "term", 17 0, L_0x5d87f6a8a7b0;  1 drivers
v0x5d87f6a78380_0 .net "xBus", 15 0, v0x5d87f6a79bb0_0;  alias, 1 drivers
v0x5d87f6a78440_0 .net "xOut", 15 0, v0x5d87f6a765c0_0;  1 drivers
L_0x5d87f6a89da0 .functor MUXZ 16, L_0x77068b0d8060, L_0x5d87f6a8a530, v0x5d87f6a733e0_0, C4<>;
L_0x5d87f6a89ed0 .functor MUXZ 16, L_0x5d87f6a89da0, v0x5d87f6a79bb0_0, v0x5d87f6a73260_0, C4<>;
L_0x5d87f6a8a030 .functor MUXZ 16, v0x5d87f6a74820_0, v0x5d87f6a765c0_0, v0x5d87f6a73700_0, C4<>;
L_0x5d87f6a8a0d0 .concat [ 16 16 0 0], v0x5d87f6a75be0_0, L_0x77068b0d80a8;
L_0x5d87f6a8a240 .concat [ 16 16 0 0], L_0x5d87f6a8a030, L_0x77068b0d80f0;
L_0x5d87f6a8a3b0 .arith/mult 32, L_0x5d87f6a8a0d0, L_0x5d87f6a8a240;
L_0x5d87f6a8a530 .part L_0x5d87f6a8a3b0, 16, 16;
L_0x5d87f6a8a670 .part v0x5d87f6a741b0_0, 0, 1;
L_0x5d87f6a8a7b0 .concat [ 16 2 0 0], v0x5d87f6a75be0_0, L_0x77068b0d8138;
L_0x5d87f6a8a8a0 .arith/sub 18, v0x5d87f6a751f0_0, L_0x5d87f6a8a7b0;
L_0x5d87f6a8aa40 .arith/sum 18, v0x5d87f6a751f0_0, L_0x5d87f6a8a7b0;
L_0x5d87f6a8aae0 .functor MUXZ 18, L_0x5d87f6a8aa40, L_0x5d87f6a8a8a0, L_0x5d87f6a8a670, C4<>;
L_0x5d87f6a8ad30 .cmp/eq 3, v0x5d87f6a741b0_0, L_0x77068b0d8180;
S_0x5d87f6a73df0 .scope module, "cntr" "cntReg" 3 106, 3 30 0, S_0x5d87f6a73b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "cntUp";
    .port_info 3 /INPUT 1 "init0";
    .port_info 4 /OUTPUT 3 "cnt";
P_0x5d87f6a73fd0 .param/l "m" 0 3 31, +C4<00000000000000000000000000000011>;
v0x5d87f6a740f0_0 .net "clk", 0 0, v0x5d87f6a79710_0;  alias, 1 drivers
v0x5d87f6a741b0_0 .var "cnt", 2 0;
v0x5d87f6a74270_0 .net "cntUp", 0 0, v0x5d87f6a422d0_0;  alias, 1 drivers
v0x5d87f6a74310_0 .net "init0", 0 0, v0x5d87f6a3de10_0;  alias, 1 drivers
v0x5d87f6a743b0_0 .net "rst", 0 0, v0x5d87f6a799d0_0;  alias, 1 drivers
S_0x5d87f6a744c0 .scope module, "lut" "sinLUT" 3 111, 3 52 0, S_0x5d87f6a73b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "addr";
    .port_info 1 /OUTPUT 16 "out";
v0x5d87f6a74740_0 .net "addr", 2 0, v0x5d87f6a741b0_0;  alias, 1 drivers
v0x5d87f6a74820_0 .var "dataOut", 15 0;
v0x5d87f6a748e0_0 .net "out", 15 0, v0x5d87f6a74820_0;  alias, 1 drivers
E_0x5d87f6a746c0 .event anyedge, v0x5d87f6a741b0_0, v0x5d87f6a74820_0;
S_0x5d87f6a74a30 .scope module, "sReg" "nBitReg" 3 131, 3 7 0, S_0x5d87f6a73b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "init";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 18 "in";
    .port_info 5 /OUTPUT 18 "out";
P_0x5d87f6a57940 .param/l "INIT_VALUE" 0 3 9, C4<000000000000000000>;
P_0x5d87f6a57980 .param/l "n" 0 3 8, +C4<00000000000000000000000000010010>;
v0x5d87f6a74ed0_0 .net "clk", 0 0, v0x5d87f6a79710_0;  alias, 1 drivers
v0x5d87f6a74f70_0 .net "in", 17 0, L_0x5d87f6a3dc70;  alias, 1 drivers
v0x5d87f6a75050_0 .net "init", 0 0, v0x5d87f6a3df10_0;  alias, 1 drivers
v0x5d87f6a75120_0 .net "load", 0 0, v0x5d87f6a73320_0;  alias, 1 drivers
v0x5d87f6a751f0_0 .var "out", 17 0;
v0x5d87f6a752e0_0 .net "rst", 0 0, v0x5d87f6a799d0_0;  alias, 1 drivers
S_0x5d87f6a754b0 .scope module, "tReg" "nBitReg" 3 122, 3 7 0, S_0x5d87f6a73b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "init";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 16 "in";
    .port_info 5 /OUTPUT 16 "out";
P_0x5d87f6a74d30 .param/l "INIT_VALUE" 0 3 9, C4<0000000000000000>;
P_0x5d87f6a74d70 .param/l "n" 0 3 8, +C4<00000000000000000000000000010000>;
v0x5d87f6a758d0_0 .net "clk", 0 0, v0x5d87f6a79710_0;  alias, 1 drivers
v0x5d87f6a75990_0 .net "in", 15 0, L_0x5d87f6a89ed0;  1 drivers
v0x5d87f6a75a70_0 .net "init", 0 0, v0x5d87f6a73260_0;  alias, 1 drivers
v0x5d87f6a75b40_0 .net "load", 0 0, L_0x5d87f6a421b0;  1 drivers
v0x5d87f6a75be0_0 .var "out", 15 0;
v0x5d87f6a75ca0_0 .net "rst", 0 0, v0x5d87f6a799d0_0;  alias, 1 drivers
S_0x5d87f6a75e40 .scope module, "xReg" "nBitReg" 3 116, 3 7 0, S_0x5d87f6a73b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "init";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 16 "in";
    .port_info 5 /OUTPUT 16 "out";
P_0x5d87f6a757a0 .param/l "INIT_VALUE" 0 3 9, C4<0000000000000000>;
P_0x5d87f6a757e0 .param/l "n" 0 3 8, +C4<00000000000000000000000000010000>;
v0x5d87f6a762b0_0 .net "clk", 0 0, v0x5d87f6a79710_0;  alias, 1 drivers
v0x5d87f6a76370_0 .net "in", 15 0, v0x5d87f6a79bb0_0;  alias, 1 drivers
L_0x77068b0d8018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d87f6a76450_0 .net "init", 0 0, L_0x77068b0d8018;  1 drivers
v0x5d87f6a764f0_0 .net "load", 0 0, v0x5d87f6a734a0_0;  alias, 1 drivers
v0x5d87f6a765c0_0 .var "out", 15 0;
v0x5d87f6a76680_0 .net "rst", 0 0, v0x5d87f6a799d0_0;  alias, 1 drivers
S_0x5d87f6a791d0 .scope function.vec4.s1, "is_within_margin" "is_within_margin" 2 30, 2 30 0, S_0x5d87f6a499d0;
 .timescale -9 -12;
v0x5d87f6a793d0_0 .var "actual", 17 0;
v0x5d87f6a794b0_0 .var "expected", 17 0;
; Variable is_within_margin is vec4 return value of scope S_0x5d87f6a791d0
v0x5d87f6a79630_0 .var "margin", 17 0;
TD_sin_tb.is_within_margin ;
    %load/vec4 v0x5d87f6a793d0_0;
    %load/vec4 v0x5d87f6a794b0_0;
    %load/vec4 v0x5d87f6a79630_0;
    %add;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_0.0, 5;
    %load/vec4 v0x5d87f6a794b0_0;
    %load/vec4 v0x5d87f6a79630_0;
    %sub;
    %load/vec4 v0x5d87f6a793d0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.0;
    %ret/vec4 0, 0, 1;  Assign to is_within_margin (store_vec4_to_lval)
    %end;
    .scope S_0x5d87f69d8600;
T_1 ;
    %wait E_0x5d87f6a136f0;
    %vpi_call 3 181 "$display", "Time %0t: Control State=%d", $time, v0x5d87f6a73880_0 {0 0 0};
    %vpi_call 3 182 "$display", "  Signals: ldX=%b initT1=%b initSin1=%b init0=%b ldT=%b ldSin=%b selXorI=%b cntUp=%b done=%b", v0x5d87f6a734a0_0, v0x5d87f6a73260_0, v0x5d87f6a3df10_0, v0x5d87f6a3de10_0, v0x5d87f6a733e0_0, v0x5d87f6a73320_0, v0x5d87f6a73700_0, v0x5d87f6a422d0_0, v0x5d87f6a423d0_0 {0 0 0};
    %jmp T_1;
    .thread T_1;
    .scope S_0x5d87f69d8600;
T_2 ;
    %wait E_0x5d87f6a13ba0;
    %load/vec4 v0x5d87f6a73640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5d87f6a73880_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5d87f6a73560_0;
    %assign/vec4 v0x5d87f6a73880_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5d87f69d8600;
T_3 ;
    %wait E_0x5d87f6a13940;
    %load/vec4 v0x5d87f6a73880_0;
    %store/vec4 v0x5d87f6a73560_0, 0, 3;
    %pushi/vec4 0, 0, 9;
    %split/vec4 1;
    %store/vec4 v0x5d87f6a423d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x5d87f6a422d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x5d87f6a73700_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x5d87f6a73320_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x5d87f6a733e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x5d87f6a3de10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x5d87f6a3df10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x5d87f6a73260_0, 0, 1;
    %store/vec4 v0x5d87f6a734a0_0, 0, 1;
    %load/vec4 v0x5d87f6a73880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5d87f6a73560_0, 0, 3;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x5d87f6a737c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5d87f6a73560_0, 0, 3;
T_3.8 ;
    %jmp T_3.7;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d87f6a734a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d87f6a73260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d87f6a3df10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d87f6a3de10_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5d87f6a73560_0, 0, 3;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d87f6a73700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d87f6a733e0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5d87f6a73560_0, 0, 3;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d87f6a73700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d87f6a733e0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5d87f6a73560_0, 0, 3;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d87f6a73320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d87f6a422d0_0, 0, 1;
    %load/vec4 v0x5d87f6a40ce0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %store/vec4 v0x5d87f6a73560_0, 0, 3;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d87f6a423d0_0, 0, 1;
    %load/vec4 v0x5d87f6a737c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %store/vec4 v0x5d87f6a73560_0, 0, 3;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5d87f6a73df0;
T_4 ;
    %wait E_0x5d87f6a13ba0;
    %load/vec4 v0x5d87f6a743b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5d87f6a741b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5d87f6a74310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5d87f6a741b0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5d87f6a74270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x5d87f6a741b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5d87f6a741b0_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5d87f6a744c0;
T_5 ;
    %wait E_0x5d87f6a746c0;
    %load/vec4 v0x5d87f6a74740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5d87f6a74820_0, 0, 16;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x5d87f6a74820_0, 0, 16;
    %jmp T_5.5;
T_5.1 ;
    %pushi/vec4 10923, 0, 16;
    %store/vec4 v0x5d87f6a74820_0, 0, 16;
    %jmp T_5.5;
T_5.2 ;
    %pushi/vec4 2184, 0, 16;
    %store/vec4 v0x5d87f6a74820_0, 0, 16;
    %jmp T_5.5;
T_5.3 ;
    %pushi/vec4 327, 0, 16;
    %store/vec4 v0x5d87f6a74820_0, 0, 16;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %vpi_call 3 65 "$display", "Time %0t: LUT access - addr=%d, out=%h", $time, v0x5d87f6a74740_0, v0x5d87f6a74820_0 {0 0 0};
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5d87f6a75e40;
T_6 ;
    %wait E_0x5d87f6a13ba0;
    %load/vec4 v0x5d87f6a76680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5d87f6a765c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5d87f6a76450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5d87f6a765c0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5d87f6a764f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x5d87f6a76370_0;
    %assign/vec4 v0x5d87f6a765c0_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5d87f6a754b0;
T_7 ;
    %wait E_0x5d87f6a13ba0;
    %load/vec4 v0x5d87f6a75ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5d87f6a75be0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5d87f6a75a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5d87f6a75be0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5d87f6a75b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x5d87f6a75990_0;
    %assign/vec4 v0x5d87f6a75be0_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5d87f6a74a30;
T_8 ;
    %wait E_0x5d87f6a13ba0;
    %load/vec4 v0x5d87f6a752e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x5d87f6a751f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5d87f6a75050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x5d87f6a751f0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5d87f6a75120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x5d87f6a74f70_0;
    %assign/vec4 v0x5d87f6a751f0_0, 0;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5d87f6a73b00;
T_9 ;
    %wait E_0x5d87f6a136f0;
    %vpi_call 3 97 "$display", "Time %0t: DataPath Signals:", $time {0 0 0};
    %vpi_call 3 98 "$display", "  cntOut=%d, isOdd=%b", v0x5d87f6a77430_0, v0x5d87f6a77840_0 {0 0 0};
    %vpi_call 3 99 "$display", "  xOut=%h, tOut=%h, lutOut=%h", v0x5d87f6a78440_0, v0x5d87f6a78220_0, v0x5d87f6a77b60_0 {0 0 0};
    %vpi_call 3 100 "$display", "  multResult=%h, sinOut=%h", v0x5d87f6a77cc0_0, v0x5d87f6a78180_0 {0 0 0};
    %vpi_call 3 101 "$display", "  Control signals: ldX=%b, ldT=%b, initT1=%b, ldSin=%b", v0x5d87f6a77a70_0, v0x5d87f6a779d0_0, v0x5d87f6a77750_0, v0x5d87f6a778e0_0 {0 0 0};
    %jmp T_9;
    .thread T_9;
    .scope S_0x5d87f6a499d0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d87f6a79710_0, 0, 1;
T_10.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5d87f6a79710_0;
    %inv;
    %store/vec4 v0x5d87f6a79710_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0x5d87f6a499d0;
T_11 ;
    %vpi_call 2 43 "$dumpfile", "sin_test.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5d87f6a499d0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d87f6a799d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d87f6a79a70_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5d87f6a79bb0_0, 0, 16;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d87f6a799d0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 55 "$display", "\012Test Case 1: sin(0)" {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5d87f6a79bb0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d87f6a79a70_0, 0, 1;
    %wait E_0x5d87f6a13460;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d87f6a79a70_0, 0, 1;
    %vpi_call 2 60 "$display", "Input x = 0.0 rad" {0 0 0};
    %vpi_call 2 61 "$display", "Expected: 18'h00000 (0.0)" {0 0 0};
    %vpi_call 2 62 "$display", "Got:      18'h%h", v0x5d87f6a798e0_0 {0 0 0};
    %load/vec4 v0x5d87f6a798e0_0;
    %pushi/vec4 0, 0, 18;
    %pushi/vec4 256, 0, 18;
    %store/vec4 v0x5d87f6a79630_0, 0, 18;
    %store/vec4 v0x5d87f6a794b0_0, 0, 18;
    %store/vec4 v0x5d87f6a793d0_0, 0, 18;
    %callf/vec4 TD_sin_tb.is_within_margin, S_0x5d87f6a791d0;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %vpi_call 2 63 "$display", "Status:   %s", S<0,vec4,u32> {1 0 0};
    %delay 50000, 0;
    %vpi_call 2 69 "$display", "\012Test Case 2: sin(pi/6)" {0 0 0};
    %pushi/vec4 34304, 0, 16;
    %store/vec4 v0x5d87f6a79bb0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d87f6a79a70_0, 0, 1;
    %wait E_0x5d87f6a13460;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d87f6a79a70_0, 0, 1;
    %vpi_call 2 74 "$display", "Input x = pi/6 (\342\211\2100.5236 rad)" {0 0 0};
    %vpi_call 2 75 "$display", "Expected: 18'h08000 (0.5)" {0 0 0};
    %vpi_call 2 76 "$display", "Got:      18'h%h", v0x5d87f6a798e0_0 {0 0 0};
    %load/vec4 v0x5d87f6a798e0_0;
    %pushi/vec4 32768, 0, 18;
    %pushi/vec4 256, 0, 18;
    %store/vec4 v0x5d87f6a79630_0, 0, 18;
    %store/vec4 v0x5d87f6a794b0_0, 0, 18;
    %store/vec4 v0x5d87f6a793d0_0, 0, 18;
    %callf/vec4 TD_sin_tb.is_within_margin, S_0x5d87f6a791d0;
    %flag_set/vec4 8;
    %jmp/0 T_11.2, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_11.3, 8;
T_11.2 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_11.3, 8;
 ; End of false expr.
    %blend;
T_11.3;
    %vpi_call 2 77 "$display", "Status:   %s", S<0,vec4,u32> {1 0 0};
    %delay 50000, 0;
    %vpi_call 2 84 "$display", "\012Test Case 3: sin(pi/4)" {0 0 0};
    %pushi/vec4 51440, 0, 16;
    %store/vec4 v0x5d87f6a79bb0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d87f6a79a70_0, 0, 1;
    %wait E_0x5d87f6a13460;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d87f6a79a70_0, 0, 1;
    %vpi_call 2 89 "$display", "Input x = pi/4 (\342\211\2100.7854 rad)" {0 0 0};
    %vpi_call 2 90 "$display", "Expected: 18'h0B505 (\342\211\2100.7071)" {0 0 0};
    %vpi_call 2 91 "$display", "Got:      18'h%h", v0x5d87f6a798e0_0 {0 0 0};
    %load/vec4 v0x5d87f6a798e0_0;
    %pushi/vec4 46341, 0, 18;
    %pushi/vec4 256, 0, 18;
    %store/vec4 v0x5d87f6a79630_0, 0, 18;
    %store/vec4 v0x5d87f6a794b0_0, 0, 18;
    %store/vec4 v0x5d87f6a793d0_0, 0, 18;
    %callf/vec4 TD_sin_tb.is_within_margin, S_0x5d87f6a791d0;
    %flag_set/vec4 8;
    %jmp/0 T_11.4, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_11.5, 8;
T_11.4 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_11.5, 8;
 ; End of false expr.
    %blend;
T_11.5;
    %vpi_call 2 92 "$display", "Status:   %s", S<0,vec4,u32> {1 0 0};
    %delay 50000, 0;
    %vpi_call 2 101 "$display", "\012Test Case 4: sin(-pi/6)" {0 0 0};
    %pushi/vec4 31232, 0, 16;
    %store/vec4 v0x5d87f6a79bb0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d87f6a79a70_0, 0, 1;
    %wait E_0x5d87f6a13460;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d87f6a79a70_0, 0, 1;
    %vpi_call 2 106 "$display", "Input x = -pi/6 (\342\211\210-0.5236 rad)" {0 0 0};
    %vpi_call 2 107 "$display", "Expected: 18'h38000 (-0.5)" {0 0 0};
    %vpi_call 2 108 "$display", "Got:      18'h%h", v0x5d87f6a798e0_0 {0 0 0};
    %load/vec4 v0x5d87f6a798e0_0;
    %pushi/vec4 229376, 0, 18;
    %pushi/vec4 256, 0, 18;
    %store/vec4 v0x5d87f6a79630_0, 0, 18;
    %store/vec4 v0x5d87f6a794b0_0, 0, 18;
    %store/vec4 v0x5d87f6a793d0_0, 0, 18;
    %callf/vec4 TD_sin_tb.is_within_margin, S_0x5d87f6a791d0;
    %flag_set/vec4 8;
    %jmp/0 T_11.6, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_11.7, 8;
T_11.6 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_11.7, 8;
 ; End of false expr.
    %blend;
T_11.7;
    %vpi_call 2 109 "$display", "Status:   %s", S<0,vec4,u32> {1 0 0};
    %delay 50000, 0;
    %vpi_call 2 114 "$display", "\012Test Case 5: Reset during operation" {0 0 0};
    %pushi/vec4 34304, 0, 16;
    %store/vec4 v0x5d87f6a79bb0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d87f6a79a70_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d87f6a799d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d87f6a799d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d87f6a79a70_0, 0, 1;
    %vpi_call 2 122 "$display", "Reset test completed" {0 0 0};
    %vpi_call 2 123 "$display", "Expected after reset: 18'h00000" {0 0 0};
    %vpi_call 2 124 "$display", "Got:                 18'h%h", v0x5d87f6a798e0_0 {0 0 0};
    %load/vec4 v0x5d87f6a798e0_0;
    %cmpi/e 0, 0, 18;
    %flag_mov 8, 4;
    %jmp/0 T_11.8, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_11.9, 8;
T_11.8 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_11.9, 8;
 ; End of false expr.
    %blend;
T_11.9;
    %vpi_call 2 125 "$display", "Status:              %s", S<0,vec4,u32> {1 0 0};
    %delay 50000, 0;
    %vpi_call 2 130 "$display", "\012Test Case 6: Back-to-back calculations" {0 0 0};
    %pushi/vec4 13107, 0, 16;
    %store/vec4 v0x5d87f6a79bb0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d87f6a79a70_0, 0, 1;
    %wait E_0x5d87f6a13460;
    %delay 10000, 0;
    %vpi_call 2 137 "$display", "First calculation (sin(0.2)):" {0 0 0};
    %vpi_call 2 139 "$display", "Expected: ~18'h32FC (\342\211\2100.1987)" {0 0 0};
    %vpi_call 2 140 "$display", "Got:      18'h%h", v0x5d87f6a798e0_0 {0 0 0};
    %load/vec4 v0x5d87f6a798e0_0;
    %pushi/vec4 13052, 0, 18;
    %pushi/vec4 256, 0, 18;
    %store/vec4 v0x5d87f6a79630_0, 0, 18;
    %store/vec4 v0x5d87f6a794b0_0, 0, 18;
    %store/vec4 v0x5d87f6a793d0_0, 0, 18;
    %callf/vec4 TD_sin_tb.is_within_margin, S_0x5d87f6a791d0;
    %flag_set/vec4 8;
    %jmp/0 T_11.10, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_11.11, 8;
T_11.10 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_11.11, 8;
 ; End of false expr.
    %blend;
T_11.11;
    %vpi_call 2 141 "$display", "Status:   %s", S<0,vec4,u32> {1 0 0};
    %pushi/vec4 19501, 0, 16;
    %store/vec4 v0x5d87f6a79bb0_0, 0, 16;
    %wait E_0x5d87f6a13460;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d87f6a79a70_0, 0, 1;
    %vpi_call 2 149 "$display", "Second calculation (sin(0.3)):" {0 0 0};
    %vpi_call 2 150 "$display", "Expected: ~18'h4B14 (\342\211\2100.2955)" {0 0 0};
    %vpi_call 2 151 "$display", "Got:      18'h%h", v0x5d87f6a798e0_0 {0 0 0};
    %load/vec4 v0x5d87f6a798e0_0;
    %pushi/vec4 19220, 0, 18;
    %pushi/vec4 256, 0, 18;
    %store/vec4 v0x5d87f6a79630_0, 0, 18;
    %store/vec4 v0x5d87f6a794b0_0, 0, 18;
    %store/vec4 v0x5d87f6a793d0_0, 0, 18;
    %callf/vec4 TD_sin_tb.is_within_margin, S_0x5d87f6a791d0;
    %flag_set/vec4 8;
    %jmp/0 T_11.12, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_11.13, 8;
T_11.12 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_11.13, 8;
 ; End of false expr.
    %blend;
T_11.13;
    %vpi_call 2 152 "$display", "Status:   %s", S<0,vec4,u32> {1 0 0};
    %delay 100000, 0;
    %vpi_call 2 155 "$display", "\012Testbench completed" {0 0 0};
    %vpi_call 2 156 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x5d87f6a499d0;
T_12 ;
    %delay 100000000, 0;
    %vpi_call 2 162 "$display", "Timeout: Simulation took too long!" {0 0 0};
    %vpi_call 2 163 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sinTB.v";
    "sin.v";
