# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../VHDL/BRAM_simulation.vhd" \

# Do not sort compile order
nosort
