set ::env(PROJECT_NAME) ss_pcm
set ::env(DESIGN_TOP) pcm_slv
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/iwls2005_designs/ss_pcm/rtl/verilog
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/iwls2005_designs/ss_pcm/rtl/verilog/ss_pcm.v
set ::env(CLOCK_COUNT) 2
set ::env(DOMAIN) iwls2005_designs
