

================================================================
== Vivado HLS Report for 'StreamingMaxPool_Pre'
================================================================
* Date:           Mon Mar  1 07:34:50 2021

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        project_StreamingMaxPool_Batch_0
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.532 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2032|     2032| 20.320 us | 20.320 us |  2032|  2032|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       14|       14|         1|          -|          -|    14|    no    |
        |- Loop 2     |     2016|     2016|       144|          -|          -|    14|    no    |
        | + Loop 2.1  |      112|      112|         2|          2|          1|    56|    yes   |
        | + Loop 2.2  |       28|       28|         2|          -|          -|    14|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 
4 --> 6 5 
5 --> 4 
6 --> 7 
7 --> 8 3 
8 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %out_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %in_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%buf_0_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 11 'alloca' 'buf_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%buf_1_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 12 'alloca' 'buf_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%buf_2_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 13 'alloca' 'buf_2_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%buf_3_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 14 'alloca' 'buf_3_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%buf_4_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 15 'alloca' 'buf_4_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%buf_5_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 16 'alloca' 'buf_5_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%buf_6_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 17 'alloca' 'buf_6_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%buf_7_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 18 'alloca' 'buf_7_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%buf_8_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 19 'alloca' 'buf_8_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buf_9_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 20 'alloca' 'buf_9_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buf_10_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 21 'alloca' 'buf_10_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buf_11_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 22 'alloca' 'buf_11_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%buf_12_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 23 'alloca' 'buf_12_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buf_13_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 24 'alloca' 'buf_13_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buf_14_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 25 'alloca' 'buf_14_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%buf_15_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 26 'alloca' 'buf_15_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%buf_16_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 27 'alloca' 'buf_16_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%buf_17_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 28 'alloca' 'buf_17_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%buf_18_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 29 'alloca' 'buf_18_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buf_19_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 30 'alloca' 'buf_19_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%buf_20_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 31 'alloca' 'buf_20_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%buf_21_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 32 'alloca' 'buf_21_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%buf_22_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 33 'alloca' 'buf_22_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%buf_23_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 34 'alloca' 'buf_23_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%buf_24_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 35 'alloca' 'buf_24_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%buf_25_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 36 'alloca' 'buf_25_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%buf_26_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 37 'alloca' 'buf_26_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%buf_27_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 38 'alloca' 'buf_27_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%buf_28_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 39 'alloca' 'buf_28_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%buf_29_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 40 'alloca' 'buf_29_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%buf_30_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 41 'alloca' 'buf_30_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%buf_31_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 42 'alloca' 'buf_31_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%buf_32_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 43 'alloca' 'buf_32_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%buf_33_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 44 'alloca' 'buf_33_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%buf_34_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 45 'alloca' 'buf_34_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%buf_35_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 46 'alloca' 'buf_35_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%buf_36_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 47 'alloca' 'buf_36_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%buf_37_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 48 'alloca' 'buf_37_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%buf_38_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 49 'alloca' 'buf_38_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%buf_39_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 50 'alloca' 'buf_39_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%buf_40_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 51 'alloca' 'buf_40_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%buf_41_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 52 'alloca' 'buf_41_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%buf_42_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 53 'alloca' 'buf_42_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%buf_43_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 54 'alloca' 'buf_43_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%buf_44_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 55 'alloca' 'buf_44_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%buf_45_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 56 'alloca' 'buf_45_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%buf_46_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 57 'alloca' 'buf_46_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%buf_47_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 58 'alloca' 'buf_47_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%buf_48_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 59 'alloca' 'buf_48_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%buf_49_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 60 'alloca' 'buf_49_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%buf_50_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 61 'alloca' 'buf_50_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%buf_51_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 62 'alloca' 'buf_51_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%buf_52_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 63 'alloca' 'buf_52_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%buf_53_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 64 'alloca' 'buf_53_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%buf_54_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 65 'alloca' 'buf_54_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%buf_55_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 66 'alloca' 'buf_55_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%buf_56_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 67 'alloca' 'buf_56_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%buf_57_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 68 'alloca' 'buf_57_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%buf_58_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 69 'alloca' 'buf_58_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%buf_59_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 70 'alloca' 'buf_59_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%buf_60_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 71 'alloca' 'buf_60_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%buf_61_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 72 'alloca' 'buf_61_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%buf_62_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 73 'alloca' 'buf_62_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%buf_63_V = alloca [14 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 74 'alloca' 'buf_63_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 75 [1/1] (1.76ns)   --->   "br label %1" [/workspace/finn-hlslib/maxpool.h:145]   --->   Operation 75 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %.preheader114.preheader ]"   --->   Operation 76 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.30ns)   --->   "%icmp_ln145 = icmp eq i4 %i_0, -2" [/workspace/finn-hlslib/maxpool.h:145]   --->   Operation 77 'icmp' 'icmp_ln145' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 78 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [/workspace/finn-hlslib/maxpool.h:145]   --->   Operation 79 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %icmp_ln145, label %.preheader113.preheader, label %.preheader114.preheader" [/workspace/finn-hlslib/maxpool.h:145]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i4 %i_0 to i64" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 81 'zext' 'zext_ln148' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%buf_0_V_addr = getelementptr [14 x i4]* %buf_0_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 82 'getelementptr' 'buf_0_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_0_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 83 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%buf_1_V_addr = getelementptr [14 x i4]* %buf_1_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 84 'getelementptr' 'buf_1_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_1_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 85 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%buf_2_V_addr = getelementptr [14 x i4]* %buf_2_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 86 'getelementptr' 'buf_2_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_2_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 87 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%buf_3_V_addr = getelementptr [14 x i4]* %buf_3_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 88 'getelementptr' 'buf_3_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_3_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 89 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%buf_4_V_addr = getelementptr [14 x i4]* %buf_4_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 90 'getelementptr' 'buf_4_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_4_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 91 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%buf_5_V_addr = getelementptr [14 x i4]* %buf_5_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 92 'getelementptr' 'buf_5_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_5_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 93 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%buf_6_V_addr = getelementptr [14 x i4]* %buf_6_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 94 'getelementptr' 'buf_6_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_6_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 95 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%buf_7_V_addr = getelementptr [14 x i4]* %buf_7_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 96 'getelementptr' 'buf_7_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_7_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 97 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%buf_8_V_addr = getelementptr [14 x i4]* %buf_8_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 98 'getelementptr' 'buf_8_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_8_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 99 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%buf_9_V_addr = getelementptr [14 x i4]* %buf_9_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 100 'getelementptr' 'buf_9_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_9_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 101 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%buf_10_V_addr = getelementptr [14 x i4]* %buf_10_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 102 'getelementptr' 'buf_10_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_10_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 103 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%buf_11_V_addr = getelementptr [14 x i4]* %buf_11_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 104 'getelementptr' 'buf_11_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_11_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 105 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%buf_12_V_addr = getelementptr [14 x i4]* %buf_12_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 106 'getelementptr' 'buf_12_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_12_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 107 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%buf_13_V_addr = getelementptr [14 x i4]* %buf_13_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 108 'getelementptr' 'buf_13_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_13_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 109 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%buf_14_V_addr = getelementptr [14 x i4]* %buf_14_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 110 'getelementptr' 'buf_14_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_14_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 111 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%buf_15_V_addr = getelementptr [14 x i4]* %buf_15_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 112 'getelementptr' 'buf_15_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_15_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 113 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%buf_16_V_addr = getelementptr [14 x i4]* %buf_16_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 114 'getelementptr' 'buf_16_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_16_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 115 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%buf_17_V_addr = getelementptr [14 x i4]* %buf_17_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 116 'getelementptr' 'buf_17_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_17_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 117 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%buf_18_V_addr = getelementptr [14 x i4]* %buf_18_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 118 'getelementptr' 'buf_18_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_18_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 119 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%buf_19_V_addr = getelementptr [14 x i4]* %buf_19_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 120 'getelementptr' 'buf_19_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_19_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 121 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%buf_20_V_addr = getelementptr [14 x i4]* %buf_20_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 122 'getelementptr' 'buf_20_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_20_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 123 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%buf_21_V_addr = getelementptr [14 x i4]* %buf_21_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 124 'getelementptr' 'buf_21_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_21_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 125 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%buf_22_V_addr = getelementptr [14 x i4]* %buf_22_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 126 'getelementptr' 'buf_22_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_22_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 127 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%buf_23_V_addr = getelementptr [14 x i4]* %buf_23_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 128 'getelementptr' 'buf_23_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_23_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 129 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%buf_24_V_addr = getelementptr [14 x i4]* %buf_24_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 130 'getelementptr' 'buf_24_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_24_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 131 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%buf_25_V_addr = getelementptr [14 x i4]* %buf_25_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 132 'getelementptr' 'buf_25_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_25_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 133 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%buf_26_V_addr = getelementptr [14 x i4]* %buf_26_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 134 'getelementptr' 'buf_26_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_26_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 135 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%buf_27_V_addr = getelementptr [14 x i4]* %buf_27_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 136 'getelementptr' 'buf_27_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_27_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 137 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%buf_28_V_addr = getelementptr [14 x i4]* %buf_28_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 138 'getelementptr' 'buf_28_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_28_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 139 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%buf_29_V_addr = getelementptr [14 x i4]* %buf_29_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 140 'getelementptr' 'buf_29_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_29_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 141 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%buf_30_V_addr = getelementptr [14 x i4]* %buf_30_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 142 'getelementptr' 'buf_30_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_30_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 143 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%buf_31_V_addr = getelementptr [14 x i4]* %buf_31_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 144 'getelementptr' 'buf_31_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_31_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 145 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%buf_32_V_addr = getelementptr [14 x i4]* %buf_32_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 146 'getelementptr' 'buf_32_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_32_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 147 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%buf_33_V_addr = getelementptr [14 x i4]* %buf_33_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 148 'getelementptr' 'buf_33_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_33_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 149 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%buf_34_V_addr = getelementptr [14 x i4]* %buf_34_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 150 'getelementptr' 'buf_34_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_34_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 151 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%buf_35_V_addr = getelementptr [14 x i4]* %buf_35_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 152 'getelementptr' 'buf_35_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_35_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 153 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%buf_36_V_addr = getelementptr [14 x i4]* %buf_36_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 154 'getelementptr' 'buf_36_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_36_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 155 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%buf_37_V_addr = getelementptr [14 x i4]* %buf_37_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 156 'getelementptr' 'buf_37_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_37_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 157 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%buf_38_V_addr = getelementptr [14 x i4]* %buf_38_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 158 'getelementptr' 'buf_38_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_38_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 159 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%buf_39_V_addr = getelementptr [14 x i4]* %buf_39_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 160 'getelementptr' 'buf_39_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_39_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 161 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%buf_40_V_addr = getelementptr [14 x i4]* %buf_40_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 162 'getelementptr' 'buf_40_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_40_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 163 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%buf_41_V_addr = getelementptr [14 x i4]* %buf_41_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 164 'getelementptr' 'buf_41_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_41_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 165 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%buf_42_V_addr = getelementptr [14 x i4]* %buf_42_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 166 'getelementptr' 'buf_42_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_42_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 167 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%buf_43_V_addr = getelementptr [14 x i4]* %buf_43_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 168 'getelementptr' 'buf_43_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_43_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 169 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%buf_44_V_addr = getelementptr [14 x i4]* %buf_44_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 170 'getelementptr' 'buf_44_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_44_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 171 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%buf_45_V_addr = getelementptr [14 x i4]* %buf_45_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 172 'getelementptr' 'buf_45_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_45_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 173 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%buf_46_V_addr = getelementptr [14 x i4]* %buf_46_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 174 'getelementptr' 'buf_46_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_46_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 175 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%buf_47_V_addr = getelementptr [14 x i4]* %buf_47_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 176 'getelementptr' 'buf_47_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_47_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 177 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%buf_48_V_addr = getelementptr [14 x i4]* %buf_48_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 178 'getelementptr' 'buf_48_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_48_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 179 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%buf_49_V_addr = getelementptr [14 x i4]* %buf_49_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 180 'getelementptr' 'buf_49_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_49_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 181 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%buf_50_V_addr = getelementptr [14 x i4]* %buf_50_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 182 'getelementptr' 'buf_50_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_50_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 183 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%buf_51_V_addr = getelementptr [14 x i4]* %buf_51_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 184 'getelementptr' 'buf_51_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_51_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 185 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%buf_52_V_addr = getelementptr [14 x i4]* %buf_52_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 186 'getelementptr' 'buf_52_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_52_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 187 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%buf_53_V_addr = getelementptr [14 x i4]* %buf_53_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 188 'getelementptr' 'buf_53_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_53_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 189 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%buf_54_V_addr = getelementptr [14 x i4]* %buf_54_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 190 'getelementptr' 'buf_54_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_54_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 191 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%buf_55_V_addr = getelementptr [14 x i4]* %buf_55_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 192 'getelementptr' 'buf_55_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_55_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 193 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%buf_56_V_addr = getelementptr [14 x i4]* %buf_56_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 194 'getelementptr' 'buf_56_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_56_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 195 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%buf_57_V_addr = getelementptr [14 x i4]* %buf_57_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 196 'getelementptr' 'buf_57_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_57_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 197 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%buf_58_V_addr = getelementptr [14 x i4]* %buf_58_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 198 'getelementptr' 'buf_58_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_58_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 199 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%buf_59_V_addr = getelementptr [14 x i4]* %buf_59_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 200 'getelementptr' 'buf_59_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_59_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 201 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%buf_60_V_addr = getelementptr [14 x i4]* %buf_60_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 202 'getelementptr' 'buf_60_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_60_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 203 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%buf_61_V_addr = getelementptr [14 x i4]* %buf_61_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 204 'getelementptr' 'buf_61_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_61_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 205 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%buf_62_V_addr = getelementptr [14 x i4]* %buf_62_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 206 'getelementptr' 'buf_62_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_62_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 207 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%buf_63_V_addr = getelementptr [14 x i4]* %buf_63_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 208 'getelementptr' 'buf_63_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_63_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 209 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "br label %1" [/workspace/finn-hlslib/maxpool.h:145]   --->   Operation 210 'br' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (1.76ns)   --->   "br label %.preheader113" [/workspace/finn-hlslib/maxpool.h:152]   --->   Operation 211 'br' <Predicate = (icmp_ln145)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.28>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%yp_0 = phi i4 [ %yp, %.preheader113.loopexit ], [ 0, %.preheader113.preheader ]"   --->   Operation 212 'phi' 'yp_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (1.30ns)   --->   "%icmp_ln152 = icmp eq i4 %yp_0, -2" [/workspace/finn-hlslib/maxpool.h:152]   --->   Operation 213 'icmp' 'icmp_ln152' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%empty_257 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 214 'speclooptripcount' 'empty_257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (1.73ns)   --->   "%yp = add i4 %yp_0, 1" [/workspace/finn-hlslib/maxpool.h:152]   --->   Operation 215 'add' 'yp' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "br i1 %icmp_ln152, label %66, label %.preheader110.preheader" [/workspace/finn-hlslib/maxpool.h:152]   --->   Operation 216 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (1.76ns)   --->   "br label %.preheader110" [/workspace/finn-hlslib/maxpool.h:154]   --->   Operation 217 'br' <Predicate = (!icmp_ln152)> <Delay = 1.76>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "ret void" [/workspace/finn-hlslib/maxpool.h:184]   --->   Operation 218 'ret' <Predicate = (icmp_ln152)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.53>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%indvar_flatten141 = phi i6 [ %add_ln153, %hls_label_1_end ], [ 0, %.preheader110.preheader ]" [/workspace/finn-hlslib/maxpool.h:153]   --->   Operation 219 'phi' 'indvar_flatten141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 [ %select_ln154_1, %hls_label_1_end ], [ 0, %.preheader110.preheader ]" [/workspace/finn-hlslib/maxpool.h:154]   --->   Operation 220 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%xp_0 = phi i4 [ %select_ln164, %hls_label_1_end ], [ 0, %.preheader110.preheader ]" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 221 'phi' 'xp_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%kx_0 = phi i2 [ %kx, %hls_label_1_end ], [ 0, %.preheader110.preheader ]"   --->   Operation 222 'phi' 'kx_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (1.42ns)   --->   "%icmp_ln153 = icmp eq i6 %indvar_flatten141, -8" [/workspace/finn-hlslib/maxpool.h:153]   --->   Operation 223 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 224 [1/1] (1.82ns)   --->   "%add_ln153 = add i6 %indvar_flatten141, 1" [/workspace/finn-hlslib/maxpool.h:153]   --->   Operation 224 'add' 'add_ln153' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "br i1 %icmp_ln153, label %.preheader109.preheader, label %hls_label_1_begin" [/workspace/finn-hlslib/maxpool.h:153]   --->   Operation 225 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (1.42ns)   --->   "%icmp_ln154 = icmp eq i6 %indvar_flatten, 28" [/workspace/finn-hlslib/maxpool.h:154]   --->   Operation 226 'icmp' 'icmp_ln154' <Predicate = (!icmp_ln153)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 227 [1/1] (1.02ns)   --->   "%select_ln154 = select i1 %icmp_ln154, i4 0, i4 %xp_0" [/workspace/finn-hlslib/maxpool.h:154]   --->   Operation 227 'select' 'select_ln154' <Predicate = (!icmp_ln153)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node and_ln154)   --->   "%xor_ln154 = xor i1 %icmp_ln154, true" [/workspace/finn-hlslib/maxpool.h:154]   --->   Operation 228 'xor' 'xor_ln154' <Predicate = (!icmp_ln153)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 229 [1/1] (0.95ns)   --->   "%icmp_ln156 = icmp eq i2 %kx_0, -2" [/workspace/finn-hlslib/maxpool.h:156]   --->   Operation 229 'icmp' 'icmp_ln156' <Predicate = (!icmp_ln153)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln154 = and i1 %icmp_ln156, %xor_ln154" [/workspace/finn-hlslib/maxpool.h:154]   --->   Operation 230 'and' 'and_ln154' <Predicate = (!icmp_ln153)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 231 [1/1] (1.73ns)   --->   "%xp = add i4 1, %select_ln154" [/workspace/finn-hlslib/maxpool.h:154]   --->   Operation 231 'add' 'xp' <Predicate = (!icmp_ln153)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 232 [1/1] (1.02ns)   --->   "%select_ln164 = select i1 %and_ln154, i4 %xp, i4 %select_ln154" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 232 'select' 'select_ln164' <Predicate = (!icmp_ln153)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i4 %select_ln164 to i64" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 233 'zext' 'zext_ln164' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%buf_0_V_addr_2 = getelementptr [14 x i4]* %buf_0_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 234 'getelementptr' 'buf_0_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 235 [2/2] (2.32ns)   --->   "%buf_0_V_load_1 = load i4* %buf_0_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 235 'load' 'buf_0_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%buf_1_V_addr_2 = getelementptr [14 x i4]* %buf_1_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 236 'getelementptr' 'buf_1_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 237 [2/2] (2.32ns)   --->   "%buf_1_V_load_1 = load i4* %buf_1_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 237 'load' 'buf_1_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%buf_2_V_addr_2 = getelementptr [14 x i4]* %buf_2_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 238 'getelementptr' 'buf_2_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 239 [2/2] (2.32ns)   --->   "%buf_2_V_load_1 = load i4* %buf_2_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 239 'load' 'buf_2_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%buf_3_V_addr_2 = getelementptr [14 x i4]* %buf_3_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 240 'getelementptr' 'buf_3_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 241 [2/2] (2.32ns)   --->   "%buf_3_V_load_1 = load i4* %buf_3_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 241 'load' 'buf_3_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%buf_4_V_addr_2 = getelementptr [14 x i4]* %buf_4_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 242 'getelementptr' 'buf_4_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 243 [2/2] (2.32ns)   --->   "%buf_4_V_load_1 = load i4* %buf_4_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 243 'load' 'buf_4_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%buf_5_V_addr_2 = getelementptr [14 x i4]* %buf_5_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 244 'getelementptr' 'buf_5_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 245 [2/2] (2.32ns)   --->   "%buf_5_V_load_1 = load i4* %buf_5_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 245 'load' 'buf_5_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%buf_6_V_addr_2 = getelementptr [14 x i4]* %buf_6_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 246 'getelementptr' 'buf_6_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 247 [2/2] (2.32ns)   --->   "%buf_6_V_load_1 = load i4* %buf_6_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 247 'load' 'buf_6_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%buf_7_V_addr_2 = getelementptr [14 x i4]* %buf_7_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 248 'getelementptr' 'buf_7_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 249 [2/2] (2.32ns)   --->   "%buf_7_V_load_1 = load i4* %buf_7_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 249 'load' 'buf_7_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%buf_8_V_addr_2 = getelementptr [14 x i4]* %buf_8_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 250 'getelementptr' 'buf_8_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 251 [2/2] (2.32ns)   --->   "%buf_8_V_load_1 = load i4* %buf_8_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 251 'load' 'buf_8_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%buf_9_V_addr_2 = getelementptr [14 x i4]* %buf_9_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 252 'getelementptr' 'buf_9_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 253 [2/2] (2.32ns)   --->   "%buf_9_V_load_1 = load i4* %buf_9_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 253 'load' 'buf_9_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%buf_10_V_addr_2 = getelementptr [14 x i4]* %buf_10_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 254 'getelementptr' 'buf_10_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 255 [2/2] (2.32ns)   --->   "%buf_10_V_load_1 = load i4* %buf_10_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 255 'load' 'buf_10_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%buf_11_V_addr_2 = getelementptr [14 x i4]* %buf_11_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 256 'getelementptr' 'buf_11_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 257 [2/2] (2.32ns)   --->   "%buf_11_V_load_1 = load i4* %buf_11_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 257 'load' 'buf_11_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%buf_12_V_addr_2 = getelementptr [14 x i4]* %buf_12_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 258 'getelementptr' 'buf_12_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 259 [2/2] (2.32ns)   --->   "%buf_12_V_load_1 = load i4* %buf_12_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 259 'load' 'buf_12_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%buf_13_V_addr_2 = getelementptr [14 x i4]* %buf_13_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 260 'getelementptr' 'buf_13_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 261 [2/2] (2.32ns)   --->   "%buf_13_V_load_1 = load i4* %buf_13_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 261 'load' 'buf_13_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%buf_14_V_addr_2 = getelementptr [14 x i4]* %buf_14_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 262 'getelementptr' 'buf_14_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 263 [2/2] (2.32ns)   --->   "%buf_14_V_load_1 = load i4* %buf_14_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 263 'load' 'buf_14_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%buf_15_V_addr_2 = getelementptr [14 x i4]* %buf_15_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 264 'getelementptr' 'buf_15_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 265 [2/2] (2.32ns)   --->   "%buf_15_V_load_1 = load i4* %buf_15_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 265 'load' 'buf_15_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%buf_16_V_addr_2 = getelementptr [14 x i4]* %buf_16_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 266 'getelementptr' 'buf_16_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 267 [2/2] (2.32ns)   --->   "%buf_16_V_load_1 = load i4* %buf_16_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 267 'load' 'buf_16_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%buf_17_V_addr_2 = getelementptr [14 x i4]* %buf_17_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 268 'getelementptr' 'buf_17_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 269 [2/2] (2.32ns)   --->   "%buf_17_V_load_1 = load i4* %buf_17_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 269 'load' 'buf_17_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%buf_18_V_addr_2 = getelementptr [14 x i4]* %buf_18_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 270 'getelementptr' 'buf_18_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 271 [2/2] (2.32ns)   --->   "%buf_18_V_load_1 = load i4* %buf_18_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 271 'load' 'buf_18_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%buf_19_V_addr_2 = getelementptr [14 x i4]* %buf_19_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 272 'getelementptr' 'buf_19_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 273 [2/2] (2.32ns)   --->   "%buf_19_V_load_1 = load i4* %buf_19_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 273 'load' 'buf_19_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%buf_20_V_addr_2 = getelementptr [14 x i4]* %buf_20_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 274 'getelementptr' 'buf_20_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 275 [2/2] (2.32ns)   --->   "%buf_20_V_load_1 = load i4* %buf_20_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 275 'load' 'buf_20_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%buf_21_V_addr_2 = getelementptr [14 x i4]* %buf_21_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 276 'getelementptr' 'buf_21_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 277 [2/2] (2.32ns)   --->   "%buf_21_V_load_1 = load i4* %buf_21_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 277 'load' 'buf_21_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%buf_22_V_addr_2 = getelementptr [14 x i4]* %buf_22_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 278 'getelementptr' 'buf_22_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 279 [2/2] (2.32ns)   --->   "%buf_22_V_load_1 = load i4* %buf_22_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 279 'load' 'buf_22_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%buf_23_V_addr_2 = getelementptr [14 x i4]* %buf_23_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 280 'getelementptr' 'buf_23_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 281 [2/2] (2.32ns)   --->   "%buf_23_V_load_1 = load i4* %buf_23_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 281 'load' 'buf_23_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%buf_24_V_addr_2 = getelementptr [14 x i4]* %buf_24_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 282 'getelementptr' 'buf_24_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 283 [2/2] (2.32ns)   --->   "%buf_24_V_load_1 = load i4* %buf_24_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 283 'load' 'buf_24_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%buf_25_V_addr_2 = getelementptr [14 x i4]* %buf_25_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 284 'getelementptr' 'buf_25_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 285 [2/2] (2.32ns)   --->   "%buf_25_V_load_1 = load i4* %buf_25_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 285 'load' 'buf_25_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "%buf_26_V_addr_2 = getelementptr [14 x i4]* %buf_26_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 286 'getelementptr' 'buf_26_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 287 [2/2] (2.32ns)   --->   "%buf_26_V_load_1 = load i4* %buf_26_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 287 'load' 'buf_26_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 288 [1/1] (0.00ns)   --->   "%buf_27_V_addr_2 = getelementptr [14 x i4]* %buf_27_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 288 'getelementptr' 'buf_27_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 289 [2/2] (2.32ns)   --->   "%buf_27_V_load_1 = load i4* %buf_27_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 289 'load' 'buf_27_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 290 [1/1] (0.00ns)   --->   "%buf_28_V_addr_2 = getelementptr [14 x i4]* %buf_28_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 290 'getelementptr' 'buf_28_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 291 [2/2] (2.32ns)   --->   "%buf_28_V_load_1 = load i4* %buf_28_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 291 'load' 'buf_28_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 292 [1/1] (0.00ns)   --->   "%buf_29_V_addr_2 = getelementptr [14 x i4]* %buf_29_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 292 'getelementptr' 'buf_29_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 293 [2/2] (2.32ns)   --->   "%buf_29_V_load_1 = load i4* %buf_29_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 293 'load' 'buf_29_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 294 [1/1] (0.00ns)   --->   "%buf_30_V_addr_2 = getelementptr [14 x i4]* %buf_30_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 294 'getelementptr' 'buf_30_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 295 [2/2] (2.32ns)   --->   "%buf_30_V_load_1 = load i4* %buf_30_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 295 'load' 'buf_30_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 296 [1/1] (0.00ns)   --->   "%buf_31_V_addr_2 = getelementptr [14 x i4]* %buf_31_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 296 'getelementptr' 'buf_31_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 297 [2/2] (2.32ns)   --->   "%buf_31_V_load_1 = load i4* %buf_31_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 297 'load' 'buf_31_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 298 [1/1] (0.00ns)   --->   "%buf_32_V_addr_2 = getelementptr [14 x i4]* %buf_32_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 298 'getelementptr' 'buf_32_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 299 [2/2] (2.32ns)   --->   "%buf_32_V_load_1 = load i4* %buf_32_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 299 'load' 'buf_32_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 300 [1/1] (0.00ns)   --->   "%buf_33_V_addr_2 = getelementptr [14 x i4]* %buf_33_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 300 'getelementptr' 'buf_33_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 301 [2/2] (2.32ns)   --->   "%buf_33_V_load_1 = load i4* %buf_33_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 301 'load' 'buf_33_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 302 [1/1] (0.00ns)   --->   "%buf_34_V_addr_2 = getelementptr [14 x i4]* %buf_34_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 302 'getelementptr' 'buf_34_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 303 [2/2] (2.32ns)   --->   "%buf_34_V_load_1 = load i4* %buf_34_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 303 'load' 'buf_34_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 304 [1/1] (0.00ns)   --->   "%buf_35_V_addr_2 = getelementptr [14 x i4]* %buf_35_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 304 'getelementptr' 'buf_35_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 305 [2/2] (2.32ns)   --->   "%buf_35_V_load_1 = load i4* %buf_35_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 305 'load' 'buf_35_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 306 [1/1] (0.00ns)   --->   "%buf_36_V_addr_2 = getelementptr [14 x i4]* %buf_36_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 306 'getelementptr' 'buf_36_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 307 [2/2] (2.32ns)   --->   "%buf_36_V_load_1 = load i4* %buf_36_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 307 'load' 'buf_36_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 308 [1/1] (0.00ns)   --->   "%buf_37_V_addr_2 = getelementptr [14 x i4]* %buf_37_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 308 'getelementptr' 'buf_37_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 309 [2/2] (2.32ns)   --->   "%buf_37_V_load_1 = load i4* %buf_37_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 309 'load' 'buf_37_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 310 [1/1] (0.00ns)   --->   "%buf_38_V_addr_2 = getelementptr [14 x i4]* %buf_38_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 310 'getelementptr' 'buf_38_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 311 [2/2] (2.32ns)   --->   "%buf_38_V_load_1 = load i4* %buf_38_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 311 'load' 'buf_38_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 312 [1/1] (0.00ns)   --->   "%buf_39_V_addr_2 = getelementptr [14 x i4]* %buf_39_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 312 'getelementptr' 'buf_39_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 313 [2/2] (2.32ns)   --->   "%buf_39_V_load_1 = load i4* %buf_39_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 313 'load' 'buf_39_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 314 [1/1] (0.00ns)   --->   "%buf_40_V_addr_2 = getelementptr [14 x i4]* %buf_40_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 314 'getelementptr' 'buf_40_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 315 [2/2] (2.32ns)   --->   "%buf_40_V_load_1 = load i4* %buf_40_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 315 'load' 'buf_40_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 316 [1/1] (0.00ns)   --->   "%buf_41_V_addr_2 = getelementptr [14 x i4]* %buf_41_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 316 'getelementptr' 'buf_41_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 317 [2/2] (2.32ns)   --->   "%buf_41_V_load_1 = load i4* %buf_41_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 317 'load' 'buf_41_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 318 [1/1] (0.00ns)   --->   "%buf_42_V_addr_2 = getelementptr [14 x i4]* %buf_42_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 318 'getelementptr' 'buf_42_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 319 [2/2] (2.32ns)   --->   "%buf_42_V_load_1 = load i4* %buf_42_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 319 'load' 'buf_42_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 320 [1/1] (0.00ns)   --->   "%buf_43_V_addr_2 = getelementptr [14 x i4]* %buf_43_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 320 'getelementptr' 'buf_43_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 321 [2/2] (2.32ns)   --->   "%buf_43_V_load_1 = load i4* %buf_43_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 321 'load' 'buf_43_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 322 [1/1] (0.00ns)   --->   "%buf_44_V_addr_2 = getelementptr [14 x i4]* %buf_44_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 322 'getelementptr' 'buf_44_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 323 [2/2] (2.32ns)   --->   "%buf_44_V_load_1 = load i4* %buf_44_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 323 'load' 'buf_44_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 324 [1/1] (0.00ns)   --->   "%buf_45_V_addr_2 = getelementptr [14 x i4]* %buf_45_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 324 'getelementptr' 'buf_45_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 325 [2/2] (2.32ns)   --->   "%buf_45_V_load_1 = load i4* %buf_45_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 325 'load' 'buf_45_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 326 [1/1] (0.00ns)   --->   "%buf_46_V_addr_2 = getelementptr [14 x i4]* %buf_46_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 326 'getelementptr' 'buf_46_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 327 [2/2] (2.32ns)   --->   "%buf_46_V_load_1 = load i4* %buf_46_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 327 'load' 'buf_46_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 328 [1/1] (0.00ns)   --->   "%buf_47_V_addr_2 = getelementptr [14 x i4]* %buf_47_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 328 'getelementptr' 'buf_47_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 329 [2/2] (2.32ns)   --->   "%buf_47_V_load_1 = load i4* %buf_47_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 329 'load' 'buf_47_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 330 [1/1] (0.00ns)   --->   "%buf_48_V_addr_2 = getelementptr [14 x i4]* %buf_48_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 330 'getelementptr' 'buf_48_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 331 [2/2] (2.32ns)   --->   "%buf_48_V_load_1 = load i4* %buf_48_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 331 'load' 'buf_48_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 332 [1/1] (0.00ns)   --->   "%buf_49_V_addr_2 = getelementptr [14 x i4]* %buf_49_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 332 'getelementptr' 'buf_49_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 333 [2/2] (2.32ns)   --->   "%buf_49_V_load_1 = load i4* %buf_49_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 333 'load' 'buf_49_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 334 [1/1] (0.00ns)   --->   "%buf_50_V_addr_2 = getelementptr [14 x i4]* %buf_50_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 334 'getelementptr' 'buf_50_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 335 [2/2] (2.32ns)   --->   "%buf_50_V_load_1 = load i4* %buf_50_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 335 'load' 'buf_50_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 336 [1/1] (0.00ns)   --->   "%buf_51_V_addr_2 = getelementptr [14 x i4]* %buf_51_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 336 'getelementptr' 'buf_51_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 337 [2/2] (2.32ns)   --->   "%buf_51_V_load_1 = load i4* %buf_51_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 337 'load' 'buf_51_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 338 [1/1] (0.00ns)   --->   "%buf_52_V_addr_2 = getelementptr [14 x i4]* %buf_52_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 338 'getelementptr' 'buf_52_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 339 [2/2] (2.32ns)   --->   "%buf_52_V_load_1 = load i4* %buf_52_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 339 'load' 'buf_52_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 340 [1/1] (0.00ns)   --->   "%buf_53_V_addr_2 = getelementptr [14 x i4]* %buf_53_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 340 'getelementptr' 'buf_53_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 341 [2/2] (2.32ns)   --->   "%buf_53_V_load_1 = load i4* %buf_53_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 341 'load' 'buf_53_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 342 [1/1] (0.00ns)   --->   "%buf_54_V_addr_2 = getelementptr [14 x i4]* %buf_54_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 342 'getelementptr' 'buf_54_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 343 [2/2] (2.32ns)   --->   "%buf_54_V_load_1 = load i4* %buf_54_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 343 'load' 'buf_54_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 344 [1/1] (0.00ns)   --->   "%buf_55_V_addr_2 = getelementptr [14 x i4]* %buf_55_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 344 'getelementptr' 'buf_55_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 345 [2/2] (2.32ns)   --->   "%buf_55_V_load_1 = load i4* %buf_55_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 345 'load' 'buf_55_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 346 [1/1] (0.00ns)   --->   "%buf_56_V_addr_2 = getelementptr [14 x i4]* %buf_56_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 346 'getelementptr' 'buf_56_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 347 [2/2] (2.32ns)   --->   "%buf_56_V_load_1 = load i4* %buf_56_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 347 'load' 'buf_56_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 348 [1/1] (0.00ns)   --->   "%buf_57_V_addr_2 = getelementptr [14 x i4]* %buf_57_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 348 'getelementptr' 'buf_57_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 349 [2/2] (2.32ns)   --->   "%buf_57_V_load_1 = load i4* %buf_57_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 349 'load' 'buf_57_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 350 [1/1] (0.00ns)   --->   "%buf_58_V_addr_2 = getelementptr [14 x i4]* %buf_58_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 350 'getelementptr' 'buf_58_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 351 [2/2] (2.32ns)   --->   "%buf_58_V_load_1 = load i4* %buf_58_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 351 'load' 'buf_58_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 352 [1/1] (0.00ns)   --->   "%buf_59_V_addr_2 = getelementptr [14 x i4]* %buf_59_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 352 'getelementptr' 'buf_59_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 353 [2/2] (2.32ns)   --->   "%buf_59_V_load_1 = load i4* %buf_59_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 353 'load' 'buf_59_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 354 [1/1] (0.00ns)   --->   "%buf_60_V_addr_2 = getelementptr [14 x i4]* %buf_60_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 354 'getelementptr' 'buf_60_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 355 [2/2] (2.32ns)   --->   "%buf_60_V_load_1 = load i4* %buf_60_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 355 'load' 'buf_60_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 356 [1/1] (0.00ns)   --->   "%buf_61_V_addr_2 = getelementptr [14 x i4]* %buf_61_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 356 'getelementptr' 'buf_61_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 357 [2/2] (2.32ns)   --->   "%buf_61_V_load_1 = load i4* %buf_61_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 357 'load' 'buf_61_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 358 [1/1] (0.00ns)   --->   "%buf_62_V_addr_2 = getelementptr [14 x i4]* %buf_62_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 358 'getelementptr' 'buf_62_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 359 [2/2] (2.32ns)   --->   "%buf_62_V_load_1 = load i4* %buf_62_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 359 'load' 'buf_62_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_4 : Operation 360 [1/1] (0.00ns)   --->   "%buf_63_V_addr_2 = getelementptr [14 x i4]* %buf_63_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 360 'getelementptr' 'buf_63_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 361 [2/2] (2.32ns)   --->   "%buf_63_V_load_1 = load i4* %buf_63_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 361 'load' 'buf_63_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>

State 5 <SV = 4> <Delay = 3.62>
ST_5 : Operation 362 [1/1] (0.00ns)   --->   "%empty_259 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 56, i64 56, i64 56)"   --->   Operation 362 'speclooptripcount' 'empty_259' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 363 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [/workspace/finn-hlslib/maxpool.h:156]   --->   Operation 363 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 364 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [/workspace/finn-hlslib/maxpool.h:157]   --->   Operation 364 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 365 [1/1] (0.00ns)   --->   "%p_Val2_s = call i256 @_ssdm_op_Read.axis.volatile.i256P(i256* %in_V_V)" [/workspace/finn-hlslib/maxpool.h:158]   --->   Operation 365 'read' 'p_Val2_s' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 366 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i256 %p_Val2_s to i4" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 366 'trunc' 'trunc_ln647' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 367 [1/2] (2.32ns)   --->   "%buf_0_V_load_1 = load i4* %buf_0_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 367 'load' 'buf_0_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 368 [1/1] (1.30ns)   --->   "%icmp_ln895 = icmp sgt i4 %trunc_ln647, %buf_0_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 368 'icmp' 'icmp_ln895' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 369 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895, label %2, label %._crit_edge.0" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 369 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 370 [1/1] (2.32ns)   --->   "store i4 %trunc_ln647, i4* %buf_0_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 370 'store' <Predicate = (icmp_ln895)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 371 [1/1] (0.00ns)   --->   "br label %._crit_edge.0" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 371 'br' <Predicate = (icmp_ln895)> <Delay = 0.00>
ST_5 : Operation 372 [1/1] (0.00ns)   --->   "%p_Result_1 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 4, i32 7)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 372 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 373 [1/2] (2.32ns)   --->   "%buf_1_V_load_1 = load i4* %buf_1_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 373 'load' 'buf_1_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 374 [1/1] (1.30ns)   --->   "%icmp_ln895_1 = icmp sgt i4 %p_Result_1, %buf_1_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 374 'icmp' 'icmp_ln895_1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 375 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_1, label %3, label %._crit_edge.1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 375 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 376 [1/1] (2.32ns)   --->   "store i4 %p_Result_1, i4* %buf_1_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 376 'store' <Predicate = (icmp_ln895_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 377 [1/1] (0.00ns)   --->   "br label %._crit_edge.1" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 377 'br' <Predicate = (icmp_ln895_1)> <Delay = 0.00>
ST_5 : Operation 378 [1/1] (0.00ns)   --->   "%p_Result_s = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 8, i32 11)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 378 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 379 [1/2] (2.32ns)   --->   "%buf_2_V_load_1 = load i4* %buf_2_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 379 'load' 'buf_2_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 380 [1/1] (1.30ns)   --->   "%icmp_ln895_2 = icmp sgt i4 %p_Result_s, %buf_2_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 380 'icmp' 'icmp_ln895_2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 381 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_2, label %4, label %._crit_edge.2" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 381 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 382 [1/1] (2.32ns)   --->   "store i4 %p_Result_s, i4* %buf_2_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 382 'store' <Predicate = (icmp_ln895_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 383 [1/1] (0.00ns)   --->   "br label %._crit_edge.2" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 383 'br' <Predicate = (icmp_ln895_2)> <Delay = 0.00>
ST_5 : Operation 384 [1/1] (0.00ns)   --->   "%p_Result_3 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 12, i32 15)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 384 'partselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 385 [1/2] (2.32ns)   --->   "%buf_3_V_load_1 = load i4* %buf_3_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 385 'load' 'buf_3_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 386 [1/1] (1.30ns)   --->   "%icmp_ln895_3 = icmp sgt i4 %p_Result_3, %buf_3_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 386 'icmp' 'icmp_ln895_3' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 387 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_3, label %5, label %._crit_edge.3" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 387 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 388 [1/1] (2.32ns)   --->   "store i4 %p_Result_3, i4* %buf_3_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 388 'store' <Predicate = (icmp_ln895_3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 389 [1/1] (0.00ns)   --->   "br label %._crit_edge.3" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 389 'br' <Predicate = (icmp_ln895_3)> <Delay = 0.00>
ST_5 : Operation 390 [1/1] (0.00ns)   --->   "%p_Result_4 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 16, i32 19)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 390 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 391 [1/2] (2.32ns)   --->   "%buf_4_V_load_1 = load i4* %buf_4_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 391 'load' 'buf_4_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 392 [1/1] (1.30ns)   --->   "%icmp_ln895_4 = icmp sgt i4 %p_Result_4, %buf_4_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 392 'icmp' 'icmp_ln895_4' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 393 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_4, label %6, label %._crit_edge.4" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 393 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 394 [1/1] (2.32ns)   --->   "store i4 %p_Result_4, i4* %buf_4_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 394 'store' <Predicate = (icmp_ln895_4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 395 [1/1] (0.00ns)   --->   "br label %._crit_edge.4" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 395 'br' <Predicate = (icmp_ln895_4)> <Delay = 0.00>
ST_5 : Operation 396 [1/1] (0.00ns)   --->   "%p_Result_5 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 20, i32 23)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 396 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 397 [1/2] (2.32ns)   --->   "%buf_5_V_load_1 = load i4* %buf_5_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 397 'load' 'buf_5_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 398 [1/1] (1.30ns)   --->   "%icmp_ln895_5 = icmp sgt i4 %p_Result_5, %buf_5_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 398 'icmp' 'icmp_ln895_5' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 399 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_5, label %7, label %._crit_edge.5" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 399 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 400 [1/1] (2.32ns)   --->   "store i4 %p_Result_5, i4* %buf_5_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 400 'store' <Predicate = (icmp_ln895_5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 401 [1/1] (0.00ns)   --->   "br label %._crit_edge.5" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 401 'br' <Predicate = (icmp_ln895_5)> <Delay = 0.00>
ST_5 : Operation 402 [1/1] (0.00ns)   --->   "%p_Result_6 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 24, i32 27)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 402 'partselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 403 [1/2] (2.32ns)   --->   "%buf_6_V_load_1 = load i4* %buf_6_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 403 'load' 'buf_6_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 404 [1/1] (1.30ns)   --->   "%icmp_ln895_6 = icmp sgt i4 %p_Result_6, %buf_6_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 404 'icmp' 'icmp_ln895_6' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 405 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_6, label %8, label %._crit_edge.6" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 405 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 406 [1/1] (2.32ns)   --->   "store i4 %p_Result_6, i4* %buf_6_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 406 'store' <Predicate = (icmp_ln895_6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 407 [1/1] (0.00ns)   --->   "br label %._crit_edge.6" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 407 'br' <Predicate = (icmp_ln895_6)> <Delay = 0.00>
ST_5 : Operation 408 [1/1] (0.00ns)   --->   "%p_Result_7 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 28, i32 31)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 408 'partselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 409 [1/2] (2.32ns)   --->   "%buf_7_V_load_1 = load i4* %buf_7_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 409 'load' 'buf_7_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 410 [1/1] (1.30ns)   --->   "%icmp_ln895_7 = icmp sgt i4 %p_Result_7, %buf_7_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 410 'icmp' 'icmp_ln895_7' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 411 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_7, label %9, label %._crit_edge.7" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 411 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 412 [1/1] (2.32ns)   --->   "store i4 %p_Result_7, i4* %buf_7_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 412 'store' <Predicate = (icmp_ln895_7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 413 [1/1] (0.00ns)   --->   "br label %._crit_edge.7" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 413 'br' <Predicate = (icmp_ln895_7)> <Delay = 0.00>
ST_5 : Operation 414 [1/1] (0.00ns)   --->   "%p_Result_8 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 32, i32 35)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 414 'partselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 415 [1/2] (2.32ns)   --->   "%buf_8_V_load_1 = load i4* %buf_8_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 415 'load' 'buf_8_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 416 [1/1] (1.30ns)   --->   "%icmp_ln895_8 = icmp sgt i4 %p_Result_8, %buf_8_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 416 'icmp' 'icmp_ln895_8' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 417 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_8, label %10, label %._crit_edge.8" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 417 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 418 [1/1] (2.32ns)   --->   "store i4 %p_Result_8, i4* %buf_8_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 418 'store' <Predicate = (icmp_ln895_8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 419 [1/1] (0.00ns)   --->   "br label %._crit_edge.8" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 419 'br' <Predicate = (icmp_ln895_8)> <Delay = 0.00>
ST_5 : Operation 420 [1/1] (0.00ns)   --->   "%p_Result_9 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 36, i32 39)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 420 'partselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 421 [1/2] (2.32ns)   --->   "%buf_9_V_load_1 = load i4* %buf_9_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 421 'load' 'buf_9_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 422 [1/1] (1.30ns)   --->   "%icmp_ln895_9 = icmp sgt i4 %p_Result_9, %buf_9_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 422 'icmp' 'icmp_ln895_9' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 423 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_9, label %11, label %._crit_edge.9" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 423 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 424 [1/1] (2.32ns)   --->   "store i4 %p_Result_9, i4* %buf_9_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 424 'store' <Predicate = (icmp_ln895_9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 425 [1/1] (0.00ns)   --->   "br label %._crit_edge.9" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 425 'br' <Predicate = (icmp_ln895_9)> <Delay = 0.00>
ST_5 : Operation 426 [1/1] (0.00ns)   --->   "%p_Result_2 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 40, i32 43)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 426 'partselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 427 [1/2] (2.32ns)   --->   "%buf_10_V_load_1 = load i4* %buf_10_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 427 'load' 'buf_10_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 428 [1/1] (1.30ns)   --->   "%icmp_ln895_10 = icmp sgt i4 %p_Result_2, %buf_10_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 428 'icmp' 'icmp_ln895_10' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 429 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_10, label %12, label %._crit_edge.10" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 429 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 430 [1/1] (2.32ns)   --->   "store i4 %p_Result_2, i4* %buf_10_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 430 'store' <Predicate = (icmp_ln895_10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 431 [1/1] (0.00ns)   --->   "br label %._crit_edge.10" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 431 'br' <Predicate = (icmp_ln895_10)> <Delay = 0.00>
ST_5 : Operation 432 [1/1] (0.00ns)   --->   "%p_Result_10 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 44, i32 47)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 432 'partselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 433 [1/2] (2.32ns)   --->   "%buf_11_V_load_1 = load i4* %buf_11_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 433 'load' 'buf_11_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 434 [1/1] (1.30ns)   --->   "%icmp_ln895_11 = icmp sgt i4 %p_Result_10, %buf_11_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 434 'icmp' 'icmp_ln895_11' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 435 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_11, label %13, label %._crit_edge.11" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 435 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 436 [1/1] (2.32ns)   --->   "store i4 %p_Result_10, i4* %buf_11_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 436 'store' <Predicate = (icmp_ln895_11)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 437 [1/1] (0.00ns)   --->   "br label %._crit_edge.11" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 437 'br' <Predicate = (icmp_ln895_11)> <Delay = 0.00>
ST_5 : Operation 438 [1/1] (0.00ns)   --->   "%p_Result_11 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 48, i32 51)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 438 'partselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 439 [1/2] (2.32ns)   --->   "%buf_12_V_load_1 = load i4* %buf_12_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 439 'load' 'buf_12_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 440 [1/1] (1.30ns)   --->   "%icmp_ln895_12 = icmp sgt i4 %p_Result_11, %buf_12_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 440 'icmp' 'icmp_ln895_12' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 441 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_12, label %14, label %._crit_edge.12" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 441 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 442 [1/1] (2.32ns)   --->   "store i4 %p_Result_11, i4* %buf_12_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 442 'store' <Predicate = (icmp_ln895_12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 443 [1/1] (0.00ns)   --->   "br label %._crit_edge.12" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 443 'br' <Predicate = (icmp_ln895_12)> <Delay = 0.00>
ST_5 : Operation 444 [1/1] (0.00ns)   --->   "%p_Result_12 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 52, i32 55)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 444 'partselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 445 [1/2] (2.32ns)   --->   "%buf_13_V_load_1 = load i4* %buf_13_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 445 'load' 'buf_13_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 446 [1/1] (1.30ns)   --->   "%icmp_ln895_13 = icmp sgt i4 %p_Result_12, %buf_13_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 446 'icmp' 'icmp_ln895_13' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 447 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_13, label %15, label %._crit_edge.13" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 447 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 448 [1/1] (2.32ns)   --->   "store i4 %p_Result_12, i4* %buf_13_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 448 'store' <Predicate = (icmp_ln895_13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 449 [1/1] (0.00ns)   --->   "br label %._crit_edge.13" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 449 'br' <Predicate = (icmp_ln895_13)> <Delay = 0.00>
ST_5 : Operation 450 [1/1] (0.00ns)   --->   "%p_Result_13 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 56, i32 59)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 450 'partselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 451 [1/2] (2.32ns)   --->   "%buf_14_V_load_1 = load i4* %buf_14_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 451 'load' 'buf_14_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 452 [1/1] (1.30ns)   --->   "%icmp_ln895_14 = icmp sgt i4 %p_Result_13, %buf_14_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 452 'icmp' 'icmp_ln895_14' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 453 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_14, label %16, label %._crit_edge.14" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 453 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 454 [1/1] (2.32ns)   --->   "store i4 %p_Result_13, i4* %buf_14_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 454 'store' <Predicate = (icmp_ln895_14)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 455 [1/1] (0.00ns)   --->   "br label %._crit_edge.14" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 455 'br' <Predicate = (icmp_ln895_14)> <Delay = 0.00>
ST_5 : Operation 456 [1/1] (0.00ns)   --->   "%p_Result_14 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 60, i32 63)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 456 'partselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 457 [1/2] (2.32ns)   --->   "%buf_15_V_load_1 = load i4* %buf_15_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 457 'load' 'buf_15_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 458 [1/1] (1.30ns)   --->   "%icmp_ln895_15 = icmp sgt i4 %p_Result_14, %buf_15_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 458 'icmp' 'icmp_ln895_15' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 459 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_15, label %17, label %._crit_edge.15" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 459 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 460 [1/1] (2.32ns)   --->   "store i4 %p_Result_14, i4* %buf_15_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 460 'store' <Predicate = (icmp_ln895_15)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 461 [1/1] (0.00ns)   --->   "br label %._crit_edge.15" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 461 'br' <Predicate = (icmp_ln895_15)> <Delay = 0.00>
ST_5 : Operation 462 [1/1] (0.00ns)   --->   "%p_Result_15 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 64, i32 67)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 462 'partselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 463 [1/2] (2.32ns)   --->   "%buf_16_V_load_1 = load i4* %buf_16_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 463 'load' 'buf_16_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 464 [1/1] (1.30ns)   --->   "%icmp_ln895_16 = icmp sgt i4 %p_Result_15, %buf_16_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 464 'icmp' 'icmp_ln895_16' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 465 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_16, label %18, label %._crit_edge.16" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 465 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 466 [1/1] (2.32ns)   --->   "store i4 %p_Result_15, i4* %buf_16_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 466 'store' <Predicate = (icmp_ln895_16)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 467 [1/1] (0.00ns)   --->   "br label %._crit_edge.16" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 467 'br' <Predicate = (icmp_ln895_16)> <Delay = 0.00>
ST_5 : Operation 468 [1/1] (0.00ns)   --->   "%p_Result_16 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 68, i32 71)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 468 'partselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 469 [1/2] (2.32ns)   --->   "%buf_17_V_load_1 = load i4* %buf_17_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 469 'load' 'buf_17_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 470 [1/1] (1.30ns)   --->   "%icmp_ln895_17 = icmp sgt i4 %p_Result_16, %buf_17_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 470 'icmp' 'icmp_ln895_17' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 471 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_17, label %19, label %._crit_edge.17" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 471 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 472 [1/1] (2.32ns)   --->   "store i4 %p_Result_16, i4* %buf_17_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 472 'store' <Predicate = (icmp_ln895_17)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 473 [1/1] (0.00ns)   --->   "br label %._crit_edge.17" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 473 'br' <Predicate = (icmp_ln895_17)> <Delay = 0.00>
ST_5 : Operation 474 [1/1] (0.00ns)   --->   "%p_Result_17 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 72, i32 75)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 474 'partselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 475 [1/2] (2.32ns)   --->   "%buf_18_V_load_1 = load i4* %buf_18_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 475 'load' 'buf_18_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 476 [1/1] (1.30ns)   --->   "%icmp_ln895_18 = icmp sgt i4 %p_Result_17, %buf_18_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 476 'icmp' 'icmp_ln895_18' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 477 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_18, label %20, label %._crit_edge.18" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 477 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 478 [1/1] (2.32ns)   --->   "store i4 %p_Result_17, i4* %buf_18_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 478 'store' <Predicate = (icmp_ln895_18)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 479 [1/1] (0.00ns)   --->   "br label %._crit_edge.18" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 479 'br' <Predicate = (icmp_ln895_18)> <Delay = 0.00>
ST_5 : Operation 480 [1/1] (0.00ns)   --->   "%p_Result_18 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 76, i32 79)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 480 'partselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 481 [1/2] (2.32ns)   --->   "%buf_19_V_load_1 = load i4* %buf_19_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 481 'load' 'buf_19_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 482 [1/1] (1.30ns)   --->   "%icmp_ln895_19 = icmp sgt i4 %p_Result_18, %buf_19_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 482 'icmp' 'icmp_ln895_19' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 483 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_19, label %21, label %._crit_edge.19" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 483 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 484 [1/1] (2.32ns)   --->   "store i4 %p_Result_18, i4* %buf_19_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 484 'store' <Predicate = (icmp_ln895_19)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 485 [1/1] (0.00ns)   --->   "br label %._crit_edge.19" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 485 'br' <Predicate = (icmp_ln895_19)> <Delay = 0.00>
ST_5 : Operation 486 [1/1] (0.00ns)   --->   "%p_Result_19 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 80, i32 83)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 486 'partselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 487 [1/2] (2.32ns)   --->   "%buf_20_V_load_1 = load i4* %buf_20_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 487 'load' 'buf_20_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 488 [1/1] (1.30ns)   --->   "%icmp_ln895_20 = icmp sgt i4 %p_Result_19, %buf_20_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 488 'icmp' 'icmp_ln895_20' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 489 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_20, label %22, label %._crit_edge.20" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 489 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 490 [1/1] (2.32ns)   --->   "store i4 %p_Result_19, i4* %buf_20_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 490 'store' <Predicate = (icmp_ln895_20)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 491 [1/1] (0.00ns)   --->   "br label %._crit_edge.20" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 491 'br' <Predicate = (icmp_ln895_20)> <Delay = 0.00>
ST_5 : Operation 492 [1/1] (0.00ns)   --->   "%p_Result_20 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 84, i32 87)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 492 'partselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 493 [1/2] (2.32ns)   --->   "%buf_21_V_load_1 = load i4* %buf_21_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 493 'load' 'buf_21_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 494 [1/1] (1.30ns)   --->   "%icmp_ln895_21 = icmp sgt i4 %p_Result_20, %buf_21_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 494 'icmp' 'icmp_ln895_21' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 495 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_21, label %23, label %._crit_edge.21" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 495 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 496 [1/1] (2.32ns)   --->   "store i4 %p_Result_20, i4* %buf_21_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 496 'store' <Predicate = (icmp_ln895_21)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 497 [1/1] (0.00ns)   --->   "br label %._crit_edge.21" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 497 'br' <Predicate = (icmp_ln895_21)> <Delay = 0.00>
ST_5 : Operation 498 [1/1] (0.00ns)   --->   "%p_Result_21 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 88, i32 91)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 498 'partselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 499 [1/2] (2.32ns)   --->   "%buf_22_V_load_1 = load i4* %buf_22_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 499 'load' 'buf_22_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 500 [1/1] (1.30ns)   --->   "%icmp_ln895_22 = icmp sgt i4 %p_Result_21, %buf_22_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 500 'icmp' 'icmp_ln895_22' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 501 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_22, label %24, label %._crit_edge.22" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 501 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 502 [1/1] (2.32ns)   --->   "store i4 %p_Result_21, i4* %buf_22_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 502 'store' <Predicate = (icmp_ln895_22)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 503 [1/1] (0.00ns)   --->   "br label %._crit_edge.22" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 503 'br' <Predicate = (icmp_ln895_22)> <Delay = 0.00>
ST_5 : Operation 504 [1/1] (0.00ns)   --->   "%p_Result_22 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 92, i32 95)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 504 'partselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 505 [1/2] (2.32ns)   --->   "%buf_23_V_load_1 = load i4* %buf_23_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 505 'load' 'buf_23_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 506 [1/1] (1.30ns)   --->   "%icmp_ln895_23 = icmp sgt i4 %p_Result_22, %buf_23_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 506 'icmp' 'icmp_ln895_23' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 507 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_23, label %25, label %._crit_edge.23" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 507 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 508 [1/1] (2.32ns)   --->   "store i4 %p_Result_22, i4* %buf_23_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 508 'store' <Predicate = (icmp_ln895_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 509 [1/1] (0.00ns)   --->   "br label %._crit_edge.23" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 509 'br' <Predicate = (icmp_ln895_23)> <Delay = 0.00>
ST_5 : Operation 510 [1/1] (0.00ns)   --->   "%p_Result_23 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 96, i32 99)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 510 'partselect' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 511 [1/2] (2.32ns)   --->   "%buf_24_V_load_1 = load i4* %buf_24_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 511 'load' 'buf_24_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 512 [1/1] (1.30ns)   --->   "%icmp_ln895_24 = icmp sgt i4 %p_Result_23, %buf_24_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 512 'icmp' 'icmp_ln895_24' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 513 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_24, label %26, label %._crit_edge.24" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 513 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 514 [1/1] (2.32ns)   --->   "store i4 %p_Result_23, i4* %buf_24_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 514 'store' <Predicate = (icmp_ln895_24)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 515 [1/1] (0.00ns)   --->   "br label %._crit_edge.24" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 515 'br' <Predicate = (icmp_ln895_24)> <Delay = 0.00>
ST_5 : Operation 516 [1/1] (0.00ns)   --->   "%p_Result_24 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 100, i32 103)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 516 'partselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 517 [1/2] (2.32ns)   --->   "%buf_25_V_load_1 = load i4* %buf_25_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 517 'load' 'buf_25_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 518 [1/1] (1.30ns)   --->   "%icmp_ln895_25 = icmp sgt i4 %p_Result_24, %buf_25_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 518 'icmp' 'icmp_ln895_25' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 519 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_25, label %27, label %._crit_edge.25" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 519 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 520 [1/1] (2.32ns)   --->   "store i4 %p_Result_24, i4* %buf_25_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 520 'store' <Predicate = (icmp_ln895_25)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 521 [1/1] (0.00ns)   --->   "br label %._crit_edge.25" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 521 'br' <Predicate = (icmp_ln895_25)> <Delay = 0.00>
ST_5 : Operation 522 [1/1] (0.00ns)   --->   "%p_Result_25 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 104, i32 107)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 522 'partselect' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 523 [1/2] (2.32ns)   --->   "%buf_26_V_load_1 = load i4* %buf_26_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 523 'load' 'buf_26_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 524 [1/1] (1.30ns)   --->   "%icmp_ln895_26 = icmp sgt i4 %p_Result_25, %buf_26_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 524 'icmp' 'icmp_ln895_26' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 525 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_26, label %28, label %._crit_edge.26" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 525 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 526 [1/1] (2.32ns)   --->   "store i4 %p_Result_25, i4* %buf_26_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 526 'store' <Predicate = (icmp_ln895_26)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 527 [1/1] (0.00ns)   --->   "br label %._crit_edge.26" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 527 'br' <Predicate = (icmp_ln895_26)> <Delay = 0.00>
ST_5 : Operation 528 [1/1] (0.00ns)   --->   "%p_Result_26 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 108, i32 111)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 528 'partselect' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 529 [1/2] (2.32ns)   --->   "%buf_27_V_load_1 = load i4* %buf_27_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 529 'load' 'buf_27_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 530 [1/1] (1.30ns)   --->   "%icmp_ln895_27 = icmp sgt i4 %p_Result_26, %buf_27_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 530 'icmp' 'icmp_ln895_27' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 531 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_27, label %29, label %._crit_edge.27" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 531 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 532 [1/1] (2.32ns)   --->   "store i4 %p_Result_26, i4* %buf_27_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 532 'store' <Predicate = (icmp_ln895_27)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 533 [1/1] (0.00ns)   --->   "br label %._crit_edge.27" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 533 'br' <Predicate = (icmp_ln895_27)> <Delay = 0.00>
ST_5 : Operation 534 [1/1] (0.00ns)   --->   "%p_Result_27 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 112, i32 115)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 534 'partselect' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 535 [1/2] (2.32ns)   --->   "%buf_28_V_load_1 = load i4* %buf_28_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 535 'load' 'buf_28_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 536 [1/1] (1.30ns)   --->   "%icmp_ln895_28 = icmp sgt i4 %p_Result_27, %buf_28_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 536 'icmp' 'icmp_ln895_28' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 537 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_28, label %30, label %._crit_edge.28" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 537 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 538 [1/1] (2.32ns)   --->   "store i4 %p_Result_27, i4* %buf_28_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 538 'store' <Predicate = (icmp_ln895_28)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 539 [1/1] (0.00ns)   --->   "br label %._crit_edge.28" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 539 'br' <Predicate = (icmp_ln895_28)> <Delay = 0.00>
ST_5 : Operation 540 [1/1] (0.00ns)   --->   "%p_Result_28 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 116, i32 119)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 540 'partselect' 'p_Result_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 541 [1/2] (2.32ns)   --->   "%buf_29_V_load_1 = load i4* %buf_29_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 541 'load' 'buf_29_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 542 [1/1] (1.30ns)   --->   "%icmp_ln895_29 = icmp sgt i4 %p_Result_28, %buf_29_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 542 'icmp' 'icmp_ln895_29' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 543 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_29, label %31, label %._crit_edge.29" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 543 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 544 [1/1] (2.32ns)   --->   "store i4 %p_Result_28, i4* %buf_29_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 544 'store' <Predicate = (icmp_ln895_29)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 545 [1/1] (0.00ns)   --->   "br label %._crit_edge.29" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 545 'br' <Predicate = (icmp_ln895_29)> <Delay = 0.00>
ST_5 : Operation 546 [1/1] (0.00ns)   --->   "%p_Result_29 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 120, i32 123)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 546 'partselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 547 [1/2] (2.32ns)   --->   "%buf_30_V_load_1 = load i4* %buf_30_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 547 'load' 'buf_30_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 548 [1/1] (1.30ns)   --->   "%icmp_ln895_30 = icmp sgt i4 %p_Result_29, %buf_30_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 548 'icmp' 'icmp_ln895_30' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 549 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_30, label %32, label %._crit_edge.30" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 549 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 550 [1/1] (2.32ns)   --->   "store i4 %p_Result_29, i4* %buf_30_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 550 'store' <Predicate = (icmp_ln895_30)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 551 [1/1] (0.00ns)   --->   "br label %._crit_edge.30" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 551 'br' <Predicate = (icmp_ln895_30)> <Delay = 0.00>
ST_5 : Operation 552 [1/1] (0.00ns)   --->   "%p_Result_30 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 124, i32 127)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 552 'partselect' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 553 [1/2] (2.32ns)   --->   "%buf_31_V_load_1 = load i4* %buf_31_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 553 'load' 'buf_31_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 554 [1/1] (1.30ns)   --->   "%icmp_ln895_31 = icmp sgt i4 %p_Result_30, %buf_31_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 554 'icmp' 'icmp_ln895_31' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 555 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_31, label %33, label %._crit_edge.31" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 555 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 556 [1/1] (2.32ns)   --->   "store i4 %p_Result_30, i4* %buf_31_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 556 'store' <Predicate = (icmp_ln895_31)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 557 [1/1] (0.00ns)   --->   "br label %._crit_edge.31" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 557 'br' <Predicate = (icmp_ln895_31)> <Delay = 0.00>
ST_5 : Operation 558 [1/1] (0.00ns)   --->   "%p_Result_31 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 128, i32 131)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 558 'partselect' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 559 [1/2] (2.32ns)   --->   "%buf_32_V_load_1 = load i4* %buf_32_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 559 'load' 'buf_32_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 560 [1/1] (1.30ns)   --->   "%icmp_ln895_32 = icmp sgt i4 %p_Result_31, %buf_32_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 560 'icmp' 'icmp_ln895_32' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 561 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_32, label %34, label %._crit_edge.32" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 561 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 562 [1/1] (2.32ns)   --->   "store i4 %p_Result_31, i4* %buf_32_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 562 'store' <Predicate = (icmp_ln895_32)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 563 [1/1] (0.00ns)   --->   "br label %._crit_edge.32" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 563 'br' <Predicate = (icmp_ln895_32)> <Delay = 0.00>
ST_5 : Operation 564 [1/1] (0.00ns)   --->   "%p_Result_32 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 132, i32 135)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 564 'partselect' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 565 [1/2] (2.32ns)   --->   "%buf_33_V_load_1 = load i4* %buf_33_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 565 'load' 'buf_33_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 566 [1/1] (1.30ns)   --->   "%icmp_ln895_33 = icmp sgt i4 %p_Result_32, %buf_33_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 566 'icmp' 'icmp_ln895_33' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 567 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_33, label %35, label %._crit_edge.33" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 567 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 568 [1/1] (2.32ns)   --->   "store i4 %p_Result_32, i4* %buf_33_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 568 'store' <Predicate = (icmp_ln895_33)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 569 [1/1] (0.00ns)   --->   "br label %._crit_edge.33" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 569 'br' <Predicate = (icmp_ln895_33)> <Delay = 0.00>
ST_5 : Operation 570 [1/1] (0.00ns)   --->   "%p_Result_33 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 136, i32 139)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 570 'partselect' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 571 [1/2] (2.32ns)   --->   "%buf_34_V_load_1 = load i4* %buf_34_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 571 'load' 'buf_34_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 572 [1/1] (1.30ns)   --->   "%icmp_ln895_34 = icmp sgt i4 %p_Result_33, %buf_34_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 572 'icmp' 'icmp_ln895_34' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 573 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_34, label %36, label %._crit_edge.34" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 573 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 574 [1/1] (2.32ns)   --->   "store i4 %p_Result_33, i4* %buf_34_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 574 'store' <Predicate = (icmp_ln895_34)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 575 [1/1] (0.00ns)   --->   "br label %._crit_edge.34" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 575 'br' <Predicate = (icmp_ln895_34)> <Delay = 0.00>
ST_5 : Operation 576 [1/1] (0.00ns)   --->   "%p_Result_34 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 140, i32 143)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 576 'partselect' 'p_Result_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 577 [1/2] (2.32ns)   --->   "%buf_35_V_load_1 = load i4* %buf_35_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 577 'load' 'buf_35_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 578 [1/1] (1.30ns)   --->   "%icmp_ln895_35 = icmp sgt i4 %p_Result_34, %buf_35_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 578 'icmp' 'icmp_ln895_35' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 579 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_35, label %37, label %._crit_edge.35" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 579 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 580 [1/1] (2.32ns)   --->   "store i4 %p_Result_34, i4* %buf_35_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 580 'store' <Predicate = (icmp_ln895_35)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 581 [1/1] (0.00ns)   --->   "br label %._crit_edge.35" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 581 'br' <Predicate = (icmp_ln895_35)> <Delay = 0.00>
ST_5 : Operation 582 [1/1] (0.00ns)   --->   "%p_Result_35 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 144, i32 147)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 582 'partselect' 'p_Result_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 583 [1/2] (2.32ns)   --->   "%buf_36_V_load_1 = load i4* %buf_36_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 583 'load' 'buf_36_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 584 [1/1] (1.30ns)   --->   "%icmp_ln895_36 = icmp sgt i4 %p_Result_35, %buf_36_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 584 'icmp' 'icmp_ln895_36' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 585 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_36, label %38, label %._crit_edge.36" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 585 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 586 [1/1] (2.32ns)   --->   "store i4 %p_Result_35, i4* %buf_36_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 586 'store' <Predicate = (icmp_ln895_36)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 587 [1/1] (0.00ns)   --->   "br label %._crit_edge.36" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 587 'br' <Predicate = (icmp_ln895_36)> <Delay = 0.00>
ST_5 : Operation 588 [1/1] (0.00ns)   --->   "%p_Result_36 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 148, i32 151)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 588 'partselect' 'p_Result_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 589 [1/2] (2.32ns)   --->   "%buf_37_V_load_1 = load i4* %buf_37_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 589 'load' 'buf_37_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 590 [1/1] (1.30ns)   --->   "%icmp_ln895_37 = icmp sgt i4 %p_Result_36, %buf_37_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 590 'icmp' 'icmp_ln895_37' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 591 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_37, label %39, label %._crit_edge.37" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 591 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 592 [1/1] (2.32ns)   --->   "store i4 %p_Result_36, i4* %buf_37_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 592 'store' <Predicate = (icmp_ln895_37)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 593 [1/1] (0.00ns)   --->   "br label %._crit_edge.37" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 593 'br' <Predicate = (icmp_ln895_37)> <Delay = 0.00>
ST_5 : Operation 594 [1/1] (0.00ns)   --->   "%p_Result_37 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 152, i32 155)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 594 'partselect' 'p_Result_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 595 [1/2] (2.32ns)   --->   "%buf_38_V_load_1 = load i4* %buf_38_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 595 'load' 'buf_38_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 596 [1/1] (1.30ns)   --->   "%icmp_ln895_38 = icmp sgt i4 %p_Result_37, %buf_38_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 596 'icmp' 'icmp_ln895_38' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 597 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_38, label %40, label %._crit_edge.38" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 597 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 598 [1/1] (2.32ns)   --->   "store i4 %p_Result_37, i4* %buf_38_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 598 'store' <Predicate = (icmp_ln895_38)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 599 [1/1] (0.00ns)   --->   "br label %._crit_edge.38" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 599 'br' <Predicate = (icmp_ln895_38)> <Delay = 0.00>
ST_5 : Operation 600 [1/1] (0.00ns)   --->   "%p_Result_38 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 156, i32 159)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 600 'partselect' 'p_Result_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 601 [1/2] (2.32ns)   --->   "%buf_39_V_load_1 = load i4* %buf_39_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 601 'load' 'buf_39_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 602 [1/1] (1.30ns)   --->   "%icmp_ln895_39 = icmp sgt i4 %p_Result_38, %buf_39_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 602 'icmp' 'icmp_ln895_39' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 603 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_39, label %41, label %._crit_edge.39" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 603 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 604 [1/1] (2.32ns)   --->   "store i4 %p_Result_38, i4* %buf_39_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 604 'store' <Predicate = (icmp_ln895_39)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 605 [1/1] (0.00ns)   --->   "br label %._crit_edge.39" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 605 'br' <Predicate = (icmp_ln895_39)> <Delay = 0.00>
ST_5 : Operation 606 [1/1] (0.00ns)   --->   "%p_Result_39 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 160, i32 163)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 606 'partselect' 'p_Result_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 607 [1/2] (2.32ns)   --->   "%buf_40_V_load_1 = load i4* %buf_40_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 607 'load' 'buf_40_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 608 [1/1] (1.30ns)   --->   "%icmp_ln895_40 = icmp sgt i4 %p_Result_39, %buf_40_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 608 'icmp' 'icmp_ln895_40' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 609 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_40, label %42, label %._crit_edge.40" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 609 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 610 [1/1] (2.32ns)   --->   "store i4 %p_Result_39, i4* %buf_40_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 610 'store' <Predicate = (icmp_ln895_40)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 611 [1/1] (0.00ns)   --->   "br label %._crit_edge.40" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 611 'br' <Predicate = (icmp_ln895_40)> <Delay = 0.00>
ST_5 : Operation 612 [1/1] (0.00ns)   --->   "%p_Result_40 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 164, i32 167)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 612 'partselect' 'p_Result_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 613 [1/2] (2.32ns)   --->   "%buf_41_V_load_1 = load i4* %buf_41_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 613 'load' 'buf_41_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 614 [1/1] (1.30ns)   --->   "%icmp_ln895_41 = icmp sgt i4 %p_Result_40, %buf_41_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 614 'icmp' 'icmp_ln895_41' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 615 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_41, label %43, label %._crit_edge.41" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 615 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 616 [1/1] (2.32ns)   --->   "store i4 %p_Result_40, i4* %buf_41_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 616 'store' <Predicate = (icmp_ln895_41)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 617 [1/1] (0.00ns)   --->   "br label %._crit_edge.41" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 617 'br' <Predicate = (icmp_ln895_41)> <Delay = 0.00>
ST_5 : Operation 618 [1/1] (0.00ns)   --->   "%p_Result_41 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 168, i32 171)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 618 'partselect' 'p_Result_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 619 [1/2] (2.32ns)   --->   "%buf_42_V_load_1 = load i4* %buf_42_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 619 'load' 'buf_42_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 620 [1/1] (1.30ns)   --->   "%icmp_ln895_42 = icmp sgt i4 %p_Result_41, %buf_42_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 620 'icmp' 'icmp_ln895_42' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 621 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_42, label %44, label %._crit_edge.42" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 621 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 622 [1/1] (2.32ns)   --->   "store i4 %p_Result_41, i4* %buf_42_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 622 'store' <Predicate = (icmp_ln895_42)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 623 [1/1] (0.00ns)   --->   "br label %._crit_edge.42" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 623 'br' <Predicate = (icmp_ln895_42)> <Delay = 0.00>
ST_5 : Operation 624 [1/1] (0.00ns)   --->   "%p_Result_42 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 172, i32 175)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 624 'partselect' 'p_Result_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 625 [1/2] (2.32ns)   --->   "%buf_43_V_load_1 = load i4* %buf_43_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 625 'load' 'buf_43_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 626 [1/1] (1.30ns)   --->   "%icmp_ln895_43 = icmp sgt i4 %p_Result_42, %buf_43_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 626 'icmp' 'icmp_ln895_43' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 627 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_43, label %45, label %._crit_edge.43" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 627 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 628 [1/1] (2.32ns)   --->   "store i4 %p_Result_42, i4* %buf_43_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 628 'store' <Predicate = (icmp_ln895_43)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 629 [1/1] (0.00ns)   --->   "br label %._crit_edge.43" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 629 'br' <Predicate = (icmp_ln895_43)> <Delay = 0.00>
ST_5 : Operation 630 [1/1] (0.00ns)   --->   "%p_Result_43 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 176, i32 179)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 630 'partselect' 'p_Result_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 631 [1/2] (2.32ns)   --->   "%buf_44_V_load_1 = load i4* %buf_44_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 631 'load' 'buf_44_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 632 [1/1] (1.30ns)   --->   "%icmp_ln895_44 = icmp sgt i4 %p_Result_43, %buf_44_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 632 'icmp' 'icmp_ln895_44' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 633 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_44, label %46, label %._crit_edge.44" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 633 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 634 [1/1] (2.32ns)   --->   "store i4 %p_Result_43, i4* %buf_44_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 634 'store' <Predicate = (icmp_ln895_44)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 635 [1/1] (0.00ns)   --->   "br label %._crit_edge.44" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 635 'br' <Predicate = (icmp_ln895_44)> <Delay = 0.00>
ST_5 : Operation 636 [1/1] (0.00ns)   --->   "%p_Result_44 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 180, i32 183)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 636 'partselect' 'p_Result_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 637 [1/2] (2.32ns)   --->   "%buf_45_V_load_1 = load i4* %buf_45_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 637 'load' 'buf_45_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 638 [1/1] (1.30ns)   --->   "%icmp_ln895_45 = icmp sgt i4 %p_Result_44, %buf_45_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 638 'icmp' 'icmp_ln895_45' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 639 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_45, label %47, label %._crit_edge.45" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 639 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 640 [1/1] (2.32ns)   --->   "store i4 %p_Result_44, i4* %buf_45_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 640 'store' <Predicate = (icmp_ln895_45)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 641 [1/1] (0.00ns)   --->   "br label %._crit_edge.45" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 641 'br' <Predicate = (icmp_ln895_45)> <Delay = 0.00>
ST_5 : Operation 642 [1/1] (0.00ns)   --->   "%p_Result_45 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 184, i32 187)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 642 'partselect' 'p_Result_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 643 [1/2] (2.32ns)   --->   "%buf_46_V_load_1 = load i4* %buf_46_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 643 'load' 'buf_46_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 644 [1/1] (1.30ns)   --->   "%icmp_ln895_46 = icmp sgt i4 %p_Result_45, %buf_46_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 644 'icmp' 'icmp_ln895_46' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 645 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_46, label %48, label %._crit_edge.46" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 645 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 646 [1/1] (2.32ns)   --->   "store i4 %p_Result_45, i4* %buf_46_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 646 'store' <Predicate = (icmp_ln895_46)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 647 [1/1] (0.00ns)   --->   "br label %._crit_edge.46" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 647 'br' <Predicate = (icmp_ln895_46)> <Delay = 0.00>
ST_5 : Operation 648 [1/1] (0.00ns)   --->   "%p_Result_46 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 188, i32 191)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 648 'partselect' 'p_Result_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 649 [1/2] (2.32ns)   --->   "%buf_47_V_load_1 = load i4* %buf_47_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 649 'load' 'buf_47_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 650 [1/1] (1.30ns)   --->   "%icmp_ln895_47 = icmp sgt i4 %p_Result_46, %buf_47_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 650 'icmp' 'icmp_ln895_47' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 651 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_47, label %49, label %._crit_edge.47" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 651 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 652 [1/1] (2.32ns)   --->   "store i4 %p_Result_46, i4* %buf_47_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 652 'store' <Predicate = (icmp_ln895_47)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 653 [1/1] (0.00ns)   --->   "br label %._crit_edge.47" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 653 'br' <Predicate = (icmp_ln895_47)> <Delay = 0.00>
ST_5 : Operation 654 [1/1] (0.00ns)   --->   "%p_Result_47 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 192, i32 195)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 654 'partselect' 'p_Result_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 655 [1/2] (2.32ns)   --->   "%buf_48_V_load_1 = load i4* %buf_48_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 655 'load' 'buf_48_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 656 [1/1] (1.30ns)   --->   "%icmp_ln895_48 = icmp sgt i4 %p_Result_47, %buf_48_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 656 'icmp' 'icmp_ln895_48' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 657 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_48, label %50, label %._crit_edge.48" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 657 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 658 [1/1] (2.32ns)   --->   "store i4 %p_Result_47, i4* %buf_48_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 658 'store' <Predicate = (icmp_ln895_48)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 659 [1/1] (0.00ns)   --->   "br label %._crit_edge.48" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 659 'br' <Predicate = (icmp_ln895_48)> <Delay = 0.00>
ST_5 : Operation 660 [1/1] (0.00ns)   --->   "%p_Result_48 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 196, i32 199)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 660 'partselect' 'p_Result_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 661 [1/2] (2.32ns)   --->   "%buf_49_V_load_1 = load i4* %buf_49_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 661 'load' 'buf_49_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 662 [1/1] (1.30ns)   --->   "%icmp_ln895_49 = icmp sgt i4 %p_Result_48, %buf_49_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 662 'icmp' 'icmp_ln895_49' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 663 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_49, label %51, label %._crit_edge.49" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 663 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 664 [1/1] (2.32ns)   --->   "store i4 %p_Result_48, i4* %buf_49_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 664 'store' <Predicate = (icmp_ln895_49)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 665 [1/1] (0.00ns)   --->   "br label %._crit_edge.49" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 665 'br' <Predicate = (icmp_ln895_49)> <Delay = 0.00>
ST_5 : Operation 666 [1/1] (0.00ns)   --->   "%p_Result_49 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 200, i32 203)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 666 'partselect' 'p_Result_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 667 [1/2] (2.32ns)   --->   "%buf_50_V_load_1 = load i4* %buf_50_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 667 'load' 'buf_50_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 668 [1/1] (1.30ns)   --->   "%icmp_ln895_50 = icmp sgt i4 %p_Result_49, %buf_50_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 668 'icmp' 'icmp_ln895_50' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 669 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_50, label %52, label %._crit_edge.50" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 669 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 670 [1/1] (2.32ns)   --->   "store i4 %p_Result_49, i4* %buf_50_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 670 'store' <Predicate = (icmp_ln895_50)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 671 [1/1] (0.00ns)   --->   "br label %._crit_edge.50" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 671 'br' <Predicate = (icmp_ln895_50)> <Delay = 0.00>
ST_5 : Operation 672 [1/1] (0.00ns)   --->   "%p_Result_50 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 204, i32 207)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 672 'partselect' 'p_Result_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 673 [1/2] (2.32ns)   --->   "%buf_51_V_load_1 = load i4* %buf_51_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 673 'load' 'buf_51_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 674 [1/1] (1.30ns)   --->   "%icmp_ln895_51 = icmp sgt i4 %p_Result_50, %buf_51_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 674 'icmp' 'icmp_ln895_51' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 675 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_51, label %53, label %._crit_edge.51" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 675 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 676 [1/1] (2.32ns)   --->   "store i4 %p_Result_50, i4* %buf_51_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 676 'store' <Predicate = (icmp_ln895_51)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 677 [1/1] (0.00ns)   --->   "br label %._crit_edge.51" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 677 'br' <Predicate = (icmp_ln895_51)> <Delay = 0.00>
ST_5 : Operation 678 [1/1] (0.00ns)   --->   "%p_Result_51 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 208, i32 211)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 678 'partselect' 'p_Result_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 679 [1/2] (2.32ns)   --->   "%buf_52_V_load_1 = load i4* %buf_52_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 679 'load' 'buf_52_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 680 [1/1] (1.30ns)   --->   "%icmp_ln895_52 = icmp sgt i4 %p_Result_51, %buf_52_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 680 'icmp' 'icmp_ln895_52' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 681 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_52, label %54, label %._crit_edge.52" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 681 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 682 [1/1] (2.32ns)   --->   "store i4 %p_Result_51, i4* %buf_52_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 682 'store' <Predicate = (icmp_ln895_52)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 683 [1/1] (0.00ns)   --->   "br label %._crit_edge.52" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 683 'br' <Predicate = (icmp_ln895_52)> <Delay = 0.00>
ST_5 : Operation 684 [1/1] (0.00ns)   --->   "%p_Result_52 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 212, i32 215)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 684 'partselect' 'p_Result_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 685 [1/2] (2.32ns)   --->   "%buf_53_V_load_1 = load i4* %buf_53_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 685 'load' 'buf_53_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 686 [1/1] (1.30ns)   --->   "%icmp_ln895_53 = icmp sgt i4 %p_Result_52, %buf_53_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 686 'icmp' 'icmp_ln895_53' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 687 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_53, label %55, label %._crit_edge.53" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 687 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 688 [1/1] (2.32ns)   --->   "store i4 %p_Result_52, i4* %buf_53_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 688 'store' <Predicate = (icmp_ln895_53)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 689 [1/1] (0.00ns)   --->   "br label %._crit_edge.53" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 689 'br' <Predicate = (icmp_ln895_53)> <Delay = 0.00>
ST_5 : Operation 690 [1/1] (0.00ns)   --->   "%p_Result_53 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 216, i32 219)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 690 'partselect' 'p_Result_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 691 [1/2] (2.32ns)   --->   "%buf_54_V_load_1 = load i4* %buf_54_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 691 'load' 'buf_54_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 692 [1/1] (1.30ns)   --->   "%icmp_ln895_54 = icmp sgt i4 %p_Result_53, %buf_54_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 692 'icmp' 'icmp_ln895_54' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 693 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_54, label %56, label %._crit_edge.54" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 693 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 694 [1/1] (2.32ns)   --->   "store i4 %p_Result_53, i4* %buf_54_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 694 'store' <Predicate = (icmp_ln895_54)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 695 [1/1] (0.00ns)   --->   "br label %._crit_edge.54" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 695 'br' <Predicate = (icmp_ln895_54)> <Delay = 0.00>
ST_5 : Operation 696 [1/1] (0.00ns)   --->   "%p_Result_54 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 220, i32 223)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 696 'partselect' 'p_Result_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 697 [1/2] (2.32ns)   --->   "%buf_55_V_load_1 = load i4* %buf_55_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 697 'load' 'buf_55_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 698 [1/1] (1.30ns)   --->   "%icmp_ln895_55 = icmp sgt i4 %p_Result_54, %buf_55_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 698 'icmp' 'icmp_ln895_55' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 699 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_55, label %57, label %._crit_edge.55" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 699 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 700 [1/1] (2.32ns)   --->   "store i4 %p_Result_54, i4* %buf_55_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 700 'store' <Predicate = (icmp_ln895_55)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 701 [1/1] (0.00ns)   --->   "br label %._crit_edge.55" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 701 'br' <Predicate = (icmp_ln895_55)> <Delay = 0.00>
ST_5 : Operation 702 [1/1] (0.00ns)   --->   "%p_Result_55 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 224, i32 227)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 702 'partselect' 'p_Result_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 703 [1/2] (2.32ns)   --->   "%buf_56_V_load_1 = load i4* %buf_56_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 703 'load' 'buf_56_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 704 [1/1] (1.30ns)   --->   "%icmp_ln895_56 = icmp sgt i4 %p_Result_55, %buf_56_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 704 'icmp' 'icmp_ln895_56' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 705 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_56, label %58, label %._crit_edge.56" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 705 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 706 [1/1] (2.32ns)   --->   "store i4 %p_Result_55, i4* %buf_56_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 706 'store' <Predicate = (icmp_ln895_56)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 707 [1/1] (0.00ns)   --->   "br label %._crit_edge.56" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 707 'br' <Predicate = (icmp_ln895_56)> <Delay = 0.00>
ST_5 : Operation 708 [1/1] (0.00ns)   --->   "%p_Result_56 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 228, i32 231)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 708 'partselect' 'p_Result_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 709 [1/2] (2.32ns)   --->   "%buf_57_V_load_1 = load i4* %buf_57_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 709 'load' 'buf_57_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 710 [1/1] (1.30ns)   --->   "%icmp_ln895_57 = icmp sgt i4 %p_Result_56, %buf_57_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 710 'icmp' 'icmp_ln895_57' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 711 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_57, label %59, label %._crit_edge.57" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 711 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 712 [1/1] (2.32ns)   --->   "store i4 %p_Result_56, i4* %buf_57_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 712 'store' <Predicate = (icmp_ln895_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 713 [1/1] (0.00ns)   --->   "br label %._crit_edge.57" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 713 'br' <Predicate = (icmp_ln895_57)> <Delay = 0.00>
ST_5 : Operation 714 [1/1] (0.00ns)   --->   "%p_Result_57 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 232, i32 235)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 714 'partselect' 'p_Result_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 715 [1/2] (2.32ns)   --->   "%buf_58_V_load_1 = load i4* %buf_58_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 715 'load' 'buf_58_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 716 [1/1] (1.30ns)   --->   "%icmp_ln895_58 = icmp sgt i4 %p_Result_57, %buf_58_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 716 'icmp' 'icmp_ln895_58' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 717 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_58, label %60, label %._crit_edge.58" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 717 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 718 [1/1] (2.32ns)   --->   "store i4 %p_Result_57, i4* %buf_58_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 718 'store' <Predicate = (icmp_ln895_58)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 719 [1/1] (0.00ns)   --->   "br label %._crit_edge.58" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 719 'br' <Predicate = (icmp_ln895_58)> <Delay = 0.00>
ST_5 : Operation 720 [1/1] (0.00ns)   --->   "%p_Result_58 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 236, i32 239)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 720 'partselect' 'p_Result_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 721 [1/2] (2.32ns)   --->   "%buf_59_V_load_1 = load i4* %buf_59_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 721 'load' 'buf_59_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 722 [1/1] (1.30ns)   --->   "%icmp_ln895_59 = icmp sgt i4 %p_Result_58, %buf_59_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 722 'icmp' 'icmp_ln895_59' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 723 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_59, label %61, label %._crit_edge.59" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 723 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 724 [1/1] (2.32ns)   --->   "store i4 %p_Result_58, i4* %buf_59_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 724 'store' <Predicate = (icmp_ln895_59)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 725 [1/1] (0.00ns)   --->   "br label %._crit_edge.59" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 725 'br' <Predicate = (icmp_ln895_59)> <Delay = 0.00>
ST_5 : Operation 726 [1/1] (0.00ns)   --->   "%p_Result_59 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 240, i32 243)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 726 'partselect' 'p_Result_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 727 [1/2] (2.32ns)   --->   "%buf_60_V_load_1 = load i4* %buf_60_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 727 'load' 'buf_60_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 728 [1/1] (1.30ns)   --->   "%icmp_ln895_60 = icmp sgt i4 %p_Result_59, %buf_60_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 728 'icmp' 'icmp_ln895_60' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 729 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_60, label %62, label %._crit_edge.60" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 729 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 730 [1/1] (2.32ns)   --->   "store i4 %p_Result_59, i4* %buf_60_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 730 'store' <Predicate = (icmp_ln895_60)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 731 [1/1] (0.00ns)   --->   "br label %._crit_edge.60" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 731 'br' <Predicate = (icmp_ln895_60)> <Delay = 0.00>
ST_5 : Operation 732 [1/1] (0.00ns)   --->   "%p_Result_60 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 244, i32 247)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 732 'partselect' 'p_Result_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 733 [1/2] (2.32ns)   --->   "%buf_61_V_load_1 = load i4* %buf_61_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 733 'load' 'buf_61_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 734 [1/1] (1.30ns)   --->   "%icmp_ln895_61 = icmp sgt i4 %p_Result_60, %buf_61_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 734 'icmp' 'icmp_ln895_61' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 735 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_61, label %63, label %._crit_edge.61" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 735 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 736 [1/1] (2.32ns)   --->   "store i4 %p_Result_60, i4* %buf_61_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 736 'store' <Predicate = (icmp_ln895_61)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 737 [1/1] (0.00ns)   --->   "br label %._crit_edge.61" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 737 'br' <Predicate = (icmp_ln895_61)> <Delay = 0.00>
ST_5 : Operation 738 [1/1] (0.00ns)   --->   "%p_Result_61 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 248, i32 251)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 738 'partselect' 'p_Result_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 739 [1/2] (2.32ns)   --->   "%buf_62_V_load_1 = load i4* %buf_62_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 739 'load' 'buf_62_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 740 [1/1] (1.30ns)   --->   "%icmp_ln895_62 = icmp sgt i4 %p_Result_61, %buf_62_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 740 'icmp' 'icmp_ln895_62' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 741 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_62, label %64, label %._crit_edge.62" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 741 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 742 [1/1] (2.32ns)   --->   "store i4 %p_Result_61, i4* %buf_62_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 742 'store' <Predicate = (icmp_ln895_62)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 743 [1/1] (0.00ns)   --->   "br label %._crit_edge.62" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 743 'br' <Predicate = (icmp_ln895_62)> <Delay = 0.00>
ST_5 : Operation 744 [1/1] (0.00ns)   --->   "%p_Result_62 = call i4 @_ssdm_op_PartSelect.i4.i256.i32.i32(i256 %p_Val2_s, i32 252, i32 255)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 744 'partselect' 'p_Result_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 745 [1/2] (2.32ns)   --->   "%buf_63_V_load_1 = load i4* %buf_63_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 745 'load' 'buf_63_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 746 [1/1] (1.30ns)   --->   "%icmp_ln895_63 = icmp sgt i4 %p_Result_62, %buf_63_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 746 'icmp' 'icmp_ln895_63' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 747 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_63, label %65, label %hls_label_1_end" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 747 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 748 [1/1] (2.32ns)   --->   "store i4 %p_Result_62, i4* %buf_63_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 748 'store' <Predicate = (icmp_ln895_63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_5 : Operation 749 [1/1] (0.00ns)   --->   "br label %hls_label_1_end" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 749 'br' <Predicate = (icmp_ln895_63)> <Delay = 0.00>
ST_5 : Operation 750 [1/1] (0.00ns)   --->   "%empty_258 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp)" [/workspace/finn-hlslib/maxpool.h:169]   --->   Operation 750 'specregionend' 'empty_258' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 751 [1/1] (1.56ns)   --->   "%add_ln156 = add i2 %kx_0, 1" [/workspace/finn-hlslib/maxpool.h:156]   --->   Operation 751 'add' 'add_ln156' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node kx)   --->   "%or_ln156 = or i1 %and_ln154, %icmp_ln154" [/workspace/finn-hlslib/maxpool.h:156]   --->   Operation 752 'or' 'or_ln156' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 753 [1/1] (0.99ns) (out node of the LUT)   --->   "%kx = select i1 %or_ln156, i2 1, i2 %add_ln156" [/workspace/finn-hlslib/maxpool.h:156]   --->   Operation 753 'select' 'kx' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 754 [1/1] (1.82ns)   --->   "%add_ln154_1 = add i6 %indvar_flatten, 1" [/workspace/finn-hlslib/maxpool.h:154]   --->   Operation 754 'add' 'add_ln154_1' <Predicate = (!icmp_ln154)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 755 [1/1] (1.18ns)   --->   "%select_ln154_1 = select i1 %icmp_ln154, i6 1, i6 %add_ln154_1" [/workspace/finn-hlslib/maxpool.h:154]   --->   Operation 755 'select' 'select_ln154_1' <Predicate = true> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 756 [1/1] (0.00ns)   --->   "br label %.preheader110" [/workspace/finn-hlslib/maxpool.h:156]   --->   Operation 756 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.76>
ST_6 : Operation 757 [1/1] (1.76ns)   --->   "br label %.preheader109" [/workspace/finn-hlslib/maxpool.h:172]   --->   Operation 757 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 5> <Delay = 2.32>
ST_7 : Operation 758 [1/1] (0.00ns)   --->   "%outpix_0 = phi i4 [ %outpix, %.preheader.preheader ], [ 0, %.preheader109.preheader ]"   --->   Operation 758 'phi' 'outpix_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 759 [1/1] (1.30ns)   --->   "%icmp_ln172 = icmp eq i4 %outpix_0, -2" [/workspace/finn-hlslib/maxpool.h:172]   --->   Operation 759 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 760 [1/1] (0.00ns)   --->   "%empty_260 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 760 'speclooptripcount' 'empty_260' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 761 [1/1] (1.73ns)   --->   "%outpix = add i4 %outpix_0, 1" [/workspace/finn-hlslib/maxpool.h:172]   --->   Operation 761 'add' 'outpix' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 762 [1/1] (0.00ns)   --->   "br i1 %icmp_ln172, label %.preheader113.loopexit, label %.preheader.preheader" [/workspace/finn-hlslib/maxpool.h:172]   --->   Operation 762 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 763 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i4 %outpix_0 to i64" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 763 'zext' 'zext_ln177' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 764 [1/1] (0.00ns)   --->   "%buf_0_V_addr_1 = getelementptr [14 x i4]* %buf_0_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 764 'getelementptr' 'buf_0_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 765 [2/2] (2.32ns)   --->   "%buf_0_V_load = load i4* %buf_0_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 765 'load' 'buf_0_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 766 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_0_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 766 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 767 [1/1] (0.00ns)   --->   "%buf_1_V_addr_1 = getelementptr [14 x i4]* %buf_1_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 767 'getelementptr' 'buf_1_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 768 [2/2] (2.32ns)   --->   "%buf_1_V_load = load i4* %buf_1_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 768 'load' 'buf_1_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 769 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_1_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 769 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 770 [1/1] (0.00ns)   --->   "%buf_2_V_addr_1 = getelementptr [14 x i4]* %buf_2_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 770 'getelementptr' 'buf_2_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 771 [2/2] (2.32ns)   --->   "%buf_2_V_load = load i4* %buf_2_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 771 'load' 'buf_2_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 772 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_2_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 772 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 773 [1/1] (0.00ns)   --->   "%buf_3_V_addr_1 = getelementptr [14 x i4]* %buf_3_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 773 'getelementptr' 'buf_3_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 774 [2/2] (2.32ns)   --->   "%buf_3_V_load = load i4* %buf_3_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 774 'load' 'buf_3_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 775 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_3_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 775 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 776 [1/1] (0.00ns)   --->   "%buf_4_V_addr_1 = getelementptr [14 x i4]* %buf_4_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 776 'getelementptr' 'buf_4_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 777 [2/2] (2.32ns)   --->   "%buf_4_V_load = load i4* %buf_4_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 777 'load' 'buf_4_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 778 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_4_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 778 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 779 [1/1] (0.00ns)   --->   "%buf_5_V_addr_1 = getelementptr [14 x i4]* %buf_5_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 779 'getelementptr' 'buf_5_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 780 [2/2] (2.32ns)   --->   "%buf_5_V_load = load i4* %buf_5_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 780 'load' 'buf_5_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 781 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_5_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 781 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 782 [1/1] (0.00ns)   --->   "%buf_6_V_addr_1 = getelementptr [14 x i4]* %buf_6_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 782 'getelementptr' 'buf_6_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 783 [2/2] (2.32ns)   --->   "%buf_6_V_load = load i4* %buf_6_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 783 'load' 'buf_6_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 784 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_6_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 784 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 785 [1/1] (0.00ns)   --->   "%buf_7_V_addr_1 = getelementptr [14 x i4]* %buf_7_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 785 'getelementptr' 'buf_7_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 786 [2/2] (2.32ns)   --->   "%buf_7_V_load = load i4* %buf_7_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 786 'load' 'buf_7_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 787 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_7_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 787 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 788 [1/1] (0.00ns)   --->   "%buf_8_V_addr_1 = getelementptr [14 x i4]* %buf_8_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 788 'getelementptr' 'buf_8_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 789 [2/2] (2.32ns)   --->   "%buf_8_V_load = load i4* %buf_8_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 789 'load' 'buf_8_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 790 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_8_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 790 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 791 [1/1] (0.00ns)   --->   "%buf_9_V_addr_1 = getelementptr [14 x i4]* %buf_9_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 791 'getelementptr' 'buf_9_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 792 [2/2] (2.32ns)   --->   "%buf_9_V_load = load i4* %buf_9_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 792 'load' 'buf_9_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 793 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_9_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 793 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 794 [1/1] (0.00ns)   --->   "%buf_10_V_addr_1 = getelementptr [14 x i4]* %buf_10_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 794 'getelementptr' 'buf_10_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 795 [2/2] (2.32ns)   --->   "%buf_10_V_load = load i4* %buf_10_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 795 'load' 'buf_10_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 796 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_10_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 796 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 797 [1/1] (0.00ns)   --->   "%buf_11_V_addr_1 = getelementptr [14 x i4]* %buf_11_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 797 'getelementptr' 'buf_11_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 798 [2/2] (2.32ns)   --->   "%buf_11_V_load = load i4* %buf_11_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 798 'load' 'buf_11_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 799 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_11_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 799 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 800 [1/1] (0.00ns)   --->   "%buf_12_V_addr_1 = getelementptr [14 x i4]* %buf_12_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 800 'getelementptr' 'buf_12_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 801 [2/2] (2.32ns)   --->   "%buf_12_V_load = load i4* %buf_12_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 801 'load' 'buf_12_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 802 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_12_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 802 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 803 [1/1] (0.00ns)   --->   "%buf_13_V_addr_1 = getelementptr [14 x i4]* %buf_13_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 803 'getelementptr' 'buf_13_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 804 [2/2] (2.32ns)   --->   "%buf_13_V_load = load i4* %buf_13_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 804 'load' 'buf_13_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 805 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_13_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 805 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 806 [1/1] (0.00ns)   --->   "%buf_14_V_addr_1 = getelementptr [14 x i4]* %buf_14_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 806 'getelementptr' 'buf_14_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 807 [2/2] (2.32ns)   --->   "%buf_14_V_load = load i4* %buf_14_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 807 'load' 'buf_14_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 808 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_14_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 808 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 809 [1/1] (0.00ns)   --->   "%buf_15_V_addr_1 = getelementptr [14 x i4]* %buf_15_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 809 'getelementptr' 'buf_15_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 810 [2/2] (2.32ns)   --->   "%buf_15_V_load = load i4* %buf_15_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 810 'load' 'buf_15_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 811 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_15_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 811 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 812 [1/1] (0.00ns)   --->   "%buf_16_V_addr_1 = getelementptr [14 x i4]* %buf_16_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 812 'getelementptr' 'buf_16_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 813 [2/2] (2.32ns)   --->   "%buf_16_V_load = load i4* %buf_16_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 813 'load' 'buf_16_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 814 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_16_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 814 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 815 [1/1] (0.00ns)   --->   "%buf_17_V_addr_1 = getelementptr [14 x i4]* %buf_17_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 815 'getelementptr' 'buf_17_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 816 [2/2] (2.32ns)   --->   "%buf_17_V_load = load i4* %buf_17_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 816 'load' 'buf_17_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 817 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_17_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 817 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 818 [1/1] (0.00ns)   --->   "%buf_18_V_addr_1 = getelementptr [14 x i4]* %buf_18_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 818 'getelementptr' 'buf_18_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 819 [2/2] (2.32ns)   --->   "%buf_18_V_load = load i4* %buf_18_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 819 'load' 'buf_18_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 820 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_18_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 820 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 821 [1/1] (0.00ns)   --->   "%buf_19_V_addr_1 = getelementptr [14 x i4]* %buf_19_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 821 'getelementptr' 'buf_19_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 822 [2/2] (2.32ns)   --->   "%buf_19_V_load = load i4* %buf_19_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 822 'load' 'buf_19_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 823 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_19_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 823 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 824 [1/1] (0.00ns)   --->   "%buf_20_V_addr_1 = getelementptr [14 x i4]* %buf_20_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 824 'getelementptr' 'buf_20_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 825 [2/2] (2.32ns)   --->   "%buf_20_V_load = load i4* %buf_20_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 825 'load' 'buf_20_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 826 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_20_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 826 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 827 [1/1] (0.00ns)   --->   "%buf_21_V_addr_1 = getelementptr [14 x i4]* %buf_21_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 827 'getelementptr' 'buf_21_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 828 [2/2] (2.32ns)   --->   "%buf_21_V_load = load i4* %buf_21_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 828 'load' 'buf_21_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 829 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_21_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 829 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 830 [1/1] (0.00ns)   --->   "%buf_22_V_addr_1 = getelementptr [14 x i4]* %buf_22_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 830 'getelementptr' 'buf_22_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 831 [2/2] (2.32ns)   --->   "%buf_22_V_load = load i4* %buf_22_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 831 'load' 'buf_22_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 832 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_22_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 832 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 833 [1/1] (0.00ns)   --->   "%buf_23_V_addr_1 = getelementptr [14 x i4]* %buf_23_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 833 'getelementptr' 'buf_23_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 834 [2/2] (2.32ns)   --->   "%buf_23_V_load = load i4* %buf_23_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 834 'load' 'buf_23_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 835 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_23_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 835 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 836 [1/1] (0.00ns)   --->   "%buf_24_V_addr_1 = getelementptr [14 x i4]* %buf_24_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 836 'getelementptr' 'buf_24_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 837 [2/2] (2.32ns)   --->   "%buf_24_V_load = load i4* %buf_24_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 837 'load' 'buf_24_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 838 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_24_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 838 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 839 [1/1] (0.00ns)   --->   "%buf_25_V_addr_1 = getelementptr [14 x i4]* %buf_25_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 839 'getelementptr' 'buf_25_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 840 [2/2] (2.32ns)   --->   "%buf_25_V_load = load i4* %buf_25_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 840 'load' 'buf_25_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 841 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_25_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 841 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 842 [1/1] (0.00ns)   --->   "%buf_26_V_addr_1 = getelementptr [14 x i4]* %buf_26_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 842 'getelementptr' 'buf_26_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 843 [2/2] (2.32ns)   --->   "%buf_26_V_load = load i4* %buf_26_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 843 'load' 'buf_26_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 844 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_26_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 844 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 845 [1/1] (0.00ns)   --->   "%buf_27_V_addr_1 = getelementptr [14 x i4]* %buf_27_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 845 'getelementptr' 'buf_27_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 846 [2/2] (2.32ns)   --->   "%buf_27_V_load = load i4* %buf_27_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 846 'load' 'buf_27_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 847 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_27_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 847 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 848 [1/1] (0.00ns)   --->   "%buf_28_V_addr_1 = getelementptr [14 x i4]* %buf_28_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 848 'getelementptr' 'buf_28_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 849 [2/2] (2.32ns)   --->   "%buf_28_V_load = load i4* %buf_28_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 849 'load' 'buf_28_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 850 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_28_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 850 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 851 [1/1] (0.00ns)   --->   "%buf_29_V_addr_1 = getelementptr [14 x i4]* %buf_29_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 851 'getelementptr' 'buf_29_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 852 [2/2] (2.32ns)   --->   "%buf_29_V_load = load i4* %buf_29_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 852 'load' 'buf_29_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 853 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_29_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 853 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 854 [1/1] (0.00ns)   --->   "%buf_30_V_addr_1 = getelementptr [14 x i4]* %buf_30_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 854 'getelementptr' 'buf_30_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 855 [2/2] (2.32ns)   --->   "%buf_30_V_load = load i4* %buf_30_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 855 'load' 'buf_30_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 856 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_30_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 856 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 857 [1/1] (0.00ns)   --->   "%buf_31_V_addr_1 = getelementptr [14 x i4]* %buf_31_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 857 'getelementptr' 'buf_31_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 858 [2/2] (2.32ns)   --->   "%buf_31_V_load = load i4* %buf_31_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 858 'load' 'buf_31_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 859 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_31_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 859 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 860 [1/1] (0.00ns)   --->   "%buf_32_V_addr_1 = getelementptr [14 x i4]* %buf_32_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 860 'getelementptr' 'buf_32_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 861 [2/2] (2.32ns)   --->   "%buf_32_V_load = load i4* %buf_32_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 861 'load' 'buf_32_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 862 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_32_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 862 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 863 [1/1] (0.00ns)   --->   "%buf_33_V_addr_1 = getelementptr [14 x i4]* %buf_33_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 863 'getelementptr' 'buf_33_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 864 [2/2] (2.32ns)   --->   "%buf_33_V_load = load i4* %buf_33_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 864 'load' 'buf_33_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 865 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_33_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 865 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 866 [1/1] (0.00ns)   --->   "%buf_34_V_addr_1 = getelementptr [14 x i4]* %buf_34_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 866 'getelementptr' 'buf_34_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 867 [2/2] (2.32ns)   --->   "%buf_34_V_load = load i4* %buf_34_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 867 'load' 'buf_34_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 868 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_34_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 868 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 869 [1/1] (0.00ns)   --->   "%buf_35_V_addr_1 = getelementptr [14 x i4]* %buf_35_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 869 'getelementptr' 'buf_35_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 870 [2/2] (2.32ns)   --->   "%buf_35_V_load = load i4* %buf_35_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 870 'load' 'buf_35_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 871 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_35_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 871 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 872 [1/1] (0.00ns)   --->   "%buf_36_V_addr_1 = getelementptr [14 x i4]* %buf_36_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 872 'getelementptr' 'buf_36_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 873 [2/2] (2.32ns)   --->   "%buf_36_V_load = load i4* %buf_36_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 873 'load' 'buf_36_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 874 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_36_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 874 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 875 [1/1] (0.00ns)   --->   "%buf_37_V_addr_1 = getelementptr [14 x i4]* %buf_37_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 875 'getelementptr' 'buf_37_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 876 [2/2] (2.32ns)   --->   "%buf_37_V_load = load i4* %buf_37_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 876 'load' 'buf_37_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 877 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_37_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 877 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 878 [1/1] (0.00ns)   --->   "%buf_38_V_addr_1 = getelementptr [14 x i4]* %buf_38_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 878 'getelementptr' 'buf_38_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 879 [2/2] (2.32ns)   --->   "%buf_38_V_load = load i4* %buf_38_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 879 'load' 'buf_38_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 880 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_38_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 880 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 881 [1/1] (0.00ns)   --->   "%buf_39_V_addr_1 = getelementptr [14 x i4]* %buf_39_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 881 'getelementptr' 'buf_39_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 882 [2/2] (2.32ns)   --->   "%buf_39_V_load = load i4* %buf_39_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 882 'load' 'buf_39_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 883 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_39_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 883 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 884 [1/1] (0.00ns)   --->   "%buf_40_V_addr_1 = getelementptr [14 x i4]* %buf_40_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 884 'getelementptr' 'buf_40_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 885 [2/2] (2.32ns)   --->   "%buf_40_V_load = load i4* %buf_40_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 885 'load' 'buf_40_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 886 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_40_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 886 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 887 [1/1] (0.00ns)   --->   "%buf_41_V_addr_1 = getelementptr [14 x i4]* %buf_41_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 887 'getelementptr' 'buf_41_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 888 [2/2] (2.32ns)   --->   "%buf_41_V_load = load i4* %buf_41_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 888 'load' 'buf_41_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 889 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_41_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 889 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 890 [1/1] (0.00ns)   --->   "%buf_42_V_addr_1 = getelementptr [14 x i4]* %buf_42_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 890 'getelementptr' 'buf_42_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 891 [2/2] (2.32ns)   --->   "%buf_42_V_load = load i4* %buf_42_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 891 'load' 'buf_42_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 892 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_42_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 892 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 893 [1/1] (0.00ns)   --->   "%buf_43_V_addr_1 = getelementptr [14 x i4]* %buf_43_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 893 'getelementptr' 'buf_43_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 894 [2/2] (2.32ns)   --->   "%buf_43_V_load = load i4* %buf_43_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 894 'load' 'buf_43_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 895 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_43_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 895 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 896 [1/1] (0.00ns)   --->   "%buf_44_V_addr_1 = getelementptr [14 x i4]* %buf_44_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 896 'getelementptr' 'buf_44_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 897 [2/2] (2.32ns)   --->   "%buf_44_V_load = load i4* %buf_44_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 897 'load' 'buf_44_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 898 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_44_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 898 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 899 [1/1] (0.00ns)   --->   "%buf_45_V_addr_1 = getelementptr [14 x i4]* %buf_45_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 899 'getelementptr' 'buf_45_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 900 [2/2] (2.32ns)   --->   "%buf_45_V_load = load i4* %buf_45_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 900 'load' 'buf_45_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 901 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_45_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 901 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 902 [1/1] (0.00ns)   --->   "%buf_46_V_addr_1 = getelementptr [14 x i4]* %buf_46_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 902 'getelementptr' 'buf_46_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 903 [2/2] (2.32ns)   --->   "%buf_46_V_load = load i4* %buf_46_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 903 'load' 'buf_46_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 904 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_46_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 904 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 905 [1/1] (0.00ns)   --->   "%buf_47_V_addr_1 = getelementptr [14 x i4]* %buf_47_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 905 'getelementptr' 'buf_47_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 906 [2/2] (2.32ns)   --->   "%buf_47_V_load = load i4* %buf_47_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 906 'load' 'buf_47_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 907 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_47_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 907 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 908 [1/1] (0.00ns)   --->   "%buf_48_V_addr_1 = getelementptr [14 x i4]* %buf_48_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 908 'getelementptr' 'buf_48_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 909 [2/2] (2.32ns)   --->   "%buf_48_V_load = load i4* %buf_48_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 909 'load' 'buf_48_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 910 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_48_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 910 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 911 [1/1] (0.00ns)   --->   "%buf_49_V_addr_1 = getelementptr [14 x i4]* %buf_49_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 911 'getelementptr' 'buf_49_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 912 [2/2] (2.32ns)   --->   "%buf_49_V_load = load i4* %buf_49_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 912 'load' 'buf_49_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 913 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_49_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 913 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 914 [1/1] (0.00ns)   --->   "%buf_50_V_addr_1 = getelementptr [14 x i4]* %buf_50_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 914 'getelementptr' 'buf_50_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 915 [2/2] (2.32ns)   --->   "%buf_50_V_load = load i4* %buf_50_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 915 'load' 'buf_50_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 916 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_50_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 916 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 917 [1/1] (0.00ns)   --->   "%buf_51_V_addr_1 = getelementptr [14 x i4]* %buf_51_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 917 'getelementptr' 'buf_51_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 918 [2/2] (2.32ns)   --->   "%buf_51_V_load = load i4* %buf_51_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 918 'load' 'buf_51_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 919 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_51_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 919 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 920 [1/1] (0.00ns)   --->   "%buf_52_V_addr_1 = getelementptr [14 x i4]* %buf_52_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 920 'getelementptr' 'buf_52_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 921 [2/2] (2.32ns)   --->   "%buf_52_V_load = load i4* %buf_52_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 921 'load' 'buf_52_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 922 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_52_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 922 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 923 [1/1] (0.00ns)   --->   "%buf_53_V_addr_1 = getelementptr [14 x i4]* %buf_53_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 923 'getelementptr' 'buf_53_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 924 [2/2] (2.32ns)   --->   "%buf_53_V_load = load i4* %buf_53_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 924 'load' 'buf_53_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 925 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_53_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 925 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 926 [1/1] (0.00ns)   --->   "%buf_54_V_addr_1 = getelementptr [14 x i4]* %buf_54_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 926 'getelementptr' 'buf_54_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 927 [2/2] (2.32ns)   --->   "%buf_54_V_load = load i4* %buf_54_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 927 'load' 'buf_54_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 928 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_54_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 928 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 929 [1/1] (0.00ns)   --->   "%buf_55_V_addr_1 = getelementptr [14 x i4]* %buf_55_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 929 'getelementptr' 'buf_55_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 930 [2/2] (2.32ns)   --->   "%buf_55_V_load = load i4* %buf_55_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 930 'load' 'buf_55_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 931 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_55_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 931 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 932 [1/1] (0.00ns)   --->   "%buf_56_V_addr_1 = getelementptr [14 x i4]* %buf_56_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 932 'getelementptr' 'buf_56_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 933 [2/2] (2.32ns)   --->   "%buf_56_V_load = load i4* %buf_56_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 933 'load' 'buf_56_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 934 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_56_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 934 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 935 [1/1] (0.00ns)   --->   "%buf_57_V_addr_1 = getelementptr [14 x i4]* %buf_57_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 935 'getelementptr' 'buf_57_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 936 [2/2] (2.32ns)   --->   "%buf_57_V_load = load i4* %buf_57_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 936 'load' 'buf_57_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 937 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_57_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 937 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 938 [1/1] (0.00ns)   --->   "%buf_58_V_addr_1 = getelementptr [14 x i4]* %buf_58_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 938 'getelementptr' 'buf_58_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 939 [2/2] (2.32ns)   --->   "%buf_58_V_load = load i4* %buf_58_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 939 'load' 'buf_58_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 940 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_58_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 940 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 941 [1/1] (0.00ns)   --->   "%buf_59_V_addr_1 = getelementptr [14 x i4]* %buf_59_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 941 'getelementptr' 'buf_59_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 942 [2/2] (2.32ns)   --->   "%buf_59_V_load = load i4* %buf_59_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 942 'load' 'buf_59_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 943 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_59_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 943 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 944 [1/1] (0.00ns)   --->   "%buf_60_V_addr_1 = getelementptr [14 x i4]* %buf_60_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 944 'getelementptr' 'buf_60_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 945 [2/2] (2.32ns)   --->   "%buf_60_V_load = load i4* %buf_60_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 945 'load' 'buf_60_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 946 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_60_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 946 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 947 [1/1] (0.00ns)   --->   "%buf_61_V_addr_1 = getelementptr [14 x i4]* %buf_61_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 947 'getelementptr' 'buf_61_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 948 [2/2] (2.32ns)   --->   "%buf_61_V_load = load i4* %buf_61_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 948 'load' 'buf_61_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 949 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_61_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 949 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 950 [1/1] (0.00ns)   --->   "%buf_62_V_addr_1 = getelementptr [14 x i4]* %buf_62_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 950 'getelementptr' 'buf_62_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 951 [2/2] (2.32ns)   --->   "%buf_62_V_load = load i4* %buf_62_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 951 'load' 'buf_62_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 952 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_62_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 952 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 953 [1/1] (0.00ns)   --->   "%buf_63_V_addr_1 = getelementptr [14 x i4]* %buf_63_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 953 'getelementptr' 'buf_63_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 954 [2/2] (2.32ns)   --->   "%buf_63_V_load = load i4* %buf_63_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 954 'load' 'buf_63_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 955 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_63_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 955 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_7 : Operation 956 [1/1] (0.00ns)   --->   "br label %.preheader113"   --->   Operation 956 'br' <Predicate = (icmp_ln172)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 2.32>
ST_8 : Operation 957 [1/2] (2.32ns)   --->   "%buf_0_V_load = load i4* %buf_0_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 957 'load' 'buf_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 958 [1/2] (2.32ns)   --->   "%buf_1_V_load = load i4* %buf_1_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 958 'load' 'buf_1_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 959 [1/2] (2.32ns)   --->   "%buf_2_V_load = load i4* %buf_2_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 959 'load' 'buf_2_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 960 [1/2] (2.32ns)   --->   "%buf_3_V_load = load i4* %buf_3_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 960 'load' 'buf_3_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 961 [1/2] (2.32ns)   --->   "%buf_4_V_load = load i4* %buf_4_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 961 'load' 'buf_4_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 962 [1/2] (2.32ns)   --->   "%buf_5_V_load = load i4* %buf_5_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 962 'load' 'buf_5_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 963 [1/2] (2.32ns)   --->   "%buf_6_V_load = load i4* %buf_6_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 963 'load' 'buf_6_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 964 [1/2] (2.32ns)   --->   "%buf_7_V_load = load i4* %buf_7_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 964 'load' 'buf_7_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 965 [1/2] (2.32ns)   --->   "%buf_8_V_load = load i4* %buf_8_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 965 'load' 'buf_8_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 966 [1/2] (2.32ns)   --->   "%buf_9_V_load = load i4* %buf_9_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 966 'load' 'buf_9_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 967 [1/2] (2.32ns)   --->   "%buf_10_V_load = load i4* %buf_10_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 967 'load' 'buf_10_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 968 [1/2] (2.32ns)   --->   "%buf_11_V_load = load i4* %buf_11_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 968 'load' 'buf_11_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 969 [1/2] (2.32ns)   --->   "%buf_12_V_load = load i4* %buf_12_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 969 'load' 'buf_12_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 970 [1/2] (2.32ns)   --->   "%buf_13_V_load = load i4* %buf_13_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 970 'load' 'buf_13_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 971 [1/2] (2.32ns)   --->   "%buf_14_V_load = load i4* %buf_14_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 971 'load' 'buf_14_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 972 [1/2] (2.32ns)   --->   "%buf_15_V_load = load i4* %buf_15_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 972 'load' 'buf_15_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 973 [1/2] (2.32ns)   --->   "%buf_16_V_load = load i4* %buf_16_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 973 'load' 'buf_16_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 974 [1/2] (2.32ns)   --->   "%buf_17_V_load = load i4* %buf_17_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 974 'load' 'buf_17_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 975 [1/2] (2.32ns)   --->   "%buf_18_V_load = load i4* %buf_18_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 975 'load' 'buf_18_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 976 [1/2] (2.32ns)   --->   "%buf_19_V_load = load i4* %buf_19_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 976 'load' 'buf_19_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 977 [1/2] (2.32ns)   --->   "%buf_20_V_load = load i4* %buf_20_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 977 'load' 'buf_20_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 978 [1/2] (2.32ns)   --->   "%buf_21_V_load = load i4* %buf_21_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 978 'load' 'buf_21_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 979 [1/2] (2.32ns)   --->   "%buf_22_V_load = load i4* %buf_22_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 979 'load' 'buf_22_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 980 [1/2] (2.32ns)   --->   "%buf_23_V_load = load i4* %buf_23_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 980 'load' 'buf_23_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 981 [1/2] (2.32ns)   --->   "%buf_24_V_load = load i4* %buf_24_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 981 'load' 'buf_24_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 982 [1/2] (2.32ns)   --->   "%buf_25_V_load = load i4* %buf_25_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 982 'load' 'buf_25_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 983 [1/2] (2.32ns)   --->   "%buf_26_V_load = load i4* %buf_26_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 983 'load' 'buf_26_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 984 [1/2] (2.32ns)   --->   "%buf_27_V_load = load i4* %buf_27_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 984 'load' 'buf_27_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 985 [1/2] (2.32ns)   --->   "%buf_28_V_load = load i4* %buf_28_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 985 'load' 'buf_28_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 986 [1/2] (2.32ns)   --->   "%buf_29_V_load = load i4* %buf_29_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 986 'load' 'buf_29_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 987 [1/2] (2.32ns)   --->   "%buf_30_V_load = load i4* %buf_30_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 987 'load' 'buf_30_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 988 [1/2] (2.32ns)   --->   "%buf_31_V_load = load i4* %buf_31_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 988 'load' 'buf_31_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 989 [1/2] (2.32ns)   --->   "%buf_32_V_load = load i4* %buf_32_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 989 'load' 'buf_32_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 990 [1/2] (2.32ns)   --->   "%buf_33_V_load = load i4* %buf_33_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 990 'load' 'buf_33_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 991 [1/2] (2.32ns)   --->   "%buf_34_V_load = load i4* %buf_34_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 991 'load' 'buf_34_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 992 [1/2] (2.32ns)   --->   "%buf_35_V_load = load i4* %buf_35_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 992 'load' 'buf_35_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 993 [1/2] (2.32ns)   --->   "%buf_36_V_load = load i4* %buf_36_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 993 'load' 'buf_36_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 994 [1/2] (2.32ns)   --->   "%buf_37_V_load = load i4* %buf_37_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 994 'load' 'buf_37_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 995 [1/2] (2.32ns)   --->   "%buf_38_V_load = load i4* %buf_38_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 995 'load' 'buf_38_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 996 [1/2] (2.32ns)   --->   "%buf_39_V_load = load i4* %buf_39_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 996 'load' 'buf_39_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 997 [1/2] (2.32ns)   --->   "%buf_40_V_load = load i4* %buf_40_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 997 'load' 'buf_40_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 998 [1/2] (2.32ns)   --->   "%buf_41_V_load = load i4* %buf_41_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 998 'load' 'buf_41_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 999 [1/2] (2.32ns)   --->   "%buf_42_V_load = load i4* %buf_42_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 999 'load' 'buf_42_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 1000 [1/2] (2.32ns)   --->   "%buf_43_V_load = load i4* %buf_43_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1000 'load' 'buf_43_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 1001 [1/2] (2.32ns)   --->   "%buf_44_V_load = load i4* %buf_44_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1001 'load' 'buf_44_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 1002 [1/2] (2.32ns)   --->   "%buf_45_V_load = load i4* %buf_45_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1002 'load' 'buf_45_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 1003 [1/2] (2.32ns)   --->   "%buf_46_V_load = load i4* %buf_46_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1003 'load' 'buf_46_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 1004 [1/2] (2.32ns)   --->   "%buf_47_V_load = load i4* %buf_47_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1004 'load' 'buf_47_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 1005 [1/2] (2.32ns)   --->   "%buf_48_V_load = load i4* %buf_48_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1005 'load' 'buf_48_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 1006 [1/2] (2.32ns)   --->   "%buf_49_V_load = load i4* %buf_49_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1006 'load' 'buf_49_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 1007 [1/2] (2.32ns)   --->   "%buf_50_V_load = load i4* %buf_50_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1007 'load' 'buf_50_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 1008 [1/2] (2.32ns)   --->   "%buf_51_V_load = load i4* %buf_51_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1008 'load' 'buf_51_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 1009 [1/2] (2.32ns)   --->   "%buf_52_V_load = load i4* %buf_52_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1009 'load' 'buf_52_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 1010 [1/2] (2.32ns)   --->   "%buf_53_V_load = load i4* %buf_53_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1010 'load' 'buf_53_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 1011 [1/2] (2.32ns)   --->   "%buf_54_V_load = load i4* %buf_54_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1011 'load' 'buf_54_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 1012 [1/2] (2.32ns)   --->   "%buf_55_V_load = load i4* %buf_55_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1012 'load' 'buf_55_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 1013 [1/2] (2.32ns)   --->   "%buf_56_V_load = load i4* %buf_56_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1013 'load' 'buf_56_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 1014 [1/2] (2.32ns)   --->   "%buf_57_V_load = load i4* %buf_57_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1014 'load' 'buf_57_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 1015 [1/2] (2.32ns)   --->   "%buf_58_V_load = load i4* %buf_58_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1015 'load' 'buf_58_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 1016 [1/2] (2.32ns)   --->   "%buf_59_V_load = load i4* %buf_59_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1016 'load' 'buf_59_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 1017 [1/2] (2.32ns)   --->   "%buf_60_V_load = load i4* %buf_60_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1017 'load' 'buf_60_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 1018 [1/2] (2.32ns)   --->   "%buf_61_V_load = load i4* %buf_61_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1018 'load' 'buf_61_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 1019 [1/2] (2.32ns)   --->   "%buf_62_V_load = load i4* %buf_62_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1019 'load' 'buf_62_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 1020 [1/2] (2.32ns)   --->   "%buf_63_V_load = load i4* %buf_63_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1020 'load' 'buf_63_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_8 : Operation 1021 [1/1] (0.00ns)   --->   "%tmp_V = call i256 @_ssdm_op_BitConcatenate.i256.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4(i4 %buf_63_V_load, i4 %buf_62_V_load, i4 %buf_61_V_load, i4 %buf_60_V_load, i4 %buf_59_V_load, i4 %buf_58_V_load, i4 %buf_57_V_load, i4 %buf_56_V_load, i4 %buf_55_V_load, i4 %buf_54_V_load, i4 %buf_53_V_load, i4 %buf_52_V_load, i4 %buf_51_V_load, i4 %buf_50_V_load, i4 %buf_49_V_load, i4 %buf_48_V_load, i4 %buf_47_V_load, i4 %buf_46_V_load, i4 %buf_45_V_load, i4 %buf_44_V_load, i4 %buf_43_V_load, i4 %buf_42_V_load, i4 %buf_41_V_load, i4 %buf_40_V_load, i4 %buf_39_V_load, i4 %buf_38_V_load, i4 %buf_37_V_load, i4 %buf_36_V_load, i4 %buf_35_V_load, i4 %buf_34_V_load, i4 %buf_33_V_load, i4 %buf_32_V_load, i4 %buf_31_V_load, i4 %buf_30_V_load, i4 %buf_29_V_load, i4 %buf_28_V_load, i4 %buf_27_V_load, i4 %buf_26_V_load, i4 %buf_25_V_load, i4 %buf_24_V_load, i4 %buf_23_V_load, i4 %buf_22_V_load, i4 %buf_21_V_load, i4 %buf_20_V_load, i4 %buf_19_V_load, i4 %buf_18_V_load, i4 %buf_17_V_load, i4 %buf_16_V_load, i4 %buf_15_V_load, i4 %buf_14_V_load, i4 %buf_13_V_load, i4 %buf_12_V_load, i4 %buf_11_V_load, i4 %buf_10_V_load, i4 %buf_9_V_load, i4 %buf_8_V_load, i4 %buf_7_V_load, i4 %buf_6_V_load, i4 %buf_5_V_load, i4 %buf_4_V_load, i4 %buf_3_V_load, i4 %buf_2_V_load, i4 %buf_1_V_load, i4 %buf_0_V_load)" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1021 'bitconcatenate' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1022 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i256P(i256* %out_V_V, i256 %tmp_V)" [/workspace/finn-hlslib/maxpool.h:181]   --->   Operation 1022 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 1023 [1/1] (0.00ns)   --->   "br label %.preheader109" [/workspace/finn-hlslib/maxpool.h:172]   --->   Operation 1023 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', /workspace/finn-hlslib/maxpool.h:145) [71]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /workspace/finn-hlslib/maxpool.h:145) [71]  (0 ns)
	'getelementptr' operation ('buf_0_V_addr', /workspace/finn-hlslib/maxpool.h:148) [78]  (0 ns)
	'store' operation ('store_ln148', /workspace/finn-hlslib/maxpool.h:148) of constant 8 on array 'buf[0].V', /workspace/finn-hlslib/maxpool.h:143 [79]  (2.32 ns)

 <State 3>: 2.28ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln152', /workspace/finn-hlslib/maxpool.h:152) [211]  (1.3 ns)
	blocking operation 0.978 ns on control path)

 <State 4>: 7.53ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', /workspace/finn-hlslib/maxpool.h:154) with incoming values : ('select_ln154_1', /workspace/finn-hlslib/maxpool.h:154) [219]  (0 ns)
	'icmp' operation ('icmp_ln154', /workspace/finn-hlslib/maxpool.h:154) [227]  (1.43 ns)
	'select' operation ('select_ln154', /workspace/finn-hlslib/maxpool.h:154) [228]  (1.02 ns)
	'add' operation ('xp', /workspace/finn-hlslib/maxpool.h:154) [232]  (1.74 ns)
	'select' operation ('select_ln164', /workspace/finn-hlslib/maxpool.h:164) [233]  (1.02 ns)
	'getelementptr' operation ('buf_21_V_addr_2', /workspace/finn-hlslib/maxpool.h:164) [428]  (0 ns)
	'load' operation ('buf_21_V_load_1', /workspace/finn-hlslib/maxpool.h:164) on array 'buf[21].V', /workspace/finn-hlslib/maxpool.h:143 [429]  (2.32 ns)

 <State 5>: 3.62ns
The critical path consists of the following:
	'load' operation ('buf_0_V_load_1', /workspace/finn-hlslib/maxpool.h:164) on array 'buf[0].V', /workspace/finn-hlslib/maxpool.h:143 [240]  (2.32 ns)
	'icmp' operation ('icmp_ln895', /workspace/finn-hlslib/maxpool.h:165) [241]  (1.3 ns)

 <State 6>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('outpix') with incoming values : ('outpix', /workspace/finn-hlslib/maxpool.h:172) [824]  (1.77 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'phi' operation ('outpix') with incoming values : ('outpix', /workspace/finn-hlslib/maxpool.h:172) [824]  (0 ns)
	'getelementptr' operation ('buf_0_V_addr_1', /workspace/finn-hlslib/maxpool.h:177) [831]  (0 ns)
	'load' operation ('buf_0_V_load', /workspace/finn-hlslib/maxpool.h:177) on array 'buf[0].V', /workspace/finn-hlslib/maxpool.h:143 [832]  (2.32 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'load' operation ('buf_0_V_load', /workspace/finn-hlslib/maxpool.h:177) on array 'buf[0].V', /workspace/finn-hlslib/maxpool.h:143 [832]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
