-- ==============================================================
-- Generated by Vitis HLS v2024.2.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity harness_store_Pipeline_VITIS_LOOP_107_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    lastStream_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    lastStream_1_empty_n : IN STD_LOGIC;
    lastStream_1_read : OUT STD_LOGIC;
    lastStream_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    lastStream_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    lastStream_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    lastStream_empty_n : IN STD_LOGIC;
    lastStream_read : OUT STD_LOGIC;
    lastStream_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    lastStream_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    outputStream_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    outputStream_0_empty_n : IN STD_LOGIC;
    outputStream_0_read : OUT STD_LOGIC;
    outputStream_0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    outputStream_0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    outputStream_1_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    outputStream_1_empty_n : IN STD_LOGIC;
    outputStream_1_read : OUT STD_LOGIC;
    outputStream_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    outputStream_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem1_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem1_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem1_0_WREADY : IN STD_LOGIC;
    m_axi_gmem1_0_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem1_0_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem1_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem1_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem1_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_0_RVALID : IN STD_LOGIC;
    m_axi_gmem1_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem1_0_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem1_0_RLAST : IN STD_LOGIC;
    m_axi_gmem1_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem1_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_0_BVALID : IN STD_LOGIC;
    m_axi_gmem1_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem1_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    empty : IN STD_LOGIC_VECTOR (31 downto 0);
    sext_ln107 : IN STD_LOGIC_VECTOR (57 downto 0);
    nums_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    nums_ce0 : OUT STD_LOGIC;
    nums_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of harness_store_Pipeline_VITIS_LOOP_107_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv64_FFFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone_grp1_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp3_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp3 : BOOLEAN;
    signal icmp_ln107_reg_1147 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_reg_1147_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter2_grp2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp2_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp2 : BOOLEAN;
    signal icmp_ln107_reg_1147_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln113_reg_1167 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op47_read_state4 : BOOLEAN;
    signal icmp_ln113_1_reg_1171 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op83_read_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_grp3 : BOOLEAN;
    signal icmp_ln107_fu_569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal lastStream_1_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal lastStream_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp2 : BOOLEAN;
    signal gmem1_blk_n_W : STD_LOGIC;
    signal ap_block_pp0_stage0_grp3 : BOOLEAN;
    signal outputStream_0_blk_n : STD_LOGIC;
    signal outputStream_1_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001_grp3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal lshr_ln_reg_1151 : STD_LOGIC_VECTOR (12 downto 0);
    signal empty_50_fu_585_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_50_reg_1156 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_50_reg_1156_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln113_fu_615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln113_1_fu_634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_burst_30_phi_fu_199_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_burst_30_reg_195 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_burst_30_reg_195 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_burst_30_reg_195 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_burst_30_reg_195 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_burst_29_phi_fu_210_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_burst_29_reg_206 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_burst_29_reg_206 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_burst_29_reg_206 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_burst_29_reg_206 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_burst_28_phi_fu_221_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_burst_28_reg_217 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_burst_28_reg_217 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_burst_28_reg_217 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_burst_28_reg_217 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_burst_27_phi_fu_232_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_burst_27_reg_228 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_burst_27_reg_228 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_burst_27_reg_228 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_burst_27_reg_228 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_burst_26_phi_fu_243_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_burst_26_reg_239 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_burst_26_reg_239 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_burst_26_reg_239 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_burst_26_reg_239 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_burst_25_phi_fu_254_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_burst_25_reg_250 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_burst_25_reg_250 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_burst_25_reg_250 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_burst_25_reg_250 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_burst_24_phi_fu_265_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_burst_24_reg_261 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_burst_24_reg_261 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_burst_24_reg_261 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_burst_24_reg_261 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_burst_23_phi_fu_276_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_burst_23_reg_272 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_burst_23_reg_272 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_burst_23_reg_272 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_burst_23_reg_272 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_burst_22_phi_fu_287_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_burst_22_reg_283 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_burst_22_reg_283 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_burst_22_reg_283 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_burst_22_reg_283 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_burst_21_phi_fu_298_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_burst_21_reg_294 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_burst_21_reg_294 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_burst_21_reg_294 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_burst_21_reg_294 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_burst_20_phi_fu_309_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_burst_20_reg_305 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_burst_20_reg_305 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_burst_20_reg_305 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_burst_20_reg_305 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_burst_19_phi_fu_320_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_burst_19_reg_316 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_burst_19_reg_316 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_burst_19_reg_316 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_burst_19_reg_316 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_burst_18_phi_fu_331_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_burst_18_reg_327 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_burst_18_reg_327 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_burst_18_reg_327 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_burst_18_reg_327 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_burst_17_phi_fu_342_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_burst_17_reg_338 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_burst_17_reg_338 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_burst_17_reg_338 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_burst_17_reg_338 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_burst_16_phi_fu_353_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_burst_16_reg_349 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_burst_16_reg_349 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_burst_16_reg_349 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_burst_16_reg_349 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_burst_15_phi_fu_364_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal burst_fu_648_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_burst_15_reg_360 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_burst_15_reg_360 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_burst_15_reg_360 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_burst_15_reg_360 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_burst_61_phi_fu_375_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_burst_61_reg_371 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_burst_61_reg_371 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_burst_61_reg_371 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_burst_61_reg_371 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_burst_60_phi_fu_386_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_burst_60_reg_382 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_burst_60_reg_382 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_burst_60_reg_382 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_burst_60_reg_382 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_burst_59_phi_fu_397_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_burst_59_reg_393 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_burst_59_reg_393 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_burst_59_reg_393 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_burst_59_reg_393 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_burst_58_phi_fu_408_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_burst_58_reg_404 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_burst_58_reg_404 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_burst_58_reg_404 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_burst_58_reg_404 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_burst_57_phi_fu_419_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_burst_57_reg_415 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_burst_57_reg_415 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_burst_57_reg_415 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_burst_57_reg_415 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_burst_56_phi_fu_430_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_burst_56_reg_426 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_burst_56_reg_426 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_burst_56_reg_426 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_burst_56_reg_426 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_burst_55_phi_fu_441_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_burst_55_reg_437 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_burst_55_reg_437 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_burst_55_reg_437 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_burst_55_reg_437 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_burst_54_phi_fu_452_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_burst_54_reg_448 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_burst_54_reg_448 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_burst_54_reg_448 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_burst_54_reg_448 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_burst_53_phi_fu_463_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_burst_53_reg_459 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_burst_53_reg_459 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_burst_53_reg_459 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_burst_53_reg_459 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_burst_52_phi_fu_474_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_burst_52_reg_470 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_burst_52_reg_470 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_burst_52_reg_470 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_burst_52_reg_470 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_burst_51_phi_fu_485_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_burst_51_reg_481 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_burst_51_reg_481 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_burst_51_reg_481 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_burst_51_reg_481 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_burst_50_phi_fu_496_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_burst_50_reg_492 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_burst_50_reg_492 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_burst_50_reg_492 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_burst_50_reg_492 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_burst_49_phi_fu_507_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_burst_49_reg_503 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_burst_49_reg_503 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_burst_49_reg_503 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_burst_49_reg_503 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_burst_48_phi_fu_518_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_burst_48_reg_514 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_burst_48_reg_514 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_burst_48_reg_514 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_burst_48_reg_514 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_burst_47_phi_fu_529_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_burst_47_reg_525 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_burst_47_reg_525 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_burst_47_reg_525 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_burst_47_reg_525 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_burst_46_phi_fu_540_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal burst_44_fu_824_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_burst_46_reg_536 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_burst_46_reg_536 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_burst_46_reg_536 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_burst_46_reg_536 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln109_fu_594_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001_grp3 : BOOLEAN;
    signal i_fu_134 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal add_ln107_fu_559_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_1 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal lastStream_1_read_local : STD_LOGIC;
    signal ap_block_pp0_stage0_11001_grp2 : BOOLEAN;
    signal lastStream_read_local : STD_LOGIC;
    signal outputStream_0_read_local : STD_LOGIC;
    signal outputStream_1_read_local : STD_LOGIC;
    signal nums_ce0_local : STD_LOGIC;
    signal zext_ln107_fu_565_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rem_i_fu_604_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln113_fu_611_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln_fu_623_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln113_1_fu_630_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln111_fu_818_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_fu_994_p63 : STD_LOGIC_VECTOR (503 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_329 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component harness_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component harness_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp1_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1)) then 
                    ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp2_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp2_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp2_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2)) then 
                    ap_block_pp0_stage0_subdone_grp2_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp3_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp3_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp3_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp3)) then 
                    ap_block_pp0_stage0_subdone_grp3_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter3_burst_15_reg_360_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_329)) then
                if (((icmp_ln113_fu_615_p2 = ap_const_lv1_0) and (icmp_ln107_reg_1147_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_burst_15_reg_360 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_burst_15_reg_360 <= ap_phi_reg_pp0_iter2_burst_15_reg_360;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_burst_16_reg_349_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_329)) then
                if (((icmp_ln113_fu_615_p2 = ap_const_lv1_0) and (icmp_ln107_reg_1147_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_burst_16_reg_349 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_burst_16_reg_349 <= ap_phi_reg_pp0_iter2_burst_16_reg_349;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_burst_17_reg_338_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_329)) then
                if (((icmp_ln113_fu_615_p2 = ap_const_lv1_0) and (icmp_ln107_reg_1147_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_burst_17_reg_338 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_burst_17_reg_338 <= ap_phi_reg_pp0_iter2_burst_17_reg_338;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_burst_18_reg_327_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_329)) then
                if (((icmp_ln113_fu_615_p2 = ap_const_lv1_0) and (icmp_ln107_reg_1147_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_burst_18_reg_327 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_burst_18_reg_327 <= ap_phi_reg_pp0_iter2_burst_18_reg_327;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_burst_19_reg_316_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_329)) then
                if (((icmp_ln113_fu_615_p2 = ap_const_lv1_0) and (icmp_ln107_reg_1147_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_burst_19_reg_316 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_burst_19_reg_316 <= ap_phi_reg_pp0_iter2_burst_19_reg_316;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_burst_20_reg_305_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_329)) then
                if (((icmp_ln113_fu_615_p2 = ap_const_lv1_0) and (icmp_ln107_reg_1147_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_burst_20_reg_305 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_burst_20_reg_305 <= ap_phi_reg_pp0_iter2_burst_20_reg_305;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_burst_21_reg_294_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_329)) then
                if (((icmp_ln113_fu_615_p2 = ap_const_lv1_0) and (icmp_ln107_reg_1147_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_burst_21_reg_294 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_burst_21_reg_294 <= ap_phi_reg_pp0_iter2_burst_21_reg_294;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_burst_22_reg_283_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_329)) then
                if (((icmp_ln113_fu_615_p2 = ap_const_lv1_0) and (icmp_ln107_reg_1147_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_burst_22_reg_283 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_burst_22_reg_283 <= ap_phi_reg_pp0_iter2_burst_22_reg_283;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_burst_23_reg_272_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_329)) then
                if (((icmp_ln113_fu_615_p2 = ap_const_lv1_0) and (icmp_ln107_reg_1147_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_burst_23_reg_272 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_burst_23_reg_272 <= ap_phi_reg_pp0_iter2_burst_23_reg_272;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_burst_24_reg_261_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_329)) then
                if (((icmp_ln113_fu_615_p2 = ap_const_lv1_0) and (icmp_ln107_reg_1147_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_burst_24_reg_261 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_burst_24_reg_261 <= ap_phi_reg_pp0_iter2_burst_24_reg_261;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_burst_25_reg_250_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_329)) then
                if (((icmp_ln113_fu_615_p2 = ap_const_lv1_0) and (icmp_ln107_reg_1147_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_burst_25_reg_250 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_burst_25_reg_250 <= ap_phi_reg_pp0_iter2_burst_25_reg_250;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_burst_26_reg_239_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_329)) then
                if (((icmp_ln113_fu_615_p2 = ap_const_lv1_0) and (icmp_ln107_reg_1147_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_burst_26_reg_239 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_burst_26_reg_239 <= ap_phi_reg_pp0_iter2_burst_26_reg_239;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_burst_27_reg_228_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_329)) then
                if (((icmp_ln113_fu_615_p2 = ap_const_lv1_0) and (icmp_ln107_reg_1147_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_burst_27_reg_228 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_burst_27_reg_228 <= ap_phi_reg_pp0_iter2_burst_27_reg_228;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_burst_28_reg_217_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_329)) then
                if (((icmp_ln113_fu_615_p2 = ap_const_lv1_0) and (icmp_ln107_reg_1147_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_burst_28_reg_217 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_burst_28_reg_217 <= ap_phi_reg_pp0_iter2_burst_28_reg_217;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_burst_29_reg_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_329)) then
                if (((icmp_ln113_fu_615_p2 = ap_const_lv1_0) and (icmp_ln107_reg_1147_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_burst_29_reg_206 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_burst_29_reg_206 <= ap_phi_reg_pp0_iter2_burst_29_reg_206;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_burst_30_reg_195_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_329)) then
                if (((icmp_ln113_fu_615_p2 = ap_const_lv1_0) and (icmp_ln107_reg_1147_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_burst_30_reg_195 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_burst_30_reg_195 <= ap_phi_reg_pp0_iter2_burst_30_reg_195;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_burst_46_reg_536_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_329)) then
                if (((icmp_ln113_1_fu_634_p2 = ap_const_lv1_0) and (icmp_ln107_reg_1147_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_burst_46_reg_536 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_burst_46_reg_536 <= ap_phi_reg_pp0_iter2_burst_46_reg_536;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_burst_47_reg_525_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_329)) then
                if (((icmp_ln113_1_fu_634_p2 = ap_const_lv1_0) and (icmp_ln107_reg_1147_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_burst_47_reg_525 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_burst_47_reg_525 <= ap_phi_reg_pp0_iter2_burst_47_reg_525;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_burst_48_reg_514_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_329)) then
                if (((icmp_ln113_1_fu_634_p2 = ap_const_lv1_0) and (icmp_ln107_reg_1147_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_burst_48_reg_514 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_burst_48_reg_514 <= ap_phi_reg_pp0_iter2_burst_48_reg_514;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_burst_49_reg_503_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_329)) then
                if (((icmp_ln113_1_fu_634_p2 = ap_const_lv1_0) and (icmp_ln107_reg_1147_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_burst_49_reg_503 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_burst_49_reg_503 <= ap_phi_reg_pp0_iter2_burst_49_reg_503;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_burst_50_reg_492_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_329)) then
                if (((icmp_ln113_1_fu_634_p2 = ap_const_lv1_0) and (icmp_ln107_reg_1147_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_burst_50_reg_492 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_burst_50_reg_492 <= ap_phi_reg_pp0_iter2_burst_50_reg_492;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_burst_51_reg_481_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_329)) then
                if (((icmp_ln113_1_fu_634_p2 = ap_const_lv1_0) and (icmp_ln107_reg_1147_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_burst_51_reg_481 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_burst_51_reg_481 <= ap_phi_reg_pp0_iter2_burst_51_reg_481;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_burst_52_reg_470_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_329)) then
                if (((icmp_ln113_1_fu_634_p2 = ap_const_lv1_0) and (icmp_ln107_reg_1147_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_burst_52_reg_470 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_burst_52_reg_470 <= ap_phi_reg_pp0_iter2_burst_52_reg_470;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_burst_53_reg_459_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_329)) then
                if (((icmp_ln113_1_fu_634_p2 = ap_const_lv1_0) and (icmp_ln107_reg_1147_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_burst_53_reg_459 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_burst_53_reg_459 <= ap_phi_reg_pp0_iter2_burst_53_reg_459;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_burst_54_reg_448_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_329)) then
                if (((icmp_ln113_1_fu_634_p2 = ap_const_lv1_0) and (icmp_ln107_reg_1147_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_burst_54_reg_448 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_burst_54_reg_448 <= ap_phi_reg_pp0_iter2_burst_54_reg_448;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_burst_55_reg_437_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_329)) then
                if (((icmp_ln113_1_fu_634_p2 = ap_const_lv1_0) and (icmp_ln107_reg_1147_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_burst_55_reg_437 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_burst_55_reg_437 <= ap_phi_reg_pp0_iter2_burst_55_reg_437;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_burst_56_reg_426_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_329)) then
                if (((icmp_ln113_1_fu_634_p2 = ap_const_lv1_0) and (icmp_ln107_reg_1147_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_burst_56_reg_426 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_burst_56_reg_426 <= ap_phi_reg_pp0_iter2_burst_56_reg_426;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_burst_57_reg_415_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_329)) then
                if (((icmp_ln113_1_fu_634_p2 = ap_const_lv1_0) and (icmp_ln107_reg_1147_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_burst_57_reg_415 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_burst_57_reg_415 <= ap_phi_reg_pp0_iter2_burst_57_reg_415;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_burst_58_reg_404_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_329)) then
                if (((icmp_ln113_1_fu_634_p2 = ap_const_lv1_0) and (icmp_ln107_reg_1147_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_burst_58_reg_404 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_burst_58_reg_404 <= ap_phi_reg_pp0_iter2_burst_58_reg_404;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_burst_59_reg_393_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_329)) then
                if (((icmp_ln113_1_fu_634_p2 = ap_const_lv1_0) and (icmp_ln107_reg_1147_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_burst_59_reg_393 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_burst_59_reg_393 <= ap_phi_reg_pp0_iter2_burst_59_reg_393;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_burst_60_reg_382_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_329)) then
                if (((icmp_ln113_1_fu_634_p2 = ap_const_lv1_0) and (icmp_ln107_reg_1147_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_burst_60_reg_382 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_burst_60_reg_382 <= ap_phi_reg_pp0_iter2_burst_60_reg_382;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_burst_61_reg_371_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_329)) then
                if (((icmp_ln113_1_fu_634_p2 = ap_const_lv1_0) and (icmp_ln107_reg_1147_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_burst_61_reg_371 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_burst_61_reg_371 <= ap_phi_reg_pp0_iter2_burst_61_reg_371;
                end if;
            end if; 
        end if;
    end process;

    i_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln107_fu_569_p2 = ap_const_lv1_1))) then 
                    i_fu_134 <= add_ln107_fu_559_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_134 <= ap_const_lv31_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                empty_50_reg_1156 <= empty_50_fu_585_p1;
                empty_50_reg_1156_pp0_iter1_reg <= empty_50_reg_1156;
                icmp_ln107_reg_1147 <= icmp_ln107_fu_569_p2;
                icmp_ln107_reg_1147_pp0_iter1_reg <= icmp_ln107_reg_1147;
                lshr_ln_reg_1151 <= ap_sig_allocacmp_i_1(16 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp3) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp3_done_reg))) then
                ap_phi_reg_pp0_iter1_burst_15_reg_360 <= ap_phi_reg_pp0_iter0_burst_15_reg_360;
                ap_phi_reg_pp0_iter1_burst_16_reg_349 <= ap_phi_reg_pp0_iter0_burst_16_reg_349;
                ap_phi_reg_pp0_iter1_burst_17_reg_338 <= ap_phi_reg_pp0_iter0_burst_17_reg_338;
                ap_phi_reg_pp0_iter1_burst_18_reg_327 <= ap_phi_reg_pp0_iter0_burst_18_reg_327;
                ap_phi_reg_pp0_iter1_burst_19_reg_316 <= ap_phi_reg_pp0_iter0_burst_19_reg_316;
                ap_phi_reg_pp0_iter1_burst_20_reg_305 <= ap_phi_reg_pp0_iter0_burst_20_reg_305;
                ap_phi_reg_pp0_iter1_burst_21_reg_294 <= ap_phi_reg_pp0_iter0_burst_21_reg_294;
                ap_phi_reg_pp0_iter1_burst_22_reg_283 <= ap_phi_reg_pp0_iter0_burst_22_reg_283;
                ap_phi_reg_pp0_iter1_burst_23_reg_272 <= ap_phi_reg_pp0_iter0_burst_23_reg_272;
                ap_phi_reg_pp0_iter1_burst_24_reg_261 <= ap_phi_reg_pp0_iter0_burst_24_reg_261;
                ap_phi_reg_pp0_iter1_burst_25_reg_250 <= ap_phi_reg_pp0_iter0_burst_25_reg_250;
                ap_phi_reg_pp0_iter1_burst_26_reg_239 <= ap_phi_reg_pp0_iter0_burst_26_reg_239;
                ap_phi_reg_pp0_iter1_burst_27_reg_228 <= ap_phi_reg_pp0_iter0_burst_27_reg_228;
                ap_phi_reg_pp0_iter1_burst_28_reg_217 <= ap_phi_reg_pp0_iter0_burst_28_reg_217;
                ap_phi_reg_pp0_iter1_burst_29_reg_206 <= ap_phi_reg_pp0_iter0_burst_29_reg_206;
                ap_phi_reg_pp0_iter1_burst_30_reg_195 <= ap_phi_reg_pp0_iter0_burst_30_reg_195;
                ap_phi_reg_pp0_iter1_burst_46_reg_536 <= ap_phi_reg_pp0_iter0_burst_46_reg_536;
                ap_phi_reg_pp0_iter1_burst_47_reg_525 <= ap_phi_reg_pp0_iter0_burst_47_reg_525;
                ap_phi_reg_pp0_iter1_burst_48_reg_514 <= ap_phi_reg_pp0_iter0_burst_48_reg_514;
                ap_phi_reg_pp0_iter1_burst_49_reg_503 <= ap_phi_reg_pp0_iter0_burst_49_reg_503;
                ap_phi_reg_pp0_iter1_burst_50_reg_492 <= ap_phi_reg_pp0_iter0_burst_50_reg_492;
                ap_phi_reg_pp0_iter1_burst_51_reg_481 <= ap_phi_reg_pp0_iter0_burst_51_reg_481;
                ap_phi_reg_pp0_iter1_burst_52_reg_470 <= ap_phi_reg_pp0_iter0_burst_52_reg_470;
                ap_phi_reg_pp0_iter1_burst_53_reg_459 <= ap_phi_reg_pp0_iter0_burst_53_reg_459;
                ap_phi_reg_pp0_iter1_burst_54_reg_448 <= ap_phi_reg_pp0_iter0_burst_54_reg_448;
                ap_phi_reg_pp0_iter1_burst_55_reg_437 <= ap_phi_reg_pp0_iter0_burst_55_reg_437;
                ap_phi_reg_pp0_iter1_burst_56_reg_426 <= ap_phi_reg_pp0_iter0_burst_56_reg_426;
                ap_phi_reg_pp0_iter1_burst_57_reg_415 <= ap_phi_reg_pp0_iter0_burst_57_reg_415;
                ap_phi_reg_pp0_iter1_burst_58_reg_404 <= ap_phi_reg_pp0_iter0_burst_58_reg_404;
                ap_phi_reg_pp0_iter1_burst_59_reg_393 <= ap_phi_reg_pp0_iter0_burst_59_reg_393;
                ap_phi_reg_pp0_iter1_burst_60_reg_382 <= ap_phi_reg_pp0_iter0_burst_60_reg_382;
                ap_phi_reg_pp0_iter1_burst_61_reg_371 <= ap_phi_reg_pp0_iter0_burst_61_reg_371;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp3) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp3_done_reg))) then
                ap_phi_reg_pp0_iter2_burst_15_reg_360 <= ap_phi_reg_pp0_iter1_burst_15_reg_360;
                ap_phi_reg_pp0_iter2_burst_16_reg_349 <= ap_phi_reg_pp0_iter1_burst_16_reg_349;
                ap_phi_reg_pp0_iter2_burst_17_reg_338 <= ap_phi_reg_pp0_iter1_burst_17_reg_338;
                ap_phi_reg_pp0_iter2_burst_18_reg_327 <= ap_phi_reg_pp0_iter1_burst_18_reg_327;
                ap_phi_reg_pp0_iter2_burst_19_reg_316 <= ap_phi_reg_pp0_iter1_burst_19_reg_316;
                ap_phi_reg_pp0_iter2_burst_20_reg_305 <= ap_phi_reg_pp0_iter1_burst_20_reg_305;
                ap_phi_reg_pp0_iter2_burst_21_reg_294 <= ap_phi_reg_pp0_iter1_burst_21_reg_294;
                ap_phi_reg_pp0_iter2_burst_22_reg_283 <= ap_phi_reg_pp0_iter1_burst_22_reg_283;
                ap_phi_reg_pp0_iter2_burst_23_reg_272 <= ap_phi_reg_pp0_iter1_burst_23_reg_272;
                ap_phi_reg_pp0_iter2_burst_24_reg_261 <= ap_phi_reg_pp0_iter1_burst_24_reg_261;
                ap_phi_reg_pp0_iter2_burst_25_reg_250 <= ap_phi_reg_pp0_iter1_burst_25_reg_250;
                ap_phi_reg_pp0_iter2_burst_26_reg_239 <= ap_phi_reg_pp0_iter1_burst_26_reg_239;
                ap_phi_reg_pp0_iter2_burst_27_reg_228 <= ap_phi_reg_pp0_iter1_burst_27_reg_228;
                ap_phi_reg_pp0_iter2_burst_28_reg_217 <= ap_phi_reg_pp0_iter1_burst_28_reg_217;
                ap_phi_reg_pp0_iter2_burst_29_reg_206 <= ap_phi_reg_pp0_iter1_burst_29_reg_206;
                ap_phi_reg_pp0_iter2_burst_30_reg_195 <= ap_phi_reg_pp0_iter1_burst_30_reg_195;
                ap_phi_reg_pp0_iter2_burst_46_reg_536 <= ap_phi_reg_pp0_iter1_burst_46_reg_536;
                ap_phi_reg_pp0_iter2_burst_47_reg_525 <= ap_phi_reg_pp0_iter1_burst_47_reg_525;
                ap_phi_reg_pp0_iter2_burst_48_reg_514 <= ap_phi_reg_pp0_iter1_burst_48_reg_514;
                ap_phi_reg_pp0_iter2_burst_49_reg_503 <= ap_phi_reg_pp0_iter1_burst_49_reg_503;
                ap_phi_reg_pp0_iter2_burst_50_reg_492 <= ap_phi_reg_pp0_iter1_burst_50_reg_492;
                ap_phi_reg_pp0_iter2_burst_51_reg_481 <= ap_phi_reg_pp0_iter1_burst_51_reg_481;
                ap_phi_reg_pp0_iter2_burst_52_reg_470 <= ap_phi_reg_pp0_iter1_burst_52_reg_470;
                ap_phi_reg_pp0_iter2_burst_53_reg_459 <= ap_phi_reg_pp0_iter1_burst_53_reg_459;
                ap_phi_reg_pp0_iter2_burst_54_reg_448 <= ap_phi_reg_pp0_iter1_burst_54_reg_448;
                ap_phi_reg_pp0_iter2_burst_55_reg_437 <= ap_phi_reg_pp0_iter1_burst_55_reg_437;
                ap_phi_reg_pp0_iter2_burst_56_reg_426 <= ap_phi_reg_pp0_iter1_burst_56_reg_426;
                ap_phi_reg_pp0_iter2_burst_57_reg_415 <= ap_phi_reg_pp0_iter1_burst_57_reg_415;
                ap_phi_reg_pp0_iter2_burst_58_reg_404 <= ap_phi_reg_pp0_iter1_burst_58_reg_404;
                ap_phi_reg_pp0_iter2_burst_59_reg_393 <= ap_phi_reg_pp0_iter1_burst_59_reg_393;
                ap_phi_reg_pp0_iter2_burst_60_reg_382 <= ap_phi_reg_pp0_iter1_burst_60_reg_382;
                ap_phi_reg_pp0_iter2_burst_61_reg_371 <= ap_phi_reg_pp0_iter1_burst_61_reg_371;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln107_reg_1147_pp0_iter2_reg <= icmp_ln107_reg_1147_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp3) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp3_done_reg))) then
                icmp_ln113_1_reg_1171 <= icmp_ln113_1_fu_634_p2;
                icmp_ln113_reg_1167 <= icmp_ln113_fu_615_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln107_fu_559_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_1) + unsigned(ap_const_lv31_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_grp3_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_subdone_grp3_done_reg, ap_block_state4_pp0_stage0_iter3_grp3)
    begin
                ap_block_pp0_stage0_01001_grp3 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage0_iter3_grp3) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp3_done_reg));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, lastStream_1_empty_n, m_axi_gmem1_0_WREADY, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_pp0_stage0_subdone_grp3_done_reg, ap_block_state3_pp0_stage0_iter2_grp2, ap_block_pp0_stage0_subdone_grp2_done_reg, ap_block_state4_pp0_stage0_iter3_grp3)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp3_done_reg) and ((m_axi_gmem1_0_WREADY = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state4_pp0_stage0_iter3_grp3))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2_grp2) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg)) or ((lastStream_1_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg)));
    end process;


    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, lastStream_1_empty_n, ap_block_pp0_stage0_subdone_grp1_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((lastStream_1_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg));
    end process;


    ap_block_pp0_stage0_11001_grp2_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_state3_pp0_stage0_iter2_grp2, ap_block_pp0_stage0_subdone_grp2_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp2 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2_grp2) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg));
    end process;


    ap_block_pp0_stage0_11001_grp3_assign_proc : process(ap_enable_reg_pp0_iter3, m_axi_gmem1_0_WREADY, ap_block_pp0_stage0_subdone_grp3_done_reg, ap_block_state4_pp0_stage0_iter3_grp3)
    begin
                ap_block_pp0_stage0_11001_grp3 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp3_done_reg) and ((m_axi_gmem1_0_WREADY = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state4_pp0_stage0_iter3_grp3)));
    end process;

        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, lastStream_1_empty_n, m_axi_gmem1_0_WREADY, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_pp0_stage0_subdone_grp3_done_reg, ap_block_state3_pp0_stage0_iter2_grp2, ap_block_pp0_stage0_subdone_grp2_done_reg, ap_block_state4_pp0_stage0_iter3_grp3)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp3_done_reg) and ((m_axi_gmem1_0_WREADY = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state4_pp0_stage0_iter3_grp3))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2_grp2) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg)) or ((lastStream_1_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg)));
    end process;


    ap_block_pp0_stage0_subdone_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, lastStream_1_empty_n, ap_block_pp0_stage0_subdone_grp1_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp1 <= ((lastStream_1_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg));
    end process;


    ap_block_pp0_stage0_subdone_grp2_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_state3_pp0_stage0_iter2_grp2, ap_block_pp0_stage0_subdone_grp2_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp2 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2_grp2) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg));
    end process;


    ap_block_pp0_stage0_subdone_grp3_assign_proc : process(ap_enable_reg_pp0_iter3, m_axi_gmem1_0_WREADY, ap_block_pp0_stage0_subdone_grp3_done_reg, ap_block_state4_pp0_stage0_iter3_grp3)
    begin
                ap_block_pp0_stage0_subdone_grp3 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp3_done_reg) and ((m_axi_gmem1_0_WREADY = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state4_pp0_stage0_iter3_grp3)));
    end process;


    ap_block_state3_pp0_stage0_iter2_grp2_assign_proc : process(lastStream_empty_n, icmp_ln107_reg_1147_pp0_iter1_reg)
    begin
                ap_block_state3_pp0_stage0_iter2_grp2 <= ((lastStream_empty_n = ap_const_logic_0) and (icmp_ln107_reg_1147_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_block_state4_pp0_stage0_iter3_grp3_assign_proc : process(outputStream_0_empty_n, outputStream_1_empty_n, ap_predicate_op47_read_state4, ap_predicate_op83_read_state4)
    begin
                ap_block_state4_pp0_stage0_iter3_grp3 <= (((outputStream_1_empty_n = ap_const_logic_0) and (ap_predicate_op83_read_state4 = ap_const_boolean_1)) or ((outputStream_0_empty_n = ap_const_logic_0) and (ap_predicate_op47_read_state4 = ap_const_boolean_1)));
    end process;


    ap_condition_329_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone_grp3_done_reg, ap_block_pp0_stage0_11001_grp3)
    begin
                ap_condition_329 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp3) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp3_done_reg));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln107_fu_569_p2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln107_fu_569_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_burst_15_phi_fu_364_p4_assign_proc : process(icmp_ln107_reg_1147_pp0_iter2_reg, icmp_ln113_reg_1167, burst_fu_648_p1, ap_phi_reg_pp0_iter3_burst_15_reg_360)
    begin
        if (((icmp_ln113_reg_1167 = ap_const_lv1_1) and (icmp_ln107_reg_1147_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_burst_15_phi_fu_364_p4 <= burst_fu_648_p1;
        else 
            ap_phi_mux_burst_15_phi_fu_364_p4 <= ap_phi_reg_pp0_iter3_burst_15_reg_360;
        end if; 
    end process;


    ap_phi_mux_burst_16_phi_fu_353_p4_assign_proc : process(outputStream_0_dout, icmp_ln107_reg_1147_pp0_iter2_reg, icmp_ln113_reg_1167, ap_phi_reg_pp0_iter3_burst_16_reg_349)
    begin
        if (((icmp_ln113_reg_1167 = ap_const_lv1_1) and (icmp_ln107_reg_1147_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_burst_16_phi_fu_353_p4 <= outputStream_0_dout(15 downto 8);
        else 
            ap_phi_mux_burst_16_phi_fu_353_p4 <= ap_phi_reg_pp0_iter3_burst_16_reg_349;
        end if; 
    end process;


    ap_phi_mux_burst_17_phi_fu_342_p4_assign_proc : process(outputStream_0_dout, icmp_ln107_reg_1147_pp0_iter2_reg, icmp_ln113_reg_1167, ap_phi_reg_pp0_iter3_burst_17_reg_338)
    begin
        if (((icmp_ln113_reg_1167 = ap_const_lv1_1) and (icmp_ln107_reg_1147_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_burst_17_phi_fu_342_p4 <= outputStream_0_dout(23 downto 16);
        else 
            ap_phi_mux_burst_17_phi_fu_342_p4 <= ap_phi_reg_pp0_iter3_burst_17_reg_338;
        end if; 
    end process;


    ap_phi_mux_burst_18_phi_fu_331_p4_assign_proc : process(outputStream_0_dout, icmp_ln107_reg_1147_pp0_iter2_reg, icmp_ln113_reg_1167, ap_phi_reg_pp0_iter3_burst_18_reg_327)
    begin
        if (((icmp_ln113_reg_1167 = ap_const_lv1_1) and (icmp_ln107_reg_1147_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_burst_18_phi_fu_331_p4 <= outputStream_0_dout(31 downto 24);
        else 
            ap_phi_mux_burst_18_phi_fu_331_p4 <= ap_phi_reg_pp0_iter3_burst_18_reg_327;
        end if; 
    end process;


    ap_phi_mux_burst_19_phi_fu_320_p4_assign_proc : process(outputStream_0_dout, icmp_ln107_reg_1147_pp0_iter2_reg, icmp_ln113_reg_1167, ap_phi_reg_pp0_iter3_burst_19_reg_316)
    begin
        if (((icmp_ln113_reg_1167 = ap_const_lv1_1) and (icmp_ln107_reg_1147_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_burst_19_phi_fu_320_p4 <= outputStream_0_dout(39 downto 32);
        else 
            ap_phi_mux_burst_19_phi_fu_320_p4 <= ap_phi_reg_pp0_iter3_burst_19_reg_316;
        end if; 
    end process;


    ap_phi_mux_burst_20_phi_fu_309_p4_assign_proc : process(outputStream_0_dout, icmp_ln107_reg_1147_pp0_iter2_reg, icmp_ln113_reg_1167, ap_phi_reg_pp0_iter3_burst_20_reg_305)
    begin
        if (((icmp_ln113_reg_1167 = ap_const_lv1_1) and (icmp_ln107_reg_1147_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_burst_20_phi_fu_309_p4 <= outputStream_0_dout(47 downto 40);
        else 
            ap_phi_mux_burst_20_phi_fu_309_p4 <= ap_phi_reg_pp0_iter3_burst_20_reg_305;
        end if; 
    end process;


    ap_phi_mux_burst_21_phi_fu_298_p4_assign_proc : process(outputStream_0_dout, icmp_ln107_reg_1147_pp0_iter2_reg, icmp_ln113_reg_1167, ap_phi_reg_pp0_iter3_burst_21_reg_294)
    begin
        if (((icmp_ln113_reg_1167 = ap_const_lv1_1) and (icmp_ln107_reg_1147_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_burst_21_phi_fu_298_p4 <= outputStream_0_dout(55 downto 48);
        else 
            ap_phi_mux_burst_21_phi_fu_298_p4 <= ap_phi_reg_pp0_iter3_burst_21_reg_294;
        end if; 
    end process;


    ap_phi_mux_burst_22_phi_fu_287_p4_assign_proc : process(outputStream_0_dout, icmp_ln107_reg_1147_pp0_iter2_reg, icmp_ln113_reg_1167, ap_phi_reg_pp0_iter3_burst_22_reg_283)
    begin
        if (((icmp_ln113_reg_1167 = ap_const_lv1_1) and (icmp_ln107_reg_1147_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_burst_22_phi_fu_287_p4 <= outputStream_0_dout(63 downto 56);
        else 
            ap_phi_mux_burst_22_phi_fu_287_p4 <= ap_phi_reg_pp0_iter3_burst_22_reg_283;
        end if; 
    end process;


    ap_phi_mux_burst_23_phi_fu_276_p4_assign_proc : process(outputStream_0_dout, icmp_ln107_reg_1147_pp0_iter2_reg, icmp_ln113_reg_1167, ap_phi_reg_pp0_iter3_burst_23_reg_272)
    begin
        if (((icmp_ln113_reg_1167 = ap_const_lv1_1) and (icmp_ln107_reg_1147_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_burst_23_phi_fu_276_p4 <= outputStream_0_dout(71 downto 64);
        else 
            ap_phi_mux_burst_23_phi_fu_276_p4 <= ap_phi_reg_pp0_iter3_burst_23_reg_272;
        end if; 
    end process;


    ap_phi_mux_burst_24_phi_fu_265_p4_assign_proc : process(outputStream_0_dout, icmp_ln107_reg_1147_pp0_iter2_reg, icmp_ln113_reg_1167, ap_phi_reg_pp0_iter3_burst_24_reg_261)
    begin
        if (((icmp_ln113_reg_1167 = ap_const_lv1_1) and (icmp_ln107_reg_1147_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_burst_24_phi_fu_265_p4 <= outputStream_0_dout(79 downto 72);
        else 
            ap_phi_mux_burst_24_phi_fu_265_p4 <= ap_phi_reg_pp0_iter3_burst_24_reg_261;
        end if; 
    end process;


    ap_phi_mux_burst_25_phi_fu_254_p4_assign_proc : process(outputStream_0_dout, icmp_ln107_reg_1147_pp0_iter2_reg, icmp_ln113_reg_1167, ap_phi_reg_pp0_iter3_burst_25_reg_250)
    begin
        if (((icmp_ln113_reg_1167 = ap_const_lv1_1) and (icmp_ln107_reg_1147_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_burst_25_phi_fu_254_p4 <= outputStream_0_dout(87 downto 80);
        else 
            ap_phi_mux_burst_25_phi_fu_254_p4 <= ap_phi_reg_pp0_iter3_burst_25_reg_250;
        end if; 
    end process;


    ap_phi_mux_burst_26_phi_fu_243_p4_assign_proc : process(outputStream_0_dout, icmp_ln107_reg_1147_pp0_iter2_reg, icmp_ln113_reg_1167, ap_phi_reg_pp0_iter3_burst_26_reg_239)
    begin
        if (((icmp_ln113_reg_1167 = ap_const_lv1_1) and (icmp_ln107_reg_1147_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_burst_26_phi_fu_243_p4 <= outputStream_0_dout(95 downto 88);
        else 
            ap_phi_mux_burst_26_phi_fu_243_p4 <= ap_phi_reg_pp0_iter3_burst_26_reg_239;
        end if; 
    end process;


    ap_phi_mux_burst_27_phi_fu_232_p4_assign_proc : process(outputStream_0_dout, icmp_ln107_reg_1147_pp0_iter2_reg, icmp_ln113_reg_1167, ap_phi_reg_pp0_iter3_burst_27_reg_228)
    begin
        if (((icmp_ln113_reg_1167 = ap_const_lv1_1) and (icmp_ln107_reg_1147_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_burst_27_phi_fu_232_p4 <= outputStream_0_dout(103 downto 96);
        else 
            ap_phi_mux_burst_27_phi_fu_232_p4 <= ap_phi_reg_pp0_iter3_burst_27_reg_228;
        end if; 
    end process;


    ap_phi_mux_burst_28_phi_fu_221_p4_assign_proc : process(outputStream_0_dout, icmp_ln107_reg_1147_pp0_iter2_reg, icmp_ln113_reg_1167, ap_phi_reg_pp0_iter3_burst_28_reg_217)
    begin
        if (((icmp_ln113_reg_1167 = ap_const_lv1_1) and (icmp_ln107_reg_1147_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_burst_28_phi_fu_221_p4 <= outputStream_0_dout(111 downto 104);
        else 
            ap_phi_mux_burst_28_phi_fu_221_p4 <= ap_phi_reg_pp0_iter3_burst_28_reg_217;
        end if; 
    end process;


    ap_phi_mux_burst_29_phi_fu_210_p4_assign_proc : process(outputStream_0_dout, icmp_ln107_reg_1147_pp0_iter2_reg, icmp_ln113_reg_1167, ap_phi_reg_pp0_iter3_burst_29_reg_206)
    begin
        if (((icmp_ln113_reg_1167 = ap_const_lv1_1) and (icmp_ln107_reg_1147_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_burst_29_phi_fu_210_p4 <= outputStream_0_dout(119 downto 112);
        else 
            ap_phi_mux_burst_29_phi_fu_210_p4 <= ap_phi_reg_pp0_iter3_burst_29_reg_206;
        end if; 
    end process;


    ap_phi_mux_burst_30_phi_fu_199_p4_assign_proc : process(outputStream_0_dout, icmp_ln107_reg_1147_pp0_iter2_reg, icmp_ln113_reg_1167, ap_phi_reg_pp0_iter3_burst_30_reg_195)
    begin
        if (((icmp_ln113_reg_1167 = ap_const_lv1_1) and (icmp_ln107_reg_1147_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_burst_30_phi_fu_199_p4 <= outputStream_0_dout(127 downto 120);
        else 
            ap_phi_mux_burst_30_phi_fu_199_p4 <= ap_phi_reg_pp0_iter3_burst_30_reg_195;
        end if; 
    end process;


    ap_phi_mux_burst_46_phi_fu_540_p4_assign_proc : process(icmp_ln107_reg_1147_pp0_iter2_reg, icmp_ln113_1_reg_1171, burst_44_fu_824_p1, ap_phi_reg_pp0_iter3_burst_46_reg_536)
    begin
        if (((icmp_ln113_1_reg_1171 = ap_const_lv1_1) and (icmp_ln107_reg_1147_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_burst_46_phi_fu_540_p4 <= burst_44_fu_824_p1;
        else 
            ap_phi_mux_burst_46_phi_fu_540_p4 <= ap_phi_reg_pp0_iter3_burst_46_reg_536;
        end if; 
    end process;


    ap_phi_mux_burst_47_phi_fu_529_p4_assign_proc : process(outputStream_1_dout, icmp_ln107_reg_1147_pp0_iter2_reg, icmp_ln113_1_reg_1171, ap_phi_reg_pp0_iter3_burst_47_reg_525)
    begin
        if (((icmp_ln113_1_reg_1171 = ap_const_lv1_1) and (icmp_ln107_reg_1147_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_burst_47_phi_fu_529_p4 <= outputStream_1_dout(15 downto 8);
        else 
            ap_phi_mux_burst_47_phi_fu_529_p4 <= ap_phi_reg_pp0_iter3_burst_47_reg_525;
        end if; 
    end process;


    ap_phi_mux_burst_48_phi_fu_518_p4_assign_proc : process(outputStream_1_dout, icmp_ln107_reg_1147_pp0_iter2_reg, icmp_ln113_1_reg_1171, ap_phi_reg_pp0_iter3_burst_48_reg_514)
    begin
        if (((icmp_ln113_1_reg_1171 = ap_const_lv1_1) and (icmp_ln107_reg_1147_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_burst_48_phi_fu_518_p4 <= outputStream_1_dout(23 downto 16);
        else 
            ap_phi_mux_burst_48_phi_fu_518_p4 <= ap_phi_reg_pp0_iter3_burst_48_reg_514;
        end if; 
    end process;


    ap_phi_mux_burst_49_phi_fu_507_p4_assign_proc : process(outputStream_1_dout, icmp_ln107_reg_1147_pp0_iter2_reg, icmp_ln113_1_reg_1171, ap_phi_reg_pp0_iter3_burst_49_reg_503)
    begin
        if (((icmp_ln113_1_reg_1171 = ap_const_lv1_1) and (icmp_ln107_reg_1147_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_burst_49_phi_fu_507_p4 <= outputStream_1_dout(31 downto 24);
        else 
            ap_phi_mux_burst_49_phi_fu_507_p4 <= ap_phi_reg_pp0_iter3_burst_49_reg_503;
        end if; 
    end process;


    ap_phi_mux_burst_50_phi_fu_496_p4_assign_proc : process(outputStream_1_dout, icmp_ln107_reg_1147_pp0_iter2_reg, icmp_ln113_1_reg_1171, ap_phi_reg_pp0_iter3_burst_50_reg_492)
    begin
        if (((icmp_ln113_1_reg_1171 = ap_const_lv1_1) and (icmp_ln107_reg_1147_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_burst_50_phi_fu_496_p4 <= outputStream_1_dout(39 downto 32);
        else 
            ap_phi_mux_burst_50_phi_fu_496_p4 <= ap_phi_reg_pp0_iter3_burst_50_reg_492;
        end if; 
    end process;


    ap_phi_mux_burst_51_phi_fu_485_p4_assign_proc : process(outputStream_1_dout, icmp_ln107_reg_1147_pp0_iter2_reg, icmp_ln113_1_reg_1171, ap_phi_reg_pp0_iter3_burst_51_reg_481)
    begin
        if (((icmp_ln113_1_reg_1171 = ap_const_lv1_1) and (icmp_ln107_reg_1147_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_burst_51_phi_fu_485_p4 <= outputStream_1_dout(47 downto 40);
        else 
            ap_phi_mux_burst_51_phi_fu_485_p4 <= ap_phi_reg_pp0_iter3_burst_51_reg_481;
        end if; 
    end process;


    ap_phi_mux_burst_52_phi_fu_474_p4_assign_proc : process(outputStream_1_dout, icmp_ln107_reg_1147_pp0_iter2_reg, icmp_ln113_1_reg_1171, ap_phi_reg_pp0_iter3_burst_52_reg_470)
    begin
        if (((icmp_ln113_1_reg_1171 = ap_const_lv1_1) and (icmp_ln107_reg_1147_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_burst_52_phi_fu_474_p4 <= outputStream_1_dout(55 downto 48);
        else 
            ap_phi_mux_burst_52_phi_fu_474_p4 <= ap_phi_reg_pp0_iter3_burst_52_reg_470;
        end if; 
    end process;


    ap_phi_mux_burst_53_phi_fu_463_p4_assign_proc : process(outputStream_1_dout, icmp_ln107_reg_1147_pp0_iter2_reg, icmp_ln113_1_reg_1171, ap_phi_reg_pp0_iter3_burst_53_reg_459)
    begin
        if (((icmp_ln113_1_reg_1171 = ap_const_lv1_1) and (icmp_ln107_reg_1147_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_burst_53_phi_fu_463_p4 <= outputStream_1_dout(63 downto 56);
        else 
            ap_phi_mux_burst_53_phi_fu_463_p4 <= ap_phi_reg_pp0_iter3_burst_53_reg_459;
        end if; 
    end process;


    ap_phi_mux_burst_54_phi_fu_452_p4_assign_proc : process(outputStream_1_dout, icmp_ln107_reg_1147_pp0_iter2_reg, icmp_ln113_1_reg_1171, ap_phi_reg_pp0_iter3_burst_54_reg_448)
    begin
        if (((icmp_ln113_1_reg_1171 = ap_const_lv1_1) and (icmp_ln107_reg_1147_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_burst_54_phi_fu_452_p4 <= outputStream_1_dout(71 downto 64);
        else 
            ap_phi_mux_burst_54_phi_fu_452_p4 <= ap_phi_reg_pp0_iter3_burst_54_reg_448;
        end if; 
    end process;


    ap_phi_mux_burst_55_phi_fu_441_p4_assign_proc : process(outputStream_1_dout, icmp_ln107_reg_1147_pp0_iter2_reg, icmp_ln113_1_reg_1171, ap_phi_reg_pp0_iter3_burst_55_reg_437)
    begin
        if (((icmp_ln113_1_reg_1171 = ap_const_lv1_1) and (icmp_ln107_reg_1147_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_burst_55_phi_fu_441_p4 <= outputStream_1_dout(79 downto 72);
        else 
            ap_phi_mux_burst_55_phi_fu_441_p4 <= ap_phi_reg_pp0_iter3_burst_55_reg_437;
        end if; 
    end process;


    ap_phi_mux_burst_56_phi_fu_430_p4_assign_proc : process(outputStream_1_dout, icmp_ln107_reg_1147_pp0_iter2_reg, icmp_ln113_1_reg_1171, ap_phi_reg_pp0_iter3_burst_56_reg_426)
    begin
        if (((icmp_ln113_1_reg_1171 = ap_const_lv1_1) and (icmp_ln107_reg_1147_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_burst_56_phi_fu_430_p4 <= outputStream_1_dout(87 downto 80);
        else 
            ap_phi_mux_burst_56_phi_fu_430_p4 <= ap_phi_reg_pp0_iter3_burst_56_reg_426;
        end if; 
    end process;


    ap_phi_mux_burst_57_phi_fu_419_p4_assign_proc : process(outputStream_1_dout, icmp_ln107_reg_1147_pp0_iter2_reg, icmp_ln113_1_reg_1171, ap_phi_reg_pp0_iter3_burst_57_reg_415)
    begin
        if (((icmp_ln113_1_reg_1171 = ap_const_lv1_1) and (icmp_ln107_reg_1147_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_burst_57_phi_fu_419_p4 <= outputStream_1_dout(95 downto 88);
        else 
            ap_phi_mux_burst_57_phi_fu_419_p4 <= ap_phi_reg_pp0_iter3_burst_57_reg_415;
        end if; 
    end process;


    ap_phi_mux_burst_58_phi_fu_408_p4_assign_proc : process(outputStream_1_dout, icmp_ln107_reg_1147_pp0_iter2_reg, icmp_ln113_1_reg_1171, ap_phi_reg_pp0_iter3_burst_58_reg_404)
    begin
        if (((icmp_ln113_1_reg_1171 = ap_const_lv1_1) and (icmp_ln107_reg_1147_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_burst_58_phi_fu_408_p4 <= outputStream_1_dout(103 downto 96);
        else 
            ap_phi_mux_burst_58_phi_fu_408_p4 <= ap_phi_reg_pp0_iter3_burst_58_reg_404;
        end if; 
    end process;


    ap_phi_mux_burst_59_phi_fu_397_p4_assign_proc : process(outputStream_1_dout, icmp_ln107_reg_1147_pp0_iter2_reg, icmp_ln113_1_reg_1171, ap_phi_reg_pp0_iter3_burst_59_reg_393)
    begin
        if (((icmp_ln113_1_reg_1171 = ap_const_lv1_1) and (icmp_ln107_reg_1147_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_burst_59_phi_fu_397_p4 <= outputStream_1_dout(111 downto 104);
        else 
            ap_phi_mux_burst_59_phi_fu_397_p4 <= ap_phi_reg_pp0_iter3_burst_59_reg_393;
        end if; 
    end process;


    ap_phi_mux_burst_60_phi_fu_386_p4_assign_proc : process(outputStream_1_dout, icmp_ln107_reg_1147_pp0_iter2_reg, icmp_ln113_1_reg_1171, ap_phi_reg_pp0_iter3_burst_60_reg_382)
    begin
        if (((icmp_ln113_1_reg_1171 = ap_const_lv1_1) and (icmp_ln107_reg_1147_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_burst_60_phi_fu_386_p4 <= outputStream_1_dout(119 downto 112);
        else 
            ap_phi_mux_burst_60_phi_fu_386_p4 <= ap_phi_reg_pp0_iter3_burst_60_reg_382;
        end if; 
    end process;


    ap_phi_mux_burst_61_phi_fu_375_p4_assign_proc : process(outputStream_1_dout, icmp_ln107_reg_1147_pp0_iter2_reg, icmp_ln113_1_reg_1171, ap_phi_reg_pp0_iter3_burst_61_reg_371)
    begin
        if (((icmp_ln113_1_reg_1171 = ap_const_lv1_1) and (icmp_ln107_reg_1147_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_burst_61_phi_fu_375_p4 <= outputStream_1_dout(127 downto 120);
        else 
            ap_phi_mux_burst_61_phi_fu_375_p4 <= ap_phi_reg_pp0_iter3_burst_61_reg_371;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_burst_15_reg_360 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_burst_16_reg_349 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_burst_17_reg_338 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_burst_18_reg_327 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_burst_19_reg_316 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_burst_20_reg_305 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_burst_21_reg_294 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_burst_22_reg_283 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_burst_23_reg_272 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_burst_24_reg_261 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_burst_25_reg_250 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_burst_26_reg_239 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_burst_27_reg_228 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_burst_28_reg_217 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_burst_29_reg_206 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_burst_30_reg_195 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_burst_46_reg_536 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_burst_47_reg_525 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_burst_48_reg_514 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_burst_49_reg_503 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_burst_50_reg_492 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_burst_51_reg_481 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_burst_52_reg_470 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_burst_53_reg_459 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_burst_54_reg_448 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_burst_55_reg_437 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_burst_56_reg_426 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_burst_57_reg_415 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_burst_58_reg_404 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_burst_59_reg_393 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_burst_60_reg_382 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_burst_61_reg_371 <= "XXXXXXXX";

    ap_predicate_op47_read_state4_assign_proc : process(icmp_ln107_reg_1147_pp0_iter2_reg, icmp_ln113_reg_1167)
    begin
                ap_predicate_op47_read_state4 <= ((icmp_ln113_reg_1167 = ap_const_lv1_1) and (icmp_ln107_reg_1147_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op83_read_state4_assign_proc : process(icmp_ln107_reg_1147_pp0_iter2_reg, icmp_ln113_1_reg_1171)
    begin
                ap_predicate_op83_read_state4 <= ((icmp_ln113_1_reg_1171 = ap_const_lv1_1) and (icmp_ln107_reg_1147_pp0_iter2_reg = ap_const_lv1_1));
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_1_assign_proc : process(ap_CS_fsm_pp0_stage0, i_fu_134, ap_loop_init, ap_block_pp0_stage0)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_i_1 <= ap_const_lv31_0;
        else 
            ap_sig_allocacmp_i_1 <= i_fu_134;
        end if; 
    end process;

    burst_44_fu_824_p1 <= outputStream_1_dout(8 - 1 downto 0);
    burst_fu_648_p1 <= outputStream_0_dout(8 - 1 downto 0);
    empty_50_fu_585_p1 <= ap_sig_allocacmp_i_1(4 - 1 downto 0);

    gmem1_blk_n_W_assign_proc : process(ap_enable_reg_pp0_iter3, m_axi_gmem1_0_WREADY, ap_block_pp0_stage0_subdone_grp3_done_reg, ap_block_pp0_stage0_grp3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp3) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp3_done_reg))) then 
            gmem1_blk_n_W <= m_axi_gmem1_0_WREADY;
        else 
            gmem1_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;

    icmp_ln107_fu_569_p2 <= "1" when (signed(zext_ln107_fu_565_p1) < signed(empty)) else "0";
    icmp_ln113_1_fu_634_p2 <= "1" when (signed(zext_ln113_1_fu_630_p1) < signed(nums_q0)) else "0";
    icmp_ln113_fu_615_p2 <= "1" when (signed(zext_ln113_fu_611_p1) < signed(nums_q0)) else "0";

    lastStream_1_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, lastStream_1_empty_n, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg))) then 
            lastStream_1_blk_n <= lastStream_1_empty_n;
        else 
            lastStream_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    lastStream_1_read <= lastStream_1_read_local;

    lastStream_1_read_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg))) then 
            lastStream_1_read_local <= ap_const_logic_1;
        else 
            lastStream_1_read_local <= ap_const_logic_0;
        end if; 
    end process;


    lastStream_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, lastStream_empty_n, icmp_ln107_reg_1147_pp0_iter1_reg, ap_block_pp0_stage0_subdone_grp2_done_reg, ap_block_pp0_stage0_grp2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln107_reg_1147_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp2) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg))) then 
            lastStream_blk_n <= lastStream_empty_n;
        else 
            lastStream_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    lastStream_read <= lastStream_read_local;

    lastStream_read_local_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln107_reg_1147_pp0_iter1_reg, ap_block_pp0_stage0_subdone_grp2_done_reg, ap_block_pp0_stage0_11001_grp2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln107_reg_1147_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp2) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg))) then 
            lastStream_read_local <= ap_const_logic_1;
        else 
            lastStream_read_local <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem1_0_ARADDR <= ap_const_lv64_0;
    m_axi_gmem1_0_ARBURST <= ap_const_lv2_0;
    m_axi_gmem1_0_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem1_0_ARID <= ap_const_lv1_0;
    m_axi_gmem1_0_ARLEN <= ap_const_lv32_0;
    m_axi_gmem1_0_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem1_0_ARPROT <= ap_const_lv3_0;
    m_axi_gmem1_0_ARQOS <= ap_const_lv4_0;
    m_axi_gmem1_0_ARREGION <= ap_const_lv4_0;
    m_axi_gmem1_0_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem1_0_ARUSER <= ap_const_lv1_0;
    m_axi_gmem1_0_ARVALID <= ap_const_logic_0;
    m_axi_gmem1_0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem1_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem1_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem1_0_AWID <= ap_const_lv1_0;
    m_axi_gmem1_0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem1_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem1_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem1_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem1_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem1_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem1_0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem1_0_AWVALID <= ap_const_logic_0;
    m_axi_gmem1_0_BREADY <= ap_const_logic_0;
    m_axi_gmem1_0_RREADY <= ap_const_logic_0;
    m_axi_gmem1_0_WDATA <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_994_p63),512));
    m_axi_gmem1_0_WID <= ap_const_lv1_0;
    m_axi_gmem1_0_WLAST <= ap_const_logic_0;
    m_axi_gmem1_0_WSTRB <= ap_const_lv64_FFFFFFFFFFFFFFFF;
    m_axi_gmem1_0_WUSER <= ap_const_lv1_0;

    m_axi_gmem1_0_WVALID_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_subdone_grp3_done_reg, ap_block_pp0_stage0_11001_grp3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp3) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp3_done_reg))) then 
            m_axi_gmem1_0_WVALID <= ap_const_logic_1;
        else 
            m_axi_gmem1_0_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    nums_address0 <= zext_ln109_fu_594_p1(13 - 1 downto 0);
    nums_ce0 <= nums_ce0_local;

    nums_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone_grp3_done_reg, icmp_ln107_reg_1147, ap_block_pp0_stage0_11001_grp3)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln107_reg_1147 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp3) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp3_done_reg))) then 
            nums_ce0_local <= ap_const_logic_1;
        else 
            nums_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    or_ln_fu_623_p3 <= (empty_50_reg_1156_pp0_iter1_reg & ap_const_lv1_1);

    outputStream_0_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, outputStream_0_empty_n, ap_block_pp0_stage0_subdone_grp3_done_reg, ap_predicate_op47_read_state4, ap_block_pp0_stage0_grp3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_op47_read_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp3) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp3_done_reg))) then 
            outputStream_0_blk_n <= outputStream_0_empty_n;
        else 
            outputStream_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    outputStream_0_read <= outputStream_0_read_local;

    outputStream_0_read_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_subdone_grp3_done_reg, icmp_ln107_reg_1147_pp0_iter2_reg, icmp_ln113_reg_1167, ap_block_pp0_stage0_11001_grp3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln113_reg_1167 = ap_const_lv1_1) and (icmp_ln107_reg_1147_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp3) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp3_done_reg))) then 
            outputStream_0_read_local <= ap_const_logic_1;
        else 
            outputStream_0_read_local <= ap_const_logic_0;
        end if; 
    end process;


    outputStream_1_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, outputStream_1_empty_n, ap_block_pp0_stage0_subdone_grp3_done_reg, ap_predicate_op83_read_state4, ap_block_pp0_stage0_grp3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_op83_read_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp3) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp3_done_reg))) then 
            outputStream_1_blk_n <= outputStream_1_empty_n;
        else 
            outputStream_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    outputStream_1_read <= outputStream_1_read_local;

    outputStream_1_read_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_subdone_grp3_done_reg, icmp_ln107_reg_1147_pp0_iter2_reg, icmp_ln113_1_reg_1171, ap_block_pp0_stage0_11001_grp3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln113_1_reg_1171 = ap_const_lv1_1) and (icmp_ln107_reg_1147_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp3) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp3_done_reg))) then 
            outputStream_1_read_local <= ap_const_logic_1;
        else 
            outputStream_1_read_local <= ap_const_logic_0;
        end if; 
    end process;

    rem_i_fu_604_p3 <= (empty_50_reg_1156_pp0_iter1_reg & ap_const_lv1_0);
    tmp_2_fu_994_p63 <= (((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((ap_phi_mux_burst_61_phi_fu_375_p4 & ap_const_lv8_0) & ap_phi_mux_burst_60_phi_fu_386_p4) & ap_const_lv8_0) & ap_phi_mux_burst_59_phi_fu_397_p4) & ap_const_lv8_0) & ap_phi_mux_burst_58_phi_fu_408_p4) & ap_const_lv8_0) & ap_phi_mux_burst_57_phi_fu_419_p4) & ap_const_lv8_0) & ap_phi_mux_burst_56_phi_fu_430_p4) & ap_const_lv8_0) & ap_phi_mux_burst_55_phi_fu_441_p4) & ap_const_lv8_0) & ap_phi_mux_burst_54_phi_fu_452_p4) & ap_const_lv8_0) & ap_phi_mux_burst_53_phi_fu_463_p4) & ap_const_lv8_0) & ap_phi_mux_burst_52_phi_fu_474_p4) & ap_const_lv8_0) & ap_phi_mux_burst_51_phi_fu_485_p4) & ap_const_lv8_0) & ap_phi_mux_burst_50_phi_fu_496_p4) & ap_const_lv8_0) & ap_phi_mux_burst_49_phi_fu_507_p4) & ap_const_lv8_0) & ap_phi_mux_burst_48_phi_fu_518_p4) & ap_const_lv8_0) & ap_phi_mux_burst_47_phi_fu_529_p4) & ap_const_lv8_0) & ap_phi_mux_burst_46_phi_fu_540_p4) & ap_const_lv8_0) & ap_phi_mux_burst_30_phi_fu_199_p4) & ap_const_lv8_0) & ap_phi_mux_burst_29_phi_fu_210_p4) 
    & ap_const_lv8_0) & ap_phi_mux_burst_28_phi_fu_221_p4) & ap_const_lv8_0) & ap_phi_mux_burst_27_phi_fu_232_p4) & ap_const_lv8_0) & ap_phi_mux_burst_26_phi_fu_243_p4) & ap_const_lv8_0) & ap_phi_mux_burst_25_phi_fu_254_p4) & ap_const_lv8_0) & ap_phi_mux_burst_24_phi_fu_265_p4) & ap_const_lv8_0) & ap_phi_mux_burst_23_phi_fu_276_p4) & ap_const_lv8_0) & ap_phi_mux_burst_22_phi_fu_287_p4) & ap_const_lv8_0) & ap_phi_mux_burst_21_phi_fu_298_p4) & ap_const_lv8_0) & ap_phi_mux_burst_20_phi_fu_309_p4) & ap_const_lv8_0) & ap_phi_mux_burst_19_phi_fu_320_p4) & ap_const_lv8_0) & ap_phi_mux_burst_18_phi_fu_331_p4) & ap_const_lv8_0) & ap_phi_mux_burst_17_phi_fu_342_p4) & ap_const_lv8_0) & ap_phi_mux_burst_16_phi_fu_353_p4) & zext_ln111_fu_818_p1);
    zext_ln107_fu_565_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_1),32));
    zext_ln109_fu_594_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_reg_1151),64));
    zext_ln111_fu_818_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_burst_15_phi_fu_364_p4),16));
    zext_ln113_1_fu_630_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_623_p3),32));
    zext_ln113_fu_611_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rem_i_fu_604_p3),32));
end behav;
