$date
	Thu May 12 22:05:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! set $end
$var wire 1 " reset $end
$var reg 1 # clear $end
$var reg 1 $ door_closed $end
$var reg 1 % start $end
$var reg 1 & stop $end
$var reg 1 ' timer_done $end
$scope module dut $end
$var wire 1 # clear $end
$var wire 1 $ door_closed $end
$var wire 1 " reset $end
$var wire 1 ! set $end
$var wire 1 % start $end
$var wire 1 & stop $end
$var wire 1 ' timer_done $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
1&
1%
0$
1#
1"
0!
$end
#10
0"
1!
1$
0%
#20
0!
1%
#30
1"
0&
#40
0$
1&
#50
0"
1!
1$
0%
#60
