; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_poi_fused_clone_view_10(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3, i32 %4) local_unnamed_addr !dbg !7 {
  %6 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #2, !dbg !10
  %7 = shl i32 %6, 2, !dbg !11
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %9 = and i32 %8, 1, !dbg !12
  %10 = shl nuw nsw i32 %9, 1, !dbg !12
  %.lobit1 = lshr i32 %8, 5, !dbg !12
  %11 = and i32 %.lobit1, 3, !dbg !12
  %12 = or disjoint i32 %7, %10, !dbg !13
  %13 = or disjoint i32 %7, %11, !dbg !13
  %14 = icmp slt i32 %12, 16, !dbg !14
  %15 = icmp slt i32 %13, 16, !dbg !14
  %16 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !15
  %17 = shl i32 %16, 6, !dbg !16
  %18 = lshr i32 %8, 1, !dbg !17
  %19 = and i32 %18, 63, !dbg !17
  %20 = shl i32 %8, 1, !dbg !17
  %21 = and i32 %20, 62, !dbg !17
  %22 = or disjoint i32 %17, %19, !dbg !18
  %23 = or disjoint i32 %17, %21, !dbg !18
  %24 = icmp slt i32 %22, 36, !dbg !19
  %25 = icmp slt i32 %23, 36, !dbg !19
  %.frozen = freeze i32 %12, !dbg !20
  %26 = sdiv i32 %.frozen, 4, !dbg !20
  %27 = mul i32 %26, 4, !dbg !21
  %.decomposed = sub i32 %.frozen, %27, !dbg !21
  %28 = shl i32 %22, 2, !dbg !22
  %29 = add i32 %28, %.decomposed, !dbg !23
  %30 = mul i32 %26, 144, !dbg !24
  %31 = add i32 %29, %30, !dbg !25
  %32 = sext i32 %31 to i64, !dbg !26
  %33 = getelementptr float, ptr addrspace(1) %1, i64 %32, !dbg !26
  %34 = and i1 %14, %24, !dbg !27
  %35 = and i1 %15, %25, !dbg !27
  %36 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %33, i1 %34) #2, !dbg !28
  %37 = extractvalue { i32, i32 } %36, 0, !dbg !28
  %38 = extractvalue { i32, i32 } %36, 1, !dbg !28
  %39 = bitcast i32 %37 to float, !dbg !28
  %40 = bitcast i32 %38 to float, !dbg !28
  %41 = sext i32 %22 to i64, !dbg !29
  %42 = getelementptr float, ptr addrspace(1) %2, i64 %41, !dbg !29
  %43 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %42, i1 %24) #2, !dbg !30
  %44 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %42, i1 %24) #2, !dbg !30
  %45 = bitcast i32 %44 to float, !dbg !30
  %46 = fadd float %39, %45, !dbg !31
  %47 = fadd float %40, %45, !dbg !31
  tail call void @llvm.nvvm.barrier0(), !dbg !32
  %48 = mul i32 %13, 36, !dbg !33
  %49 = add i32 %23, %48, !dbg !34
  %50 = sext i32 %49 to i64, !dbg !35
  %51 = getelementptr float, ptr addrspace(1) %0, i64 %50, !dbg !35
  %52 = shl nuw nsw i32 %9, 7, !dbg !36
  %53 = or disjoint i32 %52, %19, !dbg !36
  %54 = and i32 %20, 254, !dbg !36
  %.idx = shl nuw nsw i32 %9, 3, !dbg !36
  %55 = getelementptr i8, ptr addrspace(3) @global_smem, i32 %.idx, !dbg !36
  %56 = getelementptr float, ptr addrspace(3) %55, i32 %53, !dbg !36
  %57 = bitcast float %46 to <1 x i32>, !dbg !36
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %56, <1 x i32> %57, i1 true) #2, !dbg !36
  %58 = or disjoint i32 %53, 64, !dbg !36
  %59 = lshr i32 %58, 6, !dbg !36
  %60 = getelementptr float, ptr addrspace(3) @global_smem, i32 %59, !dbg !36
  %61 = getelementptr float, ptr addrspace(3) %60, i32 %58, !dbg !36
  %62 = bitcast float %47 to <1 x i32>, !dbg !36
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %61, <1 x i32> %62, i1 true) #2, !dbg !36
  tail call void @llvm.nvvm.barrier0(), !dbg !36
  %63 = lshr i32 %54, 6, !dbg !36
  %64 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %63, !dbg !36
  %65 = getelementptr inbounds float, ptr addrspace(3) %64, i32 %54, !dbg !36
  %66 = load i32, ptr addrspace(3) %65, align 4, !dbg !36
  %67 = or disjoint i32 %54, 1, !dbg !36
  %68 = getelementptr inbounds float, ptr addrspace(3) %64, i32 %67, !dbg !36
  %69 = load i32, ptr addrspace(3) %68, align 4, !dbg !36
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %66, i32 %69, ptr addrspace(1) %51, i1 %35) #2, !dbg !36
  ret void, !dbg !37
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cnay3xzw4njmwf2h6lfzfyp233m7vwcp4arfdhbhteaxrm72kffn.py", directory: "inductor_cache/na")
!4 = !{ptr @triton_poi_fused_clone_view_10, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_clone_view_10, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_clone_view_10", linkageName: "triton_poi_fused_clone_view_10", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 33, scope: !7)
!17 = !DILocation(line: 26, column: 44, scope: !7)
!18 = !DILocation(line: 26, column: 23, scope: !7)
!19 = !DILocation(line: 27, column: 21, scope: !7)
!20 = !DILocation(line: 30, column: 19, scope: !7)
!21 = !DILocation(line: 29, column: 19, scope: !7)
!22 = !DILocation(line: 32, column: 37, scope: !7)
!23 = !DILocation(line: 32, column: 35, scope: !7)
!24 = !DILocation(line: 32, column: 46, scope: !7)
!25 = !DILocation(line: 32, column: 42, scope: !7)
!26 = !DILocation(line: 32, column: 30, scope: !7)
!27 = !DILocation(line: 32, column: 59, scope: !7)
!28 = !DILocation(line: 32, column: 51, scope: !7)
!29 = !DILocation(line: 33, column: 30, scope: !7)
!30 = !DILocation(line: 33, column: 35, scope: !7)
!31 = !DILocation(line: 34, column: 18, scope: !7)
!32 = !DILocation(line: 35, column: 4, scope: !7)
!33 = !DILocation(line: 36, column: 36, scope: !7)
!34 = !DILocation(line: 36, column: 33, scope: !7)
!35 = !DILocation(line: 36, column: 28, scope: !7)
!36 = !DILocation(line: 36, column: 47, scope: !7)
!37 = !DILocation(line: 36, column: 4, scope: !7)
