
*** Running vivado
    with args -log LedRun_microblaze_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source LedRun_microblaze_0_1.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source LedRun_microblaze_0_1.tcl -notrace
Command: synth_design -top LedRun_microblaze_0_1 -part xc7k325tffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6228 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 413.793 ; gain = 99.496
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'LedRun_microblaze_0_1' [d:/01_Xilinx_FPGA/LedRun/LedRun.srcs/sources_1/bd/LedRun/ip/LedRun_microblaze_0_1/synth/LedRun_microblaze_0_1.vhd:116]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: LedRun_microblaze_0_1 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 1 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 1 - type: integer 
	Parameter C_USE_BARREL bound to: 1 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 1 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 1 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 1 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 2 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 4096 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 4096 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at 'd:/01_Xilinx_FPGA/LedRun/LedRun.srcs/sources_1/bd/LedRun/ipshared/4f30/hdl/microblaze_v10_0_vh_rfs.vhd:157134' bound to instance 'U0' of component 'MicroBlaze' [d:/01_Xilinx_FPGA/LedRun/LedRun.srcs/sources_1/bd/LedRun/ip/LedRun_microblaze_0_1/synth/LedRun_microblaze_0_1.vhd:804]
INFO: [Synth 8-256] done synthesizing module 'LedRun_microblaze_0_1' (59#1) [d:/01_Xilinx_FPGA/LedRun/LedRun.srcs/sources_1/bd/LedRun/ip/LedRun_microblaze_0_1/synth/LedRun_microblaze_0_1.vhd:116]
WARNING: [Synth 8-3331] design MB_SRLC16E has unconnected port Config_Reset
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[7]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[6]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[5]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[4]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[3]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[2]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[1]
WARNING: [Synth 8-3331] design address_hit has unconnected port Trace_Sel
WARNING: [Synth 8-3331] design mb_sync_bit has unconnected port Scan_Reset_Sel
WARNING: [Synth 8-3331] design mb_sync_bit has unconnected port Scan_Reset
WARNING: [Synth 8-3331] design mb_sync_bit__parameterized1 has unconnected port Scan_Reset_Sel
WARNING: [Synth 8-3331] design mb_sync_bit__parameterized1 has unconnected port Scan_Reset
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1023]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1022]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1021]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1020]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1019]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1018]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1017]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1016]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1015]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1014]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1013]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1012]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1011]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1010]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1009]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1008]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1007]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1006]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1005]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1004]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1003]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1002]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1001]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1000]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[999]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[998]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[997]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[996]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[995]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[994]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[993]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[992]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[991]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[990]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[989]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[988]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[987]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[986]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[985]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[984]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[983]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[982]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[981]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[980]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[979]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[978]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[977]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[976]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[975]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[974]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[973]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[972]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[971]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[970]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[969]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[968]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[967]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[966]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[965]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[964]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[963]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[962]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[961]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[960]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[959]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[958]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[957]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[956]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[955]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[954]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[953]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[952]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[951]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[950]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[949]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[948]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[947]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[946]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[945]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[944]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[943]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[942]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[941]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[940]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[939]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[938]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[937]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 721.426 ; gain = 407.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 721.426 ; gain = 407.129
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 544 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/01_Xilinx_FPGA/LedRun/LedRun.srcs/sources_1/bd/LedRun/ip/LedRun_microblaze_0_1/LedRun_microblaze_0_1_ooc_debug.xdc] for cell 'U0'
Finished Parsing XDC File [d:/01_Xilinx_FPGA/LedRun/LedRun.srcs/sources_1/bd/LedRun/ip/LedRun_microblaze_0_1/LedRun_microblaze_0_1_ooc_debug.xdc] for cell 'U0'
Parsing XDC File [d:/01_Xilinx_FPGA/LedRun/LedRun.srcs/sources_1/bd/LedRun/ip/LedRun_microblaze_0_1/LedRun_microblaze_0_1_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/01_Xilinx_FPGA/LedRun/LedRun.srcs/sources_1/bd/LedRun/ip/LedRun_microblaze_0_1/LedRun_microblaze_0_1_ooc.xdc] for cell 'U0'
Parsing XDC File [d:/01_Xilinx_FPGA/LedRun/LedRun.srcs/sources_1/bd/LedRun/ip/LedRun_microblaze_0_1/LedRun_microblaze_0_1.xdc] for cell 'U0'
Finished Parsing XDC File [d:/01_Xilinx_FPGA/LedRun/LedRun.srcs/sources_1/bd/LedRun/ip/LedRun_microblaze_0_1/LedRun_microblaze_0_1.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/01_Xilinx_FPGA/LedRun/LedRun.srcs/sources_1/bd/LedRun/ip/LedRun_microblaze_0_1/LedRun_microblaze_0_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/LedRun_microblaze_0_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/LedRun_microblaze_0_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/01_Xilinx_FPGA/LedRun/LedRun.runs/LedRun_microblaze_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/01_Xilinx_FPGA/LedRun/LedRun.runs/LedRun_microblaze_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 441 instances were transformed.
  FD => FDRE: 32 instances
  FDE => FDRE: 64 instances
  FDR => FDRE: 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 8 instances
  FDS => FDSE: 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  MULT_AND => LUT2: 3 instances
  MUXCY_L => MUXCY: 121 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 979.215 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:01:28 . Memory (MB): peak = 979.215 ; gain = 664.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:01:29 . Memory (MB): peak = 979.215 ; gain = 664.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/01_Xilinx_FPGA/LedRun/LedRun.runs/LedRun_microblaze_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:01:36 . Memory (MB): peak = 979.215 ; gain = 664.918
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Sign_Extend" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "byte_res[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_res[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_res[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_res[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:42 ; elapsed = 00:01:47 . Memory (MB): peak = 979.215 ; gain = 664.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 73    
+---Registers : 
	             4096 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 15    
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 201   
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 4     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 263   
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module PreFetch_Buffer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module Decode 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 95    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 54    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
Module Operand_Select_Bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module Operand_Select_Bit__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Operand_Select_Bit__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module count_leading_zeros 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module carry_equal 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module Shift_Logic_Module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module mul_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Result_Mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
Module MSR_Reg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module barrel_shift 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
Module Byte_Doublet_Handle 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
Module DAXI_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module mb_sync_bit__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Debug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 61    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 46    
	   3 Input      1 Bit        Muxes := 1     
Module MicroBlaze_Area 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               15 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/FPU_Op_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_Barrel_Shifter.Arith_Shift_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_Barrel_Shifter.Arith_Shift_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[14]' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[1]' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[13]' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[2]' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[12]' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[3]' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[11]' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[4]' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[10]' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[5]' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[9]' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[6]' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[8]' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[7]' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_Barrel_Shifter.Left_Shift_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/Using_BitField.mem_mask1_reg[31] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/Using_BitField.mem_Rd_reg[31]' (FD) to 'U0/MicroBlaze_Core_I/Area.Core/trace_data_write_value_i_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/Using_BitField.mem_Rd_reg[30]' (FD) to 'U0/MicroBlaze_Core_I/Area.Core/trace_data_write_value_i_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/Using_BitField.mem_Rd_reg[29]' (FD) to 'U0/MicroBlaze_Core_I/Area.Core/trace_data_write_value_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/Using_BitField.mem_Rd_reg[28]' (FD) to 'U0/MicroBlaze_Core_I/Area.Core/trace_data_write_value_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/Using_BitField.mem_Rd_reg[27]' (FD) to 'U0/MicroBlaze_Core_I/Area.Core/trace_data_write_value_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/Using_BitField.mem_Rd_reg[26]' (FD) to 'U0/MicroBlaze_Core_I/Area.Core/trace_data_write_value_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/Using_BitField.mem_Rd_reg[25]' (FD) to 'U0/MicroBlaze_Core_I/Area.Core/trace_data_write_value_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/Using_BitField.mem_Rd_reg[24]' (FD) to 'U0/MicroBlaze_Core_I/Area.Core/trace_data_write_value_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Logic_Oper_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Logic_Oper_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/FPU_Cond_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Shift_Oper_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Shift_Oper_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/FPU_Cond_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Shift_Oper_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Shift_Oper_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[6]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[7]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[11]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[12]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[13]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[5]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[14]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Decode_I/Reverse_Mem_Access_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Decode_I/take_Break_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/FPU_Cond_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/FPU_Op_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/FPU_Op_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stack_violation_occurence/Single_Synchronize.use_async_reset.sync_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Decode_I/Write_DIV_result_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Write_FPU_result_reg' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/mem_access_failed_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/mem_access_failed_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Decode_I/take_Break_2nd_cycle_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_CLK_reg' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sample_synced_1_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.watchpoint_brk_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[4] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[3]' (FD) to 'U0/MicroBlaze_Core_I/Area.Core/trace_exception_taken_i_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[2] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[1]' (FD) to 'U0/MicroBlaze_Core_I/Area.Core/trace_exception_taken_i_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[4] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[21]' (FDCE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4074] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4073] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4072] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4070] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4069] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4068] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4067] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4066] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4065] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4064] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4063] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4062] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4061] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4060] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4059] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4058] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4057] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4056] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4054] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4053] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4052] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4051] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4050] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4049] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4048] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4047] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4046] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4045] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4044] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4043] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4042] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4041] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4040] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4039] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4038] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4037] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4036] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4035] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4034] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4033] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4032] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4031] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4030] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4016] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[3228]' (FDR) to 'U0/LOCKSTEP_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[3075]' (FDR) to 'U0/LOCKSTEP_Out_reg[3073]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[3073]' (FDR) to 'U0/LOCKSTEP_Out_reg[3071]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[663]' (FDR) to 'U0/LOCKSTEP_Out_reg[497]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[662]' (FDR) to 'U0/LOCKSTEP_Out_reg[496]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[661]' (FDR) to 'U0/LOCKSTEP_Out_reg[495]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[660]' (FDR) to 'U0/LOCKSTEP_Out_reg[494]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[659]' (FDR) to 'U0/LOCKSTEP_Out_reg[493]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[658]' (FDR) to 'U0/LOCKSTEP_Out_reg[492]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[657]' (FDR) to 'U0/LOCKSTEP_Out_reg[491]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[656]' (FDR) to 'U0/LOCKSTEP_Out_reg[490]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[655]' (FDR) to 'U0/LOCKSTEP_Out_reg[489]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[654]' (FDR) to 'U0/LOCKSTEP_Out_reg[488]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[653]' (FDR) to 'U0/LOCKSTEP_Out_reg[487]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[652]' (FDR) to 'U0/LOCKSTEP_Out_reg[486]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[651]' (FDR) to 'U0/LOCKSTEP_Out_reg[485]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[650]' (FDR) to 'U0/LOCKSTEP_Out_reg[484]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[649]' (FDR) to 'U0/LOCKSTEP_Out_reg[483]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[648]' (FDR) to 'U0/LOCKSTEP_Out_reg[482]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[647]' (FDR) to 'U0/LOCKSTEP_Out_reg[481]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[646]' (FDR) to 'U0/LOCKSTEP_Out_reg[480]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[645]' (FDR) to 'U0/LOCKSTEP_Out_reg[479]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[644]' (FDR) to 'U0/LOCKSTEP_Out_reg[478]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[643]' (FDR) to 'U0/LOCKSTEP_Out_reg[477]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[642]' (FDR) to 'U0/LOCKSTEP_Out_reg[476]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[641]' (FDR) to 'U0/LOCKSTEP_Out_reg[475]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[640]' (FDR) to 'U0/LOCKSTEP_Out_reg[474]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[639]' (FDR) to 'U0/LOCKSTEP_Out_reg[473]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[638]' (FDR) to 'U0/LOCKSTEP_Out_reg[472]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[637]' (FDR) to 'U0/LOCKSTEP_Out_reg[471]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[636]' (FDR) to 'U0/LOCKSTEP_Out_reg[470]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[635]' (FDR) to 'U0/LOCKSTEP_Out_reg[469]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[634]' (FDR) to 'U0/LOCKSTEP_Out_reg[468]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[633]' (FDR) to 'U0/LOCKSTEP_Out_reg[467]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[632]' (FDR) to 'U0/LOCKSTEP_Out_reg[466]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sample_synced_1_reg[9]' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_disable_interrupt_i_reg'
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_unmask_EA_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/Using_BitField.mem_mask1_reg[31]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/take_Break_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/wdc_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/wic_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/fpu_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/div_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/pvr_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Reverse_Mem_Access_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Write_DIV_result_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/take_Break_2nd_cycle_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/SWAP_BYTE_Instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Start_Div_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/div_started_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Not_Div_Op_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Start_FPU_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/fpu_started_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Not_FPU_Op_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/write_FSR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/take_NM_Break_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[2]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[4]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[4]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[5]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[6]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[7]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[8]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[9]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[10]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[14]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/mem_access_failed_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stack_violation_occurence/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[2]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[6]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[7]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[9]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[15].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[14].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[13].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[12].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[11].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[10].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[9].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[8].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[7].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[6].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[5].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[4].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[3].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[2].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[2]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[3]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[4]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[5]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[6]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[7]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[8]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[9]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[10]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[11]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[12]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[13]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[14]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[15]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[26]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.watchpoint_brk_hold_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[36]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[37]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[38]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[39]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[40]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[41]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[42]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[43]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[44]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[45]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[46]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[47]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[48]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[49]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[50]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[51]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[52]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[53]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[54]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[55]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[56]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[57]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[58]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[59]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[60]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[61]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[62]) is unused and will be removed from module MicroBlaze.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[3227]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[3226]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[722]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[717]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[713]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[712]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[708]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[705]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[630]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[628]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:58 . Memory (MB): peak = 979.215 ; gain = 664.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:02:13 . Memory (MB): peak = 979.215 ; gain = 664.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:02:18 . Memory (MB): peak = 1026.359 ; gain = 712.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:09 ; elapsed = 00:02:19 . Memory (MB): peak = 1038.090 ; gain = 723.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:02:21 . Memory (MB): peak = 1038.090 ; gain = 723.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:02:21 . Memory (MB): peak = 1038.090 ; gain = 723.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:02:21 . Memory (MB): peak = 1038.090 ; gain = 723.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:02:21 . Memory (MB): peak = 1038.090 ; gain = 723.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:02:21 . Memory (MB): peak = 1038.090 ; gain = 723.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:02:21 . Memory (MB): peak = 1038.090 ; gain = 723.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |DSP48E1   |     1|
|2     |DSP48E1_1 |     1|
|3     |DSP48E1_2 |     1|
|4     |LUT1      |     4|
|5     |LUT2      |    67|
|6     |LUT3      |    90|
|7     |LUT4      |   292|
|8     |LUT5      |   130|
|9     |LUT6      |   315|
|10    |LUT6_2    |   145|
|11    |MULT_AND  |     2|
|12    |MUXCY_L   |   119|
|13    |MUXF7     |    35|
|14    |RAM32X1D  |    64|
|15    |SRL16E    |    78|
|16    |SRLC16E   |     8|
|17    |XORCY     |    67|
|18    |FD        |    32|
|19    |FDCE      |   143|
|20    |FDE       |    64|
|21    |FDR       |     1|
|22    |FDRE      |  1046|
|23    |FDS       |     3|
|24    |FDSE      |    66|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------------------------+----------------------------------------+------+
|      |Instance                                                                                   |Module                                  |Cells |
+------+-------------------------------------------------------------------------------------------+----------------------------------------+------+
|1     |top                                                                                        |                                        |  2774|
|2     |  U0                                                                                       |MicroBlaze                              |  2774|
|3     |    MicroBlaze_Core_I                                                                      |MicroBlaze_Core                         |  2412|
|4     |      \Area.Core                                                                           |MicroBlaze_Area                         |  2403|
|5     |        Byte_Doublet_Handle_I                                                              |Byte_Doublet_Handle                     |    36|
|6     |          BYTE_0_1_I                                                                       |MB_LUT6_2__parameterized10              |     1|
|7     |          BYTE_2_3_I                                                                       |MB_LUT6_2__parameterized12              |     1|
|8     |          LOW_ADDR_OUT_LUT6                                                                |MB_LUT6_2__parameterized16              |     1|
|9     |          \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I     |mux4_8                                  |     8|
|10    |            \GEN4_LOOP[0].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized4_1024          |     1|
|11    |            \GEN4_LOOP[1].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized4_1025          |     1|
|12    |            \GEN4_LOOP[2].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized4_1026          |     1|
|13    |            \GEN4_LOOP[3].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized4_1027          |     1|
|14    |            \GEN4_LOOP[4].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized4_1028          |     1|
|15    |            \GEN4_LOOP[5].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized4_1029          |     1|
|16    |            \GEN4_LOOP[6].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized4_1030          |     1|
|17    |            \GEN4_LOOP[7].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized4_1031          |     1|
|18    |          \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[0].BYTESTEER_LUT6  |MB_LUT6_2__parameterized4_1020          |     1|
|19    |          \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[1].BYTESTEER_LUT6  |MB_LUT6_2__parameterized4_1021          |     1|
|20    |          \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[2].BYTESTEER_LUT6  |MB_LUT6_2__parameterized4_1022          |     1|
|21    |          \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[3].BYTESTEER_LUT6  |MB_LUT6_2__parameterized4_1023          |     1|
|22    |          \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_LEFT_I              |MB_LUT3__parameterized9                 |     1|
|23    |          \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_RIGHT_I             |MB_LUT2__parameterized2                 |    17|
|24    |          \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.WRITE_MSB_SEL_I              |MB_LUT6_2__parameterized14              |     1|
|25    |          byte_selects_i_INST                                                              |MB_LUT6_2__parameterized8               |     1|
|26    |          low_addr_i_INST                                                                  |MB_LUT6_2__parameterized6               |     1|
|27    |        Data_Flow_I                                                                        |Data_Flow                               |  1195|
|28    |          ALU_I                                                                            |ALU                                     |   101|
|29    |            \No_Carry_Decoding.CarryIn_MUXCY                                               |MB_MUXCY_925                            |     1|
|30    |            \No_Carry_Decoding.alu_carry_select_LUT                                        |MB_LUT3__parameterized7                 |     1|
|31    |            \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                             |ALU_Bit__parameterized2                 |     6|
|32    |              \Last_Bit.I_ALU_LUT_2                                                        |MB_LUT4__parameterized13                |     1|
|33    |              \Last_Bit.I_ALU_LUT_V5                                                       |MB_LUT6                                 |     1|
|34    |              \Last_Bit.MULT_AND_I                                                         |MB_MULT_AND_1017                        |     1|
|35    |              \Last_Bit.MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_1018                     |     2|
|36    |              \Last_Bit.Pre_MUXCY_I                                                        |MB_MUXCY_1019                           |     1|
|37    |            \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                            |ALU_Bit                                 |     3|
|38    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1015          |     1|
|39    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_1016                     |     2|
|40    |            \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                            |ALU_Bit_926                             |     3|
|41    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1013          |     1|
|42    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_1014                     |     2|
|43    |            \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                            |ALU_Bit_927                             |     3|
|44    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1011          |     1|
|45    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_1012                     |     2|
|46    |            \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                            |ALU_Bit_928                             |     3|
|47    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1009          |     1|
|48    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_1010                     |     2|
|49    |            \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                            |ALU_Bit_929                             |     3|
|50    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1007          |     1|
|51    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_1008                     |     2|
|52    |            \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                            |ALU_Bit_930                             |     3|
|53    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1005          |     1|
|54    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_1006                     |     2|
|55    |            \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                            |ALU_Bit_931                             |     3|
|56    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1003          |     1|
|57    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_1004                     |     2|
|58    |            \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                            |ALU_Bit_932                             |     3|
|59    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1001          |     1|
|60    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_1002                     |     2|
|61    |            \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                            |ALU_Bit_933                             |     3|
|62    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_999           |     1|
|63    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_1000                     |     2|
|64    |            \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                            |ALU_Bit_934                             |     3|
|65    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_997           |     1|
|66    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_998                      |     2|
|67    |            \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                             |ALU_Bit_935                             |     3|
|68    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_995           |     1|
|69    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_996                      |     2|
|70    |            \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                            |ALU_Bit_936                             |     3|
|71    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_993           |     1|
|72    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_994                      |     2|
|73    |            \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                            |ALU_Bit_937                             |     3|
|74    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_991           |     1|
|75    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_992                      |     2|
|76    |            \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                            |ALU_Bit_938                             |     3|
|77    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_989           |     1|
|78    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_990                      |     2|
|79    |            \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                            |ALU_Bit_939                             |     3|
|80    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_987           |     1|
|81    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_988                      |     2|
|82    |            \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                            |ALU_Bit_940                             |     3|
|83    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_985           |     1|
|84    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_986                      |     2|
|85    |            \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                            |ALU_Bit_941                             |     3|
|86    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_983           |     1|
|87    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_984                      |     2|
|88    |            \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                            |ALU_Bit_942                             |     3|
|89    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_981           |     1|
|90    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_982                      |     2|
|91    |            \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                            |ALU_Bit_943                             |     3|
|92    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_979           |     1|
|93    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_980                      |     2|
|94    |            \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                            |ALU_Bit_944                             |     3|
|95    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_977           |     1|
|96    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_978                      |     2|
|97    |            \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                            |ALU_Bit_945                             |     3|
|98    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_975           |     1|
|99    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_976                      |     2|
|100   |            \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                             |ALU_Bit_946                             |     3|
|101   |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_973           |     1|
|102   |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_974                      |     2|
|103   |            \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                            |ALU_Bit_947                             |     3|
|104   |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_971           |     1|
|105   |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_972                      |     2|
|106   |            \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                            |ALU_Bit_948                             |     3|
|107   |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_969           |     1|
|108   |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_970                      |     2|
|109   |            \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                             |ALU_Bit_949                             |     3|
|110   |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_967           |     1|
|111   |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_968                      |     2|
|112   |            \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                             |ALU_Bit_950                             |     3|
|113   |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_965           |     1|
|114   |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_966                      |     2|
|115   |            \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                             |ALU_Bit_951                             |     3|
|116   |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_963           |     1|
|117   |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_964                      |     2|
|118   |            \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                             |ALU_Bit_952                             |     3|
|119   |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_961           |     1|
|120   |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_962                      |     2|
|121   |            \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                             |ALU_Bit_953                             |     3|
|122   |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_959           |     1|
|123   |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_960                      |     2|
|124   |            \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                             |ALU_Bit_954                             |     3|
|125   |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_957           |     1|
|126   |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_958                      |     2|
|127   |            \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                             |ALU_Bit_955                             |     3|
|128   |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2               |     1|
|129   |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_956                      |     2|
|130   |          MSR_Reg_I                                                                        |MSR_Reg                                 |     8|
|131   |            \MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                  |MSR_Reg_Bit                             |     2|
|132   |              MSR_I                                                                        |MB_FDRSE_924                            |     2|
|133   |            \MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                  |MSR_Reg_Bit_920                         |     3|
|134   |              MSR_I                                                                        |MB_FDRSE_923                            |     3|
|135   |            \MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                  |MSR_Reg_Bit_921                         |     3|
|136   |              MSR_I                                                                        |MB_FDRSE_922                            |     3|
|137   |          Operand_Select_I                                                                 |Operand_Select                          |   260|
|138   |            \OpSelect_Bits[0].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized12     |     8|
|139   |              \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_916                           |     1|
|140   |              Op1_DFF                                                                      |MB_FDRE_917                             |     3|
|141   |              Op1_Reg_DFF                                                                  |MB_FDRE_918                             |     1|
|142   |              Op2_DFF                                                                      |MB_FDE_919                              |     3|
|143   |            \OpSelect_Bits[10].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10     |     4|
|144   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_912                           |     1|
|145   |              Op1_DFF                                                                      |MB_FDRE_913                             |     1|
|146   |              Op1_Reg_DFF                                                                  |MB_FDRE_914                             |     1|
|147   |              Op2_DFF                                                                      |MB_FDE_915                              |     1|
|148   |            \OpSelect_Bits[11].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10_768 |     4|
|149   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_908                           |     1|
|150   |              Op1_DFF                                                                      |MB_FDRE_909                             |     1|
|151   |              Op1_Reg_DFF                                                                  |MB_FDRE_910                             |     1|
|152   |              Op2_DFF                                                                      |MB_FDE_911                              |     1|
|153   |            \OpSelect_Bits[12].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10_769 |     8|
|154   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_904                           |     1|
|155   |              Op1_DFF                                                                      |MB_FDRE_905                             |     4|
|156   |              Op1_Reg_DFF                                                                  |MB_FDRE_906                             |     1|
|157   |              Op2_DFF                                                                      |MB_FDE_907                              |     2|
|158   |            \OpSelect_Bits[13].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10_770 |     4|
|159   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_900                           |     1|
|160   |              Op1_DFF                                                                      |MB_FDRE_901                             |     1|
|161   |              Op1_Reg_DFF                                                                  |MB_FDRE_902                             |     1|
|162   |              Op2_DFF                                                                      |MB_FDE_903                              |     1|
|163   |            \OpSelect_Bits[14].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10_771 |     4|
|164   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_896                           |     1|
|165   |              Op1_DFF                                                                      |MB_FDRE_897                             |     1|
|166   |              Op1_Reg_DFF                                                                  |MB_FDRE_898                             |     1|
|167   |              Op2_DFF                                                                      |MB_FDE_899                              |     1|
|168   |            \OpSelect_Bits[15].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10_772 |     5|
|169   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_892                           |     1|
|170   |              Op1_DFF                                                                      |MB_FDRE_893                             |     1|
|171   |              Op1_Reg_DFF                                                                  |MB_FDRE_894                             |     1|
|172   |              Op2_DFF                                                                      |MB_FDE_895                              |     2|
|173   |            \OpSelect_Bits[16].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8      |     6|
|174   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_888                           |     1|
|175   |              Op1_DFF                                                                      |MB_FDRE_889                             |     3|
|176   |              Op1_Reg_DFF                                                                  |MB_FDRE_890                             |     1|
|177   |              Op2_DFF                                                                      |MB_FDE_891                              |     1|
|178   |            \OpSelect_Bits[17].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_773  |     6|
|179   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_884                           |     1|
|180   |              Op1_DFF                                                                      |MB_FDRE_885                             |     2|
|181   |              Op1_Reg_DFF                                                                  |MB_FDRE_886                             |     1|
|182   |              Op2_DFF                                                                      |MB_FDE_887                              |     2|
|183   |            \OpSelect_Bits[18].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_774  |     4|
|184   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_880                           |     1|
|185   |              Op1_DFF                                                                      |MB_FDRE_881                             |     1|
|186   |              Op1_Reg_DFF                                                                  |MB_FDRE_882                             |     1|
|187   |              Op2_DFF                                                                      |MB_FDE_883                              |     1|
|188   |            \OpSelect_Bits[19].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_775  |     6|
|189   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_876                           |     1|
|190   |              Op1_DFF                                                                      |MB_FDRE_877                             |     3|
|191   |              Op1_Reg_DFF                                                                  |MB_FDRE_878                             |     1|
|192   |              Op2_DFF                                                                      |MB_FDE_879                              |     1|
|193   |            \OpSelect_Bits[1].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_776 |     6|
|194   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_872                           |     1|
|195   |              Op1_DFF                                                                      |MB_FDRE_873                             |     2|
|196   |              Op1_Reg_DFF                                                                  |MB_FDRE_874                             |     1|
|197   |              Op2_DFF                                                                      |MB_FDE_875                              |     2|
|198   |            \OpSelect_Bits[20].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_777  |     5|
|199   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_868                           |     1|
|200   |              Op1_DFF                                                                      |MB_FDRE_869                             |     2|
|201   |              Op1_Reg_DFF                                                                  |MB_FDRE_870                             |     1|
|202   |              Op2_DFF                                                                      |MB_FDE_871                              |     1|
|203   |            \OpSelect_Bits[21].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_778  |    35|
|204   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_864                           |     1|
|205   |              Op1_DFF                                                                      |MB_FDRE_865                             |     2|
|206   |              Op1_Reg_DFF                                                                  |MB_FDRE_866                             |     1|
|207   |              Op2_DFF                                                                      |MB_FDE_867                              |    31|
|208   |            \OpSelect_Bits[22].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_779  |     8|
|209   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_860                           |     1|
|210   |              Op1_DFF                                                                      |MB_FDRE_861                             |     1|
|211   |              Op1_Reg_DFF                                                                  |MB_FDRE_862                             |     1|
|212   |              Op2_DFF                                                                      |MB_FDE_863                              |     5|
|213   |            \OpSelect_Bits[23].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_780  |     7|
|214   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_856                           |     1|
|215   |              Op1_DFF                                                                      |MB_FDRE_857                             |     2|
|216   |              Op1_Reg_DFF                                                                  |MB_FDRE_858                             |     1|
|217   |              Op2_DFF                                                                      |MB_FDE_859                              |     3|
|218   |            \OpSelect_Bits[24].Operand_Select_Bit_I                                        |Operand_Select_Bit                      |    16|
|219   |              \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_852                           |     1|
|220   |              Op1_DFF                                                                      |MB_FDRE_853                             |     2|
|221   |              Op1_Reg_DFF                                                                  |MB_FDRE_854                             |     1|
|222   |              Op2_DFF                                                                      |MB_FDE_855                              |    12|
|223   |            \OpSelect_Bits[25].Operand_Select_Bit_I                                        |Operand_Select_Bit_781                  |    10|
|224   |              \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_848                           |     1|
|225   |              Op1_DFF                                                                      |MB_FDRE_849                             |     7|
|226   |              Op1_Reg_DFF                                                                  |MB_FDRE_850                             |     1|
|227   |              Op2_DFF                                                                      |MB_FDE_851                              |     1|
|228   |            \OpSelect_Bits[26].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized6      |     5|
|229   |              \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_844                           |     1|
|230   |              Op1_DFF                                                                      |MB_FDRE_845                             |     2|
|231   |              Op1_Reg_DFF                                                                  |MB_FDRE_846                             |     1|
|232   |              Op2_DFF                                                                      |MB_FDE_847                              |     1|
|233   |            \OpSelect_Bits[27].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized4      |    15|
|234   |              \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_840                           |     1|
|235   |              Op1_DFF                                                                      |MB_FDRE_841                             |     1|
|236   |              Op1_Reg_DFF                                                                  |MB_FDRE_842                             |     1|
|237   |              Op2_DFF                                                                      |MB_FDE_843                              |    12|
|238   |            \OpSelect_Bits[28].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized2      |    12|
|239   |              \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_836                           |     1|
|240   |              Op1_DFF                                                                      |MB_FDRE_837                             |     1|
|241   |              Op1_Reg_DFF                                                                  |MB_FDRE_838                             |     1|
|242   |              Op2_DFF                                                                      |MB_FDE_839                              |     9|
|243   |            \OpSelect_Bits[29].Operand_Select_Bit_I                                        |Operand_Select_Bit_782                  |    10|
|244   |              \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_832                           |     1|
|245   |              Op1_DFF                                                                      |MB_FDRE_833                             |     1|
|246   |              Op1_Reg_DFF                                                                  |MB_FDRE_834                             |     1|
|247   |              Op2_DFF                                                                      |MB_FDE_835                              |     7|
|248   |            \OpSelect_Bits[2].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_783 |     6|
|249   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_828                           |     1|
|250   |              Op1_DFF                                                                      |MB_FDRE_829                             |     3|
|251   |              Op1_Reg_DFF                                                                  |MB_FDRE_830                             |     1|
|252   |              Op2_DFF                                                                      |MB_FDE_831                              |     1|
|253   |            \OpSelect_Bits[30].Operand_Select_Bit_I                                        |Operand_Select_Bit_784                  |     9|
|254   |              \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_824                           |     1|
|255   |              Op1_DFF                                                                      |MB_FDRE_825                             |     1|
|256   |              Op1_Reg_DFF                                                                  |MB_FDRE_826                             |     2|
|257   |              Op2_DFF                                                                      |MB_FDE_827                              |     5|
|258   |            \OpSelect_Bits[31].Operand_Select_Bit_I                                        |Operand_Select_Bit_785                  |     6|
|259   |              \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_820                           |     1|
|260   |              Op1_DFF                                                                      |MB_FDRE_821                             |     1|
|261   |              Op1_Reg_DFF                                                                  |MB_FDRE_822                             |     1|
|262   |              Op2_DFF                                                                      |MB_FDE_823                              |     3|
|263   |            \OpSelect_Bits[3].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_786 |     4|
|264   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_816                           |     1|
|265   |              Op1_DFF                                                                      |MB_FDRE_817                             |     1|
|266   |              Op1_Reg_DFF                                                                  |MB_FDRE_818                             |     1|
|267   |              Op2_DFF                                                                      |MB_FDE_819                              |     1|
|268   |            \OpSelect_Bits[4].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_787 |     7|
|269   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_812                           |     1|
|270   |              Op1_DFF                                                                      |MB_FDRE_813                             |     3|
|271   |              Op1_Reg_DFF                                                                  |MB_FDRE_814                             |     1|
|272   |              Op2_DFF                                                                      |MB_FDE_815                              |     2|
|273   |            \OpSelect_Bits[5].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_788 |     4|
|274   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_808                           |     1|
|275   |              Op1_DFF                                                                      |MB_FDRE_809                             |     1|
|276   |              Op1_Reg_DFF                                                                  |MB_FDRE_810                             |     1|
|277   |              Op2_DFF                                                                      |MB_FDE_811                              |     1|
|278   |            \OpSelect_Bits[6].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_789 |     4|
|279   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_804                           |     1|
|280   |              Op1_DFF                                                                      |MB_FDRE_805                             |     1|
|281   |              Op1_Reg_DFF                                                                  |MB_FDRE_806                             |     1|
|282   |              Op2_DFF                                                                      |MB_FDE_807                              |     1|
|283   |            \OpSelect_Bits[7].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_790 |     5|
|284   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_800                           |     1|
|285   |              Op1_DFF                                                                      |MB_FDRE_801                             |     1|
|286   |              Op1_Reg_DFF                                                                  |MB_FDRE_802                             |     1|
|287   |              Op2_DFF                                                                      |MB_FDE_803                              |     2|
|288   |            \OpSelect_Bits[8].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_791 |     5|
|289   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_796                           |     1|
|290   |              Op1_DFF                                                                      |MB_FDRE_797                             |     1|
|291   |              Op1_Reg_DFF                                                                  |MB_FDRE_798                             |     1|
|292   |              Op2_DFF                                                                      |MB_FDE_799                              |     2|
|293   |            \OpSelect_Bits[9].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_792 |     6|
|294   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2                               |     1|
|295   |              Op1_DFF                                                                      |MB_FDRE_793                             |     3|
|296   |              Op1_Reg_DFF                                                                  |MB_FDRE_794                             |     1|
|297   |              Op2_DFF                                                                      |MB_FDE_795                              |     1|
|298   |          PC_Module_I                                                                      |PC_Module                               |   228|
|299   |            \All_Bits.Using_FPGA.PC_GEN[0].PC_Bit_I                                        |PC_Bit__parameterized2                  |     6|
|300   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_762                      |     1|
|301   |              NewPC_Mux                                                                    |MB_LUT4__parameterized33_763            |     1|
|302   |              PC_EX_DFF                                                                    |MB_FDE_764                              |     1|
|303   |              PC_OF_Buffer                                                                 |MB_SRL16E_765                           |     1|
|304   |              SUM_I                                                                        |MB_LUT4__parameterized31_766            |     1|
|305   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_767                             |     1|
|306   |            \All_Bits.Using_FPGA.PC_GEN[10].PC_Bit_I                                       |PC_Bit__parameterized2_549              |     7|
|307   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_756                      |     2|
|308   |              NewPC_Mux                                                                    |MB_LUT4__parameterized33_757            |     1|
|309   |              PC_EX_DFF                                                                    |MB_FDE_758                              |     1|
|310   |              PC_OF_Buffer                                                                 |MB_SRL16E_759                           |     1|
|311   |              SUM_I                                                                        |MB_LUT4__parameterized31_760            |     1|
|312   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_761                             |     1|
|313   |            \All_Bits.Using_FPGA.PC_GEN[11].PC_Bit_I                                       |PC_Bit__parameterized2_550              |     7|
|314   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_750                      |     2|
|315   |              NewPC_Mux                                                                    |MB_LUT4__parameterized33_751            |     1|
|316   |              PC_EX_DFF                                                                    |MB_FDE_752                              |     1|
|317   |              PC_OF_Buffer                                                                 |MB_SRL16E_753                           |     1|
|318   |              SUM_I                                                                        |MB_LUT4__parameterized31_754            |     1|
|319   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_755                             |     1|
|320   |            \All_Bits.Using_FPGA.PC_GEN[12].PC_Bit_I                                       |PC_Bit__parameterized2_551              |     7|
|321   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_744                      |     2|
|322   |              NewPC_Mux                                                                    |MB_LUT4__parameterized33_745            |     1|
|323   |              PC_EX_DFF                                                                    |MB_FDE_746                              |     1|
|324   |              PC_OF_Buffer                                                                 |MB_SRL16E_747                           |     1|
|325   |              SUM_I                                                                        |MB_LUT4__parameterized31_748            |     1|
|326   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_749                             |     1|
|327   |            \All_Bits.Using_FPGA.PC_GEN[13].PC_Bit_I                                       |PC_Bit__parameterized2_552              |     7|
|328   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_738                      |     2|
|329   |              NewPC_Mux                                                                    |MB_LUT4__parameterized33_739            |     1|
|330   |              PC_EX_DFF                                                                    |MB_FDE_740                              |     1|
|331   |              PC_OF_Buffer                                                                 |MB_SRL16E_741                           |     1|
|332   |              SUM_I                                                                        |MB_LUT4__parameterized31_742            |     1|
|333   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_743                             |     1|
|334   |            \All_Bits.Using_FPGA.PC_GEN[14].PC_Bit_I                                       |PC_Bit__parameterized2_553              |     7|
|335   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_732                      |     2|
|336   |              NewPC_Mux                                                                    |MB_LUT4__parameterized33_733            |     1|
|337   |              PC_EX_DFF                                                                    |MB_FDE_734                              |     1|
|338   |              PC_OF_Buffer                                                                 |MB_SRL16E_735                           |     1|
|339   |              SUM_I                                                                        |MB_LUT4__parameterized31_736            |     1|
|340   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_737                             |     1|
|341   |            \All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I                                       |PC_Bit__parameterized2_554              |     7|
|342   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_726                      |     2|
|343   |              NewPC_Mux                                                                    |MB_LUT4__parameterized33_727            |     1|
|344   |              PC_EX_DFF                                                                    |MB_FDE_728                              |     1|
|345   |              PC_OF_Buffer                                                                 |MB_SRL16E_729                           |     1|
|346   |              SUM_I                                                                        |MB_LUT4__parameterized31_730            |     1|
|347   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_731                             |     1|
|348   |            \All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I                                       |PC_Bit__parameterized2_555              |     7|
|349   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_720                      |     2|
|350   |              NewPC_Mux                                                                    |MB_LUT4__parameterized33_721            |     1|
|351   |              PC_EX_DFF                                                                    |MB_FDE_722                              |     1|
|352   |              PC_OF_Buffer                                                                 |MB_SRL16E_723                           |     1|
|353   |              SUM_I                                                                        |MB_LUT4__parameterized31_724            |     1|
|354   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_725                             |     1|
|355   |            \All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I                                       |PC_Bit__parameterized2_556              |     7|
|356   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_714                      |     2|
|357   |              NewPC_Mux                                                                    |MB_LUT4__parameterized33_715            |     1|
|358   |              PC_EX_DFF                                                                    |MB_FDE_716                              |     1|
|359   |              PC_OF_Buffer                                                                 |MB_SRL16E_717                           |     1|
|360   |              SUM_I                                                                        |MB_LUT4__parameterized31_718            |     1|
|361   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_719                             |     1|
|362   |            \All_Bits.Using_FPGA.PC_GEN[18].PC_Bit_I                                       |PC_Bit__parameterized2_557              |     7|
|363   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_708                      |     2|
|364   |              NewPC_Mux                                                                    |MB_LUT4__parameterized33_709            |     1|
|365   |              PC_EX_DFF                                                                    |MB_FDE_710                              |     1|
|366   |              PC_OF_Buffer                                                                 |MB_SRL16E_711                           |     1|
|367   |              SUM_I                                                                        |MB_LUT4__parameterized31_712            |     1|
|368   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_713                             |     1|
|369   |            \All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I                                       |PC_Bit__parameterized2_558              |     7|
|370   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_702                      |     2|
|371   |              NewPC_Mux                                                                    |MB_LUT4__parameterized33_703            |     1|
|372   |              PC_EX_DFF                                                                    |MB_FDE_704                              |     1|
|373   |              PC_OF_Buffer                                                                 |MB_SRL16E_705                           |     1|
|374   |              SUM_I                                                                        |MB_LUT4__parameterized31_706            |     1|
|375   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_707                             |     1|
|376   |            \All_Bits.Using_FPGA.PC_GEN[1].PC_Bit_I                                        |PC_Bit__parameterized2_559              |     7|
|377   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_696                      |     2|
|378   |              NewPC_Mux                                                                    |MB_LUT4__parameterized33_697            |     1|
|379   |              PC_EX_DFF                                                                    |MB_FDE_698                              |     1|
|380   |              PC_OF_Buffer                                                                 |MB_SRL16E_699                           |     1|
|381   |              SUM_I                                                                        |MB_LUT4__parameterized31_700            |     1|
|382   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_701                             |     1|
|383   |            \All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I                                       |PC_Bit__parameterized2_560              |     7|
|384   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_690                      |     2|
|385   |              NewPC_Mux                                                                    |MB_LUT4__parameterized33_691            |     1|
|386   |              PC_EX_DFF                                                                    |MB_FDE_692                              |     1|
|387   |              PC_OF_Buffer                                                                 |MB_SRL16E_693                           |     1|
|388   |              SUM_I                                                                        |MB_LUT4__parameterized31_694            |     1|
|389   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_695                             |     1|
|390   |            \All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I                                       |PC_Bit__parameterized2_561              |     7|
|391   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_684                      |     2|
|392   |              NewPC_Mux                                                                    |MB_LUT4__parameterized33_685            |     1|
|393   |              PC_EX_DFF                                                                    |MB_FDE_686                              |     1|
|394   |              PC_OF_Buffer                                                                 |MB_SRL16E_687                           |     1|
|395   |              SUM_I                                                                        |MB_LUT4__parameterized31_688            |     1|
|396   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_689                             |     1|
|397   |            \All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I                                       |PC_Bit__parameterized2_562              |     7|
|398   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_678                      |     2|
|399   |              NewPC_Mux                                                                    |MB_LUT4__parameterized33_679            |     1|
|400   |              PC_EX_DFF                                                                    |MB_FDE_680                              |     1|
|401   |              PC_OF_Buffer                                                                 |MB_SRL16E_681                           |     1|
|402   |              SUM_I                                                                        |MB_LUT4__parameterized31_682            |     1|
|403   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_683                             |     1|
|404   |            \All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I                                       |PC_Bit__parameterized2_563              |     7|
|405   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_672                      |     2|
|406   |              NewPC_Mux                                                                    |MB_LUT4__parameterized33_673            |     1|
|407   |              PC_EX_DFF                                                                    |MB_FDE_674                              |     1|
|408   |              PC_OF_Buffer                                                                 |MB_SRL16E_675                           |     1|
|409   |              SUM_I                                                                        |MB_LUT4__parameterized31_676            |     1|
|410   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_677                             |     1|
|411   |            \All_Bits.Using_FPGA.PC_GEN[24].PC_Bit_I                                       |PC_Bit__parameterized2_564              |     8|
|412   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_666                      |     2|
|413   |              NewPC_Mux                                                                    |MB_LUT4__parameterized33_667            |     1|
|414   |              PC_EX_DFF                                                                    |MB_FDE_668                              |     1|
|415   |              PC_OF_Buffer                                                                 |MB_SRL16E_669                           |     2|
|416   |              SUM_I                                                                        |MB_LUT4__parameterized31_670            |     1|
|417   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_671                             |     1|
|418   |            \All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I                                       |PC_Bit__parameterized2_565              |     8|
|419   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_660                      |     2|
|420   |              NewPC_Mux                                                                    |MB_LUT4__parameterized33_661            |     1|
|421   |              PC_EX_DFF                                                                    |MB_FDE_662                              |     1|
|422   |              PC_OF_Buffer                                                                 |MB_SRL16E_663                           |     2|
|423   |              SUM_I                                                                        |MB_LUT4__parameterized31_664            |     1|
|424   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_665                             |     1|
|425   |            \All_Bits.Using_FPGA.PC_GEN[26].PC_Bit_I                                       |PC_Bit__parameterized2_566              |     8|
|426   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_654                      |     2|
|427   |              NewPC_Mux                                                                    |MB_LUT4__parameterized33_655            |     1|
|428   |              PC_EX_DFF                                                                    |MB_FDE_656                              |     1|
|429   |              PC_OF_Buffer                                                                 |MB_SRL16E_657                           |     2|
|430   |              SUM_I                                                                        |MB_LUT4__parameterized31_658            |     1|
|431   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_659                             |     1|
|432   |            \All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I                                       |PC_Bit__parameterized2_567              |     8|
|433   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_648                      |     2|
|434   |              NewPC_Mux                                                                    |MB_LUT4__parameterized33_649            |     1|
|435   |              PC_EX_DFF                                                                    |MB_FDE_650                              |     1|
|436   |              PC_OF_Buffer                                                                 |MB_SRL16E_651                           |     2|
|437   |              SUM_I                                                                        |MB_LUT4__parameterized31_652            |     1|
|438   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_653                             |     1|
|439   |            \All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I                                       |PC_Bit__parameterized2_568              |     7|
|440   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_642                      |     2|
|441   |              NewPC_Mux                                                                    |MB_LUT4__parameterized33_643            |     1|
|442   |              PC_EX_DFF                                                                    |MB_FDE_644                              |     1|
|443   |              PC_OF_Buffer                                                                 |MB_SRL16E_645                           |     1|
|444   |              SUM_I                                                                        |MB_LUT4__parameterized31_646            |     1|
|445   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_647                             |     1|
|446   |            \All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I                                       |PC_Bit__parameterized2_569              |     7|
|447   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_636                      |     2|
|448   |              NewPC_Mux                                                                    |MB_LUT4__parameterized33_637            |     1|
|449   |              PC_EX_DFF                                                                    |MB_FDE_638                              |     1|
|450   |              PC_OF_Buffer                                                                 |MB_SRL16E_639                           |     1|
|451   |              SUM_I                                                                        |MB_LUT4__parameterized31_640            |     1|
|452   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_641                             |     1|
|453   |            \All_Bits.Using_FPGA.PC_GEN[2].PC_Bit_I                                        |PC_Bit__parameterized2_570              |     7|
|454   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_630                      |     2|
|455   |              NewPC_Mux                                                                    |MB_LUT4__parameterized33_631            |     1|
|456   |              PC_EX_DFF                                                                    |MB_FDE_632                              |     1|
|457   |              PC_OF_Buffer                                                                 |MB_SRL16E_633                           |     1|
|458   |              SUM_I                                                                        |MB_LUT4__parameterized31_634            |     1|
|459   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_635                             |     1|
|460   |            \All_Bits.Using_FPGA.PC_GEN[30].PC_Bit_I                                       |PC_Bit                                  |     7|
|461   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_624                      |     2|
|462   |              NewPC_Mux                                                                    |MB_LUT4__parameterized33_625            |     1|
|463   |              PC_EX_DFF                                                                    |MB_FDE_626                              |     1|
|464   |              PC_OF_Buffer                                                                 |MB_SRL16E_627                           |     1|
|465   |              \Reset_DFF.PC_IF_DFF                                                         |MB_FDRE_628                             |     1|
|466   |              SUM_I                                                                        |MB_LUT4__parameterized31_629            |     1|
|467   |            \All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I                                       |PC_Bit_571                              |     8|
|468   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_618                      |     2|
|469   |              NewPC_Mux                                                                    |MB_LUT4__parameterized33_619            |     1|
|470   |              PC_EX_DFF                                                                    |MB_FDE_620                              |     1|
|471   |              PC_OF_Buffer                                                                 |MB_SRL16E_621                           |     2|
|472   |              \Reset_DFF.PC_IF_DFF                                                         |MB_FDRE_622                             |     1|
|473   |              SUM_I                                                                        |MB_LUT4__parameterized31_623            |     1|
|474   |            \All_Bits.Using_FPGA.PC_GEN[3].PC_Bit_I                                        |PC_Bit__parameterized2_572              |     7|
|475   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_612                      |     2|
|476   |              NewPC_Mux                                                                    |MB_LUT4__parameterized33_613            |     1|
|477   |              PC_EX_DFF                                                                    |MB_FDE_614                              |     1|
|478   |              PC_OF_Buffer                                                                 |MB_SRL16E_615                           |     1|
|479   |              SUM_I                                                                        |MB_LUT4__parameterized31_616            |     1|
|480   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_617                             |     1|
|481   |            \All_Bits.Using_FPGA.PC_GEN[4].PC_Bit_I                                        |PC_Bit__parameterized2_573              |     7|
|482   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_606                      |     2|
|483   |              NewPC_Mux                                                                    |MB_LUT4__parameterized33_607            |     1|
|484   |              PC_EX_DFF                                                                    |MB_FDE_608                              |     1|
|485   |              PC_OF_Buffer                                                                 |MB_SRL16E_609                           |     1|
|486   |              SUM_I                                                                        |MB_LUT4__parameterized31_610            |     1|
|487   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_611                             |     1|
|488   |            \All_Bits.Using_FPGA.PC_GEN[5].PC_Bit_I                                        |PC_Bit__parameterized2_574              |     7|
|489   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_600                      |     2|
|490   |              NewPC_Mux                                                                    |MB_LUT4__parameterized33_601            |     1|
|491   |              PC_EX_DFF                                                                    |MB_FDE_602                              |     1|
|492   |              PC_OF_Buffer                                                                 |MB_SRL16E_603                           |     1|
|493   |              SUM_I                                                                        |MB_LUT4__parameterized31_604            |     1|
|494   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_605                             |     1|
|495   |            \All_Bits.Using_FPGA.PC_GEN[6].PC_Bit_I                                        |PC_Bit__parameterized2_575              |     7|
|496   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_594                      |     2|
|497   |              NewPC_Mux                                                                    |MB_LUT4__parameterized33_595            |     1|
|498   |              PC_EX_DFF                                                                    |MB_FDE_596                              |     1|
|499   |              PC_OF_Buffer                                                                 |MB_SRL16E_597                           |     1|
|500   |              SUM_I                                                                        |MB_LUT4__parameterized31_598            |     1|
|501   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_599                             |     1|
|502   |            \All_Bits.Using_FPGA.PC_GEN[7].PC_Bit_I                                        |PC_Bit__parameterized2_576              |     7|
|503   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_588                      |     2|
|504   |              NewPC_Mux                                                                    |MB_LUT4__parameterized33_589            |     1|
|505   |              PC_EX_DFF                                                                    |MB_FDE_590                              |     1|
|506   |              PC_OF_Buffer                                                                 |MB_SRL16E_591                           |     1|
|507   |              SUM_I                                                                        |MB_LUT4__parameterized31_592            |     1|
|508   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_593                             |     1|
|509   |            \All_Bits.Using_FPGA.PC_GEN[8].PC_Bit_I                                        |PC_Bit__parameterized2_577              |     7|
|510   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_582                      |     2|
|511   |              NewPC_Mux                                                                    |MB_LUT4__parameterized33_583            |     1|
|512   |              PC_EX_DFF                                                                    |MB_FDE_584                              |     1|
|513   |              PC_OF_Buffer                                                                 |MB_SRL16E_585                           |     1|
|514   |              SUM_I                                                                        |MB_LUT4__parameterized31_586            |     1|
|515   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_587                             |     1|
|516   |            \All_Bits.Using_FPGA.PC_GEN[9].PC_Bit_I                                        |PC_Bit__parameterized2_578              |     7|
|517   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_579                      |     2|
|518   |              NewPC_Mux                                                                    |MB_LUT4__parameterized33                |     1|
|519   |              PC_EX_DFF                                                                    |MB_FDE                                  |     1|
|520   |              PC_OF_Buffer                                                                 |MB_SRL16E_580                           |     1|
|521   |              SUM_I                                                                        |MB_LUT4__parameterized31                |     1|
|522   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_581                             |     1|
|523   |          Register_File_I                                                                  |Register_File                           |    80|
|524   |            \Using_FPGA.Gen_RegFile[0].Register_File_Bit_I                                 |Register_File_Bit                       |     3|
|525   |              RegFile_X1                                                                   |MB_RAM32X1D_547                         |     1|
|526   |              RegFile_X2                                                                   |MB_RAM32X1D_548                         |     2|
|527   |            \Using_FPGA.Gen_RegFile[10].Register_File_Bit_I                                |Register_File_Bit_455                   |     3|
|528   |              RegFile_X1                                                                   |MB_RAM32X1D_545                         |     1|
|529   |              RegFile_X2                                                                   |MB_RAM32X1D_546                         |     2|
|530   |            \Using_FPGA.Gen_RegFile[11].Register_File_Bit_I                                |Register_File_Bit_456                   |     3|
|531   |              RegFile_X1                                                                   |MB_RAM32X1D_543                         |     1|
|532   |              RegFile_X2                                                                   |MB_RAM32X1D_544                         |     2|
|533   |            \Using_FPGA.Gen_RegFile[12].Register_File_Bit_I                                |Register_File_Bit_457                   |     3|
|534   |              RegFile_X1                                                                   |MB_RAM32X1D_541                         |     1|
|535   |              RegFile_X2                                                                   |MB_RAM32X1D_542                         |     2|
|536   |            \Using_FPGA.Gen_RegFile[13].Register_File_Bit_I                                |Register_File_Bit_458                   |     3|
|537   |              RegFile_X1                                                                   |MB_RAM32X1D_539                         |     1|
|538   |              RegFile_X2                                                                   |MB_RAM32X1D_540                         |     2|
|539   |            \Using_FPGA.Gen_RegFile[14].Register_File_Bit_I                                |Register_File_Bit_459                   |     3|
|540   |              RegFile_X1                                                                   |MB_RAM32X1D_537                         |     1|
|541   |              RegFile_X2                                                                   |MB_RAM32X1D_538                         |     2|
|542   |            \Using_FPGA.Gen_RegFile[15].Register_File_Bit_I                                |Register_File_Bit_460                   |     3|
|543   |              RegFile_X1                                                                   |MB_RAM32X1D_535                         |     1|
|544   |              RegFile_X2                                                                   |MB_RAM32X1D_536                         |     2|
|545   |            \Using_FPGA.Gen_RegFile[16].Register_File_Bit_I                                |Register_File_Bit_461                   |     2|
|546   |              RegFile_X1                                                                   |MB_RAM32X1D_533                         |     1|
|547   |              RegFile_X2                                                                   |MB_RAM32X1D_534                         |     1|
|548   |            \Using_FPGA.Gen_RegFile[17].Register_File_Bit_I                                |Register_File_Bit_462                   |     2|
|549   |              RegFile_X1                                                                   |MB_RAM32X1D_531                         |     1|
|550   |              RegFile_X2                                                                   |MB_RAM32X1D_532                         |     1|
|551   |            \Using_FPGA.Gen_RegFile[18].Register_File_Bit_I                                |Register_File_Bit_463                   |     2|
|552   |              RegFile_X1                                                                   |MB_RAM32X1D_529                         |     1|
|553   |              RegFile_X2                                                                   |MB_RAM32X1D_530                         |     1|
|554   |            \Using_FPGA.Gen_RegFile[19].Register_File_Bit_I                                |Register_File_Bit_464                   |     2|
|555   |              RegFile_X1                                                                   |MB_RAM32X1D_527                         |     1|
|556   |              RegFile_X2                                                                   |MB_RAM32X1D_528                         |     1|
|557   |            \Using_FPGA.Gen_RegFile[1].Register_File_Bit_I                                 |Register_File_Bit_465                   |     3|
|558   |              RegFile_X1                                                                   |MB_RAM32X1D_525                         |     1|
|559   |              RegFile_X2                                                                   |MB_RAM32X1D_526                         |     2|
|560   |            \Using_FPGA.Gen_RegFile[20].Register_File_Bit_I                                |Register_File_Bit_466                   |     2|
|561   |              RegFile_X1                                                                   |MB_RAM32X1D_523                         |     1|
|562   |              RegFile_X2                                                                   |MB_RAM32X1D_524                         |     1|
|563   |            \Using_FPGA.Gen_RegFile[21].Register_File_Bit_I                                |Register_File_Bit_467                   |     2|
|564   |              RegFile_X1                                                                   |MB_RAM32X1D_521                         |     1|
|565   |              RegFile_X2                                                                   |MB_RAM32X1D_522                         |     1|
|566   |            \Using_FPGA.Gen_RegFile[22].Register_File_Bit_I                                |Register_File_Bit_468                   |     2|
|567   |              RegFile_X1                                                                   |MB_RAM32X1D_519                         |     1|
|568   |              RegFile_X2                                                                   |MB_RAM32X1D_520                         |     1|
|569   |            \Using_FPGA.Gen_RegFile[23].Register_File_Bit_I                                |Register_File_Bit_469                   |     2|
|570   |              RegFile_X1                                                                   |MB_RAM32X1D_517                         |     1|
|571   |              RegFile_X2                                                                   |MB_RAM32X1D_518                         |     1|
|572   |            \Using_FPGA.Gen_RegFile[24].Register_File_Bit_I                                |Register_File_Bit_470                   |     2|
|573   |              RegFile_X1                                                                   |MB_RAM32X1D_515                         |     1|
|574   |              RegFile_X2                                                                   |MB_RAM32X1D_516                         |     1|
|575   |            \Using_FPGA.Gen_RegFile[25].Register_File_Bit_I                                |Register_File_Bit_471                   |     2|
|576   |              RegFile_X1                                                                   |MB_RAM32X1D_513                         |     1|
|577   |              RegFile_X2                                                                   |MB_RAM32X1D_514                         |     1|
|578   |            \Using_FPGA.Gen_RegFile[26].Register_File_Bit_I                                |Register_File_Bit_472                   |     2|
|579   |              RegFile_X1                                                                   |MB_RAM32X1D_511                         |     1|
|580   |              RegFile_X2                                                                   |MB_RAM32X1D_512                         |     1|
|581   |            \Using_FPGA.Gen_RegFile[27].Register_File_Bit_I                                |Register_File_Bit_473                   |     2|
|582   |              RegFile_X1                                                                   |MB_RAM32X1D_509                         |     1|
|583   |              RegFile_X2                                                                   |MB_RAM32X1D_510                         |     1|
|584   |            \Using_FPGA.Gen_RegFile[28].Register_File_Bit_I                                |Register_File_Bit_474                   |     2|
|585   |              RegFile_X1                                                                   |MB_RAM32X1D_507                         |     1|
|586   |              RegFile_X2                                                                   |MB_RAM32X1D_508                         |     1|
|587   |            \Using_FPGA.Gen_RegFile[29].Register_File_Bit_I                                |Register_File_Bit_475                   |     2|
|588   |              RegFile_X1                                                                   |MB_RAM32X1D_505                         |     1|
|589   |              RegFile_X2                                                                   |MB_RAM32X1D_506                         |     1|
|590   |            \Using_FPGA.Gen_RegFile[2].Register_File_Bit_I                                 |Register_File_Bit_476                   |     3|
|591   |              RegFile_X1                                                                   |MB_RAM32X1D_503                         |     1|
|592   |              RegFile_X2                                                                   |MB_RAM32X1D_504                         |     2|
|593   |            \Using_FPGA.Gen_RegFile[30].Register_File_Bit_I                                |Register_File_Bit_477                   |     2|
|594   |              RegFile_X1                                                                   |MB_RAM32X1D_501                         |     1|
|595   |              RegFile_X2                                                                   |MB_RAM32X1D_502                         |     1|
|596   |            \Using_FPGA.Gen_RegFile[31].Register_File_Bit_I                                |Register_File_Bit_478                   |     2|
|597   |              RegFile_X1                                                                   |MB_RAM32X1D_499                         |     1|
|598   |              RegFile_X2                                                                   |MB_RAM32X1D_500                         |     1|
|599   |            \Using_FPGA.Gen_RegFile[3].Register_File_Bit_I                                 |Register_File_Bit_479                   |     3|
|600   |              RegFile_X1                                                                   |MB_RAM32X1D_497                         |     1|
|601   |              RegFile_X2                                                                   |MB_RAM32X1D_498                         |     2|
|602   |            \Using_FPGA.Gen_RegFile[4].Register_File_Bit_I                                 |Register_File_Bit_480                   |     3|
|603   |              RegFile_X1                                                                   |MB_RAM32X1D_495                         |     1|
|604   |              RegFile_X2                                                                   |MB_RAM32X1D_496                         |     2|
|605   |            \Using_FPGA.Gen_RegFile[5].Register_File_Bit_I                                 |Register_File_Bit_481                   |     3|
|606   |              RegFile_X1                                                                   |MB_RAM32X1D_493                         |     1|
|607   |              RegFile_X2                                                                   |MB_RAM32X1D_494                         |     2|
|608   |            \Using_FPGA.Gen_RegFile[6].Register_File_Bit_I                                 |Register_File_Bit_482                   |     3|
|609   |              RegFile_X1                                                                   |MB_RAM32X1D_491                         |     1|
|610   |              RegFile_X2                                                                   |MB_RAM32X1D_492                         |     2|
|611   |            \Using_FPGA.Gen_RegFile[7].Register_File_Bit_I                                 |Register_File_Bit_483                   |     3|
|612   |              RegFile_X1                                                                   |MB_RAM32X1D_489                         |     1|
|613   |              RegFile_X2                                                                   |MB_RAM32X1D_490                         |     2|
|614   |            \Using_FPGA.Gen_RegFile[8].Register_File_Bit_I                                 |Register_File_Bit_484                   |     3|
|615   |              RegFile_X1                                                                   |MB_RAM32X1D_487                         |     1|
|616   |              RegFile_X2                                                                   |MB_RAM32X1D_488                         |     2|
|617   |            \Using_FPGA.Gen_RegFile[9].Register_File_Bit_I                                 |Register_File_Bit_485                   |     3|
|618   |              RegFile_X1                                                                   |MB_RAM32X1D                             |     1|
|619   |              RegFile_X2                                                                   |MB_RAM32X1D_486                         |     2|
|620   |          Result_Mux_I                                                                     |Result_Mux                              |    99|
|621   |            \Result_Mux_Bits[0].Result_Mux_Bit_I                                           |Result_Mux_Bit                          |     3|
|622   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_452             |     1|
|623   |              EX_Result_DFF                                                                |MB_FD_453                               |     1|
|624   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_454            |     1|
|625   |            \Result_Mux_Bits[10].Result_Mux_Bit_I                                          |Result_Mux_Bit_331                      |     3|
|626   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_449             |     1|
|627   |              EX_Result_DFF                                                                |MB_FD_450                               |     1|
|628   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_451            |     1|
|629   |            \Result_Mux_Bits[11].Result_Mux_Bit_I                                          |Result_Mux_Bit_332                      |     3|
|630   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_446             |     1|
|631   |              EX_Result_DFF                                                                |MB_FD_447                               |     1|
|632   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_448            |     1|
|633   |            \Result_Mux_Bits[12].Result_Mux_Bit_I                                          |Result_Mux_Bit_333                      |     3|
|634   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_443             |     1|
|635   |              EX_Result_DFF                                                                |MB_FD_444                               |     1|
|636   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_445            |     1|
|637   |            \Result_Mux_Bits[13].Result_Mux_Bit_I                                          |Result_Mux_Bit_334                      |     3|
|638   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_440             |     1|
|639   |              EX_Result_DFF                                                                |MB_FD_441                               |     1|
|640   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_442            |     1|
|641   |            \Result_Mux_Bits[14].Result_Mux_Bit_I                                          |Result_Mux_Bit_335                      |     3|
|642   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_437             |     1|
|643   |              EX_Result_DFF                                                                |MB_FD_438                               |     1|
|644   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_439            |     1|
|645   |            \Result_Mux_Bits[15].Result_Mux_Bit_I                                          |Result_Mux_Bit_336                      |     3|
|646   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_434             |     1|
|647   |              EX_Result_DFF                                                                |MB_FD_435                               |     1|
|648   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_436            |     1|
|649   |            \Result_Mux_Bits[16].Result_Mux_Bit_I                                          |Result_Mux_Bit_337                      |     3|
|650   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_431             |     1|
|651   |              EX_Result_DFF                                                                |MB_FD_432                               |     1|
|652   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_433            |     1|
|653   |            \Result_Mux_Bits[17].Result_Mux_Bit_I                                          |Result_Mux_Bit_338                      |     3|
|654   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_428             |     1|
|655   |              EX_Result_DFF                                                                |MB_FD_429                               |     1|
|656   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_430            |     1|
|657   |            \Result_Mux_Bits[18].Result_Mux_Bit_I                                          |Result_Mux_Bit_339                      |     3|
|658   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_425             |     1|
|659   |              EX_Result_DFF                                                                |MB_FD_426                               |     1|
|660   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_427            |     1|
|661   |            \Result_Mux_Bits[19].Result_Mux_Bit_I                                          |Result_Mux_Bit_340                      |     3|
|662   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_422             |     1|
|663   |              EX_Result_DFF                                                                |MB_FD_423                               |     1|
|664   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_424            |     1|
|665   |            \Result_Mux_Bits[1].Result_Mux_Bit_I                                           |Result_Mux_Bit_341                      |     3|
|666   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_419             |     1|
|667   |              EX_Result_DFF                                                                |MB_FD_420                               |     1|
|668   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_421            |     1|
|669   |            \Result_Mux_Bits[20].Result_Mux_Bit_I                                          |Result_Mux_Bit_342                      |     3|
|670   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_416             |     1|
|671   |              EX_Result_DFF                                                                |MB_FD_417                               |     1|
|672   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_418            |     1|
|673   |            \Result_Mux_Bits[21].Result_Mux_Bit_I                                          |Result_Mux_Bit_343                      |     3|
|674   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_413             |     1|
|675   |              EX_Result_DFF                                                                |MB_FD_414                               |     1|
|676   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_415            |     1|
|677   |            \Result_Mux_Bits[22].Result_Mux_Bit_I                                          |Result_Mux_Bit_344                      |     3|
|678   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_410             |     1|
|679   |              EX_Result_DFF                                                                |MB_FD_411                               |     1|
|680   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_412            |     1|
|681   |            \Result_Mux_Bits[23].Result_Mux_Bit_I                                          |Result_Mux_Bit_345                      |     3|
|682   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_407             |     1|
|683   |              EX_Result_DFF                                                                |MB_FD_408                               |     1|
|684   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_409            |     1|
|685   |            \Result_Mux_Bits[24].Result_Mux_Bit_I                                          |Result_Mux_Bit_346                      |     3|
|686   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_404             |     1|
|687   |              EX_Result_DFF                                                                |MB_FD_405                               |     1|
|688   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_406            |     1|
|689   |            \Result_Mux_Bits[25].Result_Mux_Bit_I                                          |Result_Mux_Bit_347                      |     3|
|690   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_401             |     1|
|691   |              EX_Result_DFF                                                                |MB_FD_402                               |     1|
|692   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_403            |     1|
|693   |            \Result_Mux_Bits[26].Result_Mux_Bit_I                                          |Result_Mux_Bit_348                      |     3|
|694   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_398             |     1|
|695   |              EX_Result_DFF                                                                |MB_FD_399                               |     1|
|696   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_400            |     1|
|697   |            \Result_Mux_Bits[27].Result_Mux_Bit_I                                          |Result_Mux_Bit_349                      |     3|
|698   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_395             |     1|
|699   |              EX_Result_DFF                                                                |MB_FD_396                               |     1|
|700   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_397            |     1|
|701   |            \Result_Mux_Bits[28].Result_Mux_Bit_I                                          |Result_Mux_Bit_350                      |     4|
|702   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_392             |     1|
|703   |              EX_Result_DFF                                                                |MB_FD_393                               |     2|
|704   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_394            |     1|
|705   |            \Result_Mux_Bits[29].Result_Mux_Bit_I                                          |Result_Mux_Bit_351                      |     4|
|706   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_389             |     1|
|707   |              EX_Result_DFF                                                                |MB_FD_390                               |     2|
|708   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_391            |     1|
|709   |            \Result_Mux_Bits[2].Result_Mux_Bit_I                                           |Result_Mux_Bit_352                      |     3|
|710   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_386             |     1|
|711   |              EX_Result_DFF                                                                |MB_FD_387                               |     1|
|712   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_388            |     1|
|713   |            \Result_Mux_Bits[30].Result_Mux_Bit_I                                          |Result_Mux_Bit_353                      |     4|
|714   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_383             |     1|
|715   |              EX_Result_DFF                                                                |MB_FD_384                               |     2|
|716   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_385            |     1|
|717   |            \Result_Mux_Bits[31].Result_Mux_Bit_I                                          |Result_Mux_Bit_354                      |     3|
|718   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_380             |     1|
|719   |              EX_Result_DFF                                                                |MB_FD_381                               |     1|
|720   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_382            |     1|
|721   |            \Result_Mux_Bits[3].Result_Mux_Bit_I                                           |Result_Mux_Bit_355                      |     3|
|722   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_377             |     1|
|723   |              EX_Result_DFF                                                                |MB_FD_378                               |     1|
|724   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_379            |     1|
|725   |            \Result_Mux_Bits[4].Result_Mux_Bit_I                                           |Result_Mux_Bit_356                      |     3|
|726   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_374             |     1|
|727   |              EX_Result_DFF                                                                |MB_FD_375                               |     1|
|728   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_376            |     1|
|729   |            \Result_Mux_Bits[5].Result_Mux_Bit_I                                           |Result_Mux_Bit_357                      |     3|
|730   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_371             |     1|
|731   |              EX_Result_DFF                                                                |MB_FD_372                               |     1|
|732   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_373            |     1|
|733   |            \Result_Mux_Bits[6].Result_Mux_Bit_I                                           |Result_Mux_Bit_358                      |     3|
|734   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_368             |     1|
|735   |              EX_Result_DFF                                                                |MB_FD_369                               |     1|
|736   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_370            |     1|
|737   |            \Result_Mux_Bits[7].Result_Mux_Bit_I                                           |Result_Mux_Bit_359                      |     3|
|738   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_365             |     1|
|739   |              EX_Result_DFF                                                                |MB_FD_366                               |     1|
|740   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_367            |     1|
|741   |            \Result_Mux_Bits[8].Result_Mux_Bit_I                                           |Result_Mux_Bit_360                      |     3|
|742   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_362             |     1|
|743   |              EX_Result_DFF                                                                |MB_FD_363                               |     1|
|744   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_364            |     1|
|745   |            \Result_Mux_Bits[9].Result_Mux_Bit_I                                           |Result_Mux_Bit_361                      |     3|
|746   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1                 |     1|
|747   |              EX_Result_DFF                                                                |MB_FD                                   |     1|
|748   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29                |     1|
|749   |          Shift_Logic_Module_I                                                             |Shift_Logic_Module                      |   130|
|750   |            \Shift_Logic_Bits[0].Shift_Logic_Bit_I                                         |Shift_Logic_Bit                         |     3|
|751   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_328            |     1|
|752   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_329            |     1|
|753   |              Shift_Logic_Mux                                                              |MB_MUXF7_330                            |     1|
|754   |            \Shift_Logic_Bits[10].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_181                     |     3|
|755   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_325            |     1|
|756   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_326            |     1|
|757   |              Shift_Logic_Mux                                                              |MB_MUXF7_327                            |     1|
|758   |            \Shift_Logic_Bits[11].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_182                     |     3|
|759   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_322            |     1|
|760   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_323            |     1|
|761   |              Shift_Logic_Mux                                                              |MB_MUXF7_324                            |     1|
|762   |            \Shift_Logic_Bits[12].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_183                     |     3|
|763   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_319            |     1|
|764   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_320            |     1|
|765   |              Shift_Logic_Mux                                                              |MB_MUXF7_321                            |     1|
|766   |            \Shift_Logic_Bits[13].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_184                     |     3|
|767   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_316            |     1|
|768   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_317            |     1|
|769   |              Shift_Logic_Mux                                                              |MB_MUXF7_318                            |     1|
|770   |            \Shift_Logic_Bits[14].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_185                     |     3|
|771   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_313            |     1|
|772   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_314            |     1|
|773   |              Shift_Logic_Mux                                                              |MB_MUXF7_315                            |     1|
|774   |            \Shift_Logic_Bits[15].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_186                     |     3|
|775   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_310            |     1|
|776   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_311            |     1|
|777   |              Shift_Logic_Mux                                                              |MB_MUXF7_312                            |     1|
|778   |            \Shift_Logic_Bits[16].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_187                     |     3|
|779   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_307            |     1|
|780   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_308            |     1|
|781   |              Shift_Logic_Mux                                                              |MB_MUXF7_309                            |     1|
|782   |            \Shift_Logic_Bits[17].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_188                     |     3|
|783   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_304            |     1|
|784   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_305            |     1|
|785   |              Shift_Logic_Mux                                                              |MB_MUXF7_306                            |     1|
|786   |            \Shift_Logic_Bits[18].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_189                     |     3|
|787   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_301            |     1|
|788   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_302            |     1|
|789   |              Shift_Logic_Mux                                                              |MB_MUXF7_303                            |     1|
|790   |            \Shift_Logic_Bits[19].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_190                     |     3|
|791   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_298            |     1|
|792   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_299            |     1|
|793   |              Shift_Logic_Mux                                                              |MB_MUXF7_300                            |     1|
|794   |            \Shift_Logic_Bits[1].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_191                     |     3|
|795   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_295            |     1|
|796   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_296            |     1|
|797   |              Shift_Logic_Mux                                                              |MB_MUXF7_297                            |     1|
|798   |            \Shift_Logic_Bits[20].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_192                     |     3|
|799   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_292            |     1|
|800   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_293            |     1|
|801   |              Shift_Logic_Mux                                                              |MB_MUXF7_294                            |     1|
|802   |            \Shift_Logic_Bits[21].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_193                     |     3|
|803   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_289            |     1|
|804   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_290            |     1|
|805   |              Shift_Logic_Mux                                                              |MB_MUXF7_291                            |     1|
|806   |            \Shift_Logic_Bits[22].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_194                     |     3|
|807   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_286            |     1|
|808   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_287            |     1|
|809   |              Shift_Logic_Mux                                                              |MB_MUXF7_288                            |     1|
|810   |            \Shift_Logic_Bits[23].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_195                     |     3|
|811   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_283            |     1|
|812   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_284            |     1|
|813   |              Shift_Logic_Mux                                                              |MB_MUXF7_285                            |     1|
|814   |            \Shift_Logic_Bits[24].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_196                     |     3|
|815   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_280            |     1|
|816   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_281            |     1|
|817   |              Shift_Logic_Mux                                                              |MB_MUXF7_282                            |     1|
|818   |            \Shift_Logic_Bits[25].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_197                     |     3|
|819   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_277            |     1|
|820   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_278            |     1|
|821   |              Shift_Logic_Mux                                                              |MB_MUXF7_279                            |     1|
|822   |            \Shift_Logic_Bits[26].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_198                     |     3|
|823   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_274            |     1|
|824   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_275            |     1|
|825   |              Shift_Logic_Mux                                                              |MB_MUXF7_276                            |     1|
|826   |            \Shift_Logic_Bits[27].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_199                     |     3|
|827   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_271            |     1|
|828   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_272            |     1|
|829   |              Shift_Logic_Mux                                                              |MB_MUXF7_273                            |     1|
|830   |            \Shift_Logic_Bits[28].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_200                     |     3|
|831   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_268            |     1|
|832   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_269            |     1|
|833   |              Shift_Logic_Mux                                                              |MB_MUXF7_270                            |     1|
|834   |            \Shift_Logic_Bits[29].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_201                     |     3|
|835   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_265            |     1|
|836   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_266            |     1|
|837   |              Shift_Logic_Mux                                                              |MB_MUXF7_267                            |     1|
|838   |            \Shift_Logic_Bits[2].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_202                     |     3|
|839   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_262            |     1|
|840   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_263            |     1|
|841   |              Shift_Logic_Mux                                                              |MB_MUXF7_264                            |     1|
|842   |            \Shift_Logic_Bits[30].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_203                     |     3|
|843   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_259            |     1|
|844   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_260            |     1|
|845   |              Shift_Logic_Mux                                                              |MB_MUXF7_261                            |     1|
|846   |            \Shift_Logic_Bits[31].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_204                     |     3|
|847   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_256            |     1|
|848   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_257            |     1|
|849   |              Shift_Logic_Mux                                                              |MB_MUXF7_258                            |     1|
|850   |            \Shift_Logic_Bits[3].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_205                     |     3|
|851   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_253            |     1|
|852   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_254            |     1|
|853   |              Shift_Logic_Mux                                                              |MB_MUXF7_255                            |     1|
|854   |            \Shift_Logic_Bits[4].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_206                     |     3|
|855   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_250            |     1|
|856   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_251            |     1|
|857   |              Shift_Logic_Mux                                                              |MB_MUXF7_252                            |     1|
|858   |            \Shift_Logic_Bits[5].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_207                     |     3|
|859   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_247            |     1|
|860   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_248            |     1|
|861   |              Shift_Logic_Mux                                                              |MB_MUXF7_249                            |     1|
|862   |            \Shift_Logic_Bits[6].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_208                     |     3|
|863   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_244            |     1|
|864   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_245            |     1|
|865   |              Shift_Logic_Mux                                                              |MB_MUXF7_246                            |     1|
|866   |            \Shift_Logic_Bits[7].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_209                     |     3|
|867   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_241            |     1|
|868   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_242            |     1|
|869   |              Shift_Logic_Mux                                                              |MB_MUXF7_243                            |     1|
|870   |            \Shift_Logic_Bits[8].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_210                     |     3|
|871   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_238            |     1|
|872   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_239            |     1|
|873   |              Shift_Logic_Mux                                                              |MB_MUXF7_240                            |     1|
|874   |            \Shift_Logic_Bits[9].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_211                     |     3|
|875   |              Logic_LUT                                                                    |MB_LUT4__parameterized15                |     1|
|876   |              Shift_LUT                                                                    |MB_LUT4__parameterized17                |     1|
|877   |              Shift_Logic_Mux                                                              |MB_MUXF7_237                            |     1|
|878   |            \Use_PCMP_instr.MUXF5_pcmp1x                                                   |MB_MUXF7                                |     1|
|879   |            \Use_PCMP_instr.carry_equal_byte1                                              |carry_equal                             |     7|
|880   |              \Using_FPGA.MUXCY_L_Enable                                                   |MB_MUXCY_232                            |     1|
|881   |              \Using_FPGA.MUXCY_L_Enable_2                                                 |MB_MUXCY_233                            |     1|
|882   |              \Using_FPGA.The_Compare[0].MUXCY_L_I1                                        |MB_MUXCY_234                            |     3|
|883   |              \Using_FPGA.The_Compare[1].MUXCY_L_I1                                        |MB_MUXCY_235                            |     1|
|884   |              \Using_FPGA.The_Compare[2].MUXCY_L_I1                                        |MB_MUXCY_236                            |     1|
|885   |            \Use_PCMP_instr.carry_equal_byte2                                              |carry_equal_212                         |     5|
|886   |              \Using_FPGA.MUXCY_L_Enable                                                   |MB_MUXCY_227                            |     1|
|887   |              \Using_FPGA.MUXCY_L_Enable_2                                                 |MB_MUXCY_228                            |     1|
|888   |              \Using_FPGA.The_Compare[0].MUXCY_L_I1                                        |MB_MUXCY_229                            |     1|
|889   |              \Using_FPGA.The_Compare[1].MUXCY_L_I1                                        |MB_MUXCY_230                            |     1|
|890   |              \Using_FPGA.The_Compare[2].MUXCY_L_I1                                        |MB_MUXCY_231                            |     1|
|891   |            \Use_PCMP_instr.carry_equal_byte3                                              |carry_equal_213                         |     8|
|892   |              \Using_FPGA.MUXCY_L_Enable                                                   |MB_MUXCY_222                            |     1|
|893   |              \Using_FPGA.MUXCY_L_Enable_2                                                 |MB_MUXCY_223                            |     1|
|894   |              \Using_FPGA.The_Compare[0].MUXCY_L_I1                                        |MB_MUXCY_224                            |     4|
|895   |              \Using_FPGA.The_Compare[1].MUXCY_L_I1                                        |MB_MUXCY_225                            |     1|
|896   |              \Using_FPGA.The_Compare[2].MUXCY_L_I1                                        |MB_MUXCY_226                            |     1|
|897   |            \Use_PCMP_instr.carry_equal_byte4                                              |carry_equal_214                         |     5|
|898   |              \Using_FPGA.MUXCY_L_Enable                                                   |MB_MUXCY_217                            |     1|
|899   |              \Using_FPGA.MUXCY_L_Enable_2                                                 |MB_MUXCY_218                            |     1|
|900   |              \Using_FPGA.The_Compare[0].MUXCY_L_I1                                        |MB_MUXCY_219                            |     1|
|901   |              \Using_FPGA.The_Compare[1].MUXCY_L_I1                                        |MB_MUXCY_220                            |     1|
|902   |              \Using_FPGA.The_Compare[2].MUXCY_L_I1                                        |MB_MUXCY_221                            |     1|
|903   |            \Use_PCMP_instr.pcmp_00_lut_0                                                  |MB_LUT4__parameterized19                |     1|
|904   |            \Use_PCMP_instr.pcmp_00_lut_1                                                  |MB_LUT4__parameterized21                |     1|
|905   |            \Use_PCMP_instr.pcmp_00_lut_2                                                  |MB_LUT4__parameterized23                |     1|
|906   |            \Use_PCMP_instr.pcmp_10_lut                                                    |MB_LUT4__parameterized7_215             |     1|
|907   |            \Use_PCMP_instr.pcmp_11_lut                                                    |MB_LUT4__parameterized25                |     1|
|908   |            \Use_PCMP_instr.shift_logic_result_i_lut_0                                     |MB_LUT2                                 |     1|
|909   |            \Use_PCMP_instr.shift_logic_result_i_lut_1                                     |MB_LUT2_216                             |     1|
|910   |            \Use_PCMP_instr.shift_logic_result_i_lut_2                                     |MB_LUT4__parameterized27                |     1|
|911   |          \Using_Barrel_Shifter.barrel_shift_I                                             |barrel_shift                            |   257|
|912   |            \BS_Rev_Loop[0].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4_133           |     2|
|913   |            \BS_Rev_Loop[0].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_134           |     1|
|914   |            \BS_Rev_Loop[0].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_135           |     1|
|915   |            \BS_Rev_Loop[10].I_BS_REV_A_LUT6                                               |MB_LUT6_2__parameterized4_136           |     4|
|916   |            \BS_Rev_Loop[10].I_BS_REV_LUT6                                                 |MB_LUT6_2__parameterized4_137           |     1|
|917   |            \BS_Rev_Loop[10].I_BS_SHIFT16_LUT6                                             |MB_LUT6_2__parameterized4_138           |     1|
|918   |            \BS_Rev_Loop[11].I_BS_REV_A_LUT6                                               |MB_LUT6_2__parameterized4_139           |     2|
|919   |            \BS_Rev_Loop[11].I_BS_REV_LUT6                                                 |MB_LUT6_2__parameterized4_140           |     1|
|920   |            \BS_Rev_Loop[11].I_BS_SHIFT16_LUT6                                             |MB_LUT6_2__parameterized4_141           |     1|
|921   |            \BS_Rev_Loop[12].I_BS_REV_A_LUT6                                               |MB_LUT6_2__parameterized4_142           |     8|
|922   |            \BS_Rev_Loop[12].I_BS_REV_LUT6                                                 |MB_LUT6_2__parameterized4_143           |     1|
|923   |            \BS_Rev_Loop[12].I_BS_SHIFT16_LUT6                                             |MB_LUT6_2__parameterized4_144           |     1|
|924   |            \BS_Rev_Loop[13].I_BS_REV_A_LUT6                                               |MB_LUT6_2__parameterized4_145           |     5|
|925   |            \BS_Rev_Loop[13].I_BS_REV_LUT6                                                 |MB_LUT6_2__parameterized4_146           |     1|
|926   |            \BS_Rev_Loop[13].I_BS_SHIFT16_LUT6                                             |MB_LUT6_2__parameterized4_147           |     1|
|927   |            \BS_Rev_Loop[14].I_BS_REV_A_LUT6                                               |MB_LUT6_2__parameterized4_148           |    16|
|928   |            \BS_Rev_Loop[14].I_BS_REV_LUT6                                                 |MB_LUT6_2__parameterized4_149           |     1|
|929   |            \BS_Rev_Loop[14].I_BS_SHIFT16_LUT6                                             |MB_LUT6_2__parameterized4_150           |     1|
|930   |            \BS_Rev_Loop[15].I_BS_REV_A_LUT6                                               |MB_LUT6_2__parameterized4_151           |     1|
|931   |            \BS_Rev_Loop[15].I_BS_REV_LUT6                                                 |MB_LUT6_2__parameterized4_152           |     2|
|932   |            \BS_Rev_Loop[15].I_BS_SHIFT16_LUT6                                             |MB_LUT6_2__parameterized4_153           |     1|
|933   |            \BS_Rev_Loop[1].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4_154           |     1|
|934   |            \BS_Rev_Loop[1].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_155           |     1|
|935   |            \BS_Rev_Loop[1].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_156           |     1|
|936   |            \BS_Rev_Loop[2].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4_157           |     7|
|937   |            \BS_Rev_Loop[2].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_158           |     1|
|938   |            \BS_Rev_Loop[2].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_159           |     1|
|939   |            \BS_Rev_Loop[3].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4_160           |     2|
|940   |            \BS_Rev_Loop[3].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_161           |     1|
|941   |            \BS_Rev_Loop[3].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_162           |     1|
|942   |            \BS_Rev_Loop[4].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4_163           |     6|
|943   |            \BS_Rev_Loop[4].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_164           |     1|
|944   |            \BS_Rev_Loop[4].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_165           |     1|
|945   |            \BS_Rev_Loop[5].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4_166           |     6|
|946   |            \BS_Rev_Loop[5].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_167           |     1|
|947   |            \BS_Rev_Loop[5].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_168           |     1|
|948   |            \BS_Rev_Loop[6].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4_169           |     3|
|949   |            \BS_Rev_Loop[6].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_170           |     1|
|950   |            \BS_Rev_Loop[6].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_171           |     1|
|951   |            \BS_Rev_Loop[7].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4_172           |     7|
|952   |            \BS_Rev_Loop[7].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_173           |     1|
|953   |            \BS_Rev_Loop[7].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_174           |     1|
|954   |            \BS_Rev_Loop[8].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4_175           |     1|
|955   |            \BS_Rev_Loop[8].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_176           |     1|
|956   |            \BS_Rev_Loop[8].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_177           |     1|
|957   |            \BS_Rev_Loop[9].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4_178           |     2|
|958   |            \BS_Rev_Loop[9].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_179           |     1|
|959   |            \BS_Rev_Loop[9].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_180           |     1|
|960   |          Zero_Detect_I                                                                    |Zero_Detect                             |    12|
|961   |            Part_Of_Zero_Carry_Start                                                       |MB_MUXCY_126                            |     1|
|962   |            \Zero_Detecting[0].I_Part_Of_Zero_Detect                                       |MB_MUXCY_127                            |     1|
|963   |            \Zero_Detecting[1].I_Part_Of_Zero_Detect                                       |MB_MUXCY_128                            |     1|
|964   |            \Zero_Detecting[2].I_Part_Of_Zero_Detect                                       |MB_MUXCY_129                            |     1|
|965   |            \Zero_Detecting[3].I_Part_Of_Zero_Detect                                       |MB_MUXCY_130                            |     1|
|966   |            \Zero_Detecting[4].I_Part_Of_Zero_Detect                                       |MB_MUXCY_131                            |     1|
|967   |            \Zero_Detecting[5].I_Part_Of_Zero_Detect                                       |MB_MUXCY_132                            |     1|
|968   |          mul_unit_I                                                                       |mul_unit                                |    20|
|969   |            \Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2                   |dsp_module__parameterized1              |     1|
|970   |              \Using_DSP48E1.DSP48E1_I1                                                    |MB_DSP48E1__parameterized1              |     1|
|971   |            \Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3                   |dsp_module__parameterized3              |     1|
|972   |              \Using_DSP48E1.DSP48E1_I1                                                    |MB_DSP48E1__parameterized3              |     1|
|973   |            \Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                            |dsp_module                              |     1|
|974   |              \Using_DSP48E1.DSP48E1_I1                                                    |MB_DSP48E1                              |     1|
|975   |        Decode_I                                                                           |Decode                                  |   433|
|976   |          PreFetch_Buffer_I                                                                |PreFetch_Buffer                         |   161|
|977   |            \Buffer_DFFs[1].FDS_I                                                          |MB_FDS                                  |     4|
|978   |            \Buffer_DFFs[1].MUXCY_XOR_I                                                    |MB_MUXCY_XORCY                          |     1|
|979   |            \Buffer_DFFs[2].FDS_I                                                          |MB_FDS_91                               |     2|
|980   |            \Buffer_DFFs[2].MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_92                       |     2|
|981   |            \Buffer_DFFs[3].FDS_I                                                          |MB_FDS_93                               |     1|
|982   |            \Buffer_DFFs[3].MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_94                       |     2|
|983   |            \PreFetch_Buffers[0].SRL16E_I                                                  |MB_SRL16E                               |    12|
|984   |            \PreFetch_Buffers[10].SRL16E_I                                                 |MB_SRL16E_95                            |     3|
|985   |            \PreFetch_Buffers[11].SRL16E_I                                                 |MB_SRL16E_96                            |     5|
|986   |            \PreFetch_Buffers[12].SRL16E_I                                                 |MB_SRL16E_97                            |     2|
|987   |            \PreFetch_Buffers[13].SRL16E_I                                                 |MB_SRL16E_98                            |     1|
|988   |            \PreFetch_Buffers[14].SRL16E_I                                                 |MB_SRL16E_99                            |     1|
|989   |            \PreFetch_Buffers[15].SRL16E_I                                                 |MB_SRL16E_100                           |     2|
|990   |            \PreFetch_Buffers[16].SRL16E_I                                                 |MB_SRL16E_101                           |    21|
|991   |            \PreFetch_Buffers[17].SRL16E_I                                                 |MB_SRL16E_102                           |     2|
|992   |            \PreFetch_Buffers[18].SRL16E_I                                                 |MB_SRL16E_103                           |     2|
|993   |            \PreFetch_Buffers[19].SRL16E_I                                                 |MB_SRL16E_104                           |     2|
|994   |            \PreFetch_Buffers[1].SRL16E_I                                                  |MB_SRL16E_105                           |     6|
|995   |            \PreFetch_Buffers[20].SRL16E_I                                                 |MB_SRL16E_106                           |     2|
|996   |            \PreFetch_Buffers[21].SRL16E_I                                                 |MB_SRL16E_107                           |     2|
|997   |            \PreFetch_Buffers[22].SRL16E_I                                                 |MB_SRL16E_108                           |     3|
|998   |            \PreFetch_Buffers[23].SRL16E_I                                                 |MB_SRL16E_109                           |     2|
|999   |            \PreFetch_Buffers[24].SRL16E_I                                                 |MB_SRL16E_110                           |     4|
|1000  |            \PreFetch_Buffers[25].SRL16E_I                                                 |MB_SRL16E_111                           |     3|
|1001  |            \PreFetch_Buffers[26].SRL16E_I                                                 |MB_SRL16E_112                           |     2|
|1002  |            \PreFetch_Buffers[27].SRL16E_I                                                 |MB_SRL16E_113                           |     3|
|1003  |            \PreFetch_Buffers[28].SRL16E_I                                                 |MB_SRL16E_114                           |     2|
|1004  |            \PreFetch_Buffers[29].SRL16E_I                                                 |MB_SRL16E_115                           |     2|
|1005  |            \PreFetch_Buffers[2].SRL16E_I                                                  |MB_SRL16E_116                           |     3|
|1006  |            \PreFetch_Buffers[30].SRL16E_I                                                 |MB_SRL16E_117                           |     2|
|1007  |            \PreFetch_Buffers[31].SRL16E_I                                                 |MB_SRL16E_118                           |     6|
|1008  |            \PreFetch_Buffers[3].SRL16E_I                                                  |MB_SRL16E_119                           |    10|
|1009  |            \PreFetch_Buffers[4].SRL16E_I                                                  |MB_SRL16E_120                           |     8|
|1010  |            \PreFetch_Buffers[5].SRL16E_I                                                  |MB_SRL16E_121                           |    17|
|1011  |            \PreFetch_Buffers[6].SRL16E_I                                                  |MB_SRL16E_122                           |     5|
|1012  |            \PreFetch_Buffers[7].SRL16E_I                                                  |MB_SRL16E_123                           |     1|
|1013  |            \PreFetch_Buffers[8].SRL16E_I                                                  |MB_SRL16E_124                           |     2|
|1014  |            \PreFetch_Buffers[9].SRL16E_I                                                  |MB_SRL16E_125                           |     4|
|1015  |            of_valid_FDR_I                                                                 |MB_FDR                                  |     6|
|1016  |          \Using_FPGA.ALU_Carry_FDRE                                                       |MB_FDRE                                 |     1|
|1017  |          \Using_FPGA.ALU_Carry_MUXCY                                                      |MB_MUXCY_59                             |     1|
|1018  |          \Using_FPGA.ALU_OP0_FDRE                                                         |MB_FDRE_60                              |     1|
|1019  |          \Using_FPGA.ALU_OP1_FDRE                                                         |MB_FDRE_61                              |     1|
|1020  |          \Using_FPGA.Correct_Carry_MUXCY                                                  |MB_MUXCY_62                             |     3|
|1021  |          \Using_FPGA.Force1_FDRE                                                          |MB_FDRE_63                              |     1|
|1022  |          \Using_FPGA.Force2_FDRE                                                          |MB_FDRE_64                              |     1|
|1023  |          \Using_FPGA.Force_Val1_FDRE                                                      |MB_FDRE_65                              |     1|
|1024  |          \Using_FPGA.Force_Val2_FDRSE                                                     |MB_FDRSE_66                             |     1|
|1025  |          \Using_FPGA.I_correct_Carry_Select                                               |MB_LUT4__parameterized9                 |     1|
|1026  |          \Using_FPGA.Intr_Carry_MUXCY                                                     |MB_MUXCY_67                             |     1|
|1027  |          \Using_FPGA.MULT_AND_I                                                           |MB_MULT_AND                             |     1|
|1028  |          \Using_FPGA.MUXCY_JUMP_CARRY                                                     |MB_MUXCY_68                             |     1|
|1029  |          \Using_FPGA.MUXCY_JUMP_CARRY2                                                    |MB_MUXCY_69                             |     1|
|1030  |          \Using_FPGA.MUXCY_JUMP_CARRY3                                                    |MB_MUXCY_70                             |    10|
|1031  |          \Using_FPGA.New_Carry_MUXCY                                                      |MB_MUXCY_71                             |     2|
|1032  |          \Using_FPGA.OpSel1_SPR_Select_LUT_1                                              |MB_LUT4__parameterized1                 |     1|
|1033  |          \Using_FPGA.OpSel1_SPR_Select_LUT_2                                              |MB_LUT4__parameterized3                 |     1|
|1034  |          \Using_FPGA.OpSel1_SPR_Select_LUT_3                                              |MB_LUT3                                 |     1|
|1035  |          \Using_FPGA.OpSel1_SPR_Select_LUT_4                                              |MB_LUT3__parameterized1                 |     1|
|1036  |          \Using_FPGA.Reg_Test_Equal_FDSE                                                  |MB_FDSE                                 |     1|
|1037  |          \Using_FPGA.Reg_Test_Equal_N_FDRE                                                |MB_FDRE_72                              |     1|
|1038  |          \Using_FPGA.Res_Forward1_LUT1                                                    |MB_LUT4__parameterized5                 |     1|
|1039  |          \Using_FPGA.Res_Forward1_LUT2                                                    |MB_LUT4__parameterized5_73              |     1|
|1040  |          \Using_FPGA.Res_Forward1_LUT3                                                    |MB_LUT3__parameterized3                 |     1|
|1041  |          \Using_FPGA.Res_Forward1_LUT4                                                    |MB_LUT4__parameterized7                 |     1|
|1042  |          \Using_FPGA.Res_Forward2_LUT1                                                    |MB_LUT4__parameterized5_74              |     1|
|1043  |          \Using_FPGA.Res_Forward2_LUT2                                                    |MB_LUT4__parameterized5_75              |     1|
|1044  |          \Using_FPGA.Res_Forward2_LUT3                                                    |MB_LUT3__parameterized3_76              |     1|
|1045  |          \Using_FPGA.Res_Forward2_LUT4                                                    |MB_LUT4__parameterized7_77              |     1|
|1046  |          \Using_FPGA.Use_Reg_Neg_DI_FDRE                                                  |MB_FDRE_78                              |     1|
|1047  |          \Using_FPGA.Use_Reg_Neg_S_FDRE                                                   |MB_FDRE_79                              |     1|
|1048  |          \Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1                              |MB_MUXCY_80                             |     1|
|1049  |          \Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_1                               |MB_MUXCY_81                             |     2|
|1050  |          \Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_2                               |MB_MUXCY_82                             |     2|
|1051  |          \Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3                               |MB_MUXCY_83                             |     9|
|1052  |          \Using_FPGA.clean_iReady_MuxCY                                                   |MB_MUXCY_84                             |     1|
|1053  |          \Using_FPGA.force_di1_LUT3                                                       |MB_LUT3__parameterized5                 |     1|
|1054  |          \Using_FPGA.force_di2_LUT4                                                       |MB_LUT4__parameterized11                |     1|
|1055  |          \Using_FPGA.force_jump1_LUT3                                                     |MB_LUT3__parameterized5_85              |     1|
|1056  |          \Using_FPGA.force_jump2_LUT4                                                     |MB_LUT4__parameterized3_86              |     1|
|1057  |          \Using_FPGA.iFetch_MuxCY_1                                                       |MB_MUXCY_87                             |     1|
|1058  |          \Using_FPGA.iFetch_MuxCY_2                                                       |MB_MUXCY_88                             |     5|
|1059  |          \Using_FPGA.iFetch_MuxCY_3                                                       |MB_MUXCY_89                             |     2|
|1060  |          \Using_FPGA.of_PipeRun_MuxCY_1                                                   |MB_MUXCY_90                             |    19|
|1061  |          \Using_FPGA.of_PipeRun_Select_LUT5                                               |MB_LUT5                                 |     1|
|1062  |          \Using_FPGA.of_PipeRun_without_dready_LUT5                                       |MB_LUT5__parameterized1                 |     2|
|1063  |          write_Reg_I_LUT                                                                  |MB_LUT4                                 |     3|
|1064  |        \Implement_Debug_Logic.Master_Core.Debug_Area                                      |Debug                                   |   436|
|1065  |          \Area_Debug_Control.Dbg_Inhibit_EX_FDRSE                                         |MB_FDRSE                                |     7|
|1066  |          \Area_Debug_Control.Stop_CPU_FDRSE                                               |MB_FDRSE_17                             |     4|
|1067  |          \Area_Debug_Control.Stop_Instr_Fetch_FDRSE                                       |MB_FDRSE_18                             |    39|
|1068  |          \Serial_Dbg_Intf.SRL16E_1                                                        |MB_SRL16E__parameterized2               |     1|
|1069  |          \Serial_Dbg_Intf.SRL16E_2                                                        |MB_SRL16E__parameterized4               |     1|
|1070  |          \Serial_Dbg_Intf.SRL16E_3                                                        |MB_SRL16E__parameterized12              |     1|
|1071  |          \Serial_Dbg_Intf.SRL16E_4                                                        |MB_SRL16E__parameterized14              |     2|
|1072  |          \Serial_Dbg_Intf.SRL16E_7                                                        |MB_SRL16E__parameterized10              |     2|
|1073  |          \Serial_Dbg_Intf.SRL16E_8                                                        |MB_SRL16E__parameterized10_19           |     1|
|1074  |          \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                           |MB_SRL16E__parameterized6               |     1|
|1075  |          \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                           |MB_SRL16E__parameterized8               |     5|
|1076  |          \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                           |MB_SRL16E__parameterized10_20           |     1|
|1077  |          \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                           |MB_SRL16E__parameterized10_21           |     1|
|1078  |          \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                           |MB_SRL16E__parameterized6_22            |     1|
|1079  |          \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                           |MB_SRL16E__parameterized8_23            |     2|
|1080  |          \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                           |MB_SRL16E__parameterized10_24           |     1|
|1081  |          \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                           |MB_SRL16E__parameterized10_25           |     1|
|1082  |          \Serial_Dbg_Intf.sync_dbg_brk_hit                                                |mb_sync_bit__parameterized4             |     1|
|1083  |          \Serial_Dbg_Intf.sync_dbg_hit                                                    |mb_sync_vec                             |     1|
|1084  |            \sync_bits[0].sync_bit                                                         |mb_sync_bit__parameterized4_58          |     1|
|1085  |          \Serial_Dbg_Intf.sync_dbg_wakeup                                                 |mb_sync_bit__parameterized1_26          |     2|
|1086  |          \Serial_Dbg_Intf.sync_pause                                                      |mb_sync_bit__parameterized4_27          |     2|
|1087  |          \Serial_Dbg_Intf.sync_running_clock                                              |mb_sync_bit__parameterized4_28          |     1|
|1088  |          \Serial_Dbg_Intf.sync_sample                                                     |mb_sync_vec__parameterized1             |    29|
|1089  |            \sync_bits[0].sync_bit                                                         |mb_sync_bit_48                          |     3|
|1090  |            \sync_bits[1].sync_bit                                                         |mb_sync_bit_49                          |     3|
|1091  |            \sync_bits[2].sync_bit                                                         |mb_sync_bit_50                          |     3|
|1092  |            \sync_bits[3].sync_bit                                                         |mb_sync_bit_51                          |     3|
|1093  |            \sync_bits[4].sync_bit                                                         |mb_sync_bit_52                          |     3|
|1094  |            \sync_bits[5].sync_bit                                                         |mb_sync_bit_53                          |     3|
|1095  |            \sync_bits[6].sync_bit                                                         |mb_sync_bit_54                          |     3|
|1096  |            \sync_bits[7].sync_bit                                                         |mb_sync_bit_55                          |     4|
|1097  |            \sync_bits[8].sync_bit                                                         |mb_sync_bit_56                          |     2|
|1098  |            \sync_bits[9].sync_bit                                                         |mb_sync_bit_57                          |     2|
|1099  |          \Serial_Dbg_Intf.sync_sleep                                                      |mb_sync_bit__parameterized4_29          |     1|
|1100  |          \Serial_Dbg_Intf.sync_stop_CPU                                                   |mb_sync_bit__parameterized4_30          |     1|
|1101  |          \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I            |address_hit                             |    20|
|1102  |            \Compare[0].MUXCY_I                                                            |MB_MUXCY                                |     1|
|1103  |            \Compare[0].SRLC16E_I                                                          |MB_SRLC16E                              |     3|
|1104  |            \Compare[1].MUXCY_I                                                            |MB_MUXCY_33                             |     1|
|1105  |            \Compare[1].SRLC16E_I                                                          |MB_SRLC16E_34                           |     1|
|1106  |            \Compare[2].MUXCY_I                                                            |MB_MUXCY_35                             |     1|
|1107  |            \Compare[2].SRLC16E_I                                                          |MB_SRLC16E_36                           |     1|
|1108  |            \Compare[3].MUXCY_I                                                            |MB_MUXCY_37                             |     1|
|1109  |            \Compare[3].SRLC16E_I                                                          |MB_SRLC16E_38                           |     1|
|1110  |            \Compare[4].MUXCY_I                                                            |MB_MUXCY_39                             |     1|
|1111  |            \Compare[4].SRLC16E_I                                                          |MB_SRLC16E_40                           |     1|
|1112  |            \Compare[5].MUXCY_I                                                            |MB_MUXCY_41                             |     1|
|1113  |            \Compare[5].SRLC16E_I                                                          |MB_SRLC16E_42                           |     1|
|1114  |            \Compare[6].MUXCY_I                                                            |MB_MUXCY_43                             |     1|
|1115  |            \Compare[6].SRLC16E_I                                                          |MB_SRLC16E_44                           |     1|
|1116  |            \Compare[7].MUXCY_I                                                            |MB_MUXCY_45                             |     1|
|1117  |            \Compare[7].SRLC16E_I                                                          |MB_SRLC16E_46                           |     1|
|1118  |            \The_First_BreakPoints.MUXCY_Post                                              |MB_MUXCY_47                             |     2|
|1119  |          sync_trig_ack_in_0                                                               |mb_sync_bit__parameterized1_31          |     2|
|1120  |          sync_trig_out_0                                                                  |mb_sync_bit__parameterized1_32          |     2|
|1121  |        \Using_Ext_Databus.DAXI_Interface_I1                                               |DAXI_interface                          |   138|
|1122  |        instr_mux_I1                                                                       |instr_mux                               |    16|
|1123  |          \Mux_LD.LD_inst                                                                  |mux_bus                                 |    16|
|1124  |            \Mux_Loop[0].I_MUX_LUT6                                                        |MB_LUT6_2__parameterized4               |     1|
|1125  |            \Mux_Loop[10].I_MUX_LUT6                                                       |MB_LUT6_2__parameterized4_2             |     1|
|1126  |            \Mux_Loop[11].I_MUX_LUT6                                                       |MB_LUT6_2__parameterized4_3             |     1|
|1127  |            \Mux_Loop[12].I_MUX_LUT6                                                       |MB_LUT6_2__parameterized4_4             |     1|
|1128  |            \Mux_Loop[13].I_MUX_LUT6                                                       |MB_LUT6_2__parameterized4_5             |     1|
|1129  |            \Mux_Loop[14].I_MUX_LUT6                                                       |MB_LUT6_2__parameterized4_6             |     1|
|1130  |            \Mux_Loop[15].I_MUX_LUT6                                                       |MB_LUT6_2__parameterized4_7             |     1|
|1131  |            \Mux_Loop[1].I_MUX_LUT6                                                        |MB_LUT6_2__parameterized4_8             |     1|
|1132  |            \Mux_Loop[2].I_MUX_LUT6                                                        |MB_LUT6_2__parameterized4_9             |     1|
|1133  |            \Mux_Loop[3].I_MUX_LUT6                                                        |MB_LUT6_2__parameterized4_10            |     1|
|1134  |            \Mux_Loop[4].I_MUX_LUT6                                                        |MB_LUT6_2__parameterized4_11            |     1|
|1135  |            \Mux_Loop[5].I_MUX_LUT6                                                        |MB_LUT6_2__parameterized4_12            |     1|
|1136  |            \Mux_Loop[6].I_MUX_LUT6                                                        |MB_LUT6_2__parameterized4_13            |     1|
|1137  |            \Mux_Loop[7].I_MUX_LUT6                                                        |MB_LUT6_2__parameterized4_14            |     1|
|1138  |            \Mux_Loop[8].I_MUX_LUT6                                                        |MB_LUT6_2__parameterized4_15            |     1|
|1139  |            \Mux_Loop[9].I_MUX_LUT6                                                        |MB_LUT6_2__parameterized4_16            |     1|
|1140  |      Reset_DFF                                                                            |mb_sync_bit                             |     2|
|1141  |      \Using_Async_Interrupt.Interrupt_DFF                                                 |mb_sync_bit__parameterized1             |     1|
|1142  |      \Using_Async_Wakeup_0.Wakeup_DFF                                                     |mb_sync_bit_0                           |     2|
|1143  |      \Using_Async_Wakeup_1.Wakeup_DFF                                                     |mb_sync_bit_1                           |     2|
+------+-------------------------------------------------------------------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:02:21 . Memory (MB): peak = 1038.090 ; gain = 723.793
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26762 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:02:05 . Memory (MB): peak = 1038.090 ; gain = 466.004
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:02:22 . Memory (MB): peak = 1038.090 ; gain = 723.793
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 535 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 347 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 36 instances
  FD => FDRE: 32 instances
  FDE => FDRE: 64 instances
  FDR => FDRE: 1 instances
  FDS => FDSE: 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  MULT_AND => LUT2: 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
349 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:02:29 . Memory (MB): peak = 1038.090 ; gain = 732.410
INFO: [Common 17-1381] The checkpoint 'D:/01_Xilinx_FPGA/LedRun/LedRun.runs/LedRun_microblaze_0_1_synth_1/LedRun_microblaze_0_1.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/01_Xilinx_FPGA/LedRun/LedRun.srcs/sources_1/bd/LedRun/ip/LedRun_microblaze_0_1/LedRun_microblaze_0_1.xci
INFO: [Coretcl 2-1174] Renamed 1142 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/01_Xilinx_FPGA/LedRun/LedRun.runs/LedRun_microblaze_0_1_synth_1/LedRun_microblaze_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file LedRun_microblaze_0_1_utilization_synth.rpt -pb LedRun_microblaze_0_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.189 . Memory (MB): peak = 1070.938 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jul  9 20:43:54 2019...
