
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.51000000000000000000;
1.51000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_12_12_12_0";
mvm_12_12_12_0
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_12_12_12_0'.
Information: Building the design 'multipath' instantiated from design 'mvm_12_12_12_0' with
	the parameters "12,12,12,0". (HDL-193)

Inferred memory devices in process
	in routine multipath_k12_p12_b12_g0 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k12_p12_b12_g0' with
	the parameters "4,11". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP11 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k12_p12_b12_g0' with
	the parameters "1,12,12,0|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b12_g0 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b12_g0' with
	the parameters "12,12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b12_g0' with
	the parameters "24,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col12_b12_g0' with
	the parameters "12,0". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:27: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:34: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b12_g0 line 29 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     add_out_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b12_SIZE12' with
	the parameters "12,12,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b12_SIZE12_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b12_SIZE12_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  12   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "24,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  24   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 418 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b12_g0_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b24_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b24_SIZE1_0'
  Processing 'increaser_b4_TOP11_0'
  Processing 'memory_b12_SIZE12_LOGSIZE4_0'
  Processing 'seqMemory_b12_SIZE12_0'
  Processing 'singlepath_n_row1_n_col12_b12_g0_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'multipath_k12_p12_b12_g0'
  Processing 'mvm_12_12_12_0'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b12_g0_1_DW01_add_0'
  Processing 'mac_b12_g0_2_DW01_add_0'
  Processing 'mac_b12_g0_3_DW01_add_0'
  Processing 'mac_b12_g0_4_DW01_add_0'
  Processing 'mac_b12_g0_5_DW01_add_0'
  Processing 'mac_b12_g0_6_DW01_add_0'
  Processing 'mac_b12_g0_7_DW01_add_0'
  Processing 'mac_b12_g0_8_DW01_add_0'
  Processing 'mac_b12_g0_9_DW01_add_0'
  Processing 'mac_b12_g0_10_DW01_add_0'
  Processing 'mac_b12_g0_11_DW01_add_0'
  Processing 'mac_b12_g0_0_DW01_add_0'
  Mapping 'mac_b12_g0_1_DW_mult_tc_0'
  Mapping 'mac_b12_g0_2_DW_mult_tc_0'
  Mapping 'mac_b12_g0_3_DW_mult_tc_0'
  Mapping 'mac_b12_g0_4_DW_mult_tc_0'
  Mapping 'mac_b12_g0_5_DW_mult_tc_0'
  Mapping 'mac_b12_g0_6_DW_mult_tc_0'
  Mapping 'mac_b12_g0_7_DW_mult_tc_0'
  Mapping 'mac_b12_g0_8_DW_mult_tc_0'
  Mapping 'mac_b12_g0_9_DW_mult_tc_0'
  Mapping 'mac_b12_g0_10_DW_mult_tc_0'
  Mapping 'mac_b12_g0_11_DW_mult_tc_0'
  Mapping 'mac_b12_g0_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:14   69037.6      1.04     345.9     427.5                          
    0:00:14   69037.6      1.04     345.9     427.5                          
    0:00:14   69277.0      1.04     345.9     427.5                          
    0:00:14   69516.4      1.04     345.9     427.5                          
    0:00:21   62374.6      0.82      91.5      36.6 path/genblk1[11].path/path/*cell*43320/U45/ZN
    0:00:21   62203.0      0.45      82.9      36.6 path/genblk1[11].path/path/*cell*43320/U345/ZN
    0:00:22   62040.8      0.34      78.9      52.7 path/genblk1[11].path/path/*cell*43320/U221/S
    0:00:22   61981.7      0.30      77.7      49.5 path/genblk1[11].path/path/*cell*43320/U463/Z
    0:00:22   61925.9      0.23      75.6      49.5 path/genblk1[11].path/path/*cell*43320/*cell*43415/ZN
    0:00:22   61885.4      0.22      74.3      49.5 path/genblk1[11].path/path/*cell*43320/*cell*43597/ZN
    0:00:22   61852.2      0.22      72.3      44.6 path/genblk1[11].path/path/*cell*43320/*cell*43446/ZN
    0:00:22   61832.5      0.22      72.2      44.6 path/genblk1[11].path/path/*cell*43320/*cell*43639/ZN
    0:00:22   61822.9      0.22      72.2      44.6 path/genblk1[11].path/path/*cell*43320/*cell*43595/ZN
    0:00:22   61819.7      0.22      72.4      44.6 path/genblk1[11].path/path/*cell*43320/*cell*43379/ZN
    0:00:22   61810.7      0.22      72.3      39.5 path/genblk1[11].path/path/*cell*43320/U437/Z
    0:00:22   61806.7      0.22      72.3      39.5 path/genblk1[11].path/path/*cell*43320/*cell*43437/ZN
    0:00:22   61798.2      0.22      72.3      39.5 path/genblk1[11].path/path/*cell*43320/U435/Z
    0:00:22   61784.9      0.22      72.3      39.5 path/genblk1[11].path/path/*cell*43320/*cell*43414/ZN
    0:00:22   61764.7      0.22      72.3      39.5 path/genblk1[11].path/path/*cell*43320/U198/CO
    0:00:22   61741.0      0.22      72.3      39.5 path/genblk1[11].path/path/*cell*43320/*cell*43733/ZN
    0:00:23   61805.6      0.52      80.8      36.6 path/genblk1[11].path/path/*cell*43848/U81/Z
    0:00:23   61701.4      0.22      73.7      36.6 path/genblk1[11].path/path/*cell*43848/*cell*43910/ZN
    0:00:23   61565.4      0.22      70.5      36.6 path/genblk1[11].path/path/*cell*43848/U113/ZN
    0:00:23   61518.9      0.22      70.2      36.6 path/genblk1[11].path/path/*cell*43848/*cell*43955/ZN
    0:00:23   61496.5      0.22      70.1      36.6 path/genblk1[11].path/path/*cell*43848/*cell*43970/ZN
    0:00:23   61489.9      0.22      70.1      36.6 path/genblk1[11].path/path/*cell*43848/U193/ZN
    0:00:23   61877.7      0.75      84.4      36.6 path/genblk1[10].path/path/*cell*44063/U171/ZN
    0:00:23   61688.6      0.44      76.8      36.6 path/genblk1[10].path/path/*cell*44063/U454/Z
    0:00:23   61582.2      0.34      74.3      36.6 path/genblk1[10].path/path/*cell*44063/U236/S
    0:00:23   61527.4      0.31      73.2      52.7 path/genblk1[10].path/path/*cell*44063/*cell*44274/ZN
    0:00:23   61481.1      0.26      71.7      36.6 path/genblk1[10].path/path/*cell*44063/U456/Z
    0:00:24   61424.2      0.22      69.1      36.6 path/genblk1[10].path/path/*cell*44063/U255/S
    0:00:24   61396.3      0.22      68.4      36.6 path/genblk1[10].path/path/*cell*44063/U470/Z
    0:00:24   61388.5      0.22      68.4      36.6 path/genblk1[10].path/path/*cell*44063/U247/S
    0:00:24   61381.1      0.22      68.4      36.6 path/genblk1[10].path/path/*cell*44063/U436/Z
    0:00:24   61373.6      0.22      68.4      36.6 path/genblk1[10].path/path/*cell*44063/U204/CO
    0:00:24   61365.7      0.22      68.4      36.6 path/genblk1[10].path/path/*cell*44063/*cell*44166/ZN
    0:00:24   61347.0      0.22      68.4      36.6 path/genblk1[10].path/path/*cell*44063/U206/CO
    0:00:24   61338.8      0.22      68.4      36.6 path/genblk1[10].path/path/*cell*44063/U7/ZN
    0:00:24   61319.6      0.22      68.4      36.6 path/genblk1[10].path/path/*cell*44063/*cell*44121/ZN
    0:00:24   61298.9      0.22      68.4      36.6 path/genblk1[10].path/path/*cell*44063/*cell*44561/ZN
    0:00:24   61380.0      0.63      78.0      36.6 path/genblk1[10].path/path/*cell*44578/U18/Z
    0:00:24   61231.6      0.22      68.9      36.6 path/genblk1[10].path/path/*cell*44578/*cell*44629/ZN
    0:00:24   61131.9      0.22      66.4      36.6 path/genblk1[10].path/path/*cell*44578/*cell*44702/ZN
    0:00:24   61071.5      0.22      65.9      36.6 path/genblk1[10].path/path/*cell*44578/*cell*44681/ZN
    0:00:24   61049.4      0.22      65.9      36.6 path/genblk1[10].path/path/*cell*44578/*cell*44762/ZN
    0:00:25   61043.0      0.22      65.9      36.6 path/genblk1[10].path/path/*cell*44578/*cell*44657/ZN
    0:00:25   61345.5      0.64      78.5      36.6 path/genblk1[9].path/path/*cell*44797/U99/ZN
    0:00:25   61198.9      0.46      74.2      36.6 path/genblk1[9].path/path/*cell*44797/U209/CO
    0:00:25   61053.1      0.32      69.3      42.8 path/genblk1[9].path/path/*cell*44797/U434/Z
    0:00:25   60979.2      0.27      67.6      42.8 path/genblk1[9].path/path/*cell*44797/*cell*45041/Z
    0:00:25   60922.5      0.24      66.1      42.8 path/genblk1[9].path/path/*cell*44797/*cell*45142/Z
    0:00:25   60889.5      0.21      63.7      42.8 path/genblk1[9].path/path/*cell*44797/*cell*44977/ZN
    0:00:25   60855.5      0.21      62.7      42.8 path/genblk1[9].path/path/*cell*44797/*cell*45173/ZN
    0:00:25   60845.4      0.21      62.6      42.8 path/genblk1[9].path/path/*cell*44797/*cell*44862/ZN
    0:00:25   60835.8      0.21      62.6      36.6 path/genblk1[9].path/path/*cell*44797/*cell*44976/ZN
    0:00:25   60827.5      0.21      62.6      36.6 path/genblk1[9].path/path/*cell*44797/U423/Z
    0:00:25   60816.9      0.21      62.6      36.6 path/genblk1[9].path/path/*cell*44797/U424/Z
    0:00:26   60809.2      0.21      62.6      36.6 path/genblk1[9].path/path/*cell*44797/U426/Z
    0:00:26   60804.4      0.21      62.6      36.6 path/genblk1[9].path/path/*cell*44797/*cell*44965/ZN
    0:00:26   60797.2      0.21      62.6      36.6 path/genblk1[9].path/path/*cell*44797/*cell*45277/ZN
    0:00:26   60785.5      0.21      62.6      36.6 path/genblk1[9].path/path/*cell*44797/*cell*45206/ZN
    0:00:26   60766.4      0.21      62.6      36.6 path/genblk1[9].path/path/*cell*44797/*cell*45307/ZN
    0:00:26   60761.0      0.25      63.8      36.6 path/genblk1[9].path/path/*cell*45315/U90/ZN
    0:00:26   60652.8      0.21      61.3      36.6 path/genblk1[9].path/path/*cell*45315/U145/ZN
    0:00:26   60571.7      0.21      60.9      36.6 path/genblk1[9].path/path/*cell*45315/*cell*45398/ZN
    0:00:26   60557.3      0.21      60.9      36.6 path/genblk1[9].path/path/*cell*45315/*cell*45443/ZN
    0:00:26   60540.3      0.21      60.9      36.6 path/genblk1[9].path/path/*cell*45315/*cell*45518/ZN
    0:00:26   60531.0      0.21      60.9      36.6 path/genblk1[9].path/path/*cell*45315/*cell*45365/ZN
    0:00:26   60761.6      0.45      69.0      36.6 path/genblk1[8].path/path/*cell*45541/U448/Z
    0:00:26   60620.6      0.32      64.3      44.6 path/genblk1[8].path/path/*cell*45541/*cell*45711/ZN
    0:00:27   60513.1      0.27      62.4      44.6 path/genblk1[8].path/path/*cell*45541/*cell*45815/Z
    0:00:27   60459.9      0.21      60.3      44.6 path/genblk1[8].path/path/*cell*45541/*cell*45572/ZN
    0:00:27   60435.2      0.21      59.3      44.6 path/genblk1[8].path/path/*cell*45541/U218/S
    0:00:27   60383.1      0.21      57.0      44.6 path/genblk1[8].path/path/*cell*45541/*cell*45602/ZN
    0:00:27   60377.7      0.21      57.1      44.6 path/genblk1[8].path/path/*cell*45541/*cell*45752/ZN
    0:00:27   60370.6      0.21      57.1      44.6 path/genblk1[8].path/path/*cell*45541/*cell*45847/ZN
    0:00:27   60364.2      0.21      57.1      39.5 path/genblk1[8].path/path/*cell*45541/U437/Z
    0:00:27   60355.4      0.21      57.1      39.5 path/genblk1[8].path/path/*cell*45541/U438/Z
    0:00:27   60344.8      0.21      57.1      39.5 path/genblk1[8].path/path/*cell*45541/U430/Z
    0:00:27   60329.9      0.21      57.1      39.5 path/genblk1[8].path/path/*cell*45541/*cell*45997/ZN
    0:00:27   60321.9      0.21      57.0      39.5 path/genblk1[8].path/path/*cell*45541/U52/ZN
    0:00:27   60299.8      0.21      57.0      39.5 path/genblk1[8].path/path/*cell*45541/U194/CO
    0:00:27   60404.6      0.61      67.6      36.6 path/genblk1[8].path/path/*cell*46053/U1/Z
    0:00:28   60277.5      0.23      58.9      36.6 path/genblk1[8].path/path/*cell*46053/U73/ZN
    0:00:28   60131.2      0.21      55.7      36.6 path/genblk1[8].path/path/*cell*46053/U113/ZN
    0:00:28   60088.9      0.21      55.4      36.6 path/genblk1[8].path/path/*cell*46053/*cell*46240/ZN
    0:00:28   60065.7      0.21      55.4      36.6 path/genblk1[8].path/path/*cell*46053/*cell*46199/ZN
    0:00:28   60060.7      0.21      55.4      36.6 path/genblk1[8].path/path/*cell*46053/*cell*46170/ZN
    0:00:28   60414.5      0.79      71.3      28.7 path/genblk1[7].path/path/*cell*46269/U172/ZN
    0:00:28   60270.5      0.50      65.2      28.7 path/genblk1[7].path/path/*cell*46269/*cell*46411/ZN
    0:00:28   60138.6      0.35      60.4      28.7 path/genblk1[7].path/path/*cell*46269/*cell*46467/ZN
    0:00:28   60095.0      0.31      59.1      44.7 path/genblk1[7].path/path/*cell*46269/U206/S
    0:00:28   60027.2      0.25      57.6      44.7 path/genblk1[7].path/path/*cell*46269/*cell*46550/ZN
    0:00:28   59997.6      0.22      56.7      44.7 path/genblk1[7].path/path/*cell*46269/*cell*46612/ZN
    0:00:28   59965.2      0.21      55.0      44.7 path/genblk1[7].path/path/*cell*46269/*cell*46491/ZN
    0:00:29   59947.4      0.21      54.7      44.7 path/genblk1[7].path/path/*cell*46269/U233/S
    0:00:29   59940.4      0.21      54.7      44.7 path/genblk1[7].path/path/*cell*46269/*cell*46416/Z
    0:00:29   59934.1      0.21      54.7      44.7 path/genblk1[7].path/path/*cell*46269/*cell*46460/ZN
    0:00:29   59926.3      0.21      54.7      44.7 path/genblk1[7].path/path/*cell*46269/U428/Z
    0:00:29   59916.8      0.21      54.7      44.7 path/genblk1[7].path/path/*cell*46269/U431/Z
    0:00:29   59902.7      0.21      54.7      44.7 path/genblk1[7].path/path/*cell*46269/*cell*46368/ZN
    0:00:29   59886.7      0.21      54.7      44.7 path/genblk1[7].path/path/*cell*46269/*cell*46326/ZN
    0:00:29   59866.0      0.21      54.7      28.7 path/genblk1[7].path/path/*cell*46269/*cell*46758/ZN
    0:00:29   60096.8      0.41      58.9      36.6 path/genblk1[7].path/path/*cell*46782/U187/ZN
    0:00:29   59966.0      0.21      54.9      36.6 path/genblk1[7].path/path/*cell*46782/*cell*46877/ZN
    0:00:29   59871.0      0.21      53.0      36.6 path/genblk1[7].path/path/*cell*46782/U157/ZN
    0:00:29   59842.6      0.21      52.8      36.6 path/genblk1[7].path/path/*cell*46782/*cell*46918/ZN
    0:00:29   59826.1      0.21      52.8      36.6 path/genblk1[7].path/path/*cell*46782/*cell*46976/ZN
    0:00:29   59804.8      0.21      52.8      36.6 path/genblk1[7].path/path/*cell*46782/*cell*46998/ZN
    0:00:30   60144.7      0.72      65.5      36.6 path/genblk1[6].path/path/*cell*47012/U418/ZN
    0:00:30   59979.5      0.40      59.0      36.6 path/genblk1[6].path/path/*cell*47012/*cell*47138/ZN
    0:00:30   59859.3      0.32      55.4      36.6 path/genblk1[6].path/path/*cell*47012/*cell*47163/ZN
    0:00:30   59801.9      0.28      54.5      49.5 path/genblk1[6].path/path/*cell*47012/U460/Z
    0:00:30   59739.9      0.22      52.8      49.5 path/genblk1[6].path/path/*cell*47012/U167/ZN
    0:00:30   59703.4      0.21      51.0      49.5 path/genblk1[6].path/path/*cell*47012/*cell*47263/ZN
    0:00:30   59664.6      0.21      50.2      44.6 path/genblk1[6].path/path/*cell*47012/*cell*47306/ZN
    0:00:30   59657.7      0.21      50.1      44.6 path/genblk1[6].path/path/*cell*47012/*cell*47370/ZN
    0:00:30   59650.8      0.21      50.1      44.6 path/genblk1[6].path/path/*cell*47012/*cell*47165/Z
    0:00:30   59645.4      0.21      50.1      44.6 path/genblk1[6].path/path/*cell*47012/*cell*47087/ZN
    0:00:30   59633.7      0.21      50.1      44.6 path/genblk1[6].path/path/*cell*47012/*cell*47434/ZN
    0:00:30   59626.8      0.21      50.1      39.5 path/genblk1[6].path/path/*cell*47012/*cell*47137/ZN
    0:00:31   59618.0      0.21      50.1      39.5 path/genblk1[6].path/path/*cell*47012/*cell*47499/ZN
    0:00:31   59594.1      0.21      50.1      39.5 path/genblk1[6].path/path/*cell*47012/*cell*47525/ZN
    0:00:31   59575.2      0.21      50.1      39.5 path/genblk1[6].path/path/*cell*47012/*cell*47541/ZN
    0:00:31   59657.9      0.54      58.5      36.6 path/genblk1[6].path/path/*cell*47555/U24/Z
    0:00:31   59500.5      0.22      51.0      36.6 path/genblk1[6].path/path/*cell*47555/*cell*47648/ZN
    0:00:31   59413.5      0.21      48.3      36.6 path/genblk1[6].path/path/*cell*47555/*cell*47617/ZN
    0:00:31   59358.4      0.21      47.9      36.6 path/genblk1[6].path/path/*cell*47555/U45/ZN
    0:00:31   59335.8      0.21      47.9      36.6 path/genblk1[6].path/path/*cell*47555/*cell*47753/ZN
    0:00:31   59323.9      0.21      47.9      36.6 path/genblk1[6].path/path/*cell*47555/U193/ZN
    0:00:31   59621.0      0.56      58.6      28.7 path/genblk1[5].path/path/*cell*47769/U463/Z
    0:00:31   59498.1      0.42      54.4      28.7 path/genblk1[5].path/path/*cell*47769/U454/ZN
    0:00:31   59372.3      0.33      51.2      28.7 path/genblk1[5].path/path/*cell*47769/U224/S
    0:00:32   59309.8      0.29      50.1      34.9 path/genblk1[5].path/path/*cell*47769/U237/S
    0:00:32   59265.6      0.24      48.4      28.7 path/genblk1[5].path/path/*cell*47769/*cell*48033/ZN
    0:00:32   59231.8      0.21      47.0      28.7 path/genblk1[5].path/path/*cell*47769/*cell*47915/ZN
    0:00:32   59194.8      0.21      45.1      28.7 path/genblk1[5].path/path/*cell*47769/U240/S
    0:00:32   59178.3      0.21      45.1      28.7 path/genblk1[5].path/path/*cell*47769/*cell*48070/ZN
    0:00:32   59169.3      0.21      44.9      28.7 path/genblk1[5].path/path/*cell*47769/*cell*48018/ZN
    0:00:32   59165.0      0.21      44.9      28.7 path/genblk1[5].path/path/*cell*47769/U439/Z
    0:00:32   59162.7      0.21      44.9      28.7 path/genblk1[5].path/path/*cell*47769/U433/Z
    0:00:32   59154.4      0.21      44.9      28.7 path/genblk1[5].path/path/*cell*47769/U248/S
    0:00:32   59148.0      0.21      44.9      28.7 path/genblk1[5].path/path/*cell*47769/U432/Z
    0:00:32   59135.8      0.21      44.9      28.7 path/genblk1[5].path/path/*cell*47769/U199/CO
    0:00:32   59122.0      0.21      44.9      28.7 path/genblk1[5].path/path/*cell*47769/*cell*48260/ZN
    0:00:32   59093.2      0.21      44.9      28.7 path/genblk1[5].path/path/*cell*47769/U194/CO
    0:00:32   59175.4      0.55      53.7      28.7 path/genblk1[5].path/path/*cell*48293/U18/ZN
    0:00:33   59062.6      0.23      46.2      28.7 path/genblk1[5].path/path/*cell*48293/*cell*48357/ZN
    0:00:33   58916.1      0.21      43.3      28.7 path/genblk1[5].path/path/*cell*48293/*cell*48450/ZN
    0:00:33   58875.9      0.21      43.0      28.7 path/genblk1[5].path/path/*cell*48293/*cell*48424/ZN
    0:00:33   58845.6      0.21      43.0      28.7 path/genblk1[5].path/path/*cell*48293/*cell*48429/ZN
    0:00:33   58838.9      0.21      43.0      28.7 path/genblk1[5].path/path/*cell*48293/*cell*48484/ZN
    0:00:33   59106.8      0.55      53.1      20.8 path/genblk1[4].path/path/*cell*48512/U448/Z
    0:00:33   58953.0      0.35      47.4      20.8 path/genblk1[4].path/path/*cell*48512/U437/Z
    0:00:33   58837.3      0.29      45.0      26.9 path/genblk1[4].path/path/*cell*48512/U425/Z
    0:00:33   58777.0      0.24      43.6      26.9 path/genblk1[4].path/path/*cell*48512/U138/ZN
    0:00:33   58730.1      0.21      40.7      26.9 path/genblk1[4].path/path/*cell*48512/*cell*48853/ZN
    0:00:33   58712.6      0.21      40.1      26.9 path/genblk1[4].path/path/*cell*48512/*cell*48762/ZN
    0:00:33   58700.3      0.21      39.9      26.9 path/genblk1[4].path/path/*cell*48512/*cell*48763/ZN
    0:00:34   58682.8      0.21      39.8      26.9 path/genblk1[4].path/path/*cell*48512/U228/S
    0:00:34   58677.2      0.21      39.8      26.9 path/genblk1[4].path/path/*cell*48512/*cell*48699/ZN
    0:00:34   58665.0      0.21      39.8      26.9 path/genblk1[4].path/path/*cell*48512/U37/ZN
    0:00:34   58657.3      0.21      39.8      26.9 path/genblk1[4].path/path/*cell*48512/U423/Z
    0:00:34   58655.7      0.21      39.8      26.9 path/genblk1[4].path/path/*cell*48512/U182/CO
    0:00:34   58632.5      0.21      39.8      20.8 path/genblk1[4].path/path/*cell*48512/*cell*48972/ZN
    0:00:34   58611.2      0.21      39.8      20.8 path/genblk1[4].path/path/*cell*48512/*cell*48982/ZN
    0:00:34   58598.2      0.22      41.5      20.8 path/genblk1[4].path/path/*cell*49006/*cell*49012/ZN
    0:00:34   58497.9      0.21      39.0      20.8 path/genblk1[4].path/path/*cell*49006/U176/ZN
    0:00:34   58429.3      0.21      38.2      20.8 path/genblk1[4].path/path/*cell*49006/*cell*49108/ZN
    0:00:34   58401.1      0.21      38.1      20.8 path/genblk1[4].path/path/*cell*49006/U168/ZN
    0:00:34   58386.7      0.21      38.1      20.8 path/genblk1[4].path/path/*cell*49006/*cell*49097/ZN
    0:00:34   58372.1      0.21      38.2      20.8 path/genblk1[4].path/path/*cell*49006/*cell*49055/ZN
    0:00:35   58570.0      0.47      46.7      20.8 path/genblk1[3].path/path/*cell*49219/U443/Z
    0:00:35   58423.4      0.34      42.3      36.8 path/genblk1[3].path/path/*cell*49219/U210/S
    0:00:35   58369.4      0.28      40.7      20.8 path/genblk1[3].path/path/*cell*49219/U205/S
    0:00:35   58307.2      0.23      39.2      20.8 path/genblk1[3].path/path/*cell*49219/U225/S
    0:00:35   58285.9      0.21      38.3      20.8 path/genblk1[3].path/path/*cell*49219/U235/S
    0:00:35   58247.9      0.21      36.7      20.8 path/genblk1[3].path/path/*cell*49219/U194/CO
    0:00:35   58218.1      0.21      35.5      20.8 path/genblk1[3].path/path/*cell*49219/*cell*49511/ZN
    0:00:35   58205.9      0.21      35.5      20.8 path/genblk1[3].path/path/*cell*49219/U235/S
    0:00:35   58200.8      0.21      35.5      20.8 path/genblk1[3].path/path/*cell*49219/*cell*49369/Z
    0:00:35   58196.3      0.21      35.5      20.8 path/genblk1[3].path/path/*cell*49219/*cell*49601/ZN
    0:00:35   58189.4      0.21      35.5      20.8 path/genblk1[3].path/path/*cell*49219/*cell*49623/ZN
    0:00:35   58180.6      0.21      35.5      20.8 path/genblk1[3].path/path/*cell*49219/*cell*49512/Z
    0:00:35   58176.1      0.21      35.5      20.8 path/genblk1[3].path/path/*cell*49219/*cell*49437/ZN
    0:00:36   58166.2      0.21      35.5      20.8 path/genblk1[3].path/path/*cell*49219/*cell*49719/ZN
    0:00:36   58137.8      0.21      35.5      20.8 path/genblk1[3].path/path/*cell*49219/*cell*49472/ZN
    0:00:36   58172.6      0.26      37.6      20.8 path/genblk1[3].path/path/*cell*49747/*cell*49799/ZN
    0:00:36   58043.1      0.21      34.8      20.8 path/genblk1[3].path/path/*cell*49747/*cell*49808/ZN
    0:00:36   57964.1      0.21      33.6      20.8 path/genblk1[3].path/path/*cell*49747/U100/ZN
    0:00:36   57927.6      0.21      33.5      20.8 path/genblk1[3].path/path/*cell*49747/*cell*49823/ZN
    0:00:36   57914.6      0.21      33.5      20.8 path/genblk1[3].path/path/*cell*49747/*cell*49866/ZN
    0:00:36   57900.2      0.21      33.5      20.8 path/genblk1[3].path/path/*cell*49747/*cell*49798/ZN
    0:00:36   58139.4      0.46      41.7       7.9 path/genblk1[2].path/path/*cell*49964/U463/ZN
    0:00:36   58019.1      0.36      38.1      24.0 path/genblk1[2].path/path/*cell*49964/U456/Z
    0:00:36   57927.6      0.31      36.2      24.0 path/genblk1[2].path/path/*cell*49964/*cell*50039/ZN
    0:00:36   57868.6      0.25      35.0      24.0 path/genblk1[2].path/path/*cell*49964/U445/Z
    0:00:37   57818.0      0.21      32.6      24.0 path/genblk1[2].path/path/*cell*49964/*cell*50270/ZN
    0:00:37   57778.4      0.21      31.3      24.0 path/genblk1[2].path/path/*cell*49964/*cell*50333/ZN
    0:00:37   57760.8      0.21      31.2       7.9 path/genblk1[2].path/path/*cell*49964/*cell*50127/ZN
    0:00:37   57754.5      0.21      31.2       7.9 path/genblk1[2].path/path/*cell*49964/U432/Z
    0:00:37   57752.1      0.21      31.2       7.9 path/genblk1[2].path/path/*cell*49964/U426/Z
    0:00:37   57741.2      0.21      31.2       7.9 path/genblk1[2].path/path/*cell*49964/U427/Z
    0:00:37   57731.0      0.21      31.2       7.9 path/genblk1[2].path/path/*cell*49964/U423/Z
    0:00:37   57723.1      0.21      31.2       7.9 path/genblk1[2].path/path/*cell*49964/*cell*50012/ZN
    0:00:37   57709.2      0.21      31.2       7.9 path/genblk1[2].path/path/*cell*49964/U43/ZN
    0:00:37   57686.4      0.21      31.2       7.9 path/genblk1[2].path/path/*cell*49964/U25/ZN
    0:00:37   57735.0      0.40      35.6       7.9 path/genblk1[2].path/path/*cell*50467/U193/ZN
    0:00:37   57615.1      0.21      31.4       7.9 path/genblk1[2].path/path/*cell*50467/U4/ZN
    0:00:37   57498.8      0.21      29.3       7.9 path/genblk1[2].path/path/*cell*50467/U142/ZN
    0:00:37   57465.6      0.21      29.2       7.9 path/genblk1[2].path/path/*cell*50467/*cell*50644/ZN
    0:00:38   57445.9      0.21      29.2       7.9 path/genblk1[2].path/path/*cell*50467/*cell*50518/ZN
    0:00:38   57436.3      0.21      29.2       7.9 path/genblk1[2].path/path/*cell*50467/U206/ZN
    0:00:38   57803.4      0.79      44.4       7.9 path/genblk1[1].path/path/*cell*50690/U416/ZN
    0:00:38   57639.5      0.43      36.7       7.9 path/genblk1[1].path/path/*cell*50690/*cell*50833/ZN
    0:00:38   57563.2      0.36      35.0       7.9 path/genblk1[1].path/path/*cell*50690/*cell*50829/Z
    0:00:38   57496.2      0.33      33.9       7.9 path/genblk1[1].path/path/*cell*50690/U204/ZN
    0:00:38   57472.0      0.30      33.0       7.9 path/genblk1[1].path/path/*cell*50690/*cell*50978/Z
    0:00:38   57406.3      0.26      31.6       7.9 path/genblk1[1].path/path/*cell*50690/U212/S
    0:00:38   57366.4      0.21      29.8       7.9 path/genblk1[1].path/path/*cell*50690/U462/Z
    0:00:38   57341.4      0.21      27.5       7.9 path/genblk1[1].path/path/*cell*50690/*cell*51053/ZN
    0:00:38   57331.5      0.21      27.5       7.9 path/genblk1[1].path/path/*cell*50690/*cell*51062/ZN
    0:00:38   57322.2      0.21      27.5       7.9 path/genblk1[1].path/path/*cell*50690/*cell*51110/ZN
    0:00:39   57315.3      0.21      27.5       7.9 path/genblk1[1].path/path/*cell*50690/*cell*50773/ZN
    0:00:39   57299.3      0.21      27.4       7.9 path/genblk1[1].path/path/*cell*50690/*cell*50871/ZN
    0:00:39   57293.5      0.21      27.4       7.9 path/genblk1[1].path/path/*cell*50690/U434/Z
    0:00:39   57285.8      0.21      27.4       7.9 path/genblk1[1].path/path/*cell*50690/*cell*50752/ZN
    0:00:39   57267.4      0.21      27.4       7.9 path/genblk1[1].path/path/*cell*50690/U198/CO
    0:00:39   57255.7      0.21      27.4       7.9 path/genblk1[1].path/path/*cell*50690/*cell*51220/ZN
    0:00:39   57237.6      0.21      27.4       7.9 path/genblk1[1].path/path/*cell*50690/*cell*50863/ZN
    0:00:39   57194.0      0.27      28.6       7.9 path/genblk1[1].path/path/*cell*51244/U22/ZN
    0:00:39   57099.3      0.21      26.6       7.9 path/genblk1[1].path/path/*cell*51244/U150/ZN
    0:00:39   57001.4      0.21      24.8       7.9 path/genblk1[1].path/path/*cell*51244/*cell*51343/ZN
    0:00:39   56975.1      0.21      24.7       7.9 path/genblk1[1].path/path/*cell*51244/*cell*51430/ZN
    0:00:39   56966.6      0.21      24.7       7.9 path/genblk1[1].path/path/*cell*51244/*cell*51448/ZN
    0:00:39   56952.7      0.21      24.7       7.9 path/genblk1[1].path/path/*cell*51244/*cell*51294/ZN
    0:00:40   57196.4      0.57      33.1       7.9 path/path/path/*cell*51461/U1/Z
    0:00:40   57070.0      0.39      28.9      24.0 path/path/path/*cell*51461/U77/ZN
    0:00:40   57032.8      0.33      27.5      24.0 path/path/path/*cell*51461/U227/S
    0:00:40   56931.7      0.27      25.7      20.8 path/path/path/*cell*51461/U240/S
    0:00:40   56876.9      0.18      22.8      20.8 path/path/path/*cell*51461/U246/S
    0:00:40   56852.2      0.17      21.6      15.9 path/path/path/*cell*51461/*cell*51784/ZN
    0:00:40   56841.0      0.17      21.4      15.9 path/path/path/*cell*51461/U246/S
    0:00:40   56821.9      0.17      21.4      15.9 path/path/path/*cell*51461/*cell*51767/ZN
    0:00:40   56813.6      0.17      21.4      15.9 path/path/path/*cell*51461/*cell*51822/Z
    0:00:40   56808.8      0.17      21.4      15.9 path/path/path/*cell*51461/*cell*51931/Z
    0:00:40   56804.8      0.17      21.4      15.9 path/path/path/*cell*51461/U432/Z
    0:00:41   56791.5      0.17      21.3      10.8 path/path/path/*cell*51461/U434/Z
    0:00:41   56785.9      0.17      21.3      10.8 path/path/path/*cell*51461/*cell*51941/ZN
    0:00:41   56769.2      0.17      21.3      10.8 path/path/path/*cell*51461/U53/ZN
    0:00:41   56744.4      0.17      21.3      10.8 path/path/path/*cell*51461/U197/CO
    0:00:41   56799.5      0.45      27.4       7.9 path/path/path/*cell*51999/U106/ZN
    0:00:41   56667.0      0.21      22.2       7.9 path/path/path/*cell*51999/U163/ZN
    0:00:41   56556.4      0.17      19.5       7.9 path/path/path/*cell*51999/U169/ZN
    0:00:41   56521.3      0.17      19.2       7.9 path/path/path/*cell*51999/*cell*52105/ZN
    0:00:41   56491.7      0.17      19.2       7.9 path/path/path/*cell*51999/U170/ZN
    0:00:41   56485.6      0.17      19.2       7.9 path/path/path/*cell*51999/*cell*52091/ZN
    0:00:43   56474.5      0.17      19.2       7.9                          
    0:00:43   56474.5      0.17      19.2       7.9                          
    0:00:43   56474.5      0.17      19.2       7.9                          
    0:00:43   56474.5      0.17      19.2       7.9                          
    0:00:43   56474.5      0.17      19.2       7.9                          
    0:00:48   48615.5      0.20      24.9       0.0                          
    0:00:49   48622.4      0.18      23.0       0.0                          
    0:00:51   48631.4      0.16      22.5       0.0                          
    0:00:51   48635.2      0.15      21.5       0.0                          
    0:00:51   48640.5      0.14      20.9       0.0                          
    0:00:51   48646.3      0.14      20.3       0.0                          
    0:00:52   48654.6      0.13      20.0       0.0                          
    0:00:52   48662.8      0.13      19.9       0.0                          
    0:00:52   48667.4      0.13      19.8       0.0                          
    0:00:52   48673.5      0.13      19.3       0.0                          
    0:00:52   48680.7      0.13      19.0       0.0                          
    0:00:52   48685.7      0.12      18.3       0.0                          
    0:00:53   48691.6      0.12      18.1       0.0                          
    0:00:53   48699.3      0.12      17.8       0.0                          
    0:00:53   48703.3      0.12      17.6       0.0                          
    0:00:53   48709.7      0.12      17.5       0.0                          
    0:00:53   48716.8      0.12      17.1       0.0                          
    0:00:53   48723.8      0.11      16.8       0.0                          
    0:00:53   48727.7      0.11      16.7       0.0                          
    0:00:54   48446.6      0.11      16.7       0.0                          
    0:00:54   48446.6      0.11      16.7       0.0                          
    0:00:54   48446.6      0.11      16.7       0.0                          
    0:00:54   48446.6      0.11      16.7       0.0                          
    0:00:54   48446.6      0.11      16.7       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:54   48446.6      0.11      16.7       0.0                          
    0:00:54   48462.0      0.11      15.7       0.0 path/genblk1[2].path/path/add_out_reg[23]/D
    0:00:54   48469.5      0.11      15.7       0.0 path/genblk1[1].path/path/add_out_reg[21]/D
    0:00:54   48482.8      0.10      15.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:54   48488.6      0.10      14.7       0.0 path/genblk1[8].path/path/add_out_reg[23]/D
    0:00:54   48495.5      0.10      14.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:54   48495.8      0.10      14.2       0.0 path/genblk1[2].path/path/add_out_reg[23]/D
    0:00:54   48502.4      0.10      14.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:55   48504.3      0.09      13.9       0.0 path/genblk1[5].path/path/add_out_reg[22]/D
    0:00:55   48514.9      0.09      13.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:55   48550.1      0.09      13.3      73.6 path/genblk1[8].path/path/add_out_reg[23]/D
    0:00:55   48554.0      0.09      13.3      73.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:55   48559.9      0.09      13.1      73.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:55   48567.1      0.09      13.0      73.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:55   48574.5      0.09      12.9      73.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:55   48579.0      0.09      12.8      73.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:55   48589.7      0.09      12.7      73.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:55   48595.5      0.09      12.5      73.6 path/genblk1[2].path/path/add_out_reg[23]/D
    0:00:55   48601.1      0.08      12.3      73.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:55   48607.5      0.08      12.3      73.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:55   48613.1      0.08      12.0      73.6 path/genblk1[8].path/path/add_out_reg[23]/D
    0:00:55   48617.1      0.08      12.0      73.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:55   48621.6      0.08      12.0      73.6 path/genblk1[10].path/path/add_out_reg[23]/D
    0:00:56   48624.3      0.08      11.9      73.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:56   48627.5      0.08      11.7      73.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:00:56   48630.7      0.08      11.7      73.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:56   48644.0      0.08      11.6      86.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:56   48647.1      0.08      11.5      86.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:56   48651.4      0.08      11.5      86.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:00:56   48655.9      0.08      11.4      86.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:56   48661.2      0.08      11.2      86.6 path/genblk1[1].path/path/add_out_reg[21]/D
    0:00:56   48673.7      0.08      10.9      99.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:00:56   48677.2      0.08      10.8      99.6 path/genblk1[6].path/path/add_out_reg[21]/D
    0:00:56   48683.9      0.08      10.6      99.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:56   48679.3      0.08      10.5      86.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:00:56   48694.5      0.08      10.4     134.2 path/genblk1[1].path/path/add_out_reg[21]/D
    0:00:56   48695.8      0.08      10.3     134.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:00:56   48702.7      0.07      10.2     134.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:00:57   48712.6      0.07      10.2     148.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:57   48715.5      0.07      10.1     148.1 path/genblk1[1].path/path/add_out_reg[21]/D
    0:00:57   48727.5      0.07       9.9     161.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:57   48734.1      0.07       9.7     161.1 path/genblk1[2].path/path/add_out_reg[18]/D
    0:00:57   48746.4      0.07       9.6     208.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:57   48751.1      0.07       9.4     208.7 path/genblk1[4].path/path/add_out_reg[20]/D
    0:00:57   48756.7      0.07       9.2     208.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:57   48757.8      0.07       9.2     208.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:57   48765.5      0.07       9.1     208.7 path/genblk1[1].path/path/add_out_reg[23]/D
    0:00:57   48768.2      0.07       9.0     208.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:57   48770.0      0.07       8.9     208.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:57   48772.2      0.07       8.9     208.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:57   48775.6      0.06       8.7     208.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:00:57   48777.0      0.06       8.7     208.7 path/genblk1[1].path/path/add_out_reg[23]/D
    0:00:58   48782.0      0.06       8.5     208.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:58   48786.5      0.06       8.4     208.7 path/genblk1[1].path/path/add_out_reg[23]/D
    0:00:58   48788.1      0.06       8.3     208.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:58   48798.8      0.06       8.3     222.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:58   48812.9      0.06       8.3     236.4 path/path/path/add_out_reg[20]/D
    0:00:58   48816.1      0.06       8.2     236.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:58   48822.7      0.06       8.2     236.4 path/genblk1[8].path/path/add_out_reg[21]/D
    0:00:58   48826.7      0.06       8.1     236.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:58   48834.9      0.06       8.0     283.9 path/genblk1[2].path/path/add_out_reg[21]/D
    0:00:58   48838.7      0.06       7.8     283.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:00:58   48844.5      0.06       7.7     283.9 path/path/path/add_out_reg[20]/D
    0:00:58   48847.2      0.06       7.6     283.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:58   48850.6      0.06       7.6     283.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:58   48857.0      0.06       7.5     283.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:58   48875.9      0.06       7.4     346.4 path/genblk1[5].path/path/add_out_reg[23]/D
    0:00:59   48879.1      0.06       7.3     346.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:59   48880.4      0.06       7.2     346.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:59   48881.8      0.05       7.2     346.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:59   48886.8      0.05       7.2     346.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:00:59   48890.8      0.05       7.1     346.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:59   48895.6      0.05       7.1     346.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:59   48900.4      0.05       7.0     346.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:59   48903.3      0.05       6.9     346.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:00:59   48905.7      0.05       6.8     346.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:59   48915.8      0.05       6.8     360.3 path/genblk1[4].path/path/add_out_reg[20]/D
    0:00:59   48917.9      0.05       6.8     360.3 path/genblk1[8].path/path/add_out_reg[19]/D
    0:00:59   48920.9      0.05       6.7     360.3 path/genblk1[9].path/path/add_out_reg[19]/D
    0:00:59   48925.4      0.05       6.5     360.3 path/genblk1[4].path/path/add_out_reg[20]/D
    0:00:59   48921.4      0.05       6.5     346.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:59   48923.0      0.05       6.5     346.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:59   48925.6      0.05       6.5     346.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:00   48929.4      0.05       6.5     346.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:00   48932.3      0.05       6.4     346.4 path/genblk1[11].path/path/add_out_reg[20]/D
    0:01:00   48938.1      0.05       6.4     346.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:00   48942.1      0.05       6.3     346.4 path/genblk1[9].path/path/add_out_reg[19]/D
    0:01:00   48954.9      0.05       6.2     394.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:00   48955.2      0.05       6.2     394.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:00   48957.8      0.05       6.2     394.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:00   48960.0      0.05       5.9     394.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:00   48963.4      0.05       5.8     394.0 path/genblk1[7].path/path/add_out_reg[23]/D
    0:01:00   48973.8      0.05       5.8     407.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:00   48981.2      0.05       5.7     407.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:00   48996.7      0.05       5.6     421.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:00   48998.5      0.04       5.6     421.5 path/genblk1[2].path/path/add_out_reg[20]/D
    0:01:00   48999.9      0.04       5.5     421.5 path/genblk1[8].path/path/add_out_reg[20]/D
    0:01:00   49004.6      0.04       5.4     421.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:00   49007.3      0.04       5.4     421.5 path/genblk1[11].path/path/add_out_reg[21]/D
    0:01:01   49013.4      0.04       5.3     421.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:01   49016.6      0.04       5.2     421.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:01   49017.9      0.04       5.2     421.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:01   49021.4      0.04       5.2     421.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:01   49026.5      0.04       5.2     421.5 path/genblk1[11].path/path/add_out_reg[21]/D
    0:01:01   49030.7      0.04       5.2     421.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:01   49032.8      0.04       5.1     421.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:01   49036.8      0.04       5.1     421.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:01   49045.9      0.04       5.0     421.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:01   49048.5      0.04       4.9     421.5 path/genblk1[8].path/path/add_out_reg[21]/D
    0:01:01   49052.3      0.04       4.9     421.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:01   49055.7      0.04       4.8     421.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:01   49058.6      0.04       4.8     421.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:01   49059.4      0.04       4.8     421.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:01   49063.7      0.04       4.7     421.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:01   49065.8      0.04       4.7     421.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:02   49085.2      0.04       4.6     482.7 path/genblk1[9].path/path/add_out_reg[19]/D
    0:01:02   49087.1      0.04       4.6     482.7 path/genblk1[8].path/path/add_out_reg[21]/D
    0:01:02   49090.3      0.04       4.5     482.7 path/genblk1[8].path/path/add_out_reg[20]/D
    0:01:02   49099.1      0.04       4.5     496.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02   49103.9      0.04       4.4     496.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02   49106.3      0.04       4.4     496.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:02   49117.2      0.04       4.4     509.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:02   49118.5      0.04       4.3     509.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:02   49119.3      0.04       4.3     509.6 path/genblk1[7].path/path/add_out_reg[23]/D
    0:01:02   49122.8      0.04       4.3     509.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:02   49127.5      0.04       4.2     509.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:02   49131.5      0.04       4.2     509.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:02   49143.0      0.03       4.2     522.6 path/genblk1[2].path/path/add_out_reg[20]/D
    0:01:02   49146.2      0.03       4.2     522.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:02   49158.1      0.03       4.1     536.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:02   49158.7      0.03       4.1     536.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:03   49155.2      0.03       4.1     522.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:03   49159.2      0.03       4.1     522.6 path/genblk1[11].path/path/add_out_reg[21]/D
    0:01:03   49164.2      0.03       4.0     522.6 path/genblk1[9].path/path/add_out_reg[19]/D
    0:01:03   49167.7      0.03       4.0     522.6 path/genblk1[2].path/path/add_out_reg[20]/D
    0:01:03   49174.9      0.03       3.9     522.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][20]/D
    0:01:03   49185.3      0.03       3.8     570.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03   49193.0      0.03       3.7     570.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:03   49193.0      0.03       3.7     570.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][19]/D
    0:01:03   49208.7      0.03       3.6     583.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][19]/D
    0:01:03   49211.3      0.03       3.6     583.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:03   49215.1      0.03       3.5     583.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03   49211.1      0.03       3.4     569.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:03   49214.3      0.03       3.4     569.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:03   49218.2      0.03       3.3     569.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:03   49219.6      0.03       3.3     569.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:03   49231.3      0.03       3.3     583.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][20]/D
    0:01:04   49235.5      0.03       3.2     583.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04   49235.5      0.03       3.1     583.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][19]/D
    0:01:04   49242.2      0.03       3.1     583.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04   49244.3      0.03       3.0     583.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04   49245.4      0.03       3.0     583.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04   49257.1      0.03       3.0     630.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04   49257.3      0.03       3.0     630.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:04   49261.1      0.03       2.8     630.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][20]/D
    0:01:04   49265.1      0.03       2.8     630.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04   49276.5      0.03       2.7     678.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:04   49287.9      0.03       2.7     726.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:04   49290.9      0.03       2.6     726.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04   49294.3      0.03       2.6     726.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04   49296.2      0.03       2.5     726.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][18]/D
    0:01:05   49292.7      0.03       2.5     619.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][20]/D
    0:01:05   49295.4      0.03       2.5     619.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:05   49299.4      0.02       2.4     619.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05   49298.8      0.02       2.4     619.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05   49299.4      0.02       2.4     619.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05   49305.0      0.02       2.3     619.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:05   49312.9      0.02       2.2     619.7 path/genblk1[8].path/path/add_out_reg[20]/D
    0:01:05   49314.8      0.02       2.1     619.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:05   49320.4      0.02       2.1     619.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05   49328.9      0.02       2.0     619.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:05   49327.0      0.02       1.8     524.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05   49328.4      0.02       1.8     524.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:01:05   49332.6      0.02       1.8     524.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:05   49333.4      0.02       1.8     524.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:05   49331.3      0.02       1.7     511.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05   49332.9      0.02       1.7     511.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05   49337.7      0.02       1.6     448.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06   49339.3      0.02       1.6     448.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:06   49340.6      0.02       1.6     448.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:06   49340.6      0.02       1.6     448.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06   49340.9      0.02       1.6     448.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:06   49341.7      0.02       1.6     448.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06   49343.5      0.02       1.6     448.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:01:06   49344.1      0.02       1.5     448.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06   49344.9      0.02       1.6     448.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06   49348.3      0.02       1.6     448.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06   49352.3      0.02       1.5     448.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06   49355.2      0.02       1.5     448.4 path/path/path/add_out_reg[19]/D
    0:01:06   49360.6      0.02       1.5     448.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:06   49366.1      0.02       1.5     448.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:06   49371.5      0.02       1.4     448.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06   49372.3      0.02       1.4     448.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06   49376.0      0.02       1.4     448.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06   49377.6      0.02       1.4     448.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:07   49379.7      0.02       1.4     448.4                          
    0:01:07   49383.4      0.02       1.4     448.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:07   49383.4      0.02       1.3     448.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:07   49386.9      0.02       1.3     448.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07   49387.7      0.02       1.3     448.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:07   49381.0      0.02       1.3     434.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08   49398.3      0.02       1.3     482.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:08   49397.8      0.02       1.3     482.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:08   49399.4      0.02       1.2     482.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:08   49399.4      0.02       1.2     482.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:01:08   49398.6      0.02       1.2     482.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:08   49401.8      0.02       1.2     482.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:08   49402.3      0.01       1.2     482.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][16]/D
    0:01:08   49413.0      0.01       1.2     529.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:08   49415.6      0.01       1.2     529.4 path/genblk1[11].path/path/add_out_reg[21]/D
    0:01:08   49417.5      0.01       1.2     529.4 path/genblk1[8].path/path/add_out_reg[20]/D
    0:01:08   49417.5      0.01       1.2     529.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:08   49424.1      0.01       1.2     529.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08   49424.4      0.01       1.1     529.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][18]/D
    0:01:08   49426.5      0.01       1.1     529.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:08   49428.4      0.01       1.1     529.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09   49432.9      0.01       1.1     529.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:01:09   49431.0      0.01       1.1     505.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:09   49435.3      0.01       1.1     505.4 path/genblk1[11].path/path/add_out_reg[21]/D
    0:01:09   49436.6      0.01       1.0     505.4 path/genblk1[4].path/path/add_out_reg[20]/D
    0:01:09   49443.3      0.01       1.0     505.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:09   49448.1      0.01       1.0     505.4 path/genblk1[8].path/path/add_out_reg[20]/D
    0:01:09   49448.9      0.01       1.0     505.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:09   49448.6      0.01       1.0     505.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:09   49450.2      0.01       1.0     505.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:09   49451.0      0.01       1.0     505.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:09   49453.9      0.01       0.9     505.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09   49458.2      0.01       0.9     505.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:09   49461.1      0.01       0.9     505.4 path/genblk1[11].path/path/add_out_reg[21]/D
    0:01:09   49461.4      0.01       0.8     505.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:09   49467.2      0.01       0.8     505.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:10   49471.5      0.01       0.8     505.4 path/genblk1[4].path/path/add_out_reg[20]/D
    0:01:10   49474.1      0.01       0.7     505.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][18]/D
    0:01:10   49474.9      0.01       0.7     505.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:01:10   49474.9      0.01       0.7     505.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:10   49476.8      0.01       0.7     505.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:10   49476.8      0.01       0.7     505.4                          
    0:01:11   49451.3      0.01       0.7     505.4                          
    0:01:11   49450.2      0.01       0.7     505.4                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:11   49450.2      0.01       0.7     505.4                          
    0:01:11   49279.7      0.01       0.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:11   49282.4      0.01       0.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:01:11   49283.4      0.01       0.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:11   49282.6      0.01       0.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:11   49282.1      0.01       0.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11   49282.6      0.01       0.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:01:11   49286.1      0.01       0.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:11   49288.2      0.01       0.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11   49289.3      0.01       0.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:11   49289.5      0.01       0.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:11   49293.3      0.01       0.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:12   49293.5      0.01       0.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12   49296.4      0.01       0.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:12   49298.0      0.01       0.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:12   49299.1      0.01       0.5       0.0 path/genblk1[4].path/path/add_out_reg[20]/D
    0:01:12   49300.7      0.01       0.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12   49302.6      0.01       0.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:12   49302.8      0.01       0.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12   49302.8      0.01       0.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:12   49303.6      0.01       0.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][21]/D
    0:01:12   49306.6      0.01       0.4       0.0                          
    0:01:12   49309.7      0.01       0.4       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:12   49309.7      0.01       0.4       0.0                          
    0:01:12   49309.7      0.01       0.4       0.0                          
    0:01:14   49108.4      0.01       0.4       0.0                          
    0:01:14   49041.9      0.01       0.4       0.0                          
    0:01:15   49035.8      0.01       0.4       0.0                          
    0:01:15   49033.6      0.01       0.4       0.0                          
    0:01:15   49032.0      0.01       0.4       0.0                          
    0:01:15   49032.0      0.01       0.4       0.0                          
    0:01:15   49034.7      0.01       0.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15   49036.3      0.01       0.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:15   49036.3      0.01       0.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15   49036.6      0.01       0.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:01:16   49036.6      0.01       0.4       0.0                          
    0:01:16   48985.2      0.01       0.6       0.0                          
    0:01:16   48984.2      0.01       0.6       0.0                          
    0:01:16   48984.2      0.01       0.6       0.0                          
    0:01:16   48984.2      0.01       0.6       0.0                          
    0:01:16   48984.2      0.01       0.6       0.0                          
    0:01:16   48984.2      0.01       0.6       0.0                          
    0:01:16   48984.2      0.01       0.6       0.0                          
    0:01:16   48988.2      0.01       0.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16   48990.0      0.01       0.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:16   48995.6      0.01       0.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:01:17   48998.3      0.01       0.4       0.0                          
    0:01:17   48992.4      0.01       0.4       0.0                          
    0:01:17   48987.9      0.01       0.4       0.0                          
    0:01:17   48983.4      0.01       0.4       0.0                          
    0:01:17   48976.5      0.01       0.4       0.0                          
    0:01:18   48949.3      0.01       0.4       0.0                          
    0:01:18   48937.1      0.01       0.4       0.0                          
    0:01:18   48927.5      0.01       0.4       0.0                          
    0:01:19   48754.3      0.01       0.4       0.0                          
    0:01:19   48589.2      0.01       0.4       0.0                          
    0:01:19   48586.2      0.01       0.4       0.0                          
    0:01:20   48585.4      0.01       0.4       0.0                          
    0:01:20   48584.4      0.01       0.4       0.0                          
    0:01:22   48574.3      0.01       0.4       0.0                          
    0:01:22   48566.0      0.02       0.6       0.0                          
    0:01:22   48566.0      0.02       0.6       0.0                          
    0:01:22   48566.0      0.02       0.6       0.0                          
    0:01:22   48566.0      0.02       0.6       0.0                          
    0:01:22   48566.0      0.02       0.6       0.0                          
    0:01:22   48566.0      0.02       0.6       0.0                          
    0:01:22   48569.2      0.01       0.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23   48572.7      0.01       0.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23   48578.5      0.01       0.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23   48580.1      0.01       0.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:24   48580.4      0.01       0.4       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_12_12_12_0' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 5431 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_12_12_12_0
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 16:04:26 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_12_12_12_0' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           42
Number of nets:                            42
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              23102.632178
Buf/Inv area:                     3675.322024
Noncombinational area:           25477.745122
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 48580.377299
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_12_12_12_0
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 16:04:29 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_12_12_12_0         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  18.6101 mW   (93%)
  Net Switching Power  =   1.3103 mW    (7%)
                         ---------
Total Dynamic Power    =  19.9205 mW  (100%)

Cell Leakage Power     = 949.8848 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.7874e+04          217.7048        4.2548e+05        1.8517e+04  (  88.72%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    736.6863        1.0926e+03        5.2440e+05        2.3537e+03  (  11.28%)
--------------------------------------------------------------------------------------------------
Total          1.8610e+04 uW     1.3103e+03 uW     9.4988e+05 nW     2.0870e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_12_12_12_0
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 16:04:29 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[4].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_12_12_12_0     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[4].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[6]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[4].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[6]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[4].path/Mat_a_Mem/Mem/U7/Z (TBUF_X2)       0.13       0.21 f
  path/genblk1[4].path/Mat_a_Mem/Mem/data_out[6] (memory_b12_SIZE12_LOGSIZE4_16)
                                                          0.00       0.21 f
  path/genblk1[4].path/Mat_a_Mem/data_out[6] (seqMemory_b12_SIZE12_16)
                                                          0.00       0.21 f
  path/genblk1[4].path/path/in0[6] (mac_b12_g0_8)         0.00       0.21 f
  path/genblk1[4].path/path/mult_21/a[6] (mac_b12_g0_8_DW_mult_tc_2)
                                                          0.00       0.21 f
  path/genblk1[4].path/path/mult_21/U716/Z (XOR2_X1)      0.07       0.29 f
  path/genblk1[4].path/path/mult_21/U577/ZN (NAND2_X1)
                                                          0.03       0.32 r
  path/genblk1[4].path/path/mult_21/U564/Z (BUF_X1)       0.04       0.36 r
  path/genblk1[4].path/path/mult_21/U797/ZN (OAI22_X1)
                                                          0.04       0.40 f
  path/genblk1[4].path/path/mult_21/U227/CO (HA_X1)       0.06       0.46 f
  path/genblk1[4].path/path/mult_21/U223/S (FA_X1)        0.13       0.59 r
  path/genblk1[4].path/path/mult_21/U222/S (FA_X1)        0.12       0.71 f
  path/genblk1[4].path/path/mult_21/U568/ZN (NOR2_X1)     0.04       0.75 r
  path/genblk1[4].path/path/mult_21/U671/ZN (OAI21_X1)
                                                          0.03       0.78 f
  path/genblk1[4].path/path/mult_21/U773/ZN (AOI21_X1)
                                                          0.06       0.84 r
  path/genblk1[4].path/path/mult_21/U794/ZN (OAI21_X1)
                                                          0.04       0.88 f
  path/genblk1[4].path/path/mult_21/U895/ZN (INV_X1)      0.04       0.91 r
  path/genblk1[4].path/path/mult_21/U897/ZN (OAI21_X1)
                                                          0.03       0.94 f
  path/genblk1[4].path/path/mult_21/U896/ZN (XNOR2_X1)
                                                          0.06       1.01 f
  path/genblk1[4].path/path/mult_21/product[11] (mac_b12_g0_8_DW_mult_tc_2)
                                                          0.00       1.01 f
  path/genblk1[4].path/path/add_27/A[11] (mac_b12_g0_8_DW01_add_2)
                                                          0.00       1.01 f
  path/genblk1[4].path/path/add_27/U249/ZN (NOR2_X1)      0.04       1.05 r
  path/genblk1[4].path/path/add_27/U341/ZN (OAI21_X1)     0.03       1.08 f
  path/genblk1[4].path/path/add_27/U314/ZN (AOI21_X1)     0.06       1.14 r
  path/genblk1[4].path/path/add_27/U316/ZN (OAI21_X1)     0.04       1.18 f
  path/genblk1[4].path/path/add_27/U207/ZN (AOI21_X1)     0.06       1.23 r
  path/genblk1[4].path/path/add_27/U324/ZN (OAI21_X1)     0.03       1.27 f
  path/genblk1[4].path/path/add_27/U377/ZN (INV_X1)       0.04       1.31 r
  path/genblk1[4].path/path/add_27/U381/ZN (OAI21_X1)     0.04       1.34 f
  path/genblk1[4].path/path/add_27/U380/ZN (XNOR2_X1)     0.06       1.40 f
  path/genblk1[4].path/path/add_27/SUM[18] (mac_b12_g0_8_DW01_add_2)
                                                          0.00       1.40 f
  path/genblk1[4].path/path/out[18] (mac_b12_g0_8)        0.00       1.40 f
  path/genblk1[4].path/genblk1.Vec_y_Mem/data_in[18] (seqMemory_b24_SIZE1_8)
                                                          0.00       1.40 f
  path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/data_in[18] (memory_b24_SIZE1_LOGSIZE1_8)
                                                          0.00       1.40 f
  path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/U7/Z (MUX2_X1)
                                                          0.07       1.47 f
  path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][18]/D (DFF_X1)
                                                          0.01       1.48 f
  data arrival time                                                  1.48

  clock clk (rise edge)                                   1.51       1.51
  clock network delay (ideal)                             0.00       1.51
  path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][18]/CK (DFF_X1)
                                                          0.00       1.51 r
  library setup time                                     -0.04       1.47
  data required time                                                 1.47
  --------------------------------------------------------------------------
  data required time                                                 1.47
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 11 nets to module multipath_k12_p12_b12_g0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
