/****************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its licensors,
 * and may only be used, duplicated, modified or distributed pursuant to the terms and
 * conditions of a separate, written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 * no license (express or implied), right to use, or waiver of any kind with respect to the
 * Software, and Broadcom expressly reserves all rights in and to the Software and all
 * intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 * secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 * AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 * THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 * OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 * LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 * OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 * USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 * LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 * EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 * USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 * THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 * ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 * LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 * ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Fri Sep 12 18:15:15 2014
 *                 Full Compile MD5 Checksum  e99be3c13daca27e9926a57447425b81
 *                     (minus title and desc)
 *                 MD5 Checksum               2d87327d868ce154059ba648b14b6240
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     14796
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_RF4CE_CPU_L2_UB_H__
#define BCHP_RF4CE_CPU_L2_UB_H__

/***************************************************************************
 *RF4CE_CPU_L2_UB - L2 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS          0x03980300 /* [RO] CPU interrupt Status Register */
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET             0x03980304 /* [WO] CPU interrupt Set Register */
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR           0x03980308 /* [WO] CPU interrupt Clear Register */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS     0x0398030c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET        0x03980310 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR      0x03980314 /* [WO] CPU interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* RF4CE_CPU_L2_UB :: CPU_STATUS :: SW_INTR [31:25] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_SW_INTR_MASK               0xfe000000
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_SW_INTR_SHIFT              25
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_SW_INTR_DEFAULT            0x00000000

/* RF4CE_CPU_L2_UB :: CPU_STATUS :: MBOX_H2Z_FULL_INTR [24:24] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_MBOX_H2Z_FULL_INTR_MASK    0x01000000
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_MBOX_H2Z_FULL_INTR_SHIFT   24
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_MBOX_H2Z_FULL_INTR_DEFAULT 0x00000000

/* RF4CE_CPU_L2_UB :: CPU_STATUS :: reserved0 [23:23] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_reserved0_MASK             0x00800000
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_reserved0_SHIFT            23

/* RF4CE_CPU_L2_UB :: CPU_STATUS :: A2R_BAD_SIZE_INTR [22:22] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_A2R_BAD_SIZE_INTR_MASK     0x00400000
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_A2R_BAD_SIZE_INTR_SHIFT    22
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_A2R_BAD_SIZE_INTR_DEFAULT  0x00000000

/* RF4CE_CPU_L2_UB :: CPU_STATUS :: A2R_TIMEOUT_INTR [21:21] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_A2R_TIMEOUT_INTR_MASK      0x00200000
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_A2R_TIMEOUT_INTR_SHIFT     21
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_A2R_TIMEOUT_INTR_DEFAULT   0x00000000

/* RF4CE_CPU_L2_UB :: CPU_STATUS :: MBOX_Z2H_EMPTY_INTR [20:20] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_MBOX_Z2H_EMPTY_INTR_MASK   0x00100000
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_MBOX_Z2H_EMPTY_INTR_SHIFT  20
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_MBOX_Z2H_EMPTY_INTR_DEFAULT 0x00000000

/* RF4CE_CPU_L2_UB :: CPU_STATUS :: MBOX_SEM_TIMER_INTR [19:19] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_MBOX_SEM_TIMER_INTR_MASK   0x00080000
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_MBOX_SEM_TIMER_INTR_SHIFT  19
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_MBOX_SEM_TIMER_INTR_DEFAULT 0x00000000

/* RF4CE_CPU_L2_UB :: CPU_STATUS :: UART_MS_INTR [18:18] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_UART_MS_INTR_MASK          0x00040000
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_UART_MS_INTR_SHIFT         18
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_UART_MS_INTR_DEFAULT       0x00000000

/* RF4CE_CPU_L2_UB :: CPU_STATUS :: UART_RX_INTR [17:17] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_UART_RX_INTR_MASK          0x00020000
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_UART_RX_INTR_SHIFT         17
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_UART_RX_INTR_DEFAULT       0x00000000

/* RF4CE_CPU_L2_UB :: CPU_STATUS :: UART_TX_INTR [16:16] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_UART_TX_INTR_MASK          0x00010000
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_UART_TX_INTR_SHIFT         16
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_UART_TX_INTR_DEFAULT       0x00000000

/* RF4CE_CPU_L2_UB :: CPU_STATUS :: UART_RT_INTR [15:15] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_UART_RT_INTR_MASK          0x00008000
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_UART_RT_INTR_SHIFT         15
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_UART_RT_INTR_DEFAULT       0x00000000

/* RF4CE_CPU_L2_UB :: CPU_STATUS :: UART_ERR_INTR [14:14] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_UART_ERR_INTR_MASK         0x00004000
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_UART_ERR_INTR_SHIFT        14
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_UART_ERR_INTR_DEFAULT      0x00000000

/* RF4CE_CPU_L2_UB :: CPU_STATUS :: UART_INTR [13:13] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_UART_INTR_MASK             0x00002000
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_UART_INTR_SHIFT            13
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_UART_INTR_DEFAULT          0x00000000

/* RF4CE_CPU_L2_UB :: CPU_STATUS :: reserved1 [12:09] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_reserved1_MASK             0x00001e00
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_reserved1_SHIFT            9

/* RF4CE_CPU_L2_UB :: CPU_STATUS :: WDOG_INTR [08:08] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_WDOG_INTR_MASK             0x00000100
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_WDOG_INTR_SHIFT            8
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_WDOG_INTR_DEFAULT          0x00000000

/* RF4CE_CPU_L2_UB :: CPU_STATUS :: TIMER7_INTR [07:07] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_TIMER7_INTR_MASK           0x00000080
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_TIMER7_INTR_SHIFT          7
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_TIMER7_INTR_DEFAULT        0x00000000

/* RF4CE_CPU_L2_UB :: CPU_STATUS :: TIMER6_INTR [06:06] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_TIMER6_INTR_MASK           0x00000040
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_TIMER6_INTR_SHIFT          6
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_TIMER6_INTR_DEFAULT        0x00000000

/* RF4CE_CPU_L2_UB :: CPU_STATUS :: TIMER5_INTR [05:05] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_TIMER5_INTR_MASK           0x00000020
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_TIMER5_INTR_SHIFT          5
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_TIMER5_INTR_DEFAULT        0x00000000

/* RF4CE_CPU_L2_UB :: CPU_STATUS :: TIMER4_INTR [04:04] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_TIMER4_INTR_MASK           0x00000010
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_TIMER4_INTR_SHIFT          4
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_TIMER4_INTR_DEFAULT        0x00000000

/* RF4CE_CPU_L2_UB :: CPU_STATUS :: TIMER3_INTR [03:03] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_TIMER3_INTR_MASK           0x00000008
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_TIMER3_INTR_SHIFT          3
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_TIMER3_INTR_DEFAULT        0x00000000

/* RF4CE_CPU_L2_UB :: CPU_STATUS :: TIMER2_INTR [02:02] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_TIMER2_INTR_MASK           0x00000004
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_TIMER2_INTR_SHIFT          2
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_TIMER2_INTR_DEFAULT        0x00000000

/* RF4CE_CPU_L2_UB :: CPU_STATUS :: TIMER1_INTR [01:01] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_TIMER1_INTR_MASK           0x00000002
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_TIMER1_INTR_SHIFT          1
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_TIMER1_INTR_DEFAULT        0x00000000

/* RF4CE_CPU_L2_UB :: CPU_STATUS :: TIMER0_INTR [00:00] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_TIMER0_INTR_MASK           0x00000001
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_TIMER0_INTR_SHIFT          0
#define BCHP_RF4CE_CPU_L2_UB_CPU_STATUS_TIMER0_INTR_DEFAULT        0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* RF4CE_CPU_L2_UB :: CPU_SET :: SW_INTR [31:25] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_SW_INTR_MASK                  0xfe000000
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_SW_INTR_SHIFT                 25
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_SW_INTR_DEFAULT               0x00000000

/* RF4CE_CPU_L2_UB :: CPU_SET :: MBOX_H2Z_FULL_INTR [24:24] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_MBOX_H2Z_FULL_INTR_MASK       0x01000000
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_MBOX_H2Z_FULL_INTR_SHIFT      24
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_MBOX_H2Z_FULL_INTR_DEFAULT    0x00000000

/* RF4CE_CPU_L2_UB :: CPU_SET :: reserved0 [23:23] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_reserved0_MASK                0x00800000
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_reserved0_SHIFT               23

/* RF4CE_CPU_L2_UB :: CPU_SET :: A2R_BAD_SIZE_INTR [22:22] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_A2R_BAD_SIZE_INTR_MASK        0x00400000
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_A2R_BAD_SIZE_INTR_SHIFT       22
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_A2R_BAD_SIZE_INTR_DEFAULT     0x00000000

/* RF4CE_CPU_L2_UB :: CPU_SET :: A2R_TIMEOUT_INTR [21:21] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_A2R_TIMEOUT_INTR_MASK         0x00200000
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_A2R_TIMEOUT_INTR_SHIFT        21
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_A2R_TIMEOUT_INTR_DEFAULT      0x00000000

/* RF4CE_CPU_L2_UB :: CPU_SET :: MBOX_Z2H_EMPTY_INTR [20:20] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_MBOX_Z2H_EMPTY_INTR_MASK      0x00100000
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_MBOX_Z2H_EMPTY_INTR_SHIFT     20
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_MBOX_Z2H_EMPTY_INTR_DEFAULT   0x00000000

/* RF4CE_CPU_L2_UB :: CPU_SET :: MBOX_SEM_TIMER_INTR [19:19] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_MBOX_SEM_TIMER_INTR_MASK      0x00080000
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_MBOX_SEM_TIMER_INTR_SHIFT     19
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_MBOX_SEM_TIMER_INTR_DEFAULT   0x00000000

/* RF4CE_CPU_L2_UB :: CPU_SET :: UART_MS_INTR [18:18] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_UART_MS_INTR_MASK             0x00040000
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_UART_MS_INTR_SHIFT            18
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_UART_MS_INTR_DEFAULT          0x00000000

/* RF4CE_CPU_L2_UB :: CPU_SET :: UART_RX_INTR [17:17] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_UART_RX_INTR_MASK             0x00020000
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_UART_RX_INTR_SHIFT            17
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_UART_RX_INTR_DEFAULT          0x00000000

/* RF4CE_CPU_L2_UB :: CPU_SET :: UART_TX_INTR [16:16] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_UART_TX_INTR_MASK             0x00010000
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_UART_TX_INTR_SHIFT            16
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_UART_TX_INTR_DEFAULT          0x00000000

/* RF4CE_CPU_L2_UB :: CPU_SET :: UART_RT_INTR [15:15] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_UART_RT_INTR_MASK             0x00008000
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_UART_RT_INTR_SHIFT            15
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_UART_RT_INTR_DEFAULT          0x00000000

/* RF4CE_CPU_L2_UB :: CPU_SET :: UART_ERR_INTR [14:14] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_UART_ERR_INTR_MASK            0x00004000
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_UART_ERR_INTR_SHIFT           14
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_UART_ERR_INTR_DEFAULT         0x00000000

/* RF4CE_CPU_L2_UB :: CPU_SET :: UART_INTR [13:13] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_UART_INTR_MASK                0x00002000
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_UART_INTR_SHIFT               13
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_UART_INTR_DEFAULT             0x00000000

/* RF4CE_CPU_L2_UB :: CPU_SET :: reserved1 [12:09] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_reserved1_MASK                0x00001e00
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_reserved1_SHIFT               9

/* RF4CE_CPU_L2_UB :: CPU_SET :: WDOG_INTR [08:08] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_WDOG_INTR_MASK                0x00000100
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_WDOG_INTR_SHIFT               8
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_WDOG_INTR_DEFAULT             0x00000000

/* RF4CE_CPU_L2_UB :: CPU_SET :: TIMER7_INTR [07:07] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_TIMER7_INTR_MASK              0x00000080
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_TIMER7_INTR_SHIFT             7
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_TIMER7_INTR_DEFAULT           0x00000000

/* RF4CE_CPU_L2_UB :: CPU_SET :: TIMER6_INTR [06:06] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_TIMER6_INTR_MASK              0x00000040
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_TIMER6_INTR_SHIFT             6
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_TIMER6_INTR_DEFAULT           0x00000000

/* RF4CE_CPU_L2_UB :: CPU_SET :: TIMER5_INTR [05:05] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_TIMER5_INTR_MASK              0x00000020
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_TIMER5_INTR_SHIFT             5
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_TIMER5_INTR_DEFAULT           0x00000000

/* RF4CE_CPU_L2_UB :: CPU_SET :: TIMER4_INTR [04:04] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_TIMER4_INTR_MASK              0x00000010
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_TIMER4_INTR_SHIFT             4
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_TIMER4_INTR_DEFAULT           0x00000000

/* RF4CE_CPU_L2_UB :: CPU_SET :: TIMER3_INTR [03:03] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_TIMER3_INTR_MASK              0x00000008
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_TIMER3_INTR_SHIFT             3
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_TIMER3_INTR_DEFAULT           0x00000000

/* RF4CE_CPU_L2_UB :: CPU_SET :: TIMER2_INTR [02:02] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_TIMER2_INTR_MASK              0x00000004
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_TIMER2_INTR_SHIFT             2
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_TIMER2_INTR_DEFAULT           0x00000000

/* RF4CE_CPU_L2_UB :: CPU_SET :: TIMER1_INTR [01:01] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_TIMER1_INTR_MASK              0x00000002
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_TIMER1_INTR_SHIFT             1
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_TIMER1_INTR_DEFAULT           0x00000000

/* RF4CE_CPU_L2_UB :: CPU_SET :: TIMER0_INTR [00:00] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_TIMER0_INTR_MASK              0x00000001
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_TIMER0_INTR_SHIFT             0
#define BCHP_RF4CE_CPU_L2_UB_CPU_SET_TIMER0_INTR_DEFAULT           0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* RF4CE_CPU_L2_UB :: CPU_CLEAR :: SW_INTR [31:25] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_SW_INTR_MASK                0xfe000000
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_SW_INTR_SHIFT               25
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_SW_INTR_DEFAULT             0x00000000

/* RF4CE_CPU_L2_UB :: CPU_CLEAR :: MBOX_H2Z_FULL_INTR [24:24] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_MBOX_H2Z_FULL_INTR_MASK     0x01000000
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_MBOX_H2Z_FULL_INTR_SHIFT    24
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_MBOX_H2Z_FULL_INTR_DEFAULT  0x00000000

/* RF4CE_CPU_L2_UB :: CPU_CLEAR :: reserved0 [23:23] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_reserved0_MASK              0x00800000
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_reserved0_SHIFT             23

/* RF4CE_CPU_L2_UB :: CPU_CLEAR :: A2R_BAD_SIZE_INTR [22:22] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_A2R_BAD_SIZE_INTR_MASK      0x00400000
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_A2R_BAD_SIZE_INTR_SHIFT     22
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_A2R_BAD_SIZE_INTR_DEFAULT   0x00000000

/* RF4CE_CPU_L2_UB :: CPU_CLEAR :: A2R_TIMEOUT_INTR [21:21] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_A2R_TIMEOUT_INTR_MASK       0x00200000
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_A2R_TIMEOUT_INTR_SHIFT      21
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_A2R_TIMEOUT_INTR_DEFAULT    0x00000000

/* RF4CE_CPU_L2_UB :: CPU_CLEAR :: MBOX_Z2H_EMPTY_INTR [20:20] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_MBOX_Z2H_EMPTY_INTR_MASK    0x00100000
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_MBOX_Z2H_EMPTY_INTR_SHIFT   20
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_MBOX_Z2H_EMPTY_INTR_DEFAULT 0x00000000

/* RF4CE_CPU_L2_UB :: CPU_CLEAR :: MBOX_SEM_TIMER_INTR [19:19] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_MBOX_SEM_TIMER_INTR_MASK    0x00080000
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_MBOX_SEM_TIMER_INTR_SHIFT   19
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_MBOX_SEM_TIMER_INTR_DEFAULT 0x00000000

/* RF4CE_CPU_L2_UB :: CPU_CLEAR :: UART_MS_INTR [18:18] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_UART_MS_INTR_MASK           0x00040000
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_UART_MS_INTR_SHIFT          18
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_UART_MS_INTR_DEFAULT        0x00000000

/* RF4CE_CPU_L2_UB :: CPU_CLEAR :: UART_RX_INTR [17:17] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_UART_RX_INTR_MASK           0x00020000
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_UART_RX_INTR_SHIFT          17
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_UART_RX_INTR_DEFAULT        0x00000000

/* RF4CE_CPU_L2_UB :: CPU_CLEAR :: UART_TX_INTR [16:16] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_UART_TX_INTR_MASK           0x00010000
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_UART_TX_INTR_SHIFT          16
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_UART_TX_INTR_DEFAULT        0x00000000

/* RF4CE_CPU_L2_UB :: CPU_CLEAR :: UART_RT_INTR [15:15] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_UART_RT_INTR_MASK           0x00008000
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_UART_RT_INTR_SHIFT          15
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_UART_RT_INTR_DEFAULT        0x00000000

/* RF4CE_CPU_L2_UB :: CPU_CLEAR :: UART_ERR_INTR [14:14] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_UART_ERR_INTR_MASK          0x00004000
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_UART_ERR_INTR_SHIFT         14
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_UART_ERR_INTR_DEFAULT       0x00000000

/* RF4CE_CPU_L2_UB :: CPU_CLEAR :: UART_INTR [13:13] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_UART_INTR_MASK              0x00002000
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_UART_INTR_SHIFT             13
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_UART_INTR_DEFAULT           0x00000000

/* RF4CE_CPU_L2_UB :: CPU_CLEAR :: reserved1 [12:09] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_reserved1_MASK              0x00001e00
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_reserved1_SHIFT             9

/* RF4CE_CPU_L2_UB :: CPU_CLEAR :: WDOG_INTR [08:08] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_WDOG_INTR_MASK              0x00000100
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_WDOG_INTR_SHIFT             8
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_WDOG_INTR_DEFAULT           0x00000000

/* RF4CE_CPU_L2_UB :: CPU_CLEAR :: TIMER7_INTR [07:07] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_TIMER7_INTR_MASK            0x00000080
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_TIMER7_INTR_SHIFT           7
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_TIMER7_INTR_DEFAULT         0x00000000

/* RF4CE_CPU_L2_UB :: CPU_CLEAR :: TIMER6_INTR [06:06] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_TIMER6_INTR_MASK            0x00000040
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_TIMER6_INTR_SHIFT           6
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_TIMER6_INTR_DEFAULT         0x00000000

/* RF4CE_CPU_L2_UB :: CPU_CLEAR :: TIMER5_INTR [05:05] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_TIMER5_INTR_MASK            0x00000020
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_TIMER5_INTR_SHIFT           5
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_TIMER5_INTR_DEFAULT         0x00000000

/* RF4CE_CPU_L2_UB :: CPU_CLEAR :: TIMER4_INTR [04:04] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_TIMER4_INTR_MASK            0x00000010
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_TIMER4_INTR_SHIFT           4
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_TIMER4_INTR_DEFAULT         0x00000000

/* RF4CE_CPU_L2_UB :: CPU_CLEAR :: TIMER3_INTR [03:03] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_TIMER3_INTR_MASK            0x00000008
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_TIMER3_INTR_SHIFT           3
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_TIMER3_INTR_DEFAULT         0x00000000

/* RF4CE_CPU_L2_UB :: CPU_CLEAR :: TIMER2_INTR [02:02] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_TIMER2_INTR_MASK            0x00000004
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_TIMER2_INTR_SHIFT           2
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_TIMER2_INTR_DEFAULT         0x00000000

/* RF4CE_CPU_L2_UB :: CPU_CLEAR :: TIMER1_INTR [01:01] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_TIMER1_INTR_MASK            0x00000002
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_TIMER1_INTR_SHIFT           1
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_TIMER1_INTR_DEFAULT         0x00000000

/* RF4CE_CPU_L2_UB :: CPU_CLEAR :: TIMER0_INTR [00:00] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_TIMER0_INTR_MASK            0x00000001
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_TIMER0_INTR_SHIFT           0
#define BCHP_RF4CE_CPU_L2_UB_CPU_CLEAR_TIMER0_INTR_DEFAULT         0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* RF4CE_CPU_L2_UB :: CPU_MASK_STATUS :: SW_INTR [31:25] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_SW_INTR_MASK          0xfe000000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_SW_INTR_SHIFT         25
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_SW_INTR_DEFAULT       0x0000007f

/* RF4CE_CPU_L2_UB :: CPU_MASK_STATUS :: MBOX_H2Z_FULL_INTR [24:24] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_MBOX_H2Z_FULL_INTR_MASK 0x01000000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_MBOX_H2Z_FULL_INTR_SHIFT 24
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_MBOX_H2Z_FULL_INTR_DEFAULT 0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_STATUS :: reserved0 [23:23] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_reserved0_MASK        0x00800000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_reserved0_SHIFT       23

/* RF4CE_CPU_L2_UB :: CPU_MASK_STATUS :: A2R_BAD_SIZE_INTR [22:22] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_A2R_BAD_SIZE_INTR_MASK 0x00400000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_A2R_BAD_SIZE_INTR_SHIFT 22
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_A2R_BAD_SIZE_INTR_DEFAULT 0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_STATUS :: A2R_TIMEOUT_INTR [21:21] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_A2R_TIMEOUT_INTR_MASK 0x00200000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_A2R_TIMEOUT_INTR_SHIFT 21
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_A2R_TIMEOUT_INTR_DEFAULT 0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_STATUS :: MBOX_Z2H_EMPTY_INTR [20:20] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_MBOX_Z2H_EMPTY_INTR_MASK 0x00100000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_MBOX_Z2H_EMPTY_INTR_SHIFT 20
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_MBOX_Z2H_EMPTY_INTR_DEFAULT 0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_STATUS :: MBOX_SEM_TIMER_INTR [19:19] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_MBOX_SEM_TIMER_INTR_MASK 0x00080000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_MBOX_SEM_TIMER_INTR_SHIFT 19
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_MBOX_SEM_TIMER_INTR_DEFAULT 0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_STATUS :: UART_MS_INTR [18:18] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_UART_MS_INTR_MASK     0x00040000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_UART_MS_INTR_SHIFT    18
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_UART_MS_INTR_DEFAULT  0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_STATUS :: UART_RX_INTR [17:17] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_UART_RX_INTR_MASK     0x00020000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_UART_RX_INTR_SHIFT    17
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_UART_RX_INTR_DEFAULT  0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_STATUS :: UART_TX_INTR [16:16] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_UART_TX_INTR_MASK     0x00010000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_UART_TX_INTR_SHIFT    16
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_UART_TX_INTR_DEFAULT  0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_STATUS :: UART_RT_INTR [15:15] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_UART_RT_INTR_MASK     0x00008000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_UART_RT_INTR_SHIFT    15
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_UART_RT_INTR_DEFAULT  0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_STATUS :: UART_ERR_INTR [14:14] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_UART_ERR_INTR_MASK    0x00004000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_UART_ERR_INTR_SHIFT   14
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_UART_ERR_INTR_DEFAULT 0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_STATUS :: UART_INTR [13:13] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_UART_INTR_MASK        0x00002000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_UART_INTR_SHIFT       13
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_UART_INTR_DEFAULT     0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_STATUS :: reserved1 [12:09] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_reserved1_MASK        0x00001e00
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_reserved1_SHIFT       9

/* RF4CE_CPU_L2_UB :: CPU_MASK_STATUS :: WDOG_INTR [08:08] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_WDOG_INTR_MASK        0x00000100
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_WDOG_INTR_SHIFT       8
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_WDOG_INTR_DEFAULT     0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_STATUS :: TIMER7_INTR [07:07] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_TIMER7_INTR_MASK      0x00000080
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_TIMER7_INTR_SHIFT     7
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_TIMER7_INTR_DEFAULT   0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_STATUS :: TIMER6_INTR [06:06] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_TIMER6_INTR_MASK      0x00000040
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_TIMER6_INTR_SHIFT     6
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_TIMER6_INTR_DEFAULT   0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_STATUS :: TIMER5_INTR [05:05] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_TIMER5_INTR_MASK      0x00000020
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_TIMER5_INTR_SHIFT     5
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_TIMER5_INTR_DEFAULT   0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_STATUS :: TIMER4_INTR [04:04] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_TIMER4_INTR_MASK      0x00000010
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_TIMER4_INTR_SHIFT     4
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_TIMER4_INTR_DEFAULT   0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_STATUS :: TIMER3_INTR [03:03] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_TIMER3_INTR_MASK      0x00000008
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_TIMER3_INTR_SHIFT     3
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_TIMER3_INTR_DEFAULT   0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_STATUS :: TIMER2_INTR [02:02] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_TIMER2_INTR_MASK      0x00000004
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_TIMER2_INTR_SHIFT     2
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_TIMER2_INTR_DEFAULT   0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_STATUS :: TIMER1_INTR [01:01] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_TIMER1_INTR_MASK      0x00000002
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_TIMER1_INTR_SHIFT     1
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_TIMER1_INTR_DEFAULT   0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_STATUS :: TIMER0_INTR [00:00] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_TIMER0_INTR_MASK      0x00000001
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_TIMER0_INTR_SHIFT     0
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS_TIMER0_INTR_DEFAULT   0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* RF4CE_CPU_L2_UB :: CPU_MASK_SET :: SW_INTR [31:25] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_SW_INTR_MASK             0xfe000000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_SW_INTR_SHIFT            25
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_SW_INTR_DEFAULT          0x0000007f

/* RF4CE_CPU_L2_UB :: CPU_MASK_SET :: MBOX_H2Z_FULL_INTR [24:24] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_MBOX_H2Z_FULL_INTR_MASK  0x01000000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_MBOX_H2Z_FULL_INTR_SHIFT 24
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_MBOX_H2Z_FULL_INTR_DEFAULT 0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_SET :: reserved0 [23:23] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_reserved0_MASK           0x00800000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_reserved0_SHIFT          23

/* RF4CE_CPU_L2_UB :: CPU_MASK_SET :: A2R_BAD_SIZE_INTR [22:22] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_A2R_BAD_SIZE_INTR_MASK   0x00400000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_A2R_BAD_SIZE_INTR_SHIFT  22
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_A2R_BAD_SIZE_INTR_DEFAULT 0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_SET :: A2R_TIMEOUT_INTR [21:21] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_A2R_TIMEOUT_INTR_MASK    0x00200000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_A2R_TIMEOUT_INTR_SHIFT   21
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_A2R_TIMEOUT_INTR_DEFAULT 0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_SET :: MBOX_Z2H_EMPTY_INTR [20:20] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_MBOX_Z2H_EMPTY_INTR_MASK 0x00100000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_MBOX_Z2H_EMPTY_INTR_SHIFT 20
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_MBOX_Z2H_EMPTY_INTR_DEFAULT 0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_SET :: MBOX_SEM_TIMER_INTR [19:19] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_MBOX_SEM_TIMER_INTR_MASK 0x00080000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_MBOX_SEM_TIMER_INTR_SHIFT 19
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_MBOX_SEM_TIMER_INTR_DEFAULT 0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_SET :: UART_MS_INTR [18:18] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_UART_MS_INTR_MASK        0x00040000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_UART_MS_INTR_SHIFT       18
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_UART_MS_INTR_DEFAULT     0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_SET :: UART_RX_INTR [17:17] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_UART_RX_INTR_MASK        0x00020000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_UART_RX_INTR_SHIFT       17
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_UART_RX_INTR_DEFAULT     0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_SET :: UART_TX_INTR [16:16] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_UART_TX_INTR_MASK        0x00010000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_UART_TX_INTR_SHIFT       16
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_UART_TX_INTR_DEFAULT     0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_SET :: UART_RT_INTR [15:15] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_UART_RT_INTR_MASK        0x00008000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_UART_RT_INTR_SHIFT       15
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_UART_RT_INTR_DEFAULT     0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_SET :: UART_ERR_INTR [14:14] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_UART_ERR_INTR_MASK       0x00004000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_UART_ERR_INTR_SHIFT      14
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_UART_ERR_INTR_DEFAULT    0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_SET :: UART_INTR [13:13] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_UART_INTR_MASK           0x00002000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_UART_INTR_SHIFT          13
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_UART_INTR_DEFAULT        0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_SET :: reserved1 [12:09] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_reserved1_MASK           0x00001e00
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_reserved1_SHIFT          9

/* RF4CE_CPU_L2_UB :: CPU_MASK_SET :: WDOG_INTR [08:08] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_WDOG_INTR_MASK           0x00000100
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_WDOG_INTR_SHIFT          8
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_WDOG_INTR_DEFAULT        0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_SET :: TIMER7_INTR [07:07] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_TIMER7_INTR_MASK         0x00000080
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_TIMER7_INTR_SHIFT        7
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_TIMER7_INTR_DEFAULT      0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_SET :: TIMER6_INTR [06:06] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_TIMER6_INTR_MASK         0x00000040
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_TIMER6_INTR_SHIFT        6
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_TIMER6_INTR_DEFAULT      0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_SET :: TIMER5_INTR [05:05] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_TIMER5_INTR_MASK         0x00000020
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_TIMER5_INTR_SHIFT        5
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_TIMER5_INTR_DEFAULT      0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_SET :: TIMER4_INTR [04:04] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_TIMER4_INTR_MASK         0x00000010
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_TIMER4_INTR_SHIFT        4
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_TIMER4_INTR_DEFAULT      0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_SET :: TIMER3_INTR [03:03] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_TIMER3_INTR_MASK         0x00000008
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_TIMER3_INTR_SHIFT        3
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_TIMER3_INTR_DEFAULT      0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_SET :: TIMER2_INTR [02:02] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_TIMER2_INTR_MASK         0x00000004
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_TIMER2_INTR_SHIFT        2
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_TIMER2_INTR_DEFAULT      0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_SET :: TIMER1_INTR [01:01] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_TIMER1_INTR_MASK         0x00000002
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_TIMER1_INTR_SHIFT        1
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_TIMER1_INTR_DEFAULT      0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_SET :: TIMER0_INTR [00:00] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_TIMER0_INTR_MASK         0x00000001
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_TIMER0_INTR_SHIFT        0
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_SET_TIMER0_INTR_DEFAULT      0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* RF4CE_CPU_L2_UB :: CPU_MASK_CLEAR :: SW_INTR [31:25] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_SW_INTR_MASK           0xfe000000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_SW_INTR_SHIFT          25
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_SW_INTR_DEFAULT        0x0000007f

/* RF4CE_CPU_L2_UB :: CPU_MASK_CLEAR :: MBOX_H2Z_FULL_INTR [24:24] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_MBOX_H2Z_FULL_INTR_MASK 0x01000000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_MBOX_H2Z_FULL_INTR_SHIFT 24
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_MBOX_H2Z_FULL_INTR_DEFAULT 0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_CLEAR :: reserved0 [23:23] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_reserved0_MASK         0x00800000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_reserved0_SHIFT        23

/* RF4CE_CPU_L2_UB :: CPU_MASK_CLEAR :: A2R_BAD_SIZE_INTR [22:22] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_A2R_BAD_SIZE_INTR_MASK 0x00400000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_A2R_BAD_SIZE_INTR_SHIFT 22
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_A2R_BAD_SIZE_INTR_DEFAULT 0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_CLEAR :: A2R_TIMEOUT_INTR [21:21] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_A2R_TIMEOUT_INTR_MASK  0x00200000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_A2R_TIMEOUT_INTR_SHIFT 21
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_A2R_TIMEOUT_INTR_DEFAULT 0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_CLEAR :: MBOX_Z2H_EMPTY_INTR [20:20] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_MBOX_Z2H_EMPTY_INTR_MASK 0x00100000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_MBOX_Z2H_EMPTY_INTR_SHIFT 20
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_MBOX_Z2H_EMPTY_INTR_DEFAULT 0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_CLEAR :: MBOX_SEM_TIMER_INTR [19:19] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_MBOX_SEM_TIMER_INTR_MASK 0x00080000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_MBOX_SEM_TIMER_INTR_SHIFT 19
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_MBOX_SEM_TIMER_INTR_DEFAULT 0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_CLEAR :: UART_MS_INTR [18:18] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_UART_MS_INTR_MASK      0x00040000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_UART_MS_INTR_SHIFT     18
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_UART_MS_INTR_DEFAULT   0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_CLEAR :: UART_RX_INTR [17:17] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_UART_RX_INTR_MASK      0x00020000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_UART_RX_INTR_SHIFT     17
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_UART_RX_INTR_DEFAULT   0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_CLEAR :: UART_TX_INTR [16:16] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_UART_TX_INTR_MASK      0x00010000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_UART_TX_INTR_SHIFT     16
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_UART_TX_INTR_DEFAULT   0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_CLEAR :: UART_RT_INTR [15:15] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_UART_RT_INTR_MASK      0x00008000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_UART_RT_INTR_SHIFT     15
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_UART_RT_INTR_DEFAULT   0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_CLEAR :: UART_ERR_INTR [14:14] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_UART_ERR_INTR_MASK     0x00004000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_UART_ERR_INTR_SHIFT    14
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_UART_ERR_INTR_DEFAULT  0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_CLEAR :: UART_INTR [13:13] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_UART_INTR_MASK         0x00002000
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_UART_INTR_SHIFT        13
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_UART_INTR_DEFAULT      0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_CLEAR :: reserved1 [12:09] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_reserved1_MASK         0x00001e00
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_reserved1_SHIFT        9

/* RF4CE_CPU_L2_UB :: CPU_MASK_CLEAR :: WDOG_INTR [08:08] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_WDOG_INTR_MASK         0x00000100
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_WDOG_INTR_SHIFT        8
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_WDOG_INTR_DEFAULT      0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_CLEAR :: TIMER7_INTR [07:07] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_TIMER7_INTR_MASK       0x00000080
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_TIMER7_INTR_SHIFT      7
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_TIMER7_INTR_DEFAULT    0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_CLEAR :: TIMER6_INTR [06:06] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_TIMER6_INTR_MASK       0x00000040
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_TIMER6_INTR_SHIFT      6
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_TIMER6_INTR_DEFAULT    0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_CLEAR :: TIMER5_INTR [05:05] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_TIMER5_INTR_MASK       0x00000020
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_TIMER5_INTR_SHIFT      5
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_TIMER5_INTR_DEFAULT    0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_CLEAR :: TIMER4_INTR [04:04] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_TIMER4_INTR_MASK       0x00000010
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_TIMER4_INTR_SHIFT      4
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_TIMER4_INTR_DEFAULT    0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_CLEAR :: TIMER3_INTR [03:03] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_TIMER3_INTR_MASK       0x00000008
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_TIMER3_INTR_SHIFT      3
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_TIMER3_INTR_DEFAULT    0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_CLEAR :: TIMER2_INTR [02:02] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_TIMER2_INTR_MASK       0x00000004
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_TIMER2_INTR_SHIFT      2
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_TIMER2_INTR_DEFAULT    0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_CLEAR :: TIMER1_INTR [01:01] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_TIMER1_INTR_MASK       0x00000002
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_TIMER1_INTR_SHIFT      1
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_TIMER1_INTR_DEFAULT    0x00000001

/* RF4CE_CPU_L2_UB :: CPU_MASK_CLEAR :: TIMER0_INTR [00:00] */
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_TIMER0_INTR_MASK       0x00000001
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_TIMER0_INTR_SHIFT      0
#define BCHP_RF4CE_CPU_L2_UB_CPU_MASK_CLEAR_TIMER0_INTR_DEFAULT    0x00000001

#endif /* #ifndef BCHP_RF4CE_CPU_L2_UB_H__ */

/* End of File */
