Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Dec  3 18:21:25 2023
| Host         : DESKTOP-21L0LE9 running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical
| Design       : wrap
| Device       : xcau25p-sfvb784-2-e
| Speed File   : -2
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------------------------+--------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
|                                    Instance                                   |                Module                | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+-------------------------------------------------------------------------------+--------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
| wrap                                                                          |                                (top) |        412 |        412 |       0 |    0 | 215 |      2 |      4 |    0 |          5 |
|   (wrap)                                                                      |                                (top) |          0 |          0 |       0 |    0 |   0 |      0 |      0 |    0 |          0 |
|   iAddress_Gen                                                                |                          Address_Gen |         30 |         30 |       0 |    0 |  30 |      0 |      0 |    0 |          0 |
|   iINOUT_GEN1                                                                 |                           INOUT_GEN1 |          0 |          0 |       0 |    0 |   0 |      0 |      1 |    0 |          0 |
|   iINTT_GEN1                                                                  |                            INTT_GEN1 |          1 |          1 |       0 |    0 |   0 |      1 |      0 |    0 |          0 |
|   iNTT_GEN1                                                                   |                             NTT_GEN1 |          1 |          1 |       0 |    0 |   0 |      1 |      0 |    0 |          0 |
|   iRAM1                                                                       |                                  RAM |        153 |        153 |       0 |    0 |   0 |      0 |      1 |    0 |          0 |
|   iROM                                                                        |                                  ROM |         13 |         13 |       0 |    0 |   0 |      0 |      1 |    0 |          0 |
|   iROMIN11                                                                    |                               ROMIN1 |          0 |          0 |       0 |    0 |   0 |      0 |      1 |    0 |          0 |
|   ibutterfly1                                                                 |                            butterfly |         49 |         49 |       0 |    0 |  56 |      0 |      0 |    0 |          5 |
|     iBKmodSUB                                                                 |                             BKmodSUB |          0 |          0 |       0 |    0 |   0 |      0 |      0 |    0 |          0 |
|     iMULT31                                                                   |                                MULT3 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |    0 |          1 |
|       U0                                                                      |              MULT3_mult_gen_v12_0_18 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |    0 |          1 |
|         i_mult                                                                |          MULT3_mult_gen_v12_0_18_viv |          0 |          0 |       0 |    0 |   0 |      0 |      0 |    0 |          1 |
|           gDSP.gDSP_only.iDSP                                                 |                            MULT3_dsp |          0 |          0 |       0 |    0 |   0 |      0 |      0 |    0 |          1 |
|     ibarrett                                                                  |                              barrett |         49 |         49 |       0 |    0 |  56 |      0 |      0 |    0 |          4 |
|       (ibarrett)                                                              |                              barrett |         49 |         49 |       0 |    0 |  32 |      0 |      0 |    0 |          0 |
|       iMULT62                                                                 |                                MULT6 |          0 |          0 |       0 |    0 |   8 |      0 |      0 |    0 |          3 |
|         U0                                                                    |              MULT6_mult_gen_v12_0_18 |          0 |          0 |       0 |    0 |   8 |      0 |      0 |    0 |          3 |
|           i_mult                                                              |          MULT6_mult_gen_v12_0_18_viv |          0 |          0 |       0 |    0 |   8 |      0 |      0 |    0 |          3 |
|             gDSP.gDSP_only.iDSP                                               |                            MULT6_dsp |          0 |          0 |       0 |    0 |   8 |      0 |      0 |    0 |          3 |
|               (gDSP.gDSP_only.iDSP)                                           |                            MULT6_dsp |          0 |          0 |       0 |    0 |   0 |      0 |      0 |    0 |          3 |
|               use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay |   MULT6_delay_line__parameterized2_0 |          0 |          0 |       0 |    0 |   8 |      0 |      0 |    0 |          0 |
|       iMULT63                                                                 |                            MULT6_HD2 |          0 |          0 |       0 |    0 |  16 |      0 |      0 |    0 |          1 |
|         U0                                                                    |          MULT6_mult_gen_v12_0_18_HD3 |          0 |          0 |       0 |    0 |  16 |      0 |      0 |    0 |          1 |
|           i_mult                                                              |      MULT6_mult_gen_v12_0_18_viv_HD4 |          0 |          0 |       0 |    0 |  16 |      0 |      0 |    0 |          1 |
|             gDSP.gDSP_only.iDSP                                               |                        MULT6_dsp_HD5 |          0 |          0 |       0 |    0 |  16 |      0 |      0 |    0 |          1 |
|               (gDSP.gDSP_only.iDSP)                                           |                        MULT6_dsp_HD5 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |    0 |          1 |
|               use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay | MULT6_delay_line__parameterized2_HD6 |          0 |          0 |       0 |    0 |  16 |      0 |      0 |    0 |          0 |
|   icontrol                                                                    |                              control |         83 |         83 |       0 |    0 | 109 |      0 |      0 |    0 |          0 |
|   imode1                                                                      |                                 mode |         87 |         87 |       0 |    0 |  20 |      0 |      0 |    0 |          0 |
+-------------------------------------------------------------------------------+--------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining