

================================================================
== Vitis HLS Report for 'buf_getv'
================================================================
* Date:           Tue Jun 18 12:24:18 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.615 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+-----------+-----------+-----------+-----+-----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |     Interval    | Pipeline|
    |   min   |    max    |    min    |    max    | min |    max    |   Type  |
    +---------+-----------+-----------+-----------+-----+-----------+---------+
    |        3|  268435463|  15.000 ns|  1.342 sec|    3|  268435463|       no|
    +---------+-----------+-----------+-----------+-----+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%select_ln555_loc = alloca i64 1"   --->   Operation 6 'alloca' 'select_ln555_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%current_read_byte_load_loc = alloca i64 1"   --->   Operation 7 'alloca' 'current_read_byte_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_03_loc = alloca i64 1"   --->   Operation 8 'alloca' 'p_03_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%temp_loc = alloca i64 1"   --->   Operation 9 'alloca' 'temp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%read_position_load = load i32 %read_position" [benchmarks/chstone/jpeg/src/jpeg_decode.c:593]   --->   Operation 10 'load' 'read_position_load' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.61>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%n_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %n"   --->   Operation 11 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln589 = zext i8 %n_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:589]   --->   Operation 12 'zext' 'zext_ln589' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.87ns)   --->   "%add_ln592 = add i9 %zext_ln589, i9 511" [benchmarks/chstone/jpeg/src/jpeg_decode.c:592]   --->   Operation 13 'add' 'add_ln592' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln589 = sext i9 %add_ln592" [benchmarks/chstone/jpeg/src/jpeg_decode.c:589]   --->   Operation 14 'sext' 'sext_ln589' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.14ns)   --->   "%p = sub i32 %sext_ln589, i32 %read_position_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:593]   --->   Operation 15 'sub' 'p' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln590 = trunc i32 %p" [benchmarks/chstone/jpeg/src/jpeg_decode.c:590]   --->   Operation 16 'trunc' 'trunc_ln590' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.14ns)   --->   "%icmp_ln594 = icmp_sgt  i32 %p, i32 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:594]   --->   Operation 17 'icmp' 'icmp_ln594' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.46ns)   --->   "%br_ln594 = br i1 %icmp_ln594, void %while.end, void %while.body.lr.ph" [benchmarks/chstone/jpeg/src/jpeg_decode.c:594]   --->   Operation 18 'br' 'br_ln594' <Predicate = true> <Delay = 0.46>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%CurHuffReadBuf_load = load i8 %CurHuffReadBuf"   --->   Operation 19 'load' 'CurHuffReadBuf_load' <Predicate = (icmp_ln594)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (0.46ns)   --->   "%targetBlock = call i1 @buf_getv_Pipeline_VITIS_LOOP_594_1, i32 %read_position_load, i8 %CurHuffReadBuf_load, i31 %trunc_ln590, i8 %temp_loc, i32 %p_03_loc, i32 %current_read_byte_load_loc, i8 %select_ln555_loc, i32 %current_read_byte, i32 %read_position" [benchmarks/chstone/jpeg/src/jpeg_decode.c:593]   --->   Operation 20 'call' 'targetBlock' <Predicate = (icmp_ln594)> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.27>
ST_3 : Operation 21 [1/2] (1.27ns)   --->   "%targetBlock = call i1 @buf_getv_Pipeline_VITIS_LOOP_594_1, i32 %read_position_load, i8 %CurHuffReadBuf_load, i31 %trunc_ln590, i8 %temp_loc, i32 %p_03_loc, i32 %current_read_byte_load_loc, i8 %select_ln555_loc, i32 %current_read_byte, i32 %read_position" [benchmarks/chstone/jpeg/src/jpeg_decode.c:593]   --->   Operation 21 'call' 'targetBlock' <Predicate = true> <Delay = 1.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%temp_loc_load = load i8 %temp_loc"   --->   Operation 22 'load' 'temp_loc_load' <Predicate = (icmp_ln594)> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%p_03_loc_load = load i32 %p_03_loc"   --->   Operation 23 'load' 'p_03_loc_load' <Predicate = (icmp_ln594)> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%current_read_byte_load = load i32 %current_read_byte_load_loc"   --->   Operation 24 'load' 'current_read_byte_load' <Predicate = (icmp_ln594)> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%select_ln555_loc_load = load i8 %select_ln555_loc"   --->   Operation 25 'load' 'select_ln555_loc_load' <Predicate = (icmp_ln594)> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln593 = br i1 %targetBlock, void %if.then, void %while.end.loopexit" [benchmarks/chstone/jpeg/src/jpeg_decode.c:593]   --->   Operation 26 'br' 'br_ln593' <Predicate = (icmp_ln594)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.46ns)   --->   "%store_ln0 = store i8 %select_ln555_loc_load, i8 %CurHuffReadBuf"   --->   Operation 27 'store' 'store_ln0' <Predicate = (icmp_ln594 & !targetBlock)> <Delay = 0.46>
ST_4 : Operation 28 [1/1] (1.14ns)   --->   "%sub_ln600 = sub i32 7, i32 %p_03_loc_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:600]   --->   Operation 28 'sub' 'sub_ln600' <Predicate = (icmp_ln594 & !targetBlock)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.50ns)   --->   "%store_ln600 = store i32 %sub_ln600, i32 %read_position" [benchmarks/chstone/jpeg/src/jpeg_decode.c:600]   --->   Operation 29 'store' 'store_ln600' <Predicate = (icmp_ln594 & !targetBlock)> <Delay = 0.50>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln601 = trunc i9 %add_ln592" [benchmarks/chstone/jpeg/src/jpeg_decode.c:601]   --->   Operation 30 'trunc' 'trunc_ln601' <Predicate = (icmp_ln594 & !targetBlock)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln601 = zext i5 %trunc_ln601" [benchmarks/chstone/jpeg/src/jpeg_decode.c:601]   --->   Operation 31 'zext' 'zext_ln601' <Predicate = (icmp_ln594 & !targetBlock)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%lmask_addr = getelementptr i32 %lmask, i64 0, i64 %zext_ln601" [benchmarks/chstone/jpeg/src/jpeg_decode.c:601]   --->   Operation 32 'getelementptr' 'lmask_addr' <Predicate = (icmp_ln594 & !targetBlock)> <Delay = 0.00>
ST_4 : Operation 33 [2/2] (1.29ns)   --->   "%lmask_load = load i5 %lmask_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:601]   --->   Operation 33 'load' 'lmask_load' <Predicate = (icmp_ln594 & !targetBlock)> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_4 : Operation 34 [1/1] (0.46ns)   --->   "%store_ln0 = store i8 %temp_loc_load, i8 %CurHuffReadBuf"   --->   Operation 34 'store' 'store_ln0' <Predicate = (icmp_ln594 & targetBlock)> <Delay = 0.46>
ST_4 : Operation 35 [1/1] (0.46ns)   --->   "%br_ln609 = br void %while.end" [benchmarks/chstone/jpeg/src/jpeg_decode.c:609]   --->   Operation 35 'br' 'br_ln609' <Predicate = (icmp_ln594 & targetBlock)> <Delay = 0.46>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln612 = trunc i9 %add_ln592" [benchmarks/chstone/jpeg/src/jpeg_decode.c:612]   --->   Operation 36 'trunc' 'trunc_ln612' <Predicate = (targetBlock) | (!icmp_ln594)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln612 = zext i5 %trunc_ln612" [benchmarks/chstone/jpeg/src/jpeg_decode.c:612]   --->   Operation 37 'zext' 'zext_ln612' <Predicate = (targetBlock) | (!icmp_ln594)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%lmask_addr_1 = getelementptr i32 %lmask, i64 0, i64 %zext_ln612" [benchmarks/chstone/jpeg/src/jpeg_decode.c:612]   --->   Operation 38 'getelementptr' 'lmask_addr_1' <Predicate = (targetBlock) | (!icmp_ln594)> <Delay = 0.00>
ST_4 : Operation 39 [2/2] (1.29ns)   --->   "%lmask_load_1 = load i5 %lmask_addr_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:612]   --->   Operation 39 'load' 'lmask_load_1' <Predicate = (targetBlock) | (!icmp_ln594)> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 5 <SV = 4> <Delay = 3.21>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln555 = zext i8 %temp_loc_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:555->benchmarks/chstone/jpeg/src/jpeg_decode.c:597]   --->   Operation 40 'zext' 'zext_ln555' <Predicate = (icmp_ln594 & !targetBlock)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (1.27ns)   --->   "%rv = shl i32 %current_read_byte_load, i32 %p_03_loc_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:596]   --->   Operation 41 'shl' 'rv' <Predicate = (icmp_ln594 & !targetBlock)> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln597 = store i32 %zext_ln555, i32 %current_read_byte" [benchmarks/chstone/jpeg/src/jpeg_decode.c:597]   --->   Operation 42 'store' 'store_ln597' <Predicate = (icmp_ln594 & !targetBlock)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.14ns)   --->   "%sub_ln599 = sub i32 8, i32 %p_03_loc_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:599]   --->   Operation 43 'sub' 'sub_ln599' <Predicate = (icmp_ln594 & !targetBlock)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (1.27ns)   --->   "%lshr_ln599 = lshr i32 %zext_ln555, i32 %sub_ln599" [benchmarks/chstone/jpeg/src/jpeg_decode.c:599]   --->   Operation 44 'lshr' 'lshr_ln599' <Predicate = (icmp_ln594 & !targetBlock)> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln601)   --->   "%rv_1 = or i32 %lshr_ln599, i32 %rv" [benchmarks/chstone/jpeg/src/jpeg_decode.c:599]   --->   Operation 45 'or' 'rv_1' <Predicate = (icmp_ln594 & !targetBlock)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/2] (1.29ns)   --->   "%lmask_load = load i5 %lmask_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:601]   --->   Operation 46 'load' 'lmask_load' <Predicate = (icmp_ln594 & !targetBlock)> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_5 : Operation 47 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln601 = and i32 %lmask_load, i32 %rv_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:601]   --->   Operation 47 'and' 'and_ln601' <Predicate = (icmp_ln594 & !targetBlock)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.50ns)   --->   "%br_ln601 = br void %cleanup" [benchmarks/chstone/jpeg/src/jpeg_decode.c:601]   --->   Operation 48 'br' 'br_ln601' <Predicate = (icmp_ln594 & !targetBlock)> <Delay = 0.50>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%p_0_lcssa = phi i32 %p_03_loc_load, void %while.end.loopexit, i32 %p, void %entry"   --->   Operation 49 'phi' 'p_0_lcssa' <Predicate = (targetBlock) | (!icmp_ln594)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.14ns)   --->   "%icmp_ln609 = icmp_eq  i32 %p_0_lcssa, i32 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:609]   --->   Operation 50 'icmp' 'icmp_ln609' <Predicate = (targetBlock) | (!icmp_ln594)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%current_read_byte_load_1 = load i32 %current_read_byte" [benchmarks/chstone/jpeg/src/jpeg_decode.c:612]   --->   Operation 51 'load' 'current_read_byte_load_1' <Predicate = (targetBlock) | (!icmp_ln594)> <Delay = 0.00>
ST_5 : Operation 52 [1/2] (1.29ns)   --->   "%lmask_load_1 = load i5 %lmask_addr_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:612]   --->   Operation 52 'load' 'lmask_load_1' <Predicate = (targetBlock) | (!icmp_ln594)> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln609 = br i1 %icmp_ln609, void %if.end12, void %if.then8" [benchmarks/chstone/jpeg/src/jpeg_decode.c:609]   --->   Operation 53 'br' 'br_ln609' <Predicate = (targetBlock) | (!icmp_ln594)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.14ns)   --->   "%p_10 = sub i32 0, i32 %p_0_lcssa" [benchmarks/chstone/jpeg/src/jpeg_decode.c:615]   --->   Operation 54 'sub' 'p_10' <Predicate = (targetBlock & !icmp_ln609) | (!icmp_ln594 & !icmp_ln609)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.28ns)   --->   "%xor_ln617 = xor i32 %p_0_lcssa, i32 4294967295" [benchmarks/chstone/jpeg/src/jpeg_decode.c:617]   --->   Operation 55 'xor' 'xor_ln617' <Predicate = (targetBlock & !icmp_ln609) | (!icmp_ln594 & !icmp_ln609)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.50ns)   --->   "%store_ln617 = store i32 %xor_ln617, i32 %read_position" [benchmarks/chstone/jpeg/src/jpeg_decode.c:617]   --->   Operation 56 'store' 'store_ln617' <Predicate = (targetBlock & !icmp_ln609) | (!icmp_ln594 & !icmp_ln609)> <Delay = 0.50>
ST_5 : Operation 57 [1/1] (1.27ns)   --->   "%lshr_ln618 = lshr i32 %current_read_byte_load_1, i32 %p_10" [benchmarks/chstone/jpeg/src/jpeg_decode.c:618]   --->   Operation 57 'lshr' 'lshr_ln618' <Predicate = (targetBlock & !icmp_ln609) | (!icmp_ln594 & !icmp_ln609)> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.28ns)   --->   "%and_ln618 = and i32 %lmask_load_1, i32 %lshr_ln618" [benchmarks/chstone/jpeg/src/jpeg_decode.c:618]   --->   Operation 58 'and' 'and_ln618' <Predicate = (targetBlock & !icmp_ln609) | (!icmp_ln594 & !icmp_ln609)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.50ns)   --->   "%br_ln618 = br void %cleanup" [benchmarks/chstone/jpeg/src/jpeg_decode.c:618]   --->   Operation 59 'br' 'br_ln618' <Predicate = (targetBlock & !icmp_ln609) | (!icmp_ln594 & !icmp_ln609)> <Delay = 0.50>
ST_5 : Operation 60 [1/1] (0.50ns)   --->   "%store_ln610 = store i32 4294967295, i32 %read_position" [benchmarks/chstone/jpeg/src/jpeg_decode.c:610]   --->   Operation 60 'store' 'store_ln610' <Predicate = (targetBlock & icmp_ln609) | (!icmp_ln594 & icmp_ln609)> <Delay = 0.50>
ST_5 : Operation 61 [1/1] (0.28ns)   --->   "%and_ln612 = and i32 %lmask_load_1, i32 %current_read_byte_load_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:612]   --->   Operation 61 'and' 'and_ln612' <Predicate = (targetBlock & icmp_ln609) | (!icmp_ln594 & icmp_ln609)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.50ns)   --->   "%br_ln612 = br void %cleanup" [benchmarks/chstone/jpeg/src/jpeg_decode.c:612]   --->   Operation 62 'br' 'br_ln612' <Predicate = (targetBlock & icmp_ln609) | (!icmp_ln594 & icmp_ln609)> <Delay = 0.50>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%retval_0 = phi i32 %and_ln601, void %if.then, i32 %and_ln618, void %if.end12, i32 %and_ln612, void %if.then8" [benchmarks/chstone/jpeg/src/jpeg_decode.c:601]   --->   Operation 63 'phi' 'retval_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln619 = ret i32 %retval_0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:619]   --->   Operation 64 'ret' 'ret_ln619' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 3.615ns
The critical path consists of the following:
	wire read operation ('n') on port 'n' [6]  (0.000 ns)
	'add' operation 9 bit ('n', benchmarks/chstone/jpeg/src/jpeg_decode.c:592) [12]  (0.871 ns)
	'sub' operation 32 bit ('p', benchmarks/chstone/jpeg/src/jpeg_decode.c:593) [15]  (1.142 ns)
	'icmp' operation 1 bit ('icmp_ln594', benchmarks/chstone/jpeg/src/jpeg_decode.c:594) [17]  (1.142 ns)
	'call' operation 1 bit ('targetBlock', benchmarks/chstone/jpeg/src/jpeg_decode.c:593) to 'buf_getv_Pipeline_VITIS_LOOP_594_1' [21]  (0.460 ns)

 <State 3>: 1.271ns
The critical path consists of the following:
	'call' operation 1 bit ('targetBlock', benchmarks/chstone/jpeg/src/jpeg_decode.c:593) to 'buf_getv_Pipeline_VITIS_LOOP_594_1' [21]  (1.271 ns)

 <State 4>: 1.644ns
The critical path consists of the following:
	'load' operation 32 bit ('p_03_loc_load') on local variable 'p_03_loc' [23]  (0.000 ns)
	'sub' operation 32 bit ('sub_ln600', benchmarks/chstone/jpeg/src/jpeg_decode.c:600) [35]  (1.142 ns)
	'store' operation 0 bit ('store_ln600', benchmarks/chstone/jpeg/src/jpeg_decode.c:600) of variable 'sub_ln600', benchmarks/chstone/jpeg/src/jpeg_decode.c:600 on static variable 'read_position' [36]  (0.502 ns)

 <State 5>: 3.212ns
The critical path consists of the following:
	'sub' operation 32 bit ('sub_ln599', benchmarks/chstone/jpeg/src/jpeg_decode.c:599) [32]  (1.142 ns)
	'lshr' operation 32 bit ('lshr_ln599', benchmarks/chstone/jpeg/src/jpeg_decode.c:599) [33]  (1.279 ns)
	'or' operation 32 bit ('rv', benchmarks/chstone/jpeg/src/jpeg_decode.c:599) [34]  (0.000 ns)
	'and' operation 32 bit ('and_ln601', benchmarks/chstone/jpeg/src/jpeg_decode.c:601) [41]  (0.289 ns)
	multiplexor before 'phi' operation 32 bit ('retval_0', benchmarks/chstone/jpeg/src/jpeg_decode.c:601) with incoming values : ('and_ln601', benchmarks/chstone/jpeg/src/jpeg_decode.c:601) ('and_ln618', benchmarks/chstone/jpeg/src/jpeg_decode.c:618) ('and_ln612', benchmarks/chstone/jpeg/src/jpeg_decode.c:612) [67]  (0.502 ns)
	'phi' operation 32 bit ('retval_0', benchmarks/chstone/jpeg/src/jpeg_decode.c:601) with incoming values : ('and_ln601', benchmarks/chstone/jpeg/src/jpeg_decode.c:601) ('and_ln618', benchmarks/chstone/jpeg/src/jpeg_decode.c:618) ('and_ln612', benchmarks/chstone/jpeg/src/jpeg_decode.c:612) [67]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
