
################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : moresimple
#     Report Created by: xph2app003
#     Report Created on:  Tue Jun  6 10:56:05 2017
#     Working Directory: /tp/xph2app/xph2app003/Prj_conception/Design/spy
#     SpyGlass Version : 5.6.0
#     Policy Name      : SpyGlass(5.6.0)
#                        dft(5.6.0)
#                        dft_dsm(5.6.0)
#
#     Total Number of Generated Messages :         19
#     Number of Waived Messages          :          0
#     Number of Reported Messages        :         19
#     Number of Overlimit Messages       :          0
#
#
################################################################################

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
MORESIMPLE REPORT:


############### BuiltIn -> RuleGroup=Design Read ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                    Alias                   Severity    File                                                                                 Line    Wt    Message
======================================================================================
[1]      DetectTopDesignUnits    DetectTopDesignUnits    Info        ../vhd/cordic.vhd                                                                    16      2     Architecture CORDIC_top.A is a top level design unit
[0]      ElabSummary             ElabSummary             Info        ./spyglass-1/dft/dft_dsm_best_practice/spyglass_reports/SpyGlass/elab_summary.rpt    0       2     Please refer file './spyglass-1/dft/dft_dsm_best_practice/spyglass_reports/SpyGlass/elab_summary.rpt' for elab summary report
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### Non-BuiltIn -> Goal=dft/dft_dsm_best_practice ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                             Alias                            Severity        File                                                                                  Line    Wt    Message
======================================================================================
[2]      dftMandatory_Constraint_Check    mandatory_constraint_check       InputWarning    ./spyglass-1/dft/dft_dsm_best_practice/spyglass_reports/dft/dft_mandatory_sgdc.rpt    21      10    One or more mandatory constraints missing in module 'CORDIC_top.A'. Please see summary report in the reported file
[12]     Info_DftDebugData                Info_DftDebugData                Info            ../vhd/cordic.vhd                                                                     16      1     DFT data for design block 'CORDIC_top.A'
[4]      Info_atSpeedClock                Info_atSpeedClock                Info            ../vhd/cordic.vhd                                                                     16      10    No at-speed test clocks found in design 'CORDIC_top.A'
[6]      Info_noAtspeed                   Info_noAtspeed                   Info            ../vhd/cordic.vhd                                                                     16      1     Constraint 'no_atspeed' is not specified for design 'CORDIC_top'
[C]      Info_synthRedundant              Info_synthRedundant              Info            ../vhd/cordic.vhd                                                                     16      10    In RTL design : 418 faults in 'CORDIC_top.A' are synthesis redundant
[11]     Info_testclock                   showSimVal                       Info            ../vhd/cordic.vhd                                                                     16      10    Constraint 'clock -testclock' missing in design 'CORDIC_top.A'
[D]      Info_testmode                    showSimVal                       Info            ../vhd/cordic.vhd                                                                     16      10    'Shift mode' simulation value for design 'CORDIC_top.A' is displayed
[E]      Info_testmode                    showSimVal                       Info            ../vhd/cordic.vhd                                                                     16      10    'Capture mode' simulation value for design 'CORDIC_top.A' is displayed
[F]      Info_testmode                    showSimVal                       Info            ../vhd/cordic.vhd                                                                     16      10    'Capture atspeed mode' simulation value for design 'CORDIC_top.A' is displayed
[10]     Info_testmode                    showSimVal                       Info            ../vhd/cordic.vhd                                                                     16      10    'Functional mode' simulation value for design 'CORDIC_top.A' is displayed
[5]      Info_transitionCoverage          showCause                        Info            ../vhd/cordic.vhd                                                                     16      10    Transition (LOC) coverage estimate for design 'CORDIC_top.A': fault_coverage = 0.0% and test_coverage = 0.0%
[7]      Info_transitionCoverage_audit    Info_transitionCoverage_audit    Info            ../vhd/cordic.vhd                                                                     16      10    For Design Unit 'CORDIC_top.A' [Step 1: NON_SCAN_FF], transition Fault-Coverage = 6.2% transition Test-Coverage = 6.2%
[8]      Info_transitionCoverage_audit    Info_transitionCoverage_audit    Info            ../vhd/cordic.vhd                                                                     16      10    For Design Unit 'CORDIC_top.A' [Step 4: NO_ATSPEED_CLOCK], transition Fault-Coverage = 99.3% transition Test-Coverage = 99.3%
[9]      Info_transitionCoverage_audit    Info_transitionCoverage_audit    Info            ../vhd/cordic.vhd                                                                     16      10    For Design Unit 'CORDIC_top.A' [Step 9: ATSPEED_TESTMODE], transition Fault-Coverage = 99.3% transition Test-Coverage = 99.3%
[A]      Info_transitionCoverage_audit    Info_transitionCoverage_audit    Info            ../vhd/cordic.vhd                                                                     16      10    For Design Unit 'CORDIC_top.A' [Step 12: HANGING_TERM], transition Fault-Coverage = 100.0% transition Test-Coverage = 100.0%
[B]      Info_transitionCoverage_audit    Info_transitionCoverage_audit    Info            ../vhd/cordic.vhd                                                                     16      10    For Design Unit 'CORDIC_top.A' [Step 15: PG_NETS], transition Fault-Coverage = 100.0% transition Test-Coverage = 100.0%
[3]      dftOptional_Constraint_Check     optional_constraint_check        Info            ./spyglass-1/dft/dft_dsm_best_practice/spyglass_reports/dft/dft_optional_sgdc.rpt     21      10    One or more optional constraints missing in module 'CORDIC_top.A'. Please see summary report in the reported file
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
