ModuleName full_adder
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w0
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 120 ,Y1: 120 ,X2: 136 ,Y2: 120
End
Branches
End
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 120 ,Y1: 136 ,X2: 136 ,Y2: 136
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 280 ,Y1: 120 ,X2: 312 ,Y2: 120
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 120 ,Y1: 152 ,X2: 304 ,Y2: 152
Edge X1: 304 ,Y1: 136 ,X2: 304 ,Y2: 152
Edge X1: 304 ,Y1: 136 ,X2: 312 ,Y2: 136
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 456 ,Y1: 136 ,X2: 464 ,Y2: 136
Edge X1: 464 ,Y1: 136 ,X2: 464 ,Y2: 152
Edge X1: 464 ,Y1: 152 ,X2: 480 ,Y2: 152
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 280 ,Y1: 136 ,X2: 288 ,Y2: 136
Edge X1: 288 ,Y1: 136 ,X2: 288 ,Y2: 168
Edge X1: 288 ,Y1: 168 ,X2: 480 ,Y2: 168
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 544 ,Y1: 160 ,X2: 552 ,Y2: 160
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 456 ,Y1: 120 ,X2: 552 ,Y2: 120
End
Branches
End
End
Ports
Port Left: 120 Top: 120 ,Orientation: 0
Portname: A ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 120 Top: 136 ,Orientation: 0
Portname: B ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 120 Top: 152 ,Orientation: 0
Portname: Cin ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 552 Top: 120 ,Orientation: 0
Portname: S ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 552 Top: 160 ,Orientation: 0
Portname: C ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 160 Top: 112
Name: s0
LibraryName: (NoLibraryName)
IpName: half_adder
SymbolParameters
End
Symbol Left: 336 Top: 112
Name: s1
LibraryName: (NoLibraryName)
IpName: half_adder
SymbolParameters
End
Symbol Left: 480 Top: 144
Name: s2
LibraryName: PNULib
IpName: PNU_OR2
SymbolParameters
End
End
Texts
End
Links
End
