

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Thu Dec 24 18:39:47 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        proj_memory_porting_and_ii
* Solution:       step4
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.400|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------------------------------------------+
    |  Latency  |  Interval |                   Pipeline                  |
    | min | max | min | max |                     Type                    |
    +-----+-----+-----+-----+---------------------------------------------+
    |    4|    5|    3|    3| loop rewind(delay=0 initiation interval(s)) |
    +-----+-----+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- I_LOOP  |    4|    4|         3|          1|          1|     3|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      6|       -|      -|
|Expression       |        -|      0|       0|    146|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     45|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     57|
|Register         |        -|      -|     172|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      6|     172|    248|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |matrixmul_mux_32_bkb_U1  |matrixmul_mux_32_bkb  |        0|      0|  0|  15|
    |matrixmul_mux_32_bkb_U2  |matrixmul_mux_32_bkb  |        0|      0|  0|  15|
    |matrixmul_mux_32_bkb_U3  |matrixmul_mux_32_bkb  |        0|      0|  0|  15|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      0|  0|  45|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrixmul_mac_mulcud_U4  |matrixmul_mac_mulcud  | i0 * i1 + i2 |
    |matrixmul_mac_mulcud_U6  |matrixmul_mac_mulcud  | i0 * i1 + i2 |
    |matrixmul_mac_mulcud_U8  |matrixmul_mac_mulcud  | i0 * i1 + i2 |
    |matrixmul_mac_muldEe_U5  |matrixmul_mac_muldEe  | i0 + i1 * i2 |
    |matrixmul_mac_muldEe_U7  |matrixmul_mac_muldEe  | i0 + i1 * i2 |
    |matrixmul_mac_muldEe_U9  |matrixmul_mac_muldEe  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp_7_0_2_fu_307_p2  |     *    |      0|  0|  41|           8|           8|
    |tmp_7_1_2_fu_317_p2  |     *    |      0|  0|  41|           8|           8|
    |tmp_7_2_2_fu_327_p2  |     *    |      0|  0|  41|           8|           8|
    |i_fu_333_p2          |     +    |      0|  0|  10|           2|           1|
    |ap_condition_139     |    and   |      0|  0|   2|           1|           1|
    |exitcond2_fu_339_p2  |   icmp   |      0|  0|   9|           2|           3|
    |ap_enable_pp0        |    xor   |      0|  0|   2|           1|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 146|          30|          31|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  15|          3|    1|          3|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2      |   9|          2|    1|          2|
    |ap_phi_mux_i1_phi_fu_237_p6  |  15|          3|    2|          6|
    |i1_reg_233                   |   9|          2|    2|          4|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  57|         12|    7|         17|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |b_0_0_read_reg_428               |   8|   0|    8|          0|
    |b_0_1_read_reg_448               |   8|   0|    8|          0|
    |b_0_2_read_reg_463               |   8|   0|    8|          0|
    |b_1_0_read_reg_438               |   8|   0|    8|          0|
    |b_1_1_read_reg_453               |   8|   0|    8|          0|
    |b_1_2_read_reg_468               |   8|   0|    8|          0|
    |exitcond2_reg_483                |   1|   0|    1|          0|
    |exitcond2_reg_483_pp0_iter1_reg  |   1|   0|    1|          0|
    |i1_reg_233                       |   2|   0|    2|          0|
    |i1_reg_233_pp0_iter1_reg         |   2|   0|    2|          0|
    |i_reg_478                        |   2|   0|    2|          0|
    |temp_3_0_2_reg_487               |  16|   0|   16|          0|
    |temp_3_1_2_reg_492               |  16|   0|   16|          0|
    |temp_3_2_2_reg_497               |  16|   0|   16|          0|
    |tmp_1_reg_423                    |   8|   0|    8|          0|
    |tmp_4_reg_433                    |   8|   0|    8|          0|
    |tmp_7_0_2_reg_443                |  16|   0|   16|          0|
    |tmp_7_1_2_reg_458                |  16|   0|   16|          0|
    |tmp_7_2_2_reg_473                |  16|   0|   16|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 172|   0|  172|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done         | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_0_0           |  in |    8|   ap_none  |     a_0_0    |    pointer   |
|a_0_1           |  in |    8|   ap_none  |     a_0_1    |    pointer   |
|a_0_2           |  in |    8|   ap_none  |     a_0_2    |    pointer   |
|a_1_0           |  in |    8|   ap_none  |     a_1_0    |    pointer   |
|a_1_1           |  in |    8|   ap_none  |     a_1_1    |    pointer   |
|a_1_2           |  in |    8|   ap_none  |     a_1_2    |    pointer   |
|a_2_0           |  in |    8|   ap_none  |     a_2_0    |    pointer   |
|a_2_1           |  in |    8|   ap_none  |     a_2_1    |    pointer   |
|a_2_2           |  in |    8|   ap_none  |     a_2_2    |    pointer   |
|b_0_0           |  in |    8|   ap_none  |     b_0_0    |    pointer   |
|b_0_1           |  in |    8|   ap_none  |     b_0_1    |    pointer   |
|b_0_2           |  in |    8|   ap_none  |     b_0_2    |    pointer   |
|b_1_0           |  in |    8|   ap_none  |     b_1_0    |    pointer   |
|b_1_1           |  in |    8|   ap_none  |     b_1_1    |    pointer   |
|b_1_2           |  in |    8|   ap_none  |     b_1_2    |    pointer   |
|b_2_0           |  in |    8|   ap_none  |     b_2_0    |    pointer   |
|b_2_1           |  in |    8|   ap_none  |     b_2_1    |    pointer   |
|b_2_2           |  in |    8|   ap_none  |     b_2_2    |    pointer   |
|res_0_address0  | out |    2|  ap_memory |     res_0    |     array    |
|res_0_ce0       | out |    1|  ap_memory |     res_0    |     array    |
|res_0_we0       | out |    1|  ap_memory |     res_0    |     array    |
|res_0_d0        | out |   16|  ap_memory |     res_0    |     array    |
|res_1_address0  | out |    2|  ap_memory |     res_1    |     array    |
|res_1_ce0       | out |    1|  ap_memory |     res_1    |     array    |
|res_1_we0       | out |    1|  ap_memory |     res_1    |     array    |
|res_1_d0        | out |   16|  ap_memory |     res_1    |     array    |
|res_2_address0  | out |    2|  ap_memory |     res_2    |     array    |
|res_2_ce0       | out |    1|  ap_memory |     res_2    |     array    |
|res_2_we0       | out |    1|  ap_memory |     res_2    |     array    |
|res_2_d0        | out |   16|  ap_memory |     res_2    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

