{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "fifo_top:u_fifo_top " "Starting Logic Optimization and Technology Mapping for Partition fifo_top:u_fifo_top" {  } { { "../../../User/Verilog/top.v" "u_fifo_top" { Text "D:/project/fpga_training/User/Verilog/top.v" 71 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 2 1610249718271 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../../User/Verilog/fifo_controller/fifo_data_check.v" "" { Text "D:/project/fpga_training/User/Verilog/fifo_controller/fifo_data_check.v" 22 -1 0 } } { "../../../User/Verilog/fifo_controller/fifo_data_check.v" "" { Text "D:/project/fpga_training/User/Verilog/fifo_controller/fifo_data_check.v" 32 -1 0 } } { "sld_buffer_manager.vhd" "" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 2 1610249718300 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 2 1610249718300 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "fifo_top:u_fifo_top " "Timing-Driven Synthesis is running on partition \"fifo_top:u_fifo_top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 2 1610249718666 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 2 1610249718986 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "fifo_top:u_fifo_top\|fifo_rd_data\[0\] " "Logic cell \"fifo_top:u_fifo_top\|fifo_rd_data\[0\]\"" {  } { { "../../../User/Verilog/fifo_controller/fifo_top.v" "fifo_rd_data\[0\]" { Text "D:/project/fpga_training/User/Verilog/fifo_controller/fifo_top.v" 22 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 2 1610249718991 ""} { "Info" "ISCL_SCL_CELL_NAME" "fifo_top:u_fifo_top\|fifo_rd_data\[1\] " "Logic cell \"fifo_top:u_fifo_top\|fifo_rd_data\[1\]\"" {  } { { "../../../User/Verilog/fifo_controller/fifo_top.v" "fifo_rd_data\[1\]" { Text "D:/project/fpga_training/User/Verilog/fifo_controller/fifo_top.v" 22 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 2 1610249718991 ""} { "Info" "ISCL_SCL_CELL_NAME" "fifo_top:u_fifo_top\|fifo_rd_data\[2\] " "Logic cell \"fifo_top:u_fifo_top\|fifo_rd_data\[2\]\"" {  } { { "../../../User/Verilog/fifo_controller/fifo_top.v" "fifo_rd_data\[2\]" { Text "D:/project/fpga_training/User/Verilog/fifo_controller/fifo_top.v" 22 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 2 1610249718991 ""} { "Info" "ISCL_SCL_CELL_NAME" "fifo_top:u_fifo_top\|fifo_rd_data\[3\] " "Logic cell \"fifo_top:u_fifo_top\|fifo_rd_data\[3\]\"" {  } { { "../../../User/Verilog/fifo_controller/fifo_top.v" "fifo_rd_data\[3\]" { Text "D:/project/fpga_training/User/Verilog/fifo_controller/fifo_top.v" 22 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 2 1610249718991 ""} { "Info" "ISCL_SCL_CELL_NAME" "fifo_top:u_fifo_top\|fifo_rd_data\[4\] " "Logic cell \"fifo_top:u_fifo_top\|fifo_rd_data\[4\]\"" {  } { { "../../../User/Verilog/fifo_controller/fifo_top.v" "fifo_rd_data\[4\]" { Text "D:/project/fpga_training/User/Verilog/fifo_controller/fifo_top.v" 22 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 2 1610249718991 ""} { "Info" "ISCL_SCL_CELL_NAME" "fifo_top:u_fifo_top\|fifo_rd_data\[5\] " "Logic cell \"fifo_top:u_fifo_top\|fifo_rd_data\[5\]\"" {  } { { "../../../User/Verilog/fifo_controller/fifo_top.v" "fifo_rd_data\[5\]" { Text "D:/project/fpga_training/User/Verilog/fifo_controller/fifo_top.v" 22 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 2 1610249718991 ""} { "Info" "ISCL_SCL_CELL_NAME" "fifo_top:u_fifo_top\|fifo_rd_data\[6\] " "Logic cell \"fifo_top:u_fifo_top\|fifo_rd_data\[6\]\"" {  } { { "../../../User/Verilog/fifo_controller/fifo_top.v" "fifo_rd_data\[6\]" { Text "D:/project/fpga_training/User/Verilog/fifo_controller/fifo_top.v" 22 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 2 1610249718991 ""} { "Info" "ISCL_SCL_CELL_NAME" "fifo_top:u_fifo_top\|fifo_rd_data\[7\] " "Logic cell \"fifo_top:u_fifo_top\|fifo_rd_data\[7\]\"" {  } { { "../../../User/Verilog/fifo_controller/fifo_top.v" "fifo_rd_data\[7\]" { Text "D:/project/fpga_training/User/Verilog/fifo_controller/fifo_top.v" 22 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 2 1610249718991 ""} { "Info" "ISCL_SCL_CELL_NAME" "fifo_top:u_fifo_top\|fifo_rd_usedw\[4\] " "Logic cell \"fifo_top:u_fifo_top\|fifo_rd_usedw\[4\]\"" {  } { { "../../../User/Verilog/fifo_controller/fifo_top.v" "fifo_rd_usedw\[4\]" { Text "D:/project/fpga_training/User/Verilog/fifo_controller/fifo_top.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 2 1610249718991 ""} { "Info" "ISCL_SCL_CELL_NAME" "fifo_top:u_fifo_top\|fifo_rd_usedw\[3\] " "Logic cell \"fifo_top:u_fifo_top\|fifo_rd_usedw\[3\]\"" {  } { { "../../../User/Verilog/fifo_controller/fifo_top.v" "fifo_rd_usedw\[3\]" { Text "D:/project/fpga_training/User/Verilog/fifo_controller/fifo_top.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 2 1610249718991 ""} { "Info" "ISCL_SCL_CELL_NAME" "fifo_top:u_fifo_top\|fifo_rd_usedw\[2\] " "Logic cell \"fifo_top:u_fifo_top\|fifo_rd_usedw\[2\]\"" {  } { { "../../../User/Verilog/fifo_controller/fifo_top.v" "fifo_rd_usedw\[2\]" { Text "D:/project/fpga_training/User/Verilog/fifo_controller/fifo_top.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 2 1610249718991 ""} { "Info" "ISCL_SCL_CELL_NAME" "fifo_top:u_fifo_top\|fifo_rd_usedw\[1\] " "Logic cell \"fifo_top:u_fifo_top\|fifo_rd_usedw\[1\]\"" {  } { { "../../../User/Verilog/fifo_controller/fifo_top.v" "fifo_rd_usedw\[1\]" { Text "D:/project/fpga_training/User/Verilog/fifo_controller/fifo_top.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 2 1610249718991 ""} { "Info" "ISCL_SCL_CELL_NAME" "fifo_top:u_fifo_top\|fifo_rd_usedw\[0\] " "Logic cell \"fifo_top:u_fifo_top\|fifo_rd_usedw\[0\]\"" {  } { { "../../../User/Verilog/fifo_controller/fifo_top.v" "fifo_rd_usedw\[0\]" { Text "D:/project/fpga_training/User/Verilog/fifo_controller/fifo_top.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 2 1610249718991 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 2 1610249718991 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1145 " "Implemented 1145 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 2 1610249719002 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 2 1610249719002 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1034 " "Implemented 1034 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 2 1610249719002 ""} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Implemented 72 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 2 1610249719002 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 2 1610249719002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 2 1610249719087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 10 11:35:19 2021 " "Processing ended: Sun Jan 10 11:35:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 2 1610249719087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 2 1610249719087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 2 1610249719087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 2 1610249719087 ""}
