-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_4_ROM_AUTfYi is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_4_ROM_AUTfYi is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "00111100110100000111010110111001", 1 => "10111100010111110011100000100000", 2 => "10111101001111001001101100000100", 3 => "10111100101110010000111101100101", 
    4 => "00111011110001101111101011001100", 5 => "10111101000111000001100010010110", 6 => "10111011110111000011100000000010", 7 => "10111100111011000111100000010111", 
    8 => "10111100000000000101111011000010", 9 => "10111101000000000011010000001010", 10 => "00111100001101111010110010111100", 11 => "10111100110001001111110100010011", 
    12 => "00111100110100101100010011110100", 13 => "10111101100110011100010000011110", 14 => "10111011111001101100111110111110", 15 => "00111100011010111101111000111000", 
    16 => "00111100111001111110011100111101", 17 => "00111101001011101011010010100100", 18 => "00111011010110010101111011101110", 19 => "00111100001100101101010011010111", 
    20 => "10111100101001101101101001111000", 21 => "00111100011011000110111010100110", 22 => "10111011100000010110001001001001", 23 => "00111100110100111000110011011111", 
    24 => "00111100011011010110000000110110", 25 => "10111101100100000010101101011011", 26 => "10111100110111101110110011111100", 27 => "10111010101110110010010010111011", 
    28 => "00111101000111110010000110100011", 29 => "00111100100000100101001001010100", 30 => "00111011100100100011011111011100", 31 => "00111101000000010100110011010111", 
    32 => "10111010101000101010100000000101", 33 => "00111101001000000110101111111100", 34 => "10111100101000110111010101001010", 35 => "00111100101000000001110101111110", 
    36 => "00111100000001010011100000111011", 37 => "00111011111001001100110101100001", 38 => "00111100010010000000011001100101", 39 => "10111100000111011000011101011001", 
    40 => "00111100100110001100010010101101", 41 => "00111101001110100100110100111101", 42 => "10111101000111010011011011101001", 43 => "00111100110001011001010011110010", 
    44 => "00111101000011100110100010101010", 45 => "10111100011011101110001110000000", 46 => "00111101000110011111111001100100", 47 => "00111100110110100010110100010101", 
    48 => "10111100110000001010100011001111", 49 => "00111100101101011100001101011100", 50 => "00111101001000011001011101100100", 51 => "10111100110100111001001011001110", 
    52 => "00111101010100101111001000110110", 53 => "00111100110111100011011011100010", 54 => "00111100100010100010111000100111", 55 => "00111100101000111001001111000100", 
    56 => "10111101000011000000101010000100", 57 => "10111101010100100000101111010011", 58 => "10111100001100011001111111010000", 59 => "00111011100011110101001100100001", 
    60 => "00111100101000001000111011000010", 61 => "10111101101011000001111101110000", 62 => "00111100001111010101001110000000", 63 => "10111100111001110010011110101101", 
    64 => "00111100001100111000110000000100", 65 => "00111011101110000010001011010010", 66 => "00111101101011000111100000001011", 67 => "10111100101110101101100010101111", 
    68 => "10111100100101100110110011010111", 69 => "00111100110000011110000111001010", 70 => "10111100000100110100100110001110", 71 => "00111011101001111111100001101000", 
    72 => "10111100111010010010001100001000", 73 => "00111011101001001111011001011011", 74 => "00111101010101100100011000111100", 75 => "00111101001100101001111101011111", 
    76 => "10111100101110111000000010000001", 77 => "00111101000000101101011101001001", 78 => "00111100111011000010101010000111", 79 => "10111100100110111110100100100000", 
    80 => "10111100001111101100001110111010", 81 => "00111101000011100010111000100001", 82 => "10111100100001011011010011100011", 83 => "00111011100000000110110110100100", 
    84 => "10111101010011100100010100001101", 85 => "00111101100111111011001110110000", 86 => "00111100000100001101000001000101", 87 => "10111100000111101011001101100101", 
    88 => "10111100011010111011010111001101", 89 => "00111011010101000110000000011100", 90 => "10111011111111000111110011110111", 91 => "00111100010000001011101100010111", 
    92 => "00111100111010110110110101110000", 93 => "00111101000111110110010000010010", 94 => "10111100100100011000011010000111", 95 => "00111100110000100001100010010000", 
    96 => "00111101000110010110101011010011", 97 => "00111100101000110110001000000110", 98 => "00111100100011101001110000000101", 99 => "10111101111010100000100100111010");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

