<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CSFBGA285.
The -d option is LFE5U-25F.
Using package CSFBGA285.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-25F

### Package : CSFBGA285

### Speed   : 6

##########################################################

                                                          

Optimization goal = Timing
Top-level module name = hyperram_tb.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.5/ispfpga/sa5p00/data (searchpath added)
-p C:/Users/Damian/Desktop/Upwork/CamilaFPGA/Project/hyperram (searchpath added)
-p C:/Users/Damian/Desktop/Upwork/CamilaFPGA/Project (searchpath added)
VHDL library = work
VHDL design file = C:/Users/Damian/Desktop/Upwork/CamilaFPGA/Project/hyperram.vhd
VHDL design file = C:/Users/Damian/Desktop/Upwork/CamilaFPGA/Project/hyperram_tb.vhd
VHDL design file = C:/Users/Damian/Desktop/Upwork/CamilaFPGA/Project/clk_div_2.vhd
NGD file = HyperRAM_hyperram.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.5/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "C:/Users/Damian/Desktop/Upwork/CamilaFPGA/Project/hyperram". VHDL-1504
Analyzing VHDL file c:/users/damian/desktop/upwork/camilafpga/project/hyperram.vhd. VHDL-1481
INFO - synthesis: c:/users/damian/desktop/upwork/camilafpga/project/hyperram.vhd(10): analyzing entity hram_interface. VHDL-1012
INFO - synthesis: c:/users/damian/desktop/upwork/camilafpga/project/hyperram.vhd(54): analyzing architecture arc. VHDL-1010
Analyzing VHDL file c:/users/damian/desktop/upwork/camilafpga/project/hyperram_tb.vhd. VHDL-1481
INFO - synthesis: c:/users/damian/desktop/upwork/camilafpga/project/hyperram_tb.vhd(4): analyzing entity hyperram_tb. VHDL-1012
INFO - synthesis: c:/users/damian/desktop/upwork/camilafpga/project/hyperram_tb.vhd(30): analyzing architecture arc. VHDL-1010
Analyzing VHDL file c:/users/damian/desktop/upwork/camilafpga/project/clk_div_2.vhd. VHDL-1481
INFO - synthesis: c:/users/damian/desktop/upwork/camilafpga/project/clk_div_2.vhd(8): analyzing entity clk_div_2. VHDL-1012
INFO - synthesis: c:/users/damian/desktop/upwork/camilafpga/project/clk_div_2.vhd(18): analyzing architecture arc. VHDL-1010
unit hyperram_tb is not yet analyzed. VHDL-1485
c:/users/damian/desktop/upwork/camilafpga/project/hyperram_tb.vhd(4): executing hyperram_tb(arc)

WARNING - synthesis: c:/users/damian/desktop/upwork/camilafpga/project/hyperram_tb.vhd(147): synthesis ignores all but the first waveform. VHDL-1263
ERROR - synthesis: c:/users/damian/desktop/upwork/camilafpga/project/hyperram_tb.vhd(154): wait statement without UNTIL clause not supported for synthesis. VHDL-1296



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
