Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Jul 11 16:23:01 2018
| Host         : dhcp-130-148.ucsc.edu running 64-bit Scientific Linux CERN SLC release 6.10 (Carbon)
| Command      : report_timing_summary -max_paths 10 -file aurora_8_pair_top_timing_summary_routed.rpt -rpx aurora_8_pair_top_timing_summary_routed.rpx -warn_on_violation
| Design       : aurora_8_pair_top
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.673        0.000                      0                26755        0.030        0.000                      0                26755        0.062        0.000                       0                 13816  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sysclk_in_p                                                                                 {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_2                                                                        {0.000 3.125}        6.250           160.000         
  clk_out2_clk_wiz_2                                                                        {0.000 12.500}       25.000          40.000          
  clk_out3_clk_wiz_2                                                                        {0.000 50.000}       100.000         10.000          
  clk_out4_clk_wiz_2                                                                        {0.000 1.250}        2.500           400.000         
  clk_out5_clk_wiz_2                                                                        {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_2                                                                        {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.528        0.000                      0                  930        0.051        0.000                      0                  930       15.732        0.000                       0                   485  
sysclk_in_p                                                                                                                                                                                                                                   1.100        0.000                       0                     1  
  clk_out1_clk_wiz_2                                                                                                                                                                                                                          4.842        0.000                       0                    42  
  clk_out2_clk_wiz_2                                                                              7.182        0.000                      0                11803        0.069        0.000                      0                11803       11.732        0.000                       0                  7533  
  clk_out3_clk_wiz_2                                                                             93.658        0.000                      0                 9630        0.030        0.000                      0                 9630       49.600        0.000                       0                  5161  
  clk_out4_clk_wiz_2                                                                                                                                                                                                                          0.062        0.000                       0                    11  
  clk_out5_clk_wiz_2                                                                             16.290        0.000                      0                  986        0.094        0.000                      0                  986        9.600        0.000                       0                   580  
  clkfbout_clk_wiz_2                                                                                                                                                                                                                          3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_clk_wiz_2  clk_out2_clk_wiz_2       19.140        0.000                      0                 1302        0.082        0.000                      0                 1302  
clk_out2_clk_wiz_2  clk_out3_clk_wiz_2        7.572        0.000                      0                 4663        0.097        0.000                      0                 4663  
clk_out2_clk_wiz_2  clk_out5_clk_wiz_2        2.109        0.000                      0                   64        0.537        0.000                      0                   64  
clk_out3_clk_wiz_2  clk_out5_clk_wiz_2       18.014        0.000                      0                   32        0.099        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out2_clk_wiz_2                                                                          clk_out2_clk_wiz_2                                                                                8.968        0.000                      0                  153        0.261        0.000                      0                  153  
**async_default**                                                                           clk_out2_clk_wiz_2                                                                          clk_out5_clk_wiz_2                                                                                1.673        0.000                      0                  514        0.255        0.000                      0                  514  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.697        0.000                      0                  100        0.254        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.528ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 0.765ns (22.353%)  route 2.657ns (77.647%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 37.627 - 33.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.230     5.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y237        FDRE (Prop_fdre_C_Q)         0.236     5.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.161     6.820    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X101Y236       LUT4 (Prop_lut4_I3_O)        0.123     6.943 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=3, routed)           0.538     7.480    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X99Y237        LUT6 (Prop_lut6_I4_O)        0.043     7.523 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     7.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X99Y237        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.790 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.790    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X99Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.843 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.959     8.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X95Y237        LUT5 (Prop_lut5_I2_O)        0.043     8.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.845    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X95Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.089    37.627    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.748    38.375    
                         clock uncertainty           -0.035    38.339    
    SLICE_X95Y237        FDRE (Setup_fdre_C_D)        0.034    38.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         38.373    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                 29.528    

Slack (MET) :             29.643ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.765ns (23.137%)  route 2.541ns (76.863%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 37.627 - 33.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.230     5.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y237        FDRE (Prop_fdre_C_Q)         0.236     5.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.161     6.820    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X101Y236       LUT4 (Prop_lut4_I3_O)        0.123     6.943 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=3, routed)           0.538     7.480    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X99Y237        LUT6 (Prop_lut6_I4_O)        0.043     7.523 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     7.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X99Y237        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.790 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.790    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X99Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.843 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.843     8.686    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X95Y237        LUT5 (Prop_lut5_I2_O)        0.043     8.729 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.729    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X95Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.089    37.627    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.748    38.375    
                         clock uncertainty           -0.035    38.339    
    SLICE_X95Y237        FDRE (Setup_fdre_C_D)        0.033    38.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         38.372    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                 29.643    

Slack (MET) :             29.778ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.765ns (24.115%)  route 2.407ns (75.885%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 37.627 - 33.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.230     5.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y237        FDRE (Prop_fdre_C_Q)         0.236     5.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.161     6.820    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X101Y236       LUT4 (Prop_lut4_I3_O)        0.123     6.943 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=3, routed)           0.538     7.480    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X99Y237        LUT6 (Prop_lut6_I4_O)        0.043     7.523 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     7.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X99Y237        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.790 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.790    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X99Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.843 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.709     8.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X95Y237        LUT5 (Prop_lut5_I2_O)        0.043     8.595 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.595    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X95Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.089    37.627    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.748    38.375    
                         clock uncertainty           -0.035    38.339    
    SLICE_X95Y237        FDRE (Setup_fdre_C_D)        0.034    38.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         38.373    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                 29.778    

Slack (MET) :             29.779ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.765ns (23.538%)  route 2.485ns (76.462%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.628ns = ( 37.628 - 33.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.795ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.230     5.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y237        FDRE (Prop_fdre_C_Q)         0.236     5.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.161     6.820    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X101Y236       LUT4 (Prop_lut4_I3_O)        0.123     6.943 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=3, routed)           0.538     7.480    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X99Y237        LUT6 (Prop_lut6_I4_O)        0.043     7.523 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     7.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X99Y237        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.790 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.790    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X99Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.843 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.786     8.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X92Y237        LUT6 (Prop_lut6_I4_O)        0.043     8.673 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.673    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X92Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.090    37.628    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.795    38.423    
                         clock uncertainty           -0.035    38.387    
    SLICE_X92Y237        FDRE (Setup_fdre_C_D)        0.064    38.451    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         38.451    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                 29.779    

Slack (MET) :             29.791ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.192ns  (logic 0.765ns (23.965%)  route 2.427ns (76.035%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 37.627 - 33.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.230     5.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y237        FDRE (Prop_fdre_C_Q)         0.236     5.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.161     6.820    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X101Y236       LUT4 (Prop_lut4_I3_O)        0.123     6.943 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=3, routed)           0.538     7.480    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X99Y237        LUT6 (Prop_lut6_I4_O)        0.043     7.523 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     7.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X99Y237        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.790 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.790    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X99Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.843 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.728     8.572    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X94Y238        LUT5 (Prop_lut5_I2_O)        0.043     8.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.615    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X94Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.089    37.627    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.748    38.375    
                         clock uncertainty           -0.035    38.339    
    SLICE_X94Y238        FDRE (Setup_fdre_C_D)        0.066    38.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         38.405    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                 29.791    

Slack (MET) :             29.873ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 0.765ns (24.428%)  route 2.367ns (75.572%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.628ns = ( 37.628 - 33.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.230     5.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y237        FDRE (Prop_fdre_C_Q)         0.236     5.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.161     6.820    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X101Y236       LUT4 (Prop_lut4_I3_O)        0.123     6.943 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=3, routed)           0.538     7.480    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X99Y237        LUT6 (Prop_lut6_I4_O)        0.043     7.523 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     7.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X99Y237        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.790 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.790    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X99Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.843 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.668     8.511    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X92Y238        LUT5 (Prop_lut5_I3_O)        0.043     8.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X92Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.090    37.628    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.770    38.398    
                         clock uncertainty           -0.035    38.362    
    SLICE_X92Y238        FDRE (Setup_fdre_C_D)        0.065    38.427    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         38.427    
                         arrival time                          -8.554    
  -------------------------------------------------------------------
                         slack                                 29.873    

Slack (MET) :             29.959ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.765ns (25.314%)  route 2.257ns (74.686%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 37.627 - 33.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.230     5.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y237        FDRE (Prop_fdre_C_Q)         0.236     5.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.161     6.820    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X101Y236       LUT4 (Prop_lut4_I3_O)        0.123     6.943 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=3, routed)           0.538     7.480    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X99Y237        LUT6 (Prop_lut6_I4_O)        0.043     7.523 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     7.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X99Y237        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.790 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.790    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X99Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.843 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.558     8.402    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X94Y238        LUT5 (Prop_lut5_I2_O)        0.043     8.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.445    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X94Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.089    37.627    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.748    38.375    
                         clock uncertainty           -0.035    38.339    
    SLICE_X94Y238        FDRE (Setup_fdre_C_D)        0.064    38.403    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         38.403    
                         arrival time                          -8.445    
  -------------------------------------------------------------------
                         slack                                 29.959    

Slack (MET) :             29.962ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 0.765ns (25.330%)  route 2.255ns (74.670%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 37.627 - 33.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.230     5.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y237        FDRE (Prop_fdre_C_Q)         0.236     5.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.161     6.820    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X101Y236       LUT4 (Prop_lut4_I3_O)        0.123     6.943 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=3, routed)           0.538     7.480    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X99Y237        LUT6 (Prop_lut6_I4_O)        0.043     7.523 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     7.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X99Y237        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.790 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.790    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X99Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.843 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.556     8.400    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X94Y238        LUT5 (Prop_lut5_I2_O)        0.043     8.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.443    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X94Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.089    37.627    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.748    38.375    
                         clock uncertainty           -0.035    38.339    
    SLICE_X94Y238        FDRE (Setup_fdre_C_D)        0.065    38.404    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         38.404    
                         arrival time                          -8.443    
  -------------------------------------------------------------------
                         slack                                 29.962    

Slack (MET) :             30.009ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 0.765ns (25.546%)  route 2.230ns (74.454%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.628ns = ( 37.628 - 33.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.230     5.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y237        FDRE (Prop_fdre_C_Q)         0.236     5.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.161     6.820    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X101Y236       LUT4 (Prop_lut4_I3_O)        0.123     6.943 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=3, routed)           0.538     7.480    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X99Y237        LUT6 (Prop_lut6_I4_O)        0.043     7.523 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     7.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X99Y237        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.790 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.790    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X99Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.843 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.531     8.374    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X92Y238        LUT6 (Prop_lut6_I4_O)        0.043     8.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X92Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.090    37.628    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.770    38.398    
                         clock uncertainty           -0.035    38.362    
    SLICE_X92Y238        FDRE (Setup_fdre_C_D)        0.064    38.426    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         38.426    
                         arrival time                          -8.417    
  -------------------------------------------------------------------
                         slack                                 30.009    

Slack (MET) :             30.038ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 0.509ns (18.236%)  route 2.282ns (81.764%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 37.630 - 33.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.228     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X88Y234        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y234        FDRE (Prop_fdre_C_Q)         0.204     5.625 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/Q
                         net (fo=4, routed)           0.663     6.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_reg[2]
    SLICE_X91Y229        LUT4 (Prop_lut4_I0_O)        0.125     6.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/iTDO_i_11/O
                         net (fo=1, routed)           0.448     6.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_reg[2]
    SLICE_X87Y229        LUT6 (Prop_lut6_I4_O)        0.043     6.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/iTDO_i_9/O
                         net (fo=1, routed)           0.178     7.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/shift_reg_in_reg[0]
    SLICE_X87Y230        LUT6 (Prop_lut6_I1_O)        0.043     7.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/iTDO_i_4/O
                         net (fo=1, routed)           0.460     7.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/shift_reg_in_reg[17]
    SLICE_X88Y235        LUT6 (Prop_lut6_I2_O)        0.043     7.628 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/iTDO_i_2/O
                         net (fo=1, routed)           0.261     7.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]_0
    SLICE_X89Y235        LUT4 (Prop_lut4_I3_O)        0.051     7.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTDO_i_1/O
                         net (fo=1, routed)           0.271     8.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_next
    SLICE_X91Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.092    37.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X91Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                         clock pessimism              0.770    38.400    
                         clock uncertainty           -0.035    38.364    
    SLICE_X91Y236        FDRE (Setup_fdre_C_D)       -0.115    38.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg
  -------------------------------------------------------------------
                         required time                         38.249    
                         arrival time                          -8.212    
  -------------------------------------------------------------------
                         slack                                 30.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.559%)  route 0.110ns (52.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.535     2.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X80Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y230        FDCE (Prop_fdce_C_Q)         0.100     2.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.110     2.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X78Y230        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.738     3.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X78Y230        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.565     2.788    
    SLICE_X78Y230        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     2.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.917    
                         arrival time                           2.968    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.554%)  route 0.106ns (51.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.535     2.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X81Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y230        FDCE (Prop_fdce_C_Q)         0.100     2.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.106     2.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X78Y230        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.738     3.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X78Y230        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.565     2.788    
    SLICE_X78Y230        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.896    
                         arrival time                           2.964    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.773%)  route 0.114ns (53.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.535     2.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X80Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y230        FDCE (Prop_fdce_C_Q)         0.100     2.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.114     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X78Y230        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.738     3.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X78Y230        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.565     2.788    
    SLICE_X78Y230        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     2.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.894    
                         arrival time                           2.971    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.091ns (27.799%)  route 0.236ns (72.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.535     2.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X82Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y230        FDCE (Prop_fdce_C_Q)         0.091     2.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.236     3.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X78Y229        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.737     3.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X78Y229        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.565     2.787    
    SLICE_X78Y229        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     2.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.992    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.091ns (27.799%)  route 0.236ns (72.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.535     2.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X82Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y230        FDCE (Prop_fdce_C_Q)         0.091     2.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.236     3.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X78Y229        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.737     3.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X78Y229        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.565     2.787    
    SLICE_X78Y229        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     2.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.992    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.091ns (27.799%)  route 0.236ns (72.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.535     2.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X82Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y230        FDCE (Prop_fdce_C_Q)         0.091     2.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.236     3.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X78Y229        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.737     3.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X78Y229        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.565     2.787    
    SLICE_X78Y229        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     2.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.992    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.091ns (27.799%)  route 0.236ns (72.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.535     2.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X82Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y230        FDCE (Prop_fdce_C_Q)         0.091     2.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.236     3.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X78Y229        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.737     3.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X78Y229        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.565     2.787    
    SLICE_X78Y229        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     2.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.992    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.091ns (27.799%)  route 0.236ns (72.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.535     2.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X82Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y230        FDCE (Prop_fdce_C_Q)         0.091     2.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.236     3.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X78Y229        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.737     3.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X78Y229        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
                         clock pessimism             -0.565     2.787    
    SLICE_X78Y229        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     2.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -2.992    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.091ns (27.799%)  route 0.236ns (72.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.535     2.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X82Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y230        FDCE (Prop_fdce_C_Q)         0.091     2.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.236     3.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X78Y229        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.737     3.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X78Y229        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism             -0.565     2.787    
    SLICE_X78Y229        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     2.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.992    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.091ns (27.799%)  route 0.236ns (72.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.535     2.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X82Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y230        FDCE (Prop_fdce_C_Q)         0.091     2.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.236     3.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X78Y229        RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.737     3.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X78Y229        RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
                         clock pessimism             -0.565     2.787    
    SLICE_X78Y229        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.205     2.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -2.992    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y0   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X102Y240  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[6]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X94Y237   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X94Y237   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X92Y238   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X92Y237   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X92Y238   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X97Y237   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X100Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[27]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X100Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[8]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y229   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y229   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y229   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y229   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y229   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y229   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y229   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y229   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y230   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y230   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y228   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y228   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y228   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y228   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y228   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y228   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y228   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y228   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y229   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y229   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sysclk_in_p
  To Clock:  sysclk_in_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_in_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysclk_in_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  pll_mid/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  pll_mid/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  pll_mid/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  pll_mid/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  pll_mid/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  pll_mid/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_2
  To Clock:  clk_out1_clk_wiz_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.842ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_2
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { pll_mid/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         6.250       4.842      BUFGCTRL_X0Y28   pll_mid/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         6.250       5.179      MMCME2_ADV_X1Y5  pll_mid/inst/mmcm_adv_inst/CLKOUT0
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         6.250       5.180      ILOGIC_X1Y62     aurora_core[6].aurora_fmc_one_lane/iserdes_inst/loop0[0].iserdes_m/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         6.250       5.180      ILOGIC_X1Y62     aurora_core[6].aurora_fmc_one_lane/iserdes_inst/loop0[0].iserdes_m/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         6.250       5.180      ILOGIC_X1Y61     aurora_core[6].aurora_fmc_one_lane/iserdes_inst/loop0[0].iserdes_s/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         6.250       5.180      ILOGIC_X1Y61     aurora_core[6].aurora_fmc_one_lane/iserdes_inst/loop0[0].iserdes_s/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         6.250       5.180      ILOGIC_X1Y82     aurora_core[3].aurora_fmc_one_lane/iserdes_inst/loop0[0].iserdes_m/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         6.250       5.180      ILOGIC_X1Y82     aurora_core[3].aurora_fmc_one_lane/iserdes_inst/loop0[0].iserdes_m/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         6.250       5.180      ILOGIC_X1Y81     aurora_core[3].aurora_fmc_one_lane/iserdes_inst/loop0[0].iserdes_s/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         6.250       5.180      ILOGIC_X1Y81     aurora_core[3].aurora_fmc_one_lane/iserdes_inst/loop0[0].iserdes_s/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.250       207.110    MMCME2_ADV_X1Y5  pll_mid/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_2
  To Clock:  clk_out2_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        7.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.182ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_2 rise@25.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        17.916ns  (logic 0.388ns (2.166%)  route 17.528ns (97.834%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.175ns = ( 23.825 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    -2.259    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    -2.000 r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    -1.573    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    -1.530 r  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)       16.431    14.900    aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/bbstub_locked
    SLICE_X168Y51        LUT6 (Prop_lut6_I4_O)        0.043    14.943 f  aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_int[4]_i_6__4/O
                         net (fo=1, routed)           0.358    15.301    aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_int[4]_i_6__4_n_0
    SLICE_X168Y52        LUT6 (Prop_lut6_I5_O)        0.043    15.344 r  aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_int[4]_i_1__4/O
                         net (fo=5, routed)           0.312    15.656    aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_int[4]_i_1__4_n_0
    SLICE_X168Y51        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    25.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    25.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    20.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    22.169    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083    22.252 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.573    23.825    aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/clk_out2
    SLICE_X168Y51        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_int_reg[1]/C
                         clock pessimism             -0.736    23.089    
                         clock uncertainty           -0.073    23.016    
    SLICE_X168Y51        FDRE (Setup_fdre_C_CE)      -0.178    22.838    aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_int_reg[1]
  -------------------------------------------------------------------
                         required time                         22.838    
                         arrival time                         -15.656    
  -------------------------------------------------------------------
                         slack                                  7.182    

Slack (MET) :             7.348ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[7].aurora_fmc_one_lane/bs_fsm/iserdes_slip_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_2 rise@25.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        17.736ns  (logic 0.302ns (1.703%)  route 17.434ns (98.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.062ns = ( 23.938 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    -2.259    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    -2.000 r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    -1.573    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    -1.530 r  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)       17.007    15.477    aurora_core[7].aurora_fmc_one_lane/bs_fsm/bbstub_locked
    SLICE_X165Y46        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/bs_fsm/iserdes_slip_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    25.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    25.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    20.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    22.169    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083    22.252 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.686    23.938    aurora_core[7].aurora_fmc_one_lane/bs_fsm/clk_out2
    SLICE_X165Y46        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/bs_fsm/iserdes_slip_cnt_reg[0]/C
                         clock pessimism             -0.736    23.202    
                         clock uncertainty           -0.073    23.129    
    SLICE_X165Y46        FDRE (Setup_fdre_C_R)       -0.304    22.825    aurora_core[7].aurora_fmc_one_lane/bs_fsm/iserdes_slip_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         22.825    
                         arrival time                         -15.477    
  -------------------------------------------------------------------
                         slack                                  7.348    

Slack (MET) :             7.348ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[7].aurora_fmc_one_lane/bs_fsm/iserdes_slip_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_2 rise@25.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        17.736ns  (logic 0.302ns (1.703%)  route 17.434ns (98.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.062ns = ( 23.938 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    -2.259    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    -2.000 r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    -1.573    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    -1.530 r  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)       17.007    15.477    aurora_core[7].aurora_fmc_one_lane/bs_fsm/bbstub_locked
    SLICE_X165Y46        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/bs_fsm/iserdes_slip_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    25.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    25.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    20.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    22.169    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083    22.252 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.686    23.938    aurora_core[7].aurora_fmc_one_lane/bs_fsm/clk_out2
    SLICE_X165Y46        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/bs_fsm/iserdes_slip_cnt_reg[1]/C
                         clock pessimism             -0.736    23.202    
                         clock uncertainty           -0.073    23.129    
    SLICE_X165Y46        FDRE (Setup_fdre_C_R)       -0.304    22.825    aurora_core[7].aurora_fmc_one_lane/bs_fsm/iserdes_slip_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         22.825    
                         arrival time                         -15.477    
  -------------------------------------------------------------------
                         slack                                  7.348    

Slack (MET) :             7.348ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[7].aurora_fmc_one_lane/bs_fsm/iserdes_slip_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_2 rise@25.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        17.736ns  (logic 0.302ns (1.703%)  route 17.434ns (98.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.062ns = ( 23.938 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    -2.259    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    -2.000 r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    -1.573    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    -1.530 r  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)       17.007    15.477    aurora_core[7].aurora_fmc_one_lane/bs_fsm/bbstub_locked
    SLICE_X165Y46        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/bs_fsm/iserdes_slip_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    25.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    25.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    20.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    22.169    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083    22.252 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.686    23.938    aurora_core[7].aurora_fmc_one_lane/bs_fsm/clk_out2
    SLICE_X165Y46        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/bs_fsm/iserdes_slip_cnt_reg[2]/C
                         clock pessimism             -0.736    23.202    
                         clock uncertainty           -0.073    23.129    
    SLICE_X165Y46        FDRE (Setup_fdre_C_R)       -0.304    22.825    aurora_core[7].aurora_fmc_one_lane/bs_fsm/iserdes_slip_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         22.825    
                         arrival time                         -15.477    
  -------------------------------------------------------------------
                         slack                                  7.348    

Slack (MET) :             7.348ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[7].aurora_fmc_one_lane/bs_fsm/iserdes_slip_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_2 rise@25.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        17.736ns  (logic 0.302ns (1.703%)  route 17.434ns (98.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.062ns = ( 23.938 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    -2.259    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    -2.000 r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    -1.573    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    -1.530 r  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)       17.007    15.477    aurora_core[7].aurora_fmc_one_lane/bs_fsm/bbstub_locked
    SLICE_X165Y46        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/bs_fsm/iserdes_slip_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    25.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    25.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    20.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    22.169    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083    22.252 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.686    23.938    aurora_core[7].aurora_fmc_one_lane/bs_fsm/clk_out2
    SLICE_X165Y46        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/bs_fsm/iserdes_slip_cnt_reg[3]/C
                         clock pessimism             -0.736    23.202    
                         clock uncertainty           -0.073    23.129    
    SLICE_X165Y46        FDRE (Setup_fdre_C_R)       -0.304    22.825    aurora_core[7].aurora_fmc_one_lane/bs_fsm/iserdes_slip_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         22.825    
                         arrival time                         -15.477    
  -------------------------------------------------------------------
                         slack                                  7.348    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[7].aurora_fmc_one_lane/bs_fsm/gearbox_slip_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_2 rise@25.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        17.755ns  (logic 0.302ns (1.701%)  route 17.453ns (98.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.062ns = ( 23.938 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    -2.259    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    -2.000 r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    -1.573    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    -1.530 r  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)       17.026    15.496    aurora_core[7].aurora_fmc_one_lane/bs_fsm/bbstub_locked
    SLICE_X164Y45        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/bs_fsm/gearbox_slip_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    25.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    25.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    20.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    22.169    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083    22.252 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.686    23.938    aurora_core[7].aurora_fmc_one_lane/bs_fsm/clk_out2
    SLICE_X164Y45        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/bs_fsm/gearbox_slip_cnt_reg[5]/C
                         clock pessimism             -0.736    23.202    
                         clock uncertainty           -0.073    23.129    
    SLICE_X164Y45        FDRE (Setup_fdre_C_R)       -0.281    22.848    aurora_core[7].aurora_fmc_one_lane/bs_fsm/gearbox_slip_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         22.848    
                         arrival time                         -15.496    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[7].aurora_fmc_one_lane/bs_fsm/gearbox_slip_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_2 rise@25.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        17.755ns  (logic 0.302ns (1.701%)  route 17.453ns (98.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.062ns = ( 23.938 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    -2.259    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    -2.000 r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    -1.573    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    -1.530 r  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)       17.026    15.496    aurora_core[7].aurora_fmc_one_lane/bs_fsm/bbstub_locked
    SLICE_X164Y45        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/bs_fsm/gearbox_slip_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    25.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    25.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    20.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    22.169    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083    22.252 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.686    23.938    aurora_core[7].aurora_fmc_one_lane/bs_fsm/clk_out2
    SLICE_X164Y45        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/bs_fsm/gearbox_slip_cnt_reg[6]/C
                         clock pessimism             -0.736    23.202    
                         clock uncertainty           -0.073    23.129    
    SLICE_X164Y45        FDRE (Setup_fdre_C_R)       -0.281    22.848    aurora_core[7].aurora_fmc_one_lane/bs_fsm/gearbox_slip_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         22.848    
                         arrival time                         -15.496    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[7].aurora_fmc_one_lane/bs_fsm/gearbox_slip_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_2 rise@25.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        17.755ns  (logic 0.302ns (1.701%)  route 17.453ns (98.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.062ns = ( 23.938 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    -2.259    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    -2.000 r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    -1.573    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    -1.530 r  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)       17.026    15.496    aurora_core[7].aurora_fmc_one_lane/bs_fsm/bbstub_locked
    SLICE_X164Y45        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/bs_fsm/gearbox_slip_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    25.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    25.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    20.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    22.169    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083    22.252 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.686    23.938    aurora_core[7].aurora_fmc_one_lane/bs_fsm/clk_out2
    SLICE_X164Y45        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/bs_fsm/gearbox_slip_cnt_reg[7]/C
                         clock pessimism             -0.736    23.202    
                         clock uncertainty           -0.073    23.129    
    SLICE_X164Y45        FDRE (Setup_fdre_C_R)       -0.281    22.848    aurora_core[7].aurora_fmc_one_lane/bs_fsm/gearbox_slip_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         22.848    
                         arrival time                         -15.496    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.354ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_int_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_2 rise@25.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        17.720ns  (logic 0.388ns (2.190%)  route 17.332ns (97.810%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.175ns = ( 23.825 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    -2.259    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    -2.000 r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    -1.573    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    -1.530 r  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)       16.431    14.900    aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/bbstub_locked
    SLICE_X168Y51        LUT6 (Prop_lut6_I4_O)        0.043    14.943 f  aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_int[4]_i_6__4/O
                         net (fo=1, routed)           0.358    15.301    aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_int[4]_i_6__4_n_0
    SLICE_X168Y52        LUT6 (Prop_lut6_I5_O)        0.043    15.344 r  aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_int[4]_i_1__4/O
                         net (fo=5, routed)           0.116    15.461    aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_int[4]_i_1__4_n_0
    SLICE_X169Y52        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    25.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    25.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    20.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    22.169    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083    22.252 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.573    23.825    aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/clk_out2
    SLICE_X169Y52        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_int_reg[0]/C
                         clock pessimism             -0.736    23.089    
                         clock uncertainty           -0.073    23.016    
    SLICE_X169Y52        FDRE (Setup_fdre_C_CE)      -0.201    22.815    aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_int_reg[0]
  -------------------------------------------------------------------
                         required time                         22.815    
                         arrival time                         -15.461    
  -------------------------------------------------------------------
                         slack                                  7.354    

Slack (MET) :             7.354ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_2 rise@25.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        17.720ns  (logic 0.388ns (2.190%)  route 17.332ns (97.810%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.175ns = ( 23.825 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    -2.259    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    -2.000 r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    -1.573    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    -1.530 r  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)       16.431    14.900    aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/bbstub_locked
    SLICE_X168Y51        LUT6 (Prop_lut6_I4_O)        0.043    14.943 f  aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_int[4]_i_6__4/O
                         net (fo=1, routed)           0.358    15.301    aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_int[4]_i_6__4_n_0
    SLICE_X168Y52        LUT6 (Prop_lut6_I5_O)        0.043    15.344 r  aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_int[4]_i_1__4/O
                         net (fo=5, routed)           0.116    15.461    aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_int[4]_i_1__4_n_0
    SLICE_X169Y52        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    25.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    25.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    20.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    22.169    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083    22.252 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.573    23.825    aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/clk_out2
    SLICE_X169Y52        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_int_reg[2]/C
                         clock pessimism             -0.736    23.089    
                         clock uncertainty           -0.073    23.016    
    SLICE_X169Y52        FDRE (Setup_fdre_C_CE)      -0.201    22.815    aurora_core[7].aurora_fmc_one_lane/iserdes_inst/loop3[0].dc_inst/s_delay_val_int_reg[2]
  -------------------------------------------------------------------
                         required time                         22.815    
                         arrival time                         -15.461    
  -------------------------------------------------------------------
                         slack                                  7.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ila_slim/inst/ila_core_inst/shifted_data_in_reg[8][282]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.611%)  route 0.147ns (55.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.551    -0.574    ila_slim/inst/ila_core_inst/out
    SLICE_X72Y179        FDRE                                         r  ila_slim/inst/ila_core_inst/shifted_data_in_reg[8][282]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y179        FDRE (Prop_fdre_C_Q)         0.118    -0.456 r  ila_slim/inst/ila_core_inst/shifted_data_in_reg[8][282]/Q
                         net (fo=1, routed)           0.147    -0.309    ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/shifted_data_in_reg[8][304][11]
    RAMB36_X5Y35         RAMB36E1                                     r  ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.778    -0.589    ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/out
    RAMB36_X5Y35         RAMB36E1                                     r  ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.055    -0.533    
    RAMB36_X5Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155    -0.378    ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ila_slim/inst/ila_core_inst/shifted_data_in_reg[8][392]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.118ns (44.007%)  route 0.150ns (55.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.558    -0.567    ila_slim/inst/ila_core_inst/out
    SLICE_X72Y188        FDRE                                         r  ila_slim/inst/ila_core_inst/shifted_data_in_reg[8][392]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y188        FDRE (Prop_fdre_C_Q)         0.118    -0.449 r  ila_slim/inst/ila_core_inst/shifted_data_in_reg[8][392]/Q
                         net (fo=1, routed)           0.150    -0.299    ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/shifted_data_in_reg[8][412][13]
    RAMB36_X5Y37         RAMB36E1                                     r  ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.788    -0.579    ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/out
    RAMB36_X5Y37         RAMB36E1                                     r  ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.055    -0.523    
    RAMB36_X5Y37         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.155    -0.368    ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ila_slim/inst/ila_core_inst/shifted_data_in_reg[8][300]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.107ns (42.307%)  route 0.146ns (57.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.550    -0.575    ila_slim/inst/ila_core_inst/out
    SLICE_X74Y178        FDRE                                         r  ila_slim/inst/ila_core_inst/shifted_data_in_reg[8][300]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y178        FDRE (Prop_fdre_C_Q)         0.107    -0.468 r  ila_slim/inst/ila_core_inst/shifted_data_in_reg[8][300]/Q
                         net (fo=1, routed)           0.146    -0.322    ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/shifted_data_in_reg[8][304][27]
    RAMB36_X5Y35         RAMB36E1                                     r  ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.778    -0.589    ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/out
    RAMB36_X5Y35         RAMB36E1                                     r  ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.073    -0.515    
    RAMB36_X5Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.119    -0.396    ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ila_slim/inst/ila_core_inst/shifted_data_in_reg[8][124]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.107ns (41.826%)  route 0.149ns (58.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.576ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.561    -0.564    ila_slim/inst/ila_core_inst/out
    SLICE_X74Y198        FDRE                                         r  ila_slim/inst/ila_core_inst/shifted_data_in_reg[8][124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y198        FDRE (Prop_fdre_C_Q)         0.107    -0.457 r  ila_slim/inst/ila_core_inst/shifted_data_in_reg[8][124]/Q
                         net (fo=1, routed)           0.149    -0.308    ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/shifted_data_in_reg[8][124][31]
    RAMB36_X5Y39         RAMB36E1                                     r  ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.791    -0.576    ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/out
    RAMB36_X5Y39         RAMB36E1                                     r  ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.073    -0.502    
    RAMB36_X5Y39         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[31])
                                                      0.119    -0.383    ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ila_slim/inst/ila_core_inst/shifted_data_in_reg[8][276]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.107ns (41.266%)  route 0.152ns (58.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.549    -0.576    ila_slim/inst/ila_core_inst/out
    SLICE_X74Y177        FDRE                                         r  ila_slim/inst/ila_core_inst/shifted_data_in_reg[8][276]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y177        FDRE (Prop_fdre_C_Q)         0.107    -0.469 r  ila_slim/inst/ila_core_inst/shifted_data_in_reg[8][276]/Q
                         net (fo=1, routed)           0.152    -0.317    ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/shifted_data_in_reg[8][304][6]
    RAMB36_X5Y35         RAMB36E1                                     r  ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.778    -0.589    ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/out
    RAMB36_X5Y35         RAMB36E1                                     r  ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.073    -0.515    
    RAMB36_X5Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.119    -0.396    ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ila_slim/inst/ila_core_inst/shifted_data_in_reg[8][279]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.107ns (42.569%)  route 0.144ns (57.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.549    -0.576    ila_slim/inst/ila_core_inst/out
    SLICE_X74Y177        FDRE                                         r  ila_slim/inst/ila_core_inst/shifted_data_in_reg[8][279]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y177        FDRE (Prop_fdre_C_Q)         0.107    -0.469 r  ila_slim/inst/ila_core_inst/shifted_data_in_reg[8][279]/Q
                         net (fo=1, routed)           0.144    -0.325    ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/shifted_data_in_reg[8][304][8]
    RAMB36_X5Y35         RAMB36E1                                     r  ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.778    -0.589    ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/out
    RAMB36_X5Y35         RAMB36E1                                     r  ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.073    -0.515    
    RAMB36_X5Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.111    -0.404    ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ila_slim/inst/ila_core_inst/shifted_data_in_reg[8][301]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.107ns (41.714%)  route 0.150ns (58.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.550    -0.575    ila_slim/inst/ila_core_inst/out
    SLICE_X74Y178        FDRE                                         r  ila_slim/inst/ila_core_inst/shifted_data_in_reg[8][301]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y178        FDRE (Prop_fdre_C_Q)         0.107    -0.468 r  ila_slim/inst/ila_core_inst/shifted_data_in_reg[8][301]/Q
                         net (fo=1, routed)           0.150    -0.318    ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/shifted_data_in_reg[8][304][28]
    RAMB36_X5Y35         RAMB36E1                                     r  ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.778    -0.589    ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/out
    RAMB36_X5Y35         RAMB36E1                                     r  ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.073    -0.515    
    RAMB36_X5Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[28])
                                                      0.117    -0.398    ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ila_slim/inst/ila_core_inst/shifted_data_in_reg[8][303]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.107ns (42.569%)  route 0.144ns (57.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.550    -0.575    ila_slim/inst/ila_core_inst/out
    SLICE_X74Y178        FDRE                                         r  ila_slim/inst/ila_core_inst/shifted_data_in_reg[8][303]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y178        FDRE (Prop_fdre_C_Q)         0.107    -0.468 r  ila_slim/inst/ila_core_inst/shifted_data_in_reg[8][303]/Q
                         net (fo=1, routed)           0.144    -0.324    ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/shifted_data_in_reg[8][304][30]
    RAMB36_X5Y35         RAMB36E1                                     r  ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.778    -0.589    ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/out
    RAMB36_X5Y35         RAMB36E1                                     r  ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.073    -0.515    
    RAMB36_X5Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[30])
                                                      0.111    -0.404    ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ila_slim/inst/ila_core_inst/shifted_data_in_reg[8][190]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.107ns (43.736%)  route 0.138ns (56.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.600    -0.525    ila_slim/inst/ila_core_inst/out
    SLICE_X54Y214        FDRE                                         r  ila_slim/inst/ila_core_inst/shifted_data_in_reg[8][190]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y214        FDRE (Prop_fdre_C_Q)         0.107    -0.418 r  ila_slim/inst/ila_core_inst/shifted_data_in_reg[8][190]/Q
                         net (fo=1, routed)           0.138    -0.280    ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/shifted_data_in_reg[8][196][25]
    RAMB36_X4Y42         RAMB36E1                                     r  ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.835    -0.532    ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/out
    RAMB36_X4Y42         RAMB36E1                                     r  ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.049    -0.482    
    RAMB36_X4Y42         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.119    -0.363    ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ila_slim/inst/ila_core_inst/shifted_data_in_reg[8][110]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.107ns (43.555%)  route 0.139ns (56.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.576ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.561    -0.564    ila_slim/inst/ila_core_inst/out
    SLICE_X72Y197        FDRE                                         r  ila_slim/inst/ila_core_inst/shifted_data_in_reg[8][110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y197        FDRE (Prop_fdre_C_Q)         0.107    -0.457 r  ila_slim/inst/ila_core_inst/shifted_data_in_reg[8][110]/Q
                         net (fo=1, routed)           0.139    -0.318    ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/shifted_data_in_reg[8][124][18]
    RAMB36_X5Y39         RAMB36E1                                     r  ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.791    -0.576    ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/out
    RAMB36_X5Y39         RAMB36E1                                     r  ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.055    -0.520    
    RAMB36_X5Y39         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.119    -0.401    ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_2
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { pll_mid/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         25.000      22.905     RAMB36_X5Y39     ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         25.000      22.905     RAMB36_X5Y39     ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         25.000      22.905     RAMB36_X5Y35     ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         25.000      22.905     RAMB36_X5Y35     ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         25.000      22.905     RAMB36_X4Y41     ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         25.000      22.905     RAMB36_X4Y41     ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         25.000      22.905     RAMB36_X5Y36     ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         25.000      22.905     RAMB36_X5Y36     ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         25.000      22.905     RAMB36_X4Y42     ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         25.000      22.905     RAMB36_X4Y42     ila_slim/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y5  pll_mid/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X92Y226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X92Y226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X92Y226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X92Y226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X92Y226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X92Y226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         12.500      11.732     SLICE_X92Y226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         12.500      11.732     SLICE_X92Y226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X92Y224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X92Y224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X92Y226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X92Y226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X92Y226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X92Y226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X92Y226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X92Y226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         12.500      11.732     SLICE_X92Y226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         12.500      11.732     SLICE_X92Y226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X92Y224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X92Y224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_2
  To Clock:  clk_out3_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack       93.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.658ns  (required time - arrival time)
  Source:                 aurora_core[0].aurora_fmc_one_lane/tx_gb/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_in_reg[6][29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_2 rise@100.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 0.309ns (5.362%)  route 5.453ns (94.638%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 98.345 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.090ns
    Clock Pessimism Removal (CPR):    -0.723ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.394    -2.090    aurora_core[0].aurora_fmc_one_lane/tx_gb/CLK
    SLICE_X90Y250        FDRE                                         r  aurora_core[0].aurora_fmc_one_lane/tx_gb/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y250        FDRE (Prop_fdre_C_Q)         0.223    -1.867 r  aurora_core[0].aurora_fmc_one_lane/tx_gb/counter_reg[0]/Q
                         net (fo=107, routed)         1.952     0.085    aurora_core[1].aurora_fmc_one_lane/tx_gb/data_next
    SLICE_X63Y243        LUT4 (Prop_lut4_I1_O)        0.043     0.128 f  aurora_core[1].aurora_fmc_one_lane/tx_gb/data_in[0][63]_i_3/O
                         net (fo=3, routed)           0.446     0.574    aurora_core[1].aurora_fmc_one_lane/tx_gb/data_in[0][63]_i_3_n_0
    SLICE_X63Y242        LUT4 (Prop_lut4_I0_O)        0.043     0.617 r  aurora_core[1].aurora_fmc_one_lane/tx_gb/data_in[0][63]_i_1/O
                         net (fo=514, routed)         3.055     3.672    aurora_core[1].aurora_fmc_one_lane_n_0
    SLICE_X85Y243        FDRE                                         r  data_in_reg[6][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                    100.000   100.000 r  
    E19                                               0.000   100.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000   100.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   100.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.234    95.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.566    97.169    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    97.252 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.093    98.345    clk40
    SLICE_X85Y243        FDRE                                         r  data_in_reg[6][29]/C
                         clock pessimism             -0.723    97.622    
                         clock uncertainty           -0.091    97.531    
    SLICE_X85Y243        FDRE (Setup_fdre_C_CE)      -0.201    97.330    data_in_reg[6][29]
  -------------------------------------------------------------------
                         required time                         97.330    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                 93.658    

Slack (MET) :             93.658ns  (required time - arrival time)
  Source:                 aurora_core[0].aurora_fmc_one_lane/tx_gb/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_in_reg[6][30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_2 rise@100.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 0.309ns (5.362%)  route 5.453ns (94.638%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 98.345 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.090ns
    Clock Pessimism Removal (CPR):    -0.723ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.394    -2.090    aurora_core[0].aurora_fmc_one_lane/tx_gb/CLK
    SLICE_X90Y250        FDRE                                         r  aurora_core[0].aurora_fmc_one_lane/tx_gb/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y250        FDRE (Prop_fdre_C_Q)         0.223    -1.867 r  aurora_core[0].aurora_fmc_one_lane/tx_gb/counter_reg[0]/Q
                         net (fo=107, routed)         1.952     0.085    aurora_core[1].aurora_fmc_one_lane/tx_gb/data_next
    SLICE_X63Y243        LUT4 (Prop_lut4_I1_O)        0.043     0.128 f  aurora_core[1].aurora_fmc_one_lane/tx_gb/data_in[0][63]_i_3/O
                         net (fo=3, routed)           0.446     0.574    aurora_core[1].aurora_fmc_one_lane/tx_gb/data_in[0][63]_i_3_n_0
    SLICE_X63Y242        LUT4 (Prop_lut4_I0_O)        0.043     0.617 r  aurora_core[1].aurora_fmc_one_lane/tx_gb/data_in[0][63]_i_1/O
                         net (fo=514, routed)         3.055     3.672    aurora_core[1].aurora_fmc_one_lane_n_0
    SLICE_X85Y243        FDRE                                         r  data_in_reg[6][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                    100.000   100.000 r  
    E19                                               0.000   100.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000   100.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   100.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.234    95.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.566    97.169    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    97.252 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.093    98.345    clk40
    SLICE_X85Y243        FDRE                                         r  data_in_reg[6][30]/C
                         clock pessimism             -0.723    97.622    
                         clock uncertainty           -0.091    97.531    
    SLICE_X85Y243        FDRE (Setup_fdre_C_CE)      -0.201    97.330    data_in_reg[6][30]
  -------------------------------------------------------------------
                         required time                         97.330    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                 93.658    

Slack (MET) :             93.658ns  (required time - arrival time)
  Source:                 aurora_core[0].aurora_fmc_one_lane/tx_gb/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_in_reg[6][31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_2 rise@100.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 0.309ns (5.362%)  route 5.453ns (94.638%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 98.345 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.090ns
    Clock Pessimism Removal (CPR):    -0.723ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.394    -2.090    aurora_core[0].aurora_fmc_one_lane/tx_gb/CLK
    SLICE_X90Y250        FDRE                                         r  aurora_core[0].aurora_fmc_one_lane/tx_gb/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y250        FDRE (Prop_fdre_C_Q)         0.223    -1.867 r  aurora_core[0].aurora_fmc_one_lane/tx_gb/counter_reg[0]/Q
                         net (fo=107, routed)         1.952     0.085    aurora_core[1].aurora_fmc_one_lane/tx_gb/data_next
    SLICE_X63Y243        LUT4 (Prop_lut4_I1_O)        0.043     0.128 f  aurora_core[1].aurora_fmc_one_lane/tx_gb/data_in[0][63]_i_3/O
                         net (fo=3, routed)           0.446     0.574    aurora_core[1].aurora_fmc_one_lane/tx_gb/data_in[0][63]_i_3_n_0
    SLICE_X63Y242        LUT4 (Prop_lut4_I0_O)        0.043     0.617 r  aurora_core[1].aurora_fmc_one_lane/tx_gb/data_in[0][63]_i_1/O
                         net (fo=514, routed)         3.055     3.672    aurora_core[1].aurora_fmc_one_lane_n_0
    SLICE_X85Y243        FDRE                                         r  data_in_reg[6][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                    100.000   100.000 r  
    E19                                               0.000   100.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000   100.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   100.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.234    95.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.566    97.169    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    97.252 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.093    98.345    clk40
    SLICE_X85Y243        FDRE                                         r  data_in_reg[6][31]/C
                         clock pessimism             -0.723    97.622    
                         clock uncertainty           -0.091    97.531    
    SLICE_X85Y243        FDRE (Setup_fdre_C_CE)      -0.201    97.330    data_in_reg[6][31]
  -------------------------------------------------------------------
                         required time                         97.330    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                 93.658    

Slack (MET) :             93.658ns  (required time - arrival time)
  Source:                 aurora_core[0].aurora_fmc_one_lane/tx_gb/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_in_reg[6][32]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_2 rise@100.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 0.309ns (5.362%)  route 5.453ns (94.638%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 98.345 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.090ns
    Clock Pessimism Removal (CPR):    -0.723ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.394    -2.090    aurora_core[0].aurora_fmc_one_lane/tx_gb/CLK
    SLICE_X90Y250        FDRE                                         r  aurora_core[0].aurora_fmc_one_lane/tx_gb/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y250        FDRE (Prop_fdre_C_Q)         0.223    -1.867 r  aurora_core[0].aurora_fmc_one_lane/tx_gb/counter_reg[0]/Q
                         net (fo=107, routed)         1.952     0.085    aurora_core[1].aurora_fmc_one_lane/tx_gb/data_next
    SLICE_X63Y243        LUT4 (Prop_lut4_I1_O)        0.043     0.128 f  aurora_core[1].aurora_fmc_one_lane/tx_gb/data_in[0][63]_i_3/O
                         net (fo=3, routed)           0.446     0.574    aurora_core[1].aurora_fmc_one_lane/tx_gb/data_in[0][63]_i_3_n_0
    SLICE_X63Y242        LUT4 (Prop_lut4_I0_O)        0.043     0.617 r  aurora_core[1].aurora_fmc_one_lane/tx_gb/data_in[0][63]_i_1/O
                         net (fo=514, routed)         3.055     3.672    aurora_core[1].aurora_fmc_one_lane_n_0
    SLICE_X85Y243        FDRE                                         r  data_in_reg[6][32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                    100.000   100.000 r  
    E19                                               0.000   100.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000   100.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   100.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.234    95.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.566    97.169    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    97.252 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.093    98.345    clk40
    SLICE_X85Y243        FDRE                                         r  data_in_reg[6][32]/C
                         clock pessimism             -0.723    97.622    
                         clock uncertainty           -0.091    97.531    
    SLICE_X85Y243        FDRE (Setup_fdre_C_CE)      -0.201    97.330    data_in_reg[6][32]
  -------------------------------------------------------------------
                         required time                         97.330    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                 93.658    

Slack (MET) :             93.818ns  (required time - arrival time)
  Source:                 aurora_core[0].aurora_fmc_one_lane/tx_gb/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_in_reg[6][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_2 rise@100.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.600ns  (logic 0.309ns (5.518%)  route 5.291ns (94.482%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 98.343 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.090ns
    Clock Pessimism Removal (CPR):    -0.723ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.394    -2.090    aurora_core[0].aurora_fmc_one_lane/tx_gb/CLK
    SLICE_X90Y250        FDRE                                         r  aurora_core[0].aurora_fmc_one_lane/tx_gb/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y250        FDRE (Prop_fdre_C_Q)         0.223    -1.867 r  aurora_core[0].aurora_fmc_one_lane/tx_gb/counter_reg[0]/Q
                         net (fo=107, routed)         1.952     0.085    aurora_core[1].aurora_fmc_one_lane/tx_gb/data_next
    SLICE_X63Y243        LUT4 (Prop_lut4_I1_O)        0.043     0.128 f  aurora_core[1].aurora_fmc_one_lane/tx_gb/data_in[0][63]_i_3/O
                         net (fo=3, routed)           0.446     0.574    aurora_core[1].aurora_fmc_one_lane/tx_gb/data_in[0][63]_i_3_n_0
    SLICE_X63Y242        LUT4 (Prop_lut4_I0_O)        0.043     0.617 r  aurora_core[1].aurora_fmc_one_lane/tx_gb/data_in[0][63]_i_1/O
                         net (fo=514, routed)         2.893     3.510    aurora_core[1].aurora_fmc_one_lane_n_0
    SLICE_X81Y236        FDRE                                         r  data_in_reg[6][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                    100.000   100.000 r  
    E19                                               0.000   100.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000   100.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   100.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.234    95.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.566    97.169    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    97.252 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.091    98.343    clk40
    SLICE_X81Y236        FDRE                                         r  data_in_reg[6][4]/C
                         clock pessimism             -0.723    97.620    
                         clock uncertainty           -0.091    97.529    
    SLICE_X81Y236        FDRE (Setup_fdre_C_CE)      -0.201    97.328    data_in_reg[6][4]
  -------------------------------------------------------------------
                         required time                         97.328    
                         arrival time                          -3.510    
  -------------------------------------------------------------------
                         slack                                 93.818    

Slack (MET) :             93.838ns  (required time - arrival time)
  Source:                 aurora_core[0].aurora_fmc_one_lane/tx_gb/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_in_reg[6][17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_2 rise@100.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.581ns  (logic 0.309ns (5.536%)  route 5.272ns (94.464%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 98.344 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.090ns
    Clock Pessimism Removal (CPR):    -0.723ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.394    -2.090    aurora_core[0].aurora_fmc_one_lane/tx_gb/CLK
    SLICE_X90Y250        FDRE                                         r  aurora_core[0].aurora_fmc_one_lane/tx_gb/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y250        FDRE (Prop_fdre_C_Q)         0.223    -1.867 r  aurora_core[0].aurora_fmc_one_lane/tx_gb/counter_reg[0]/Q
                         net (fo=107, routed)         1.952     0.085    aurora_core[1].aurora_fmc_one_lane/tx_gb/data_next
    SLICE_X63Y243        LUT4 (Prop_lut4_I1_O)        0.043     0.128 f  aurora_core[1].aurora_fmc_one_lane/tx_gb/data_in[0][63]_i_3/O
                         net (fo=3, routed)           0.446     0.574    aurora_core[1].aurora_fmc_one_lane/tx_gb/data_in[0][63]_i_3_n_0
    SLICE_X63Y242        LUT4 (Prop_lut4_I0_O)        0.043     0.617 r  aurora_core[1].aurora_fmc_one_lane/tx_gb/data_in[0][63]_i_1/O
                         net (fo=514, routed)         2.874     3.491    aurora_core[1].aurora_fmc_one_lane_n_0
    SLICE_X85Y240        FDRE                                         r  data_in_reg[6][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                    100.000   100.000 r  
    E19                                               0.000   100.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000   100.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   100.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.234    95.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.566    97.169    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    97.252 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.092    98.344    clk40
    SLICE_X85Y240        FDRE                                         r  data_in_reg[6][17]/C
                         clock pessimism             -0.723    97.621    
                         clock uncertainty           -0.091    97.530    
    SLICE_X85Y240        FDRE (Setup_fdre_C_CE)      -0.201    97.329    data_in_reg[6][17]
  -------------------------------------------------------------------
                         required time                         97.329    
                         arrival time                          -3.491    
  -------------------------------------------------------------------
                         slack                                 93.838    

Slack (MET) :             93.838ns  (required time - arrival time)
  Source:                 aurora_core[0].aurora_fmc_one_lane/tx_gb/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_in_reg[6][18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_2 rise@100.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.581ns  (logic 0.309ns (5.536%)  route 5.272ns (94.464%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 98.344 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.090ns
    Clock Pessimism Removal (CPR):    -0.723ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.394    -2.090    aurora_core[0].aurora_fmc_one_lane/tx_gb/CLK
    SLICE_X90Y250        FDRE                                         r  aurora_core[0].aurora_fmc_one_lane/tx_gb/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y250        FDRE (Prop_fdre_C_Q)         0.223    -1.867 r  aurora_core[0].aurora_fmc_one_lane/tx_gb/counter_reg[0]/Q
                         net (fo=107, routed)         1.952     0.085    aurora_core[1].aurora_fmc_one_lane/tx_gb/data_next
    SLICE_X63Y243        LUT4 (Prop_lut4_I1_O)        0.043     0.128 f  aurora_core[1].aurora_fmc_one_lane/tx_gb/data_in[0][63]_i_3/O
                         net (fo=3, routed)           0.446     0.574    aurora_core[1].aurora_fmc_one_lane/tx_gb/data_in[0][63]_i_3_n_0
    SLICE_X63Y242        LUT4 (Prop_lut4_I0_O)        0.043     0.617 r  aurora_core[1].aurora_fmc_one_lane/tx_gb/data_in[0][63]_i_1/O
                         net (fo=514, routed)         2.874     3.491    aurora_core[1].aurora_fmc_one_lane_n_0
    SLICE_X85Y240        FDRE                                         r  data_in_reg[6][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                    100.000   100.000 r  
    E19                                               0.000   100.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000   100.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   100.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.234    95.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.566    97.169    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    97.252 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.092    98.344    clk40
    SLICE_X85Y240        FDRE                                         r  data_in_reg[6][18]/C
                         clock pessimism             -0.723    97.621    
                         clock uncertainty           -0.091    97.530    
    SLICE_X85Y240        FDRE (Setup_fdre_C_CE)      -0.201    97.329    data_in_reg[6][18]
  -------------------------------------------------------------------
                         required time                         97.329    
                         arrival time                          -3.491    
  -------------------------------------------------------------------
                         slack                                 93.838    

Slack (MET) :             93.838ns  (required time - arrival time)
  Source:                 aurora_core[0].aurora_fmc_one_lane/tx_gb/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_in_reg[6][19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_2 rise@100.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.581ns  (logic 0.309ns (5.536%)  route 5.272ns (94.464%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 98.344 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.090ns
    Clock Pessimism Removal (CPR):    -0.723ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.394    -2.090    aurora_core[0].aurora_fmc_one_lane/tx_gb/CLK
    SLICE_X90Y250        FDRE                                         r  aurora_core[0].aurora_fmc_one_lane/tx_gb/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y250        FDRE (Prop_fdre_C_Q)         0.223    -1.867 r  aurora_core[0].aurora_fmc_one_lane/tx_gb/counter_reg[0]/Q
                         net (fo=107, routed)         1.952     0.085    aurora_core[1].aurora_fmc_one_lane/tx_gb/data_next
    SLICE_X63Y243        LUT4 (Prop_lut4_I1_O)        0.043     0.128 f  aurora_core[1].aurora_fmc_one_lane/tx_gb/data_in[0][63]_i_3/O
                         net (fo=3, routed)           0.446     0.574    aurora_core[1].aurora_fmc_one_lane/tx_gb/data_in[0][63]_i_3_n_0
    SLICE_X63Y242        LUT4 (Prop_lut4_I0_O)        0.043     0.617 r  aurora_core[1].aurora_fmc_one_lane/tx_gb/data_in[0][63]_i_1/O
                         net (fo=514, routed)         2.874     3.491    aurora_core[1].aurora_fmc_one_lane_n_0
    SLICE_X85Y240        FDRE                                         r  data_in_reg[6][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                    100.000   100.000 r  
    E19                                               0.000   100.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000   100.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   100.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.234    95.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.566    97.169    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    97.252 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.092    98.344    clk40
    SLICE_X85Y240        FDRE                                         r  data_in_reg[6][19]/C
                         clock pessimism             -0.723    97.621    
                         clock uncertainty           -0.091    97.530    
    SLICE_X85Y240        FDRE (Setup_fdre_C_CE)      -0.201    97.329    data_in_reg[6][19]
  -------------------------------------------------------------------
                         required time                         97.329    
                         arrival time                          -3.491    
  -------------------------------------------------------------------
                         slack                                 93.838    

Slack (MET) :             93.838ns  (required time - arrival time)
  Source:                 aurora_core[0].aurora_fmc_one_lane/tx_gb/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_in_reg[6][20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_2 rise@100.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.581ns  (logic 0.309ns (5.536%)  route 5.272ns (94.464%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 98.344 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.090ns
    Clock Pessimism Removal (CPR):    -0.723ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.394    -2.090    aurora_core[0].aurora_fmc_one_lane/tx_gb/CLK
    SLICE_X90Y250        FDRE                                         r  aurora_core[0].aurora_fmc_one_lane/tx_gb/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y250        FDRE (Prop_fdre_C_Q)         0.223    -1.867 r  aurora_core[0].aurora_fmc_one_lane/tx_gb/counter_reg[0]/Q
                         net (fo=107, routed)         1.952     0.085    aurora_core[1].aurora_fmc_one_lane/tx_gb/data_next
    SLICE_X63Y243        LUT4 (Prop_lut4_I1_O)        0.043     0.128 f  aurora_core[1].aurora_fmc_one_lane/tx_gb/data_in[0][63]_i_3/O
                         net (fo=3, routed)           0.446     0.574    aurora_core[1].aurora_fmc_one_lane/tx_gb/data_in[0][63]_i_3_n_0
    SLICE_X63Y242        LUT4 (Prop_lut4_I0_O)        0.043     0.617 r  aurora_core[1].aurora_fmc_one_lane/tx_gb/data_in[0][63]_i_1/O
                         net (fo=514, routed)         2.874     3.491    aurora_core[1].aurora_fmc_one_lane_n_0
    SLICE_X85Y240        FDRE                                         r  data_in_reg[6][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                    100.000   100.000 r  
    E19                                               0.000   100.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000   100.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   100.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.234    95.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.566    97.169    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    97.252 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.092    98.344    clk40
    SLICE_X85Y240        FDRE                                         r  data_in_reg[6][20]/C
                         clock pessimism             -0.723    97.621    
                         clock uncertainty           -0.091    97.530    
    SLICE_X85Y240        FDRE (Setup_fdre_C_CE)      -0.201    97.329    data_in_reg[6][20]
  -------------------------------------------------------------------
                         required time                         97.329    
                         arrival time                          -3.491    
  -------------------------------------------------------------------
                         slack                                 93.838    

Slack (MET) :             93.854ns  (required time - arrival time)
  Source:                 aurora_core[0].aurora_fmc_one_lane/tx_gb/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_in_reg[2][61]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_2 rise@100.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 0.309ns (5.506%)  route 5.303ns (94.494%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 98.391 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.090ns
    Clock Pessimism Removal (CPR):    -0.723ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.394    -2.090    aurora_core[0].aurora_fmc_one_lane/tx_gb/CLK
    SLICE_X90Y250        FDRE                                         r  aurora_core[0].aurora_fmc_one_lane/tx_gb/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y250        FDRE (Prop_fdre_C_Q)         0.223    -1.867 r  aurora_core[0].aurora_fmc_one_lane/tx_gb/counter_reg[0]/Q
                         net (fo=107, routed)         1.952     0.085    aurora_core[1].aurora_fmc_one_lane/tx_gb/data_next
    SLICE_X63Y243        LUT4 (Prop_lut4_I1_O)        0.043     0.128 f  aurora_core[1].aurora_fmc_one_lane/tx_gb/data_in[0][63]_i_3/O
                         net (fo=3, routed)           0.446     0.574    aurora_core[1].aurora_fmc_one_lane/tx_gb/data_in[0][63]_i_3_n_0
    SLICE_X63Y242        LUT4 (Prop_lut4_I0_O)        0.043     0.617 r  aurora_core[1].aurora_fmc_one_lane/tx_gb/data_in[0][63]_i_1/O
                         net (fo=514, routed)         2.905     3.522    aurora_core[1].aurora_fmc_one_lane_n_0
    SLICE_X57Y233        FDRE                                         r  data_in_reg[2][61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                    100.000   100.000 r  
    E19                                               0.000   100.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000   100.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   100.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.234    95.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.566    97.169    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    97.252 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.139    98.391    clk40
    SLICE_X57Y233        FDRE                                         r  data_in_reg[2][61]/C
                         clock pessimism             -0.723    97.668    
                         clock uncertainty           -0.091    97.577    
    SLICE_X57Y233        FDRE (Setup_fdre_C_CE)      -0.201    97.376    data_in_reg[2][61]
  -------------------------------------------------------------------
                         required time                         97.376    
                         arrival time                          -3.522    
  -------------------------------------------------------------------
                         slack                                 93.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 aurora_core[2].aurora_fmc_one_lane/data32_iserdes_r_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/rx_gb/buffer_128_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.118ns (42.212%)  route 0.162ns (57.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.622ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.526    -0.599    aurora_core[2].aurora_fmc_one_lane/clk40
    SLICE_X108Y200       FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/data32_iserdes_r_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y200       FDRE (Prop_fdre_C_Q)         0.118    -0.481 r  aurora_core[2].aurora_fmc_one_lane/data32_iserdes_r_r_reg[12]/Q
                         net (fo=4, routed)           0.162    -0.319    aurora_core[2].aurora_fmc_one_lane/rx_gb/data32_iserdes_r_r_reg[31][12]
    SLICE_X108Y199       FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/rx_gb/buffer_128_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.744    -0.622    aurora_core[2].aurora_fmc_one_lane/rx_gb/clk40
    SLICE_X108Y199       FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/rx_gb/buffer_128_reg[12]/C
                         clock pessimism              0.241    -0.381    
    SLICE_X108Y199       FDRE (Hold_fdre_C_D)         0.032    -0.349    aurora_core[2].aurora_fmc_one_lane/rx_gb/buffer_128_reg[12]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 data_in_reg[1][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[1].aurora_fmc_one_lane/tx_gb/buffer_132_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.100ns (23.822%)  route 0.320ns (76.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.487ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.572    -0.553    clk40
    SLICE_X65Y245        FDRE                                         r  data_in_reg[1][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y245        FDRE (Prop_fdre_C_Q)         0.100    -0.453 r  data_in_reg[1][24]/Q
                         net (fo=3, routed)           0.320    -0.133    aurora_core[1].aurora_fmc_one_lane/tx_gb/sync_reg[0][0][24]
    SLICE_X64Y250        FDRE                                         r  aurora_core[1].aurora_fmc_one_lane/tx_gb/buffer_132_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.879    -0.487    aurora_core[1].aurora_fmc_one_lane/tx_gb/CLK
    SLICE_X64Y250        FDRE                                         r  aurora_core[1].aurora_fmc_one_lane/tx_gb/buffer_132_reg[24]/C
                         clock pessimism              0.233    -0.254    
    SLICE_X64Y250        FDRE (Hold_fdre_C_D)         0.063    -0.191    aurora_core[1].aurora_fmc_one_lane/tx_gb/buffer_132_reg[24]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 data_in_reg[1][46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[1].aurora_fmc_one_lane/tx_gb/buffer_132_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.118ns (44.658%)  route 0.146ns (55.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.652    -0.473    clk40
    SLICE_X66Y250        FDRE                                         r  data_in_reg[1][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y250        FDRE (Prop_fdre_C_Q)         0.118    -0.355 r  data_in_reg[1][46]/Q
                         net (fo=3, routed)           0.146    -0.209    aurora_core[1].aurora_fmc_one_lane/tx_gb/sync_reg[0][0][46]
    SLICE_X64Y249        FDRE                                         r  aurora_core[1].aurora_fmc_one_lane/tx_gb/buffer_132_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.779    -0.587    aurora_core[1].aurora_fmc_one_lane/tx_gb/CLK
    SLICE_X64Y249        FDRE                                         r  aurora_core[1].aurora_fmc_one_lane/tx_gb/buffer_132_reg[112]/C
                         clock pessimism              0.233    -0.354    
    SLICE_X64Y249        FDRE (Hold_fdre_C_D)         0.064    -0.290    aurora_core[1].aurora_fmc_one_lane/tx_gb/buffer_132_reg[112]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 data_in_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[1].aurora_fmc_one_lane/tx_gb/buffer_132_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.100ns (22.500%)  route 0.344ns (77.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.488ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.571    -0.554    clk40
    SLICE_X63Y241        FDRE                                         r  data_in_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y241        FDRE (Prop_fdre_C_Q)         0.100    -0.454 r  data_in_reg[1][5]/Q
                         net (fo=3, routed)           0.344    -0.109    aurora_core[1].aurora_fmc_one_lane/tx_gb/sync_reg[0][0][5]
    SLICE_X64Y255        FDRE                                         r  aurora_core[1].aurora_fmc_one_lane/tx_gb/buffer_132_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.878    -0.488    aurora_core[1].aurora_fmc_one_lane/tx_gb/CLK
    SLICE_X64Y255        FDRE                                         r  aurora_core[1].aurora_fmc_one_lane/tx_gb/buffer_132_reg[71]/C
                         clock pessimism              0.233    -0.255    
    SLICE_X64Y255        FDRE (Hold_fdre_C_D)         0.064    -0.191    aurora_core[1].aurora_fmc_one_lane/tx_gb/buffer_132_reg[71]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_scr/scrambler_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_scr/scrambler_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.727%)  route 0.230ns (64.273%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.558    -0.567    aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_scr/clk40
    SLICE_X93Y197        FDSE                                         r  aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_scr/scrambler_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y197        FDSE (Prop_fdse_C_Q)         0.100    -0.467 r  aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_scr/scrambler_reg[21]/Q
                         net (fo=9, routed)           0.230    -0.237    aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_scr/p_181_in
    SLICE_X92Y201        LUT6 (Prop_lut6_I4_O)        0.028    -0.209 r  aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_scr/scrambler[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_scr/p_0_in[7]
    SLICE_X92Y201        FDSE                                         r  aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_scr/scrambler_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.745    -0.621    aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_scr/clk40
    SLICE_X92Y201        FDSE                                         r  aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_scr/scrambler_reg[7]/C
                         clock pessimism              0.241    -0.380    
    SLICE_X92Y201        FDSE (Hold_fdse_C_D)         0.087    -0.293    aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_scr/scrambler_reg[7]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 aurora_core[4].aurora_fmc_one_lane/b_sync/slip_count_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[4].aurora_fmc_one_lane/b_sync/slip_count_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.712%)  route 0.055ns (35.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    -0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.773    -0.352    aurora_core[4].aurora_fmc_one_lane/b_sync/clk_out3
    SLICE_X187Y70        FDRE                                         r  aurora_core[4].aurora_fmc_one_lane/b_sync/slip_count_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y70        FDRE (Prop_fdre_C_Q)         0.100    -0.252 r  aurora_core[4].aurora_fmc_one_lane/b_sync/slip_count_i_reg[12]/Q
                         net (fo=1, routed)           0.055    -0.197    aurora_core[4].aurora_fmc_one_lane/b_sync/slip_count_i_reg_n_0_[12]
    SLICE_X186Y70        FDRE                                         r  aurora_core[4].aurora_fmc_one_lane/b_sync/slip_count_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.014    -0.352    aurora_core[4].aurora_fmc_one_lane/b_sync/clk_out3
    SLICE_X186Y70        FDRE                                         r  aurora_core[4].aurora_fmc_one_lane/b_sync/slip_count_i_reg[13]/C
                         clock pessimism              0.011    -0.341    
    SLICE_X186Y70        FDRE (Hold_fdre_C_D)         0.059    -0.282    aurora_core[4].aurora_fmc_one_lane/b_sync/slip_count_i_reg[13]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 aurora_core[3].aurora_fmc_one_lane/b_sync/slip_count_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[3].aurora_fmc_one_lane/b_sync/slip_count_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.296%)  route 0.056ns (35.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.441ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.687    -0.438    aurora_core[3].aurora_fmc_one_lane/b_sync/CLK
    SLICE_X159Y75        FDRE                                         r  aurora_core[3].aurora_fmc_one_lane/b_sync/slip_count_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y75        FDRE (Prop_fdre_C_Q)         0.100    -0.338 r  aurora_core[3].aurora_fmc_one_lane/b_sync/slip_count_i_reg[15]/Q
                         net (fo=1, routed)           0.056    -0.282    aurora_core[3].aurora_fmc_one_lane/b_sync/slip_count_i_reg_n_0_[15]
    SLICE_X158Y75        FDRE                                         r  aurora_core[3].aurora_fmc_one_lane/b_sync/slip_count_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.925    -0.441    aurora_core[3].aurora_fmc_one_lane/b_sync/CLK
    SLICE_X158Y75        FDRE                                         r  aurora_core[3].aurora_fmc_one_lane/b_sync/slip_count_i_reg[16]/C
                         clock pessimism              0.014    -0.427    
    SLICE_X158Y75        FDRE (Hold_fdre_C_D)         0.059    -0.368    aurora_core[3].aurora_fmc_one_lane/b_sync/slip_count_i_reg[16]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_scr/scrambler_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_scr/scrambler_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.044%)  route 0.248ns (65.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.541    -0.584    aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_scr/clk40
    SLICE_X89Y200        FDSE                                         r  aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_scr/scrambler_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y200        FDSE (Prop_fdse_C_Q)         0.100    -0.484 r  aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_scr/scrambler_reg[31]/Q
                         net (fo=8, routed)           0.248    -0.236    aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_scr/p_221_in
    SLICE_X88Y198        LUT6 (Prop_lut6_I4_O)        0.028    -0.208 r  aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_scr/scrambler[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_scr/p_0_in[17]
    SLICE_X88Y198        FDSE                                         r  aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_scr/scrambler_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.759    -0.607    aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_scr/clk40
    SLICE_X88Y198        FDSE                                         r  aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_scr/scrambler_reg[17]/C
                         clock pessimism              0.241    -0.366    
    SLICE_X88Y198        FDSE (Hold_fdse_C_D)         0.060    -0.306    aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_scr/scrambler_reg[17]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 aurora_core[2].aurora_fmc_one_lane/rx_gb/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/rx_gb/data66_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.737%)  route 0.275ns (68.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.618ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.531    -0.594    aurora_core[2].aurora_fmc_one_lane/rx_gb/clk40
    SLICE_X105Y200       FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/rx_gb/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y200       FDRE (Prop_fdre_C_Q)         0.100    -0.494 r  aurora_core[2].aurora_fmc_one_lane/rx_gb/counter_reg[2]/Q
                         net (fo=78, routed)          0.275    -0.219    aurora_core[2].aurora_fmc_one_lane/rx_gb/p_0_in[1]
    SLICE_X102Y196       LUT6 (Prop_lut6_I4_O)        0.028    -0.191 r  aurora_core[2].aurora_fmc_one_lane/rx_gb/data66[42]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    aurora_core[2].aurora_fmc_one_lane/rx_gb/rotate[42]
    SLICE_X102Y196       FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/rx_gb/data66_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.748    -0.618    aurora_core[2].aurora_fmc_one_lane/rx_gb/clk40
    SLICE_X102Y196       FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/rx_gb/data66_reg[42]/C
                         clock pessimism              0.241    -0.377    
    SLICE_X102Y196       FDRE (Hold_fdre_C_D)         0.087    -0.290    aurora_core[2].aurora_fmc_one_lane/rx_gb/data66_reg[42]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_scr/scrambler_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_scr/scrambler_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.128ns (33.002%)  route 0.260ns (66.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.541    -0.584    aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_scr/clk40
    SLICE_X89Y200        FDSE                                         r  aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_scr/scrambler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y200        FDSE (Prop_fdse_C_Q)         0.100    -0.484 r  aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_scr/scrambler_reg[10]/Q
                         net (fo=6, routed)           0.260    -0.224    aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_scr/p_137_in
    SLICE_X88Y197        LUT6 (Prop_lut6_I3_O)        0.028    -0.196 r  aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_scr/scrambler[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_scr/p_0_in[16]
    SLICE_X88Y197        FDSE                                         r  aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_scr/scrambler_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.759    -0.607    aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_scr/clk40
    SLICE_X88Y197        FDSE                                         r  aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_scr/scrambler_reg[16]/C
                         clock pessimism              0.241    -0.366    
    SLICE_X88Y197        FDSE (Hold_fdse_C_D)         0.060    -0.306    aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_scr/scrambler_reg[16]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_2
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { pll_mid/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y26   pll_mid/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y5  pll_mid/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X172Y55    aurora_core[6].aurora_fmc_one_lane/b_sync/slip_count_i_reg[62]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X172Y55    aurora_core[6].aurora_fmc_one_lane/b_sync/slip_count_i_reg[63]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X172Y55    aurora_core[6].aurora_fmc_one_lane/b_sync/slip_count_i_reg[64]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X172Y55    aurora_core[6].aurora_fmc_one_lane/b_sync/slip_count_i_reg[65]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X173Y55    aurora_core[6].aurora_fmc_one_lane/b_sync/slip_count_i_reg[70]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X173Y55    aurora_core[6].aurora_fmc_one_lane/b_sync/slip_count_i_reg[71]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X173Y55    aurora_core[6].aurora_fmc_one_lane/b_sync/slip_count_i_reg[72]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X173Y55    aurora_core[6].aurora_fmc_one_lane/b_sync/slip_count_i_reg[73]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y5  pll_mid/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X154Y89    aurora_core[3].aurora_fmc_one_lane/data32_iserdes_r_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X154Y89    aurora_core[3].aurora_fmc_one_lane/data32_iserdes_r_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X154Y89    aurora_core[3].aurora_fmc_one_lane/data32_iserdes_r_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X154Y89    aurora_core[3].aurora_fmc_one_lane/data32_iserdes_r_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X162Y65    aurora_core[1].aurora_fmc_one_lane/data32_iserdes_r_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X162Y65    aurora_core[1].aurora_fmc_one_lane/data32_iserdes_r_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X174Y55    aurora_core[6].aurora_fmc_one_lane/b_sync/slip_count_i_reg[78]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X174Y55    aurora_core[6].aurora_fmc_one_lane/b_sync/slip_count_i_reg[79]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X174Y55    aurora_core[6].aurora_fmc_one_lane/b_sync/slip_count_i_reg[80]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X161Y75    aurora_core[3].aurora_fmc_one_lane/b_sync/slip_count_i_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         50.000      49.650     SLICE_X166Y97    aurora_core[0].aurora_fmc_one_lane/b_sync/begin_r_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         50.000      49.650     SLICE_X166Y97    aurora_core[0].aurora_fmc_one_lane/b_sync/begin_r_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X169Y97    aurora_core[0].aurora_fmc_one_lane/b_sync/blocksync_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X169Y97    aurora_core[0].aurora_fmc_one_lane/b_sync/blocksync_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X169Y97    aurora_core[0].aurora_fmc_one_lane/b_sync/rxgearboxslip_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X169Y97    aurora_core[0].aurora_fmc_one_lane/b_sync/rxgearboxslip_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X164Y96    aurora_core[0].aurora_fmc_one_lane/b_sync/sh_invalid_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X164Y96    aurora_core[0].aurora_fmc_one_lane/b_sync/sh_valid_r_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X157Y75    aurora_core[3].aurora_fmc_one_lane/b_sync/slip_count_i_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X157Y75    aurora_core[3].aurora_fmc_one_lane/b_sync/slip_count_i_reg[30]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_2
  To Clock:  clk_out4_clk_wiz_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_2
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { pll_mid/inst/mmcm_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         2.500       0.062      IDELAYCTRL_X1Y3  aurora_core[6].aurora_fmc_one_lane/delayctrl/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         2.500       0.062      IDELAYCTRL_X0Y2  aurora_core[3].aurora_fmc_one_lane/delayctrl/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         2.500       0.062      IDELAYCTRL_X0Y0  aurora_core[0].aurora_fmc_one_lane/delayctrl/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         2.500       0.062      IDELAYCTRL_X0Y3  aurora_core[5].aurora_fmc_one_lane/delayctrl/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         2.500       0.062      IDELAYCTRL_X1Y1  aurora_core[7].aurora_fmc_one_lane/delayctrl/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         2.500       0.062      IDELAYCTRL_X0Y1  aurora_core[2].aurora_fmc_one_lane/delayctrl/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         2.500       0.062      IDELAYCTRL_X1Y2  aurora_core[4].aurora_fmc_one_lane/delayctrl/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         2.500       0.062      IDELAYCTRL_X1Y0  aurora_core[1].aurora_fmc_one_lane/delayctrl/REFCLK
Min Period  n/a     BUFG/I              n/a            1.409         2.500       1.092      BUFGCTRL_X0Y31   pll_mid/inst/clkout4_buf/I
Min Period  n/a     BUFG/I              n/a            1.409         2.500       1.092      BUFGCTRL_X0Y30   ref_clock_bufg/I
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         2.500       2.764      IDELAYCTRL_X1Y3  aurora_core[6].aurora_fmc_one_lane/delayctrl/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         2.500       2.764      IDELAYCTRL_X0Y2  aurora_core[3].aurora_fmc_one_lane/delayctrl/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         2.500       2.764      IDELAYCTRL_X0Y0  aurora_core[0].aurora_fmc_one_lane/delayctrl/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         2.500       2.764      IDELAYCTRL_X0Y3  aurora_core[5].aurora_fmc_one_lane/delayctrl/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         2.500       2.764      IDELAYCTRL_X1Y1  aurora_core[7].aurora_fmc_one_lane/delayctrl/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         2.500       2.764      IDELAYCTRL_X0Y1  aurora_core[2].aurora_fmc_one_lane/delayctrl/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         2.500       2.764      IDELAYCTRL_X1Y2  aurora_core[4].aurora_fmc_one_lane/delayctrl/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         2.500       2.764      IDELAYCTRL_X1Y0  aurora_core[1].aurora_fmc_one_lane/delayctrl/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y5  pll_mid/inst/mmcm_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clk_wiz_2
  To Clock:  clk_out5_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack       16.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.290ns  (required time - arrival time)
  Source:                 aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit4_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clk_wiz_2 rise@20.000ns - clk_out5_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.704ns (21.901%)  route 2.510ns (78.099%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 18.350 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.230    -2.254    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X96Y203        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y203        FDRE (Prop_fdre_C_Q)         0.259    -1.995 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[9]/Q
                         net (fo=1, routed)           0.710    -1.285    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r[9]
    SLICE_X99Y199        LUT6 (Prop_lut6_I3_O)        0.043    -1.242 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit0[3]_i_8/O
                         net (fo=1, routed)           0.000    -1.242    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit0[3]_i_8_n_0
    SLICE_X99Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -1.049 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit0_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -1.049    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit0_reg[3]_i_3_n_0
    SLICE_X99Y200        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    -0.972 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit0_reg[3]_i_1/CO[1]
                         net (fo=24, routed)          1.407     0.436    aurora_core[2].aurora_fmc_one_lane/lcd_debug/neqOp
    SLICE_X107Y191       LUT2 (Prop_lut2_I1_O)        0.132     0.568 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit4[3]_i_1/O
                         net (fo=4, routed)           0.393     0.960    aurora_core[2].aurora_fmc_one_lane/lcd_debug/next_digit4
    SLICE_X107Y191       FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit4_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    20.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.098    18.350    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X107Y191       FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit4_reg[2]/C
                         clock pessimism             -0.736    17.614    
                         clock uncertainty           -0.070    17.543    
    SLICE_X107Y191       FDCE (Setup_fdce_C_CE)      -0.293    17.250    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit4_reg[2]
  -------------------------------------------------------------------
                         required time                         17.250    
                         arrival time                          -0.960    
  -------------------------------------------------------------------
                         slack                                 16.290    

Slack (MET) :             16.290ns  (required time - arrival time)
  Source:                 aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit4_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clk_wiz_2 rise@20.000ns - clk_out5_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.704ns (21.901%)  route 2.510ns (78.099%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 18.350 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.230    -2.254    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X96Y203        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y203        FDRE (Prop_fdre_C_Q)         0.259    -1.995 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[9]/Q
                         net (fo=1, routed)           0.710    -1.285    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r[9]
    SLICE_X99Y199        LUT6 (Prop_lut6_I3_O)        0.043    -1.242 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit0[3]_i_8/O
                         net (fo=1, routed)           0.000    -1.242    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit0[3]_i_8_n_0
    SLICE_X99Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -1.049 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit0_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -1.049    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit0_reg[3]_i_3_n_0
    SLICE_X99Y200        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    -0.972 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit0_reg[3]_i_1/CO[1]
                         net (fo=24, routed)          1.407     0.436    aurora_core[2].aurora_fmc_one_lane/lcd_debug/neqOp
    SLICE_X107Y191       LUT2 (Prop_lut2_I1_O)        0.132     0.568 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit4[3]_i_1/O
                         net (fo=4, routed)           0.393     0.960    aurora_core[2].aurora_fmc_one_lane/lcd_debug/next_digit4
    SLICE_X107Y191       FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit4_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    20.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.098    18.350    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X107Y191       FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit4_reg[3]/C
                         clock pessimism             -0.736    17.614    
                         clock uncertainty           -0.070    17.543    
    SLICE_X107Y191       FDCE (Setup_fdce_C_CE)      -0.293    17.250    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit4_reg[3]
  -------------------------------------------------------------------
                         required time                         17.250    
                         arrival time                          -0.960    
  -------------------------------------------------------------------
                         slack                                 16.290    

Slack (MET) :             16.403ns  (required time - arrival time)
  Source:                 aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit2_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clk_wiz_2 rise@20.000ns - clk_out5_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 0.612ns (18.422%)  route 2.710ns (81.578%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 18.348 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.629ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.230    -2.254    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X106Y190       FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y190       FDCE (Prop_fdce_C_Q)         0.259    -1.995 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit0_reg[3]/Q
                         net (fo=5, routed)           0.517    -1.478    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit0[3]
    SLICE_X106Y190       LUT4 (Prop_lut4_I3_O)        0.043    -1.435 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit1[3]_i_3/O
                         net (fo=2, routed)           0.236    -1.199    aurora_core[2].aurora_fmc_one_lane/lcd_debug/eqOp5_in
    SLICE_X107Y189       LUT5 (Prop_lut5_I4_O)        0.043    -1.156 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit2[3]_i_3/O
                         net (fo=5, routed)           0.595    -0.561    aurora_core[2].aurora_fmc_one_lane/lcd_debug/p_7_in
    SLICE_X106Y191       LUT5 (Prop_lut5_I4_O)        0.047    -0.514 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit3[3]_i_3/O
                         net (fo=3, routed)           0.351    -0.163    aurora_core[2].aurora_fmc_one_lane/lcd_debug/p_9_in
    SLICE_X108Y190       LUT6 (Prop_lut6_I1_O)        0.134    -0.029 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit3[3]_i_4/O
                         net (fo=6, routed)           0.270     0.241    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit3[3]_i_4_n_0
    SLICE_X107Y191       LUT6 (Prop_lut6_I0_O)        0.043     0.284 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit2[3]_i_4/O
                         net (fo=6, routed)           0.456     0.740    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit2[3]_i_4_n_0
    SLICE_X107Y189       LUT3 (Prop_lut3_I2_O)        0.043     0.783 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit2[3]_i_1/O
                         net (fo=4, routed)           0.285     1.068    aurora_core[2].aurora_fmc_one_lane/lcd_debug/next_digit2
    SLICE_X106Y188       FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    20.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.096    18.348    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X106Y188       FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit2_reg[0]/C
                         clock pessimism             -0.629    17.719    
                         clock uncertainty           -0.070    17.648    
    SLICE_X106Y188       FDCE (Setup_fdce_C_CE)      -0.178    17.470    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit2_reg[0]
  -------------------------------------------------------------------
                         required time                         17.470    
                         arrival time                          -1.068    
  -------------------------------------------------------------------
                         slack                                 16.403    

Slack (MET) :             16.403ns  (required time - arrival time)
  Source:                 aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clk_wiz_2 rise@20.000ns - clk_out5_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 0.612ns (18.422%)  route 2.710ns (81.578%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 18.348 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.629ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.230    -2.254    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X106Y190       FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y190       FDCE (Prop_fdce_C_Q)         0.259    -1.995 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit0_reg[3]/Q
                         net (fo=5, routed)           0.517    -1.478    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit0[3]
    SLICE_X106Y190       LUT4 (Prop_lut4_I3_O)        0.043    -1.435 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit1[3]_i_3/O
                         net (fo=2, routed)           0.236    -1.199    aurora_core[2].aurora_fmc_one_lane/lcd_debug/eqOp5_in
    SLICE_X107Y189       LUT5 (Prop_lut5_I4_O)        0.043    -1.156 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit2[3]_i_3/O
                         net (fo=5, routed)           0.595    -0.561    aurora_core[2].aurora_fmc_one_lane/lcd_debug/p_7_in
    SLICE_X106Y191       LUT5 (Prop_lut5_I4_O)        0.047    -0.514 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit3[3]_i_3/O
                         net (fo=3, routed)           0.351    -0.163    aurora_core[2].aurora_fmc_one_lane/lcd_debug/p_9_in
    SLICE_X108Y190       LUT6 (Prop_lut6_I1_O)        0.134    -0.029 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit3[3]_i_4/O
                         net (fo=6, routed)           0.270     0.241    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit3[3]_i_4_n_0
    SLICE_X107Y191       LUT6 (Prop_lut6_I0_O)        0.043     0.284 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit2[3]_i_4/O
                         net (fo=6, routed)           0.456     0.740    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit2[3]_i_4_n_0
    SLICE_X107Y189       LUT3 (Prop_lut3_I2_O)        0.043     0.783 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit2[3]_i_1/O
                         net (fo=4, routed)           0.285     1.068    aurora_core[2].aurora_fmc_one_lane/lcd_debug/next_digit2
    SLICE_X106Y188       FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    20.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.096    18.348    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X106Y188       FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit2_reg[1]/C
                         clock pessimism             -0.629    17.719    
                         clock uncertainty           -0.070    17.648    
    SLICE_X106Y188       FDCE (Setup_fdce_C_CE)      -0.178    17.470    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit2_reg[1]
  -------------------------------------------------------------------
                         required time                         17.470    
                         arrival time                          -1.068    
  -------------------------------------------------------------------
                         slack                                 16.403    

Slack (MET) :             16.415ns  (required time - arrival time)
  Source:                 aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit4_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clk_wiz_2 rise@20.000ns - clk_out5_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.704ns (22.634%)  route 2.406ns (77.366%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 18.348 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.230    -2.254    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X96Y203        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y203        FDRE (Prop_fdre_C_Q)         0.259    -1.995 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[9]/Q
                         net (fo=1, routed)           0.710    -1.285    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r[9]
    SLICE_X99Y199        LUT6 (Prop_lut6_I3_O)        0.043    -1.242 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit0[3]_i_8/O
                         net (fo=1, routed)           0.000    -1.242    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit0[3]_i_8_n_0
    SLICE_X99Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -1.049 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit0_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -1.049    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit0_reg[3]_i_3_n_0
    SLICE_X99Y200        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    -0.972 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit0_reg[3]_i_1/CO[1]
                         net (fo=24, routed)          1.407     0.436    aurora_core[2].aurora_fmc_one_lane/lcd_debug/neqOp
    SLICE_X107Y191       LUT2 (Prop_lut2_I1_O)        0.132     0.568 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit4[3]_i_1/O
                         net (fo=4, routed)           0.289     0.856    aurora_core[2].aurora_fmc_one_lane/lcd_debug/next_digit4
    SLICE_X108Y191       FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit4_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    20.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.096    18.348    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X108Y191       FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit4_reg[0]/C
                         clock pessimism             -0.736    17.612    
                         clock uncertainty           -0.070    17.541    
    SLICE_X108Y191       FDCE (Setup_fdce_C_CE)      -0.270    17.271    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit4_reg[0]
  -------------------------------------------------------------------
                         required time                         17.271    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                 16.415    

Slack (MET) :             16.415ns  (required time - arrival time)
  Source:                 aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit4_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clk_wiz_2 rise@20.000ns - clk_out5_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.704ns (22.634%)  route 2.406ns (77.366%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 18.348 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.230    -2.254    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X96Y203        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y203        FDRE (Prop_fdre_C_Q)         0.259    -1.995 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[9]/Q
                         net (fo=1, routed)           0.710    -1.285    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r[9]
    SLICE_X99Y199        LUT6 (Prop_lut6_I3_O)        0.043    -1.242 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit0[3]_i_8/O
                         net (fo=1, routed)           0.000    -1.242    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit0[3]_i_8_n_0
    SLICE_X99Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -1.049 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit0_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -1.049    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit0_reg[3]_i_3_n_0
    SLICE_X99Y200        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    -0.972 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit0_reg[3]_i_1/CO[1]
                         net (fo=24, routed)          1.407     0.436    aurora_core[2].aurora_fmc_one_lane/lcd_debug/neqOp
    SLICE_X107Y191       LUT2 (Prop_lut2_I1_O)        0.132     0.568 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit4[3]_i_1/O
                         net (fo=4, routed)           0.289     0.856    aurora_core[2].aurora_fmc_one_lane/lcd_debug/next_digit4
    SLICE_X108Y191       FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit4_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    20.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.096    18.348    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X108Y191       FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit4_reg[1]/C
                         clock pessimism             -0.736    17.612    
                         clock uncertainty           -0.070    17.541    
    SLICE_X108Y191       FDCE (Setup_fdce_C_CE)      -0.270    17.271    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit4_reg[1]
  -------------------------------------------------------------------
                         required time                         17.271    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                 16.415    

Slack (MET) :             16.440ns  (required time - arrival time)
  Source:                 aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit2_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clk_wiz_2 rise@20.000ns - clk_out5_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 0.612ns (18.754%)  route 2.651ns (81.245%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 18.349 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.629ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.230    -2.254    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X106Y190       FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y190       FDCE (Prop_fdce_C_Q)         0.259    -1.995 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit0_reg[3]/Q
                         net (fo=5, routed)           0.517    -1.478    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit0[3]
    SLICE_X106Y190       LUT4 (Prop_lut4_I3_O)        0.043    -1.435 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit1[3]_i_3/O
                         net (fo=2, routed)           0.236    -1.199    aurora_core[2].aurora_fmc_one_lane/lcd_debug/eqOp5_in
    SLICE_X107Y189       LUT5 (Prop_lut5_I4_O)        0.043    -1.156 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit2[3]_i_3/O
                         net (fo=5, routed)           0.595    -0.561    aurora_core[2].aurora_fmc_one_lane/lcd_debug/p_7_in
    SLICE_X106Y191       LUT5 (Prop_lut5_I4_O)        0.047    -0.514 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit3[3]_i_3/O
                         net (fo=3, routed)           0.351    -0.163    aurora_core[2].aurora_fmc_one_lane/lcd_debug/p_9_in
    SLICE_X108Y190       LUT6 (Prop_lut6_I1_O)        0.134    -0.029 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit3[3]_i_4/O
                         net (fo=6, routed)           0.270     0.241    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit3[3]_i_4_n_0
    SLICE_X107Y191       LUT6 (Prop_lut6_I0_O)        0.043     0.284 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit2[3]_i_4/O
                         net (fo=6, routed)           0.456     0.740    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit2[3]_i_4_n_0
    SLICE_X107Y189       LUT3 (Prop_lut3_I2_O)        0.043     0.783 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit2[3]_i_1/O
                         net (fo=4, routed)           0.226     1.009    aurora_core[2].aurora_fmc_one_lane/lcd_debug/next_digit2
    SLICE_X107Y189       FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    20.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.097    18.349    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X107Y189       FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit2_reg[2]/C
                         clock pessimism             -0.629    17.720    
                         clock uncertainty           -0.070    17.649    
    SLICE_X107Y189       FDCE (Setup_fdce_C_CE)      -0.201    17.448    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit2_reg[2]
  -------------------------------------------------------------------
                         required time                         17.448    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                 16.440    

Slack (MET) :             16.440ns  (required time - arrival time)
  Source:                 aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit2_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clk_wiz_2 rise@20.000ns - clk_out5_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 0.612ns (18.754%)  route 2.651ns (81.245%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 18.349 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.629ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.230    -2.254    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X106Y190       FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y190       FDCE (Prop_fdce_C_Q)         0.259    -1.995 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit0_reg[3]/Q
                         net (fo=5, routed)           0.517    -1.478    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit0[3]
    SLICE_X106Y190       LUT4 (Prop_lut4_I3_O)        0.043    -1.435 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit1[3]_i_3/O
                         net (fo=2, routed)           0.236    -1.199    aurora_core[2].aurora_fmc_one_lane/lcd_debug/eqOp5_in
    SLICE_X107Y189       LUT5 (Prop_lut5_I4_O)        0.043    -1.156 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit2[3]_i_3/O
                         net (fo=5, routed)           0.595    -0.561    aurora_core[2].aurora_fmc_one_lane/lcd_debug/p_7_in
    SLICE_X106Y191       LUT5 (Prop_lut5_I4_O)        0.047    -0.514 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit3[3]_i_3/O
                         net (fo=3, routed)           0.351    -0.163    aurora_core[2].aurora_fmc_one_lane/lcd_debug/p_9_in
    SLICE_X108Y190       LUT6 (Prop_lut6_I1_O)        0.134    -0.029 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit3[3]_i_4/O
                         net (fo=6, routed)           0.270     0.241    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit3[3]_i_4_n_0
    SLICE_X107Y191       LUT6 (Prop_lut6_I0_O)        0.043     0.284 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit2[3]_i_4/O
                         net (fo=6, routed)           0.456     0.740    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit2[3]_i_4_n_0
    SLICE_X107Y189       LUT3 (Prop_lut3_I2_O)        0.043     0.783 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit2[3]_i_1/O
                         net (fo=4, routed)           0.226     1.009    aurora_core[2].aurora_fmc_one_lane/lcd_debug/next_digit2
    SLICE_X107Y189       FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    20.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.097    18.349    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X107Y189       FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit2_reg[3]/C
                         clock pessimism             -0.629    17.720    
                         clock uncertainty           -0.070    17.649    
    SLICE_X107Y189       FDCE (Setup_fdce_C_CE)      -0.201    17.448    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit2_reg[3]
  -------------------------------------------------------------------
                         required time                         17.448    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                 16.440    

Slack (MET) :             16.474ns  (required time - arrival time)
  Source:                 aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit3_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clk_wiz_2 rise@20.000ns - clk_out5_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 0.724ns (23.411%)  route 2.369ns (76.589%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns = ( 18.337 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.237ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.247    -2.237    aurora_core[5].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X81Y193        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y193        FDRE (Prop_fdre_C_Q)         0.223    -2.014 r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[0]/Q
                         net (fo=1, routed)           0.651    -1.363    aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r[0]
    SLICE_X80Y195        LUT6 (Prop_lut6_I3_O)        0.043    -1.320 r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit0[3]_i_11/O
                         net (fo=1, routed)           0.000    -1.320    aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit0[3]_i_11_n_0
    SLICE_X80Y195        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    -1.061 r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit0_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -1.061    aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit0_reg[3]_i_3_n_0
    SLICE_X80Y196        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    -0.984 r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit0_reg[3]_i_1/CO[1]
                         net (fo=24, routed)          1.388     0.403    aurora_core[5].aurora_fmc_one_lane/lcd_debug/neqOp
    SLICE_X88Y231        LUT3 (Prop_lut3_I2_O)        0.122     0.525 r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit3[3]_i_1/O
                         net (fo=4, routed)           0.330     0.855    aurora_core[5].aurora_fmc_one_lane/lcd_debug/next_digit3
    SLICE_X89Y231        FDCE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    20.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.085    18.337    aurora_core[5].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X89Y231        FDCE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit3_reg[0]/C
                         clock pessimism             -0.736    17.601    
                         clock uncertainty           -0.070    17.530    
    SLICE_X89Y231        FDCE (Setup_fdce_C_CE)      -0.201    17.329    aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit3_reg[0]
  -------------------------------------------------------------------
                         required time                         17.329    
                         arrival time                          -0.855    
  -------------------------------------------------------------------
                         slack                                 16.474    

Slack (MET) :             16.474ns  (required time - arrival time)
  Source:                 aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit3_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clk_wiz_2 rise@20.000ns - clk_out5_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 0.724ns (23.411%)  route 2.369ns (76.589%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns = ( 18.337 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.237ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.247    -2.237    aurora_core[5].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X81Y193        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y193        FDRE (Prop_fdre_C_Q)         0.223    -2.014 r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[0]/Q
                         net (fo=1, routed)           0.651    -1.363    aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r[0]
    SLICE_X80Y195        LUT6 (Prop_lut6_I3_O)        0.043    -1.320 r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit0[3]_i_11/O
                         net (fo=1, routed)           0.000    -1.320    aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit0[3]_i_11_n_0
    SLICE_X80Y195        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    -1.061 r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit0_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -1.061    aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit0_reg[3]_i_3_n_0
    SLICE_X80Y196        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    -0.984 r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit0_reg[3]_i_1/CO[1]
                         net (fo=24, routed)          1.388     0.403    aurora_core[5].aurora_fmc_one_lane/lcd_debug/neqOp
    SLICE_X88Y231        LUT3 (Prop_lut3_I2_O)        0.122     0.525 r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit3[3]_i_1/O
                         net (fo=4, routed)           0.330     0.855    aurora_core[5].aurora_fmc_one_lane/lcd_debug/next_digit3
    SLICE_X89Y231        FDCE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    20.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.085    18.337    aurora_core[5].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X89Y231        FDCE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit3_reg[1]/C
                         clock pessimism             -0.736    17.601    
                         clock uncertainty           -0.070    17.530    
    SLICE_X89Y231        FDCE (Setup_fdce_C_CE)      -0.201    17.329    aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit3_reg[1]
  -------------------------------------------------------------------
                         required time                         17.329    
                         arrival time                          -0.855    
  -------------------------------------------------------------------
                         slack                                 16.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 aurora_core[2].aurora_fmc_one_lane/lcd_debug/FSM_sequential_istate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out5_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.189ns (53.281%)  route 0.166ns (46.719%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.628ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.539    -0.586    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X108Y185       FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/FSM_sequential_istate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y185       FDCE (Prop_fdce_C_Q)         0.118    -0.468 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/FSM_sequential_istate_reg[2]/Q
                         net (fo=39, routed)          0.166    -0.302    aurora_core[2].aurora_fmc_one_lane/lcd_debug/istate[2]
    SLICE_X111Y185       MUXF7 (Prop_muxf7_S_O)       0.071    -0.231 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    aurora_core[2].aurora_fmc_one_lane/lcd_debug/count_reg[6]_i_1_n_0
    SLICE_X111Y185       FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.738    -0.628    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X111Y185       FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/count_reg[6]/C
                         clock pessimism              0.233    -0.395    
    SLICE_X111Y185       FDCE (Hold_fdce_C_D)         0.070    -0.325    aurora_core[2].aurora_fmc_one_lane/lcd_debug/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out5_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.266ns (69.690%)  route 0.116ns (30.310%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.623ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.555    -0.570    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X98Y199        FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y199        FDCE (Prop_fdce_C_Q)         0.118    -0.452 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[10]/Q
                         net (fo=2, routed)           0.115    -0.337    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[10]
    SLICE_X98Y199        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107    -0.230 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.229    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[8]_i_1_n_0
    SLICE_X98Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.188 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.188    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[12]_i_1_n_7
    SLICE_X98Y200        FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.743    -0.623    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X98Y200        FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[12]/C
                         clock pessimism              0.241    -0.382    
    SLICE_X98Y200        FDCE (Hold_fdce_C_D)         0.092    -0.290    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out5_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.278ns (70.614%)  route 0.116ns (29.386%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.623ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.555    -0.570    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X98Y199        FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y199        FDCE (Prop_fdce_C_Q)         0.118    -0.452 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[10]/Q
                         net (fo=2, routed)           0.115    -0.337    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[10]
    SLICE_X98Y199        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107    -0.230 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.229    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[8]_i_1_n_0
    SLICE_X98Y200        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053    -0.176 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.176    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[12]_i_1_n_5
    SLICE_X98Y200        FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.743    -0.623    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X98Y200        FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[14]/C
                         clock pessimism              0.241    -0.382    
    SLICE_X98Y200        FDCE (Hold_fdce_C_D)         0.092    -0.290    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out5_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.118ns (31.416%)  route 0.258ns (68.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.609ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.539    -0.586    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X96Y200        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y200        FDRE (Prop_fdre_C_Q)         0.118    -0.468 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[1]/Q
                         net (fo=1, routed)           0.258    -0.210    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r[1]
    SLICE_X97Y199        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.757    -0.609    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X97Y199        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[1]/C
                         clock pessimism              0.241    -0.368    
    SLICE_X97Y199        FDRE (Hold_fdre_C_D)         0.040    -0.328    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out5_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.285ns (71.127%)  route 0.116ns (28.873%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.623ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.555    -0.570    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X98Y199        FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y199        FDCE (Prop_fdce_C_Q)         0.118    -0.452 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[10]/Q
                         net (fo=2, routed)           0.115    -0.337    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[10]
    SLICE_X98Y199        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107    -0.230 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.229    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[8]_i_1_n_0
    SLICE_X98Y200        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060    -0.169 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.169    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[12]_i_1_n_6
    SLICE_X98Y200        FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.743    -0.623    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X98Y200        FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[13]/C
                         clock pessimism              0.241    -0.382    
    SLICE_X98Y200        FDCE (Hold_fdce_C_D)         0.092    -0.290    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out5_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.292ns (71.623%)  route 0.116ns (28.377%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.623ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.555    -0.570    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X98Y199        FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y199        FDCE (Prop_fdce_C_Q)         0.118    -0.452 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[10]/Q
                         net (fo=2, routed)           0.115    -0.337    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[10]
    SLICE_X98Y199        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107    -0.230 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.229    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[8]_i_1_n_0
    SLICE_X98Y200        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067    -0.162 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.162    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[12]_i_1_n_4
    SLICE_X98Y200        FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.743    -0.623    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X98Y200        FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[15]/C
                         clock pessimism              0.241    -0.382    
    SLICE_X98Y200        FDCE (Hold_fdce_C_D)         0.092    -0.290    aurora_core[2].aurora_fmc_one_lane/lcd_debug/digit_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 aurora_core[2].aurora_fmc_one_lane/lcd_debug/FSM_sequential_istate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out5_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.205ns (52.597%)  route 0.185ns (47.403%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.628ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.539    -0.586    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X108Y185       FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/FSM_sequential_istate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y185       FDCE (Prop_fdce_C_Q)         0.118    -0.468 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/FSM_sequential_istate_reg[1]/Q
                         net (fo=60, routed)          0.185    -0.283    aurora_core[2].aurora_fmc_one_lane/lcd_debug/istate[1]
    SLICE_X111Y185       LUT6 (Prop_lut6_I3_O)        0.028    -0.255 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/count[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.255    aurora_core[2].aurora_fmc_one_lane/lcd_debug/count[8]_i_2_n_0
    SLICE_X111Y185       MUXF7 (Prop_muxf7_I0_O)      0.059    -0.196 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    aurora_core[2].aurora_fmc_one_lane/lcd_debug/count_reg[8]_i_1_n_0
    SLICE_X111Y185       FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.738    -0.628    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X111Y185       FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/count_reg[8]/C
                         clock pessimism              0.233    -0.395    
    SLICE_X111Y185       FDCE (Hold_fdce_C_D)         0.070    -0.325    aurora_core[2].aurora_fmc_one_lane/lcd_debug/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 aurora_core[0].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_core[0].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out5_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.284%)  route 0.104ns (44.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.532    -0.593    aurora_core[0].aurora_fmc_one_lane/lcd_debug/bbstub_clk_out5
    SLICE_X111Y177       FDCE                                         r  aurora_core[0].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y177       FDCE (Prop_fdce_C_Q)         0.100    -0.493 r  aurora_core[0].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[1]/Q
                         net (fo=6, routed)           0.104    -0.389    aurora_core[0].aurora_fmc_one_lane/lcd_debug/dstate[1]
    SLICE_X110Y177       LUT5 (Prop_lut5_I4_O)        0.028    -0.361 r  aurora_core[0].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.361    aurora_core[0].aurora_fmc_one_lane/lcd_debug/next_dstate[3]
    SLICE_X110Y177       FDCE                                         r  aurora_core[0].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.730    -0.636    aurora_core[0].aurora_fmc_one_lane/lcd_debug/bbstub_clk_out5
    SLICE_X110Y177       FDCE                                         r  aurora_core[0].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[3]/C
                         clock pessimism              0.054    -0.582    
    SLICE_X110Y177       FDCE (Hold_fdce_C_D)         0.087    -0.495    aurora_core[0].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 aurora_core[4].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_core[4].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out5_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (53.901%)  route 0.109ns (46.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.622ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.546    -0.579    aurora_core[4].aurora_fmc_one_lane/lcd_debug/clk_out5
    SLICE_X95Y178        FDCE                                         r  aurora_core[4].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y178        FDCE (Prop_fdce_C_Q)         0.100    -0.479 r  aurora_core[4].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[3]/Q
                         net (fo=4, routed)           0.109    -0.369    aurora_core[4].aurora_fmc_one_lane/lcd_debug/dstate[3]
    SLICE_X94Y178        LUT5 (Prop_lut5_I1_O)        0.028    -0.341 r  aurora_core[4].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate[4]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.341    aurora_core[4].aurora_fmc_one_lane/lcd_debug/next_dstate[4]
    SLICE_X94Y178        FDCE                                         r  aurora_core[4].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.744    -0.622    aurora_core[4].aurora_fmc_one_lane/lcd_debug/clk_out5
    SLICE_X94Y178        FDCE                                         r  aurora_core[4].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[4]/C
                         clock pessimism              0.054    -0.568    
    SLICE_X94Y178        FDCE (Hold_fdce_C_D)         0.087    -0.481    aurora_core[4].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[4]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out5_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.091ns (64.084%)  route 0.051ns (35.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.559    -0.566    aurora_core[5].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X79Y193        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y193        FDRE (Prop_fdre_C_Q)         0.091    -0.475 r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[6]/Q
                         net (fo=1, routed)           0.051    -0.424    aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r[6]
    SLICE_X79Y193        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.759    -0.607    aurora_core[5].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X79Y193        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[6]/C
                         clock pessimism              0.041    -0.566    
    SLICE_X79Y193        FDRE (Hold_fdre_C_D)        -0.003    -0.569    aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_clk_wiz_2
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_mid/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         20.000      18.592     BUFGCTRL_X0Y25   pll_mid/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y5  pll_mid/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X78Y236    aurora_core[5].aurora_fmc_one_lane/lcd_debug/cnt_reg[15]/C
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X78Y237    aurora_core[5].aurora_fmc_one_lane/lcd_debug/cnt_reg[17]/C
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X80Y236    aurora_core[5].aurora_fmc_one_lane/lcd_debug/cnt_reg[18]/C
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X78Y237    aurora_core[5].aurora_fmc_one_lane/lcd_debug/cnt_reg[20]/C
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X78Y237    aurora_core[5].aurora_fmc_one_lane/lcd_debug/cnt_reg[23]/C
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X78Y235    aurora_core[5].aurora_fmc_one_lane/lcd_debug/cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X78Y237    aurora_core[5].aurora_fmc_one_lane/lcd_debug/cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X80Y235    aurora_core[5].aurora_fmc_one_lane/lcd_debug/cnt_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y5  pll_mid/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Fast    FDCE/C              n/a            0.400         10.000      9.600      SLICE_X78Y236    aurora_core[5].aurora_fmc_one_lane/lcd_debug/cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         10.000      9.600      SLICE_X78Y237    aurora_core[5].aurora_fmc_one_lane/lcd_debug/cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         10.000      9.600      SLICE_X80Y236    aurora_core[5].aurora_fmc_one_lane/lcd_debug/cnt_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         10.000      9.600      SLICE_X78Y237    aurora_core[5].aurora_fmc_one_lane/lcd_debug/cnt_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         10.000      9.600      SLICE_X78Y237    aurora_core[5].aurora_fmc_one_lane/lcd_debug/cnt_reg[23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         10.000      9.600      SLICE_X78Y235    aurora_core[5].aurora_fmc_one_lane/lcd_debug/cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         10.000      9.600      SLICE_X78Y237    aurora_core[5].aurora_fmc_one_lane/lcd_debug/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         10.000      9.600      SLICE_X80Y235    aurora_core[5].aurora_fmc_one_lane/lcd_debug/cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         10.000      9.600      SLICE_X80Y236    aurora_core[5].aurora_fmc_one_lane/lcd_debug/cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         10.000      9.600      SLICE_X80Y235    aurora_core[5].aurora_fmc_one_lane/lcd_debug/cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X90Y170    aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X95Y183    aurora_core[4].aurora_fmc_one_lane/lcd_debug/count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X96Y183    aurora_core[4].aurora_fmc_one_lane/lcd_debug/count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X95Y183    aurora_core[4].aurora_fmc_one_lane/lcd_debug/count_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X98Y184    aurora_core[4].aurora_fmc_one_lane/lcd_debug/count_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X96Y183    aurora_core[4].aurora_fmc_one_lane/lcd_debug/count_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X99Y184    aurora_core[4].aurora_fmc_one_lane/lcd_debug/count_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X96Y182    aurora_core[4].aurora_fmc_one_lane/lcd_debug/count_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X96Y182    aurora_core[4].aurora_fmc_one_lane/lcd_debug/count_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X95Y182    aurora_core[4].aurora_fmc_one_lane/lcd_debug/count_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_2
  To Clock:  clkfbout_clk_wiz_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { pll_mid/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y29   pll_mid/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  pll_mid/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  pll_mid/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  pll_mid/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y5  pll_mid/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_2
  To Clock:  clk_out2_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack       19.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.140ns  (required time - arrival time)
  Source:                 aurora_core[5].aurora_fmc_one_lane/b_sync/blocksync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[5].aurora_fmc_one_lane/iserdes_inst/loop0[0].iserdes_m/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_2 rise@25.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.742ns  (logic 0.315ns (5.486%)  route 5.427ns (94.514%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.173ns = ( 23.827 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.248ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.236    -2.248    aurora_core[5].aurora_fmc_one_lane/b_sync/clk40
    SLICE_X79Y202        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/b_sync/blocksync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y202        FDRE (Prop_fdre_C_Q)         0.223    -2.025 f  aurora_core[5].aurora_fmc_one_lane/b_sync/blocksync_out_reg/Q
                         net (fo=20, routed)          0.730    -1.296    aurora_core[5].aurora_fmc_one_lane/b_sync/blocksync_out_reg_0
    SLICE_X77Y200        LUT2 (Prop_lut2_I0_O)        0.043    -1.253 f  aurora_core[5].aurora_fmc_one_lane/b_sync/loop0[0].iserdes_m_i_3/O
                         net (fo=13, routed)          0.513    -0.739    aurora_core[5].aurora_fmc_one_lane/b_sync/iserdes_slip_cnt_reg[3]
    SLICE_X77Y201        LUT4 (Prop_lut4_I0_O)        0.049    -0.690 r  aurora_core[5].aurora_fmc_one_lane/b_sync/loop0[0].iserdes_m_i_1/O
                         net (fo=2, routed)           4.184     3.494    aurora_core[5].aurora_fmc_one_lane/iserdes_inst/debug[0]
    ILOGIC_X1Y60         ISERDESE2                                    r  aurora_core[5].aurora_fmc_one_lane/iserdes_inst/loop0[0].iserdes_m/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    25.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    25.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    20.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    22.169    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083    22.252 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.575    23.827    aurora_core[5].aurora_fmc_one_lane/iserdes_inst/clk160
    ILOGIC_X1Y60         ISERDESE2                                    r  aurora_core[5].aurora_fmc_one_lane/iserdes_inst/loop0[0].iserdes_m/CLKDIV
                         clock pessimism             -0.877    22.950    
                         clock uncertainty           -0.211    22.739    
    ILOGIC_X1Y60         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.105    22.634    aurora_core[5].aurora_fmc_one_lane/iserdes_inst/loop0[0].iserdes_m
  -------------------------------------------------------------------
                         required time                         22.634    
                         arrival time                          -3.494    
  -------------------------------------------------------------------
                         slack                                 19.140    

Slack (MET) :             19.226ns  (required time - arrival time)
  Source:                 aurora_core[5].aurora_fmc_one_lane/b_sync/blocksync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[5].aurora_fmc_one_lane/iserdes_inst/loop0[0].iserdes_s/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_2 rise@25.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 0.315ns (5.569%)  route 5.342ns (94.431%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.172ns = ( 23.828 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.248ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.236    -2.248    aurora_core[5].aurora_fmc_one_lane/b_sync/clk40
    SLICE_X79Y202        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/b_sync/blocksync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y202        FDRE (Prop_fdre_C_Q)         0.223    -2.025 f  aurora_core[5].aurora_fmc_one_lane/b_sync/blocksync_out_reg/Q
                         net (fo=20, routed)          0.730    -1.296    aurora_core[5].aurora_fmc_one_lane/b_sync/blocksync_out_reg_0
    SLICE_X77Y200        LUT2 (Prop_lut2_I0_O)        0.043    -1.253 f  aurora_core[5].aurora_fmc_one_lane/b_sync/loop0[0].iserdes_m_i_3/O
                         net (fo=13, routed)          0.513    -0.739    aurora_core[5].aurora_fmc_one_lane/b_sync/iserdes_slip_cnt_reg[3]
    SLICE_X77Y201        LUT4 (Prop_lut4_I0_O)        0.049    -0.690 r  aurora_core[5].aurora_fmc_one_lane/b_sync/loop0[0].iserdes_m_i_1/O
                         net (fo=2, routed)           4.099     3.409    aurora_core[5].aurora_fmc_one_lane/iserdes_inst/debug[0]
    ILOGIC_X1Y59         ISERDESE2                                    r  aurora_core[5].aurora_fmc_one_lane/iserdes_inst/loop0[0].iserdes_s/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    25.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    25.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    20.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    22.169    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083    22.252 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.576    23.828    aurora_core[5].aurora_fmc_one_lane/iserdes_inst/clk160
    ILOGIC_X1Y59         ISERDESE2                                    r  aurora_core[5].aurora_fmc_one_lane/iserdes_inst/loop0[0].iserdes_s/CLKDIV
                         clock pessimism             -0.877    22.951    
                         clock uncertainty           -0.211    22.740    
    ILOGIC_X1Y59         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.105    22.635    aurora_core[5].aurora_fmc_one_lane/iserdes_inst/loop0[0].iserdes_s
  -------------------------------------------------------------------
                         required time                         22.635    
                         arrival time                          -3.409    
  -------------------------------------------------------------------
                         slack                                 19.226    

Slack (MET) :             19.583ns  (required time - arrival time)
  Source:                 aurora_core[2].aurora_fmc_one_lane/b_sync/blocksync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/iserdes_inst/loop0[0].iserdes_s/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_2 rise@25.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 0.315ns (5.935%)  route 4.993ns (94.065%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.171ns = ( 23.829 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.229    -2.255    aurora_core[2].aurora_fmc_one_lane/b_sync/clk40
    SLICE_X99Y202        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/b_sync/blocksync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y202        FDRE (Prop_fdre_C_Q)         0.223    -2.032 f  aurora_core[2].aurora_fmc_one_lane/b_sync/blocksync_out_reg/Q
                         net (fo=18, routed)          0.670    -1.362    aurora_core[2].aurora_fmc_one_lane/b_sync/blocksync_out_reg_0
    SLICE_X100Y204       LUT2 (Prop_lut2_I0_O)        0.043    -1.319 f  aurora_core[2].aurora_fmc_one_lane/b_sync/loop0[0].iserdes_m_i_3/O
                         net (fo=13, routed)          0.595    -0.725    aurora_core[2].aurora_fmc_one_lane/b_sync/iserdes_slip_cnt_reg[3]
    SLICE_X107Y202       LUT4 (Prop_lut4_I0_O)        0.049    -0.676 r  aurora_core[2].aurora_fmc_one_lane/b_sync/loop0[0].iserdes_m_i_1/O
                         net (fo=2, routed)           3.728     3.053    aurora_core[2].aurora_fmc_one_lane/iserdes_inst/debug[0]
    ILOGIC_X1Y57         ISERDESE2                                    r  aurora_core[2].aurora_fmc_one_lane/iserdes_inst/loop0[0].iserdes_s/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    25.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    25.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    20.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    22.169    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083    22.252 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.577    23.829    aurora_core[2].aurora_fmc_one_lane/iserdes_inst/clk160
    ILOGIC_X1Y57         ISERDESE2                                    r  aurora_core[2].aurora_fmc_one_lane/iserdes_inst/loop0[0].iserdes_s/CLKDIV
                         clock pessimism             -0.877    22.952    
                         clock uncertainty           -0.211    22.741    
    ILOGIC_X1Y57         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.105    22.636    aurora_core[2].aurora_fmc_one_lane/iserdes_inst/loop0[0].iserdes_s
  -------------------------------------------------------------------
                         required time                         22.636    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                 19.583    

Slack (MET) :             19.664ns  (required time - arrival time)
  Source:                 aurora_core[2].aurora_fmc_one_lane/b_sync/blocksync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/iserdes_inst/loop0[0].iserdes_m/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_2 rise@25.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 0.315ns (6.028%)  route 4.911ns (93.972%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.172ns = ( 23.828 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.229    -2.255    aurora_core[2].aurora_fmc_one_lane/b_sync/clk40
    SLICE_X99Y202        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/b_sync/blocksync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y202        FDRE (Prop_fdre_C_Q)         0.223    -2.032 f  aurora_core[2].aurora_fmc_one_lane/b_sync/blocksync_out_reg/Q
                         net (fo=18, routed)          0.670    -1.362    aurora_core[2].aurora_fmc_one_lane/b_sync/blocksync_out_reg_0
    SLICE_X100Y204       LUT2 (Prop_lut2_I0_O)        0.043    -1.319 f  aurora_core[2].aurora_fmc_one_lane/b_sync/loop0[0].iserdes_m_i_3/O
                         net (fo=13, routed)          0.595    -0.725    aurora_core[2].aurora_fmc_one_lane/b_sync/iserdes_slip_cnt_reg[3]
    SLICE_X107Y202       LUT4 (Prop_lut4_I0_O)        0.049    -0.676 r  aurora_core[2].aurora_fmc_one_lane/b_sync/loop0[0].iserdes_m_i_1/O
                         net (fo=2, routed)           3.646     2.970    aurora_core[2].aurora_fmc_one_lane/iserdes_inst/debug[0]
    ILOGIC_X1Y58         ISERDESE2                                    r  aurora_core[2].aurora_fmc_one_lane/iserdes_inst/loop0[0].iserdes_m/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    25.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    25.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    20.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    22.169    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083    22.252 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.576    23.828    aurora_core[2].aurora_fmc_one_lane/iserdes_inst/clk160
    ILOGIC_X1Y58         ISERDESE2                                    r  aurora_core[2].aurora_fmc_one_lane/iserdes_inst/loop0[0].iserdes_m/CLKDIV
                         clock pessimism             -0.877    22.951    
                         clock uncertainty           -0.211    22.740    
    ILOGIC_X1Y58         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.105    22.635    aurora_core[2].aurora_fmc_one_lane/iserdes_inst/loop0[0].iserdes_m
  -------------------------------------------------------------------
                         required time                         22.635    
                         arrival time                          -2.970    
  -------------------------------------------------------------------
                         slack                                 19.664    

Slack (MET) :             19.804ns  (required time - arrival time)
  Source:                 aurora_core[5].aurora_fmc_one_lane/b_sync/sync_header_count_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_slim/inst/ila_core_inst/shifted_data_in_reg[7][285]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_2 rise@25.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 0.431ns (9.315%)  route 4.196ns (90.685%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 23.357 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.188ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.296    -2.188    aurora_core[5].aurora_fmc_one_lane/b_sync/clk40
    SLICE_X68Y192        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/b_sync/sync_header_count_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y192        FDRE (Prop_fdre_C_Q)         0.259    -1.929 r  aurora_core[5].aurora_fmc_one_lane/b_sync/sync_header_count_i_reg[8]/Q
                         net (fo=4, routed)           1.187    -0.743    aurora_core[5].aurora_fmc_one_lane/b_sync/sync_header_count_i[8]
    SLICE_X66Y191        LUT4 (Prop_lut4_I3_O)        0.043    -0.700 r  aurora_core[5].aurora_fmc_one_lane/b_sync/sh_count_equals_max_i_INST_0_i_3/O
                         net (fo=1, routed)           0.244    -0.455    aurora_core[5].aurora_fmc_one_lane/b_sync/sh_count_equals_max_i_INST_0_i_3_n_0
    SLICE_X66Y191        LUT5 (Prop_lut5_I4_O)        0.043    -0.412 r  aurora_core[5].aurora_fmc_one_lane/b_sync/sh_count_equals_max_i_INST_0_i_2/O
                         net (fo=1, routed)           0.463     0.051    aurora_core[5].aurora_fmc_one_lane/b_sync/sh_count_equals_max_i_INST_0_i_2_n_0
    SLICE_X67Y191        LUT6 (Prop_lut6_I5_O)        0.043     0.094 r  aurora_core[5].aurora_fmc_one_lane/b_sync/sh_count_equals_max_i_INST_0/O
                         net (fo=6, routed)           1.006     1.101    aurora_core[5].aurora_fmc_one_lane/b_sync/sh_count_equals_max_i
    SLICE_X80Y200        LUT3 (Prop_lut3_I0_O)        0.043     1.144 r  aurora_core[5].aurora_fmc_one_lane/b_sync/next_sync_done_c_INST_0/O
                         net (fo=3, routed)           1.295     2.439    ila_slim/inst/ila_core_inst/probe16[0]
    SLICE_X72Y179        SRL16E                                       r  ila_slim/inst/ila_core_inst/shifted_data_in_reg[7][285]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    25.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    25.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    20.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    22.169    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083    22.252 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.105    23.357    ila_slim/inst/ila_core_inst/out
    SLICE_X72Y179        SRL16E                                       r  ila_slim/inst/ila_core_inst/shifted_data_in_reg[7][285]_srl8/CLK
                         clock pessimism             -0.877    22.480    
                         clock uncertainty           -0.211    22.269    
    SLICE_X72Y179        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026    22.243    ila_slim/inst/ila_core_inst/shifted_data_in_reg[7][285]_srl8
  -------------------------------------------------------------------
                         required time                         22.243    
                         arrival time                          -2.439    
  -------------------------------------------------------------------
                         slack                                 19.804    

Slack (MET) :             19.862ns  (required time - arrival time)
  Source:                 aurora_core[5].aurora_fmc_one_lane/b_sync/sync_header_count_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_slim/inst/ila_core_inst/shifted_data_in_reg[7][292]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_2 rise@25.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 0.474ns (10.370%)  route 4.097ns (89.630%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 23.355 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.188ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.296    -2.188    aurora_core[5].aurora_fmc_one_lane/b_sync/clk40
    SLICE_X68Y192        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/b_sync/sync_header_count_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y192        FDRE (Prop_fdre_C_Q)         0.259    -1.929 r  aurora_core[5].aurora_fmc_one_lane/b_sync/sync_header_count_i_reg[8]/Q
                         net (fo=4, routed)           1.187    -0.743    aurora_core[5].aurora_fmc_one_lane/b_sync/sync_header_count_i[8]
    SLICE_X66Y191        LUT4 (Prop_lut4_I3_O)        0.043    -0.700 r  aurora_core[5].aurora_fmc_one_lane/b_sync/sh_count_equals_max_i_INST_0_i_3/O
                         net (fo=1, routed)           0.244    -0.455    aurora_core[5].aurora_fmc_one_lane/b_sync/sh_count_equals_max_i_INST_0_i_3_n_0
    SLICE_X66Y191        LUT5 (Prop_lut5_I4_O)        0.043    -0.412 r  aurora_core[5].aurora_fmc_one_lane/b_sync/sh_count_equals_max_i_INST_0_i_2/O
                         net (fo=1, routed)           0.463     0.051    aurora_core[5].aurora_fmc_one_lane/b_sync/sh_count_equals_max_i_INST_0_i_2_n_0
    SLICE_X67Y191        LUT6 (Prop_lut6_I5_O)        0.043     0.094 r  aurora_core[5].aurora_fmc_one_lane/b_sync/sh_count_equals_max_i_INST_0/O
                         net (fo=6, routed)           0.974     1.068    aurora_core[5].aurora_fmc_one_lane/b_sync/sh_count_equals_max_i
    SLICE_X79Y202        LUT6 (Prop_lut6_I2_O)        0.043     1.111 r  aurora_core[5].aurora_fmc_one_lane/b_sync/next_slip_c_INST_0_i_2/O
                         net (fo=2, routed)           0.461     1.572    aurora_core[5].aurora_fmc_one_lane/b_sync/next_slip_c_INST_0_i_2_n_0
    SLICE_X79Y202        LUT2 (Prop_lut2_I1_O)        0.043     1.615 r  aurora_core[5].aurora_fmc_one_lane/b_sync/next_slip_c_INST_0/O
                         net (fo=3, routed)           0.768     2.383    ila_slim/inst/ila_core_inst/probe23[0]
    SLICE_X72Y178        SRL16E                                       r  ila_slim/inst/ila_core_inst/shifted_data_in_reg[7][292]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    25.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    25.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    20.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    22.169    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083    22.252 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.103    23.355    ila_slim/inst/ila_core_inst/out
    SLICE_X72Y178        SRL16E                                       r  ila_slim/inst/ila_core_inst/shifted_data_in_reg[7][292]_srl8/CLK
                         clock pessimism             -0.877    22.478    
                         clock uncertainty           -0.211    22.267    
    SLICE_X72Y178        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022    22.245    ila_slim/inst/ila_core_inst/shifted_data_in_reg[7][292]_srl8
  -------------------------------------------------------------------
                         required time                         22.245    
                         arrival time                          -2.383    
  -------------------------------------------------------------------
                         slack                                 19.862    

Slack (MET) :             20.044ns  (required time - arrival time)
  Source:                 aurora_core[5].aurora_fmc_one_lane/b_sync/sync_header_count_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_slim/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_2 rise@25.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 0.474ns (10.845%)  route 3.897ns (89.155%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 23.346 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.188ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.296    -2.188    aurora_core[5].aurora_fmc_one_lane/b_sync/clk40
    SLICE_X68Y192        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/b_sync/sync_header_count_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y192        FDRE (Prop_fdre_C_Q)         0.259    -1.929 r  aurora_core[5].aurora_fmc_one_lane/b_sync/sync_header_count_i_reg[8]/Q
                         net (fo=4, routed)           1.187    -0.743    aurora_core[5].aurora_fmc_one_lane/b_sync/sync_header_count_i[8]
    SLICE_X66Y191        LUT4 (Prop_lut4_I3_O)        0.043    -0.700 r  aurora_core[5].aurora_fmc_one_lane/b_sync/sh_count_equals_max_i_INST_0_i_3/O
                         net (fo=1, routed)           0.244    -0.455    aurora_core[5].aurora_fmc_one_lane/b_sync/sh_count_equals_max_i_INST_0_i_3_n_0
    SLICE_X66Y191        LUT5 (Prop_lut5_I4_O)        0.043    -0.412 r  aurora_core[5].aurora_fmc_one_lane/b_sync/sh_count_equals_max_i_INST_0_i_2/O
                         net (fo=1, routed)           0.463     0.051    aurora_core[5].aurora_fmc_one_lane/b_sync/sh_count_equals_max_i_INST_0_i_2_n_0
    SLICE_X67Y191        LUT6 (Prop_lut6_I5_O)        0.043     0.094 r  aurora_core[5].aurora_fmc_one_lane/b_sync/sh_count_equals_max_i_INST_0/O
                         net (fo=6, routed)           0.974     1.068    aurora_core[5].aurora_fmc_one_lane/b_sync/sh_count_equals_max_i
    SLICE_X79Y202        LUT6 (Prop_lut6_I2_O)        0.043     1.111 r  aurora_core[5].aurora_fmc_one_lane/b_sync/next_slip_c_INST_0_i_2/O
                         net (fo=2, routed)           0.461     1.572    aurora_core[5].aurora_fmc_one_lane/b_sync/next_slip_c_INST_0_i_2_n_0
    SLICE_X79Y202        LUT2 (Prop_lut2_I1_O)        0.043     1.615 r  aurora_core[5].aurora_fmc_one_lane/b_sync/next_slip_c_INST_0/O
                         net (fo=3, routed)           0.568     2.182    ila_slim/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe23[0]
    SLICE_X87Y202        FDRE                                         r  ila_slim/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    25.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    25.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    20.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    22.169    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083    22.252 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.094    23.346    ila_slim/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X87Y202        FDRE                                         r  ila_slim/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.877    22.469    
                         clock uncertainty           -0.211    22.258    
    SLICE_X87Y202        FDRE (Setup_fdre_C_D)       -0.031    22.227    ila_slim/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         22.227    
                         arrival time                          -2.182    
  -------------------------------------------------------------------
                         slack                                 20.044    

Slack (MET) :             20.201ns  (required time - arrival time)
  Source:                 aurora_core[5].aurora_fmc_one_lane/b_sync/sync_header_count_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_slim/inst/ila_core_inst/shifted_data_in_reg[7][289]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_2 rise@25.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.431ns (10.202%)  route 3.794ns (89.798%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 23.355 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.188ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.296    -2.188    aurora_core[5].aurora_fmc_one_lane/b_sync/clk40
    SLICE_X68Y192        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/b_sync/sync_header_count_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y192        FDRE (Prop_fdre_C_Q)         0.259    -1.929 r  aurora_core[5].aurora_fmc_one_lane/b_sync/sync_header_count_i_reg[8]/Q
                         net (fo=4, routed)           1.187    -0.743    aurora_core[5].aurora_fmc_one_lane/b_sync/sync_header_count_i[8]
    SLICE_X66Y191        LUT4 (Prop_lut4_I3_O)        0.043    -0.700 r  aurora_core[5].aurora_fmc_one_lane/b_sync/sh_count_equals_max_i_INST_0_i_3/O
                         net (fo=1, routed)           0.244    -0.455    aurora_core[5].aurora_fmc_one_lane/b_sync/sh_count_equals_max_i_INST_0_i_3_n_0
    SLICE_X66Y191        LUT5 (Prop_lut5_I4_O)        0.043    -0.412 r  aurora_core[5].aurora_fmc_one_lane/b_sync/sh_count_equals_max_i_INST_0_i_2/O
                         net (fo=1, routed)           0.463     0.051    aurora_core[5].aurora_fmc_one_lane/b_sync/sh_count_equals_max_i_INST_0_i_2_n_0
    SLICE_X67Y191        LUT6 (Prop_lut6_I5_O)        0.043     0.094 r  aurora_core[5].aurora_fmc_one_lane/b_sync/sh_count_equals_max_i_INST_0/O
                         net (fo=6, routed)           0.848     0.942    aurora_core[5].aurora_fmc_one_lane/b_sync/sh_count_equals_max_i
    SLICE_X78Y202        LUT6 (Prop_lut6_I4_O)        0.043     0.985 r  aurora_core[5].aurora_fmc_one_lane/b_sync/next_begin_c_INST_0/O
                         net (fo=3, routed)           1.051     2.036    ila_slim/inst/ila_core_inst/probe20[0]
    SLICE_X72Y178        SRL16E                                       r  ila_slim/inst/ila_core_inst/shifted_data_in_reg[7][289]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    25.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    25.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    20.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    22.169    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083    22.252 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.103    23.355    ila_slim/inst/ila_core_inst/out
    SLICE_X72Y178        SRL16E                                       r  ila_slim/inst/ila_core_inst/shifted_data_in_reg[7][289]_srl8/CLK
                         clock pessimism             -0.877    22.478    
                         clock uncertainty           -0.211    22.267    
    SLICE_X72Y178        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    22.237    ila_slim/inst/ila_core_inst/shifted_data_in_reg[7][289]_srl8
  -------------------------------------------------------------------
                         required time                         22.237    
                         arrival time                          -2.036    
  -------------------------------------------------------------------
                         slack                                 20.201    

Slack (MET) :             20.433ns  (required time - arrival time)
  Source:                 aurora_core[5].aurora_fmc_one_lane/b_sync/sync_header_count_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_slim/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_2 rise@25.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 0.431ns (10.810%)  route 3.556ns (89.190%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 23.342 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.188ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.296    -2.188    aurora_core[5].aurora_fmc_one_lane/b_sync/clk40
    SLICE_X68Y192        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/b_sync/sync_header_count_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y192        FDRE (Prop_fdre_C_Q)         0.259    -1.929 r  aurora_core[5].aurora_fmc_one_lane/b_sync/sync_header_count_i_reg[8]/Q
                         net (fo=4, routed)           1.187    -0.743    aurora_core[5].aurora_fmc_one_lane/b_sync/sync_header_count_i[8]
    SLICE_X66Y191        LUT4 (Prop_lut4_I3_O)        0.043    -0.700 r  aurora_core[5].aurora_fmc_one_lane/b_sync/sh_count_equals_max_i_INST_0_i_3/O
                         net (fo=1, routed)           0.244    -0.455    aurora_core[5].aurora_fmc_one_lane/b_sync/sh_count_equals_max_i_INST_0_i_3_n_0
    SLICE_X66Y191        LUT5 (Prop_lut5_I4_O)        0.043    -0.412 r  aurora_core[5].aurora_fmc_one_lane/b_sync/sh_count_equals_max_i_INST_0_i_2/O
                         net (fo=1, routed)           0.463     0.051    aurora_core[5].aurora_fmc_one_lane/b_sync/sh_count_equals_max_i_INST_0_i_2_n_0
    SLICE_X67Y191        LUT6 (Prop_lut6_I5_O)        0.043     0.094 r  aurora_core[5].aurora_fmc_one_lane/b_sync/sh_count_equals_max_i_INST_0/O
                         net (fo=6, routed)           1.006     1.101    aurora_core[5].aurora_fmc_one_lane/b_sync/sh_count_equals_max_i
    SLICE_X80Y200        LUT3 (Prop_lut3_I0_O)        0.043     1.144 r  aurora_core[5].aurora_fmc_one_lane/b_sync/next_sync_done_c_INST_0/O
                         net (fo=3, routed)           0.655     1.799    ila_slim/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe16[0]
    SLICE_X90Y212        FDRE                                         r  ila_slim/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    25.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    25.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    20.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    22.169    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083    22.252 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.090    23.342    ila_slim/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X90Y212        FDRE                                         r  ila_slim/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.877    22.465    
                         clock uncertainty           -0.211    22.254    
    SLICE_X90Y212        FDRE (Setup_fdre_C_D)       -0.022    22.232    ila_slim/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         22.232    
                         arrival time                          -1.799    
  -------------------------------------------------------------------
                         slack                                 20.433    

Slack (MET) :             20.477ns  (required time - arrival time)
  Source:                 aurora_core[5].aurora_fmc_one_lane/b_sync/sync_header_count_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_slim/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_2 rise@25.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 0.431ns (10.937%)  route 3.510ns (89.063%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns = ( 23.340 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.188ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.296    -2.188    aurora_core[5].aurora_fmc_one_lane/b_sync/clk40
    SLICE_X68Y192        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/b_sync/sync_header_count_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y192        FDRE (Prop_fdre_C_Q)         0.259    -1.929 r  aurora_core[5].aurora_fmc_one_lane/b_sync/sync_header_count_i_reg[8]/Q
                         net (fo=4, routed)           1.187    -0.743    aurora_core[5].aurora_fmc_one_lane/b_sync/sync_header_count_i[8]
    SLICE_X66Y191        LUT4 (Prop_lut4_I3_O)        0.043    -0.700 r  aurora_core[5].aurora_fmc_one_lane/b_sync/sh_count_equals_max_i_INST_0_i_3/O
                         net (fo=1, routed)           0.244    -0.455    aurora_core[5].aurora_fmc_one_lane/b_sync/sh_count_equals_max_i_INST_0_i_3_n_0
    SLICE_X66Y191        LUT5 (Prop_lut5_I4_O)        0.043    -0.412 r  aurora_core[5].aurora_fmc_one_lane/b_sync/sh_count_equals_max_i_INST_0_i_2/O
                         net (fo=1, routed)           0.463     0.051    aurora_core[5].aurora_fmc_one_lane/b_sync/sh_count_equals_max_i_INST_0_i_2_n_0
    SLICE_X67Y191        LUT6 (Prop_lut6_I5_O)        0.043     0.094 r  aurora_core[5].aurora_fmc_one_lane/b_sync/sh_count_equals_max_i_INST_0/O
                         net (fo=6, routed)           0.848     0.942    aurora_core[5].aurora_fmc_one_lane/b_sync/sh_count_equals_max_i
    SLICE_X78Y202        LUT6 (Prop_lut6_I4_O)        0.043     0.985 r  aurora_core[5].aurora_fmc_one_lane/b_sync/next_begin_c_INST_0/O
                         net (fo=3, routed)           0.767     1.752    ila_slim/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe20[0]
    SLICE_X93Y213        FDRE                                         r  ila_slim/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    25.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    25.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    20.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    22.169    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083    22.252 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.088    23.340    ila_slim/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X93Y213        FDRE                                         r  ila_slim/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.877    22.463    
                         clock uncertainty           -0.211    22.252    
    SLICE_X93Y213        FDRE (Setup_fdre_C_D)       -0.022    22.230    ila_slim/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         22.230    
                         arrival time                          -1.752    
  -------------------------------------------------------------------
                         slack                                 20.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 aurora_core[5].aurora_fmc_one_lane/b_sync/blocksync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[5].aurora_fmc_one_lane/bs_fsm/FSM_sequential_bitslip_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.128ns (19.570%)  route 0.526ns (80.430%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.542    -0.583    aurora_core[5].aurora_fmc_one_lane/b_sync/clk40
    SLICE_X79Y202        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/b_sync/blocksync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y202        FDRE (Prop_fdre_C_Q)         0.100    -0.483 f  aurora_core[5].aurora_fmc_one_lane/b_sync/blocksync_out_reg/Q
                         net (fo=20, routed)          0.526     0.043    aurora_core[5].aurora_fmc_one_lane/bs_fsm/blocksync_out_reg_0
    SLICE_X76Y202        LUT5 (Prop_lut5_I3_O)        0.028     0.071 r  aurora_core[5].aurora_fmc_one_lane/bs_fsm/FSM_sequential_bitslip_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.071    aurora_core[5].aurora_fmc_one_lane/bs_fsm/FSM_sequential_bitslip_state[1]_i_1_n_0
    SLICE_X76Y202        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/bs_fsm/FSM_sequential_bitslip_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.747    -0.619    aurora_core[5].aurora_fmc_one_lane/bs_fsm/clk160
    SLICE_X76Y202        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/bs_fsm/FSM_sequential_bitslip_state_reg[1]/C
                         clock pessimism              0.310    -0.309    
                         clock uncertainty            0.211    -0.098    
    SLICE_X76Y202        FDRE (Hold_fdre_C_D)         0.087    -0.011    aurora_core[5].aurora_fmc_one_lane/bs_fsm/FSM_sequential_bitslip_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 aurora_core[1].aurora_fmc_one_lane/tx_gb/data32_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[1].aurora_fmc_one_lane/tx_buffer_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.128ns (19.625%)  route 0.524ns (80.375%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.488ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.652    -0.473    aurora_core[1].aurora_fmc_one_lane/tx_gb/CLK
    SLICE_X61Y253        FDRE                                         r  aurora_core[1].aurora_fmc_one_lane/tx_gb/data32_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y253        FDRE (Prop_fdre_C_Q)         0.100    -0.373 r  aurora_core[1].aurora_fmc_one_lane/tx_gb/data32_reg[10]/Q
                         net (fo=1, routed)           0.524     0.151    aurora_core[1].aurora_fmc_one_lane/tx_gb/data32_gb_tx[10]
    SLICE_X61Y254        LUT4 (Prop_lut4_I0_O)        0.028     0.179 r  aurora_core[1].aurora_fmc_one_lane/tx_gb/tx_buffer[42]_i_1__0/O
                         net (fo=1, routed)           0.000     0.179    aurora_core[1].aurora_fmc_one_lane/p_1_in[42]
    SLICE_X61Y254        FDRE                                         r  aurora_core[1].aurora_fmc_one_lane/tx_buffer_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.878    -0.488    aurora_core[1].aurora_fmc_one_lane/clk_out2
    SLICE_X61Y254        FDRE                                         r  aurora_core[1].aurora_fmc_one_lane/tx_buffer_reg[42]/C
                         clock pessimism              0.310    -0.178    
                         clock uncertainty            0.211     0.033    
    SLICE_X61Y254        FDRE (Hold_fdre_C_D)         0.060     0.093    aurora_core[1].aurora_fmc_one_lane/tx_buffer_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 aurora_core[1].aurora_fmc_one_lane/tx_gb/data32_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[1].aurora_fmc_one_lane/tx_buffer_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.171ns (25.190%)  route 0.508ns (74.810%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.488ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.653    -0.472    aurora_core[1].aurora_fmc_one_lane/tx_gb/CLK
    SLICE_X60Y251        FDRE                                         r  aurora_core[1].aurora_fmc_one_lane/tx_gb/data32_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y251        FDRE (Prop_fdre_C_Q)         0.107    -0.365 r  aurora_core[1].aurora_fmc_one_lane/tx_gb/data32_reg[16]/Q
                         net (fo=1, routed)           0.508     0.143    aurora_core[1].aurora_fmc_one_lane/tx_gb/data32_gb_tx[16]
    SLICE_X60Y253        LUT4 (Prop_lut4_I0_O)        0.064     0.207 r  aurora_core[1].aurora_fmc_one_lane/tx_gb/tx_buffer[48]_i_1__0/O
                         net (fo=1, routed)           0.000     0.207    aurora_core[1].aurora_fmc_one_lane/p_1_in[48]
    SLICE_X60Y253        FDRE                                         r  aurora_core[1].aurora_fmc_one_lane/tx_buffer_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.878    -0.488    aurora_core[1].aurora_fmc_one_lane/clk_out2
    SLICE_X60Y253        FDRE                                         r  aurora_core[1].aurora_fmc_one_lane/tx_buffer_reg[48]/C
                         clock pessimism              0.310    -0.178    
                         clock uncertainty            0.211     0.033    
    SLICE_X60Y253        FDRE (Hold_fdre_C_D)         0.087     0.120    aurora_core[1].aurora_fmc_one_lane/tx_buffer_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 aurora_core[5].aurora_fmc_one_lane/tx_gb/data32_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[5].aurora_fmc_one_lane/tx_buffer_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.146ns (23.097%)  route 0.486ns (76.903%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.604ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.559    -0.566    aurora_core[5].aurora_fmc_one_lane/tx_gb/clk40
    SLICE_X64Y225        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/tx_gb/data32_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y225        FDRE (Prop_fdre_C_Q)         0.118    -0.448 r  aurora_core[5].aurora_fmc_one_lane/tx_gb/data32_reg[14]/Q
                         net (fo=1, routed)           0.486     0.038    aurora_core[5].aurora_fmc_one_lane/tx_gb/data32_gb_tx[14]
    SLICE_X63Y225        LUT4 (Prop_lut4_I0_O)        0.028     0.066 r  aurora_core[5].aurora_fmc_one_lane/tx_gb/tx_buffer[46]_i_1/O
                         net (fo=1, routed)           0.000     0.066    aurora_core[5].aurora_fmc_one_lane/p_1_in[46]
    SLICE_X63Y225        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/tx_buffer_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.762    -0.604    aurora_core[5].aurora_fmc_one_lane/clk160
    SLICE_X63Y225        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/tx_buffer_reg[46]/C
                         clock pessimism              0.310    -0.294    
                         clock uncertainty            0.211    -0.083    
    SLICE_X63Y225        FDRE (Hold_fdre_C_D)         0.060    -0.023    aurora_core[5].aurora_fmc_one_lane/tx_buffer_reg[46]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 aurora_core[5].aurora_fmc_one_lane/tx_gb/data32_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[5].aurora_fmc_one_lane/tx_buffer_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.146ns (22.076%)  route 0.515ns (77.924%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.601ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.562    -0.563    aurora_core[5].aurora_fmc_one_lane/tx_gb/clk40
    SLICE_X62Y228        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/tx_gb/data32_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y228        FDRE (Prop_fdre_C_Q)         0.118    -0.445 r  aurora_core[5].aurora_fmc_one_lane/tx_gb/data32_reg[21]/Q
                         net (fo=1, routed)           0.515     0.070    aurora_core[5].aurora_fmc_one_lane/tx_gb/data32_gb_tx[21]
    SLICE_X62Y227        LUT4 (Prop_lut4_I0_O)        0.028     0.098 r  aurora_core[5].aurora_fmc_one_lane/tx_gb/tx_buffer[53]_i_1/O
                         net (fo=1, routed)           0.000     0.098    aurora_core[5].aurora_fmc_one_lane/p_1_in[53]
    SLICE_X62Y227        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/tx_buffer_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.765    -0.601    aurora_core[5].aurora_fmc_one_lane/clk160
    SLICE_X62Y227        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/tx_buffer_reg[53]/C
                         clock pessimism              0.310    -0.291    
                         clock uncertainty            0.211    -0.080    
    SLICE_X62Y227        FDRE (Hold_fdre_C_D)         0.087     0.007    aurora_core[5].aurora_fmc_one_lane/tx_buffer_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 aurora_core[6].aurora_fmc_one_lane/tx_gb/data32_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[6].aurora_fmc_one_lane/tx_buffer_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.155ns (24.342%)  route 0.482ns (75.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.622ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.539    -0.586    aurora_core[6].aurora_fmc_one_lane/tx_gb/clk_out3
    SLICE_X86Y242        FDRE                                         r  aurora_core[6].aurora_fmc_one_lane/tx_gb/data32_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y242        FDRE (Prop_fdre_C_Q)         0.091    -0.495 r  aurora_core[6].aurora_fmc_one_lane/tx_gb/data32_reg[8]/Q
                         net (fo=1, routed)           0.482    -0.013    aurora_core[6].aurora_fmc_one_lane/tx_gb/data32_gb_tx[8]
    SLICE_X85Y242        LUT4 (Prop_lut4_I0_O)        0.064     0.051 r  aurora_core[6].aurora_fmc_one_lane/tx_gb/tx_buffer[40]_i_1__3/O
                         net (fo=1, routed)           0.000     0.051    aurora_core[6].aurora_fmc_one_lane/p_1_in[40]
    SLICE_X85Y242        FDRE                                         r  aurora_core[6].aurora_fmc_one_lane/tx_buffer_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.744    -0.622    aurora_core[6].aurora_fmc_one_lane/clk_out2
    SLICE_X85Y242        FDRE                                         r  aurora_core[6].aurora_fmc_one_lane/tx_buffer_reg[40]/C
                         clock pessimism              0.310    -0.312    
                         clock uncertainty            0.211    -0.101    
    SLICE_X85Y242        FDRE (Hold_fdre_C_D)         0.060    -0.041    aurora_core[6].aurora_fmc_one_lane/tx_buffer_reg[40]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 aurora_core[1].aurora_fmc_one_lane/tx_gb/data32_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[1].aurora_fmc_one_lane/tx_buffer_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.146ns (21.306%)  route 0.539ns (78.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.488ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.652    -0.473    aurora_core[1].aurora_fmc_one_lane/tx_gb/CLK
    SLICE_X62Y253        FDRE                                         r  aurora_core[1].aurora_fmc_one_lane/tx_gb/data32_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y253        FDRE (Prop_fdre_C_Q)         0.118    -0.355 r  aurora_core[1].aurora_fmc_one_lane/tx_gb/data32_reg[22]/Q
                         net (fo=1, routed)           0.539     0.184    aurora_core[1].aurora_fmc_one_lane/tx_gb/data32_gb_tx[22]
    SLICE_X60Y253        LUT4 (Prop_lut4_I0_O)        0.028     0.212 r  aurora_core[1].aurora_fmc_one_lane/tx_gb/tx_buffer[54]_i_1__0/O
                         net (fo=1, routed)           0.000     0.212    aurora_core[1].aurora_fmc_one_lane/p_1_in[54]
    SLICE_X60Y253        FDRE                                         r  aurora_core[1].aurora_fmc_one_lane/tx_buffer_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.878    -0.488    aurora_core[1].aurora_fmc_one_lane/clk_out2
    SLICE_X60Y253        FDRE                                         r  aurora_core[1].aurora_fmc_one_lane/tx_buffer_reg[54]/C
                         clock pessimism              0.310    -0.178    
                         clock uncertainty            0.211     0.033    
    SLICE_X60Y253        FDRE (Hold_fdre_C_D)         0.087     0.120    aurora_core[1].aurora_fmc_one_lane/tx_buffer_reg[54]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 aurora_core[3].aurora_fmc_one_lane/tx_gb/data32_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[3].aurora_fmc_one_lane/tx_buffer_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.118ns (19.225%)  route 0.496ns (80.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.592ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.569    -0.556    aurora_core[3].aurora_fmc_one_lane/tx_gb/CLK
    SLICE_X60Y237        FDRE                                         r  aurora_core[3].aurora_fmc_one_lane/tx_gb/data32_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y237        FDRE (Prop_fdre_C_Q)         0.118    -0.438 r  aurora_core[3].aurora_fmc_one_lane/tx_gb/data32_reg[29]/Q
                         net (fo=1, routed)           0.496     0.058    aurora_core[3].aurora_fmc_one_lane/data32_gb_tx[29]
    SLICE_X61Y237        FDRE                                         r  aurora_core[3].aurora_fmc_one_lane/tx_buffer_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.774    -0.592    aurora_core[3].aurora_fmc_one_lane/clk_out2
    SLICE_X61Y237        FDRE                                         r  aurora_core[3].aurora_fmc_one_lane/tx_buffer_reg[61]/C
                         clock pessimism              0.310    -0.282    
                         clock uncertainty            0.211    -0.071    
    SLICE_X61Y237        FDRE (Hold_fdre_C_D)         0.036    -0.035    aurora_core[3].aurora_fmc_one_lane/tx_buffer_reg[61]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 aurora_core[0].aurora_fmc_one_lane/tx_gb/data32_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[0].aurora_fmc_one_lane/tx_buffer_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.128ns (19.406%)  route 0.532ns (80.594%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.521ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.620    -0.505    aurora_core[0].aurora_fmc_one_lane/tx_gb/CLK
    SLICE_X87Y253        FDRE                                         r  aurora_core[0].aurora_fmc_one_lane/tx_gb/data32_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y253        FDRE (Prop_fdre_C_Q)         0.100    -0.405 r  aurora_core[0].aurora_fmc_one_lane/tx_gb/data32_reg[23]/Q
                         net (fo=1, routed)           0.532     0.127    aurora_core[0].aurora_fmc_one_lane/tx_gb/data32_gb_tx[23]
    SLICE_X87Y254        LUT4 (Prop_lut4_I0_O)        0.028     0.155 r  aurora_core[0].aurora_fmc_one_lane/tx_gb/tx_buffer[55]_i_1/O
                         net (fo=1, routed)           0.000     0.155    aurora_core[0].aurora_fmc_one_lane/p_1_in[55]
    SLICE_X87Y254        FDRE                                         r  aurora_core[0].aurora_fmc_one_lane/tx_buffer_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.845    -0.521    aurora_core[0].aurora_fmc_one_lane/clk_out2
    SLICE_X87Y254        FDRE                                         r  aurora_core[0].aurora_fmc_one_lane/tx_buffer_reg[55]/C
                         clock pessimism              0.310    -0.211    
                         clock uncertainty            0.211     0.000    
    SLICE_X87Y254        FDRE (Hold_fdre_C_D)         0.061     0.061    aurora_core[0].aurora_fmc_one_lane/tx_buffer_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 aurora_core[3].aurora_fmc_one_lane/tx_gb/data32_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[3].aurora_fmc_one_lane/tx_buffer_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.173ns (26.947%)  route 0.469ns (73.053%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.588ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.571    -0.554    aurora_core[3].aurora_fmc_one_lane/tx_gb/CLK
    SLICE_X60Y240        FDRE                                         r  aurora_core[3].aurora_fmc_one_lane/tx_gb/data32_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y240        FDRE (Prop_fdre_C_Q)         0.107    -0.447 r  aurora_core[3].aurora_fmc_one_lane/tx_gb/data32_reg[17]/Q
                         net (fo=1, routed)           0.469     0.022    aurora_core[3].aurora_fmc_one_lane/tx_gb/data32_gb_tx[17]
    SLICE_X59Y240        LUT4 (Prop_lut4_I0_O)        0.066     0.088 r  aurora_core[3].aurora_fmc_one_lane/tx_gb/tx_buffer[49]_i_1__1/O
                         net (fo=1, routed)           0.000     0.088    aurora_core[3].aurora_fmc_one_lane/p_1_in[49]
    SLICE_X59Y240        FDRE                                         r  aurora_core[3].aurora_fmc_one_lane/tx_buffer_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.778    -0.588    aurora_core[3].aurora_fmc_one_lane/clk_out2
    SLICE_X59Y240        FDRE                                         r  aurora_core[3].aurora_fmc_one_lane/tx_buffer_reg[49]/C
                         clock pessimism              0.310    -0.278    
                         clock uncertainty            0.211    -0.067    
    SLICE_X59Y240        FDRE (Hold_fdre_C_D)         0.061    -0.006    aurora_core[3].aurora_fmc_one_lane/tx_buffer_reg[49]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_2
  To Clock:  clk_out3_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        7.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.572ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_r_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_clk_wiz_2 rise@100.000ns - clk_out2_clk_wiz_2 rise@75.000ns)
  Data Path Delay:        17.313ns  (logic 0.302ns (1.744%)  route 17.011ns (98.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 98.995 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.259ns = ( 72.741 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     75.000    75.000 r  
    E19                                               0.000    75.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    75.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    75.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    77.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    69.726 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    71.423    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    71.516 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    72.741    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    73.000 r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    73.427    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    73.470 r  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)       16.584    90.054    aurora_core[7].aurora_fmc_one_lane/FSM_sequential_dstate_reg[0]
    SLICE_X168Y49        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_r_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                    100.000   100.000 r  
    E19                                               0.000   100.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000   100.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   100.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.234    95.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.566    97.169    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    97.252 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.743    98.995    aurora_core[7].aurora_fmc_one_lane/clk_out3
    SLICE_X168Y49        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_r_reg[28]/C
                         clock pessimism             -0.877    98.118    
                         clock uncertainty           -0.211    97.907    
    SLICE_X168Y49        FDRE (Setup_fdre_C_R)       -0.281    97.626    aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_r_reg[28]
  -------------------------------------------------------------------
                         required time                         97.626    
                         arrival time                         -90.054    
  -------------------------------------------------------------------
                         slack                                  7.572    

Slack (MET) :             7.572ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_r_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_clk_wiz_2 rise@100.000ns - clk_out2_clk_wiz_2 rise@75.000ns)
  Data Path Delay:        17.313ns  (logic 0.302ns (1.744%)  route 17.011ns (98.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 98.995 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.259ns = ( 72.741 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     75.000    75.000 r  
    E19                                               0.000    75.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    75.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    75.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    77.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    69.726 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    71.423    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    71.516 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    72.741    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    73.000 r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    73.427    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    73.470 r  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)       16.584    90.054    aurora_core[7].aurora_fmc_one_lane/FSM_sequential_dstate_reg[0]
    SLICE_X168Y49        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_r_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                    100.000   100.000 r  
    E19                                               0.000   100.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000   100.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   100.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.234    95.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.566    97.169    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    97.252 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.743    98.995    aurora_core[7].aurora_fmc_one_lane/clk_out3
    SLICE_X168Y49        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_r_reg[30]/C
                         clock pessimism             -0.877    98.118    
                         clock uncertainty           -0.211    97.907    
    SLICE_X168Y49        FDRE (Setup_fdre_C_R)       -0.281    97.626    aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_r_reg[30]
  -------------------------------------------------------------------
                         required time                         97.626    
                         arrival time                         -90.054    
  -------------------------------------------------------------------
                         slack                                  7.572    

Slack (MET) :             7.572ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_clk_wiz_2 rise@100.000ns - clk_out2_clk_wiz_2 rise@75.000ns)
  Data Path Delay:        17.313ns  (logic 0.302ns (1.744%)  route 17.011ns (98.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 98.995 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.259ns = ( 72.741 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     75.000    75.000 r  
    E19                                               0.000    75.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    75.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    75.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    77.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    69.726 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    71.423    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    71.516 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    72.741    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    73.000 r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    73.427    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    73.470 r  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)       16.584    90.054    aurora_core[7].aurora_fmc_one_lane/FSM_sequential_dstate_reg[0]
    SLICE_X168Y49        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                    100.000   100.000 r  
    E19                                               0.000   100.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000   100.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   100.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.234    95.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.566    97.169    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    97.252 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.743    98.995    aurora_core[7].aurora_fmc_one_lane/clk_out3
    SLICE_X168Y49        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_reg[28]/C
                         clock pessimism             -0.877    98.118    
                         clock uncertainty           -0.211    97.907    
    SLICE_X168Y49        FDRE (Setup_fdre_C_R)       -0.281    97.626    aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_reg[28]
  -------------------------------------------------------------------
                         required time                         97.626    
                         arrival time                         -90.054    
  -------------------------------------------------------------------
                         slack                                  7.572    

Slack (MET) :             7.572ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_clk_wiz_2 rise@100.000ns - clk_out2_clk_wiz_2 rise@75.000ns)
  Data Path Delay:        17.313ns  (logic 0.302ns (1.744%)  route 17.011ns (98.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 98.995 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.259ns = ( 72.741 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     75.000    75.000 r  
    E19                                               0.000    75.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    75.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    75.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    77.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    69.726 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    71.423    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    71.516 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    72.741    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    73.000 r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    73.427    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    73.470 r  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)       16.584    90.054    aurora_core[7].aurora_fmc_one_lane/FSM_sequential_dstate_reg[0]
    SLICE_X168Y49        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                    100.000   100.000 r  
    E19                                               0.000   100.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000   100.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   100.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.234    95.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.566    97.169    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    97.252 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.743    98.995    aurora_core[7].aurora_fmc_one_lane/clk_out3
    SLICE_X168Y49        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_reg[30]/C
                         clock pessimism             -0.877    98.118    
                         clock uncertainty           -0.211    97.907    
    SLICE_X168Y49        FDRE (Setup_fdre_C_R)       -0.281    97.626    aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_reg[30]
  -------------------------------------------------------------------
                         required time                         97.626    
                         arrival time                         -90.054    
  -------------------------------------------------------------------
                         slack                                  7.572    

Slack (MET) :             8.468ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_r_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_clk_wiz_2 rise@100.000ns - clk_out2_clk_wiz_2 rise@75.000ns)
  Data Path Delay:        16.240ns  (logic 0.302ns (1.860%)  route 15.938ns (98.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.159ns = ( 98.841 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.259ns = ( 72.741 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     75.000    75.000 r  
    E19                                               0.000    75.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    75.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    75.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    77.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    69.726 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    71.423    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    71.516 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    72.741    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    73.000 r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    73.427    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    73.470 r  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)       15.511    88.981    aurora_core[7].aurora_fmc_one_lane/FSM_sequential_dstate_reg[0]
    SLICE_X174Y50        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_r_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                    100.000   100.000 r  
    E19                                               0.000   100.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000   100.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   100.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.234    95.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.566    97.169    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    97.252 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.589    98.841    aurora_core[7].aurora_fmc_one_lane/clk_out3
    SLICE_X174Y50        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_r_reg[21]/C
                         clock pessimism             -0.877    97.964    
                         clock uncertainty           -0.211    97.753    
    SLICE_X174Y50        FDRE (Setup_fdre_C_R)       -0.304    97.449    aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_r_reg[21]
  -------------------------------------------------------------------
                         required time                         97.449    
                         arrival time                         -88.981    
  -------------------------------------------------------------------
                         slack                                  8.468    

Slack (MET) :             8.468ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_r_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_clk_wiz_2 rise@100.000ns - clk_out2_clk_wiz_2 rise@75.000ns)
  Data Path Delay:        16.240ns  (logic 0.302ns (1.860%)  route 15.938ns (98.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.159ns = ( 98.841 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.259ns = ( 72.741 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     75.000    75.000 r  
    E19                                               0.000    75.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    75.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    75.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    77.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    69.726 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    71.423    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    71.516 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    72.741    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    73.000 r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    73.427    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    73.470 r  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)       15.511    88.981    aurora_core[7].aurora_fmc_one_lane/FSM_sequential_dstate_reg[0]
    SLICE_X174Y50        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_r_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                    100.000   100.000 r  
    E19                                               0.000   100.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000   100.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   100.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.234    95.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.566    97.169    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    97.252 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.589    98.841    aurora_core[7].aurora_fmc_one_lane/clk_out3
    SLICE_X174Y50        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_r_reg[26]/C
                         clock pessimism             -0.877    97.964    
                         clock uncertainty           -0.211    97.753    
    SLICE_X174Y50        FDRE (Setup_fdre_C_R)       -0.304    97.449    aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_r_reg[26]
  -------------------------------------------------------------------
                         required time                         97.449    
                         arrival time                         -88.981    
  -------------------------------------------------------------------
                         slack                                  8.468    

Slack (MET) :             8.468ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_r_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_clk_wiz_2 rise@100.000ns - clk_out2_clk_wiz_2 rise@75.000ns)
  Data Path Delay:        16.240ns  (logic 0.302ns (1.860%)  route 15.938ns (98.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.159ns = ( 98.841 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.259ns = ( 72.741 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     75.000    75.000 r  
    E19                                               0.000    75.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    75.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    75.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    77.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    69.726 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    71.423    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    71.516 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    72.741    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    73.000 r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    73.427    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    73.470 r  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)       15.511    88.981    aurora_core[7].aurora_fmc_one_lane/FSM_sequential_dstate_reg[0]
    SLICE_X174Y50        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_r_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                    100.000   100.000 r  
    E19                                               0.000   100.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000   100.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   100.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.234    95.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.566    97.169    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    97.252 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.589    98.841    aurora_core[7].aurora_fmc_one_lane/clk_out3
    SLICE_X174Y50        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_r_reg[29]/C
                         clock pessimism             -0.877    97.964    
                         clock uncertainty           -0.211    97.753    
    SLICE_X174Y50        FDRE (Setup_fdre_C_R)       -0.304    97.449    aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_r_reg[29]
  -------------------------------------------------------------------
                         required time                         97.449    
                         arrival time                         -88.981    
  -------------------------------------------------------------------
                         slack                                  8.468    

Slack (MET) :             8.468ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_clk_wiz_2 rise@100.000ns - clk_out2_clk_wiz_2 rise@75.000ns)
  Data Path Delay:        16.240ns  (logic 0.302ns (1.860%)  route 15.938ns (98.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.159ns = ( 98.841 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.259ns = ( 72.741 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     75.000    75.000 r  
    E19                                               0.000    75.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    75.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    75.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    77.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    69.726 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    71.423    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    71.516 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    72.741    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    73.000 r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    73.427    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    73.470 r  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)       15.511    88.981    aurora_core[7].aurora_fmc_one_lane/FSM_sequential_dstate_reg[0]
    SLICE_X174Y50        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                    100.000   100.000 r  
    E19                                               0.000   100.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000   100.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   100.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.234    95.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.566    97.169    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    97.252 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.589    98.841    aurora_core[7].aurora_fmc_one_lane/clk_out3
    SLICE_X174Y50        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_reg[21]/C
                         clock pessimism             -0.877    97.964    
                         clock uncertainty           -0.211    97.753    
    SLICE_X174Y50        FDRE (Setup_fdre_C_R)       -0.304    97.449    aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_reg[21]
  -------------------------------------------------------------------
                         required time                         97.449    
                         arrival time                         -88.981    
  -------------------------------------------------------------------
                         slack                                  8.468    

Slack (MET) :             8.468ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_clk_wiz_2 rise@100.000ns - clk_out2_clk_wiz_2 rise@75.000ns)
  Data Path Delay:        16.240ns  (logic 0.302ns (1.860%)  route 15.938ns (98.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.159ns = ( 98.841 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.259ns = ( 72.741 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     75.000    75.000 r  
    E19                                               0.000    75.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    75.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    75.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    77.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    69.726 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    71.423    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    71.516 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    72.741    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    73.000 r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    73.427    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    73.470 r  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)       15.511    88.981    aurora_core[7].aurora_fmc_one_lane/FSM_sequential_dstate_reg[0]
    SLICE_X174Y50        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                    100.000   100.000 r  
    E19                                               0.000   100.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000   100.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   100.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.234    95.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.566    97.169    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    97.252 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.589    98.841    aurora_core[7].aurora_fmc_one_lane/clk_out3
    SLICE_X174Y50        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_reg[26]/C
                         clock pessimism             -0.877    97.964    
                         clock uncertainty           -0.211    97.753    
    SLICE_X174Y50        FDRE (Setup_fdre_C_R)       -0.304    97.449    aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_reg[26]
  -------------------------------------------------------------------
                         required time                         97.449    
                         arrival time                         -88.981    
  -------------------------------------------------------------------
                         slack                                  8.468    

Slack (MET) :             8.468ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_clk_wiz_2 rise@100.000ns - clk_out2_clk_wiz_2 rise@75.000ns)
  Data Path Delay:        16.240ns  (logic 0.302ns (1.860%)  route 15.938ns (98.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.159ns = ( 98.841 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.259ns = ( 72.741 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     75.000    75.000 r  
    E19                                               0.000    75.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    75.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    75.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    77.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    69.726 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    71.423    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    71.516 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    72.741    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    73.000 r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    73.427    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    73.470 r  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)       15.511    88.981    aurora_core[7].aurora_fmc_one_lane/FSM_sequential_dstate_reg[0]
    SLICE_X174Y50        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                    100.000   100.000 r  
    E19                                               0.000   100.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000   100.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   100.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.234    95.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.566    97.169    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    97.252 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.589    98.841    aurora_core[7].aurora_fmc_one_lane/clk_out3
    SLICE_X174Y50        FDRE                                         r  aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_reg[29]/C
                         clock pessimism             -0.877    97.964    
                         clock uncertainty           -0.211    97.753    
    SLICE_X174Y50        FDRE (Setup_fdre_C_R)       -0.304    97.449    aurora_core[7].aurora_fmc_one_lane/data32_iserdes_r_reg[29]
  -------------------------------------------------------------------
                         required time                         97.449    
                         arrival time                         -88.981    
  -------------------------------------------------------------------
                         slack                                  8.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 aurora_core[5].aurora_fmc_one_lane/data32_iserdes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[5].aurora_fmc_one_lane/data32_iserdes_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.100ns (16.392%)  route 0.510ns (83.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.617ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.552    -0.573    aurora_core[5].aurora_fmc_one_lane/clk160
    SLICE_X82Y181        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/data32_iserdes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y181        FDRE (Prop_fdre_C_Q)         0.100    -0.473 r  aurora_core[5].aurora_fmc_one_lane/data32_iserdes_reg[0]/Q
                         net (fo=1, routed)           0.510     0.037    aurora_core[5].aurora_fmc_one_lane/data32_iserdes[0]
    SLICE_X82Y180        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/data32_iserdes_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.749    -0.617    aurora_core[5].aurora_fmc_one_lane/clk40
    SLICE_X82Y180        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/data32_iserdes_r_reg[0]/C
                         clock pessimism              0.310    -0.307    
                         clock uncertainty            0.211    -0.096    
    SLICE_X82Y180        FDRE (Hold_fdre_C_D)         0.036    -0.060    aurora_core[5].aurora_fmc_one_lane/data32_iserdes_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 aurora_core[1].aurora_fmc_one_lane/data32_iserdes_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[1].aurora_fmc_one_lane/data32_iserdes_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.118ns (18.219%)  route 0.530ns (81.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.436ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.727    -0.398    aurora_core[1].aurora_fmc_one_lane/clk_out2
    SLICE_X170Y68        FDRE                                         r  aurora_core[1].aurora_fmc_one_lane/data32_iserdes_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y68        FDRE (Prop_fdre_C_Q)         0.118    -0.280 r  aurora_core[1].aurora_fmc_one_lane/data32_iserdes_reg[17]/Q
                         net (fo=2, routed)           0.530     0.250    aurora_core[1].aurora_fmc_one_lane/data32_iserdes_reg_n_0_[17]
    SLICE_X162Y71        FDRE                                         r  aurora_core[1].aurora_fmc_one_lane/data32_iserdes_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.930    -0.436    aurora_core[1].aurora_fmc_one_lane/CLK
    SLICE_X162Y71        FDRE                                         r  aurora_core[1].aurora_fmc_one_lane/data32_iserdes_r_reg[17]/C
                         clock pessimism              0.310    -0.126    
                         clock uncertainty            0.211     0.085    
    SLICE_X162Y71        FDRE (Hold_fdre_C_D)         0.067     0.152    aurora_core[1].aurora_fmc_one_lane/data32_iserdes_r_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 aurora_core[5].aurora_fmc_one_lane/data32_iserdes_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[5].aurora_fmc_one_lane/data32_iserdes_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.100ns (16.088%)  route 0.522ns (83.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.617ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.552    -0.573    aurora_core[5].aurora_fmc_one_lane/clk160
    SLICE_X82Y181        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/data32_iserdes_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y181        FDRE (Prop_fdre_C_Q)         0.100    -0.473 r  aurora_core[5].aurora_fmc_one_lane/data32_iserdes_reg[8]/Q
                         net (fo=2, routed)           0.522     0.049    aurora_core[5].aurora_fmc_one_lane/data32_iserdes[8]
    SLICE_X82Y180        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/data32_iserdes_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.749    -0.617    aurora_core[5].aurora_fmc_one_lane/clk40
    SLICE_X82Y180        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/data32_iserdes_r_reg[8]/C
                         clock pessimism              0.310    -0.307    
                         clock uncertainty            0.211    -0.096    
    SLICE_X82Y180        FDRE (Hold_fdre_C_D)         0.038    -0.058    aurora_core[5].aurora_fmc_one_lane/data32_iserdes_r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 aurora_core[5].aurora_fmc_one_lane/data32_iserdes_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[5].aurora_fmc_one_lane/data32_iserdes_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.100ns (15.912%)  route 0.528ns (84.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.618ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.550    -0.575    aurora_core[5].aurora_fmc_one_lane/clk160
    SLICE_X87Y180        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/data32_iserdes_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y180        FDRE (Prop_fdre_C_Q)         0.100    -0.475 r  aurora_core[5].aurora_fmc_one_lane/data32_iserdes_reg[24]/Q
                         net (fo=2, routed)           0.528     0.053    aurora_core[5].aurora_fmc_one_lane/data32_iserdes[24]
    SLICE_X90Y180        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/data32_iserdes_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.748    -0.618    aurora_core[5].aurora_fmc_one_lane/clk40
    SLICE_X90Y180        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/data32_iserdes_r_reg[24]/C
                         clock pessimism              0.310    -0.308    
                         clock uncertainty            0.211    -0.097    
    SLICE_X90Y180        FDRE (Hold_fdre_C_D)         0.041    -0.056    aurora_core[5].aurora_fmc_one_lane/data32_iserdes_r_reg[24]
  -------------------------------------------------------------------
                         required time                          0.056    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            data_in_reg[3][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.146ns (20.453%)  route 0.568ns (79.547%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.596ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.536    -0.589    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X72Y232        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y232        FDRE (Prop_fdre_C_Q)         0.118    -0.471 r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[16]/Q
                         net (fo=8, routed)           0.568     0.097    vio_data[16]
    SLICE_X60Y232        LUT4 (Prop_lut4_I1_O)        0.028     0.125 r  data_in[3][16]_i_1/O
                         net (fo=1, routed)           0.000     0.125    data_in[3][16]_i_1_n_0
    SLICE_X60Y232        FDRE                                         r  data_in_reg[3][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.770    -0.596    clk40
    SLICE_X60Y232        FDRE                                         r  data_in_reg[3][16]/C
                         clock pessimism              0.310    -0.286    
                         clock uncertainty            0.211    -0.075    
    SLICE_X60Y232        FDRE (Hold_fdre_C_D)         0.087     0.012    data_in_reg[3][16]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            data_in_reg[6][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.128ns (19.402%)  route 0.532ns (80.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.624ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.538    -0.587    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X75Y236        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y236        FDRE (Prop_fdre_C_Q)         0.100    -0.487 r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[8]/Q
                         net (fo=8, routed)           0.532     0.045    vio_data[8]
    SLICE_X83Y237        LUT4 (Prop_lut4_I1_O)        0.028     0.073 r  data_in[6][8]_i_1/O
                         net (fo=1, routed)           0.000     0.073    data_in[6][8]_i_1_n_0
    SLICE_X83Y237        FDRE                                         r  data_in_reg[6][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.742    -0.624    clk40
    SLICE_X83Y237        FDRE                                         r  data_in_reg[6][8]/C
                         clock pessimism              0.310    -0.314    
                         clock uncertainty            0.211    -0.103    
    SLICE_X83Y237        FDRE (Hold_fdre_C_D)         0.061    -0.042    data_in_reg[6][8]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            data_in_reg[7][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.146ns (21.104%)  route 0.546ns (78.896%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.618ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.538    -0.587    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X74Y235        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y235        FDRE (Prop_fdre_C_Q)         0.118    -0.469 r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[30]/Q
                         net (fo=8, routed)           0.546     0.077    vio_data[30]
    SLICE_X72Y247        LUT4 (Prop_lut4_I0_O)        0.028     0.105 r  data_in[7][30]_i_1/O
                         net (fo=1, routed)           0.000     0.105    data_in[7][30]_i_1_n_0
    SLICE_X72Y247        FDRE                                         r  data_in_reg[7][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.748    -0.618    clk40
    SLICE_X72Y247        FDRE                                         r  data_in_reg[7][30]/C
                         clock pessimism              0.310    -0.308    
                         clock uncertainty            0.211    -0.097    
    SLICE_X72Y247        FDRE (Hold_fdre_C_D)         0.087    -0.010    data_in_reg[7][30]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            data_in_reg[1][46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.171ns (20.791%)  route 0.651ns (79.209%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.488ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.538    -0.587    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X72Y235        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y235        FDRE (Prop_fdre_C_Q)         0.107    -0.480 r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[46]/Q
                         net (fo=8, routed)           0.651     0.172    vio_data[46]
    SLICE_X66Y250        LUT4 (Prop_lut4_I0_O)        0.064     0.236 r  data_in[1][46]_i_1/O
                         net (fo=1, routed)           0.000     0.236    data_in[1][46]_i_1_n_0
    SLICE_X66Y250        FDRE                                         r  data_in_reg[1][46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.878    -0.488    clk40
    SLICE_X66Y250        FDRE                                         r  data_in_reg[1][46]/C
                         clock pessimism              0.310    -0.178    
                         clock uncertainty            0.211     0.033    
    SLICE_X66Y250        FDRE (Hold_fdre_C_D)         0.087     0.120    data_in_reg[1][46]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            data_in_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.128ns (18.702%)  route 0.556ns (81.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.599ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.566    -0.559    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X69Y234        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y234        FDRE (Prop_fdre_C_Q)         0.100    -0.459 r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[7]/Q
                         net (fo=8, routed)           0.556     0.097    vio_data[7]
    SLICE_X60Y229        LUT4 (Prop_lut4_I1_O)        0.028     0.125 r  data_in[3][7]_i_1/O
                         net (fo=1, routed)           0.000     0.125    data_in[3][7]_i_1_n_0
    SLICE_X60Y229        FDRE                                         r  data_in_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.767    -0.599    clk40
    SLICE_X60Y229        FDRE                                         r  data_in_reg[3][7]/C
                         clock pessimism              0.310    -0.289    
                         clock uncertainty            0.211    -0.078    
    SLICE_X60Y229        FDRE (Hold_fdre_C_D)         0.087     0.009    data_in_reg[3][7]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            data_in_reg[6][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.171ns (25.748%)  route 0.493ns (74.252%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.623ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.537    -0.588    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X76Y236        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y236        FDRE (Prop_fdre_C_Q)         0.107    -0.481 r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[9]/Q
                         net (fo=8, routed)           0.493     0.012    vio_data[9]
    SLICE_X85Y238        LUT4 (Prop_lut4_I1_O)        0.064     0.076 r  data_in[6][9]_i_1/O
                         net (fo=1, routed)           0.000     0.076    data_in[6][9]_i_1_n_0
    SLICE_X85Y238        FDRE                                         r  data_in_reg[6][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.743    -0.623    clk40
    SLICE_X85Y238        FDRE                                         r  data_in_reg[6][9]/C
                         clock pessimism              0.310    -0.313    
                         clock uncertainty            0.211    -0.102    
    SLICE_X85Y238        FDRE (Hold_fdre_C_D)         0.061    -0.041    data_in_reg[6][9]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.117    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_2
  To Clock:  clk_out5_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        2.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.537ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.109ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_2 rise@80.000ns - clk_out2_clk_wiz_2 rise@75.000ns)
  Data Path Delay:        2.220ns  (logic 0.345ns (15.541%)  route 1.875ns (84.459%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns = ( 78.341 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.259ns = ( 72.741 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     75.000    75.000 r  
    E19                                               0.000    75.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    75.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    75.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    77.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    69.726 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    71.423    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    71.516 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    72.741    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    73.000 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    73.427    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    73.470 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        1.023    74.493    aurora_core[2].aurora_fmc_one_lane/lcd_debug/rst
    SLICE_X96Y203        LUT1 (Prop_lut1_I0_O)        0.043    74.536 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/pd_min_i_1/O
                         net (fo=91, routed)          0.425    74.961    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[0]_0
    SLICE_X99Y200        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     80.000    80.000 r  
    E19                                               0.000    80.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    80.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    80.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    81.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    75.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    77.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    77.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.089    78.341    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X99Y200        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[0]/C
                         clock pessimism             -0.877    77.464    
                         clock uncertainty           -0.193    77.271    
    SLICE_X99Y200        FDRE (Setup_fdre_C_CE)      -0.201    77.070    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[0]
  -------------------------------------------------------------------
                         required time                         77.070    
                         arrival time                         -74.961    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.109ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_2 rise@80.000ns - clk_out2_clk_wiz_2 rise@75.000ns)
  Data Path Delay:        2.220ns  (logic 0.345ns (15.541%)  route 1.875ns (84.459%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns = ( 78.341 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.259ns = ( 72.741 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     75.000    75.000 r  
    E19                                               0.000    75.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    75.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    75.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    77.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    69.726 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    71.423    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    71.516 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    72.741    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    73.000 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    73.427    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    73.470 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        1.023    74.493    aurora_core[2].aurora_fmc_one_lane/lcd_debug/rst
    SLICE_X96Y203        LUT1 (Prop_lut1_I0_O)        0.043    74.536 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/pd_min_i_1/O
                         net (fo=91, routed)          0.425    74.961    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[0]_0
    SLICE_X99Y200        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     80.000    80.000 r  
    E19                                               0.000    80.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    80.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    80.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    81.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    75.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    77.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    77.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.089    78.341    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X99Y200        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[5]/C
                         clock pessimism             -0.877    77.464    
                         clock uncertainty           -0.193    77.271    
    SLICE_X99Y200        FDRE (Setup_fdre_C_CE)      -0.201    77.070    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[5]
  -------------------------------------------------------------------
                         required time                         77.070    
                         arrival time                         -74.961    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.109ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_2 rise@80.000ns - clk_out2_clk_wiz_2 rise@75.000ns)
  Data Path Delay:        2.220ns  (logic 0.345ns (15.541%)  route 1.875ns (84.459%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns = ( 78.341 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.259ns = ( 72.741 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     75.000    75.000 r  
    E19                                               0.000    75.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    75.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    75.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    77.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    69.726 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    71.423    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    71.516 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    72.741    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    73.000 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    73.427    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    73.470 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        1.023    74.493    aurora_core[2].aurora_fmc_one_lane/lcd_debug/rst
    SLICE_X96Y203        LUT1 (Prop_lut1_I0_O)        0.043    74.536 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/pd_min_i_1/O
                         net (fo=91, routed)          0.425    74.961    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[0]_0
    SLICE_X99Y200        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     80.000    80.000 r  
    E19                                               0.000    80.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    80.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    80.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    81.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    75.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    77.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    77.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.089    78.341    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X99Y200        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[6]/C
                         clock pessimism             -0.877    77.464    
                         clock uncertainty           -0.193    77.271    
    SLICE_X99Y200        FDRE (Setup_fdre_C_CE)      -0.201    77.070    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[6]
  -------------------------------------------------------------------
                         required time                         77.070    
                         arrival time                         -74.961    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.114ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_2 rise@80.000ns - clk_out2_clk_wiz_2 rise@75.000ns)
  Data Path Delay:        2.235ns  (logic 0.345ns (15.435%)  route 1.890ns (84.565%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 78.361 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.259ns = ( 72.741 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     75.000    75.000 r  
    E19                                               0.000    75.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    75.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    75.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    77.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    69.726 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    71.423    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    71.516 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    72.741    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    73.000 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    73.427    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    73.470 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        1.023    74.493    aurora_core[2].aurora_fmc_one_lane/lcd_debug/rst
    SLICE_X96Y203        LUT1 (Prop_lut1_I0_O)        0.043    74.536 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/pd_min_i_1/O
                         net (fo=91, routed)          0.440    74.976    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[0]_0
    SLICE_X99Y197        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     80.000    80.000 r  
    E19                                               0.000    80.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    80.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    80.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    81.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    75.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    77.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    77.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.109    78.361    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X99Y197        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[3]/C
                         clock pessimism             -0.877    77.484    
                         clock uncertainty           -0.193    77.291    
    SLICE_X99Y197        FDRE (Setup_fdre_C_CE)      -0.201    77.090    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[3]
  -------------------------------------------------------------------
                         required time                         77.090    
                         arrival time                         -74.976    
  -------------------------------------------------------------------
                         slack                                  2.114    

Slack (MET) :             2.114ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_2 rise@80.000ns - clk_out2_clk_wiz_2 rise@75.000ns)
  Data Path Delay:        2.235ns  (logic 0.345ns (15.435%)  route 1.890ns (84.565%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 78.361 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.259ns = ( 72.741 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     75.000    75.000 r  
    E19                                               0.000    75.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    75.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    75.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    77.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    69.726 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    71.423    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    71.516 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    72.741    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    73.000 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    73.427    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    73.470 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        1.023    74.493    aurora_core[2].aurora_fmc_one_lane/lcd_debug/rst
    SLICE_X96Y203        LUT1 (Prop_lut1_I0_O)        0.043    74.536 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/pd_min_i_1/O
                         net (fo=91, routed)          0.440    74.976    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[0]_0
    SLICE_X99Y197        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     80.000    80.000 r  
    E19                                               0.000    80.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    80.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    80.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    81.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    75.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    77.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    77.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.109    78.361    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X99Y197        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[3]/C
                         clock pessimism             -0.877    77.484    
                         clock uncertainty           -0.193    77.291    
    SLICE_X99Y197        FDRE (Setup_fdre_C_CE)      -0.201    77.090    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                         77.090    
                         arrival time                         -74.976    
  -------------------------------------------------------------------
                         slack                                  2.114    

Slack (MET) :             2.138ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_2 rise@80.000ns - clk_out2_clk_wiz_2 rise@75.000ns)
  Data Path Delay:        2.193ns  (logic 0.345ns (15.728%)  route 1.848ns (84.272%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 78.343 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.259ns = ( 72.741 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     75.000    75.000 r  
    E19                                               0.000    75.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    75.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    75.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    77.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    69.726 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    71.423    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    71.516 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    72.741    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    73.000 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    73.427    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    73.470 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        1.023    74.493    aurora_core[2].aurora_fmc_one_lane/lcd_debug/rst
    SLICE_X96Y203        LUT1 (Prop_lut1_I0_O)        0.043    74.536 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/pd_min_i_1/O
                         net (fo=91, routed)          0.398    74.934    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[0]_0
    SLICE_X95Y200        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     80.000    80.000 r  
    E19                                               0.000    80.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    80.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    80.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    81.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    75.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    77.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    77.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.091    78.343    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X95Y200        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[13]/C
                         clock pessimism             -0.877    77.466    
                         clock uncertainty           -0.193    77.273    
    SLICE_X95Y200        FDRE (Setup_fdre_C_CE)      -0.201    77.072    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[13]
  -------------------------------------------------------------------
                         required time                         77.072    
                         arrival time                         -74.934    
  -------------------------------------------------------------------
                         slack                                  2.138    

Slack (MET) :             2.138ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_2 rise@80.000ns - clk_out2_clk_wiz_2 rise@75.000ns)
  Data Path Delay:        2.193ns  (logic 0.345ns (15.728%)  route 1.848ns (84.272%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 78.343 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.259ns = ( 72.741 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     75.000    75.000 r  
    E19                                               0.000    75.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    75.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    75.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    77.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    69.726 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    71.423    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    71.516 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    72.741    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    73.000 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    73.427    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    73.470 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        1.023    74.493    aurora_core[2].aurora_fmc_one_lane/lcd_debug/rst
    SLICE_X96Y203        LUT1 (Prop_lut1_I0_O)        0.043    74.536 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/pd_min_i_1/O
                         net (fo=91, routed)          0.398    74.934    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[0]_0
    SLICE_X95Y200        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     80.000    80.000 r  
    E19                                               0.000    80.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    80.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    80.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    81.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    75.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    77.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    77.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.091    78.343    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X95Y200        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[13]/C
                         clock pessimism             -0.877    77.466    
                         clock uncertainty           -0.193    77.273    
    SLICE_X95Y200        FDRE (Setup_fdre_C_CE)      -0.201    77.072    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[13]
  -------------------------------------------------------------------
                         required time                         77.072    
                         arrival time                         -74.934    
  -------------------------------------------------------------------
                         slack                                  2.138    

Slack (MET) :             2.138ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_2 rise@80.000ns - clk_out2_clk_wiz_2 rise@75.000ns)
  Data Path Delay:        2.193ns  (logic 0.345ns (15.728%)  route 1.848ns (84.272%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 78.343 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.259ns = ( 72.741 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     75.000    75.000 r  
    E19                                               0.000    75.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    75.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    75.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    77.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    69.726 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    71.423    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    71.516 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    72.741    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    73.000 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    73.427    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    73.470 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        1.023    74.493    aurora_core[2].aurora_fmc_one_lane/lcd_debug/rst
    SLICE_X96Y203        LUT1 (Prop_lut1_I0_O)        0.043    74.536 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/pd_min_i_1/O
                         net (fo=91, routed)          0.398    74.934    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[0]_0
    SLICE_X95Y200        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     80.000    80.000 r  
    E19                                               0.000    80.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    80.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    80.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    81.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    75.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    77.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    77.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.091    78.343    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X95Y200        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[8]/C
                         clock pessimism             -0.877    77.466    
                         clock uncertainty           -0.193    77.273    
    SLICE_X95Y200        FDRE (Setup_fdre_C_CE)      -0.201    77.072    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[8]
  -------------------------------------------------------------------
                         required time                         77.072    
                         arrival time                         -74.934    
  -------------------------------------------------------------------
                         slack                                  2.138    

Slack (MET) :             2.143ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_2 rise@80.000ns - clk_out2_clk_wiz_2 rise@75.000ns)
  Data Path Delay:        2.209ns  (logic 0.345ns (15.615%)  route 1.864ns (84.385%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns = ( 78.341 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.259ns = ( 72.741 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     75.000    75.000 r  
    E19                                               0.000    75.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    75.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    75.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    77.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    69.726 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    71.423    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    71.516 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    72.741    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    73.000 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    73.427    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    73.470 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        1.023    74.493    aurora_core[2].aurora_fmc_one_lane/lcd_debug/rst
    SLICE_X96Y203        LUT1 (Prop_lut1_I0_O)        0.043    74.536 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/pd_min_i_1/O
                         net (fo=91, routed)          0.414    74.950    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[0]_0
    SLICE_X98Y201        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     80.000    80.000 r  
    E19                                               0.000    80.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    80.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    80.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    81.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    75.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    77.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    77.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.089    78.341    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X98Y201        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[2]/C
                         clock pessimism             -0.877    77.464    
                         clock uncertainty           -0.193    77.271    
    SLICE_X98Y201        FDRE (Setup_fdre_C_CE)      -0.178    77.093    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[2]
  -------------------------------------------------------------------
                         required time                         77.093    
                         arrival time                         -74.950    
  -------------------------------------------------------------------
                         slack                                  2.143    

Slack (MET) :             2.143ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_2 rise@80.000ns - clk_out2_clk_wiz_2 rise@75.000ns)
  Data Path Delay:        2.209ns  (logic 0.345ns (15.615%)  route 1.864ns (84.385%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns = ( 78.341 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.259ns = ( 72.741 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     75.000    75.000 r  
    E19                                               0.000    75.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    75.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    75.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    77.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    69.726 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    71.423    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    71.516 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    72.741    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    73.000 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    73.427    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    73.470 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        1.023    74.493    aurora_core[2].aurora_fmc_one_lane/lcd_debug/rst
    SLICE_X96Y203        LUT1 (Prop_lut1_I0_O)        0.043    74.536 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/pd_min_i_1/O
                         net (fo=91, routed)          0.414    74.950    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[0]_0
    SLICE_X98Y201        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     80.000    80.000 r  
    E19                                               0.000    80.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    80.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    80.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    81.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    75.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    77.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    77.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.089    78.341    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X98Y201        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[4]/C
                         clock pessimism             -0.877    77.464    
                         clock uncertainty           -0.193    77.271    
    SLICE_X98Y201        FDRE (Setup_fdre_C_CE)      -0.178    77.093    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[4]
  -------------------------------------------------------------------
                         required time                         77.093    
                         arrival time                         -74.950    
  -------------------------------------------------------------------
                         slack                                  2.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.174ns (16.869%)  route 0.857ns (83.131%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.535    -0.590    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.118    -0.472 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.217    -0.255    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.028    -0.227 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        0.457     0.230    aurora_core[5].aurora_fmc_one_lane/lcd_debug/rst
    SLICE_X74Y192        LUT1 (Prop_lut1_I0_O)        0.028     0.258 r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/pd_min_i_1/O
                         net (fo=91, routed)          0.184     0.442    aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[0]_0
    SLICE_X82Y192        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.758    -0.608    aurora_core[5].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X82Y192        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[2]/C
                         clock pessimism              0.310    -0.298    
                         clock uncertainty            0.193    -0.105    
    SLICE_X82Y192        FDRE (Hold_fdre_C_CE)        0.010    -0.095    aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.442    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.174ns (16.439%)  route 0.884ns (83.561%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.622ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.535    -0.590    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.118    -0.472 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.217    -0.255    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.028    -0.227 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        0.540     0.313    aurora_core[2].aurora_fmc_one_lane/lcd_debug/rst
    SLICE_X96Y203        LUT1 (Prop_lut1_I0_O)        0.028     0.341 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/pd_min_i_1/O
                         net (fo=91, routed)          0.127     0.469    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[0]_0
    SLICE_X96Y202        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.744    -0.622    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X96Y202        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[10]/C
                         clock pessimism              0.310    -0.312    
                         clock uncertainty            0.193    -0.119    
    SLICE_X96Y202        FDRE (Hold_fdre_C_CE)        0.030    -0.089    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.174ns (16.439%)  route 0.884ns (83.561%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.622ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.535    -0.590    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.118    -0.472 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.217    -0.255    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.028    -0.227 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        0.540     0.313    aurora_core[2].aurora_fmc_one_lane/lcd_debug/rst
    SLICE_X96Y203        LUT1 (Prop_lut1_I0_O)        0.028     0.341 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/pd_min_i_1/O
                         net (fo=91, routed)          0.127     0.469    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[0]_0
    SLICE_X96Y202        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.744    -0.622    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X96Y202        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[15]/C
                         clock pessimism              0.310    -0.312    
                         clock uncertainty            0.193    -0.119    
    SLICE_X96Y202        FDRE (Hold_fdre_C_CE)        0.030    -0.089    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[15]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.174ns (16.439%)  route 0.884ns (83.561%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.622ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.535    -0.590    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.118    -0.472 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.217    -0.255    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.028    -0.227 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        0.540     0.313    aurora_core[2].aurora_fmc_one_lane/lcd_debug/rst
    SLICE_X96Y203        LUT1 (Prop_lut1_I0_O)        0.028     0.341 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/pd_min_i_1/O
                         net (fo=91, routed)          0.127     0.469    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[0]_0
    SLICE_X96Y202        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.744    -0.622    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X96Y202        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[10]/C
                         clock pessimism              0.310    -0.312    
                         clock uncertainty            0.193    -0.119    
    SLICE_X96Y202        FDRE (Hold_fdre_C_CE)        0.030    -0.089    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.174ns (16.439%)  route 0.884ns (83.561%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.622ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.535    -0.590    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.118    -0.472 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.217    -0.255    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.028    -0.227 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        0.540     0.313    aurora_core[2].aurora_fmc_one_lane/lcd_debug/rst
    SLICE_X96Y203        LUT1 (Prop_lut1_I0_O)        0.028     0.341 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/pd_min_i_1/O
                         net (fo=91, routed)          0.127     0.469    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[0]_0
    SLICE_X96Y202        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.744    -0.622    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X96Y202        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[15]/C
                         clock pessimism              0.310    -0.312    
                         clock uncertainty            0.193    -0.119    
    SLICE_X96Y202        FDRE (Hold_fdre_C_CE)        0.030    -0.089    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[15]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.174ns (16.358%)  route 0.890ns (83.642%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.623ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.535    -0.590    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.118    -0.472 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.217    -0.255    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.028    -0.227 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        0.540     0.313    aurora_core[2].aurora_fmc_one_lane/lcd_debug/rst
    SLICE_X96Y203        LUT1 (Prop_lut1_I0_O)        0.028     0.341 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/pd_min_i_1/O
                         net (fo=91, routed)          0.133     0.474    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[0]_0
    SLICE_X96Y203        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.743    -0.623    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X96Y203        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[12]/C
                         clock pessimism              0.310    -0.313    
                         clock uncertainty            0.193    -0.120    
    SLICE_X96Y203        FDRE (Hold_fdre_C_CE)        0.030    -0.090    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.174ns (16.358%)  route 0.890ns (83.642%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.623ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.535    -0.590    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.118    -0.472 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.217    -0.255    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.028    -0.227 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        0.540     0.313    aurora_core[2].aurora_fmc_one_lane/lcd_debug/rst
    SLICE_X96Y203        LUT1 (Prop_lut1_I0_O)        0.028     0.341 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/pd_min_i_1/O
                         net (fo=91, routed)          0.133     0.474    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[0]_0
    SLICE_X96Y203        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.743    -0.623    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X96Y203        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[9]/C
                         clock pessimism              0.310    -0.313    
                         clock uncertainty            0.193    -0.120    
    SLICE_X96Y203        FDRE (Hold_fdre_C_CE)        0.030    -0.090    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[9]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.174ns (16.358%)  route 0.890ns (83.642%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.623ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.535    -0.590    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.118    -0.472 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.217    -0.255    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.028    -0.227 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        0.540     0.313    aurora_core[2].aurora_fmc_one_lane/lcd_debug/rst
    SLICE_X96Y203        LUT1 (Prop_lut1_I0_O)        0.028     0.341 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/pd_min_i_1/O
                         net (fo=91, routed)          0.133     0.474    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[0]_0
    SLICE_X96Y203        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.743    -0.623    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X96Y203        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[12]/C
                         clock pessimism              0.310    -0.313    
                         clock uncertainty            0.193    -0.120    
    SLICE_X96Y203        FDRE (Hold_fdre_C_CE)        0.030    -0.090    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.174ns (16.358%)  route 0.890ns (83.642%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.623ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.535    -0.590    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.118    -0.472 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.217    -0.255    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.028    -0.227 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        0.540     0.313    aurora_core[2].aurora_fmc_one_lane/lcd_debug/rst
    SLICE_X96Y203        LUT1 (Prop_lut1_I0_O)        0.028     0.341 r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/pd_min_i_1/O
                         net (fo=91, routed)          0.133     0.474    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[0]_0
    SLICE_X96Y203        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.743    -0.623    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X96Y203        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[9]/C
                         clock pessimism              0.310    -0.313    
                         clock uncertainty            0.193    -0.120    
    SLICE_X96Y203        FDRE (Hold_fdre_C_CE)        0.030    -0.090    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[9]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.174ns (16.287%)  route 0.894ns (83.713%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.535    -0.590    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.118    -0.472 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.217    -0.255    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.028    -0.227 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        0.457     0.230    aurora_core[5].aurora_fmc_one_lane/lcd_debug/rst
    SLICE_X74Y192        LUT1 (Prop_lut1_I0_O)        0.028     0.258 r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/pd_min_i_1/O
                         net (fo=91, routed)          0.221     0.478    aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[0]_0
    SLICE_X79Y191        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.758    -0.608    aurora_core[5].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X79Y191        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[5]/C
                         clock pessimism              0.310    -0.298    
                         clock uncertainty            0.193    -0.105    
    SLICE_X79Y191        FDRE (Hold_fdre_C_CE)        0.010    -0.095    aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.574    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_2
  To Clock:  clk_out5_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack       18.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.014ns  (required time - arrival time)
  Source:                 aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clk_wiz_2 rise@20.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.223ns (14.664%)  route 1.298ns (85.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 18.343 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.252ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.232    -2.252    aurora_core[2].aurora_fmc_one_lane/ber_inst/clk40
    SLICE_X93Y201        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y201        FDRE (Prop_fdre_C_Q)         0.223    -2.029 r  aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[11]/Q
                         net (fo=2, routed)           1.298    -0.732    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt[11]
    SLICE_X96Y201        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    20.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.091    18.343    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X96Y201        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[11]/C
                         clock pessimism             -0.877    17.466    
                         clock uncertainty           -0.211    17.255    
    SLICE_X96Y201        FDRE (Setup_fdre_C_D)        0.028    17.283    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[11]
  -------------------------------------------------------------------
                         required time                         17.283    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                 18.014    

Slack (MET) :             18.016ns  (required time - arrival time)
  Source:                 aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clk_wiz_2 rise@20.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.223ns (14.693%)  route 1.295ns (85.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 18.343 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.252ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.232    -2.252    aurora_core[2].aurora_fmc_one_lane/ber_inst/clk40
    SLICE_X93Y200        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y200        FDRE (Prop_fdre_C_Q)         0.223    -2.029 r  aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[6]/Q
                         net (fo=2, routed)           1.295    -0.735    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt[6]
    SLICE_X96Y200        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    20.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.091    18.343    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X96Y200        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[6]/C
                         clock pessimism             -0.877    17.466    
                         clock uncertainty           -0.211    17.255    
    SLICE_X96Y200        FDRE (Setup_fdre_C_D)        0.027    17.282    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[6]
  -------------------------------------------------------------------
                         required time                         17.282    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                 18.016    

Slack (MET) :             18.095ns  (required time - arrival time)
  Source:                 aurora_core[5].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clk_wiz_2 rise@20.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.223ns (15.797%)  route 1.189ns (84.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 18.366 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.237ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.247    -2.237    aurora_core[5].aurora_fmc_one_lane/ber_inst/clk40
    SLICE_X83Y192        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y192        FDRE (Prop_fdre_C_Q)         0.223    -2.014 r  aurora_core[5].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[6]/Q
                         net (fo=2, routed)           1.189    -0.826    aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt[6]
    SLICE_X79Y193        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    20.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.114    18.366    aurora_core[5].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X79Y193        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[6]/C
                         clock pessimism             -0.877    17.489    
                         clock uncertainty           -0.211    17.278    
    SLICE_X79Y193        FDRE (Setup_fdre_C_D)       -0.008    17.270    aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[6]
  -------------------------------------------------------------------
                         required time                         17.270    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                 18.095    

Slack (MET) :             18.098ns  (required time - arrival time)
  Source:                 aurora_core[5].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clk_wiz_2 rise@20.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.223ns (15.874%)  route 1.182ns (84.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 18.366 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.238ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.246    -2.238    aurora_core[5].aurora_fmc_one_lane/ber_inst/clk40
    SLICE_X83Y191        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y191        FDRE (Prop_fdre_C_Q)         0.223    -2.015 r  aurora_core[5].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[0]/Q
                         net (fo=3, routed)           1.182    -0.833    aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt[0]
    SLICE_X81Y193        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    20.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.114    18.366    aurora_core[5].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X81Y193        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[0]/C
                         clock pessimism             -0.877    17.489    
                         clock uncertainty           -0.211    17.278    
    SLICE_X81Y193        FDRE (Setup_fdre_C_D)       -0.013    17.265    aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[0]
  -------------------------------------------------------------------
                         required time                         17.265    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                 18.098    

Slack (MET) :             18.101ns  (required time - arrival time)
  Source:                 aurora_core[5].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clk_wiz_2 rise@20.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.223ns (15.877%)  route 1.182ns (84.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 18.367 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.248    -2.236    aurora_core[5].aurora_fmc_one_lane/ber_inst/clk40
    SLICE_X83Y194        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y194        FDRE (Prop_fdre_C_Q)         0.223    -2.013 r  aurora_core[5].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[12]/Q
                         net (fo=2, routed)           1.182    -0.832    aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt[12]
    SLICE_X82Y195        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    20.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.115    18.367    aurora_core[5].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X82Y195        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[12]/C
                         clock pessimism             -0.877    17.490    
                         clock uncertainty           -0.211    17.279    
    SLICE_X82Y195        FDRE (Setup_fdre_C_D)       -0.010    17.269    aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[12]
  -------------------------------------------------------------------
                         required time                         17.269    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                 18.101    

Slack (MET) :             18.114ns  (required time - arrival time)
  Source:                 aurora_core[5].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clk_wiz_2 rise@20.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.223ns (16.135%)  route 1.159ns (83.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 18.367 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.248    -2.236    aurora_core[5].aurora_fmc_one_lane/ber_inst/clk40
    SLICE_X83Y194        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y194        FDRE (Prop_fdre_C_Q)         0.223    -2.013 r  aurora_core[5].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[14]/Q
                         net (fo=2, routed)           1.159    -0.854    aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt[14]
    SLICE_X81Y195        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    20.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.115    18.367    aurora_core[5].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X81Y195        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[14]/C
                         clock pessimism             -0.877    17.490    
                         clock uncertainty           -0.211    17.279    
    SLICE_X81Y195        FDRE (Setup_fdre_C_D)       -0.019    17.260    aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[14]
  -------------------------------------------------------------------
                         required time                         17.260    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                 18.114    

Slack (MET) :             18.118ns  (required time - arrival time)
  Source:                 aurora_core[5].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clk_wiz_2 rise@20.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.223ns (16.014%)  route 1.170ns (83.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 18.367 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.248    -2.236    aurora_core[5].aurora_fmc_one_lane/ber_inst/clk40
    SLICE_X83Y194        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y194        FDRE (Prop_fdre_C_Q)         0.223    -2.013 r  aurora_core[5].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[15]/Q
                         net (fo=2, routed)           1.170    -0.844    aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt[15]
    SLICE_X82Y194        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    20.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.115    18.367    aurora_core[5].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X82Y194        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[15]/C
                         clock pessimism             -0.877    17.490    
                         clock uncertainty           -0.211    17.279    
    SLICE_X82Y194        FDRE (Setup_fdre_C_D)       -0.005    17.274    aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[15]
  -------------------------------------------------------------------
                         required time                         17.274    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                 18.118    

Slack (MET) :             18.122ns  (required time - arrival time)
  Source:                 aurora_core[5].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clk_wiz_2 rise@20.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.223ns (16.387%)  route 1.138ns (83.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 18.365 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.237ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.247    -2.237    aurora_core[5].aurora_fmc_one_lane/ber_inst/clk40
    SLICE_X83Y192        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y192        FDRE (Prop_fdre_C_Q)         0.223    -2.014 r  aurora_core[5].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[5]/Q
                         net (fo=2, routed)           1.138    -0.876    aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt[5]
    SLICE_X79Y191        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    20.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.113    18.365    aurora_core[5].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X79Y191        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[5]/C
                         clock pessimism             -0.877    17.488    
                         clock uncertainty           -0.211    17.277    
    SLICE_X79Y191        FDRE (Setup_fdre_C_D)       -0.031    17.246    aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[5]
  -------------------------------------------------------------------
                         required time                         17.246    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                 18.122    

Slack (MET) :             18.123ns  (required time - arrival time)
  Source:                 aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clk_wiz_2 rise@20.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.223ns (16.107%)  route 1.161ns (83.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 18.343 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.252ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.232    -2.252    aurora_core[2].aurora_fmc_one_lane/ber_inst/clk40
    SLICE_X93Y202        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y202        FDRE (Prop_fdre_C_Q)         0.223    -2.029 r  aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[12]/Q
                         net (fo=2, routed)           1.161    -0.868    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt[12]
    SLICE_X96Y203        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    20.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.091    18.343    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X96Y203        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[12]/C
                         clock pessimism             -0.877    17.466    
                         clock uncertainty           -0.211    17.255    
    SLICE_X96Y203        FDRE (Setup_fdre_C_D)        0.000    17.255    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[12]
  -------------------------------------------------------------------
                         required time                         17.255    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                 18.123    

Slack (MET) :             18.126ns  (required time - arrival time)
  Source:                 aurora_core[5].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clk_wiz_2 rise@20.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.223ns (16.113%)  route 1.161ns (83.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 18.366 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.237ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        1.247    -2.237    aurora_core[5].aurora_fmc_one_lane/ber_inst/clk40
    SLICE_X83Y193        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y193        FDRE (Prop_fdre_C_Q)         0.223    -2.014 r  aurora_core[5].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[8]/Q
                         net (fo=2, routed)           1.161    -0.853    aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt[8]
    SLICE_X81Y193        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    20.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    15.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    17.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.114    18.366    aurora_core[5].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X81Y193        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[8]/C
                         clock pessimism             -0.877    17.489    
                         clock uncertainty           -0.211    17.278    
    SLICE_X81Y193        FDRE (Setup_fdre_C_D)       -0.005    17.273    aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[8]
  -------------------------------------------------------------------
                         required time                         17.273    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                 18.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.100ns (15.954%)  route 0.527ns (84.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.622ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.558    -0.567    aurora_core[2].aurora_fmc_one_lane/ber_inst/clk40
    SLICE_X93Y199        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y199        FDRE (Prop_fdre_C_Q)         0.100    -0.467 r  aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[1]/Q
                         net (fo=3, routed)           0.527     0.060    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt[1]
    SLICE_X96Y200        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.744    -0.622    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X96Y200        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[1]/C
                         clock pessimism              0.310    -0.312    
                         clock uncertainty            0.211    -0.101    
    SLICE_X96Y200        FDRE (Hold_fdre_C_D)         0.062    -0.039    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.100ns (15.351%)  route 0.551ns (84.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.622ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.540    -0.585    aurora_core[2].aurora_fmc_one_lane/ber_inst/clk40
    SLICE_X93Y200        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y200        FDRE (Prop_fdre_C_Q)         0.100    -0.485 r  aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[5]/Q
                         net (fo=2, routed)           0.551     0.066    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt[5]
    SLICE_X96Y200        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.744    -0.622    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X96Y200        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[5]/C
                         clock pessimism              0.310    -0.312    
                         clock uncertainty            0.211    -0.101    
    SLICE_X96Y200        FDRE (Hold_fdre_C_D)         0.067    -0.034    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 aurora_core[5].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.100ns (16.093%)  route 0.521ns (83.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.558    -0.567    aurora_core[5].aurora_fmc_one_lane/ber_inst/clk40
    SLICE_X83Y192        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y192        FDRE (Prop_fdre_C_Q)         0.100    -0.467 r  aurora_core[5].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[4]/Q
                         net (fo=2, routed)           0.521     0.054    aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt[4]
    SLICE_X80Y193        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.759    -0.607    aurora_core[5].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X80Y193        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[4]/C
                         clock pessimism              0.310    -0.297    
                         clock uncertainty            0.211    -0.086    
    SLICE_X80Y193        FDRE (Hold_fdre_C_D)         0.036    -0.050    aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.100ns (15.933%)  route 0.528ns (84.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.622ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.540    -0.585    aurora_core[2].aurora_fmc_one_lane/ber_inst/clk40
    SLICE_X93Y202        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y202        FDRE (Prop_fdre_C_Q)         0.100    -0.485 r  aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[13]/Q
                         net (fo=2, routed)           0.528     0.043    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt[13]
    SLICE_X95Y200        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.744    -0.622    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X95Y200        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[13]/C
                         clock pessimism              0.310    -0.312    
                         clock uncertainty            0.211    -0.101    
    SLICE_X95Y200        FDRE (Hold_fdre_C_D)         0.036    -0.065    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.100ns (14.938%)  route 0.569ns (85.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.622ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.540    -0.585    aurora_core[2].aurora_fmc_one_lane/ber_inst/clk40
    SLICE_X93Y202        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y202        FDRE (Prop_fdre_C_Q)         0.100    -0.485 r  aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[14]/Q
                         net (fo=2, routed)           0.569     0.084    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt[14]
    SLICE_X96Y201        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.744    -0.622    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X96Y201        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[14]/C
                         clock pessimism              0.310    -0.312    
                         clock uncertainty            0.211    -0.101    
    SLICE_X96Y201        FDRE (Hold_fdre_C_D)         0.064    -0.037    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[14]
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.100ns (15.351%)  route 0.551ns (84.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.622ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.540    -0.585    aurora_core[2].aurora_fmc_one_lane/ber_inst/clk40
    SLICE_X93Y201        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y201        FDRE (Prop_fdre_C_Q)         0.100    -0.485 r  aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[8]/Q
                         net (fo=2, routed)           0.551     0.066    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt[8]
    SLICE_X95Y200        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.744    -0.622    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X95Y200        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[8]/C
                         clock pessimism              0.310    -0.312    
                         clock uncertainty            0.211    -0.101    
    SLICE_X95Y200        FDRE (Hold_fdre_C_D)         0.041    -0.060    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.100ns (14.630%)  route 0.584ns (85.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.622ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.540    -0.585    aurora_core[2].aurora_fmc_one_lane/ber_inst/clk40
    SLICE_X93Y201        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y201        FDRE (Prop_fdre_C_Q)         0.100    -0.485 r  aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[10]/Q
                         net (fo=2, routed)           0.584     0.099    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt[10]
    SLICE_X96Y202        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.744    -0.622    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X96Y202        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[10]/C
                         clock pessimism              0.310    -0.312    
                         clock uncertainty            0.211    -0.101    
    SLICE_X96Y202        FDRE (Hold_fdre_C_D)         0.063    -0.038    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.100ns (14.694%)  route 0.581ns (85.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.622ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.540    -0.585    aurora_core[2].aurora_fmc_one_lane/ber_inst/clk40
    SLICE_X93Y202        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y202        FDRE (Prop_fdre_C_Q)         0.100    -0.485 r  aurora_core[2].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[15]/Q
                         net (fo=2, routed)           0.581     0.096    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt[15]
    SLICE_X96Y202        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.744    -0.622    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X96Y202        FDRE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[15]/C
                         clock pessimism              0.310    -0.312    
                         clock uncertainty            0.211    -0.101    
    SLICE_X96Y202        FDRE (Hold_fdre_C_D)         0.059    -0.042    aurora_core[2].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[15]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 aurora_core[5].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.100ns (15.211%)  route 0.557ns (84.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.558    -0.567    aurora_core[5].aurora_fmc_one_lane/ber_inst/clk40
    SLICE_X83Y192        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y192        FDRE (Prop_fdre_C_Q)         0.100    -0.467 r  aurora_core[5].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[7]/Q
                         net (fo=2, routed)           0.557     0.090    aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt[7]
    SLICE_X80Y192        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.758    -0.608    aurora_core[5].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X80Y192        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[7]/C
                         clock pessimism              0.310    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X80Y192        FDRE (Hold_fdre_C_D)         0.039    -0.048    aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[7]
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 aurora_core[5].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.100ns (15.058%)  route 0.564ns (84.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout3_buf/O
                         net (fo=5159, routed)        0.559    -0.566    aurora_core[5].aurora_fmc_one_lane/ber_inst/clk40
    SLICE_X83Y193        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y193        FDRE (Prop_fdre_C_Q)         0.100    -0.466 r  aurora_core[5].aurora_fmc_one_lane/ber_inst/ber_cnt_reg[9]/Q
                         net (fo=2, routed)           0.564     0.098    aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt[9]
    SLICE_X82Y195        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.759    -0.607    aurora_core[5].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X82Y195        FDRE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[9]/C
                         clock pessimism              0.310    -0.297    
                         clock uncertainty            0.211    -0.086    
    SLICE_X82Y195        FDRE (Hold_fdre_C_D)         0.044    -0.042    aurora_core[5].aurora_fmc_one_lane/lcd_debug/inv_data_cnt_r_reg[9]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.140    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_2
  To Clock:  clk_out2_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        8.968ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.968ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[6].aurora_fmc_one_lane/iserdes_inst/m_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_2 rise@25.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        16.115ns  (logic 0.345ns (2.141%)  route 15.770ns (97.859%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.180ns = ( 23.820 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    -2.259    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    -2.000 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    -1.573    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    -1.530 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)       14.984    13.454    aurora_core[6].aurora_fmc_one_lane/iserdes_inst/bbstub_locked_0
    SLICE_X173Y67        LUT2 (Prop_lut2_I0_O)        0.043    13.497 f  aurora_core[6].aurora_fmc_one_lane/iserdes_inst/m_count[5]_i_3__3/O
                         net (fo=7, routed)           0.359    13.856    aurora_core[6].aurora_fmc_one_lane/iserdes_inst/su_locked0
    SLICE_X172Y66        FDCE                                         f  aurora_core[6].aurora_fmc_one_lane/iserdes_inst/m_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    25.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    25.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    20.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    22.169    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083    22.252 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.568    23.820    aurora_core[6].aurora_fmc_one_lane/iserdes_inst/clk_out2
    SLICE_X172Y66        FDCE                                         r  aurora_core[6].aurora_fmc_one_lane/iserdes_inst/m_count_reg[4]/C
                         clock pessimism             -0.736    23.084    
                         clock uncertainty           -0.073    23.011    
    SLICE_X172Y66        FDCE (Recov_fdce_C_CLR)     -0.187    22.824    aurora_core[6].aurora_fmc_one_lane/iserdes_inst/m_count_reg[4]
  -------------------------------------------------------------------
                         required time                         22.824    
                         arrival time                         -13.856    
  -------------------------------------------------------------------
                         slack                                  8.968    

Slack (MET) :             8.977ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[6].aurora_fmc_one_lane/iserdes_inst/rst_iserdes_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_2 rise@25.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        16.115ns  (logic 0.345ns (2.141%)  route 15.770ns (97.859%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.180ns = ( 23.820 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    -2.259    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    -2.000 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    -1.573    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    -1.530 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)       14.984    13.454    aurora_core[6].aurora_fmc_one_lane/iserdes_inst/bbstub_locked_0
    SLICE_X173Y67        LUT2 (Prop_lut2_I0_O)        0.043    13.497 f  aurora_core[6].aurora_fmc_one_lane/iserdes_inst/m_count[5]_i_3__3/O
                         net (fo=7, routed)           0.359    13.856    aurora_core[6].aurora_fmc_one_lane/iserdes_inst/su_locked0
    SLICE_X173Y66        FDPE                                         f  aurora_core[6].aurora_fmc_one_lane/iserdes_inst/rst_iserdes_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    25.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    25.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    20.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    22.169    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083    22.252 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.568    23.820    aurora_core[6].aurora_fmc_one_lane/iserdes_inst/clk_out2
    SLICE_X173Y66        FDPE                                         r  aurora_core[6].aurora_fmc_one_lane/iserdes_inst/rst_iserdes_reg/C
                         clock pessimism             -0.736    23.084    
                         clock uncertainty           -0.073    23.011    
    SLICE_X173Y66        FDPE (Recov_fdpe_C_PRE)     -0.178    22.833    aurora_core[6].aurora_fmc_one_lane/iserdes_inst/rst_iserdes_reg
  -------------------------------------------------------------------
                         required time                         22.833    
                         arrival time                         -13.856    
  -------------------------------------------------------------------
                         slack                                  8.977    

Slack (MET) :             9.001ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[6].aurora_fmc_one_lane/iserdes_inst/m_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_2 rise@25.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        16.115ns  (logic 0.345ns (2.141%)  route 15.770ns (97.859%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.180ns = ( 23.820 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    -2.259    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    -2.000 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    -1.573    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    -1.530 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)       14.984    13.454    aurora_core[6].aurora_fmc_one_lane/iserdes_inst/bbstub_locked_0
    SLICE_X173Y67        LUT2 (Prop_lut2_I0_O)        0.043    13.497 f  aurora_core[6].aurora_fmc_one_lane/iserdes_inst/m_count[5]_i_3__3/O
                         net (fo=7, routed)           0.359    13.856    aurora_core[6].aurora_fmc_one_lane/iserdes_inst/su_locked0
    SLICE_X172Y66        FDCE                                         f  aurora_core[6].aurora_fmc_one_lane/iserdes_inst/m_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    25.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    25.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    20.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    22.169    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083    22.252 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.568    23.820    aurora_core[6].aurora_fmc_one_lane/iserdes_inst/clk_out2
    SLICE_X172Y66        FDCE                                         r  aurora_core[6].aurora_fmc_one_lane/iserdes_inst/m_count_reg[3]/C
                         clock pessimism             -0.736    23.084    
                         clock uncertainty           -0.073    23.011    
    SLICE_X172Y66        FDCE (Recov_fdce_C_CLR)     -0.154    22.857    aurora_core[6].aurora_fmc_one_lane/iserdes_inst/m_count_reg[3]
  -------------------------------------------------------------------
                         required time                         22.857    
                         arrival time                         -13.856    
  -------------------------------------------------------------------
                         slack                                  9.001    

Slack (MET) :             9.001ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[6].aurora_fmc_one_lane/iserdes_inst/m_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_2 rise@25.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        16.115ns  (logic 0.345ns (2.141%)  route 15.770ns (97.859%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.180ns = ( 23.820 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    -2.259    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    -2.000 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    -1.573    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    -1.530 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)       14.984    13.454    aurora_core[6].aurora_fmc_one_lane/iserdes_inst/bbstub_locked_0
    SLICE_X173Y67        LUT2 (Prop_lut2_I0_O)        0.043    13.497 f  aurora_core[6].aurora_fmc_one_lane/iserdes_inst/m_count[5]_i_3__3/O
                         net (fo=7, routed)           0.359    13.856    aurora_core[6].aurora_fmc_one_lane/iserdes_inst/su_locked0
    SLICE_X172Y66        FDCE                                         f  aurora_core[6].aurora_fmc_one_lane/iserdes_inst/m_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    25.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    25.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    20.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    22.169    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083    22.252 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.568    23.820    aurora_core[6].aurora_fmc_one_lane/iserdes_inst/clk_out2
    SLICE_X172Y66        FDCE                                         r  aurora_core[6].aurora_fmc_one_lane/iserdes_inst/m_count_reg[5]/C
                         clock pessimism             -0.736    23.084    
                         clock uncertainty           -0.073    23.011    
    SLICE_X172Y66        FDCE (Recov_fdce_C_CLR)     -0.154    22.857    aurora_core[6].aurora_fmc_one_lane/iserdes_inst/m_count_reg[5]
  -------------------------------------------------------------------
                         required time                         22.857    
                         arrival time                         -13.856    
  -------------------------------------------------------------------
                         slack                                  9.001    

Slack (MET) :             9.001ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[6].aurora_fmc_one_lane/iserdes_inst/m_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_2 rise@25.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        16.081ns  (logic 0.345ns (2.145%)  route 15.736ns (97.855%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.181ns = ( 23.819 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    -2.259    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    -2.000 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    -1.573    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    -1.530 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)       14.984    13.454    aurora_core[6].aurora_fmc_one_lane/iserdes_inst/bbstub_locked_0
    SLICE_X173Y67        LUT2 (Prop_lut2_I0_O)        0.043    13.497 f  aurora_core[6].aurora_fmc_one_lane/iserdes_inst/m_count[5]_i_3__3/O
                         net (fo=7, routed)           0.325    13.822    aurora_core[6].aurora_fmc_one_lane/iserdes_inst/su_locked0
    SLICE_X172Y67        FDCE                                         f  aurora_core[6].aurora_fmc_one_lane/iserdes_inst/m_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    25.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    25.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    20.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    22.169    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083    22.252 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.567    23.819    aurora_core[6].aurora_fmc_one_lane/iserdes_inst/clk_out2
    SLICE_X172Y67        FDCE                                         r  aurora_core[6].aurora_fmc_one_lane/iserdes_inst/m_count_reg[2]/C
                         clock pessimism             -0.736    23.083    
                         clock uncertainty           -0.073    23.010    
    SLICE_X172Y67        FDCE (Recov_fdce_C_CLR)     -0.187    22.823    aurora_core[6].aurora_fmc_one_lane/iserdes_inst/m_count_reg[2]
  -------------------------------------------------------------------
                         required time                         22.823    
                         arrival time                         -13.822    
  -------------------------------------------------------------------
                         slack                                  9.001    

Slack (MET) :             9.019ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[7].aurora_fmc_one_lane/iserdes_inst/m_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_2 rise@25.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        16.044ns  (logic 0.345ns (2.150%)  route 15.699ns (97.850%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.175ns = ( 23.825 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    -2.259    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    -2.000 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    -1.573    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    -1.530 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)       14.876    13.346    aurora_core[7].aurora_fmc_one_lane/iserdes_inst/bbstub_locked
    SLICE_X169Y55        LUT2 (Prop_lut2_I0_O)        0.043    13.389 f  aurora_core[7].aurora_fmc_one_lane/iserdes_inst/m_count[5]_i_3__4/O
                         net (fo=7, routed)           0.396    13.785    aurora_core[7].aurora_fmc_one_lane/iserdes_inst/su_locked0
    SLICE_X169Y55        FDCE                                         f  aurora_core[7].aurora_fmc_one_lane/iserdes_inst/m_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    25.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    25.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    20.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    22.169    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083    22.252 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.573    23.825    aurora_core[7].aurora_fmc_one_lane/iserdes_inst/clk_out2
    SLICE_X169Y55        FDCE                                         r  aurora_core[7].aurora_fmc_one_lane/iserdes_inst/m_count_reg[0]/C
                         clock pessimism             -0.736    23.089    
                         clock uncertainty           -0.073    23.016    
    SLICE_X169Y55        FDCE (Recov_fdce_C_CLR)     -0.212    22.804    aurora_core[7].aurora_fmc_one_lane/iserdes_inst/m_count_reg[0]
  -------------------------------------------------------------------
                         required time                         22.804    
                         arrival time                         -13.785    
  -------------------------------------------------------------------
                         slack                                  9.019    

Slack (MET) :             9.019ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[7].aurora_fmc_one_lane/iserdes_inst/m_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_2 rise@25.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        16.044ns  (logic 0.345ns (2.150%)  route 15.699ns (97.850%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.175ns = ( 23.825 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    -2.259    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    -2.000 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    -1.573    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    -1.530 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)       14.876    13.346    aurora_core[7].aurora_fmc_one_lane/iserdes_inst/bbstub_locked
    SLICE_X169Y55        LUT2 (Prop_lut2_I0_O)        0.043    13.389 f  aurora_core[7].aurora_fmc_one_lane/iserdes_inst/m_count[5]_i_3__4/O
                         net (fo=7, routed)           0.396    13.785    aurora_core[7].aurora_fmc_one_lane/iserdes_inst/su_locked0
    SLICE_X169Y55        FDCE                                         f  aurora_core[7].aurora_fmc_one_lane/iserdes_inst/m_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    25.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    25.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    20.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    22.169    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083    22.252 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.573    23.825    aurora_core[7].aurora_fmc_one_lane/iserdes_inst/clk_out2
    SLICE_X169Y55        FDCE                                         r  aurora_core[7].aurora_fmc_one_lane/iserdes_inst/m_count_reg[1]/C
                         clock pessimism             -0.736    23.089    
                         clock uncertainty           -0.073    23.016    
    SLICE_X169Y55        FDCE (Recov_fdce_C_CLR)     -0.212    22.804    aurora_core[7].aurora_fmc_one_lane/iserdes_inst/m_count_reg[1]
  -------------------------------------------------------------------
                         required time                         22.804    
                         arrival time                         -13.785    
  -------------------------------------------------------------------
                         slack                                  9.019    

Slack (MET) :             9.019ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[7].aurora_fmc_one_lane/iserdes_inst/m_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_2 rise@25.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        16.044ns  (logic 0.345ns (2.150%)  route 15.699ns (97.850%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.175ns = ( 23.825 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    -2.259    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    -2.000 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    -1.573    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    -1.530 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)       14.876    13.346    aurora_core[7].aurora_fmc_one_lane/iserdes_inst/bbstub_locked
    SLICE_X169Y55        LUT2 (Prop_lut2_I0_O)        0.043    13.389 f  aurora_core[7].aurora_fmc_one_lane/iserdes_inst/m_count[5]_i_3__4/O
                         net (fo=7, routed)           0.396    13.785    aurora_core[7].aurora_fmc_one_lane/iserdes_inst/su_locked0
    SLICE_X169Y55        FDCE                                         f  aurora_core[7].aurora_fmc_one_lane/iserdes_inst/m_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    25.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    25.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    20.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    22.169    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083    22.252 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.573    23.825    aurora_core[7].aurora_fmc_one_lane/iserdes_inst/clk_out2
    SLICE_X169Y55        FDCE                                         r  aurora_core[7].aurora_fmc_one_lane/iserdes_inst/m_count_reg[2]/C
                         clock pessimism             -0.736    23.089    
                         clock uncertainty           -0.073    23.016    
    SLICE_X169Y55        FDCE (Recov_fdce_C_CLR)     -0.212    22.804    aurora_core[7].aurora_fmc_one_lane/iserdes_inst/m_count_reg[2]
  -------------------------------------------------------------------
                         required time                         22.804    
                         arrival time                         -13.785    
  -------------------------------------------------------------------
                         slack                                  9.019    

Slack (MET) :             9.034ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[6].aurora_fmc_one_lane/iserdes_inst/m_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_2 rise@25.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        16.081ns  (logic 0.345ns (2.145%)  route 15.736ns (97.855%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.181ns = ( 23.819 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    -2.259    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    -2.000 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    -1.573    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    -1.530 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)       14.984    13.454    aurora_core[6].aurora_fmc_one_lane/iserdes_inst/bbstub_locked_0
    SLICE_X173Y67        LUT2 (Prop_lut2_I0_O)        0.043    13.497 f  aurora_core[6].aurora_fmc_one_lane/iserdes_inst/m_count[5]_i_3__3/O
                         net (fo=7, routed)           0.325    13.822    aurora_core[6].aurora_fmc_one_lane/iserdes_inst/su_locked0
    SLICE_X172Y67        FDCE                                         f  aurora_core[6].aurora_fmc_one_lane/iserdes_inst/m_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    25.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    25.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    20.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    22.169    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083    22.252 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.567    23.819    aurora_core[6].aurora_fmc_one_lane/iserdes_inst/clk_out2
    SLICE_X172Y67        FDCE                                         r  aurora_core[6].aurora_fmc_one_lane/iserdes_inst/m_count_reg[0]/C
                         clock pessimism             -0.736    23.083    
                         clock uncertainty           -0.073    23.010    
    SLICE_X172Y67        FDCE (Recov_fdce_C_CLR)     -0.154    22.856    aurora_core[6].aurora_fmc_one_lane/iserdes_inst/m_count_reg[0]
  -------------------------------------------------------------------
                         required time                         22.856    
                         arrival time                         -13.822    
  -------------------------------------------------------------------
                         slack                                  9.034    

Slack (MET) :             9.034ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[6].aurora_fmc_one_lane/iserdes_inst/m_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_2 rise@25.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        16.081ns  (logic 0.345ns (2.145%)  route 15.736ns (97.855%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.181ns = ( 23.819 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    -2.259    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    -2.000 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    -1.573    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    -1.530 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)       14.984    13.454    aurora_core[6].aurora_fmc_one_lane/iserdes_inst/bbstub_locked_0
    SLICE_X173Y67        LUT2 (Prop_lut2_I0_O)        0.043    13.497 f  aurora_core[6].aurora_fmc_one_lane/iserdes_inst/m_count[5]_i_3__3/O
                         net (fo=7, routed)           0.325    13.822    aurora_core[6].aurora_fmc_one_lane/iserdes_inst/su_locked0
    SLICE_X172Y67        FDCE                                         f  aurora_core[6].aurora_fmc_one_lane/iserdes_inst/m_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     25.000    25.000 r  
    E19                                               0.000    25.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    25.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    25.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    20.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    22.169    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083    22.252 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.567    23.819    aurora_core[6].aurora_fmc_one_lane/iserdes_inst/clk_out2
    SLICE_X172Y67        FDCE                                         r  aurora_core[6].aurora_fmc_one_lane/iserdes_inst/m_count_reg[1]/C
                         clock pessimism             -0.736    23.083    
                         clock uncertainty           -0.073    23.010    
    SLICE_X172Y67        FDCE (Recov_fdce_C_CLR)     -0.154    22.856    aurora_core[6].aurora_fmc_one_lane/iserdes_inst/m_count_reg[1]
  -------------------------------------------------------------------
                         required time                         22.856    
                         arrival time                         -13.822    
  -------------------------------------------------------------------
                         slack                                  9.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.850%)  route 0.105ns (51.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.530    -0.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X83Y227        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y227        FDPE (Prop_fdpe_C_Q)         0.100    -0.495 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.105    -0.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X83Y228        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.734    -0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X83Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.050    -0.582    
    SLICE_X83Y228        FDCE (Remov_fdce_C_CLR)     -0.069    -0.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.850%)  route 0.105ns (51.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.530    -0.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X83Y227        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y227        FDPE (Prop_fdpe_C_Q)         0.100    -0.495 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.105    -0.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X83Y228        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.734    -0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X83Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.050    -0.582    
    SLICE_X83Y228        FDCE (Remov_fdce_C_CLR)     -0.069    -0.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.354%)  route 0.107ns (51.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.530    -0.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X83Y227        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y227        FDPE (Prop_fdpe_C_Q)         0.100    -0.495 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.107    -0.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X82Y228        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.734    -0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X82Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.050    -0.582    
    SLICE_X82Y228        FDCE (Remov_fdce_C_CLR)     -0.069    -0.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.354%)  route 0.107ns (51.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.530    -0.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X83Y227        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y227        FDPE (Prop_fdpe_C_Q)         0.100    -0.495 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.107    -0.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X82Y228        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.734    -0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X82Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.050    -0.582    
    SLICE_X82Y228        FDCE (Remov_fdce_C_CLR)     -0.069    -0.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.354%)  route 0.107ns (51.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.530    -0.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X83Y227        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y227        FDPE (Prop_fdpe_C_Q)         0.100    -0.495 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.107    -0.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X82Y228        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.734    -0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X82Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.050    -0.582    
    SLICE_X82Y228        FDCE (Remov_fdce_C_CLR)     -0.069    -0.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.354%)  route 0.107ns (51.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.530    -0.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X83Y227        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y227        FDPE (Prop_fdpe_C_Q)         0.100    -0.495 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.107    -0.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X82Y228        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.734    -0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X82Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.050    -0.582    
    SLICE_X82Y228        FDCE (Remov_fdce_C_CLR)     -0.069    -0.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.354%)  route 0.107ns (51.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.530    -0.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X83Y227        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y227        FDPE (Prop_fdpe_C_Q)         0.100    -0.495 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.107    -0.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X82Y228        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.734    -0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X82Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.050    -0.582    
    SLICE_X82Y228        FDCE (Remov_fdce_C_CLR)     -0.069    -0.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.850%)  route 0.105ns (51.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.530    -0.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X83Y227        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y227        FDPE (Prop_fdpe_C_Q)         0.100    -0.495 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.105    -0.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X83Y228        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.734    -0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X83Y228        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.050    -0.582    
    SLICE_X83Y228        FDPE (Remov_fdpe_C_PRE)     -0.072    -0.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.288%)  route 0.148ns (59.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.529    -0.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X91Y227        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y227        FDCE (Prop_fdce_C_Q)         0.100    -0.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.148    -0.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X93Y227        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.731    -0.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X93Y227        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.068    -0.567    
    SLICE_X93Y227        FDCE (Remov_fdce_C_CLR)     -0.069    -0.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.361%)  route 0.148ns (59.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.631ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.530    -0.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X83Y227        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y227        FDPE (Prop_fdpe_C_Q)         0.100    -0.495 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.148    -0.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X81Y229        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.735    -0.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X81Y229        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.050    -0.581    
    SLICE_X81Y229        FDCE (Remov_fdce_C_CLR)     -0.069    -0.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.303    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_2
  To Clock:  clk_out5_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        1.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.673ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[7].aurora_fmc_one_lane/lcd_debug/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_2 rise@80.000ns - clk_out2_clk_wiz_2 rise@75.000ns)
  Data Path Delay:        2.659ns  (logic 0.302ns (11.359%)  route 2.357ns (88.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.646ns = ( 78.354 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.259ns = ( 72.741 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     75.000    75.000 r  
    E19                                               0.000    75.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    75.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    75.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    77.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    69.726 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    71.423    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    71.516 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    72.741    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    73.000 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    73.427    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    73.470 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        1.930    75.399    aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0
    SLICE_X97Y169        FDCE                                         f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     80.000    80.000 r  
    E19                                               0.000    80.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    80.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    80.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    81.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    75.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    77.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    77.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.102    78.354    aurora_core[7].aurora_fmc_one_lane/lcd_debug/clk_out5
    SLICE_X97Y169        FDCE                                         r  aurora_core[7].aurora_fmc_one_lane/lcd_debug/count_reg[1]/C
                         clock pessimism             -0.877    77.477    
                         clock uncertainty           -0.193    77.284    
    SLICE_X97Y169        FDCE (Recov_fdce_C_CLR)     -0.212    77.072    aurora_core[7].aurora_fmc_one_lane/lcd_debug/count_reg[1]
  -------------------------------------------------------------------
                         required time                         77.072    
                         arrival time                         -75.399    
  -------------------------------------------------------------------
                         slack                                  1.673    

Slack (MET) :             1.673ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[7].aurora_fmc_one_lane/lcd_debug/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_2 rise@80.000ns - clk_out2_clk_wiz_2 rise@75.000ns)
  Data Path Delay:        2.659ns  (logic 0.302ns (11.359%)  route 2.357ns (88.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.646ns = ( 78.354 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.259ns = ( 72.741 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     75.000    75.000 r  
    E19                                               0.000    75.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    75.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    75.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    77.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    69.726 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    71.423    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    71.516 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    72.741    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    73.000 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    73.427    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    73.470 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        1.930    75.399    aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0
    SLICE_X97Y169        FDCE                                         f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     80.000    80.000 r  
    E19                                               0.000    80.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    80.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    80.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    81.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    75.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    77.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    77.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.102    78.354    aurora_core[7].aurora_fmc_one_lane/lcd_debug/clk_out5
    SLICE_X97Y169        FDCE                                         r  aurora_core[7].aurora_fmc_one_lane/lcd_debug/count_reg[4]/C
                         clock pessimism             -0.877    77.477    
                         clock uncertainty           -0.193    77.284    
    SLICE_X97Y169        FDCE (Recov_fdce_C_CLR)     -0.212    77.072    aurora_core[7].aurora_fmc_one_lane/lcd_debug/count_reg[4]
  -------------------------------------------------------------------
                         required time                         77.072    
                         arrival time                         -75.399    
  -------------------------------------------------------------------
                         slack                                  1.673    

Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[7].aurora_fmc_one_lane/lcd_debug/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_2 rise@80.000ns - clk_out2_clk_wiz_2 rise@75.000ns)
  Data Path Delay:        2.584ns  (logic 0.302ns (11.686%)  route 2.282ns (88.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.647ns = ( 78.353 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.259ns = ( 72.741 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     75.000    75.000 r  
    E19                                               0.000    75.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    75.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    75.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    77.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    69.726 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    71.423    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    71.516 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    72.741    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    73.000 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    73.427    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    73.470 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        1.855    75.325    aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0
    SLICE_X97Y170        FDCE                                         f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     80.000    80.000 r  
    E19                                               0.000    80.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    80.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    80.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    81.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    75.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    77.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    77.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.101    78.353    aurora_core[7].aurora_fmc_one_lane/lcd_debug/clk_out5
    SLICE_X97Y170        FDCE                                         r  aurora_core[7].aurora_fmc_one_lane/lcd_debug/count_reg[5]/C
                         clock pessimism             -0.877    77.476    
                         clock uncertainty           -0.193    77.283    
    SLICE_X97Y170        FDCE (Recov_fdce_C_CLR)     -0.212    77.071    aurora_core[7].aurora_fmc_one_lane/lcd_debug/count_reg[5]
  -------------------------------------------------------------------
                         required time                         77.071    
                         arrival time                         -75.325    
  -------------------------------------------------------------------
                         slack                                  1.746    

Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[7].aurora_fmc_one_lane/lcd_debug/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_2 rise@80.000ns - clk_out2_clk_wiz_2 rise@75.000ns)
  Data Path Delay:        2.584ns  (logic 0.302ns (11.686%)  route 2.282ns (88.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.647ns = ( 78.353 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.259ns = ( 72.741 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     75.000    75.000 r  
    E19                                               0.000    75.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    75.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    75.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    77.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    69.726 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    71.423    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    71.516 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    72.741    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    73.000 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    73.427    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    73.470 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        1.855    75.325    aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0
    SLICE_X97Y170        FDCE                                         f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     80.000    80.000 r  
    E19                                               0.000    80.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    80.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    80.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    81.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    75.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    77.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    77.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.101    78.353    aurora_core[7].aurora_fmc_one_lane/lcd_debug/clk_out5
    SLICE_X97Y170        FDCE                                         r  aurora_core[7].aurora_fmc_one_lane/lcd_debug/count_reg[7]/C
                         clock pessimism             -0.877    77.476    
                         clock uncertainty           -0.193    77.283    
    SLICE_X97Y170        FDCE (Recov_fdce_C_CLR)     -0.212    77.071    aurora_core[7].aurora_fmc_one_lane/lcd_debug/count_reg[7]
  -------------------------------------------------------------------
                         required time                         77.071    
                         arrival time                         -75.325    
  -------------------------------------------------------------------
                         slack                                  1.746    

Slack (MET) :             1.768ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[7].aurora_fmc_one_lane/lcd_debug/count_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_2 rise@80.000ns - clk_out2_clk_wiz_2 rise@75.000ns)
  Data Path Delay:        2.561ns  (logic 0.302ns (11.793%)  route 2.259ns (88.207%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 78.351 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.259ns = ( 72.741 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     75.000    75.000 r  
    E19                                               0.000    75.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    75.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    75.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    77.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    69.726 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    71.423    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    71.516 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    72.741    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    73.000 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    73.427    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    73.470 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        1.832    75.302    aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0
    SLICE_X97Y171        FDCE                                         f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     80.000    80.000 r  
    E19                                               0.000    80.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    80.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    80.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    81.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    75.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    77.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    77.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.099    78.351    aurora_core[7].aurora_fmc_one_lane/lcd_debug/clk_out5
    SLICE_X97Y171        FDCE                                         r  aurora_core[7].aurora_fmc_one_lane/lcd_debug/count_reg[12]/C
                         clock pessimism             -0.877    77.474    
                         clock uncertainty           -0.193    77.281    
    SLICE_X97Y171        FDCE (Recov_fdce_C_CLR)     -0.212    77.069    aurora_core[7].aurora_fmc_one_lane/lcd_debug/count_reg[12]
  -------------------------------------------------------------------
                         required time                         77.069    
                         arrival time                         -75.302    
  -------------------------------------------------------------------
                         slack                                  1.768    

Slack (MET) :             1.768ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[7].aurora_fmc_one_lane/lcd_debug/count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_2 rise@80.000ns - clk_out2_clk_wiz_2 rise@75.000ns)
  Data Path Delay:        2.561ns  (logic 0.302ns (11.793%)  route 2.259ns (88.207%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 78.351 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.259ns = ( 72.741 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     75.000    75.000 r  
    E19                                               0.000    75.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    75.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    75.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    77.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    69.726 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    71.423    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    71.516 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    72.741    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    73.000 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    73.427    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    73.470 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        1.832    75.302    aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0
    SLICE_X97Y171        FDCE                                         f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     80.000    80.000 r  
    E19                                               0.000    80.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    80.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    80.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    81.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    75.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    77.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    77.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.099    78.351    aurora_core[7].aurora_fmc_one_lane/lcd_debug/clk_out5
    SLICE_X97Y171        FDCE                                         r  aurora_core[7].aurora_fmc_one_lane/lcd_debug/count_reg[9]/C
                         clock pessimism             -0.877    77.474    
                         clock uncertainty           -0.193    77.281    
    SLICE_X97Y171        FDCE (Recov_fdce_C_CLR)     -0.212    77.069    aurora_core[7].aurora_fmc_one_lane/lcd_debug/count_reg[9]
  -------------------------------------------------------------------
                         required time                         77.069    
                         arrival time                         -75.302    
  -------------------------------------------------------------------
                         slack                                  1.768    

Slack (MET) :             1.777ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_2 rise@80.000ns - clk_out2_clk_wiz_2 rise@75.000ns)
  Data Path Delay:        2.570ns  (logic 0.302ns (11.749%)  route 2.268ns (88.251%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 78.345 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.259ns = ( 72.741 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     75.000    75.000 r  
    E19                                               0.000    75.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    75.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    75.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    77.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    69.726 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    71.423    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    71.516 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    72.741    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    73.000 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    73.427    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    73.470 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        1.841    75.311    aurora_core[2].aurora_fmc_one_lane/lcd_debug/rst
    SLICE_X110Y191       FDCE                                         f  aurora_core[2].aurora_fmc_one_lane/lcd_debug/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     80.000    80.000 r  
    E19                                               0.000    80.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    80.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    80.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    81.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    75.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    77.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    77.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.093    78.345    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X110Y191       FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/cnt_reg[5]/C
                         clock pessimism             -0.877    77.468    
                         clock uncertainty           -0.193    77.275    
    SLICE_X110Y191       FDCE (Recov_fdce_C_CLR)     -0.187    77.088    aurora_core[2].aurora_fmc_one_lane/lcd_debug/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         77.088    
                         arrival time                         -75.311    
  -------------------------------------------------------------------
                         slack                                  1.777    

Slack (MET) :             1.777ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_2 rise@80.000ns - clk_out2_clk_wiz_2 rise@75.000ns)
  Data Path Delay:        2.570ns  (logic 0.302ns (11.749%)  route 2.268ns (88.251%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 78.345 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.259ns = ( 72.741 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     75.000    75.000 r  
    E19                                               0.000    75.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    75.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    75.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    77.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    69.726 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    71.423    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    71.516 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    72.741    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    73.000 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    73.427    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    73.470 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        1.841    75.311    aurora_core[2].aurora_fmc_one_lane/lcd_debug/rst
    SLICE_X110Y191       FDCE                                         f  aurora_core[2].aurora_fmc_one_lane/lcd_debug/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     80.000    80.000 r  
    E19                                               0.000    80.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    80.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    80.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    81.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    75.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    77.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    77.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.093    78.345    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X110Y191       FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/cnt_reg[6]/C
                         clock pessimism             -0.877    77.468    
                         clock uncertainty           -0.193    77.275    
    SLICE_X110Y191       FDCE (Recov_fdce_C_CLR)     -0.187    77.088    aurora_core[2].aurora_fmc_one_lane/lcd_debug/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         77.088    
                         arrival time                         -75.311    
  -------------------------------------------------------------------
                         slack                                  1.777    

Slack (MET) :             1.777ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[2].aurora_fmc_one_lane/lcd_debug/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_2 rise@80.000ns - clk_out2_clk_wiz_2 rise@75.000ns)
  Data Path Delay:        2.570ns  (logic 0.302ns (11.749%)  route 2.268ns (88.251%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 78.345 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.259ns = ( 72.741 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     75.000    75.000 r  
    E19                                               0.000    75.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    75.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    75.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    77.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    69.726 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    71.423    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    71.516 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    72.741    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    73.000 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    73.427    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    73.470 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        1.841    75.311    aurora_core[2].aurora_fmc_one_lane/lcd_debug/rst
    SLICE_X110Y191       FDCE                                         f  aurora_core[2].aurora_fmc_one_lane/lcd_debug/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     80.000    80.000 r  
    E19                                               0.000    80.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    80.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    80.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    81.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    75.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    77.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    77.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.093    78.345    aurora_core[2].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X110Y191       FDCE                                         r  aurora_core[2].aurora_fmc_one_lane/lcd_debug/cnt_reg[7]/C
                         clock pessimism             -0.877    77.468    
                         clock uncertainty           -0.193    77.275    
    SLICE_X110Y191       FDCE (Recov_fdce_C_CLR)     -0.187    77.088    aurora_core[2].aurora_fmc_one_lane/lcd_debug/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         77.088    
                         arrival time                         -75.311    
  -------------------------------------------------------------------
                         slack                                  1.777    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[7].aurora_fmc_one_lane/lcd_debug/count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_2 rise@80.000ns - clk_out2_clk_wiz_2 rise@75.000ns)
  Data Path Delay:        2.544ns  (logic 0.302ns (11.869%)  route 2.242ns (88.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.647ns = ( 78.353 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.259ns = ( 72.741 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     75.000    75.000 r  
    E19                                               0.000    75.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    75.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    75.954 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    77.035    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    69.726 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    71.423    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    71.516 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        1.225    72.741    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.259    73.000 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.427    73.427    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.043    73.470 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        1.815    75.285    aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0
    SLICE_X95Y170        FDCE                                         f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                     80.000    80.000 r  
    E19                                               0.000    80.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000    80.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    80.851 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    81.837    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234    75.603 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566    77.169    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    77.252 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         1.101    78.353    aurora_core[7].aurora_fmc_one_lane/lcd_debug/clk_out5
    SLICE_X95Y170        FDCE                                         r  aurora_core[7].aurora_fmc_one_lane/lcd_debug/count_reg[8]/C
                         clock pessimism             -0.877    77.476    
                         clock uncertainty           -0.193    77.283    
    SLICE_X95Y170        FDCE (Recov_fdce_C_CLR)     -0.212    77.071    aurora_core[7].aurora_fmc_one_lane/lcd_debug/count_reg[8]
  -------------------------------------------------------------------
                         required time                         77.071    
                         arrival time                         -75.285    
  -------------------------------------------------------------------
                         slack                                  1.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit3_reg[0]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.146ns (22.494%)  route 0.503ns (77.506%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.535    -0.590    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.118    -0.472 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.217    -0.255    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.028    -0.227 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        0.286     0.059    aurora_core[5].aurora_fmc_one_lane/lcd_debug/rst
    SLICE_X89Y231        FDCE                                         f  aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.736    -0.630    aurora_core[5].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X89Y231        FDCE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit3_reg[0]/C
                         clock pessimism              0.310    -0.320    
                         clock uncertainty            0.193    -0.127    
    SLICE_X89Y231        FDCE (Remov_fdce_C_CLR)     -0.069    -0.196    aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit3_reg[1]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.146ns (22.494%)  route 0.503ns (77.506%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.535    -0.590    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.118    -0.472 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.217    -0.255    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.028    -0.227 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        0.286     0.059    aurora_core[5].aurora_fmc_one_lane/lcd_debug/rst
    SLICE_X89Y231        FDCE                                         f  aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.736    -0.630    aurora_core[5].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X89Y231        FDCE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit3_reg[1]/C
                         clock pessimism              0.310    -0.320    
                         clock uncertainty            0.193    -0.127    
    SLICE_X89Y231        FDCE (Remov_fdce_C_CLR)     -0.069    -0.196    aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit3_reg[2]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.146ns (22.494%)  route 0.503ns (77.506%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.535    -0.590    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.118    -0.472 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.217    -0.255    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.028    -0.227 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        0.286     0.059    aurora_core[5].aurora_fmc_one_lane/lcd_debug/rst
    SLICE_X89Y231        FDCE                                         f  aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.736    -0.630    aurora_core[5].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X89Y231        FDCE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit3_reg[2]/C
                         clock pessimism              0.310    -0.320    
                         clock uncertainty            0.193    -0.127    
    SLICE_X89Y231        FDCE (Remov_fdce_C_CLR)     -0.069    -0.196    aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit3_reg[3]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.146ns (22.494%)  route 0.503ns (77.506%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.535    -0.590    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.118    -0.472 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.217    -0.255    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.028    -0.227 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        0.286     0.059    aurora_core[5].aurora_fmc_one_lane/lcd_debug/rst
    SLICE_X89Y231        FDCE                                         f  aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.736    -0.630    aurora_core[5].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X89Y231        FDCE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit3_reg[3]/C
                         clock pessimism              0.310    -0.320    
                         clock uncertainty            0.193    -0.127    
    SLICE_X89Y231        FDCE (Remov_fdce_C_CLR)     -0.069    -0.196    aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[5].aurora_fmc_one_lane/lcd_debug/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.146ns (21.326%)  route 0.539ns (78.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.625ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.535    -0.590    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.118    -0.472 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.217    -0.255    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.028    -0.227 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        0.322     0.095    aurora_core[5].aurora_fmc_one_lane/lcd_debug/rst
    SLICE_X80Y235        FDCE                                         f  aurora_core[5].aurora_fmc_one_lane/lcd_debug/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.741    -0.625    aurora_core[5].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X80Y235        FDCE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/cnt_reg[0]/C
                         clock pessimism              0.310    -0.315    
                         clock uncertainty            0.193    -0.122    
    SLICE_X80Y235        FDCE (Remov_fdce_C_CLR)     -0.069    -0.191    aurora_core[5].aurora_fmc_one_lane/lcd_debug/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[5].aurora_fmc_one_lane/lcd_debug/cnt_reg[22]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.146ns (21.326%)  route 0.539ns (78.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.625ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.535    -0.590    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.118    -0.472 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.217    -0.255    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.028    -0.227 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        0.322     0.095    aurora_core[5].aurora_fmc_one_lane/lcd_debug/rst
    SLICE_X80Y235        FDCE                                         f  aurora_core[5].aurora_fmc_one_lane/lcd_debug/cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.741    -0.625    aurora_core[5].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X80Y235        FDCE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/cnt_reg[22]/C
                         clock pessimism              0.310    -0.315    
                         clock uncertainty            0.193    -0.122    
    SLICE_X80Y235        FDCE (Remov_fdce_C_CLR)     -0.069    -0.191    aurora_core[5].aurora_fmc_one_lane/lcd_debug/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[5].aurora_fmc_one_lane/lcd_debug/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.146ns (21.326%)  route 0.539ns (78.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.625ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.535    -0.590    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.118    -0.472 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.217    -0.255    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.028    -0.227 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        0.322     0.095    aurora_core[5].aurora_fmc_one_lane/lcd_debug/rst
    SLICE_X80Y235        FDCE                                         f  aurora_core[5].aurora_fmc_one_lane/lcd_debug/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.741    -0.625    aurora_core[5].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X80Y235        FDCE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/cnt_reg[4]/C
                         clock pessimism              0.310    -0.315    
                         clock uncertainty            0.193    -0.122    
    SLICE_X80Y235        FDCE (Remov_fdce_C_CLR)     -0.069    -0.191    aurora_core[5].aurora_fmc_one_lane/lcd_debug/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[5].aurora_fmc_one_lane/lcd_debug/cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.146ns (21.326%)  route 0.539ns (78.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.625ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.535    -0.590    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.118    -0.472 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.217    -0.255    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.028    -0.227 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        0.322     0.095    aurora_core[5].aurora_fmc_one_lane/lcd_debug/rst
    SLICE_X80Y235        FDCE                                         f  aurora_core[5].aurora_fmc_one_lane/lcd_debug/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.741    -0.625    aurora_core[5].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X80Y235        FDCE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/cnt_reg[6]/C
                         clock pessimism              0.310    -0.315    
                         clock uncertainty            0.193    -0.122    
    SLICE_X80Y235        FDCE (Remov_fdce_C_CLR)     -0.069    -0.191    aurora_core[5].aurora_fmc_one_lane/lcd_debug/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit0_r_reg[2]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.146ns (20.920%)  route 0.552ns (79.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.628ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.535    -0.590    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.118    -0.472 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.217    -0.255    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.028    -0.227 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        0.335     0.108    aurora_core[5].aurora_fmc_one_lane/lcd_debug/rst
    SLICE_X89Y233        FDCE                                         f  aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit0_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.738    -0.628    aurora_core[5].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X89Y233        FDCE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit0_r_reg[2]/C
                         clock pessimism              0.310    -0.318    
                         clock uncertainty            0.193    -0.125    
    SLICE_X89Y233        FDCE (Remov_fdce_C_CLR)     -0.069    -0.194    aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit0_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.146ns (20.910%)  route 0.552ns (79.090%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  pll_mid/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    pll_mid/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  pll_mid/inst/clkout2_buf/O
                         net (fo=7531, routed)        0.535    -0.590    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X74Y231        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y231        FDRE (Prop_fdre_C_Q)         0.118    -0.472 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.217    -0.255    aurora_core[7].aurora_fmc_one_lane/lcd_debug/out
    SLICE_X74Y231        LUT2 (Prop_lut2_I0_O)        0.028    -0.227 f  aurora_core[7].aurora_fmc_one_lane/lcd_debug/piso0_1280_i_1/O
                         net (fo=2780, routed)        0.335     0.108    aurora_core[5].aurora_fmc_one_lane/lcd_debug/rst
    SLICE_X85Y232        FDCE                                         f  aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sysclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    pll_mid/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  pll_mid/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    pll_mid/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301    -2.230 r  pll_mid/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834    -1.396    pll_mid/inst/clk_out5_clk_wiz_2
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  pll_mid/inst/clkout5_buf/O
                         net (fo=578, routed)         0.737    -0.629    aurora_core[5].aurora_fmc_one_lane/lcd_debug/clk50
    SLICE_X85Y232        FDCE                                         r  aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit1_reg[0]/C
                         clock pessimism              0.310    -0.319    
                         clock uncertainty            0.193    -0.126    
    SLICE_X85Y232        FDCE (Remov_fdce_C_CLR)     -0.069    -0.195    aurora_core[5].aurora_fmc_one_lane/lcd_debug/digit1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.304    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.697ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.011ns  (logic 0.388ns (19.291%)  route 1.623ns (80.709%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 37.629 - 33.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.228     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y237        FDRE (Prop_fdre_C_Q)         0.259     5.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.553     6.232    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X94Y237        LUT6 (Prop_lut6_I2_O)        0.043     6.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.417     6.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X91Y236        LUT4 (Prop_lut4_I0_O)        0.043     6.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.440     7.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X91Y235        LUT1 (Prop_lut1_I0_O)        0.043     7.219 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.213     7.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X88Y235        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.091    37.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X88Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.748    38.377    
                         clock uncertainty           -0.035    38.341    
    SLICE_X88Y235        FDCE (Recov_fdce_C_CLR)     -0.212    38.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         38.129    
                         arrival time                          -7.432    
  -------------------------------------------------------------------
                         slack                                 30.697    

Slack (MET) :             30.697ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.011ns  (logic 0.388ns (19.291%)  route 1.623ns (80.709%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 37.629 - 33.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.228     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y237        FDRE (Prop_fdre_C_Q)         0.259     5.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.553     6.232    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X94Y237        LUT6 (Prop_lut6_I2_O)        0.043     6.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.417     6.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X91Y236        LUT4 (Prop_lut4_I0_O)        0.043     6.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.440     7.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X91Y235        LUT1 (Prop_lut1_I0_O)        0.043     7.219 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.213     7.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X88Y235        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.091    37.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X88Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.748    38.377    
                         clock uncertainty           -0.035    38.341    
    SLICE_X88Y235        FDCE (Recov_fdce_C_CLR)     -0.212    38.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         38.129    
                         arrival time                          -7.432    
  -------------------------------------------------------------------
                         slack                                 30.697    

Slack (MET) :             30.697ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.011ns  (logic 0.388ns (19.291%)  route 1.623ns (80.709%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 37.629 - 33.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.228     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y237        FDRE (Prop_fdre_C_Q)         0.259     5.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.553     6.232    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X94Y237        LUT6 (Prop_lut6_I2_O)        0.043     6.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.417     6.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X91Y236        LUT4 (Prop_lut4_I0_O)        0.043     6.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.440     7.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X91Y235        LUT1 (Prop_lut1_I0_O)        0.043     7.219 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.213     7.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X88Y235        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.091    37.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X88Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.748    38.377    
                         clock uncertainty           -0.035    38.341    
    SLICE_X88Y235        FDCE (Recov_fdce_C_CLR)     -0.212    38.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         38.129    
                         arrival time                          -7.432    
  -------------------------------------------------------------------
                         slack                                 30.697    

Slack (MET) :             30.697ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.011ns  (logic 0.388ns (19.291%)  route 1.623ns (80.709%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 37.629 - 33.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.228     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y237        FDRE (Prop_fdre_C_Q)         0.259     5.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.553     6.232    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X94Y237        LUT6 (Prop_lut6_I2_O)        0.043     6.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.417     6.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X91Y236        LUT4 (Prop_lut4_I0_O)        0.043     6.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.440     7.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X91Y235        LUT1 (Prop_lut1_I0_O)        0.043     7.219 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.213     7.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X88Y235        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.091    37.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X88Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.748    38.377    
                         clock uncertainty           -0.035    38.341    
    SLICE_X88Y235        FDCE (Recov_fdce_C_CLR)     -0.212    38.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         38.129    
                         arrival time                          -7.432    
  -------------------------------------------------------------------
                         slack                                 30.697    

Slack (MET) :             30.699ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.388ns (19.312%)  route 1.621ns (80.689%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 37.629 - 33.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.228     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y237        FDRE (Prop_fdre_C_Q)         0.259     5.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.553     6.232    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X94Y237        LUT6 (Prop_lut6_I2_O)        0.043     6.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.417     6.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X91Y236        LUT4 (Prop_lut4_I0_O)        0.043     6.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.440     7.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X91Y235        LUT1 (Prop_lut1_I0_O)        0.043     7.219 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.211     7.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y235        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.091    37.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.748    38.377    
                         clock uncertainty           -0.035    38.341    
    SLICE_X89Y235        FDCE (Recov_fdce_C_CLR)     -0.212    38.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         38.129    
                         arrival time                          -7.430    
  -------------------------------------------------------------------
                         slack                                 30.699    

Slack (MET) :             30.699ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.388ns (19.312%)  route 1.621ns (80.689%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 37.629 - 33.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.228     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y237        FDRE (Prop_fdre_C_Q)         0.259     5.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.553     6.232    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X94Y237        LUT6 (Prop_lut6_I2_O)        0.043     6.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.417     6.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X91Y236        LUT4 (Prop_lut4_I0_O)        0.043     6.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.440     7.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X91Y235        LUT1 (Prop_lut1_I0_O)        0.043     7.219 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.211     7.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y235        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.091    37.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.748    38.377    
                         clock uncertainty           -0.035    38.341    
    SLICE_X89Y235        FDCE (Recov_fdce_C_CLR)     -0.212    38.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         38.129    
                         arrival time                          -7.430    
  -------------------------------------------------------------------
                         slack                                 30.699    

Slack (MET) :             30.699ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.388ns (19.312%)  route 1.621ns (80.689%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 37.629 - 33.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.228     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y237        FDRE (Prop_fdre_C_Q)         0.259     5.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.553     6.232    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X94Y237        LUT6 (Prop_lut6_I2_O)        0.043     6.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.417     6.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X91Y236        LUT4 (Prop_lut4_I0_O)        0.043     6.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.440     7.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X91Y235        LUT1 (Prop_lut1_I0_O)        0.043     7.219 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.211     7.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y235        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.091    37.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.748    38.377    
                         clock uncertainty           -0.035    38.341    
    SLICE_X89Y235        FDCE (Recov_fdce_C_CLR)     -0.212    38.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         38.129    
                         arrival time                          -7.430    
  -------------------------------------------------------------------
                         slack                                 30.699    

Slack (MET) :             30.699ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.388ns (19.312%)  route 1.621ns (80.689%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 37.629 - 33.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.228     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y237        FDRE (Prop_fdre_C_Q)         0.259     5.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.553     6.232    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X94Y237        LUT6 (Prop_lut6_I2_O)        0.043     6.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.417     6.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X91Y236        LUT4 (Prop_lut4_I0_O)        0.043     6.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.440     7.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X91Y235        LUT1 (Prop_lut1_I0_O)        0.043     7.219 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.211     7.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y235        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.091    37.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.748    38.377    
                         clock uncertainty           -0.035    38.341    
    SLICE_X89Y235        FDCE (Recov_fdce_C_CLR)     -0.212    38.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         38.129    
                         arrival time                          -7.430    
  -------------------------------------------------------------------
                         slack                                 30.699    

Slack (MET) :             30.699ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.388ns (19.312%)  route 1.621ns (80.689%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 37.629 - 33.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.228     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y237        FDRE (Prop_fdre_C_Q)         0.259     5.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.553     6.232    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X94Y237        LUT6 (Prop_lut6_I2_O)        0.043     6.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.417     6.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X91Y236        LUT4 (Prop_lut4_I0_O)        0.043     6.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.440     7.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X91Y235        LUT1 (Prop_lut1_I0_O)        0.043     7.219 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.211     7.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y235        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.091    37.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.748    38.377    
                         clock uncertainty           -0.035    38.341    
    SLICE_X89Y235        FDCE (Recov_fdce_C_CLR)     -0.212    38.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         38.129    
                         arrival time                          -7.430    
  -------------------------------------------------------------------
                         slack                                 30.699    

Slack (MET) :             30.699ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.388ns (19.312%)  route 1.621ns (80.689%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 37.629 - 33.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.228     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y237        FDRE (Prop_fdre_C_Q)         0.259     5.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.553     6.232    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X94Y237        LUT6 (Prop_lut6_I2_O)        0.043     6.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.417     6.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X91Y236        LUT4 (Prop_lut4_I0_O)        0.043     6.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.440     7.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X91Y235        LUT1 (Prop_lut1_I0_O)        0.043     7.219 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.211     7.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y235        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.091    37.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.748    38.377    
                         clock uncertainty           -0.035    38.341    
    SLICE_X89Y235        FDCE (Recov_fdce_C_CLR)     -0.212    38.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         38.129    
                         arrival time                          -7.430    
  -------------------------------------------------------------------
                         slack                                 30.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (50.979%)  route 0.096ns (49.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.529     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X91Y225        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y225        FDPE (Prop_fdpe_C_Q)         0.100     2.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.096     2.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X88Y225        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.731     3.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X88Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.583     2.763    
    SLICE_X88Y225        FDCE (Remov_fdce_C_CLR)     -0.069     2.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.694    
                         arrival time                           2.948    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (50.979%)  route 0.096ns (49.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.529     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X91Y225        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y225        FDPE (Prop_fdpe_C_Q)         0.100     2.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.096     2.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X88Y225        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.731     3.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X88Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.583     2.763    
    SLICE_X88Y225        FDCE (Remov_fdce_C_CLR)     -0.069     2.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.694    
                         arrival time                           2.948    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.905%)  route 0.104ns (51.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.529     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X91Y225        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y225        FDPE (Prop_fdpe_C_Q)         0.100     2.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.104     2.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X91Y226        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.732     3.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X91Y226        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.583     2.764    
    SLICE_X91Y226        FDPE (Remov_fdpe_C_PRE)     -0.072     2.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.692    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.905%)  route 0.104ns (51.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.529     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X91Y225        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y225        FDPE (Prop_fdpe_C_Q)         0.100     2.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.104     2.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X91Y226        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.732     3.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X91Y226        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.583     2.764    
    SLICE_X91Y226        FDPE (Remov_fdpe_C_PRE)     -0.072     2.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.692    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.091ns (49.639%)  route 0.092ns (50.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.356ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.537     2.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X83Y232        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y232        FDPE (Prop_fdpe_C_Q)         0.091     2.851 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.092     2.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X83Y233        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.741     3.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X83Y233        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.583     2.773    
    SLICE_X83Y233        FDPE (Remov_fdpe_C_PRE)     -0.110     2.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.160%)  route 0.149ns (59.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.354ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.536     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X84Y232        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y232        FDPE (Prop_fdpe_C_Q)         0.100     2.859 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.149     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X82Y231        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.739     3.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X82Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.565     2.789    
    SLICE_X82Y231        FDCE (Remov_fdce_C_CLR)     -0.069     2.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.160%)  route 0.149ns (59.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.354ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.536     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X84Y232        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y232        FDPE (Prop_fdpe_C_Q)         0.100     2.859 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.149     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X82Y231        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.739     3.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X82Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.565     2.789    
    SLICE_X82Y231        FDCE (Remov_fdce_C_CLR)     -0.069     2.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.160%)  route 0.149ns (59.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.354ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.536     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X84Y232        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y232        FDPE (Prop_fdpe_C_Q)         0.100     2.859 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.149     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X82Y231        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.739     3.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X82Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.565     2.789    
    SLICE_X82Y231        FDCE (Remov_fdce_C_CLR)     -0.069     2.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.160%)  route 0.149ns (59.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.354ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.536     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X84Y232        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y232        FDPE (Prop_fdpe_C_Q)         0.100     2.859 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.149     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X82Y231        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.739     3.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X82Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.565     2.789    
    SLICE_X82Y231        FDCE (Remov_fdce_C_CLR)     -0.069     2.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.160%)  route 0.149ns (59.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.354ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.536     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X84Y232        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y232        FDPE (Prop_fdpe_C_Q)         0.100     2.859 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.149     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X82Y231        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.739     3.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X82Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.565     2.789    
    SLICE_X82Y231        FDCE (Remov_fdce_C_CLR)     -0.069     2.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.288    





