Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=F:/Qsys/sdram/qsys/hardware/ --output-directory=F:/Qsys/sdram/qsys/hardware/ --report-file=bsf:F:/Qsys/sdram/qsys/hardware/sdram.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE10F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=F:/Qsys/sdram/qsys/hardware/sdram.qsys
Progress: Loading hardware/sdram.qsys
Progress: Reading input file
Progress: Adding sys_clk [clock_source 13.1]
Progress: Parameterizing module sys_clk
Progress: Adding nios2_qsys [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module sdram_controller
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_ram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=F:/Qsys/sdram/qsys/hardware/ --output-directory=F:/Qsys/sdram/qsys/hardware/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:F:/Qsys/sdram/qsys/hardware/sdram.html --report-file=sopcinfo:F:/Qsys/sdram/qsys/hardware/sdram.sopcinfo --report-file=cmp:F:/Qsys/sdram/qsys/hardware/sdram.cmp --report-file=qip:F:/Qsys/sdram/qsys/hardware/synthesis/sdram.qip --report-file=svd --report-file=regmap:F:/Qsys/sdram/qsys/hardware/synthesis/sdram.regmap --report-file=debuginfo:F:/Qsys/sdram/qsys/hardware/synthesis/sdram.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE10F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=F:/Qsys/sdram/qsys/hardware/sdram.qsys --language=VERILOG
Progress: Loading hardware/sdram.qsys
Progress: Reading input file
Progress: Adding sys_clk [clock_source 13.1]
Progress: Parameterizing module sys_clk
Progress: Adding nios2_qsys [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module sdram_controller
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_ram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sdram: Generating sdram "sdram" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 15 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 4 modules, 14 connections
Info: merlin_translator_transform: After transform: 9 modules, 34 connections
Info: merlin_domain_transform: After transform: 18 modules, 92 connections
Info: merlin_router_transform: After transform: 23 modules, 112 connections
Info: merlin_traffic_limiter_transform: After transform: 25 modules, 122 connections
Info: merlin_network_to_switch_transform: After transform: 34 modules, 147 connections
Info: limiter_update_transform: After transform: 34 modules, 149 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 36 modules, 184 connections
Info: merlin_hierarchy_transform: After transform: 5 modules, 18 connections
Info: merlin_mm_transform: After transform: 5 modules, 18 connections
Info: merlin_interrupt_mapper_transform: After transform: 6 modules, 22 connections
Info: reset_adaptation_transform: After transform: 8 modules, 24 connections
Info: nios2_qsys: Starting RTL generation for module 'sdram_nios2_qsys'
Info: nios2_qsys:   Generation command is [exec D:/quartus13/quartus/bin/eperlcmd.exe -I D:/quartus13/quartus/bin/perl/lib -I D:/quartus13/quartus/sopc_builder/bin/europa -I D:/quartus13/quartus/sopc_builder/bin/perl_lib -I D:/quartus13/quartus/sopc_builder/bin -I D:/quartus13/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/quartus13/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/quartus13/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/quartus13/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/quartus13/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=sdram_nios2_qsys --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7734_4611835849548849590.dir/0001_nios2_qsys_gen/ --quartus_dir=D:/quartus13/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7734_4611835849548849590.dir/0001_nios2_qsys_gen//sdram_nios2_qsys_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys: # 2018.07.23 07:00:29 (*) Starting Nios II generation
Info: nios2_qsys: # 2018.07.23 07:00:29 (*)   Checking for plaintext license.
Info: nios2_qsys: # 2018.07.23 07:00:30 (*)   Plaintext license not found.
Info: nios2_qsys: # 2018.07.23 07:00:30 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys: # 2018.07.23 07:00:31 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2_qsys: # 2018.07.23 07:00:31 (*)   Elaborating CPU configuration settings
Info: nios2_qsys: # 2018.07.23 07:00:31 (*)   Creating all objects for CPU
Info: nios2_qsys: # 2018.07.23 07:00:31 (*)     Testbench
Info: nios2_qsys: # 2018.07.23 07:00:31 (*)     Instruction decoding
Info: nios2_qsys: # 2018.07.23 07:00:31 (*)       Instruction fields
Info: nios2_qsys: # 2018.07.23 07:00:31 (*)       Instruction decodes
Info: nios2_qsys: # 2018.07.23 07:00:32 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys: # 2018.07.23 07:00:32 (*)       Instruction controls
Info: nios2_qsys: # 2018.07.23 07:00:32 (*)     Pipeline frontend
Info: nios2_qsys: # 2018.07.23 07:00:32 (*)     Pipeline backend
Info: nios2_qsys: # 2018.07.23 07:00:34 (*)   Generating RTL from CPU objects
Info: nios2_qsys: # 2018.07.23 07:00:36 (*)   Creating encrypted RTL
Info: nios2_qsys: # 2018.07.23 07:00:37 (*) Done Nios II generation
Info: nios2_qsys: Done RTL generation for module 'sdram_nios2_qsys'
Info: nios2_qsys: "sdram" instantiated altera_nios2_qsys "nios2_qsys"
Info: jtag_uart: Starting RTL generation for module 'sdram_jtag_uart'
Info: jtag_uart:   Generation command is [exec D:/quartus13/quartus/bin/perl/bin/perl.exe -I D:/quartus13/quartus/bin/perl/lib -I D:/quartus13/quartus/sopc_builder/bin/europa -I D:/quartus13/quartus/sopc_builder/bin/perl_lib -I D:/quartus13/quartus/sopc_builder/bin -I D:/quartus13/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus13/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/quartus13/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=sdram_jtag_uart --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7734_4611835849548849590.dir/0002_jtag_uart_gen/ --quartus_dir=D:/quartus13/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7734_4611835849548849590.dir/0002_jtag_uart_gen//sdram_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'sdram_jtag_uart'
Info: jtag_uart: "sdram" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: onchip_ram: Starting RTL generation for module 'sdram_onchip_ram'
Info: onchip_ram:   Generation command is [exec D:/quartus13/quartus/bin/perl/bin/perl.exe -I D:/quartus13/quartus/bin/perl/lib -I D:/quartus13/quartus/sopc_builder/bin/europa -I D:/quartus13/quartus/sopc_builder/bin/perl_lib -I D:/quartus13/quartus/sopc_builder/bin -I D:/quartus13/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus13/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/quartus13/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=sdram_onchip_ram --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7734_4611835849548849590.dir/0003_onchip_ram_gen/ --quartus_dir=D:/quartus13/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7734_4611835849548849590.dir/0003_onchip_ram_gen//sdram_onchip_ram_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_ram: Done RTL generation for module 'sdram_onchip_ram'
Info: onchip_ram: "sdram" instantiated altera_avalon_onchip_memory2 "onchip_ram"
Info: pipeline_bridge_swap_transform: After transform: 32 modules, 106 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 32 modules, 106 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 32 modules, 106 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 32 modules, 106 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 32 modules, 106 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 32 modules, 106 connections
Info: mm_interconnect_0: "sdram" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "sdram" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "sdram" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_instruction_master_translator"
Info: nios2_qsys_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_jtag_debug_module_translator"
Info: nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file F:/Qsys/sdram/qsys/hardware/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file F:/Qsys/sdram/qsys/hardware/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file F:/Qsys/sdram/qsys/hardware/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file F:/Qsys/sdram/qsys/hardware/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram: Done "sdram" with 25 modules, 46 files, 1152124 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
