-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
-- Date        : Thu Jan 23 16:52:43 2025
-- Host        : D-14JM0W2 running 64-bit Ubuntu 20.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top extended_phy_layer_gtwiz_versal_0_0 -prefix
--               extended_phy_layer_gtwiz_versal_0_0_ extended_phy_layer_gtwiz_versal_0_0_sim_netlist.vhdl
-- Design      : extended_phy_layer_gtwiz_versal_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcve2802-vsvh1760-2MP-e-S
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst : entity is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst : entity is "ASYNC_RST";
end extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst;

architecture STRUCTURE of extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst is
  signal arststages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[2]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(2);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
\arststages_ff_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(1),
      PRE => src_arst,
      Q => arststages_ff(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__1\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__1\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__1\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__1\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__1\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__1\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__1\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__1\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__1\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__1\ : entity is "ASYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__1\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__1\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[2]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(2);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
\arststages_ff_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(1),
      PRE => src_arst,
      Q => arststages_ff(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__2\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__2\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__2\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__2\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__2\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__2\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__2\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__2\ : entity is "ASYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__2\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__2\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[2]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(2);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
\arststages_ff_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(1),
      PRE => src_arst,
      Q => arststages_ff(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__3\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__3\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__3\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__3\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__3\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__3\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__3\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__3\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__3\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__3\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__3\ : entity is "ASYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__3\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__3\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[2]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(2);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
\arststages_ff_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(1),
      PRE => src_arst,
      Q => arststages_ff(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__4\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__4\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__4\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__4\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__4\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__4\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__4\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__4\ : entity is "ASYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__4\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__4\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[2]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(2);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
\arststages_ff_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(1),
      PRE => src_arst,
      Q => arststages_ff(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single : entity is "SINGLE";
end extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single;

architecture STRUCTURE of extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__32\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__32\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__32\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__32\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__32\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__32\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__32\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__32\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__32\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__32\ : entity is "SINGLE";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__32\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__32\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__33\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__33\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__33\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__33\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__33\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__33\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__33\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__33\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__33\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__33\ : entity is "SINGLE";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__33\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__33\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__34\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__34\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__34\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__34\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__34\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__34\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__34\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__34\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__34\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__34\ : entity is "SINGLE";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__34\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__34\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__35\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__35\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__35\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__35\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__35\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__35\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__35\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__35\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__35\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__35\ : entity is "SINGLE";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__35\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__35\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__36\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__36\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__36\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__36\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__36\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__36\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__36\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__36\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__36\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__36\ : entity is "SINGLE";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__36\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__36\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__37\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__37\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__37\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__37\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__37\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__37\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__37\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__37\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__37\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__37\ : entity is "SINGLE";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__37\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__37\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__38\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__38\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__38\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__38\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__38\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__38\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__38\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__38\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__38\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__38\ : entity is "SINGLE";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__38\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__38\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__39\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__39\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__39\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__39\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__39\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__39\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__39\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__39\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__39\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__39\ : entity is "SINGLE";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__39\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__39\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__40\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__40\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__40\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__40\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__40\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__40\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__40\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__40\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__40\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__40\ : entity is "SINGLE";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__40\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__40\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__41\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__41\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__41\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__41\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__41\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__41\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__41\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__41\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__41\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__41\ : entity is "SINGLE";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__41\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__41\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__42\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__42\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__42\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__42\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__42\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__42\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__42\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__42\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__42\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__42\ : entity is "SINGLE";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__42\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__42\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__43\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__43\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__43\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__43\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__43\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__43\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__43\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__43\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__43\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__43\ : entity is "SINGLE";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__43\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__43\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__44\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__44\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__44\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__44\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__44\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__44\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__44\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__44\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__44\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__44\ : entity is "SINGLE";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__44\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__44\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__45\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__45\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__45\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__45\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__45\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__45\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__45\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__45\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__45\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__45\ : entity is "SINGLE";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__45\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__45\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__46\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__46\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__46\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__46\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__46\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__46\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__46\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__46\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__46\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__46\ : entity is "SINGLE";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__46\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__46\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__47\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__47\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__47\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__47\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__47\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__47\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__47\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__47\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__47\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__47\ : entity is "SINGLE";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__47\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__47\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__48\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__48\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__48\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__48\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__48\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__48\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__48\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__48\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__48\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__48\ : entity is "SINGLE";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__48\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__48\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__49\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__49\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__49\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__49\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__49\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__49\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__49\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__49\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__49\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__49\ : entity is "SINGLE";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__49\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__49\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__50\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__50\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__50\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__50\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__50\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__50\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__50\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__50\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__50\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__50\ : entity is "SINGLE";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__50\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__50\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__51\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__51\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__51\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__51\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__51\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__51\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__51\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__51\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__51\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__51\ : entity is "SINGLE";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__51\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__51\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__52\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__52\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__52\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__52\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__52\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__52\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__52\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__52\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__52\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__52\ : entity is "SINGLE";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__52\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__52\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__53\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__53\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__53\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__53\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__53\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__53\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__53\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__53\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__53\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__53\ : entity is "SINGLE";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__53\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__53\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__54\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__54\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__54\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__54\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__54\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__54\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__54\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__54\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__54\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__54\ : entity is "SINGLE";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__54\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__54\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__55\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__55\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__55\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__55\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__55\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__55\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__55\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__55\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__55\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__55\ : entity is "SINGLE";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__55\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__55\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__56\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__56\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__56\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__56\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__56\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__56\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__56\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__56\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__56\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__56\ : entity is "SINGLE";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__56\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__56\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__57\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__57\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__57\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__57\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__57\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__57\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__57\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__57\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__57\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__57\ : entity is "SINGLE";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__57\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__57\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__58\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__58\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__58\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__58\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__58\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__58\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__58\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__58\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__58\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__58\ : entity is "SINGLE";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__58\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__58\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__59\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__59\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__59\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__59\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__59\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__59\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__59\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__59\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__59\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__59\ : entity is "SINGLE";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__59\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__59\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__60\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__60\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__60\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__60\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__60\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__60\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__60\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__60\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__60\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__60\ : entity is "SINGLE";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__60\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__60\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__61\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__61\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__61\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__61\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__61\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__61\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__61\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__61\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__61\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__61\ : entity is "SINGLE";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__61\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__61\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__62\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__62\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__62\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__62\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__62\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__62\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__62\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__62\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__62\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__62\ : entity is "SINGLE";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__62\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__62\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst : entity is 3;
  attribute INIT : string;
  attribute INIT of extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst : entity is "SYNC_RST";
end extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst;

architecture STRUCTURE of extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__13\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__13\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__13\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__13\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__13\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__13\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__13\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__13\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__13\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__13\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__13\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__13\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__13\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__14\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__14\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__14\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__14\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__14\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__14\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__14\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__14\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__14\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__14\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__14\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__14\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__14\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__15\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__15\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__15\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__15\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__15\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__15\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__15\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__15\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__15\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__15\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__15\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__15\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__15\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__16\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__16\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__16\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__16\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__16\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__16\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__16\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__16\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__16\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__16\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__16\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__16\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__16\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__17\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__17\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__17\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__17\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__17\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__17\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__17\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__17\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__17\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__17\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__17\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__17\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__17\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__18\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__18\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__18\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__18\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__18\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__18\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__18\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__18\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__18\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__18\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__18\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__18\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__18\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__19\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__19\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__19\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__19\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__19\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__19\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__19\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__19\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__19\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__19\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__19\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__19\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__19\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__20\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__20\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__20\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__20\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__20\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__20\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__20\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__20\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__20\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__20\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__20\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__20\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__20\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__21\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__21\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__21\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__21\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__21\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__21\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__21\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__21\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__21\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__21\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__21\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__21\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__21\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__22\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__22\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__22\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__22\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__22\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__22\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__22\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__22\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__22\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__22\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__22\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__22\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__22\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__23\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__23\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__23\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__23\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__23\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__23\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__23\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__23\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__23\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__23\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__23\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__23\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__23\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__24\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__24\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__24\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__24\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__24\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__24\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__24\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__24\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__24\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__24\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__24\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__24\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__24\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__100\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__100\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__100\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__100\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__100\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__100\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__100\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__100\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__100\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__100\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__100\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__100\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__100\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__101\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__101\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__101\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__101\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__101\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__101\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__101\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__101\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__101\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__101\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__101\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__101\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__101\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__102\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__102\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__102\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__102\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__102\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__102\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__102\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__102\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__102\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__102\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__102\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__102\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__102\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__103\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__103\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__103\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__103\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__103\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__103\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__103\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__103\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__103\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__103\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__103\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__103\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__103\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__104\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__104\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__104\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__104\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__104\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__104\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__104\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__104\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__104\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__104\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__104\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__104\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__104\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__105\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__105\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__105\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__105\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__105\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__105\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__105\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__105\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__105\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__105\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__105\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__105\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__105\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__106\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__106\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__106\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__106\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__106\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__106\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__106\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__106\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__106\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__106\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__106\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__106\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__106\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__107\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__107\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__107\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__107\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__107\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__107\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__107\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__107\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__107\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__107\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__107\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__107\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__107\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__108\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__108\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__108\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__108\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__108\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__108\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__108\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__108\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__108\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__108\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__108\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__108\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__108\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__109\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__109\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__109\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__109\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__109\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__109\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__109\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__109\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__109\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__109\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__109\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__109\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__109\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__110\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__110\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__110\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__110\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__110\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__110\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__110\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__110\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__110\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__110\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__110\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__110\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__110\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__111\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__111\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__111\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__111\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__111\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__111\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__111\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__111\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__111\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__111\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__111\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__111\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__111\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__112\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__112\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__112\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__112\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__112\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__112\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__112\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__112\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__112\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__112\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__112\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__112\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__112\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__113\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__113\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__113\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__113\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__113\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__113\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__113\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__113\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__113\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__113\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__113\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__113\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__113\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__114\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__114\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__114\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__114\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__114\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__114\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__114\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__114\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__114\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__114\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__114\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__114\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__114\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__115\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__115\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__115\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__115\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__115\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__115\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__115\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__115\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__115\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__115\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__115\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__115\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__115\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__116\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__116\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__116\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__116\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__116\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__116\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__116\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__116\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__116\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__116\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__116\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__116\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__116\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__117\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__117\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__117\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__117\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__117\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__117\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__117\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__117\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__117\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__117\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__117\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__117\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__117\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__118\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__118\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__118\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__118\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__118\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__118\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__118\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__118\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__118\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__118\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__118\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__118\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__118\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__119\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__119\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__119\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__119\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__119\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__119\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__119\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__119\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__119\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__119\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__119\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__119\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__119\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__120\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__120\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__120\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__120\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__120\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__120\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__120\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__120\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__120\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__120\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__120\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__120\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__120\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__121\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__121\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__121\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__121\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__121\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__121\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__121\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__121\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__121\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__121\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__121\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__121\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__121\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__122\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__122\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__122\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__122\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__122\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__122\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__122\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__122\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__122\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__122\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__122\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__122\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__122\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__123\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__123\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__123\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__123\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__123\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__123\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__123\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__123\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__123\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__123\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__123\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__123\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__123\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__124\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__124\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__124\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__124\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__124\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__124\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__124\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__124\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__124\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__124\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__124\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__124\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__124\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__125\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__125\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__125\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__125\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__125\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__125\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__125\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__125\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__125\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__125\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__125\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__125\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__125\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__126\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__126\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__126\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__126\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__126\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__126\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__126\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__126\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__126\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__126\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__126\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__126\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__126\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__127\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__127\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__127\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__127\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__127\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__127\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__127\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__127\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__127\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__127\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__127\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__127\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__127\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__128\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__128\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__128\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__128\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__128\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__128\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__128\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__128\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__128\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__128\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__128\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__128\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__128\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__129\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__129\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__129\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__129\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__129\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__129\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__129\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__129\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__129\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__129\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__129\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__129\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__129\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__130\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__130\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__130\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__130\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__130\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__130\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__130\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__130\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__130\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__130\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__130\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__130\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__130\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__131\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__131\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__131\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__131\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__131\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__131\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__131\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__131\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__131\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__131\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__131\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__131\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__131\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__132\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__132\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__132\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__132\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__132\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__132\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__132\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__132\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__132\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__132\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__132\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__132\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__132\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__133\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__133\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__133\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__133\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__133\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__133\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__133\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__133\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__133\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__133\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__133\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__133\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__133\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__134\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__134\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__134\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__134\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__134\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__134\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__134\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__134\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__134\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__134\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__134\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__134\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__134\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__135\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__135\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__135\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__135\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__135\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__135\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__135\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__135\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__135\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__135\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__135\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__135\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__135\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__136\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__136\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__136\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__136\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__136\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__136\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__136\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__136\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__136\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__136\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__136\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__136\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__136\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__137\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__137\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__137\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__137\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__137\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__137\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__137\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__137\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__137\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__137\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__137\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__137\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__137\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__138\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__138\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__138\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__138\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__138\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__138\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__138\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__138\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__138\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__138\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__138\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__138\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__138\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__139\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__139\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__139\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__139\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__139\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__139\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__139\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__139\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__139\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__139\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__139\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__139\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__139\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__140\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__140\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__140\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__140\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__140\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__140\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__140\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__140\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__140\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__140\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__140\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__140\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__140\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__141\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__141\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__141\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__141\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__141\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__141\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__141\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__141\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__141\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__141\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__141\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__141\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__141\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__142\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__142\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__142\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__142\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__142\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__142\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__142\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__142\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__142\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__142\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__142\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__142\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__142\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__143\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__143\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__143\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__143\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__143\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__143\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__143\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__143\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__143\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__143\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__143\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__143\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__143\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__144\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__144\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__144\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__144\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__144\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__144\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__144\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__144\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__144\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__144\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__144\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__144\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__144\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__145\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__145\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__145\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__145\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__145\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__145\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__145\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__145\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__145\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__145\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__145\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__145\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__145\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__146\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__146\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__146\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__146\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__146\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__146\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__146\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__146\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__146\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__146\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__146\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__146\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__146\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__147\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__147\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__147\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__147\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__147\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__147\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__147\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__147\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__147\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__147\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__147\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__147\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__147\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__148\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__148\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__148\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__148\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__148\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__148\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__148\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__148\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__148\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__148\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__148\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__148\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__148\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__149\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__149\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__149\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__149\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__149\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__149\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__149\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__149\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__149\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__149\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__149\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__149\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__149\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__150\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__150\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__150\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__150\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__150\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__150\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__150\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__150\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__150\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__150\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__150\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__150\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__150\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__151\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__151\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__151\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__151\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__151\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__151\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__151\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__151\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__151\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__151\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__151\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__151\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__151\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__152\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__152\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__152\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__152\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__152\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__152\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__152\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__152\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__152\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__152\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__152\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__152\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__152\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__153\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__153\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__153\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__153\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__153\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__153\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__153\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__153\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__153\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__153\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__153\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__153\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__153\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__154\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__154\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__154\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__154\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__154\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__154\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__154\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__154\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__154\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__154\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__154\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__154\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__154\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__155\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__155\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__155\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__155\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__155\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__155\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__155\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__155\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__155\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__155\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__155\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__155\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__155\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__156\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__156\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__156\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__156\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__156\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__156\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__156\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__156\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__156\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__156\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__156\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__156\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__156\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__157\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__157\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__157\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__157\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__157\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__157\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__157\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__157\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__157\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__157\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__157\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__157\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__157\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__158\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__158\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__158\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__158\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__158\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__158\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__158\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__158\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__158\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__158\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__158\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__158\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__158\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__159\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__159\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__159\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__159\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__159\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__159\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__159\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__159\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__159\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__159\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__159\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__159\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__159\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__160\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__160\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__160\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__160\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__160\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__160\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__160\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__160\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__160\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__160\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__160\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__160\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__160\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__161\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__161\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__161\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__161\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__161\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__161\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__161\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__161\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__161\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__161\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__161\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__161\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__161\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__162\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__162\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__162\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__162\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__162\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__162\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__162\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__162\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__162\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__162\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__162\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__162\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__162\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__163\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__163\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__163\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__163\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__163\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__163\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__163\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__163\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__163\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__163\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__163\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__163\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__163\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__164\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__164\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__164\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__164\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__164\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__164\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__164\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__164\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__164\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__164\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__164\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__164\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__164\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__165\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__165\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__165\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__165\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__165\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__165\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__165\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__165\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__165\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__165\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__165\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__165\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__165\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__166\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__166\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__166\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__166\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__166\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__166\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__166\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__166\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__166\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__166\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__166\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__166\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__166\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__167\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__167\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__167\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__167\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__167\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__167\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__167\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__167\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__167\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__167\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__167\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__167\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__167\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__168\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__168\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__168\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__168\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__168\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__168\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__168\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__168\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__168\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__168\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__168\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__168\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__168\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__169\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__169\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__169\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__169\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__169\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__169\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__169\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__169\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__169\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__169\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__169\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__169\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__169\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__170\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__170\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__170\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__170\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__170\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__170\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__170\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__170\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__170\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__170\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__170\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__170\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__170\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__171\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__171\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__171\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__171\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__171\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__171\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__171\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__171\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__171\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__171\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__171\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__171\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__171\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__172\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__172\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__172\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__172\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__172\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__172\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__172\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__172\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__172\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__172\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__172\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__172\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__172\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__173\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__173\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__173\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__173\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__173\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__173\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__173\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__173\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__173\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__173\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__173\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__173\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__173\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__174\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__174\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__174\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__174\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__174\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__174\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__174\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__174\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__174\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__174\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__174\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__174\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__174\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__175\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__175\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__175\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__175\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__175\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__175\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__175\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__175\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__175\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__175\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__175\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__175\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__175\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__176\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__176\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__176\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__176\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__176\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__176\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__176\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__176\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__176\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__176\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__176\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__176\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__176\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__177\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__177\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__177\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__177\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__177\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__177\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__177\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__177\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__177\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__177\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__177\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__177\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__177\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__178\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__178\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__178\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__178\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__178\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__178\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__178\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__178\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__178\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__178\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__178\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__178\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__178\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__179\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__179\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__179\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__179\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__179\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__179\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__179\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__179\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__179\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__179\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__179\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__179\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__179\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__180\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__180\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__180\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__180\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__180\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__180\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__180\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__180\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__180\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__180\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__180\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__180\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__180\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__181\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__181\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__181\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__181\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__181\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__181\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__181\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__181\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__181\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__181\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__181\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__181\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__181\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__182\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__182\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__182\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__182\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__182\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__182\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__182\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__182\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__182\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__182\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__182\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__182\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__182\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__183\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__183\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__183\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__183\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__183\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__183\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__183\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__183\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__183\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__183\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__183\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__183\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__183\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__184\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__184\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__184\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__184\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__184\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__184\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__184\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__184\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__184\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__184\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__184\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__184\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__184\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__185\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__185\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__185\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__185\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__185\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__185\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__185\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__185\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__185\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__185\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__185\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__185\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__185\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__186\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__186\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__186\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__186\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__186\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__186\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__186\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__186\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__186\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__186\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__186\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__186\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__186\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__187\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__187\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__187\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__187\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__187\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__187\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__187\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__187\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__187\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__187\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__187\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__187\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__187\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__188\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__188\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__188\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__188\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__188\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__188\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__188\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__188\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__188\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__188\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__188\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__188\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__188\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__189\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__189\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__189\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__189\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__189\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__189\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__189\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__189\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__189\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__189\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__189\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__189\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__189\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__190\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__190\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__190\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__190\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__190\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__190\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__190\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__190\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__190\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__190\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__190\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__190\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__190\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__191\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__191\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__191\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__191\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__191\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__191\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__191\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__191\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__191\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__191\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__191\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__191\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__191\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__192\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__192\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__192\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__192\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__192\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__192\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__192\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__192\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__192\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__192\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__192\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__192\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__192\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__193\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__193\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__193\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__193\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__193\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__193\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__193\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__193\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__193\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__193\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__193\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__193\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__193\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__194\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__194\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__194\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__194\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__194\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__194\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__194\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__194\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__194\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__194\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__194\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__194\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__194\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__195\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__195\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__195\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__195\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__195\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__195\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__195\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__195\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__195\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__195\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__195\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__195\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__195\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__196\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__196\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__196\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__196\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__196\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__196\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__196\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__196\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__196\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__196\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__196\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__196\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__196\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__197\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__197\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__197\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__197\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__197\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__197\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__197\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__197\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__197\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__197\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__197\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__197\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__197\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__198\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__198\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__198\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__198\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__198\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__198\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__198\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__198\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__198\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__198\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__198\ : entity is "SYNC_RST";
end \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__198\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__198\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone is
  port (
    ch3_pcsrsvdout : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
end extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone;

architecture STRUCTURE of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch3_pcsrsvdout(0),
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__1\ is
  port (
    ch0_txpmaresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__1\ : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone";
end \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__1\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__1\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch0_txpmaresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__32\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__10\ is
  port (
    ch1_txresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__10\ : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone";
end \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__10\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__10\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch1_txresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__41\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__11\ is
  port (
    ch2_txresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__11\ : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone";
end \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__11\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__11\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch2_txresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__42\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__12\ is
  port (
    ch3_txresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__12\ : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone";
end \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__12\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__12\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch3_txresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__43\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__13\ is
  port (
    ch0_rxresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__13\ : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone";
end \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__13\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__13\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch0_rxresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__44\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__14\ is
  port (
    ch1_rxresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__14\ : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone";
end \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__14\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__14\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch1_rxresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__45\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__15\ is
  port (
    ch2_rxresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__15\ : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone";
end \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__15\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__15\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch2_rxresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__46\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__16\ is
  port (
    ch3_rxresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__16\ : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone";
end \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__16\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__16\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch3_rxresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__47\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__17\ is
  port (
    ch0_txmstresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__17\ : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone";
end \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__17\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__17\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch0_txmstresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__48\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__18\ is
  port (
    ch1_txmstresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__18\ : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone";
end \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__18\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__18\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch1_txmstresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__49\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__19\ is
  port (
    ch2_txmstresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__19\ : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone";
end \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__19\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__19\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch2_txmstresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__50\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__2\ is
  port (
    ch1_txpmaresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__2\ : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone";
end \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__2\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__2\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch1_txpmaresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__33\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__20\ is
  port (
    ch3_txmstresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__20\ : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone";
end \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__20\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__20\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch3_txmstresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__51\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__21\ is
  port (
    ch0_rxmstresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__21\ : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone";
end \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__21\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__21\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch0_rxmstresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__52\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__22\ is
  port (
    ch1_rxmstresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__22\ : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone";
end \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__22\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__22\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch1_rxmstresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__53\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__23\ is
  port (
    ch2_rxmstresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__23\ : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone";
end \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__23\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__23\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch2_rxmstresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__54\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__24\ is
  port (
    ch3_rxmstresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__24\ : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone";
end \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__24\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__24\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch3_rxmstresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__55\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__25\ is
  port (
    ch0_pcsrsvdout : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__25\ : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone";
end \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__25\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__25\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch0_pcsrsvdout(0),
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__56\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__26\ is
  port (
    ch1_pcsrsvdout : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__26\ : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone";
end \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__26\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__26\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch1_pcsrsvdout(0),
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__57\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__27\ is
  port (
    ch2_pcsrsvdout : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__27\ : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone";
end \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__27\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__27\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch2_pcsrsvdout(0),
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__58\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__28\ is
  port (
    ch3_pcsrsvdout : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__28\ : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone";
end \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__28\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__28\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch3_pcsrsvdout(0),
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__59\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__29\ is
  port (
    ch0_pcsrsvdout : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__29\ : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone";
end \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__29\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__29\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch0_pcsrsvdout(0),
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__60\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__3\ is
  port (
    ch2_txpmaresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__3\ : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone";
end \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__3\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__3\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch2_txpmaresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__34\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__30\ is
  port (
    ch1_pcsrsvdout : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__30\ : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone";
end \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__30\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__30\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch1_pcsrsvdout(0),
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__61\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__31\ is
  port (
    ch2_pcsrsvdout : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__31\ : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone";
end \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__31\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__31\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch2_pcsrsvdout(0),
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__62\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__4\ is
  port (
    ch3_txpmaresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__4\ : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone";
end \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__4\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__4\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch3_txpmaresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__35\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__5\ is
  port (
    ch0_rxpmaresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__5\ : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone";
end \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__5\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__5\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch0_rxpmaresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__36\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__6\ is
  port (
    ch1_rxpmaresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__6\ : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone";
end \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__6\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__6\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch1_rxpmaresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__37\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__7\ is
  port (
    ch2_rxpmaresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__7\ : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone";
end \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__7\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__7\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch2_rxpmaresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__38\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__8\ is
  port (
    ch3_rxpmaresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__8\ : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone";
end \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__8\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__8\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch3_rxpmaresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__39\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__9\ is
  port (
    ch0_txresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__9\ : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone";
end \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__9\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__9\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch0_txresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_single__40\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_rx_function is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 );
    rrst : out STD_LOGIC;
    GPI : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    apb3clk : in STD_LOGIC;
    \^gpi\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rrst_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_int : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_rx_function;

architecture STRUCTURE of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_rx_function is
  signal \Command[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \Command[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \Command[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \Command[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \^gpi_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal MSTRXRESET_r1 : STD_LOGIC;
  signal MSTRXRESET_r2 : STD_LOGIC;
  signal MSTRXRESET_sync : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal RXDATAPATHRESET_r1 : STD_LOGIC;
  signal RXDATAPATHRESET_r2 : STD_LOGIC;
  signal RXDATAPATHRESET_sync : STD_LOGIC;
  signal RXPRERATECHANGE_r1 : STD_LOGIC;
  signal RXPRERATECHANGE_r2 : STD_LOGIC;
  signal RXPRERATECHANGE_sync : STD_LOGIC;
  signal RXRATE_r1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RXRATE_r2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RXRATE_sync : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal arb_state : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \arb_state[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_4__5_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_5__5_n_0\ : STD_LOGIC;
  signal \arb_state[3]_i_2__6_n_0\ : STD_LOGIC;
  signal \arb_state_inferred__3/i__n_0\ : STD_LOGIC;
  signal counter : STD_LOGIC;
  signal \counter[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter[7]_i_2__6_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__6_n_0\ : STD_LOGIC;
  signal \counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \en[0][0]_i_1__6_n_0\ : STD_LOGIC;
  signal \en[0][1]_i_1__6_n_0\ : STD_LOGIC;
  signal \en[1][0]_i_1__6_n_0\ : STD_LOGIC;
  signal \en[1][0]_i_2__6_n_0\ : STD_LOGIC;
  signal \en[1][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[1][1]_i_2__5_n_0\ : STD_LOGIC;
  signal \en[2][0]_i_1__6_n_0\ : STD_LOGIC;
  signal \en[2][0]_i_2__6_n_0\ : STD_LOGIC;
  signal \en[2][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[2][1]_i_2__5_n_0\ : STD_LOGIC;
  signal \en[3][0]_i_1__6_n_0\ : STD_LOGIC;
  signal \en[3][0]_i_2__6_n_0\ : STD_LOGIC;
  signal \en[3][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[3][1]_i_2__2_n_0\ : STD_LOGIC;
  signal \en[4][0]_i_1__6_n_0\ : STD_LOGIC;
  signal \en[4][0]_i_2__6_n_0\ : STD_LOGIC;
  signal \en[4][1]_i_1__6_n_0\ : STD_LOGIC;
  signal \en[4][1]_i_2__6_n_0\ : STD_LOGIC;
  signal \en[5][0]_i_1__6_n_0\ : STD_LOGIC;
  signal \en[5][0]_i_2__6_n_0\ : STD_LOGIC;
  signal \en[5][1]_i_1__6_n_0\ : STD_LOGIC;
  signal \en[5][1]_i_2__2_n_0\ : STD_LOGIC;
  signal \en[6][0]_i_1__6_n_0\ : STD_LOGIC;
  signal \en[6][0]_i_2__6_n_0\ : STD_LOGIC;
  signal \en[6][1]_i_1__6_n_0\ : STD_LOGIC;
  signal \en[6][1]_i_2__6_n_0\ : STD_LOGIC;
  signal \en[7][0]_i_1__6_n_0\ : STD_LOGIC;
  signal \en[7][0]_i_2__6_n_0\ : STD_LOGIC;
  signal \en[7][1]_i_1__6_n_0\ : STD_LOGIC;
  signal \en[7][1]_i_2__6_n_0\ : STD_LOGIC;
  signal \en__2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[0]_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[1]_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[5]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[6]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[7][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[7][1]\ : STD_LOGIC;
  signal gpi_6 : STD_LOGIC;
  signal \gpi_i_1__6_n_0\ : STD_LOGIC;
  signal \gpi_i_2__6_n_0\ : STD_LOGIC;
  signal \^gpo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gpoFromGTsync_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of gpoFromGTsync_r : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of gpoFromGTsync_r : signal is "true";
  signal gpoFromGTsync_r1 : STD_LOGIC;
  signal gpoFromGTsync_r2 : STD_LOGIC;
  signal gpo_5 : STD_LOGIC;
  signal idx : STD_LOGIC;
  signal \idx[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \idx[1]_fret__0_i_1__6_n_0\ : STD_LOGIC;
  signal \idx[1]_fret_i_1__6_n_0\ : STD_LOGIC;
  signal \idx[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \idx[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \idx_reg[1]_fret__0_n_0\ : STD_LOGIC;
  signal \idx_reg[1]_fret_n_0\ : STD_LOGIC;
  signal \idx_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_reg_n_0_[2]\ : STD_LOGIC;
  signal needService : STD_LOGIC;
  signal \needService_i_1__6_n_0\ : STD_LOGIC;
  signal \needService_i_2__6_n_0\ : STD_LOGIC;
  signal \needService_i_3__2_n_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  signal p_0_in_4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \p_0_in__1\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \p_14_out__0\ : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC;
  signal request : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \^rrst\ : STD_LOGIC;
  signal rrst_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxrate_counter : STD_LOGIC;
  signal \rxrate_counter[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \rxrate_counter[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \rxrate_counter[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \rxrate_counter[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \rxrate_counter__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rxrate_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxrate_is_zero__0\ : STD_LOGIC;
  signal \rxrate_is_zero_i_1__2_n_0\ : STD_LOGIC;
  signal rxrate_is_zero_r1 : STD_LOGIC;
  signal rxrate_is_zero_r2 : STD_LOGIC;
  signal rxrate_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rxrate_state[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \rxrate_state[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \rxrate_state[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \rxrate_state[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \rxrate_state[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \rxrate_state[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \rxrate_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Command[0]_i_1__6\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \Command[2]_i_2__2\ : label is "soft_lutpair142";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of FSM_sequential_gpoState_reg : label is "iSTATE:0,iSTATE0:1";
  attribute DEF_VAL : string;
  attribute DEF_VAL of MSTRXRESET_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of MSTRXRESET_xpm_internal_sync : label is 3;
  attribute INIT : string;
  attribute INIT of MSTRXRESET_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of MSTRXRESET_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of MSTRXRESET_xpm_internal_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of MSTRXRESET_xpm_internal_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of MSTRXRESET_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of MSTRXRESET_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of RXDATAPATHRESET_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF of RXDATAPATHRESET_xpm_internal_sync : label is 3;
  attribute INIT of RXDATAPATHRESET_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF of RXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of RXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute VERSION of RXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute XPM_CDC of RXDATAPATHRESET_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of RXDATAPATHRESET_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of RXPRERATECHANGE_xpm_internal_sync : label is "1'b0";
  attribute DEST_SYNC_FF of RXPRERATECHANGE_xpm_internal_sync : label is 3;
  attribute INIT of RXPRERATECHANGE_xpm_internal_sync : label is "0";
  attribute INIT_SYNC_FF of RXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of RXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute VERSION of RXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute XPM_CDC of RXPRERATECHANGE_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of RXPRERATECHANGE_xpm_internal_sync : label is "TRUE";
  attribute SOFT_HLUTNM of \arb_state[1]_i_3__5\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \arb_state[3]_i_1__6\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \arb_state[4]_i_1__6\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \arb_state_inferred__3/i_\ : label is "soft_lutpair138";
  attribute FSM_ENCODED_STATES of \arb_state_reg[0]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[1]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[2]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[3]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[4]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute SOFT_HLUTNM of \counter[1]_i_1__6\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \counter[2]_i_1__6\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \counter[3]_i_1__6\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \counter[5]_i_1__6\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \counter[6]_i_1__6\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \counter[7]_i_2__6\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \counter[7]_i_3__6\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \en[0][0]_i_2__2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \en[6][1]_i_1__6\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \gpi_i_2__6\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \gpi_i_3__2\ : label is "soft_lutpair138";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gpoFromGTsync_r_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[3]\ : label is "NO";
  attribute SOFT_HLUTNM of \needService_i_2__6\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \request[1]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \request[2]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \request[3]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \request[4]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \request[5]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \request[6]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \rxrate_counter[1]_i_1__2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \rxrate_counter[2]_i_1__2\ : label is "soft_lutpair135";
  attribute FSM_ENCODED_STATES of \rxrate_state_reg[0]\ : label is "RXRATE_START:00001,RXRATE_STATE1:00010,RXRATE_STATE2:00100,RXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \rxrate_state_reg[1]\ : label is "RXRATE_START:00001,RXRATE_STATE1:00010,RXRATE_STATE2:00100,RXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \rxrate_state_reg[2]\ : label is "RXRATE_START:00001,RXRATE_STATE1:00010,RXRATE_STATE2:00100,RXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \rxrate_state_reg[3]\ : label is "RXRATE_START:00001,RXRATE_STATE1:00010,RXRATE_STATE2:00100,RXRATE_STATE3:01000";
  attribute DEF_VAL of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is "TRUE";
begin
  GPI(0) <= \^gpi_1\(0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  gpo(0) <= \^gpo\(0);
  \out\(2 downto 0) <= gpoFromGTsync_r(2 downto 0);
  p_0_in <= \^p_0_in\;
  rrst <= \^rrst\;
\Command[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => \idx_reg_n_0_[0]\,
      O => \Command[0]_i_1__6_n_0\
    );
\Command[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => \idx_reg_n_0_[1]\,
      O => \Command[1]_i_1__6_n_0\
    );
\Command[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(2),
      I2 => arb_state(1),
      I3 => arb_state(3),
      I4 => arb_state(4),
      O => \Command[2]_i_1__6_n_0\
    );
\Command[2]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => \idx_reg_n_0_[2]\,
      O => \Command[2]_i_2__2_n_0\
    );
\Command_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[2]_i_1__6_n_0\,
      D => \Command[0]_i_1__6_n_0\,
      Q => \^q\(0),
      R => \^rrst\
    );
\Command_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[2]_i_1__6_n_0\,
      D => \Command[1]_i_1__6_n_0\,
      Q => \^q\(1),
      R => \^rrst\
    );
\Command_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[2]_i_1__6_n_0\,
      D => \Command[2]_i_2__2_n_0\,
      Q => \^q\(2),
      R => \^rrst\
    );
FSM_sequential_gpoState_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8EAAAAA"
    )
        port map (
      I0 => \^gpo\(0),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => gpoFromGTsync_r(3),
      O => gpo_5
    );
FSM_sequential_gpoState_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpo_5,
      Q => \^gpo\(0),
      R => \^rrst\
    );
MSTRXRESET_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => MSTRXRESET_sync,
      Q => MSTRXRESET_r1,
      R => \^rrst\
    );
MSTRXRESET_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => MSTRXRESET_r1,
      Q => MSTRXRESET_r2,
      R => \^rrst\
    );
MSTRXRESET_xpm_internal_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__198\
     port map (
      dest_clk => apb3clk,
      dest_rst => MSTRXRESET_sync,
      src_rst => '0'
    );
RXDATAPATHRESET_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXDATAPATHRESET_sync,
      Q => RXDATAPATHRESET_r1,
      R => \^rrst\
    );
RXDATAPATHRESET_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXDATAPATHRESET_r1,
      Q => RXDATAPATHRESET_r2,
      R => \^rrst\
    );
RXDATAPATHRESET_xpm_internal_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXDATAPATHRESET_sync,
      src_rst => '0'
    );
RXPRERATECHANGE_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXPRERATECHANGE_sync,
      Q => RXPRERATECHANGE_r1,
      R => \^rrst\
    );
RXPRERATECHANGE_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXPRERATECHANGE_r1,
      Q => RXPRERATECHANGE_r2,
      R => \^rrst\
    );
RXPRERATECHANGE_xpm_internal_sync: entity work.extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst
     port map (
      dest_clk => apb3clk,
      dest_rst => RXPRERATECHANGE_sync,
      src_rst => \^gpi\(0)
    );
\RXRATE_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(0),
      Q => RXRATE_r1(0),
      R => \^rrst\
    );
\RXRATE_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(1),
      Q => RXRATE_r1(1),
      R => \^rrst\
    );
\RXRATE_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(2),
      Q => RXRATE_r1(2),
      R => \^rrst\
    );
\RXRATE_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(3),
      Q => RXRATE_r1(3),
      R => \^rrst\
    );
\RXRATE_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(4),
      Q => RXRATE_r1(4),
      R => \^rrst\
    );
\RXRATE_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(5),
      Q => RXRATE_r1(5),
      R => \^rrst\
    );
\RXRATE_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(6),
      Q => RXRATE_r1(6),
      R => \^rrst\
    );
\RXRATE_r1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(7),
      Q => RXRATE_r1(7),
      R => \^rrst\
    );
\RXRATE_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(0),
      Q => RXRATE_r2(0),
      R => \^rrst\
    );
\RXRATE_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(1),
      Q => RXRATE_r2(1),
      R => \^rrst\
    );
\RXRATE_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(2),
      Q => RXRATE_r2(2),
      R => \^rrst\
    );
\RXRATE_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(3),
      Q => RXRATE_r2(3),
      R => \^rrst\
    );
\RXRATE_r2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(4),
      Q => RXRATE_r2(4),
      R => \^rrst\
    );
\RXRATE_r2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(5),
      Q => RXRATE_r2(5),
      R => \^rrst\
    );
\RXRATE_r2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(6),
      Q => RXRATE_r2(6),
      R => \^rrst\
    );
\RXRATE_r2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(7),
      Q => RXRATE_r2(7),
      R => \^rrst\
    );
\arb_state[0]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => arb_state(4),
      I1 => \arb_state_inferred__3/i__n_0\,
      O => \arb_state[0]_i_1__6_n_0\
    );
\arb_state[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0F0E00000F000"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => \arb_state_inferred__3/i__n_0\,
      I3 => arb_state(1),
      I4 => gpoFromGTsync_r(3),
      I5 => arb_state(0),
      O => \p_0_in__0\(1)
    );
\arb_state[1]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \idx_reg[1]_fret__0_n_0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg[1]_fret_n_0\,
      O => \en__2\(1)
    );
\arb_state[1]_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \arb_state[1]_i_4__5_n_0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \arb_state[1]_i_5__5_n_0\,
      O => \en__2\(0)
    );
\arb_state[1]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \en_reg_n_0_[7][0]\,
      I1 => \en_reg[6]_0\(0),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \en_reg[5]_1\(0),
      I4 => \idx_reg_n_0_[0]\,
      I5 => \en_reg_n_0_[4][0]\,
      O => \arb_state[1]_i_4__5_n_0\
    );
\arb_state[1]_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \en_reg_n_0_[3][0]\,
      I1 => \en_reg_n_0_[2][0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \en_reg[1]_2\(0),
      I4 => \idx_reg_n_0_[0]\,
      I5 => \en_reg[0]_3\(0),
      O => \arb_state[1]_i_5__5_n_0\
    );
\arb_state[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A080"
    )
        port map (
      I0 => \arb_state_inferred__3/i__n_0\,
      I1 => arb_state(2),
      I2 => gpoFromGTsync_r(3),
      I3 => arb_state(1),
      O => \p_0_in__0\(2)
    );
\arb_state[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \arb_state_inferred__3/i__n_0\,
      I1 => arb_state(3),
      I2 => \counter_reg_n_0_[7]\,
      I3 => \arb_state[3]_i_2__6_n_0\,
      O => \p_0_in__0\(3)
    );
\arb_state[3]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1010"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => arb_state(0),
      I3 => gpoFromGTsync_r(3),
      I4 => arb_state(2),
      O => \arb_state[3]_i_2__6_n_0\
    );
\arb_state[4]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \arb_state_inferred__3/i__n_0\,
      I1 => \counter_reg_n_0_[7]\,
      I2 => arb_state(3),
      O => \p_0_in__0\(4)
    );
\arb_state_inferred__3/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(1),
      I2 => arb_state(2),
      I3 => arb_state(3),
      I4 => arb_state(4),
      O => \arb_state_inferred__3/i__n_0\
    );
\arb_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \arb_state[0]_i_1__6_n_0\,
      Q => arb_state(0),
      S => \^rrst\
    );
\arb_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => arb_state(1),
      R => \^rrst\
    );
\arb_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => arb_state(2),
      R => \^rrst\
    );
\arb_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => arb_state(3),
      R => \^rrst\
    );
\arb_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => arb_state(4),
      R => \^rrst\
    );
\counter[0]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[0]\,
      O => \counter[0]_i_1__6_n_0\
    );
\counter[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[1]\,
      I2 => \counter_reg_n_0_[0]\,
      O => \counter[1]_i_1__6_n_0\
    );
\counter[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[1]\,
      I3 => \counter_reg_n_0_[0]\,
      O => \counter[2]_i_1__6_n_0\
    );
\counter[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[3]\,
      I2 => \counter_reg_n_0_[2]\,
      I3 => \counter_reg_n_0_[0]\,
      I4 => \counter_reg_n_0_[1]\,
      O => \counter[3]_i_1__6_n_0\
    );
\counter[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[4]\,
      I2 => \counter_reg_n_0_[3]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[0]\,
      I5 => \counter_reg_n_0_[2]\,
      O => \counter[4]_i_1__6_n_0\
    );
\counter[5]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[5]\,
      I2 => \counter[7]_i_3__6_n_0\,
      O => \counter[5]_i_1__6_n_0\
    );
\counter[6]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter[7]_i_3__6_n_0\,
      I2 => arb_state(3),
      I3 => \counter_reg_n_0_[6]\,
      O => \counter[6]_i_1__6_n_0\
    );
\counter[7]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000016"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(3),
      I2 => arb_state(2),
      I3 => arb_state(4),
      I4 => arb_state(1),
      O => counter
    );
\counter[7]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7080F000"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter[7]_i_3__6_n_0\,
      I2 => arb_state(3),
      I3 => \counter_reg_n_0_[7]\,
      I4 => \counter_reg_n_0_[6]\,
      O => \counter[7]_i_2__6_n_0\
    );
\counter[7]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[3]\,
      O => \counter[7]_i_3__6_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[0]_i_1__6_n_0\,
      Q => \counter_reg_n_0_[0]\,
      R => \^rrst\
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[1]_i_1__6_n_0\,
      Q => \counter_reg_n_0_[1]\,
      R => \^rrst\
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[2]_i_1__6_n_0\,
      Q => \counter_reg_n_0_[2]\,
      R => \^rrst\
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[3]_i_1__6_n_0\,
      Q => \counter_reg_n_0_[3]\,
      R => \^rrst\
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[4]_i_1__6_n_0\,
      Q => \counter_reg_n_0_[4]\,
      R => \^rrst\
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[5]_i_1__6_n_0\,
      Q => \counter_reg_n_0_[5]\,
      R => \^rrst\
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[6]_i_1__6_n_0\,
      Q => \counter_reg_n_0_[6]\,
      R => \^rrst\
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[7]_i_2__6_n_0\,
      Q => \counter_reg_n_0_[7]\,
      R => \^rrst\
    );
\en[0][0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \p_14_out__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[1]\,
      O => \en[0][0]_i_1__6_n_0\
    );
\en[0][0]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      O => \p_1_in__0\
    );
\en[0][1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg[0]_3\(1),
      O => \en[0][1]_i_1__6_n_0\
    );
\en[1][0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => request(1),
      O => \en[1][0]_i_1__6_n_0\
    );
\en[1][0]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \idx_reg_n_0_[0]\,
      I5 => \p_14_out__0\,
      O => \en[1][0]_i_2__6_n_0\
    );
\en[1][1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[1][0]_i_1__6_n_0\,
      I1 => \en_reg[1]_2\(1),
      I2 => \en[1][1]_i_2__5_n_0\,
      O => \en[1][1]_i_1__2_n_0\
    );
\en[1][1]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFEFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg[1]_2\(0),
      I5 => \en_reg[1]_2\(1),
      O => \en[1][1]_i_2__5_n_0\
    );
\en[2][0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \p_14_out__0\,
      I4 => request(2),
      O => \en[2][0]_i_1__6_n_0\
    );
\en[2][0]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \p_14_out__0\,
      O => \en[2][0]_i_2__6_n_0\
    );
\en[2][1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[2][0]_i_1__6_n_0\,
      I1 => \en_reg_n_0_[2][1]\,
      I2 => \en[2][1]_i_2__5_n_0\,
      O => \en[2][1]_i_1__2_n_0\
    );
\en[2][1]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFEFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg_n_0_[2][0]\,
      I5 => \en_reg_n_0_[2][1]\,
      O => \en[2][1]_i_2__5_n_0\
    );
\en[3][0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => request(3),
      O => \en[3][0]_i_1__6_n_0\
    );
\en[3][0]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8FFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => \p_14_out__0\,
      O => \en[3][0]_i_2__6_n_0\
    );
\en[3][1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[3][0]_i_1__6_n_0\,
      I1 => \en_reg_n_0_[3][1]\,
      I2 => \en[3][1]_i_2__2_n_0\,
      O => \en[3][1]_i_1__2_n_0\
    );
\en[3][1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg_n_0_[3][0]\,
      I5 => \en_reg_n_0_[3][1]\,
      O => \en[3][1]_i_2__2_n_0\
    );
\en[4][0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[2]\,
      I3 => \p_14_out__0\,
      I4 => request(4),
      O => \en[4][0]_i_1__6_n_0\
    );
\en[4][0]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => \p_14_out__0\,
      O => \en[4][0]_i_2__6_n_0\
    );
\en[4][1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[4][0]_i_1__6_n_0\,
      I1 => \en_reg_n_0_[4][1]\,
      I2 => \en[4][1]_i_2__6_n_0\,
      O => \en[4][1]_i_1__6_n_0\
    );
\en[4][1]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFEFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[2]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg_n_0_[4][0]\,
      I5 => \en_reg_n_0_[4][1]\,
      O => \en[4][1]_i_2__6_n_0\
    );
\en[5][0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => request(5),
      O => \en[5][0]_i_1__6_n_0\
    );
\en[5][0]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8FFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[2]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \p_14_out__0\,
      O => \en[5][0]_i_2__6_n_0\
    );
\en[5][1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[5][0]_i_1__6_n_0\,
      I1 => \en_reg[5]_1\(1),
      I2 => \en[5][1]_i_2__2_n_0\,
      O => \en[5][1]_i_1__6_n_0\
    );
\en[5][1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg[5]_1\(0),
      I5 => \en_reg[5]_1\(1),
      O => \en[5][1]_i_2__2_n_0\
    );
\en[6][0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0800"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => request(6),
      O => \en[6][0]_i_1__6_n_0\
    );
\en[6][0]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \p_14_out__0\,
      O => \en[6][0]_i_2__6_n_0\
    );
\en[6][1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[6][0]_i_1__6_n_0\,
      I1 => \en_reg[6]_0\(1),
      I2 => \en[6][1]_i_2__6_n_0\,
      O => \en[6][1]_i_1__6_n_0\
    );
\en[6][1]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7FFF7FF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg[6]_0\(0),
      I5 => \en_reg[6]_0\(1),
      O => \en[6][1]_i_2__6_n_0\
    );
\en[7][0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \p_14_out__0\,
      I4 => \p_0_in__1\,
      O => \en[7][0]_i_1__6_n_0\
    );
\en[7][0]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => \p_14_out__0\,
      O => \en[7][0]_i_2__6_n_0\
    );
\en[7][0]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gpoFromGTsync_r1,
      I1 => gpoFromGTsync_r2,
      O => \p_14_out__0\
    );
\en[7][1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[7][0]_i_1__6_n_0\,
      I1 => \en_reg_n_0_[7][1]\,
      I2 => \en[7][1]_i_2__6_n_0\,
      O => \en[7][1]_i_1__6_n_0\
    );
\en[7][1]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF7FFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg_n_0_[7][0]\,
      I5 => \en_reg_n_0_[7][1]\,
      O => \en[7][1]_i_2__6_n_0\
    );
\en_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[0][0]_i_1__6_n_0\,
      D => \p_1_in__0\,
      Q => \en_reg[0]_3\(0),
      R => \^rrst\
    );
\en_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[0][1]_i_1__6_n_0\,
      Q => \en_reg[0]_3\(1),
      R => \^rrst\
    );
\en_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[1][0]_i_1__6_n_0\,
      D => \en[1][0]_i_2__6_n_0\,
      Q => \en_reg[1]_2\(0),
      R => \^rrst\
    );
\en_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[1][1]_i_1__2_n_0\,
      Q => \en_reg[1]_2\(1),
      R => \^rrst\
    );
\en_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[2][0]_i_1__6_n_0\,
      D => \en[2][0]_i_2__6_n_0\,
      Q => \en_reg_n_0_[2][0]\,
      R => \^rrst\
    );
\en_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[2][1]_i_1__2_n_0\,
      Q => \en_reg_n_0_[2][1]\,
      R => \^rrst\
    );
\en_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[3][0]_i_1__6_n_0\,
      D => \en[3][0]_i_2__6_n_0\,
      Q => \en_reg_n_0_[3][0]\,
      R => \^rrst\
    );
\en_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[3][1]_i_1__2_n_0\,
      Q => \en_reg_n_0_[3][1]\,
      R => \^rrst\
    );
\en_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[4][0]_i_1__6_n_0\,
      D => \en[4][0]_i_2__6_n_0\,
      Q => \en_reg_n_0_[4][0]\,
      R => \^rrst\
    );
\en_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[4][1]_i_1__6_n_0\,
      Q => \en_reg_n_0_[4][1]\,
      R => \^rrst\
    );
\en_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[5][0]_i_1__6_n_0\,
      D => \en[5][0]_i_2__6_n_0\,
      Q => \en_reg[5]_1\(0),
      R => \^rrst\
    );
\en_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[5][1]_i_1__6_n_0\,
      Q => \en_reg[5]_1\(1),
      R => \^rrst\
    );
\en_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[6][0]_i_1__6_n_0\,
      D => \en[6][0]_i_2__6_n_0\,
      Q => \en_reg[6]_0\(0),
      R => \^rrst\
    );
\en_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[6][1]_i_1__6_n_0\,
      Q => \en_reg[6]_0\(1),
      R => \^rrst\
    );
\en_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[7][0]_i_1__6_n_0\,
      D => \en[7][0]_i_2__6_n_0\,
      Q => \en_reg_n_0_[7][0]\,
      R => \^rrst\
    );
\en_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[7][1]_i_1__6_n_0\,
      Q => \en_reg_n_0_[7][1]\,
      R => \^rrst\
    );
\gpi_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => arb_state(0),
      I3 => \gpi_i_2__6_n_0\,
      I4 => gpi_6,
      I5 => \^gpi_1\(0),
      O => \gpi_i_1__6_n_0\
    );
\gpi_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => arb_state(3),
      I1 => arb_state(2),
      I2 => arb_state(4),
      O => \gpi_i_2__6_n_0\
    );
\gpi_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(1),
      I2 => arb_state(2),
      I3 => arb_state(3),
      I4 => arb_state(4),
      O => gpi_6
    );
gpi_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \gpi_i_1__6_n_0\,
      Q => \^gpi_1\(0),
      R => \^rrst\
    );
gpoFromGTsync_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpoFromGTsync_r(3),
      Q => gpoFromGTsync_r1,
      R => \^rrst\
    );
gpoFromGTsync_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpoFromGTsync_r1,
      Q => gpoFromGTsync_r2,
      R => \^rrst\
    );
\gpoFromGTsync_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(0),
      Q => gpoFromGTsync_r(0),
      R => '0'
    );
\gpoFromGTsync_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(1),
      Q => gpoFromGTsync_r(1),
      R => '0'
    );
\gpoFromGTsync_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(2),
      Q => gpoFromGTsync_r(2),
      R => '0'
    );
\gpoFromGTsync_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(3),
      Q => gpoFromGTsync_r(3),
      R => '0'
    );
\idx[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEF0F0"
    )
        port map (
      I0 => \en_reg_n_0_[7][1]\,
      I1 => \en_reg_n_0_[7][0]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => needService,
      I4 => idx,
      O => \idx[0]_i_1__6_n_0\
    );
\idx[1]_fret__0_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \en[7][1]_i_1__6_n_0\,
      I1 => \en[6][1]_i_1__6_n_0\,
      I2 => \idx[1]_i_1__6_n_0\,
      I3 => \en[5][1]_i_1__6_n_0\,
      I4 => \idx[0]_i_1__6_n_0\,
      I5 => \en[4][1]_i_1__6_n_0\,
      O => \idx[1]_fret__0_i_1__6_n_0\
    );
\idx[1]_fret_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \en[3][1]_i_1__2_n_0\,
      I1 => \en[2][1]_i_1__2_n_0\,
      I2 => \idx[1]_i_1__6_n_0\,
      I3 => \en[1][1]_i_1__2_n_0\,
      I4 => \idx[0]_i_1__6_n_0\,
      I5 => \en[0][1]_i_1__6_n_0\,
      O => \idx[1]_fret_i_1__6_n_0\
    );
\idx[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEEEEEFF00FF00"
    )
        port map (
      I0 => \en_reg_n_0_[7][1]\,
      I1 => \en_reg_n_0_[7][0]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => needService,
      I5 => idx,
      O => \idx[1]_i_1__6_n_0\
    );
\idx[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => arb_state(4),
      I1 => arb_state(2),
      I2 => arb_state(1),
      I3 => arb_state(3),
      I4 => arb_state(0),
      O => idx
    );
\idx[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFEEEEEEEEEEE"
    )
        port map (
      I0 => \en_reg_n_0_[7][1]\,
      I1 => \en_reg_n_0_[7][0]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => needService,
      O => \idx[2]_i_2__2_n_0\
    );
\idx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \idx[0]_i_1__6_n_0\,
      Q => \idx_reg_n_0_[0]\,
      R => \^rrst\
    );
\idx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_i_1__6_n_0\,
      Q => \idx_reg_n_0_[1]\,
      R => \^rrst\
    );
\idx_reg[1]_fret\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_fret_i_1__6_n_0\,
      Q => \idx_reg[1]_fret_n_0\,
      R => \^rrst\
    );
\idx_reg[1]_fret__0\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_fret__0_i_1__6_n_0\,
      Q => \idx_reg[1]_fret__0_n_0\,
      R => \^rrst\
    );
\idx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => idx,
      D => \idx[2]_i_2__2_n_0\,
      Q => \idx_reg_n_0_[2]\,
      R => \^rrst\
    );
\needService_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \needService_i_2__6_n_0\,
      I1 => \en_reg[0]_3\(1),
      I2 => \en_reg[0]_3\(0),
      I3 => \en_reg_n_0_[7][0]\,
      I4 => \needService_i_3__2_n_0\,
      O => \needService_i_1__6_n_0\
    );
\needService_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \en_reg[6]_0\(1),
      I1 => \en_reg[6]_0\(0),
      I2 => \en_reg[5]_1\(1),
      I3 => \en_reg[5]_1\(0),
      O => \needService_i_2__6_n_0\
    );
\needService_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \en_reg_n_0_[3][0]\,
      I1 => \en_reg_n_0_[4][0]\,
      I2 => \en_reg[1]_2\(0),
      I3 => \en_reg[1]_2\(1),
      I4 => \en_reg_n_0_[2][0]\,
      O => \needService_i_3__2_n_0\
    );
needService_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \needService_i_1__6_n_0\,
      Q => needService,
      R => \^rrst\
    );
\request[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MSTRXRESET_r1,
      I1 => MSTRXRESET_r2,
      O => p_0_out(0)
    );
\request[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MSTRXRESET_r2,
      I1 => MSTRXRESET_r1,
      O => p_0_out(1)
    );
\request[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RXPRERATECHANGE_r1,
      I1 => RXPRERATECHANGE_r2,
      O => p_0_out(2)
    );
\request[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RXPRERATECHANGE_r2,
      I1 => RXPRERATECHANGE_r1,
      O => p_0_out(3)
    );
\request[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RXDATAPATHRESET_r1,
      I1 => RXDATAPATHRESET_r2,
      O => p_0_out(4)
    );
\request[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RXDATAPATHRESET_r2,
      I1 => RXDATAPATHRESET_r1,
      O => p_0_out(5)
    );
\request[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxrate_is_zero_r1,
      I1 => rxrate_is_zero_r2,
      O => p_0_out(6)
    );
\request_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(0),
      Q => request(1),
      R => \^rrst\
    );
\request_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(1),
      Q => request(2),
      R => \^rrst\
    );
\request_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(2),
      Q => request(3),
      R => \^rrst\
    );
\request_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(3),
      Q => request(4),
      R => \^rrst\
    );
\request_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(4),
      Q => request(5),
      R => \^rrst\
    );
\request_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(5),
      Q => request(6),
      R => \^rrst\
    );
\request_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(6),
      Q => \p_0_in__1\,
      R => \^rrst\
    );
\rrst_r_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => apb3clk,
      CE => '1',
      D => '0',
      PRE => \^p_0_in\,
      Q => rrst_r(0)
    );
\rrst_r_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => apb3clk,
      CE => '1',
      D => rrst_r(0),
      PRE => \^p_0_in\,
      Q => rrst_r(1)
    );
\rrst_r_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => apb3clk,
      CE => '1',
      D => rrst_r(1),
      PRE => \^p_0_in\,
      Q => rrst_r(2)
    );
\rrst_r_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => apb3clk,
      CE => '1',
      D => rrst_r(2),
      PRE => \^p_0_in\,
      Q => \^rrst\
    );
\rxrate_counter[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => \rxrate_counter__0\(0),
      I2 => \rxrate_state[3]_i_2__2_n_0\,
      O => \rxrate_counter[0]_i_1__2_n_0\
    );
\rxrate_counter[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => \rxrate_state[3]_i_2__2_n_0\,
      I2 => \rxrate_counter__0\(0),
      I3 => \rxrate_counter__0\(1),
      O => \rxrate_counter[1]_i_1__2_n_0\
    );
\rxrate_counter[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222000"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => \rxrate_state[3]_i_2__2_n_0\,
      I2 => \rxrate_counter__0\(0),
      I3 => \rxrate_counter__0\(1),
      I4 => \rxrate_counter__0\(2),
      O => \rxrate_counter[2]_i_1__2_n_0\
    );
\rxrate_counter[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0114"
    )
        port map (
      I0 => \rxrate_state_reg_n_0_[3]\,
      I1 => rxrate_state(1),
      I2 => rxrate_state(2),
      I3 => rxrate_state(0),
      O => rxrate_counter
    );
\rxrate_counter[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222220000000"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => \rxrate_state[3]_i_2__2_n_0\,
      I2 => \rxrate_counter__0\(1),
      I3 => \rxrate_counter__0\(0),
      I4 => \rxrate_counter__0\(2),
      I5 => \rxrate_counter_reg_n_0_[3]\,
      O => \rxrate_counter[3]_i_2__2_n_0\
    );
\rxrate_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => rxrate_counter,
      D => \rxrate_counter[0]_i_1__2_n_0\,
      Q => \rxrate_counter__0\(0),
      R => \^rrst\
    );
\rxrate_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => rxrate_counter,
      D => \rxrate_counter[1]_i_1__2_n_0\,
      Q => \rxrate_counter__0\(1),
      R => \^rrst\
    );
\rxrate_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => rxrate_counter,
      D => \rxrate_counter[2]_i_1__2_n_0\,
      Q => \rxrate_counter__0\(2),
      R => \^rrst\
    );
\rxrate_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => rxrate_counter,
      D => \rxrate_counter[3]_i_2__2_n_0\,
      Q => \rxrate_counter_reg_n_0_[3]\,
      R => \^rrst\
    );
\rxrate_is_zero_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0010"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => rxrate_state(0),
      I2 => \rxrate_state_reg_n_0_[3]\,
      I3 => rxrate_state(1),
      I4 => \rxrate_is_zero__0\,
      O => \rxrate_is_zero_i_1__2_n_0\
    );
rxrate_is_zero_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \rxrate_is_zero__0\,
      Q => rxrate_is_zero_r1,
      R => \^rrst\
    );
rxrate_is_zero_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => rxrate_is_zero_r1,
      Q => rxrate_is_zero_r2,
      R => \^rrst\
    );
rxrate_is_zero_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \rxrate_is_zero_i_1__2_n_0\,
      Q => \rxrate_is_zero__0\,
      R => \^rrst\
    );
\rxrate_state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFEBEB"
    )
        port map (
      I0 => \rxrate_state_reg_n_0_[3]\,
      I1 => rxrate_state(1),
      I2 => rxrate_state(2),
      I3 => \rxrate_state[1]_i_2__2_n_0\,
      I4 => rxrate_state(0),
      O => p_0_in_4(0)
    );
\rxrate_state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000303088"
    )
        port map (
      I0 => \rxrate_state[1]_i_2__2_n_0\,
      I1 => rxrate_state(0),
      I2 => \rxrate_state[3]_i_2__2_n_0\,
      I3 => rxrate_state(2),
      I4 => rxrate_state(1),
      I5 => \rxrate_state_reg_n_0_[3]\,
      O => p_0_in_4(1)
    );
\rxrate_state[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => RXRATE_r1(7),
      I1 => RXRATE_r2(7),
      I2 => RXRATE_r1(6),
      I3 => RXRATE_r2(6),
      I4 => \rxrate_state[1]_i_3__2_n_0\,
      I5 => \rxrate_state[1]_i_4__2_n_0\,
      O => \rxrate_state[1]_i_2__2_n_0\
    );
\rxrate_state[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => RXRATE_r2(3),
      I1 => RXRATE_r1(3),
      I2 => RXRATE_r1(5),
      I3 => RXRATE_r2(5),
      I4 => RXRATE_r1(4),
      I5 => RXRATE_r2(4),
      O => \rxrate_state[1]_i_3__2_n_0\
    );
\rxrate_state[1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => RXRATE_r2(0),
      I1 => RXRATE_r1(0),
      I2 => RXRATE_r1(2),
      I3 => RXRATE_r2(2),
      I4 => RXRATE_r1(1),
      I5 => RXRATE_r2(1),
      O => \rxrate_state[1]_i_4__2_n_0\
    );
\rxrate_state[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000510"
    )
        port map (
      I0 => \rxrate_state[3]_i_2__2_n_0\,
      I1 => \rxrate_counter_reg_n_0_[3]\,
      I2 => rxrate_state(2),
      I3 => rxrate_state(1),
      I4 => rxrate_state(0),
      I5 => \rxrate_state_reg_n_0_[3]\,
      O => \rxrate_state[2]_i_1__2_n_0\
    );
\rxrate_state[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => rxrate_state(1),
      I1 => \rxrate_state[3]_i_2__2_n_0\,
      I2 => \rxrate_counter_reg_n_0_[3]\,
      I3 => rxrate_state(2),
      I4 => \rxrate_state_reg_n_0_[3]\,
      I5 => rxrate_state(0),
      O => p_0_in_4(3)
    );
\rxrate_state[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => RXRATE_r2(0),
      I1 => RXRATE_r2(1),
      I2 => RXRATE_r2(2),
      I3 => RXRATE_r2(3),
      I4 => \rxrate_state[3]_i_3__2_n_0\,
      O => \rxrate_state[3]_i_2__2_n_0\
    );
\rxrate_state[3]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => RXRATE_r2(6),
      I1 => RXRATE_r2(7),
      I2 => RXRATE_r2(5),
      I3 => RXRATE_r2(4),
      O => \rxrate_state[3]_i_3__2_n_0\
    );
\rxrate_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => p_0_in_4(0),
      Q => rxrate_state(0),
      S => \^rrst\
    );
\rxrate_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => p_0_in_4(1),
      Q => rxrate_state(1),
      R => \^rrst\
    );
\rxrate_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \rxrate_state[2]_i_1__2_n_0\,
      Q => rxrate_state(2),
      R => \^rrst\
    );
\rxrate_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => p_0_in_4(3),
      Q => \rxrate_state_reg_n_0_[3]\,
      R => \^rrst\
    );
\state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \rrst_r_reg[3]_0\(0),
      I1 => gtpowergood_int,
      O => \^p_0_in\
    );
\synch_vec_rxrate[0].RXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__190\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(0),
      src_rst => '0'
    );
\synch_vec_rxrate[1].RXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__191\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(1),
      src_rst => '0'
    );
\synch_vec_rxrate[2].RXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__192\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(2),
      src_rst => '0'
    );
\synch_vec_rxrate[3].RXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__193\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(3),
      src_rst => '0'
    );
\synch_vec_rxrate[4].RXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__194\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(4),
      src_rst => '0'
    );
\synch_vec_rxrate[5].RXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__195\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(5),
      src_rst => '0'
    );
\synch_vec_rxrate[6].RXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__196\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(6),
      src_rst => '0'
    );
\synch_vec_rxrate[7].RXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__197\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(7),
      src_rst => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_rx_function__xdcDup__1\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 );
    GPI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch0_rxrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    apb3clk : in STD_LOGIC;
    \^gpi\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_rxmstreset : in STD_LOGIC;
    ch0_rxmstdatapathreset : in STD_LOGIC;
    rrst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_rx_function__xdcDup__1\ : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_rx_function";
end \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_rx_function__xdcDup__1\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_rx_function__xdcDup__1\ is
  signal \Command[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \Command[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \Command[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \Command[2]_i_2_n_0\ : STD_LOGIC;
  signal \^gpi_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal MSTRXRESET_r1 : STD_LOGIC;
  signal MSTRXRESET_r2 : STD_LOGIC;
  signal MSTRXRESET_sync : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal RXDATAPATHRESET_r1 : STD_LOGIC;
  signal RXDATAPATHRESET_r2 : STD_LOGIC;
  signal RXDATAPATHRESET_sync : STD_LOGIC;
  signal RXPRERATECHANGE_r1 : STD_LOGIC;
  signal RXPRERATECHANGE_r2 : STD_LOGIC;
  signal RXPRERATECHANGE_sync : STD_LOGIC;
  signal RXRATE_r1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RXRATE_r2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RXRATE_sync : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal arb_state : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \arb_state[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_5__2_n_0\ : STD_LOGIC;
  signal \arb_state[3]_i_2__3_n_0\ : STD_LOGIC;
  signal \arb_state_inferred__3/i__n_0\ : STD_LOGIC;
  signal counter : STD_LOGIC;
  signal \counter[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter[7]_i_2__3_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__3_n_0\ : STD_LOGIC;
  signal \counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \en[0][0]_i_1__3_n_0\ : STD_LOGIC;
  signal \en[0][1]_i_1__3_n_0\ : STD_LOGIC;
  signal \en[1][0]_i_1__3_n_0\ : STD_LOGIC;
  signal \en[1][0]_i_2__3_n_0\ : STD_LOGIC;
  signal \en[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \en[1][1]_i_2__2_n_0\ : STD_LOGIC;
  signal \en[2][0]_i_1__3_n_0\ : STD_LOGIC;
  signal \en[2][0]_i_2__3_n_0\ : STD_LOGIC;
  signal \en[2][1]_i_1_n_0\ : STD_LOGIC;
  signal \en[2][1]_i_2__2_n_0\ : STD_LOGIC;
  signal \en[3][0]_i_1__3_n_0\ : STD_LOGIC;
  signal \en[3][0]_i_2__3_n_0\ : STD_LOGIC;
  signal \en[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \en[3][1]_i_2_n_0\ : STD_LOGIC;
  signal \en[4][0]_i_1__3_n_0\ : STD_LOGIC;
  signal \en[4][0]_i_2__3_n_0\ : STD_LOGIC;
  signal \en[4][1]_i_1__3_n_0\ : STD_LOGIC;
  signal \en[4][1]_i_2__3_n_0\ : STD_LOGIC;
  signal \en[5][0]_i_1__3_n_0\ : STD_LOGIC;
  signal \en[5][0]_i_2__3_n_0\ : STD_LOGIC;
  signal \en[5][1]_i_1__3_n_0\ : STD_LOGIC;
  signal \en[5][1]_i_2_n_0\ : STD_LOGIC;
  signal \en[6][0]_i_1__3_n_0\ : STD_LOGIC;
  signal \en[6][0]_i_2__3_n_0\ : STD_LOGIC;
  signal \en[6][1]_i_1__3_n_0\ : STD_LOGIC;
  signal \en[6][1]_i_2__3_n_0\ : STD_LOGIC;
  signal \en[7][0]_i_1__3_n_0\ : STD_LOGIC;
  signal \en[7][0]_i_2__3_n_0\ : STD_LOGIC;
  signal \en[7][1]_i_1__3_n_0\ : STD_LOGIC;
  signal \en[7][1]_i_2__3_n_0\ : STD_LOGIC;
  signal \en__2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[0]_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[1]_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[5]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[6]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[7][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[7][1]\ : STD_LOGIC;
  signal gpi_5 : STD_LOGIC;
  signal \gpi_i_1__3_n_0\ : STD_LOGIC;
  signal \gpi_i_2__3_n_0\ : STD_LOGIC;
  signal \^gpo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gpoFromGTsync_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of gpoFromGTsync_r : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of gpoFromGTsync_r : signal is "true";
  signal gpoFromGTsync_r1 : STD_LOGIC;
  signal gpoFromGTsync_r2 : STD_LOGIC;
  signal gpo_4 : STD_LOGIC;
  signal idx : STD_LOGIC;
  signal \idx[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \idx[1]_fret__0_i_1__3_n_0\ : STD_LOGIC;
  signal \idx[1]_fret_i_1__3_n_0\ : STD_LOGIC;
  signal \idx[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \idx[2]_i_2_n_0\ : STD_LOGIC;
  signal \idx_reg[1]_fret__0_n_0\ : STD_LOGIC;
  signal \idx_reg[1]_fret_n_0\ : STD_LOGIC;
  signal \idx_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_reg_n_0_[2]\ : STD_LOGIC;
  signal needService : STD_LOGIC;
  signal \needService_i_1__3_n_0\ : STD_LOGIC;
  signal \needService_i_2__3_n_0\ : STD_LOGIC;
  signal needService_i_3_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \p_0_in__1\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \p_14_out__0\ : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC;
  signal request : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal rxrate_counter : STD_LOGIC;
  signal \rxrate_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxrate_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxrate_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxrate_counter[3]_i_2_n_0\ : STD_LOGIC;
  signal \rxrate_counter__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rxrate_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxrate_is_zero__0\ : STD_LOGIC;
  signal rxrate_is_zero_i_1_n_0 : STD_LOGIC;
  signal rxrate_is_zero_r1 : STD_LOGIC;
  signal rxrate_is_zero_r2 : STD_LOGIC;
  signal rxrate_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rxrate_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \rxrate_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \rxrate_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \rxrate_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxrate_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \rxrate_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \rxrate_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Command[0]_i_1__3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \Command[2]_i_2\ : label is "soft_lutpair28";
  attribute DEF_VAL : string;
  attribute DEF_VAL of MSTRXRESET_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of MSTRXRESET_xpm_internal_sync : label is 3;
  attribute INIT : string;
  attribute INIT of MSTRXRESET_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of MSTRXRESET_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of MSTRXRESET_xpm_internal_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of MSTRXRESET_xpm_internal_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of MSTRXRESET_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of MSTRXRESET_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of RXDATAPATHRESET_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF of RXDATAPATHRESET_xpm_internal_sync : label is 3;
  attribute INIT of RXDATAPATHRESET_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF of RXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of RXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute VERSION of RXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute XPM_CDC of RXDATAPATHRESET_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of RXDATAPATHRESET_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of RXPRERATECHANGE_xpm_internal_sync : label is "1'b0";
  attribute DEST_SYNC_FF of RXPRERATECHANGE_xpm_internal_sync : label is 3;
  attribute INIT of RXPRERATECHANGE_xpm_internal_sync : label is "0";
  attribute INIT_SYNC_FF of RXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of RXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute VERSION of RXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute XPM_CDC of RXPRERATECHANGE_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of RXPRERATECHANGE_xpm_internal_sync : label is "TRUE";
  attribute SOFT_HLUTNM of \arb_state[1]_i_3__2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \arb_state[3]_i_1__3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \arb_state[4]_i_1__3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \arb_state_inferred__3/i_\ : label is "soft_lutpair24";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \arb_state_reg[0]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[1]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[2]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[3]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[4]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute SOFT_HLUTNM of \counter[1]_i_1__3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \counter[2]_i_1__3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \counter[3]_i_1__3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \counter[5]_i_1__3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \counter[6]_i_1__3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \counter[7]_i_2__3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \counter[7]_i_3__3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \en[0][0]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \en[6][1]_i_1__3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \gpi_i_2__3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of gpi_i_3 : label is "soft_lutpair24";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gpoFromGTsync_r_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[3]\ : label is "NO";
  attribute SOFT_HLUTNM of \needService_i_2__3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \request[1]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \request[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \request[3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \request[4]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \request[5]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \request[6]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \rxrate_counter[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \rxrate_counter[2]_i_1\ : label is "soft_lutpair21";
  attribute FSM_ENCODED_STATES of \rxrate_state_reg[0]\ : label is "RXRATE_START:00001,RXRATE_STATE1:00010,RXRATE_STATE2:00100,RXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \rxrate_state_reg[1]\ : label is "RXRATE_START:00001,RXRATE_STATE1:00010,RXRATE_STATE2:00100,RXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \rxrate_state_reg[2]\ : label is "RXRATE_START:00001,RXRATE_STATE1:00010,RXRATE_STATE2:00100,RXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \rxrate_state_reg[3]\ : label is "RXRATE_START:00001,RXRATE_STATE1:00010,RXRATE_STATE2:00100,RXRATE_STATE3:01000";
  attribute DEF_VAL of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is "TRUE";
begin
  GPI(0) <= \^gpi_1\(0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  gpo(0) <= \^gpo\(0);
  \out\(2 downto 0) <= gpoFromGTsync_r(2 downto 0);
\Command[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => \idx_reg_n_0_[0]\,
      O => \Command[0]_i_1__3_n_0\
    );
\Command[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => \idx_reg_n_0_[1]\,
      O => \Command[1]_i_1__3_n_0\
    );
\Command[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(2),
      I2 => arb_state(1),
      I3 => arb_state(3),
      I4 => arb_state(4),
      O => \Command[2]_i_1__3_n_0\
    );
\Command[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => \idx_reg_n_0_[2]\,
      O => \Command[2]_i_2_n_0\
    );
\Command_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[2]_i_1__3_n_0\,
      D => \Command[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => rrst
    );
\Command_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[2]_i_1__3_n_0\,
      D => \Command[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => rrst
    );
\Command_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[2]_i_1__3_n_0\,
      D => \Command[2]_i_2_n_0\,
      Q => \^q\(2),
      R => rrst
    );
MSTRXRESET_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => MSTRXRESET_sync,
      Q => MSTRXRESET_r1,
      R => rrst
    );
MSTRXRESET_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => MSTRXRESET_r1,
      Q => MSTRXRESET_r2,
      R => rrst
    );
MSTRXRESET_xpm_internal_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__168\
     port map (
      dest_clk => apb3clk,
      dest_rst => MSTRXRESET_sync,
      src_rst => ch0_rxmstreset
    );
RXDATAPATHRESET_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXDATAPATHRESET_sync,
      Q => RXDATAPATHRESET_r1,
      R => rrst
    );
RXDATAPATHRESET_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXDATAPATHRESET_r1,
      Q => RXDATAPATHRESET_r2,
      R => rrst
    );
RXDATAPATHRESET_xpm_internal_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__169\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXDATAPATHRESET_sync,
      src_rst => ch0_rxmstdatapathreset
    );
RXPRERATECHANGE_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXPRERATECHANGE_sync,
      Q => RXPRERATECHANGE_r1,
      R => rrst
    );
RXPRERATECHANGE_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXPRERATECHANGE_r1,
      Q => RXPRERATECHANGE_r2,
      R => rrst
    );
RXPRERATECHANGE_xpm_internal_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__22\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXPRERATECHANGE_sync,
      src_rst => \^gpi\(0)
    );
\RXRATE_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(0),
      Q => RXRATE_r1(0),
      R => rrst
    );
\RXRATE_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(1),
      Q => RXRATE_r1(1),
      R => rrst
    );
\RXRATE_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(2),
      Q => RXRATE_r1(2),
      R => rrst
    );
\RXRATE_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(3),
      Q => RXRATE_r1(3),
      R => rrst
    );
\RXRATE_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(4),
      Q => RXRATE_r1(4),
      R => rrst
    );
\RXRATE_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(5),
      Q => RXRATE_r1(5),
      R => rrst
    );
\RXRATE_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(6),
      Q => RXRATE_r1(6),
      R => rrst
    );
\RXRATE_r1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(7),
      Q => RXRATE_r1(7),
      R => rrst
    );
\RXRATE_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(0),
      Q => RXRATE_r2(0),
      R => rrst
    );
\RXRATE_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(1),
      Q => RXRATE_r2(1),
      R => rrst
    );
\RXRATE_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(2),
      Q => RXRATE_r2(2),
      R => rrst
    );
\RXRATE_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(3),
      Q => RXRATE_r2(3),
      R => rrst
    );
\RXRATE_r2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(4),
      Q => RXRATE_r2(4),
      R => rrst
    );
\RXRATE_r2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(5),
      Q => RXRATE_r2(5),
      R => rrst
    );
\RXRATE_r2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(6),
      Q => RXRATE_r2(6),
      R => rrst
    );
\RXRATE_r2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(7),
      Q => RXRATE_r2(7),
      R => rrst
    );
\arb_state[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => arb_state(4),
      I1 => \arb_state_inferred__3/i__n_0\,
      O => \arb_state[0]_i_1__3_n_0\
    );
\arb_state[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0F0E00000F000"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => \arb_state_inferred__3/i__n_0\,
      I3 => arb_state(1),
      I4 => gpoFromGTsync_r(3),
      I5 => arb_state(0),
      O => \p_0_in__0\(1)
    );
\arb_state[1]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \idx_reg[1]_fret__0_n_0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg[1]_fret_n_0\,
      O => \en__2\(1)
    );
\arb_state[1]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \arb_state[1]_i_4__2_n_0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \arb_state[1]_i_5__2_n_0\,
      O => \en__2\(0)
    );
\arb_state[1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \en_reg_n_0_[7][0]\,
      I1 => \en_reg[6]_0\(0),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \en_reg[5]_1\(0),
      I4 => \idx_reg_n_0_[0]\,
      I5 => \en_reg_n_0_[4][0]\,
      O => \arb_state[1]_i_4__2_n_0\
    );
\arb_state[1]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \en_reg_n_0_[3][0]\,
      I1 => \en_reg_n_0_[2][0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \en_reg[1]_2\(0),
      I4 => \idx_reg_n_0_[0]\,
      I5 => \en_reg[0]_3\(0),
      O => \arb_state[1]_i_5__2_n_0\
    );
\arb_state[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A080"
    )
        port map (
      I0 => \arb_state_inferred__3/i__n_0\,
      I1 => arb_state(2),
      I2 => gpoFromGTsync_r(3),
      I3 => arb_state(1),
      O => \p_0_in__0\(2)
    );
\arb_state[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \arb_state_inferred__3/i__n_0\,
      I1 => arb_state(3),
      I2 => \counter_reg_n_0_[7]\,
      I3 => \arb_state[3]_i_2__3_n_0\,
      O => \p_0_in__0\(3)
    );
\arb_state[3]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1010"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => arb_state(0),
      I3 => gpoFromGTsync_r(3),
      I4 => arb_state(2),
      O => \arb_state[3]_i_2__3_n_0\
    );
\arb_state[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \arb_state_inferred__3/i__n_0\,
      I1 => \counter_reg_n_0_[7]\,
      I2 => arb_state(3),
      O => \p_0_in__0\(4)
    );
\arb_state_inferred__3/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(1),
      I2 => arb_state(2),
      I3 => arb_state(3),
      I4 => arb_state(4),
      O => \arb_state_inferred__3/i__n_0\
    );
\arb_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \arb_state[0]_i_1__3_n_0\,
      Q => arb_state(0),
      S => rrst
    );
\arb_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => arb_state(1),
      R => rrst
    );
\arb_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => arb_state(2),
      R => rrst
    );
\arb_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => arb_state(3),
      R => rrst
    );
\arb_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => arb_state(4),
      R => rrst
    );
\counter[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[0]\,
      O => \counter[0]_i_1__3_n_0\
    );
\counter[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[1]\,
      I2 => \counter_reg_n_0_[0]\,
      O => \counter[1]_i_1__3_n_0\
    );
\counter[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[1]\,
      I3 => \counter_reg_n_0_[0]\,
      O => \counter[2]_i_1__3_n_0\
    );
\counter[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[3]\,
      I2 => \counter_reg_n_0_[2]\,
      I3 => \counter_reg_n_0_[0]\,
      I4 => \counter_reg_n_0_[1]\,
      O => \counter[3]_i_1__3_n_0\
    );
\counter[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[4]\,
      I2 => \counter_reg_n_0_[3]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[0]\,
      I5 => \counter_reg_n_0_[2]\,
      O => \counter[4]_i_1__3_n_0\
    );
\counter[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[5]\,
      I2 => \counter[7]_i_3__3_n_0\,
      O => \counter[5]_i_1__3_n_0\
    );
\counter[6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter[7]_i_3__3_n_0\,
      I2 => arb_state(3),
      I3 => \counter_reg_n_0_[6]\,
      O => \counter[6]_i_1__3_n_0\
    );
\counter[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000016"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(3),
      I2 => arb_state(2),
      I3 => arb_state(4),
      I4 => arb_state(1),
      O => counter
    );
\counter[7]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7080F000"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter[7]_i_3__3_n_0\,
      I2 => arb_state(3),
      I3 => \counter_reg_n_0_[7]\,
      I4 => \counter_reg_n_0_[6]\,
      O => \counter[7]_i_2__3_n_0\
    );
\counter[7]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[3]\,
      O => \counter[7]_i_3__3_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[0]_i_1__3_n_0\,
      Q => \counter_reg_n_0_[0]\,
      R => rrst
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[1]_i_1__3_n_0\,
      Q => \counter_reg_n_0_[1]\,
      R => rrst
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[2]_i_1__3_n_0\,
      Q => \counter_reg_n_0_[2]\,
      R => rrst
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[3]_i_1__3_n_0\,
      Q => \counter_reg_n_0_[3]\,
      R => rrst
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[4]_i_1__3_n_0\,
      Q => \counter_reg_n_0_[4]\,
      R => rrst
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[5]_i_1__3_n_0\,
      Q => \counter_reg_n_0_[5]\,
      R => rrst
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[6]_i_1__3_n_0\,
      Q => \counter_reg_n_0_[6]\,
      R => rrst
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[7]_i_2__3_n_0\,
      Q => \counter_reg_n_0_[7]\,
      R => rrst
    );
\en[0][0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \p_14_out__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[1]\,
      O => \en[0][0]_i_1__3_n_0\
    );
\en[0][0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      O => \p_1_in__0\
    );
\en[0][1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg[0]_3\(1),
      O => \en[0][1]_i_1__3_n_0\
    );
\en[1][0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => request(1),
      O => \en[1][0]_i_1__3_n_0\
    );
\en[1][0]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \idx_reg_n_0_[0]\,
      I5 => \p_14_out__0\,
      O => \en[1][0]_i_2__3_n_0\
    );
\en[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[1][0]_i_1__3_n_0\,
      I1 => \en_reg[1]_2\(1),
      I2 => \en[1][1]_i_2__2_n_0\,
      O => \en[1][1]_i_1_n_0\
    );
\en[1][1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFEFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg[1]_2\(0),
      I5 => \en_reg[1]_2\(1),
      O => \en[1][1]_i_2__2_n_0\
    );
\en[2][0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \p_14_out__0\,
      I4 => request(2),
      O => \en[2][0]_i_1__3_n_0\
    );
\en[2][0]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \p_14_out__0\,
      O => \en[2][0]_i_2__3_n_0\
    );
\en[2][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[2][0]_i_1__3_n_0\,
      I1 => \en_reg_n_0_[2][1]\,
      I2 => \en[2][1]_i_2__2_n_0\,
      O => \en[2][1]_i_1_n_0\
    );
\en[2][1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFEFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg_n_0_[2][0]\,
      I5 => \en_reg_n_0_[2][1]\,
      O => \en[2][1]_i_2__2_n_0\
    );
\en[3][0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => request(3),
      O => \en[3][0]_i_1__3_n_0\
    );
\en[3][0]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8FFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => \p_14_out__0\,
      O => \en[3][0]_i_2__3_n_0\
    );
\en[3][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[3][0]_i_1__3_n_0\,
      I1 => \en_reg_n_0_[3][1]\,
      I2 => \en[3][1]_i_2_n_0\,
      O => \en[3][1]_i_1_n_0\
    );
\en[3][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg_n_0_[3][0]\,
      I5 => \en_reg_n_0_[3][1]\,
      O => \en[3][1]_i_2_n_0\
    );
\en[4][0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[2]\,
      I3 => \p_14_out__0\,
      I4 => request(4),
      O => \en[4][0]_i_1__3_n_0\
    );
\en[4][0]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => \p_14_out__0\,
      O => \en[4][0]_i_2__3_n_0\
    );
\en[4][1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[4][0]_i_1__3_n_0\,
      I1 => \en_reg_n_0_[4][1]\,
      I2 => \en[4][1]_i_2__3_n_0\,
      O => \en[4][1]_i_1__3_n_0\
    );
\en[4][1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFEFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[2]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg_n_0_[4][0]\,
      I5 => \en_reg_n_0_[4][1]\,
      O => \en[4][1]_i_2__3_n_0\
    );
\en[5][0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => request(5),
      O => \en[5][0]_i_1__3_n_0\
    );
\en[5][0]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8FFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[2]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \p_14_out__0\,
      O => \en[5][0]_i_2__3_n_0\
    );
\en[5][1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[5][0]_i_1__3_n_0\,
      I1 => \en_reg[5]_1\(1),
      I2 => \en[5][1]_i_2_n_0\,
      O => \en[5][1]_i_1__3_n_0\
    );
\en[5][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg[5]_1\(0),
      I5 => \en_reg[5]_1\(1),
      O => \en[5][1]_i_2_n_0\
    );
\en[6][0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0800"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => request(6),
      O => \en[6][0]_i_1__3_n_0\
    );
\en[6][0]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \p_14_out__0\,
      O => \en[6][0]_i_2__3_n_0\
    );
\en[6][1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[6][0]_i_1__3_n_0\,
      I1 => \en_reg[6]_0\(1),
      I2 => \en[6][1]_i_2__3_n_0\,
      O => \en[6][1]_i_1__3_n_0\
    );
\en[6][1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7FFF7FF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg[6]_0\(0),
      I5 => \en_reg[6]_0\(1),
      O => \en[6][1]_i_2__3_n_0\
    );
\en[7][0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \p_14_out__0\,
      I4 => \p_0_in__1\,
      O => \en[7][0]_i_1__3_n_0\
    );
\en[7][0]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => \p_14_out__0\,
      O => \en[7][0]_i_2__3_n_0\
    );
\en[7][0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gpoFromGTsync_r1,
      I1 => gpoFromGTsync_r2,
      O => \p_14_out__0\
    );
\en[7][1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[7][0]_i_1__3_n_0\,
      I1 => \en_reg_n_0_[7][1]\,
      I2 => \en[7][1]_i_2__3_n_0\,
      O => \en[7][1]_i_1__3_n_0\
    );
\en[7][1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF7FFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg_n_0_[7][0]\,
      I5 => \en_reg_n_0_[7][1]\,
      O => \en[7][1]_i_2__3_n_0\
    );
\en_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[0][0]_i_1__3_n_0\,
      D => \p_1_in__0\,
      Q => \en_reg[0]_3\(0),
      R => rrst
    );
\en_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[0][1]_i_1__3_n_0\,
      Q => \en_reg[0]_3\(1),
      R => rrst
    );
\en_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[1][0]_i_1__3_n_0\,
      D => \en[1][0]_i_2__3_n_0\,
      Q => \en_reg[1]_2\(0),
      R => rrst
    );
\en_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[1][1]_i_1_n_0\,
      Q => \en_reg[1]_2\(1),
      R => rrst
    );
\en_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[2][0]_i_1__3_n_0\,
      D => \en[2][0]_i_2__3_n_0\,
      Q => \en_reg_n_0_[2][0]\,
      R => rrst
    );
\en_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[2][1]_i_1_n_0\,
      Q => \en_reg_n_0_[2][1]\,
      R => rrst
    );
\en_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[3][0]_i_1__3_n_0\,
      D => \en[3][0]_i_2__3_n_0\,
      Q => \en_reg_n_0_[3][0]\,
      R => rrst
    );
\en_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[3][1]_i_1_n_0\,
      Q => \en_reg_n_0_[3][1]\,
      R => rrst
    );
\en_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[4][0]_i_1__3_n_0\,
      D => \en[4][0]_i_2__3_n_0\,
      Q => \en_reg_n_0_[4][0]\,
      R => rrst
    );
\en_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[4][1]_i_1__3_n_0\,
      Q => \en_reg_n_0_[4][1]\,
      R => rrst
    );
\en_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[5][0]_i_1__3_n_0\,
      D => \en[5][0]_i_2__3_n_0\,
      Q => \en_reg[5]_1\(0),
      R => rrst
    );
\en_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[5][1]_i_1__3_n_0\,
      Q => \en_reg[5]_1\(1),
      R => rrst
    );
\en_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[6][0]_i_1__3_n_0\,
      D => \en[6][0]_i_2__3_n_0\,
      Q => \en_reg[6]_0\(0),
      R => rrst
    );
\en_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[6][1]_i_1__3_n_0\,
      Q => \en_reg[6]_0\(1),
      R => rrst
    );
\en_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[7][0]_i_1__3_n_0\,
      D => \en[7][0]_i_2__3_n_0\,
      Q => \en_reg_n_0_[7][0]\,
      R => rrst
    );
\en_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[7][1]_i_1__3_n_0\,
      Q => \en_reg_n_0_[7][1]\,
      R => rrst
    );
\gpi_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => arb_state(0),
      I3 => \gpi_i_2__3_n_0\,
      I4 => gpi_5,
      I5 => \^gpi_1\(0),
      O => \gpi_i_1__3_n_0\
    );
\gpi_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => arb_state(3),
      I1 => arb_state(2),
      I2 => arb_state(4),
      O => \gpi_i_2__3_n_0\
    );
gpi_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(1),
      I2 => arb_state(2),
      I3 => arb_state(3),
      I4 => arb_state(4),
      O => gpi_5
    );
gpi_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \gpi_i_1__3_n_0\,
      Q => \^gpi_1\(0),
      R => rrst
    );
gpoFromGTsync_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpoFromGTsync_r(3),
      Q => gpoFromGTsync_r1,
      R => rrst
    );
gpoFromGTsync_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpoFromGTsync_r1,
      Q => gpoFromGTsync_r2,
      R => rrst
    );
\gpoFromGTsync_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(0),
      Q => gpoFromGTsync_r(0),
      R => '0'
    );
\gpoFromGTsync_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(1),
      Q => gpoFromGTsync_r(1),
      R => '0'
    );
\gpoFromGTsync_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(2),
      Q => gpoFromGTsync_r(2),
      R => '0'
    );
\gpoFromGTsync_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(3),
      Q => gpoFromGTsync_r(3),
      R => '0'
    );
\gpo_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8EAAAAA"
    )
        port map (
      I0 => \^gpo\(0),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => gpoFromGTsync_r(3),
      O => gpo_4
    );
gpo_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpo_4,
      Q => \^gpo\(0),
      R => rrst
    );
\idx[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEF0F0"
    )
        port map (
      I0 => \en_reg_n_0_[7][1]\,
      I1 => \en_reg_n_0_[7][0]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => needService,
      I4 => idx,
      O => \idx[0]_i_1__3_n_0\
    );
\idx[1]_fret__0_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \en[7][1]_i_1__3_n_0\,
      I1 => \en[6][1]_i_1__3_n_0\,
      I2 => \idx[1]_i_1__3_n_0\,
      I3 => \en[5][1]_i_1__3_n_0\,
      I4 => \idx[0]_i_1__3_n_0\,
      I5 => \en[4][1]_i_1__3_n_0\,
      O => \idx[1]_fret__0_i_1__3_n_0\
    );
\idx[1]_fret_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \en[3][1]_i_1_n_0\,
      I1 => \en[2][1]_i_1_n_0\,
      I2 => \idx[1]_i_1__3_n_0\,
      I3 => \en[1][1]_i_1_n_0\,
      I4 => \idx[0]_i_1__3_n_0\,
      I5 => \en[0][1]_i_1__3_n_0\,
      O => \idx[1]_fret_i_1__3_n_0\
    );
\idx[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEEEEEFF00FF00"
    )
        port map (
      I0 => \en_reg_n_0_[7][1]\,
      I1 => \en_reg_n_0_[7][0]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => needService,
      I5 => idx,
      O => \idx[1]_i_1__3_n_0\
    );
\idx[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => arb_state(4),
      I1 => arb_state(2),
      I2 => arb_state(1),
      I3 => arb_state(3),
      I4 => arb_state(0),
      O => idx
    );
\idx[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFEEEEEEEEEEE"
    )
        port map (
      I0 => \en_reg_n_0_[7][1]\,
      I1 => \en_reg_n_0_[7][0]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => needService,
      O => \idx[2]_i_2_n_0\
    );
\idx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \idx[0]_i_1__3_n_0\,
      Q => \idx_reg_n_0_[0]\,
      R => rrst
    );
\idx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_i_1__3_n_0\,
      Q => \idx_reg_n_0_[1]\,
      R => rrst
    );
\idx_reg[1]_fret\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_fret_i_1__3_n_0\,
      Q => \idx_reg[1]_fret_n_0\,
      R => rrst
    );
\idx_reg[1]_fret__0\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_fret__0_i_1__3_n_0\,
      Q => \idx_reg[1]_fret__0_n_0\,
      R => rrst
    );
\idx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => idx,
      D => \idx[2]_i_2_n_0\,
      Q => \idx_reg_n_0_[2]\,
      R => rrst
    );
\needService_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \needService_i_2__3_n_0\,
      I1 => \en_reg[0]_3\(1),
      I2 => \en_reg[0]_3\(0),
      I3 => \en_reg_n_0_[7][0]\,
      I4 => needService_i_3_n_0,
      O => \needService_i_1__3_n_0\
    );
\needService_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \en_reg[6]_0\(1),
      I1 => \en_reg[6]_0\(0),
      I2 => \en_reg[5]_1\(1),
      I3 => \en_reg[5]_1\(0),
      O => \needService_i_2__3_n_0\
    );
needService_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \en_reg_n_0_[3][0]\,
      I1 => \en_reg_n_0_[4][0]\,
      I2 => \en_reg[1]_2\(0),
      I3 => \en_reg[1]_2\(1),
      I4 => \en_reg_n_0_[2][0]\,
      O => needService_i_3_n_0
    );
needService_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \needService_i_1__3_n_0\,
      Q => needService,
      R => rrst
    );
\request[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MSTRXRESET_r1,
      I1 => MSTRXRESET_r2,
      O => p_0_out(0)
    );
\request[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MSTRXRESET_r2,
      I1 => MSTRXRESET_r1,
      O => p_0_out(1)
    );
\request[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RXPRERATECHANGE_r1,
      I1 => RXPRERATECHANGE_r2,
      O => p_0_out(2)
    );
\request[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RXPRERATECHANGE_r2,
      I1 => RXPRERATECHANGE_r1,
      O => p_0_out(3)
    );
\request[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RXDATAPATHRESET_r1,
      I1 => RXDATAPATHRESET_r2,
      O => p_0_out(4)
    );
\request[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RXDATAPATHRESET_r2,
      I1 => RXDATAPATHRESET_r1,
      O => p_0_out(5)
    );
\request[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxrate_is_zero_r1,
      I1 => rxrate_is_zero_r2,
      O => p_0_out(6)
    );
\request_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(0),
      Q => request(1),
      R => rrst
    );
\request_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(1),
      Q => request(2),
      R => rrst
    );
\request_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(2),
      Q => request(3),
      R => rrst
    );
\request_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(3),
      Q => request(4),
      R => rrst
    );
\request_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(4),
      Q => request(5),
      R => rrst
    );
\request_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(5),
      Q => request(6),
      R => rrst
    );
\request_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(6),
      Q => \p_0_in__1\,
      R => rrst
    );
\rxrate_counter[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => \rxrate_counter__0\(0),
      I2 => \rxrate_state[3]_i_2_n_0\,
      O => \rxrate_counter[0]_i_1_n_0\
    );
\rxrate_counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => \rxrate_state[3]_i_2_n_0\,
      I2 => \rxrate_counter__0\(0),
      I3 => \rxrate_counter__0\(1),
      O => \rxrate_counter[1]_i_1_n_0\
    );
\rxrate_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222000"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => \rxrate_state[3]_i_2_n_0\,
      I2 => \rxrate_counter__0\(0),
      I3 => \rxrate_counter__0\(1),
      I4 => \rxrate_counter__0\(2),
      O => \rxrate_counter[2]_i_1_n_0\
    );
\rxrate_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0114"
    )
        port map (
      I0 => \rxrate_state_reg_n_0_[3]\,
      I1 => rxrate_state(1),
      I2 => rxrate_state(2),
      I3 => rxrate_state(0),
      O => rxrate_counter
    );
\rxrate_counter[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222220000000"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => \rxrate_state[3]_i_2_n_0\,
      I2 => \rxrate_counter__0\(1),
      I3 => \rxrate_counter__0\(0),
      I4 => \rxrate_counter__0\(2),
      I5 => \rxrate_counter_reg_n_0_[3]\,
      O => \rxrate_counter[3]_i_2_n_0\
    );
\rxrate_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => rxrate_counter,
      D => \rxrate_counter[0]_i_1_n_0\,
      Q => \rxrate_counter__0\(0),
      R => rrst
    );
\rxrate_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => rxrate_counter,
      D => \rxrate_counter[1]_i_1_n_0\,
      Q => \rxrate_counter__0\(1),
      R => rrst
    );
\rxrate_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => rxrate_counter,
      D => \rxrate_counter[2]_i_1_n_0\,
      Q => \rxrate_counter__0\(2),
      R => rrst
    );
\rxrate_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => rxrate_counter,
      D => \rxrate_counter[3]_i_2_n_0\,
      Q => \rxrate_counter_reg_n_0_[3]\,
      R => rrst
    );
rxrate_is_zero_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0010"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => rxrate_state(0),
      I2 => \rxrate_state_reg_n_0_[3]\,
      I3 => rxrate_state(1),
      I4 => \rxrate_is_zero__0\,
      O => rxrate_is_zero_i_1_n_0
    );
rxrate_is_zero_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \rxrate_is_zero__0\,
      Q => rxrate_is_zero_r1,
      R => rrst
    );
rxrate_is_zero_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => rxrate_is_zero_r1,
      Q => rxrate_is_zero_r2,
      R => rrst
    );
rxrate_is_zero_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => rxrate_is_zero_i_1_n_0,
      Q => \rxrate_is_zero__0\,
      R => rrst
    );
\rxrate_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFEBEB"
    )
        port map (
      I0 => \rxrate_state_reg_n_0_[3]\,
      I1 => rxrate_state(1),
      I2 => rxrate_state(2),
      I3 => \rxrate_state[1]_i_2_n_0\,
      I4 => rxrate_state(0),
      O => p_0_in(0)
    );
\rxrate_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000303088"
    )
        port map (
      I0 => \rxrate_state[1]_i_2_n_0\,
      I1 => rxrate_state(0),
      I2 => \rxrate_state[3]_i_2_n_0\,
      I3 => rxrate_state(2),
      I4 => rxrate_state(1),
      I5 => \rxrate_state_reg_n_0_[3]\,
      O => p_0_in(1)
    );
\rxrate_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => RXRATE_r1(7),
      I1 => RXRATE_r2(7),
      I2 => RXRATE_r1(6),
      I3 => RXRATE_r2(6),
      I4 => \rxrate_state[1]_i_3_n_0\,
      I5 => \rxrate_state[1]_i_4_n_0\,
      O => \rxrate_state[1]_i_2_n_0\
    );
\rxrate_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => RXRATE_r2(3),
      I1 => RXRATE_r1(3),
      I2 => RXRATE_r1(5),
      I3 => RXRATE_r2(5),
      I4 => RXRATE_r1(4),
      I5 => RXRATE_r2(4),
      O => \rxrate_state[1]_i_3_n_0\
    );
\rxrate_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => RXRATE_r2(0),
      I1 => RXRATE_r1(0),
      I2 => RXRATE_r1(2),
      I3 => RXRATE_r2(2),
      I4 => RXRATE_r1(1),
      I5 => RXRATE_r2(1),
      O => \rxrate_state[1]_i_4_n_0\
    );
\rxrate_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000510"
    )
        port map (
      I0 => \rxrate_state[3]_i_2_n_0\,
      I1 => \rxrate_counter_reg_n_0_[3]\,
      I2 => rxrate_state(2),
      I3 => rxrate_state(1),
      I4 => rxrate_state(0),
      I5 => \rxrate_state_reg_n_0_[3]\,
      O => \rxrate_state[2]_i_1_n_0\
    );
\rxrate_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => rxrate_state(1),
      I1 => \rxrate_state[3]_i_2_n_0\,
      I2 => \rxrate_counter_reg_n_0_[3]\,
      I3 => rxrate_state(2),
      I4 => \rxrate_state_reg_n_0_[3]\,
      I5 => rxrate_state(0),
      O => p_0_in(3)
    );
\rxrate_state[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => RXRATE_r2(0),
      I1 => RXRATE_r2(1),
      I2 => RXRATE_r2(2),
      I3 => RXRATE_r2(3),
      I4 => \rxrate_state[3]_i_3_n_0\,
      O => \rxrate_state[3]_i_2_n_0\
    );
\rxrate_state[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => RXRATE_r2(6),
      I1 => RXRATE_r2(7),
      I2 => RXRATE_r2(5),
      I3 => RXRATE_r2(4),
      O => \rxrate_state[3]_i_3_n_0\
    );
\rxrate_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => p_0_in(0),
      Q => rxrate_state(0),
      S => rrst
    );
\rxrate_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => p_0_in(1),
      Q => rxrate_state(1),
      R => rrst
    );
\rxrate_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \rxrate_state[2]_i_1_n_0\,
      Q => rxrate_state(2),
      R => rrst
    );
\rxrate_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => p_0_in(3),
      Q => \rxrate_state_reg_n_0_[3]\,
      R => rrst
    );
\synch_vec_rxrate[0].RXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__160\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(0),
      src_rst => ch0_rxrate(0)
    );
\synch_vec_rxrate[1].RXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__161\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(1),
      src_rst => ch0_rxrate(1)
    );
\synch_vec_rxrate[2].RXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__162\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(2),
      src_rst => ch0_rxrate(2)
    );
\synch_vec_rxrate[3].RXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__163\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(3),
      src_rst => ch0_rxrate(3)
    );
\synch_vec_rxrate[4].RXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__164\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(4),
      src_rst => ch0_rxrate(4)
    );
\synch_vec_rxrate[5].RXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__165\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(5),
      src_rst => ch0_rxrate(5)
    );
\synch_vec_rxrate[6].RXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__166\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(6),
      src_rst => ch0_rxrate(6)
    );
\synch_vec_rxrate[7].RXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__167\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(7),
      src_rst => ch0_rxrate(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_rx_function__xdcDup__2\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 );
    GPI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    apb3clk : in STD_LOGIC;
    \^gpi\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rrst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_rx_function__xdcDup__2\ : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_rx_function";
end \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_rx_function__xdcDup__2\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_rx_function__xdcDup__2\ is
  signal \Command[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \Command[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \Command[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \Command[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \^gpi_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal MSTRXRESET_r1 : STD_LOGIC;
  signal MSTRXRESET_r2 : STD_LOGIC;
  signal MSTRXRESET_sync : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal RXDATAPATHRESET_r1 : STD_LOGIC;
  signal RXDATAPATHRESET_r2 : STD_LOGIC;
  signal RXDATAPATHRESET_sync : STD_LOGIC;
  signal RXPRERATECHANGE_r1 : STD_LOGIC;
  signal RXPRERATECHANGE_r2 : STD_LOGIC;
  signal RXPRERATECHANGE_sync : STD_LOGIC;
  signal RXRATE_r1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RXRATE_r2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RXRATE_sync : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal arb_state : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \arb_state[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_4__3_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_5__3_n_0\ : STD_LOGIC;
  signal \arb_state[3]_i_2__4_n_0\ : STD_LOGIC;
  signal \arb_state_inferred__3/i__n_0\ : STD_LOGIC;
  signal counter : STD_LOGIC;
  signal \counter[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter[7]_i_2__4_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__4_n_0\ : STD_LOGIC;
  signal \counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \en[0][0]_i_1__4_n_0\ : STD_LOGIC;
  signal \en[0][1]_i_1__4_n_0\ : STD_LOGIC;
  signal \en[1][0]_i_1__4_n_0\ : STD_LOGIC;
  signal \en[1][0]_i_2__4_n_0\ : STD_LOGIC;
  signal \en[1][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[1][1]_i_2__3_n_0\ : STD_LOGIC;
  signal \en[2][0]_i_1__4_n_0\ : STD_LOGIC;
  signal \en[2][0]_i_2__4_n_0\ : STD_LOGIC;
  signal \en[2][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[2][1]_i_2__3_n_0\ : STD_LOGIC;
  signal \en[3][0]_i_1__4_n_0\ : STD_LOGIC;
  signal \en[3][0]_i_2__4_n_0\ : STD_LOGIC;
  signal \en[3][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[3][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \en[4][0]_i_1__4_n_0\ : STD_LOGIC;
  signal \en[4][0]_i_2__4_n_0\ : STD_LOGIC;
  signal \en[4][1]_i_1__4_n_0\ : STD_LOGIC;
  signal \en[4][1]_i_2__4_n_0\ : STD_LOGIC;
  signal \en[5][0]_i_1__4_n_0\ : STD_LOGIC;
  signal \en[5][0]_i_2__4_n_0\ : STD_LOGIC;
  signal \en[5][1]_i_1__4_n_0\ : STD_LOGIC;
  signal \en[5][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \en[6][0]_i_1__4_n_0\ : STD_LOGIC;
  signal \en[6][0]_i_2__4_n_0\ : STD_LOGIC;
  signal \en[6][1]_i_1__4_n_0\ : STD_LOGIC;
  signal \en[6][1]_i_2__4_n_0\ : STD_LOGIC;
  signal \en[7][0]_i_1__4_n_0\ : STD_LOGIC;
  signal \en[7][0]_i_2__4_n_0\ : STD_LOGIC;
  signal \en[7][1]_i_1__4_n_0\ : STD_LOGIC;
  signal \en[7][1]_i_2__4_n_0\ : STD_LOGIC;
  signal \en__2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[0]_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[1]_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[5]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[6]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[7][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[7][1]\ : STD_LOGIC;
  signal gpi_5 : STD_LOGIC;
  signal \gpi_i_1__4_n_0\ : STD_LOGIC;
  signal \gpi_i_2__4_n_0\ : STD_LOGIC;
  signal \^gpo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gpoFromGTsync_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of gpoFromGTsync_r : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of gpoFromGTsync_r : signal is "true";
  signal gpoFromGTsync_r1 : STD_LOGIC;
  signal gpoFromGTsync_r2 : STD_LOGIC;
  signal gpo_4 : STD_LOGIC;
  signal idx : STD_LOGIC;
  signal \idx[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \idx[1]_fret__0_i_1__4_n_0\ : STD_LOGIC;
  signal \idx[1]_fret_i_1__4_n_0\ : STD_LOGIC;
  signal \idx[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \idx[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \idx_reg[1]_fret__0_n_0\ : STD_LOGIC;
  signal \idx_reg[1]_fret_n_0\ : STD_LOGIC;
  signal \idx_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_reg_n_0_[2]\ : STD_LOGIC;
  signal needService : STD_LOGIC;
  signal \needService_i_1__4_n_0\ : STD_LOGIC;
  signal \needService_i_2__4_n_0\ : STD_LOGIC;
  signal \needService_i_3__0_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \p_0_in__1\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \p_14_out__0\ : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC;
  signal request : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal rxrate_counter : STD_LOGIC;
  signal \rxrate_counter[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rxrate_counter[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rxrate_counter[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \rxrate_counter[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \rxrate_counter__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rxrate_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxrate_is_zero__0\ : STD_LOGIC;
  signal \rxrate_is_zero_i_1__0_n_0\ : STD_LOGIC;
  signal rxrate_is_zero_r1 : STD_LOGIC;
  signal rxrate_is_zero_r2 : STD_LOGIC;
  signal rxrate_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rxrate_state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \rxrate_state[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \rxrate_state[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \rxrate_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \rxrate_state[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \rxrate_state[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \rxrate_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Command[0]_i_1__4\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \Command[2]_i_2__0\ : label is "soft_lutpair66";
  attribute DEF_VAL : string;
  attribute DEF_VAL of MSTRXRESET_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of MSTRXRESET_xpm_internal_sync : label is 3;
  attribute INIT : string;
  attribute INIT of MSTRXRESET_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of MSTRXRESET_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of MSTRXRESET_xpm_internal_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of MSTRXRESET_xpm_internal_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of MSTRXRESET_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of MSTRXRESET_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of RXDATAPATHRESET_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF of RXDATAPATHRESET_xpm_internal_sync : label is 3;
  attribute INIT of RXDATAPATHRESET_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF of RXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of RXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute VERSION of RXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute XPM_CDC of RXDATAPATHRESET_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of RXDATAPATHRESET_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of RXPRERATECHANGE_xpm_internal_sync : label is "1'b0";
  attribute DEST_SYNC_FF of RXPRERATECHANGE_xpm_internal_sync : label is 3;
  attribute INIT of RXPRERATECHANGE_xpm_internal_sync : label is "0";
  attribute INIT_SYNC_FF of RXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of RXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute VERSION of RXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute XPM_CDC of RXPRERATECHANGE_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of RXPRERATECHANGE_xpm_internal_sync : label is "TRUE";
  attribute SOFT_HLUTNM of \arb_state[1]_i_3__3\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \arb_state[3]_i_1__4\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \arb_state[4]_i_1__4\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \arb_state_inferred__3/i_\ : label is "soft_lutpair62";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \arb_state_reg[0]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[1]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[2]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[3]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[4]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute SOFT_HLUTNM of \counter[1]_i_1__4\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \counter[2]_i_1__4\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \counter[3]_i_1__4\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \counter[5]_i_1__4\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \counter[6]_i_1__4\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \counter[7]_i_2__4\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \counter[7]_i_3__4\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \en[0][0]_i_2__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \en[6][1]_i_1__4\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \gpi_i_2__4\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \gpi_i_3__0\ : label is "soft_lutpair62";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gpoFromGTsync_r_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[3]\ : label is "NO";
  attribute SOFT_HLUTNM of \needService_i_2__4\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \request[1]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \request[2]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \request[3]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \request[4]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \request[5]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \request[6]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \rxrate_counter[1]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \rxrate_counter[2]_i_1__0\ : label is "soft_lutpair59";
  attribute FSM_ENCODED_STATES of \rxrate_state_reg[0]\ : label is "RXRATE_START:00001,RXRATE_STATE1:00010,RXRATE_STATE2:00100,RXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \rxrate_state_reg[1]\ : label is "RXRATE_START:00001,RXRATE_STATE1:00010,RXRATE_STATE2:00100,RXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \rxrate_state_reg[2]\ : label is "RXRATE_START:00001,RXRATE_STATE1:00010,RXRATE_STATE2:00100,RXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \rxrate_state_reg[3]\ : label is "RXRATE_START:00001,RXRATE_STATE1:00010,RXRATE_STATE2:00100,RXRATE_STATE3:01000";
  attribute DEF_VAL of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is "TRUE";
begin
  GPI(0) <= \^gpi_1\(0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  gpo(0) <= \^gpo\(0);
  \out\(2 downto 0) <= gpoFromGTsync_r(2 downto 0);
\Command[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => \idx_reg_n_0_[0]\,
      O => \Command[0]_i_1__4_n_0\
    );
\Command[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => \idx_reg_n_0_[1]\,
      O => \Command[1]_i_1__4_n_0\
    );
\Command[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(2),
      I2 => arb_state(1),
      I3 => arb_state(3),
      I4 => arb_state(4),
      O => \Command[2]_i_1__4_n_0\
    );
\Command[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => \idx_reg_n_0_[2]\,
      O => \Command[2]_i_2__0_n_0\
    );
\Command_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[2]_i_1__4_n_0\,
      D => \Command[0]_i_1__4_n_0\,
      Q => \^q\(0),
      R => rrst
    );
\Command_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[2]_i_1__4_n_0\,
      D => \Command[1]_i_1__4_n_0\,
      Q => \^q\(1),
      R => rrst
    );
\Command_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[2]_i_1__4_n_0\,
      D => \Command[2]_i_2__0_n_0\,
      Q => \^q\(2),
      R => rrst
    );
MSTRXRESET_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => MSTRXRESET_sync,
      Q => MSTRXRESET_r1,
      R => rrst
    );
MSTRXRESET_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => MSTRXRESET_r1,
      Q => MSTRXRESET_r2,
      R => rrst
    );
MSTRXRESET_xpm_internal_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__178\
     port map (
      dest_clk => apb3clk,
      dest_rst => MSTRXRESET_sync,
      src_rst => '0'
    );
RXDATAPATHRESET_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXDATAPATHRESET_sync,
      Q => RXDATAPATHRESET_r1,
      R => rrst
    );
RXDATAPATHRESET_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXDATAPATHRESET_r1,
      Q => RXDATAPATHRESET_r2,
      R => rrst
    );
RXDATAPATHRESET_xpm_internal_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__179\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXDATAPATHRESET_sync,
      src_rst => '0'
    );
RXPRERATECHANGE_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXPRERATECHANGE_sync,
      Q => RXPRERATECHANGE_r1,
      R => rrst
    );
RXPRERATECHANGE_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXPRERATECHANGE_r1,
      Q => RXPRERATECHANGE_r2,
      R => rrst
    );
RXPRERATECHANGE_xpm_internal_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__23\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXPRERATECHANGE_sync,
      src_rst => \^gpi\(0)
    );
\RXRATE_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(0),
      Q => RXRATE_r1(0),
      R => rrst
    );
\RXRATE_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(1),
      Q => RXRATE_r1(1),
      R => rrst
    );
\RXRATE_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(2),
      Q => RXRATE_r1(2),
      R => rrst
    );
\RXRATE_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(3),
      Q => RXRATE_r1(3),
      R => rrst
    );
\RXRATE_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(4),
      Q => RXRATE_r1(4),
      R => rrst
    );
\RXRATE_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(5),
      Q => RXRATE_r1(5),
      R => rrst
    );
\RXRATE_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(6),
      Q => RXRATE_r1(6),
      R => rrst
    );
\RXRATE_r1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(7),
      Q => RXRATE_r1(7),
      R => rrst
    );
\RXRATE_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(0),
      Q => RXRATE_r2(0),
      R => rrst
    );
\RXRATE_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(1),
      Q => RXRATE_r2(1),
      R => rrst
    );
\RXRATE_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(2),
      Q => RXRATE_r2(2),
      R => rrst
    );
\RXRATE_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(3),
      Q => RXRATE_r2(3),
      R => rrst
    );
\RXRATE_r2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(4),
      Q => RXRATE_r2(4),
      R => rrst
    );
\RXRATE_r2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(5),
      Q => RXRATE_r2(5),
      R => rrst
    );
\RXRATE_r2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(6),
      Q => RXRATE_r2(6),
      R => rrst
    );
\RXRATE_r2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(7),
      Q => RXRATE_r2(7),
      R => rrst
    );
\arb_state[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => arb_state(4),
      I1 => \arb_state_inferred__3/i__n_0\,
      O => \arb_state[0]_i_1__4_n_0\
    );
\arb_state[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0F0E00000F000"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => \arb_state_inferred__3/i__n_0\,
      I3 => arb_state(1),
      I4 => gpoFromGTsync_r(3),
      I5 => arb_state(0),
      O => \p_0_in__0\(1)
    );
\arb_state[1]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \idx_reg[1]_fret__0_n_0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg[1]_fret_n_0\,
      O => \en__2\(1)
    );
\arb_state[1]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \arb_state[1]_i_4__3_n_0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \arb_state[1]_i_5__3_n_0\,
      O => \en__2\(0)
    );
\arb_state[1]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \en_reg_n_0_[7][0]\,
      I1 => \en_reg[6]_0\(0),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \en_reg[5]_1\(0),
      I4 => \idx_reg_n_0_[0]\,
      I5 => \en_reg_n_0_[4][0]\,
      O => \arb_state[1]_i_4__3_n_0\
    );
\arb_state[1]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \en_reg_n_0_[3][0]\,
      I1 => \en_reg_n_0_[2][0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \en_reg[1]_2\(0),
      I4 => \idx_reg_n_0_[0]\,
      I5 => \en_reg[0]_3\(0),
      O => \arb_state[1]_i_5__3_n_0\
    );
\arb_state[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A080"
    )
        port map (
      I0 => \arb_state_inferred__3/i__n_0\,
      I1 => arb_state(2),
      I2 => gpoFromGTsync_r(3),
      I3 => arb_state(1),
      O => \p_0_in__0\(2)
    );
\arb_state[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \arb_state_inferred__3/i__n_0\,
      I1 => arb_state(3),
      I2 => \counter_reg_n_0_[7]\,
      I3 => \arb_state[3]_i_2__4_n_0\,
      O => \p_0_in__0\(3)
    );
\arb_state[3]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1010"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => arb_state(0),
      I3 => gpoFromGTsync_r(3),
      I4 => arb_state(2),
      O => \arb_state[3]_i_2__4_n_0\
    );
\arb_state[4]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \arb_state_inferred__3/i__n_0\,
      I1 => \counter_reg_n_0_[7]\,
      I2 => arb_state(3),
      O => \p_0_in__0\(4)
    );
\arb_state_inferred__3/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(1),
      I2 => arb_state(2),
      I3 => arb_state(3),
      I4 => arb_state(4),
      O => \arb_state_inferred__3/i__n_0\
    );
\arb_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \arb_state[0]_i_1__4_n_0\,
      Q => arb_state(0),
      S => rrst
    );
\arb_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => arb_state(1),
      R => rrst
    );
\arb_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => arb_state(2),
      R => rrst
    );
\arb_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => arb_state(3),
      R => rrst
    );
\arb_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => arb_state(4),
      R => rrst
    );
\counter[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[0]\,
      O => \counter[0]_i_1__4_n_0\
    );
\counter[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[1]\,
      I2 => \counter_reg_n_0_[0]\,
      O => \counter[1]_i_1__4_n_0\
    );
\counter[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[1]\,
      I3 => \counter_reg_n_0_[0]\,
      O => \counter[2]_i_1__4_n_0\
    );
\counter[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[3]\,
      I2 => \counter_reg_n_0_[2]\,
      I3 => \counter_reg_n_0_[0]\,
      I4 => \counter_reg_n_0_[1]\,
      O => \counter[3]_i_1__4_n_0\
    );
\counter[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[4]\,
      I2 => \counter_reg_n_0_[3]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[0]\,
      I5 => \counter_reg_n_0_[2]\,
      O => \counter[4]_i_1__4_n_0\
    );
\counter[5]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[5]\,
      I2 => \counter[7]_i_3__4_n_0\,
      O => \counter[5]_i_1__4_n_0\
    );
\counter[6]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter[7]_i_3__4_n_0\,
      I2 => arb_state(3),
      I3 => \counter_reg_n_0_[6]\,
      O => \counter[6]_i_1__4_n_0\
    );
\counter[7]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000016"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(3),
      I2 => arb_state(2),
      I3 => arb_state(4),
      I4 => arb_state(1),
      O => counter
    );
\counter[7]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7080F000"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter[7]_i_3__4_n_0\,
      I2 => arb_state(3),
      I3 => \counter_reg_n_0_[7]\,
      I4 => \counter_reg_n_0_[6]\,
      O => \counter[7]_i_2__4_n_0\
    );
\counter[7]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[3]\,
      O => \counter[7]_i_3__4_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[0]_i_1__4_n_0\,
      Q => \counter_reg_n_0_[0]\,
      R => rrst
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[1]_i_1__4_n_0\,
      Q => \counter_reg_n_0_[1]\,
      R => rrst
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[2]_i_1__4_n_0\,
      Q => \counter_reg_n_0_[2]\,
      R => rrst
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[3]_i_1__4_n_0\,
      Q => \counter_reg_n_0_[3]\,
      R => rrst
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[4]_i_1__4_n_0\,
      Q => \counter_reg_n_0_[4]\,
      R => rrst
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[5]_i_1__4_n_0\,
      Q => \counter_reg_n_0_[5]\,
      R => rrst
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[6]_i_1__4_n_0\,
      Q => \counter_reg_n_0_[6]\,
      R => rrst
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[7]_i_2__4_n_0\,
      Q => \counter_reg_n_0_[7]\,
      R => rrst
    );
\en[0][0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \p_14_out__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[1]\,
      O => \en[0][0]_i_1__4_n_0\
    );
\en[0][0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      O => \p_1_in__0\
    );
\en[0][1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg[0]_3\(1),
      O => \en[0][1]_i_1__4_n_0\
    );
\en[1][0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => request(1),
      O => \en[1][0]_i_1__4_n_0\
    );
\en[1][0]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \idx_reg_n_0_[0]\,
      I5 => \p_14_out__0\,
      O => \en[1][0]_i_2__4_n_0\
    );
\en[1][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[1][0]_i_1__4_n_0\,
      I1 => \en_reg[1]_2\(1),
      I2 => \en[1][1]_i_2__3_n_0\,
      O => \en[1][1]_i_1__0_n_0\
    );
\en[1][1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFEFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg[1]_2\(0),
      I5 => \en_reg[1]_2\(1),
      O => \en[1][1]_i_2__3_n_0\
    );
\en[2][0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \p_14_out__0\,
      I4 => request(2),
      O => \en[2][0]_i_1__4_n_0\
    );
\en[2][0]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \p_14_out__0\,
      O => \en[2][0]_i_2__4_n_0\
    );
\en[2][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[2][0]_i_1__4_n_0\,
      I1 => \en_reg_n_0_[2][1]\,
      I2 => \en[2][1]_i_2__3_n_0\,
      O => \en[2][1]_i_1__0_n_0\
    );
\en[2][1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFEFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg_n_0_[2][0]\,
      I5 => \en_reg_n_0_[2][1]\,
      O => \en[2][1]_i_2__3_n_0\
    );
\en[3][0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => request(3),
      O => \en[3][0]_i_1__4_n_0\
    );
\en[3][0]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8FFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => \p_14_out__0\,
      O => \en[3][0]_i_2__4_n_0\
    );
\en[3][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[3][0]_i_1__4_n_0\,
      I1 => \en_reg_n_0_[3][1]\,
      I2 => \en[3][1]_i_2__0_n_0\,
      O => \en[3][1]_i_1__0_n_0\
    );
\en[3][1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg_n_0_[3][0]\,
      I5 => \en_reg_n_0_[3][1]\,
      O => \en[3][1]_i_2__0_n_0\
    );
\en[4][0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[2]\,
      I3 => \p_14_out__0\,
      I4 => request(4),
      O => \en[4][0]_i_1__4_n_0\
    );
\en[4][0]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => \p_14_out__0\,
      O => \en[4][0]_i_2__4_n_0\
    );
\en[4][1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[4][0]_i_1__4_n_0\,
      I1 => \en_reg_n_0_[4][1]\,
      I2 => \en[4][1]_i_2__4_n_0\,
      O => \en[4][1]_i_1__4_n_0\
    );
\en[4][1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFEFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[2]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg_n_0_[4][0]\,
      I5 => \en_reg_n_0_[4][1]\,
      O => \en[4][1]_i_2__4_n_0\
    );
\en[5][0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => request(5),
      O => \en[5][0]_i_1__4_n_0\
    );
\en[5][0]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8FFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[2]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \p_14_out__0\,
      O => \en[5][0]_i_2__4_n_0\
    );
\en[5][1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[5][0]_i_1__4_n_0\,
      I1 => \en_reg[5]_1\(1),
      I2 => \en[5][1]_i_2__0_n_0\,
      O => \en[5][1]_i_1__4_n_0\
    );
\en[5][1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg[5]_1\(0),
      I5 => \en_reg[5]_1\(1),
      O => \en[5][1]_i_2__0_n_0\
    );
\en[6][0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0800"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => request(6),
      O => \en[6][0]_i_1__4_n_0\
    );
\en[6][0]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \p_14_out__0\,
      O => \en[6][0]_i_2__4_n_0\
    );
\en[6][1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[6][0]_i_1__4_n_0\,
      I1 => \en_reg[6]_0\(1),
      I2 => \en[6][1]_i_2__4_n_0\,
      O => \en[6][1]_i_1__4_n_0\
    );
\en[6][1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7FFF7FF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg[6]_0\(0),
      I5 => \en_reg[6]_0\(1),
      O => \en[6][1]_i_2__4_n_0\
    );
\en[7][0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \p_14_out__0\,
      I4 => \p_0_in__1\,
      O => \en[7][0]_i_1__4_n_0\
    );
\en[7][0]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => \p_14_out__0\,
      O => \en[7][0]_i_2__4_n_0\
    );
\en[7][0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gpoFromGTsync_r1,
      I1 => gpoFromGTsync_r2,
      O => \p_14_out__0\
    );
\en[7][1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[7][0]_i_1__4_n_0\,
      I1 => \en_reg_n_0_[7][1]\,
      I2 => \en[7][1]_i_2__4_n_0\,
      O => \en[7][1]_i_1__4_n_0\
    );
\en[7][1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF7FFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg_n_0_[7][0]\,
      I5 => \en_reg_n_0_[7][1]\,
      O => \en[7][1]_i_2__4_n_0\
    );
\en_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[0][0]_i_1__4_n_0\,
      D => \p_1_in__0\,
      Q => \en_reg[0]_3\(0),
      R => rrst
    );
\en_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[0][1]_i_1__4_n_0\,
      Q => \en_reg[0]_3\(1),
      R => rrst
    );
\en_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[1][0]_i_1__4_n_0\,
      D => \en[1][0]_i_2__4_n_0\,
      Q => \en_reg[1]_2\(0),
      R => rrst
    );
\en_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[1][1]_i_1__0_n_0\,
      Q => \en_reg[1]_2\(1),
      R => rrst
    );
\en_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[2][0]_i_1__4_n_0\,
      D => \en[2][0]_i_2__4_n_0\,
      Q => \en_reg_n_0_[2][0]\,
      R => rrst
    );
\en_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[2][1]_i_1__0_n_0\,
      Q => \en_reg_n_0_[2][1]\,
      R => rrst
    );
\en_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[3][0]_i_1__4_n_0\,
      D => \en[3][0]_i_2__4_n_0\,
      Q => \en_reg_n_0_[3][0]\,
      R => rrst
    );
\en_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[3][1]_i_1__0_n_0\,
      Q => \en_reg_n_0_[3][1]\,
      R => rrst
    );
\en_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[4][0]_i_1__4_n_0\,
      D => \en[4][0]_i_2__4_n_0\,
      Q => \en_reg_n_0_[4][0]\,
      R => rrst
    );
\en_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[4][1]_i_1__4_n_0\,
      Q => \en_reg_n_0_[4][1]\,
      R => rrst
    );
\en_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[5][0]_i_1__4_n_0\,
      D => \en[5][0]_i_2__4_n_0\,
      Q => \en_reg[5]_1\(0),
      R => rrst
    );
\en_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[5][1]_i_1__4_n_0\,
      Q => \en_reg[5]_1\(1),
      R => rrst
    );
\en_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[6][0]_i_1__4_n_0\,
      D => \en[6][0]_i_2__4_n_0\,
      Q => \en_reg[6]_0\(0),
      R => rrst
    );
\en_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[6][1]_i_1__4_n_0\,
      Q => \en_reg[6]_0\(1),
      R => rrst
    );
\en_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[7][0]_i_1__4_n_0\,
      D => \en[7][0]_i_2__4_n_0\,
      Q => \en_reg_n_0_[7][0]\,
      R => rrst
    );
\en_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[7][1]_i_1__4_n_0\,
      Q => \en_reg_n_0_[7][1]\,
      R => rrst
    );
\gpi_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => arb_state(0),
      I3 => \gpi_i_2__4_n_0\,
      I4 => gpi_5,
      I5 => \^gpi_1\(0),
      O => \gpi_i_1__4_n_0\
    );
\gpi_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => arb_state(3),
      I1 => arb_state(2),
      I2 => arb_state(4),
      O => \gpi_i_2__4_n_0\
    );
\gpi_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(1),
      I2 => arb_state(2),
      I3 => arb_state(3),
      I4 => arb_state(4),
      O => gpi_5
    );
gpi_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \gpi_i_1__4_n_0\,
      Q => \^gpi_1\(0),
      R => rrst
    );
gpoFromGTsync_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpoFromGTsync_r(3),
      Q => gpoFromGTsync_r1,
      R => rrst
    );
gpoFromGTsync_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpoFromGTsync_r1,
      Q => gpoFromGTsync_r2,
      R => rrst
    );
\gpoFromGTsync_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(0),
      Q => gpoFromGTsync_r(0),
      R => '0'
    );
\gpoFromGTsync_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(1),
      Q => gpoFromGTsync_r(1),
      R => '0'
    );
\gpoFromGTsync_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(2),
      Q => gpoFromGTsync_r(2),
      R => '0'
    );
\gpoFromGTsync_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(3),
      Q => gpoFromGTsync_r(3),
      R => '0'
    );
\gpo_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8EAAAAA"
    )
        port map (
      I0 => \^gpo\(0),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => gpoFromGTsync_r(3),
      O => gpo_4
    );
gpo_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpo_4,
      Q => \^gpo\(0),
      R => rrst
    );
\idx[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEF0F0"
    )
        port map (
      I0 => \en_reg_n_0_[7][1]\,
      I1 => \en_reg_n_0_[7][0]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => needService,
      I4 => idx,
      O => \idx[0]_i_1__4_n_0\
    );
\idx[1]_fret__0_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \en[7][1]_i_1__4_n_0\,
      I1 => \en[6][1]_i_1__4_n_0\,
      I2 => \idx[1]_i_1__4_n_0\,
      I3 => \en[5][1]_i_1__4_n_0\,
      I4 => \idx[0]_i_1__4_n_0\,
      I5 => \en[4][1]_i_1__4_n_0\,
      O => \idx[1]_fret__0_i_1__4_n_0\
    );
\idx[1]_fret_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \en[3][1]_i_1__0_n_0\,
      I1 => \en[2][1]_i_1__0_n_0\,
      I2 => \idx[1]_i_1__4_n_0\,
      I3 => \en[1][1]_i_1__0_n_0\,
      I4 => \idx[0]_i_1__4_n_0\,
      I5 => \en[0][1]_i_1__4_n_0\,
      O => \idx[1]_fret_i_1__4_n_0\
    );
\idx[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEEEEEFF00FF00"
    )
        port map (
      I0 => \en_reg_n_0_[7][1]\,
      I1 => \en_reg_n_0_[7][0]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => needService,
      I5 => idx,
      O => \idx[1]_i_1__4_n_0\
    );
\idx[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => arb_state(4),
      I1 => arb_state(2),
      I2 => arb_state(1),
      I3 => arb_state(3),
      I4 => arb_state(0),
      O => idx
    );
\idx[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFEEEEEEEEEEE"
    )
        port map (
      I0 => \en_reg_n_0_[7][1]\,
      I1 => \en_reg_n_0_[7][0]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => needService,
      O => \idx[2]_i_2__0_n_0\
    );
\idx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \idx[0]_i_1__4_n_0\,
      Q => \idx_reg_n_0_[0]\,
      R => rrst
    );
\idx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_i_1__4_n_0\,
      Q => \idx_reg_n_0_[1]\,
      R => rrst
    );
\idx_reg[1]_fret\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_fret_i_1__4_n_0\,
      Q => \idx_reg[1]_fret_n_0\,
      R => rrst
    );
\idx_reg[1]_fret__0\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_fret__0_i_1__4_n_0\,
      Q => \idx_reg[1]_fret__0_n_0\,
      R => rrst
    );
\idx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => idx,
      D => \idx[2]_i_2__0_n_0\,
      Q => \idx_reg_n_0_[2]\,
      R => rrst
    );
\needService_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \needService_i_2__4_n_0\,
      I1 => \en_reg[0]_3\(1),
      I2 => \en_reg[0]_3\(0),
      I3 => \en_reg_n_0_[7][0]\,
      I4 => \needService_i_3__0_n_0\,
      O => \needService_i_1__4_n_0\
    );
\needService_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \en_reg[6]_0\(1),
      I1 => \en_reg[6]_0\(0),
      I2 => \en_reg[5]_1\(1),
      I3 => \en_reg[5]_1\(0),
      O => \needService_i_2__4_n_0\
    );
\needService_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \en_reg_n_0_[3][0]\,
      I1 => \en_reg_n_0_[4][0]\,
      I2 => \en_reg[1]_2\(0),
      I3 => \en_reg[1]_2\(1),
      I4 => \en_reg_n_0_[2][0]\,
      O => \needService_i_3__0_n_0\
    );
needService_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \needService_i_1__4_n_0\,
      Q => needService,
      R => rrst
    );
\request[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MSTRXRESET_r1,
      I1 => MSTRXRESET_r2,
      O => p_0_out(0)
    );
\request[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MSTRXRESET_r2,
      I1 => MSTRXRESET_r1,
      O => p_0_out(1)
    );
\request[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RXPRERATECHANGE_r1,
      I1 => RXPRERATECHANGE_r2,
      O => p_0_out(2)
    );
\request[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RXPRERATECHANGE_r2,
      I1 => RXPRERATECHANGE_r1,
      O => p_0_out(3)
    );
\request[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RXDATAPATHRESET_r1,
      I1 => RXDATAPATHRESET_r2,
      O => p_0_out(4)
    );
\request[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RXDATAPATHRESET_r2,
      I1 => RXDATAPATHRESET_r1,
      O => p_0_out(5)
    );
\request[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxrate_is_zero_r1,
      I1 => rxrate_is_zero_r2,
      O => p_0_out(6)
    );
\request_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(0),
      Q => request(1),
      R => rrst
    );
\request_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(1),
      Q => request(2),
      R => rrst
    );
\request_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(2),
      Q => request(3),
      R => rrst
    );
\request_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(3),
      Q => request(4),
      R => rrst
    );
\request_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(4),
      Q => request(5),
      R => rrst
    );
\request_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(5),
      Q => request(6),
      R => rrst
    );
\request_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(6),
      Q => \p_0_in__1\,
      R => rrst
    );
\rxrate_counter[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => \rxrate_counter__0\(0),
      I2 => \rxrate_state[3]_i_2__0_n_0\,
      O => \rxrate_counter[0]_i_1__0_n_0\
    );
\rxrate_counter[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => \rxrate_state[3]_i_2__0_n_0\,
      I2 => \rxrate_counter__0\(0),
      I3 => \rxrate_counter__0\(1),
      O => \rxrate_counter[1]_i_1__0_n_0\
    );
\rxrate_counter[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222000"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => \rxrate_state[3]_i_2__0_n_0\,
      I2 => \rxrate_counter__0\(0),
      I3 => \rxrate_counter__0\(1),
      I4 => \rxrate_counter__0\(2),
      O => \rxrate_counter[2]_i_1__0_n_0\
    );
\rxrate_counter[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0114"
    )
        port map (
      I0 => \rxrate_state_reg_n_0_[3]\,
      I1 => rxrate_state(1),
      I2 => rxrate_state(2),
      I3 => rxrate_state(0),
      O => rxrate_counter
    );
\rxrate_counter[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222220000000"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => \rxrate_state[3]_i_2__0_n_0\,
      I2 => \rxrate_counter__0\(1),
      I3 => \rxrate_counter__0\(0),
      I4 => \rxrate_counter__0\(2),
      I5 => \rxrate_counter_reg_n_0_[3]\,
      O => \rxrate_counter[3]_i_2__0_n_0\
    );
\rxrate_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => rxrate_counter,
      D => \rxrate_counter[0]_i_1__0_n_0\,
      Q => \rxrate_counter__0\(0),
      R => rrst
    );
\rxrate_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => rxrate_counter,
      D => \rxrate_counter[1]_i_1__0_n_0\,
      Q => \rxrate_counter__0\(1),
      R => rrst
    );
\rxrate_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => rxrate_counter,
      D => \rxrate_counter[2]_i_1__0_n_0\,
      Q => \rxrate_counter__0\(2),
      R => rrst
    );
\rxrate_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => rxrate_counter,
      D => \rxrate_counter[3]_i_2__0_n_0\,
      Q => \rxrate_counter_reg_n_0_[3]\,
      R => rrst
    );
\rxrate_is_zero_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0010"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => rxrate_state(0),
      I2 => \rxrate_state_reg_n_0_[3]\,
      I3 => rxrate_state(1),
      I4 => \rxrate_is_zero__0\,
      O => \rxrate_is_zero_i_1__0_n_0\
    );
rxrate_is_zero_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \rxrate_is_zero__0\,
      Q => rxrate_is_zero_r1,
      R => rrst
    );
rxrate_is_zero_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => rxrate_is_zero_r1,
      Q => rxrate_is_zero_r2,
      R => rrst
    );
rxrate_is_zero_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \rxrate_is_zero_i_1__0_n_0\,
      Q => \rxrate_is_zero__0\,
      R => rrst
    );
\rxrate_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFEBEB"
    )
        port map (
      I0 => \rxrate_state_reg_n_0_[3]\,
      I1 => rxrate_state(1),
      I2 => rxrate_state(2),
      I3 => \rxrate_state[1]_i_2__0_n_0\,
      I4 => rxrate_state(0),
      O => p_0_in(0)
    );
\rxrate_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000303088"
    )
        port map (
      I0 => \rxrate_state[1]_i_2__0_n_0\,
      I1 => rxrate_state(0),
      I2 => \rxrate_state[3]_i_2__0_n_0\,
      I3 => rxrate_state(2),
      I4 => rxrate_state(1),
      I5 => \rxrate_state_reg_n_0_[3]\,
      O => p_0_in(1)
    );
\rxrate_state[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => RXRATE_r1(7),
      I1 => RXRATE_r2(7),
      I2 => RXRATE_r1(6),
      I3 => RXRATE_r2(6),
      I4 => \rxrate_state[1]_i_3__0_n_0\,
      I5 => \rxrate_state[1]_i_4__0_n_0\,
      O => \rxrate_state[1]_i_2__0_n_0\
    );
\rxrate_state[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => RXRATE_r2(3),
      I1 => RXRATE_r1(3),
      I2 => RXRATE_r1(5),
      I3 => RXRATE_r2(5),
      I4 => RXRATE_r1(4),
      I5 => RXRATE_r2(4),
      O => \rxrate_state[1]_i_3__0_n_0\
    );
\rxrate_state[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => RXRATE_r2(0),
      I1 => RXRATE_r1(0),
      I2 => RXRATE_r1(2),
      I3 => RXRATE_r2(2),
      I4 => RXRATE_r1(1),
      I5 => RXRATE_r2(1),
      O => \rxrate_state[1]_i_4__0_n_0\
    );
\rxrate_state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000510"
    )
        port map (
      I0 => \rxrate_state[3]_i_2__0_n_0\,
      I1 => \rxrate_counter_reg_n_0_[3]\,
      I2 => rxrate_state(2),
      I3 => rxrate_state(1),
      I4 => rxrate_state(0),
      I5 => \rxrate_state_reg_n_0_[3]\,
      O => \rxrate_state[2]_i_1__0_n_0\
    );
\rxrate_state[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => rxrate_state(1),
      I1 => \rxrate_state[3]_i_2__0_n_0\,
      I2 => \rxrate_counter_reg_n_0_[3]\,
      I3 => rxrate_state(2),
      I4 => \rxrate_state_reg_n_0_[3]\,
      I5 => rxrate_state(0),
      O => p_0_in(3)
    );
\rxrate_state[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => RXRATE_r2(0),
      I1 => RXRATE_r2(1),
      I2 => RXRATE_r2(2),
      I3 => RXRATE_r2(3),
      I4 => \rxrate_state[3]_i_3__0_n_0\,
      O => \rxrate_state[3]_i_2__0_n_0\
    );
\rxrate_state[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => RXRATE_r2(6),
      I1 => RXRATE_r2(7),
      I2 => RXRATE_r2(5),
      I3 => RXRATE_r2(4),
      O => \rxrate_state[3]_i_3__0_n_0\
    );
\rxrate_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => p_0_in(0),
      Q => rxrate_state(0),
      S => rrst
    );
\rxrate_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => p_0_in(1),
      Q => rxrate_state(1),
      R => rrst
    );
\rxrate_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \rxrate_state[2]_i_1__0_n_0\,
      Q => rxrate_state(2),
      R => rrst
    );
\rxrate_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => p_0_in(3),
      Q => \rxrate_state_reg_n_0_[3]\,
      R => rrst
    );
\synch_vec_rxrate[0].RXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__170\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(0),
      src_rst => '0'
    );
\synch_vec_rxrate[1].RXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__171\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(1),
      src_rst => '0'
    );
\synch_vec_rxrate[2].RXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__172\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(2),
      src_rst => '0'
    );
\synch_vec_rxrate[3].RXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__173\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(3),
      src_rst => '0'
    );
\synch_vec_rxrate[4].RXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__174\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(4),
      src_rst => '0'
    );
\synch_vec_rxrate[5].RXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__175\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(5),
      src_rst => '0'
    );
\synch_vec_rxrate[6].RXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__176\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(6),
      src_rst => '0'
    );
\synch_vec_rxrate[7].RXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__177\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(7),
      src_rst => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_rx_function__xdcDup__3\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 );
    GPI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    apb3clk : in STD_LOGIC;
    \^gpi\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rrst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_rx_function__xdcDup__3\ : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_rx_function";
end \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_rx_function__xdcDup__3\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_rx_function__xdcDup__3\ is
  signal \Command[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \Command[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \Command[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \Command[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \^gpi_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal MSTRXRESET_r1 : STD_LOGIC;
  signal MSTRXRESET_r2 : STD_LOGIC;
  signal MSTRXRESET_sync : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal RXDATAPATHRESET_r1 : STD_LOGIC;
  signal RXDATAPATHRESET_r2 : STD_LOGIC;
  signal RXDATAPATHRESET_sync : STD_LOGIC;
  signal RXPRERATECHANGE_r1 : STD_LOGIC;
  signal RXPRERATECHANGE_r2 : STD_LOGIC;
  signal RXPRERATECHANGE_sync : STD_LOGIC;
  signal RXRATE_r1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RXRATE_r2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RXRATE_sync : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal arb_state : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \arb_state[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_4__4_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_5__4_n_0\ : STD_LOGIC;
  signal \arb_state[3]_i_2__5_n_0\ : STD_LOGIC;
  signal \arb_state_inferred__3/i__n_0\ : STD_LOGIC;
  signal counter : STD_LOGIC;
  signal \counter[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter[7]_i_2__5_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__5_n_0\ : STD_LOGIC;
  signal \counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \en[0][0]_i_1__5_n_0\ : STD_LOGIC;
  signal \en[0][1]_i_1__5_n_0\ : STD_LOGIC;
  signal \en[1][0]_i_1__5_n_0\ : STD_LOGIC;
  signal \en[1][0]_i_2__5_n_0\ : STD_LOGIC;
  signal \en[1][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[1][1]_i_2__4_n_0\ : STD_LOGIC;
  signal \en[2][0]_i_1__5_n_0\ : STD_LOGIC;
  signal \en[2][0]_i_2__5_n_0\ : STD_LOGIC;
  signal \en[2][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[2][1]_i_2__4_n_0\ : STD_LOGIC;
  signal \en[3][0]_i_1__5_n_0\ : STD_LOGIC;
  signal \en[3][0]_i_2__5_n_0\ : STD_LOGIC;
  signal \en[3][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[3][1]_i_2__1_n_0\ : STD_LOGIC;
  signal \en[4][0]_i_1__5_n_0\ : STD_LOGIC;
  signal \en[4][0]_i_2__5_n_0\ : STD_LOGIC;
  signal \en[4][1]_i_1__5_n_0\ : STD_LOGIC;
  signal \en[4][1]_i_2__5_n_0\ : STD_LOGIC;
  signal \en[5][0]_i_1__5_n_0\ : STD_LOGIC;
  signal \en[5][0]_i_2__5_n_0\ : STD_LOGIC;
  signal \en[5][1]_i_1__5_n_0\ : STD_LOGIC;
  signal \en[5][1]_i_2__1_n_0\ : STD_LOGIC;
  signal \en[6][0]_i_1__5_n_0\ : STD_LOGIC;
  signal \en[6][0]_i_2__5_n_0\ : STD_LOGIC;
  signal \en[6][1]_i_1__5_n_0\ : STD_LOGIC;
  signal \en[6][1]_i_2__5_n_0\ : STD_LOGIC;
  signal \en[7][0]_i_1__5_n_0\ : STD_LOGIC;
  signal \en[7][0]_i_2__5_n_0\ : STD_LOGIC;
  signal \en[7][1]_i_1__5_n_0\ : STD_LOGIC;
  signal \en[7][1]_i_2__5_n_0\ : STD_LOGIC;
  signal \en__2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[0]_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[1]_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[5]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[6]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[7][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[7][1]\ : STD_LOGIC;
  signal gpi_5 : STD_LOGIC;
  signal \gpi_i_1__5_n_0\ : STD_LOGIC;
  signal \gpi_i_2__5_n_0\ : STD_LOGIC;
  signal \^gpo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gpoFromGTsync_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of gpoFromGTsync_r : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of gpoFromGTsync_r : signal is "true";
  signal gpoFromGTsync_r1 : STD_LOGIC;
  signal gpoFromGTsync_r2 : STD_LOGIC;
  signal gpo_4 : STD_LOGIC;
  signal idx : STD_LOGIC;
  signal \idx[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \idx[1]_fret__0_i_1__5_n_0\ : STD_LOGIC;
  signal \idx[1]_fret_i_1__5_n_0\ : STD_LOGIC;
  signal \idx[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \idx[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \idx_reg[1]_fret__0_n_0\ : STD_LOGIC;
  signal \idx_reg[1]_fret_n_0\ : STD_LOGIC;
  signal \idx_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_reg_n_0_[2]\ : STD_LOGIC;
  signal needService : STD_LOGIC;
  signal \needService_i_1__5_n_0\ : STD_LOGIC;
  signal \needService_i_2__5_n_0\ : STD_LOGIC;
  signal \needService_i_3__1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \p_0_in__1\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \p_14_out__0\ : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC;
  signal request : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal rxrate_counter : STD_LOGIC;
  signal \rxrate_counter[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \rxrate_counter[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \rxrate_counter[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \rxrate_counter[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \rxrate_counter__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rxrate_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxrate_is_zero__0\ : STD_LOGIC;
  signal \rxrate_is_zero_i_1__1_n_0\ : STD_LOGIC;
  signal rxrate_is_zero_r1 : STD_LOGIC;
  signal rxrate_is_zero_r2 : STD_LOGIC;
  signal rxrate_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rxrate_state[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \rxrate_state[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \rxrate_state[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \rxrate_state[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \rxrate_state[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \rxrate_state[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \rxrate_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Command[0]_i_1__5\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \Command[2]_i_2__1\ : label is "soft_lutpair104";
  attribute DEF_VAL : string;
  attribute DEF_VAL of MSTRXRESET_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of MSTRXRESET_xpm_internal_sync : label is 3;
  attribute INIT : string;
  attribute INIT of MSTRXRESET_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of MSTRXRESET_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of MSTRXRESET_xpm_internal_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of MSTRXRESET_xpm_internal_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of MSTRXRESET_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of MSTRXRESET_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of RXDATAPATHRESET_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF of RXDATAPATHRESET_xpm_internal_sync : label is 3;
  attribute INIT of RXDATAPATHRESET_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF of RXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of RXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute VERSION of RXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute XPM_CDC of RXDATAPATHRESET_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of RXDATAPATHRESET_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of RXPRERATECHANGE_xpm_internal_sync : label is "1'b0";
  attribute DEST_SYNC_FF of RXPRERATECHANGE_xpm_internal_sync : label is 3;
  attribute INIT of RXPRERATECHANGE_xpm_internal_sync : label is "0";
  attribute INIT_SYNC_FF of RXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of RXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute VERSION of RXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute XPM_CDC of RXPRERATECHANGE_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of RXPRERATECHANGE_xpm_internal_sync : label is "TRUE";
  attribute SOFT_HLUTNM of \arb_state[1]_i_3__4\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \arb_state[3]_i_1__5\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \arb_state[4]_i_1__5\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \arb_state_inferred__3/i_\ : label is "soft_lutpair100";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \arb_state_reg[0]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[1]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[2]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[3]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[4]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute SOFT_HLUTNM of \counter[1]_i_1__5\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \counter[2]_i_1__5\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \counter[3]_i_1__5\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \counter[5]_i_1__5\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \counter[6]_i_1__5\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \counter[7]_i_2__5\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \counter[7]_i_3__5\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \en[0][0]_i_2__1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \en[6][1]_i_1__5\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \gpi_i_2__5\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \gpi_i_3__1\ : label is "soft_lutpair100";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gpoFromGTsync_r_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[3]\ : label is "NO";
  attribute SOFT_HLUTNM of \needService_i_2__5\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \request[1]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \request[2]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \request[3]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \request[4]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \request[5]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \request[6]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \rxrate_counter[1]_i_1__1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \rxrate_counter[2]_i_1__1\ : label is "soft_lutpair97";
  attribute FSM_ENCODED_STATES of \rxrate_state_reg[0]\ : label is "RXRATE_START:00001,RXRATE_STATE1:00010,RXRATE_STATE2:00100,RXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \rxrate_state_reg[1]\ : label is "RXRATE_START:00001,RXRATE_STATE1:00010,RXRATE_STATE2:00100,RXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \rxrate_state_reg[2]\ : label is "RXRATE_START:00001,RXRATE_STATE1:00010,RXRATE_STATE2:00100,RXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \rxrate_state_reg[3]\ : label is "RXRATE_START:00001,RXRATE_STATE1:00010,RXRATE_STATE2:00100,RXRATE_STATE3:01000";
  attribute DEF_VAL of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is "TRUE";
begin
  GPI(0) <= \^gpi_1\(0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  gpo(0) <= \^gpo\(0);
  \out\(2 downto 0) <= gpoFromGTsync_r(2 downto 0);
\Command[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => \idx_reg_n_0_[0]\,
      O => \Command[0]_i_1__5_n_0\
    );
\Command[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => \idx_reg_n_0_[1]\,
      O => \Command[1]_i_1__5_n_0\
    );
\Command[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(2),
      I2 => arb_state(1),
      I3 => arb_state(3),
      I4 => arb_state(4),
      O => \Command[2]_i_1__5_n_0\
    );
\Command[2]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => \idx_reg_n_0_[2]\,
      O => \Command[2]_i_2__1_n_0\
    );
\Command_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[2]_i_1__5_n_0\,
      D => \Command[0]_i_1__5_n_0\,
      Q => \^q\(0),
      R => rrst
    );
\Command_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[2]_i_1__5_n_0\,
      D => \Command[1]_i_1__5_n_0\,
      Q => \^q\(1),
      R => rrst
    );
\Command_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[2]_i_1__5_n_0\,
      D => \Command[2]_i_2__1_n_0\,
      Q => \^q\(2),
      R => rrst
    );
MSTRXRESET_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => MSTRXRESET_sync,
      Q => MSTRXRESET_r1,
      R => rrst
    );
MSTRXRESET_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => MSTRXRESET_r1,
      Q => MSTRXRESET_r2,
      R => rrst
    );
MSTRXRESET_xpm_internal_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__188\
     port map (
      dest_clk => apb3clk,
      dest_rst => MSTRXRESET_sync,
      src_rst => '0'
    );
RXDATAPATHRESET_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXDATAPATHRESET_sync,
      Q => RXDATAPATHRESET_r1,
      R => rrst
    );
RXDATAPATHRESET_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXDATAPATHRESET_r1,
      Q => RXDATAPATHRESET_r2,
      R => rrst
    );
RXDATAPATHRESET_xpm_internal_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__189\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXDATAPATHRESET_sync,
      src_rst => '0'
    );
RXPRERATECHANGE_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXPRERATECHANGE_sync,
      Q => RXPRERATECHANGE_r1,
      R => rrst
    );
RXPRERATECHANGE_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXPRERATECHANGE_r1,
      Q => RXPRERATECHANGE_r2,
      R => rrst
    );
RXPRERATECHANGE_xpm_internal_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__24\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXPRERATECHANGE_sync,
      src_rst => \^gpi\(0)
    );
\RXRATE_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(0),
      Q => RXRATE_r1(0),
      R => rrst
    );
\RXRATE_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(1),
      Q => RXRATE_r1(1),
      R => rrst
    );
\RXRATE_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(2),
      Q => RXRATE_r1(2),
      R => rrst
    );
\RXRATE_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(3),
      Q => RXRATE_r1(3),
      R => rrst
    );
\RXRATE_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(4),
      Q => RXRATE_r1(4),
      R => rrst
    );
\RXRATE_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(5),
      Q => RXRATE_r1(5),
      R => rrst
    );
\RXRATE_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(6),
      Q => RXRATE_r1(6),
      R => rrst
    );
\RXRATE_r1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(7),
      Q => RXRATE_r1(7),
      R => rrst
    );
\RXRATE_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(0),
      Q => RXRATE_r2(0),
      R => rrst
    );
\RXRATE_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(1),
      Q => RXRATE_r2(1),
      R => rrst
    );
\RXRATE_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(2),
      Q => RXRATE_r2(2),
      R => rrst
    );
\RXRATE_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(3),
      Q => RXRATE_r2(3),
      R => rrst
    );
\RXRATE_r2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(4),
      Q => RXRATE_r2(4),
      R => rrst
    );
\RXRATE_r2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(5),
      Q => RXRATE_r2(5),
      R => rrst
    );
\RXRATE_r2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(6),
      Q => RXRATE_r2(6),
      R => rrst
    );
\RXRATE_r2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(7),
      Q => RXRATE_r2(7),
      R => rrst
    );
\arb_state[0]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => arb_state(4),
      I1 => \arb_state_inferred__3/i__n_0\,
      O => \arb_state[0]_i_1__5_n_0\
    );
\arb_state[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0F0E00000F000"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => \arb_state_inferred__3/i__n_0\,
      I3 => arb_state(1),
      I4 => gpoFromGTsync_r(3),
      I5 => arb_state(0),
      O => \p_0_in__0\(1)
    );
\arb_state[1]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \idx_reg[1]_fret__0_n_0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg[1]_fret_n_0\,
      O => \en__2\(1)
    );
\arb_state[1]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \arb_state[1]_i_4__4_n_0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \arb_state[1]_i_5__4_n_0\,
      O => \en__2\(0)
    );
\arb_state[1]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \en_reg_n_0_[7][0]\,
      I1 => \en_reg[6]_0\(0),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \en_reg[5]_1\(0),
      I4 => \idx_reg_n_0_[0]\,
      I5 => \en_reg_n_0_[4][0]\,
      O => \arb_state[1]_i_4__4_n_0\
    );
\arb_state[1]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \en_reg_n_0_[3][0]\,
      I1 => \en_reg_n_0_[2][0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \en_reg[1]_2\(0),
      I4 => \idx_reg_n_0_[0]\,
      I5 => \en_reg[0]_3\(0),
      O => \arb_state[1]_i_5__4_n_0\
    );
\arb_state[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A080"
    )
        port map (
      I0 => \arb_state_inferred__3/i__n_0\,
      I1 => arb_state(2),
      I2 => gpoFromGTsync_r(3),
      I3 => arb_state(1),
      O => \p_0_in__0\(2)
    );
\arb_state[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \arb_state_inferred__3/i__n_0\,
      I1 => arb_state(3),
      I2 => \counter_reg_n_0_[7]\,
      I3 => \arb_state[3]_i_2__5_n_0\,
      O => \p_0_in__0\(3)
    );
\arb_state[3]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1010"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => arb_state(0),
      I3 => gpoFromGTsync_r(3),
      I4 => arb_state(2),
      O => \arb_state[3]_i_2__5_n_0\
    );
\arb_state[4]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \arb_state_inferred__3/i__n_0\,
      I1 => \counter_reg_n_0_[7]\,
      I2 => arb_state(3),
      O => \p_0_in__0\(4)
    );
\arb_state_inferred__3/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(1),
      I2 => arb_state(2),
      I3 => arb_state(3),
      I4 => arb_state(4),
      O => \arb_state_inferred__3/i__n_0\
    );
\arb_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \arb_state[0]_i_1__5_n_0\,
      Q => arb_state(0),
      S => rrst
    );
\arb_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => arb_state(1),
      R => rrst
    );
\arb_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => arb_state(2),
      R => rrst
    );
\arb_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => arb_state(3),
      R => rrst
    );
\arb_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => arb_state(4),
      R => rrst
    );
\counter[0]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[0]\,
      O => \counter[0]_i_1__5_n_0\
    );
\counter[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[1]\,
      I2 => \counter_reg_n_0_[0]\,
      O => \counter[1]_i_1__5_n_0\
    );
\counter[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[1]\,
      I3 => \counter_reg_n_0_[0]\,
      O => \counter[2]_i_1__5_n_0\
    );
\counter[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[3]\,
      I2 => \counter_reg_n_0_[2]\,
      I3 => \counter_reg_n_0_[0]\,
      I4 => \counter_reg_n_0_[1]\,
      O => \counter[3]_i_1__5_n_0\
    );
\counter[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[4]\,
      I2 => \counter_reg_n_0_[3]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[0]\,
      I5 => \counter_reg_n_0_[2]\,
      O => \counter[4]_i_1__5_n_0\
    );
\counter[5]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[5]\,
      I2 => \counter[7]_i_3__5_n_0\,
      O => \counter[5]_i_1__5_n_0\
    );
\counter[6]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter[7]_i_3__5_n_0\,
      I2 => arb_state(3),
      I3 => \counter_reg_n_0_[6]\,
      O => \counter[6]_i_1__5_n_0\
    );
\counter[7]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000016"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(3),
      I2 => arb_state(2),
      I3 => arb_state(4),
      I4 => arb_state(1),
      O => counter
    );
\counter[7]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7080F000"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter[7]_i_3__5_n_0\,
      I2 => arb_state(3),
      I3 => \counter_reg_n_0_[7]\,
      I4 => \counter_reg_n_0_[6]\,
      O => \counter[7]_i_2__5_n_0\
    );
\counter[7]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[3]\,
      O => \counter[7]_i_3__5_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[0]_i_1__5_n_0\,
      Q => \counter_reg_n_0_[0]\,
      R => rrst
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[1]_i_1__5_n_0\,
      Q => \counter_reg_n_0_[1]\,
      R => rrst
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[2]_i_1__5_n_0\,
      Q => \counter_reg_n_0_[2]\,
      R => rrst
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[3]_i_1__5_n_0\,
      Q => \counter_reg_n_0_[3]\,
      R => rrst
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[4]_i_1__5_n_0\,
      Q => \counter_reg_n_0_[4]\,
      R => rrst
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[5]_i_1__5_n_0\,
      Q => \counter_reg_n_0_[5]\,
      R => rrst
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[6]_i_1__5_n_0\,
      Q => \counter_reg_n_0_[6]\,
      R => rrst
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[7]_i_2__5_n_0\,
      Q => \counter_reg_n_0_[7]\,
      R => rrst
    );
\en[0][0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \p_14_out__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[1]\,
      O => \en[0][0]_i_1__5_n_0\
    );
\en[0][0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      O => \p_1_in__0\
    );
\en[0][1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg[0]_3\(1),
      O => \en[0][1]_i_1__5_n_0\
    );
\en[1][0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => request(1),
      O => \en[1][0]_i_1__5_n_0\
    );
\en[1][0]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \idx_reg_n_0_[0]\,
      I5 => \p_14_out__0\,
      O => \en[1][0]_i_2__5_n_0\
    );
\en[1][1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[1][0]_i_1__5_n_0\,
      I1 => \en_reg[1]_2\(1),
      I2 => \en[1][1]_i_2__4_n_0\,
      O => \en[1][1]_i_1__1_n_0\
    );
\en[1][1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFEFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg[1]_2\(0),
      I5 => \en_reg[1]_2\(1),
      O => \en[1][1]_i_2__4_n_0\
    );
\en[2][0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \p_14_out__0\,
      I4 => request(2),
      O => \en[2][0]_i_1__5_n_0\
    );
\en[2][0]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \p_14_out__0\,
      O => \en[2][0]_i_2__5_n_0\
    );
\en[2][1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[2][0]_i_1__5_n_0\,
      I1 => \en_reg_n_0_[2][1]\,
      I2 => \en[2][1]_i_2__4_n_0\,
      O => \en[2][1]_i_1__1_n_0\
    );
\en[2][1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFEFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg_n_0_[2][0]\,
      I5 => \en_reg_n_0_[2][1]\,
      O => \en[2][1]_i_2__4_n_0\
    );
\en[3][0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => request(3),
      O => \en[3][0]_i_1__5_n_0\
    );
\en[3][0]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8FFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => \p_14_out__0\,
      O => \en[3][0]_i_2__5_n_0\
    );
\en[3][1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[3][0]_i_1__5_n_0\,
      I1 => \en_reg_n_0_[3][1]\,
      I2 => \en[3][1]_i_2__1_n_0\,
      O => \en[3][1]_i_1__1_n_0\
    );
\en[3][1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg_n_0_[3][0]\,
      I5 => \en_reg_n_0_[3][1]\,
      O => \en[3][1]_i_2__1_n_0\
    );
\en[4][0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[2]\,
      I3 => \p_14_out__0\,
      I4 => request(4),
      O => \en[4][0]_i_1__5_n_0\
    );
\en[4][0]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => \p_14_out__0\,
      O => \en[4][0]_i_2__5_n_0\
    );
\en[4][1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[4][0]_i_1__5_n_0\,
      I1 => \en_reg_n_0_[4][1]\,
      I2 => \en[4][1]_i_2__5_n_0\,
      O => \en[4][1]_i_1__5_n_0\
    );
\en[4][1]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFEFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[2]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg_n_0_[4][0]\,
      I5 => \en_reg_n_0_[4][1]\,
      O => \en[4][1]_i_2__5_n_0\
    );
\en[5][0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => request(5),
      O => \en[5][0]_i_1__5_n_0\
    );
\en[5][0]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8FFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[2]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \p_14_out__0\,
      O => \en[5][0]_i_2__5_n_0\
    );
\en[5][1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[5][0]_i_1__5_n_0\,
      I1 => \en_reg[5]_1\(1),
      I2 => \en[5][1]_i_2__1_n_0\,
      O => \en[5][1]_i_1__5_n_0\
    );
\en[5][1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg[5]_1\(0),
      I5 => \en_reg[5]_1\(1),
      O => \en[5][1]_i_2__1_n_0\
    );
\en[6][0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0800"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => request(6),
      O => \en[6][0]_i_1__5_n_0\
    );
\en[6][0]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \p_14_out__0\,
      O => \en[6][0]_i_2__5_n_0\
    );
\en[6][1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[6][0]_i_1__5_n_0\,
      I1 => \en_reg[6]_0\(1),
      I2 => \en[6][1]_i_2__5_n_0\,
      O => \en[6][1]_i_1__5_n_0\
    );
\en[6][1]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7FFF7FF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg[6]_0\(0),
      I5 => \en_reg[6]_0\(1),
      O => \en[6][1]_i_2__5_n_0\
    );
\en[7][0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \p_14_out__0\,
      I4 => \p_0_in__1\,
      O => \en[7][0]_i_1__5_n_0\
    );
\en[7][0]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => \p_14_out__0\,
      O => \en[7][0]_i_2__5_n_0\
    );
\en[7][0]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gpoFromGTsync_r1,
      I1 => gpoFromGTsync_r2,
      O => \p_14_out__0\
    );
\en[7][1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[7][0]_i_1__5_n_0\,
      I1 => \en_reg_n_0_[7][1]\,
      I2 => \en[7][1]_i_2__5_n_0\,
      O => \en[7][1]_i_1__5_n_0\
    );
\en[7][1]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF7FFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg_n_0_[7][0]\,
      I5 => \en_reg_n_0_[7][1]\,
      O => \en[7][1]_i_2__5_n_0\
    );
\en_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[0][0]_i_1__5_n_0\,
      D => \p_1_in__0\,
      Q => \en_reg[0]_3\(0),
      R => rrst
    );
\en_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[0][1]_i_1__5_n_0\,
      Q => \en_reg[0]_3\(1),
      R => rrst
    );
\en_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[1][0]_i_1__5_n_0\,
      D => \en[1][0]_i_2__5_n_0\,
      Q => \en_reg[1]_2\(0),
      R => rrst
    );
\en_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[1][1]_i_1__1_n_0\,
      Q => \en_reg[1]_2\(1),
      R => rrst
    );
\en_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[2][0]_i_1__5_n_0\,
      D => \en[2][0]_i_2__5_n_0\,
      Q => \en_reg_n_0_[2][0]\,
      R => rrst
    );
\en_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[2][1]_i_1__1_n_0\,
      Q => \en_reg_n_0_[2][1]\,
      R => rrst
    );
\en_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[3][0]_i_1__5_n_0\,
      D => \en[3][0]_i_2__5_n_0\,
      Q => \en_reg_n_0_[3][0]\,
      R => rrst
    );
\en_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[3][1]_i_1__1_n_0\,
      Q => \en_reg_n_0_[3][1]\,
      R => rrst
    );
\en_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[4][0]_i_1__5_n_0\,
      D => \en[4][0]_i_2__5_n_0\,
      Q => \en_reg_n_0_[4][0]\,
      R => rrst
    );
\en_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[4][1]_i_1__5_n_0\,
      Q => \en_reg_n_0_[4][1]\,
      R => rrst
    );
\en_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[5][0]_i_1__5_n_0\,
      D => \en[5][0]_i_2__5_n_0\,
      Q => \en_reg[5]_1\(0),
      R => rrst
    );
\en_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[5][1]_i_1__5_n_0\,
      Q => \en_reg[5]_1\(1),
      R => rrst
    );
\en_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[6][0]_i_1__5_n_0\,
      D => \en[6][0]_i_2__5_n_0\,
      Q => \en_reg[6]_0\(0),
      R => rrst
    );
\en_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[6][1]_i_1__5_n_0\,
      Q => \en_reg[6]_0\(1),
      R => rrst
    );
\en_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[7][0]_i_1__5_n_0\,
      D => \en[7][0]_i_2__5_n_0\,
      Q => \en_reg_n_0_[7][0]\,
      R => rrst
    );
\en_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[7][1]_i_1__5_n_0\,
      Q => \en_reg_n_0_[7][1]\,
      R => rrst
    );
\gpi_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => arb_state(0),
      I3 => \gpi_i_2__5_n_0\,
      I4 => gpi_5,
      I5 => \^gpi_1\(0),
      O => \gpi_i_1__5_n_0\
    );
\gpi_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => arb_state(3),
      I1 => arb_state(2),
      I2 => arb_state(4),
      O => \gpi_i_2__5_n_0\
    );
\gpi_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(1),
      I2 => arb_state(2),
      I3 => arb_state(3),
      I4 => arb_state(4),
      O => gpi_5
    );
gpi_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \gpi_i_1__5_n_0\,
      Q => \^gpi_1\(0),
      R => rrst
    );
gpoFromGTsync_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpoFromGTsync_r(3),
      Q => gpoFromGTsync_r1,
      R => rrst
    );
gpoFromGTsync_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpoFromGTsync_r1,
      Q => gpoFromGTsync_r2,
      R => rrst
    );
\gpoFromGTsync_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(0),
      Q => gpoFromGTsync_r(0),
      R => '0'
    );
\gpoFromGTsync_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(1),
      Q => gpoFromGTsync_r(1),
      R => '0'
    );
\gpoFromGTsync_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(2),
      Q => gpoFromGTsync_r(2),
      R => '0'
    );
\gpoFromGTsync_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(3),
      Q => gpoFromGTsync_r(3),
      R => '0'
    );
\gpo_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8EAAAAA"
    )
        port map (
      I0 => \^gpo\(0),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => gpoFromGTsync_r(3),
      O => gpo_4
    );
gpo_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpo_4,
      Q => \^gpo\(0),
      R => rrst
    );
\idx[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEF0F0"
    )
        port map (
      I0 => \en_reg_n_0_[7][1]\,
      I1 => \en_reg_n_0_[7][0]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => needService,
      I4 => idx,
      O => \idx[0]_i_1__5_n_0\
    );
\idx[1]_fret__0_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \en[7][1]_i_1__5_n_0\,
      I1 => \en[6][1]_i_1__5_n_0\,
      I2 => \idx[1]_i_1__5_n_0\,
      I3 => \en[5][1]_i_1__5_n_0\,
      I4 => \idx[0]_i_1__5_n_0\,
      I5 => \en[4][1]_i_1__5_n_0\,
      O => \idx[1]_fret__0_i_1__5_n_0\
    );
\idx[1]_fret_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \en[3][1]_i_1__1_n_0\,
      I1 => \en[2][1]_i_1__1_n_0\,
      I2 => \idx[1]_i_1__5_n_0\,
      I3 => \en[1][1]_i_1__1_n_0\,
      I4 => \idx[0]_i_1__5_n_0\,
      I5 => \en[0][1]_i_1__5_n_0\,
      O => \idx[1]_fret_i_1__5_n_0\
    );
\idx[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEEEEEFF00FF00"
    )
        port map (
      I0 => \en_reg_n_0_[7][1]\,
      I1 => \en_reg_n_0_[7][0]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => needService,
      I5 => idx,
      O => \idx[1]_i_1__5_n_0\
    );
\idx[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => arb_state(4),
      I1 => arb_state(2),
      I2 => arb_state(1),
      I3 => arb_state(3),
      I4 => arb_state(0),
      O => idx
    );
\idx[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFEEEEEEEEEEE"
    )
        port map (
      I0 => \en_reg_n_0_[7][1]\,
      I1 => \en_reg_n_0_[7][0]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => needService,
      O => \idx[2]_i_2__1_n_0\
    );
\idx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \idx[0]_i_1__5_n_0\,
      Q => \idx_reg_n_0_[0]\,
      R => rrst
    );
\idx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_i_1__5_n_0\,
      Q => \idx_reg_n_0_[1]\,
      R => rrst
    );
\idx_reg[1]_fret\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_fret_i_1__5_n_0\,
      Q => \idx_reg[1]_fret_n_0\,
      R => rrst
    );
\idx_reg[1]_fret__0\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_fret__0_i_1__5_n_0\,
      Q => \idx_reg[1]_fret__0_n_0\,
      R => rrst
    );
\idx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => idx,
      D => \idx[2]_i_2__1_n_0\,
      Q => \idx_reg_n_0_[2]\,
      R => rrst
    );
\needService_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \needService_i_2__5_n_0\,
      I1 => \en_reg[0]_3\(1),
      I2 => \en_reg[0]_3\(0),
      I3 => \en_reg_n_0_[7][0]\,
      I4 => \needService_i_3__1_n_0\,
      O => \needService_i_1__5_n_0\
    );
\needService_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \en_reg[6]_0\(1),
      I1 => \en_reg[6]_0\(0),
      I2 => \en_reg[5]_1\(1),
      I3 => \en_reg[5]_1\(0),
      O => \needService_i_2__5_n_0\
    );
\needService_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \en_reg_n_0_[3][0]\,
      I1 => \en_reg_n_0_[4][0]\,
      I2 => \en_reg[1]_2\(0),
      I3 => \en_reg[1]_2\(1),
      I4 => \en_reg_n_0_[2][0]\,
      O => \needService_i_3__1_n_0\
    );
needService_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \needService_i_1__5_n_0\,
      Q => needService,
      R => rrst
    );
\request[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MSTRXRESET_r1,
      I1 => MSTRXRESET_r2,
      O => p_0_out(0)
    );
\request[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MSTRXRESET_r2,
      I1 => MSTRXRESET_r1,
      O => p_0_out(1)
    );
\request[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RXPRERATECHANGE_r1,
      I1 => RXPRERATECHANGE_r2,
      O => p_0_out(2)
    );
\request[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RXPRERATECHANGE_r2,
      I1 => RXPRERATECHANGE_r1,
      O => p_0_out(3)
    );
\request[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RXDATAPATHRESET_r1,
      I1 => RXDATAPATHRESET_r2,
      O => p_0_out(4)
    );
\request[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RXDATAPATHRESET_r2,
      I1 => RXDATAPATHRESET_r1,
      O => p_0_out(5)
    );
\request[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxrate_is_zero_r1,
      I1 => rxrate_is_zero_r2,
      O => p_0_out(6)
    );
\request_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(0),
      Q => request(1),
      R => rrst
    );
\request_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(1),
      Q => request(2),
      R => rrst
    );
\request_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(2),
      Q => request(3),
      R => rrst
    );
\request_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(3),
      Q => request(4),
      R => rrst
    );
\request_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(4),
      Q => request(5),
      R => rrst
    );
\request_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(5),
      Q => request(6),
      R => rrst
    );
\request_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(6),
      Q => \p_0_in__1\,
      R => rrst
    );
\rxrate_counter[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => \rxrate_counter__0\(0),
      I2 => \rxrate_state[3]_i_2__1_n_0\,
      O => \rxrate_counter[0]_i_1__1_n_0\
    );
\rxrate_counter[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => \rxrate_state[3]_i_2__1_n_0\,
      I2 => \rxrate_counter__0\(0),
      I3 => \rxrate_counter__0\(1),
      O => \rxrate_counter[1]_i_1__1_n_0\
    );
\rxrate_counter[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222000"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => \rxrate_state[3]_i_2__1_n_0\,
      I2 => \rxrate_counter__0\(0),
      I3 => \rxrate_counter__0\(1),
      I4 => \rxrate_counter__0\(2),
      O => \rxrate_counter[2]_i_1__1_n_0\
    );
\rxrate_counter[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0114"
    )
        port map (
      I0 => \rxrate_state_reg_n_0_[3]\,
      I1 => rxrate_state(1),
      I2 => rxrate_state(2),
      I3 => rxrate_state(0),
      O => rxrate_counter
    );
\rxrate_counter[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222220000000"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => \rxrate_state[3]_i_2__1_n_0\,
      I2 => \rxrate_counter__0\(1),
      I3 => \rxrate_counter__0\(0),
      I4 => \rxrate_counter__0\(2),
      I5 => \rxrate_counter_reg_n_0_[3]\,
      O => \rxrate_counter[3]_i_2__1_n_0\
    );
\rxrate_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => rxrate_counter,
      D => \rxrate_counter[0]_i_1__1_n_0\,
      Q => \rxrate_counter__0\(0),
      R => rrst
    );
\rxrate_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => rxrate_counter,
      D => \rxrate_counter[1]_i_1__1_n_0\,
      Q => \rxrate_counter__0\(1),
      R => rrst
    );
\rxrate_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => rxrate_counter,
      D => \rxrate_counter[2]_i_1__1_n_0\,
      Q => \rxrate_counter__0\(2),
      R => rrst
    );
\rxrate_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => rxrate_counter,
      D => \rxrate_counter[3]_i_2__1_n_0\,
      Q => \rxrate_counter_reg_n_0_[3]\,
      R => rrst
    );
\rxrate_is_zero_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0010"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => rxrate_state(0),
      I2 => \rxrate_state_reg_n_0_[3]\,
      I3 => rxrate_state(1),
      I4 => \rxrate_is_zero__0\,
      O => \rxrate_is_zero_i_1__1_n_0\
    );
rxrate_is_zero_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \rxrate_is_zero__0\,
      Q => rxrate_is_zero_r1,
      R => rrst
    );
rxrate_is_zero_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => rxrate_is_zero_r1,
      Q => rxrate_is_zero_r2,
      R => rrst
    );
rxrate_is_zero_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \rxrate_is_zero_i_1__1_n_0\,
      Q => \rxrate_is_zero__0\,
      R => rrst
    );
\rxrate_state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFEBEB"
    )
        port map (
      I0 => \rxrate_state_reg_n_0_[3]\,
      I1 => rxrate_state(1),
      I2 => rxrate_state(2),
      I3 => \rxrate_state[1]_i_2__1_n_0\,
      I4 => rxrate_state(0),
      O => p_0_in(0)
    );
\rxrate_state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000303088"
    )
        port map (
      I0 => \rxrate_state[1]_i_2__1_n_0\,
      I1 => rxrate_state(0),
      I2 => \rxrate_state[3]_i_2__1_n_0\,
      I3 => rxrate_state(2),
      I4 => rxrate_state(1),
      I5 => \rxrate_state_reg_n_0_[3]\,
      O => p_0_in(1)
    );
\rxrate_state[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => RXRATE_r1(7),
      I1 => RXRATE_r2(7),
      I2 => RXRATE_r1(6),
      I3 => RXRATE_r2(6),
      I4 => \rxrate_state[1]_i_3__1_n_0\,
      I5 => \rxrate_state[1]_i_4__1_n_0\,
      O => \rxrate_state[1]_i_2__1_n_0\
    );
\rxrate_state[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => RXRATE_r2(3),
      I1 => RXRATE_r1(3),
      I2 => RXRATE_r1(5),
      I3 => RXRATE_r2(5),
      I4 => RXRATE_r1(4),
      I5 => RXRATE_r2(4),
      O => \rxrate_state[1]_i_3__1_n_0\
    );
\rxrate_state[1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => RXRATE_r2(0),
      I1 => RXRATE_r1(0),
      I2 => RXRATE_r1(2),
      I3 => RXRATE_r2(2),
      I4 => RXRATE_r1(1),
      I5 => RXRATE_r2(1),
      O => \rxrate_state[1]_i_4__1_n_0\
    );
\rxrate_state[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000510"
    )
        port map (
      I0 => \rxrate_state[3]_i_2__1_n_0\,
      I1 => \rxrate_counter_reg_n_0_[3]\,
      I2 => rxrate_state(2),
      I3 => rxrate_state(1),
      I4 => rxrate_state(0),
      I5 => \rxrate_state_reg_n_0_[3]\,
      O => \rxrate_state[2]_i_1__1_n_0\
    );
\rxrate_state[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => rxrate_state(1),
      I1 => \rxrate_state[3]_i_2__1_n_0\,
      I2 => \rxrate_counter_reg_n_0_[3]\,
      I3 => rxrate_state(2),
      I4 => \rxrate_state_reg_n_0_[3]\,
      I5 => rxrate_state(0),
      O => p_0_in(3)
    );
\rxrate_state[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => RXRATE_r2(0),
      I1 => RXRATE_r2(1),
      I2 => RXRATE_r2(2),
      I3 => RXRATE_r2(3),
      I4 => \rxrate_state[3]_i_3__1_n_0\,
      O => \rxrate_state[3]_i_2__1_n_0\
    );
\rxrate_state[3]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => RXRATE_r2(6),
      I1 => RXRATE_r2(7),
      I2 => RXRATE_r2(5),
      I3 => RXRATE_r2(4),
      O => \rxrate_state[3]_i_3__1_n_0\
    );
\rxrate_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => p_0_in(0),
      Q => rxrate_state(0),
      S => rrst
    );
\rxrate_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => p_0_in(1),
      Q => rxrate_state(1),
      R => rrst
    );
\rxrate_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \rxrate_state[2]_i_1__1_n_0\,
      Q => rxrate_state(2),
      R => rrst
    );
\rxrate_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => p_0_in(3),
      Q => \rxrate_state_reg_n_0_[3]\,
      R => rrst
    );
\synch_vec_rxrate[0].RXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__180\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(0),
      src_rst => '0'
    );
\synch_vec_rxrate[1].RXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__181\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(1),
      src_rst => '0'
    );
\synch_vec_rxrate[2].RXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__182\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(2),
      src_rst => '0'
    );
\synch_vec_rxrate[3].RXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__183\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(3),
      src_rst => '0'
    );
\synch_vec_rxrate[4].RXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__184\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(4),
      src_rst => '0'
    );
\synch_vec_rxrate[5].RXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__185\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(5),
      src_rst => '0'
    );
\synch_vec_rxrate[6].RXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__186\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(6),
      src_rst => '0'
    );
\synch_vec_rxrate[7].RXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__187\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(7),
      src_rst => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_tx_function is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 );
    GPI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    apb3clk : in STD_LOGIC;
    \^gpi\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rrst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_tx_function;

architecture STRUCTURE of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_tx_function is
  signal \Command[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \Command[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \Command[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \Command[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \Command[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \^gpi_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal MSTTXRESET_r1 : STD_LOGIC;
  signal MSTTXRESET_r2 : STD_LOGIC;
  signal MSTTXRESET_sync : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TXDATAPATHRESET_r1 : STD_LOGIC;
  signal TXDATAPATHRESET_r2 : STD_LOGIC;
  signal TXDATAPATHRESET_sync : STD_LOGIC;
  signal TXLANEDESKEW_r1 : STD_LOGIC;
  signal TXLANEDESKEW_r2 : STD_LOGIC;
  signal TXLANEDESKEW_sync : STD_LOGIC;
  signal TXPRBSSEL_r1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TXPRBSSEL_r2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TXPRBSSEL_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TXPRERATECHANGE_r1 : STD_LOGIC;
  signal TXPRERATECHANGE_r2 : STD_LOGIC;
  signal TXPRERATECHANGE_sync : STD_LOGIC;
  signal TXRATE_r1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TXRATE_r2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TXRATE_sync : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal arb_state : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \arb_state[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \arb_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \arb_state_inferred__3/i__n_0\ : STD_LOGIC;
  signal counter : STD_LOGIC;
  signal \counter[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \en[0][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[0][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[10][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[10][0]_i_4_n_0\ : STD_LOGIC;
  signal \en[10][0]_i_5_n_0\ : STD_LOGIC;
  signal \en[10][0]_i_6_n_0\ : STD_LOGIC;
  signal \en[10][0]_i_7_n_0\ : STD_LOGIC;
  signal \en[10][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[10][1]_i_2__2_n_0\ : STD_LOGIC;
  signal \en[1][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[1][0]_i_2__2_n_0\ : STD_LOGIC;
  signal \en[1][0]_i_2__2_n_1\ : STD_LOGIC;
  signal \en[1][1]_i_1__6_n_0\ : STD_LOGIC;
  signal \en[2][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[2][0]_i_2__2_n_0\ : STD_LOGIC;
  signal \en[2][1]_i_1__6_n_0\ : STD_LOGIC;
  signal \en[3][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[3][0]_i_2__2_n_0\ : STD_LOGIC;
  signal \en[3][0]_i_3__2_n_0\ : STD_LOGIC;
  signal \en[3][1]_i_1__6_n_0\ : STD_LOGIC;
  signal \en[4][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[4][0]_i_2__2_n_0\ : STD_LOGIC;
  signal \en[4][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[4][1]_i_2__2_n_0\ : STD_LOGIC;
  signal \en[5][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[5][0]_i_2__2_n_0\ : STD_LOGIC;
  signal \en[5][0]_i_3__2_n_0\ : STD_LOGIC;
  signal \en[5][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[5][1]_i_2__6_n_0\ : STD_LOGIC;
  signal \en[6][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[6][0]_i_2__2_n_0\ : STD_LOGIC;
  signal \en[6][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[6][1]_i_2__2_n_0\ : STD_LOGIC;
  signal \en[7][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[7][0]_i_2__2_n_0\ : STD_LOGIC;
  signal \en[7][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[7][1]_i_2__2_n_0\ : STD_LOGIC;
  signal \en[8][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[8][0]_i_2__2_n_0\ : STD_LOGIC;
  signal \en[8][0]_i_3__2_n_0\ : STD_LOGIC;
  signal \en[8][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[8][1]_i_2__2_n_0\ : STD_LOGIC;
  signal \en[9][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[9][0]_i_2__2_n_0\ : STD_LOGIC;
  signal \en[9][0]_i_3__2_n_0\ : STD_LOGIC;
  signal \en[9][1]_fret_i_1__2_n_0\ : STD_LOGIC;
  signal \en[9][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[9][1]_i_2__2_n_0\ : STD_LOGIC;
  signal \en__3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[0]_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[1]_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[5]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[6]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[9][1]_fret_n_0\ : STD_LOGIC;
  signal \en_reg_n_0_[10][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[10][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[7][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[7][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[8][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[8][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[9][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[9][1]\ : STD_LOGIC;
  signal gpi_5 : STD_LOGIC;
  signal \gpi_i_1__2_n_0\ : STD_LOGIC;
  signal \^gpo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gpoFromGTsync_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of gpoFromGTsync_r : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of gpoFromGTsync_r : signal is "true";
  signal gpoFromGTsync_r1 : STD_LOGIC;
  signal gpoFromGTsync_r2 : STD_LOGIC;
  signal gpo_4 : STD_LOGIC;
  signal idx : STD_LOGIC;
  signal \idx1__1\ : STD_LOGIC;
  signal \idx[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \idx[1]_fret__0_i_1__2_n_0\ : STD_LOGIC;
  signal \idx[1]_fret_i_1__2_n_0\ : STD_LOGIC;
  signal \idx[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \idx[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \idx[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \idx[3]_fret_i_1__2_n_0\ : STD_LOGIC;
  signal \idx[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \idx[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \idx[3]_i_4__2_n_0\ : STD_LOGIC;
  signal \idx[3]_i_6_n_0\ : STD_LOGIC;
  signal \idx_reg[1]_fret__0_n_0\ : STD_LOGIC;
  signal \idx_reg[1]_fret_n_0\ : STD_LOGIC;
  signal \idx_reg[3]_fret_n_0\ : STD_LOGIC;
  signal \idx_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_reg_n_0_[3]\ : STD_LOGIC;
  signal needService : STD_LOGIC;
  signal \needService_i_1__2_n_0\ : STD_LOGIC;
  signal \needService_i_2__2_n_0\ : STD_LOGIC;
  signal \needService_i_3__6_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_20_out__0\ : STD_LOGIC;
  signal request : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal txprbs_counter : STD_LOGIC;
  signal \txprbs_counter[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \txprbs_counter[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \txprbs_counter[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \txprbs_counter[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \txprbs_counter[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \txprbs_counter[3]_i_4__2_n_0\ : STD_LOGIC;
  signal \txprbs_counter__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \txprbs_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal txprbs_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txprbssel_en_r1 : STD_LOGIC;
  signal txprbssel_en_r10_n_0 : STD_LOGIC;
  signal txprbssel_en_r2 : STD_LOGIC;
  signal txprbssel_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \txprbssel_stable[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \txprbssel_stable__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txrate_counter : STD_LOGIC;
  signal \txrate_counter[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \txrate_counter[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \txrate_counter[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \txrate_counter[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \txrate_counter__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \txrate_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \txrate_is_zero__0\ : STD_LOGIC;
  signal \txrate_is_zero_i_1__2_n_0\ : STD_LOGIC;
  signal txrate_is_zero_r1 : STD_LOGIC;
  signal txrate_is_zero_r2 : STD_LOGIC;
  signal txrate_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \txrate_state[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \txrate_state[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \txrate_state[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \txrate_state[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \txrate_state[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \txrate_state[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \txrate_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Command[0]_i_1__2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \Command[1]_i_1__2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \Command[2]_i_1__2\ : label is "soft_lutpair164";
  attribute DEF_VAL : string;
  attribute DEF_VAL of MSTTXRESET_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of MSTTXRESET_xpm_internal_sync : label is 3;
  attribute INIT : string;
  attribute INIT of MSTTXRESET_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of MSTTXRESET_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of MSTTXRESET_xpm_internal_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of MSTTXRESET_xpm_internal_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of MSTTXRESET_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of MSTTXRESET_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of TXDATAPATHRESET_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF of TXDATAPATHRESET_xpm_internal_sync : label is 3;
  attribute INIT of TXDATAPATHRESET_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF of TXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of TXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute VERSION of TXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute XPM_CDC of TXDATAPATHRESET_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of TXDATAPATHRESET_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of TXLANEDESKEW_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF of TXLANEDESKEW_xpm_internal_sync : label is 3;
  attribute INIT of TXLANEDESKEW_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF of TXLANEDESKEW_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of TXLANEDESKEW_xpm_internal_sync : label is 0;
  attribute VERSION of TXLANEDESKEW_xpm_internal_sync : label is 0;
  attribute XPM_CDC of TXLANEDESKEW_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of TXLANEDESKEW_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of TXPRERATECHANGE_xpm_internal_sync : label is "1'b0";
  attribute DEST_SYNC_FF of TXPRERATECHANGE_xpm_internal_sync : label is 3;
  attribute INIT of TXPRERATECHANGE_xpm_internal_sync : label is "0";
  attribute INIT_SYNC_FF of TXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of TXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute VERSION of TXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute XPM_CDC of TXPRERATECHANGE_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of TXPRERATECHANGE_xpm_internal_sync : label is "TRUE";
  attribute SOFT_HLUTNM of \arb_state[3]_i_1__2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \arb_state[4]_i_1__2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \arb_state_inferred__3/i_\ : label is "soft_lutpair155";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \arb_state_reg[0]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[1]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[2]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[3]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[4]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute SOFT_HLUTNM of \counter[1]_i_1__2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \counter[2]_i_1__2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \counter[3]_i_1__2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \counter[5]_i_1__2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \counter[6]_i_1__2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \counter[7]_i_2__2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \counter[7]_i_3__2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \en[10][0]_i_4\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \en[10][0]_i_7\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \en[3][0]_i_3__2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \en[8][0]_i_3__2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \en[9][0]_i_3__2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \gpi_i_2__2\ : label is "soft_lutpair155";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gpoFromGTsync_r_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[3]\ : label is "NO";
  attribute SOFT_HLUTNM of \idx[0]_i_1__2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \idx[1]_i_1__2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \idx[1]_i_2__2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \idx[2]_i_1__2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \idx[3]_fret_i_1__2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \idx[3]_i_2__2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \idx[3]_i_3__2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \idx[3]_i_4__2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \idx[3]_i_5__2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \idx[3]_i_6\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \needService_i_2__2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \request[1]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \request[2]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \request[3]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \request[4]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \request[5]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \request[6]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \request[8]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \request[9]_i_1\ : label is "soft_lutpair168";
  attribute DEF_VAL of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute SOFT_HLUTNM of \txprbs_counter[1]_i_1__2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \txprbs_counter[2]_i_1__2\ : label is "soft_lutpair152";
  attribute FSM_ENCODED_STATES of \txprbs_state_reg[0]\ : label is "TXPRBS_START:01,TXPRBS_STATE1:10";
  attribute FSM_ENCODED_STATES of \txprbs_state_reg[1]\ : label is "TXPRBS_START:01,TXPRBS_STATE1:10";
  attribute SOFT_HLUTNM of \txrate_counter[1]_i_1__2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \txrate_counter[2]_i_1__2\ : label is "soft_lutpair151";
  attribute FSM_ENCODED_STATES of \txrate_state_reg[0]\ : label is "TXRATE_START:00001,TXRATE_STATE1:00010,TXRATE_STATE2:00100,TXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \txrate_state_reg[1]\ : label is "TXRATE_START:00001,TXRATE_STATE1:00010,TXRATE_STATE2:00100,TXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \txrate_state_reg[2]\ : label is "TXRATE_START:00001,TXRATE_STATE1:00010,TXRATE_STATE2:00100,TXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \txrate_state_reg[3]\ : label is "TXRATE_START:00001,TXRATE_STATE1:00010,TXRATE_STATE2:00100,TXRATE_STATE3:01000";
begin
  GPI(0) <= \^gpi_1\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  gpo(0) <= \^gpo\(0);
  \out\(2 downto 0) <= gpoFromGTsync_r(2 downto 0);
\Command[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arb_state[3]_i_2__2_n_0\,
      I1 => \idx_reg_n_0_[0]\,
      O => \Command[0]_i_1__2_n_0\
    );
\Command[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arb_state[3]_i_2__2_n_0\,
      I1 => \idx_reg_n_0_[1]\,
      O => \Command[1]_i_1__2_n_0\
    );
\Command[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arb_state[3]_i_2__2_n_0\,
      I1 => \idx_reg_n_0_[2]\,
      O => \Command[2]_i_1__2_n_0\
    );
\Command[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \idx[3]_i_3__2_n_0\,
      I1 => arb_state(0),
      I2 => arb_state(4),
      I3 => arb_state(1),
      O => \Command[3]_i_1__2_n_0\
    );
\Command[3]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arb_state[3]_i_2__2_n_0\,
      I1 => \idx_reg_n_0_[3]\,
      O => \Command[3]_i_2__2_n_0\
    );
\Command_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[3]_i_1__2_n_0\,
      D => \Command[0]_i_1__2_n_0\,
      Q => \^q\(0),
      R => rrst
    );
\Command_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[3]_i_1__2_n_0\,
      D => \Command[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => rrst
    );
\Command_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[3]_i_1__2_n_0\,
      D => \Command[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => rrst
    );
\Command_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[3]_i_1__2_n_0\,
      D => \Command[3]_i_2__2_n_0\,
      Q => \^q\(3),
      R => rrst
    );
MSTTXRESET_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => MSTTXRESET_sync,
      Q => MSTTXRESET_r1,
      R => rrst
    );
MSTTXRESET_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => MSTTXRESET_r1,
      Q => MSTTXRESET_r2,
      R => rrst
    );
MSTTXRESET_xpm_internal_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__157\
     port map (
      dest_clk => apb3clk,
      dest_rst => MSTTXRESET_sync,
      src_rst => '0'
    );
TXDATAPATHRESET_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXDATAPATHRESET_sync,
      Q => TXDATAPATHRESET_r1,
      R => rrst
    );
TXDATAPATHRESET_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXDATAPATHRESET_r1,
      Q => TXDATAPATHRESET_r2,
      R => rrst
    );
TXDATAPATHRESET_xpm_internal_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__158\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXDATAPATHRESET_sync,
      src_rst => '0'
    );
TXLANEDESKEW_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXLANEDESKEW_sync,
      Q => TXLANEDESKEW_r1,
      R => rrst
    );
TXLANEDESKEW_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXLANEDESKEW_r1,
      Q => TXLANEDESKEW_r2,
      R => rrst
    );
TXLANEDESKEW_xpm_internal_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__159\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXLANEDESKEW_sync,
      src_rst => '0'
    );
\TXPRBSSEL_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_sync(0),
      Q => TXPRBSSEL_r1(0),
      R => rrst
    );
\TXPRBSSEL_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_sync(1),
      Q => TXPRBSSEL_r1(1),
      R => rrst
    );
\TXPRBSSEL_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_sync(2),
      Q => TXPRBSSEL_r1(2),
      R => rrst
    );
\TXPRBSSEL_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_sync(3),
      Q => TXPRBSSEL_r1(3),
      R => rrst
    );
\TXPRBSSEL_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_r1(0),
      Q => TXPRBSSEL_r2(0),
      R => rrst
    );
\TXPRBSSEL_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_r1(1),
      Q => TXPRBSSEL_r2(1),
      R => rrst
    );
\TXPRBSSEL_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_r1(2),
      Q => TXPRBSSEL_r2(2),
      R => rrst
    );
\TXPRBSSEL_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_r1(3),
      Q => TXPRBSSEL_r2(3),
      R => rrst
    );
TXPRERATECHANGE_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRERATECHANGE_sync,
      Q => TXPRERATECHANGE_r1,
      R => rrst
    );
TXPRERATECHANGE_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRERATECHANGE_r1,
      Q => TXPRERATECHANGE_r2,
      R => rrst
    );
TXPRERATECHANGE_xpm_internal_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__21\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRERATECHANGE_sync,
      src_rst => \^gpi\(0)
    );
\TXRATE_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(0),
      Q => TXRATE_r1(0),
      R => rrst
    );
\TXRATE_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(1),
      Q => TXRATE_r1(1),
      R => rrst
    );
\TXRATE_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(2),
      Q => TXRATE_r1(2),
      R => rrst
    );
\TXRATE_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(3),
      Q => TXRATE_r1(3),
      R => rrst
    );
\TXRATE_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(4),
      Q => TXRATE_r1(4),
      R => rrst
    );
\TXRATE_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(5),
      Q => TXRATE_r1(5),
      R => rrst
    );
\TXRATE_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(6),
      Q => TXRATE_r1(6),
      R => rrst
    );
\TXRATE_r1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(7),
      Q => TXRATE_r1(7),
      R => rrst
    );
\TXRATE_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(0),
      Q => TXRATE_r2(0),
      R => rrst
    );
\TXRATE_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(1),
      Q => TXRATE_r2(1),
      R => rrst
    );
\TXRATE_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(2),
      Q => TXRATE_r2(2),
      R => rrst
    );
\TXRATE_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(3),
      Q => TXRATE_r2(3),
      R => rrst
    );
\TXRATE_r2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(4),
      Q => TXRATE_r2(4),
      R => rrst
    );
\TXRATE_r2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(5),
      Q => TXRATE_r2(5),
      R => rrst
    );
\TXRATE_r2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(6),
      Q => TXRATE_r2(6),
      R => rrst
    );
\TXRATE_r2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(7),
      Q => TXRATE_r2(7),
      R => rrst
    );
\arb_state[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => arb_state(4),
      I1 => \arb_state_inferred__3/i__n_0\,
      O => \p_0_in__1\(0)
    );
\arb_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080F080"
    )
        port map (
      I0 => \arb_state[3]_i_2__2_n_0\,
      I1 => arb_state(0),
      I2 => \arb_state_inferred__3/i__n_0\,
      I3 => arb_state(1),
      I4 => gpoFromGTsync_r(3),
      O => \p_0_in__1\(1)
    );
\arb_state[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => gpoFromGTsync_r(3),
      I1 => \arb_state_inferred__3/i__n_0\,
      I2 => arb_state(2),
      I3 => arb_state(1),
      O => \p_0_in__1\(2)
    );
\arb_state[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \arb_state_inferred__3/i__n_0\,
      I1 => arb_state(0),
      I2 => \arb_state[3]_i_2__2_n_0\,
      I3 => \arb_state[3]_i_3_n_0\,
      O => \p_0_in__1\(3)
    );
\arb_state[3]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \en__3\(1),
      I1 => \en__3\(0),
      O => \arb_state[3]_i_2__2_n_0\
    );
\arb_state[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \counter_reg_n_0_[7]\,
      I1 => arb_state(3),
      I2 => gpoFromGTsync_r(3),
      I3 => arb_state(2),
      O => \arb_state[3]_i_3_n_0\
    );
\arb_state[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter_reg_n_0_[7]\,
      I1 => arb_state(3),
      I2 => \arb_state_inferred__3/i__n_0\,
      O => \p_0_in__1\(4)
    );
\arb_state_inferred__3/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(1),
      I2 => arb_state(2),
      I3 => arb_state(3),
      I4 => arb_state(4),
      O => \arb_state_inferred__3/i__n_0\
    );
\arb_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(0),
      Q => arb_state(0),
      S => rrst
    );
\arb_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(1),
      Q => arb_state(1),
      R => rrst
    );
\arb_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(2),
      Q => arb_state(2),
      R => rrst
    );
\arb_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(3),
      Q => arb_state(3),
      R => rrst
    );
\arb_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(4),
      Q => arb_state(4),
      R => rrst
    );
\counter[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[0]\,
      O => \counter[0]_i_1__2_n_0\
    );
\counter[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[0]\,
      I2 => \counter_reg_n_0_[1]\,
      O => \counter[1]_i_1__2_n_0\
    );
\counter[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => \counter_reg_n_0_[0]\,
      I2 => arb_state(3),
      I3 => \counter_reg_n_0_[2]\,
      O => \counter[2]_i_1__2_n_0\
    );
\counter[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \counter_reg_n_0_[0]\,
      I2 => \counter_reg_n_0_[1]\,
      I3 => arb_state(3),
      I4 => \counter_reg_n_0_[3]\,
      O => \counter[3]_i_1__2_n_0\
    );
\counter[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[1]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[2]\,
      I4 => arb_state(3),
      I5 => \counter_reg_n_0_[4]\,
      O => \counter[4]_i_1__2_n_0\
    );
\counter[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \counter[7]_i_3__2_n_0\,
      I1 => arb_state(3),
      I2 => \counter_reg_n_0_[5]\,
      O => \counter[5]_i_1__2_n_0\
    );
\counter[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter[7]_i_3__2_n_0\,
      I2 => arb_state(3),
      I3 => \counter_reg_n_0_[6]\,
      O => \counter[6]_i_1__2_n_0\
    );
\counter[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010006"
    )
        port map (
      I0 => arb_state(2),
      I1 => arb_state(3),
      I2 => arb_state(1),
      I3 => arb_state(4),
      I4 => arb_state(0),
      O => counter
    );
\counter[7]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter[7]_i_3__2_n_0\,
      I2 => \counter_reg_n_0_[6]\,
      I3 => arb_state(3),
      I4 => \counter_reg_n_0_[7]\,
      O => \counter[7]_i_2__2_n_0\
    );
\counter[7]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[3]\,
      O => \counter[7]_i_3__2_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[0]_i_1__2_n_0\,
      Q => \counter_reg_n_0_[0]\,
      R => rrst
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[1]_i_1__2_n_0\,
      Q => \counter_reg_n_0_[1]\,
      R => rrst
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[2]_i_1__2_n_0\,
      Q => \counter_reg_n_0_[2]\,
      R => rrst
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[3]_i_1__2_n_0\,
      Q => \counter_reg_n_0_[3]\,
      R => rrst
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[4]_i_1__2_n_0\,
      Q => \counter_reg_n_0_[4]\,
      R => rrst
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[5]_i_1__2_n_0\,
      Q => \counter_reg_n_0_[5]\,
      R => rrst
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[6]_i_1__2_n_0\,
      Q => \counter_reg_n_0_[6]\,
      R => rrst
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[7]_i_2__2_n_0\,
      Q => \counter_reg_n_0_[7]\,
      R => rrst
    );
\en[0][0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \en[8][0]_i_3__2_n_0\,
      I1 => \en[3][0]_i_3__2_n_0\,
      O => \en[0][0]_i_1__2_n_0\
    );
\en[0][1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \en[8][0]_i_3__2_n_0\,
      I1 => \en[3][0]_i_3__2_n_0\,
      I2 => \en_reg[0]_3\(1),
      O => \en[0][1]_i_1__2_n_0\
    );
\en[10][0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8FFFFFF"
    )
        port map (
      I0 => \en__3\(0),
      I1 => \en__3\(1),
      I2 => \idx_reg_n_0_[2]\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \p_20_out__0\,
      I5 => \en[10][0]_i_4_n_0\,
      O => \en[10][0]_i_1__2_n_0\
    );
\en[10][0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFA0AFC0CFA0A"
    )
        port map (
      I0 => \en[10][0]_i_5_n_0\,
      I1 => \en[10][0]_i_6_n_0\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \en[10][0]_i_7_n_0\,
      I4 => \idx_reg[3]_fret_n_0\,
      I5 => \en_reg_n_0_[10][0]\,
      O => \en__3\(0)
    );
\en[10][0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFA0AFC0CFA0A"
    )
        port map (
      I0 => \idx_reg[1]_fret__0_n_0\,
      I1 => \idx_reg[1]_fret_n_0\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \en_reg[9][1]_fret_n_0\,
      I4 => \idx_reg[3]_fret_n_0\,
      I5 => \en_reg_n_0_[10][1]\,
      O => \en__3\(1)
    );
\en[10][0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \idx_reg_n_0_[1]\,
      O => \en[10][0]_i_4_n_0\
    );
\en[10][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \en_reg_n_0_[2][0]\,
      I1 => \en_reg[0]_3\(0),
      I2 => \en_reg_n_0_[3][0]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[0]\,
      I5 => \en_reg[1]_2\(0),
      O => \en[10][0]_i_5_n_0\
    );
\en[10][0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \en_reg[6]_0\(0),
      I1 => \en_reg_n_0_[4][0]\,
      I2 => \en_reg_n_0_[7][0]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[0]\,
      I5 => \en_reg[5]_1\(0),
      O => \en[10][0]_i_6_n_0\
    );
\en[10][0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2230"
    )
        port map (
      I0 => \en_reg_n_0_[9][0]\,
      I1 => \idx_reg[3]_fret_n_0\,
      I2 => \en_reg_n_0_[8][0]\,
      I3 => \idx_reg_n_0_[0]\,
      O => \en[10][0]_i_7_n_0\
    );
\en[10][1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000080"
    )
        port map (
      I0 => \p_20_out__0\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => \p_0_in__2\,
      O => \en[10][1]_i_1__2_n_0\
    );
\en[10][1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFF00000000"
    )
        port map (
      I0 => \p_20_out__0\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[2]\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \idx[3]_i_4__2_n_0\,
      O => \en[10][1]_i_2__2_n_0\
    );
\en[10][1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gpoFromGTsync_r1,
      I1 => gpoFromGTsync_r2,
      O => \p_20_out__0\
    );
\en[1][0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \en[9][0]_i_3__2_n_0\,
      I1 => \en[3][0]_i_3__2_n_0\,
      I2 => request(1),
      O => \en[1][0]_i_1__2_n_0\
    );
\en[1][0]_i_2__2\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FFFFFFFFFFF8FFFF"
    )
        port map (
      I0 => \en__3\(0),
      I1 => \en__3\(1),
      I2 => \idx_reg_n_0_[2]\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \p_20_out__0\,
      I5 => \en[9][0]_i_3__2_n_0\,
      O5 => \en[1][0]_i_2__2_n_0\,
      O6 => \en[1][0]_i_2__2_n_1\
    );
\en[1][1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEE000"
    )
        port map (
      I0 => \en[9][0]_i_3__2_n_0\,
      I1 => \en[3][0]_i_3__2_n_0\,
      I2 => request(1),
      I3 => \en_reg[1]_2\(0),
      I4 => \en_reg[1]_2\(1),
      O => \en[1][1]_i_1__6_n_0\
    );
\en[2][0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \en[10][0]_i_4_n_0\,
      I1 => \en[3][0]_i_3__2_n_0\,
      I2 => request(2),
      O => \en[2][0]_i_1__2_n_0\
    );
\en[2][0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF8FF"
    )
        port map (
      I0 => \en__3\(0),
      I1 => \en__3\(1),
      I2 => \idx_reg_n_0_[2]\,
      I3 => \p_20_out__0\,
      I4 => \idx_reg_n_0_[3]\,
      I5 => \en[10][0]_i_4_n_0\,
      O => \en[2][0]_i_2__2_n_0\
    );
\en[2][1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEE000"
    )
        port map (
      I0 => \en[10][0]_i_4_n_0\,
      I1 => \en[3][0]_i_3__2_n_0\,
      I2 => request(2),
      I3 => \en_reg_n_0_[2][0]\,
      I4 => \en_reg_n_0_[2][1]\,
      O => \en[2][1]_i_1__6_n_0\
    );
\en[3][0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => request(3),
      I1 => \idx[3]_i_6_n_0\,
      I2 => \en[3][0]_i_3__2_n_0\,
      O => \en[3][0]_i_1__2_n_0\
    );
\en[3][0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF8FF"
    )
        port map (
      I0 => \en__3\(0),
      I1 => \en__3\(1),
      I2 => \idx_reg_n_0_[2]\,
      I3 => \p_20_out__0\,
      I4 => \idx_reg_n_0_[3]\,
      I5 => \idx[3]_i_6_n_0\,
      O => \en[3][0]_i_2__2_n_0\
    );
\en[3][0]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \p_20_out__0\,
      O => \en[3][0]_i_3__2_n_0\
    );
\en[3][1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFCA800"
    )
        port map (
      I0 => request(3),
      I1 => \idx[3]_i_6_n_0\,
      I2 => \en[3][0]_i_3__2_n_0\,
      I3 => \en_reg_n_0_[3][0]\,
      I4 => \en_reg_n_0_[3][1]\,
      O => \en[3][1]_i_1__6_n_0\
    );
\en[4][0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => \en[8][0]_i_3__2_n_0\,
      I1 => \p_20_out__0\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => request(4),
      O => \en[4][0]_i_1__2_n_0\
    );
\en[4][0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF8FFFFF"
    )
        port map (
      I0 => \en__3\(0),
      I1 => \en__3\(1),
      I2 => \idx_reg_n_0_[2]\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \p_20_out__0\,
      I5 => \en[8][0]_i_3__2_n_0\,
      O => \en[4][0]_i_2__2_n_0\
    );
\en[4][1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[4][0]_i_1__2_n_0\,
      I1 => \en_reg_n_0_[4][1]\,
      I2 => \en[4][1]_i_2__2_n_0\,
      O => \en[4][1]_i_1__2_n_0\
    );
\en[4][1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFDFFFDF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \p_20_out__0\,
      I3 => \en[8][0]_i_3__2_n_0\,
      I4 => \en_reg_n_0_[4][0]\,
      I5 => \en_reg_n_0_[4][1]\,
      O => \en[4][1]_i_2__2_n_0\
    );
\en[5][0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \p_20_out__0\,
      I2 => \en[5][0]_i_3__2_n_0\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => request(5),
      O => \en[5][0]_i_1__2_n_0\
    );
\en[5][0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF8FFFFF"
    )
        port map (
      I0 => \en__3\(0),
      I1 => \en__3\(1),
      I2 => \idx_reg_n_0_[2]\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \p_20_out__0\,
      I5 => \en[9][0]_i_3__2_n_0\,
      O => \en[5][0]_i_2__2_n_0\
    );
\en[5][0]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      O => \en[5][0]_i_3__2_n_0\
    );
\en[5][1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[5][0]_i_1__2_n_0\,
      I1 => \en_reg[5]_1\(1),
      I2 => \en[5][1]_i_2__6_n_0\,
      O => \en[5][1]_i_1__2_n_0\
    );
\en[5][1]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEE0E"
    )
        port map (
      I0 => \en_reg[5]_1\(0),
      I1 => \en_reg[5]_1\(1),
      I2 => \p_20_out__0\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[3]\,
      I5 => \en[5][0]_i_3__2_n_0\,
      O => \en[5][1]_i_2__6_n_0\
    );
\en[6][0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => \en[10][0]_i_4_n_0\,
      I1 => \p_20_out__0\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => request(6),
      O => \en[6][0]_i_1__2_n_0\
    );
\en[6][0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF8FFFFF"
    )
        port map (
      I0 => \en__3\(0),
      I1 => \en__3\(1),
      I2 => \idx_reg_n_0_[2]\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \p_20_out__0\,
      I5 => \en[10][0]_i_4_n_0\,
      O => \en[6][0]_i_2__2_n_0\
    );
\en[6][1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[6][0]_i_1__2_n_0\,
      I1 => \en_reg[6]_0\(1),
      I2 => \en[6][1]_i_2__2_n_0\,
      O => \en[6][1]_i_1__2_n_0\
    );
\en[6][1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFDFFFDF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \p_20_out__0\,
      I3 => \en[10][0]_i_4_n_0\,
      I4 => \en_reg[6]_0\(0),
      I5 => \en_reg[6]_0\(1),
      O => \en[6][1]_i_2__2_n_0\
    );
\en[7][0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => \idx[3]_i_6_n_0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \p_20_out__0\,
      I4 => request(7),
      O => \en[7][0]_i_1__2_n_0\
    );
\en[7][0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FFFFFFFFFF"
    )
        port map (
      I0 => \en__3\(0),
      I1 => \en__3\(1),
      I2 => \idx[3]_i_6_n_0\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \idx_reg_n_0_[3]\,
      I5 => \p_20_out__0\,
      O => \en[7][0]_i_2__2_n_0\
    );
\en[7][1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[7][0]_i_1__2_n_0\,
      I1 => \en_reg_n_0_[7][1]\,
      I2 => \en[7][1]_i_2__2_n_0\,
      O => \en[7][1]_i_1__2_n_0\
    );
\en[7][1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFF7FFF70000"
    )
        port map (
      I0 => \p_20_out__0\,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \en[5][0]_i_3__2_n_0\,
      I4 => \en_reg_n_0_[7][0]\,
      I5 => \en_reg_n_0_[7][1]\,
      O => \en[7][1]_i_2__2_n_0\
    );
\en[8][0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000008"
    )
        port map (
      I0 => \p_20_out__0\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => request(8),
      O => \en[8][0]_i_1__2_n_0\
    );
\en[8][0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8FFFFFF"
    )
        port map (
      I0 => \en__3\(0),
      I1 => \en__3\(1),
      I2 => \idx_reg_n_0_[2]\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \p_20_out__0\,
      I5 => \en[8][0]_i_3__2_n_0\,
      O => \en[8][0]_i_2__2_n_0\
    );
\en[8][0]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \idx_reg_n_0_[1]\,
      O => \en[8][0]_i_3__2_n_0\
    );
\en[8][1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[8][0]_i_1__2_n_0\,
      I1 => \en_reg_n_0_[8][1]\,
      I2 => \en[8][1]_i_2__2_n_0\,
      O => \en[8][1]_i_1__2_n_0\
    );
\en[8][1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFF7FFF70000"
    )
        port map (
      I0 => \p_20_out__0\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \idx_reg_n_0_[2]\,
      I3 => \en[8][0]_i_3__2_n_0\,
      I4 => \en_reg_n_0_[8][0]\,
      I5 => \en_reg_n_0_[8][1]\,
      O => \en[8][1]_i_2__2_n_0\
    );
\en[9][0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => \p_20_out__0\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \en[9][0]_i_3__2_n_0\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => request(9),
      O => \en[9][0]_i_1__2_n_0\
    );
\en[9][0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8FFFFFF"
    )
        port map (
      I0 => \en__3\(0),
      I1 => \en__3\(1),
      I2 => \idx_reg_n_0_[2]\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \p_20_out__0\,
      I5 => \en[9][0]_i_3__2_n_0\,
      O => \en[9][0]_i_2__2_n_0\
    );
\en[9][0]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[0]\,
      O => \en[9][0]_i_3__2_n_0\
    );
\en[9][1]_fret_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E400E400FF0000"
    )
        port map (
      I0 => \en[9][0]_i_1__2_n_0\,
      I1 => \en_reg_n_0_[9][1]\,
      I2 => \en[9][1]_i_2__2_n_0\,
      I3 => \idx[3]_fret_i_1__2_n_0\,
      I4 => \en[8][1]_i_1__2_n_0\,
      I5 => \idx[0]_i_1__2_n_0\,
      O => \en[9][1]_fret_i_1__2_n_0\
    );
\en[9][1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[9][0]_i_1__2_n_0\,
      I1 => \en_reg_n_0_[9][1]\,
      I2 => \en[9][1]_i_2__2_n_0\,
      O => \en[9][1]_i_1__2_n_0\
    );
\en[9][1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFF7FFF70000"
    )
        port map (
      I0 => \p_20_out__0\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \idx_reg_n_0_[2]\,
      I3 => \en[9][0]_i_3__2_n_0\,
      I4 => \en_reg_n_0_[9][0]\,
      I5 => \en_reg_n_0_[9][1]\,
      O => \en[9][1]_i_2__2_n_0\
    );
\en_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[0][0]_i_1__2_n_0\,
      D => \en[1][0]_i_2__2_n_0\,
      Q => \en_reg[0]_3\(0),
      R => rrst
    );
\en_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[0][1]_i_1__2_n_0\,
      Q => \en_reg[0]_3\(1),
      R => rrst
    );
\en_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[10][1]_i_1__2_n_0\,
      D => \en[10][0]_i_1__2_n_0\,
      Q => \en_reg_n_0_[10][0]\,
      R => rrst
    );
\en_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[10][1]_i_1__2_n_0\,
      D => \en[10][1]_i_2__2_n_0\,
      Q => \en_reg_n_0_[10][1]\,
      R => rrst
    );
\en_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[1][0]_i_1__2_n_0\,
      D => \en[1][0]_i_2__2_n_1\,
      Q => \en_reg[1]_2\(0),
      R => rrst
    );
\en_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[1][1]_i_1__6_n_0\,
      Q => \en_reg[1]_2\(1),
      R => rrst
    );
\en_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[2][0]_i_1__2_n_0\,
      D => \en[2][0]_i_2__2_n_0\,
      Q => \en_reg_n_0_[2][0]\,
      R => rrst
    );
\en_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[2][1]_i_1__6_n_0\,
      Q => \en_reg_n_0_[2][1]\,
      R => rrst
    );
\en_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[3][0]_i_1__2_n_0\,
      D => \en[3][0]_i_2__2_n_0\,
      Q => \en_reg_n_0_[3][0]\,
      R => rrst
    );
\en_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[3][1]_i_1__6_n_0\,
      Q => \en_reg_n_0_[3][1]\,
      R => rrst
    );
\en_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[4][0]_i_1__2_n_0\,
      D => \en[4][0]_i_2__2_n_0\,
      Q => \en_reg_n_0_[4][0]\,
      R => rrst
    );
\en_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[4][1]_i_1__2_n_0\,
      Q => \en_reg_n_0_[4][1]\,
      R => rrst
    );
\en_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[5][0]_i_1__2_n_0\,
      D => \en[5][0]_i_2__2_n_0\,
      Q => \en_reg[5]_1\(0),
      R => rrst
    );
\en_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[5][1]_i_1__2_n_0\,
      Q => \en_reg[5]_1\(1),
      R => rrst
    );
\en_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[6][0]_i_1__2_n_0\,
      D => \en[6][0]_i_2__2_n_0\,
      Q => \en_reg[6]_0\(0),
      R => rrst
    );
\en_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[6][1]_i_1__2_n_0\,
      Q => \en_reg[6]_0\(1),
      R => rrst
    );
\en_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[7][0]_i_1__2_n_0\,
      D => \en[7][0]_i_2__2_n_0\,
      Q => \en_reg_n_0_[7][0]\,
      R => rrst
    );
\en_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[7][1]_i_1__2_n_0\,
      Q => \en_reg_n_0_[7][1]\,
      R => rrst
    );
\en_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[8][0]_i_1__2_n_0\,
      D => \en[8][0]_i_2__2_n_0\,
      Q => \en_reg_n_0_[8][0]\,
      R => rrst
    );
\en_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[8][1]_i_1__2_n_0\,
      Q => \en_reg_n_0_[8][1]\,
      R => rrst
    );
\en_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[9][0]_i_1__2_n_0\,
      D => \en[9][0]_i_2__2_n_0\,
      Q => \en_reg_n_0_[9][0]\,
      R => rrst
    );
\en_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[9][1]_i_1__2_n_0\,
      Q => \en_reg_n_0_[9][1]\,
      R => rrst
    );
\en_reg[9][1]_fret\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[9][1]_fret_i_1__2_n_0\,
      Q => \en_reg[9][1]_fret_n_0\,
      R => rrst
    );
\gpi_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A3FFFFA0A30000"
    )
        port map (
      I0 => \arb_state[3]_i_2__2_n_0\,
      I1 => \idx[3]_i_3__2_n_0\,
      I2 => arb_state(0),
      I3 => arb_state(4),
      I4 => gpi_5,
      I5 => \^gpi_1\(0),
      O => \gpi_i_1__2_n_0\
    );
\gpi_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => arb_state(2),
      I1 => arb_state(3),
      I2 => arb_state(4),
      I3 => arb_state(0),
      I4 => arb_state(1),
      O => gpi_5
    );
gpi_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \gpi_i_1__2_n_0\,
      Q => \^gpi_1\(0),
      R => rrst
    );
gpoFromGTsync_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpoFromGTsync_r(3),
      Q => gpoFromGTsync_r1,
      R => rrst
    );
gpoFromGTsync_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpoFromGTsync_r1,
      Q => gpoFromGTsync_r2,
      R => rrst
    );
\gpoFromGTsync_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(0),
      Q => gpoFromGTsync_r(0),
      R => '0'
    );
\gpoFromGTsync_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(1),
      Q => gpoFromGTsync_r(1),
      R => '0'
    );
\gpoFromGTsync_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(2),
      Q => gpoFromGTsync_r(2),
      R => '0'
    );
\gpoFromGTsync_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(3),
      Q => gpoFromGTsync_r(3),
      R => '0'
    );
\gpo_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F0F0F0F0F0D0F0"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^gpo\(0),
      I3 => gpoFromGTsync_r(3),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => gpo_4
    );
gpo_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpo_4,
      Q => \^gpo\(0),
      R => rrst
    );
\idx[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10AA"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \idx[3]_i_4__2_n_0\,
      I2 => \idx1__1\,
      I3 => idx,
      O => \idx[0]_i_1__2_n_0\
    );
\idx[1]_fret__0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \en[2][1]_i_1__6_n_0\,
      I1 => \en[0][1]_i_1__2_n_0\,
      I2 => \en[3][1]_i_1__6_n_0\,
      I3 => \idx[1]_i_1__2_n_0\,
      I4 => \idx[0]_i_1__2_n_0\,
      I5 => \en[1][1]_i_1__6_n_0\,
      O => \idx[1]_fret__0_i_1__2_n_0\
    );
\idx[1]_fret_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \en[6][1]_i_1__2_n_0\,
      I1 => \en[4][1]_i_1__2_n_0\,
      I2 => \en[7][1]_i_1__2_n_0\,
      I3 => \idx[1]_i_1__2_n_0\,
      I4 => \idx[0]_i_1__2_n_0\,
      I5 => \en[5][1]_i_1__2_n_0\,
      O => \idx[1]_fret_i_1__2_n_0\
    );
\idx[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => idx,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \idx[1]_i_2__2_n_0\,
      O => \idx[1]_i_1__2_n_0\
    );
\idx[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \idx[3]_i_4__2_n_0\,
      I1 => \en[9][0]_i_3__2_n_0\,
      I2 => \en[10][0]_i_4_n_0\,
      I3 => \idx1__1\,
      O => \idx[1]_i_2__2_n_0\
    );
\idx[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4100"
    )
        port map (
      I0 => \idx[3]_i_4__2_n_0\,
      I1 => \idx[3]_i_6_n_0\,
      I2 => \idx_reg_n_0_[2]\,
      I3 => \idx1__1\,
      O => \idx[2]_i_1__2_n_0\
    );
\idx[3]_fret_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \idx[1]_i_2__2_n_0\,
      I1 => \idx[2]_i_1__2_n_0\,
      I2 => \idx[3]_i_2__2_n_0\,
      I3 => idx,
      I4 => \idx_reg[3]_fret_n_0\,
      O => \idx[3]_fret_i_1__2_n_0\
    );
\idx[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(4),
      I2 => arb_state(1),
      I3 => \idx[3]_i_3__2_n_0\,
      O => idx
    );
\idx[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEEAEA"
    )
        port map (
      I0 => \idx[3]_i_4__2_n_0\,
      I1 => \idx1__1\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \idx[3]_i_6_n_0\,
      I4 => \idx_reg_n_0_[2]\,
      O => \idx[3]_i_2__2_n_0\
    );
\idx[3]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => arb_state(2),
      I1 => arb_state(3),
      O => \idx[3]_i_3__2_n_0\
    );
\idx[3]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \en_reg_n_0_[10][0]\,
      I1 => \en_reg_n_0_[10][1]\,
      O => \idx[3]_i_4__2_n_0\
    );
\idx[3]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA2A"
    )
        port map (
      I0 => needService,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \idx_reg_n_0_[0]\,
      O => \idx1__1\
    );
\idx[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \idx_reg_n_0_[1]\,
      O => \idx[3]_i_6_n_0\
    );
\idx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \idx[0]_i_1__2_n_0\,
      Q => \idx_reg_n_0_[0]\,
      R => rrst
    );
\idx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_i_1__2_n_0\,
      Q => \idx_reg_n_0_[1]\,
      R => rrst
    );
\idx_reg[1]_fret\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_fret_i_1__2_n_0\,
      Q => \idx_reg[1]_fret_n_0\,
      R => rrst
    );
\idx_reg[1]_fret__0\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_fret__0_i_1__2_n_0\,
      Q => \idx_reg[1]_fret__0_n_0\,
      R => rrst
    );
\idx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => idx,
      D => \idx[2]_i_1__2_n_0\,
      Q => \idx_reg_n_0_[2]\,
      R => rrst
    );
\idx_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => idx,
      D => \idx[3]_i_2__2_n_0\,
      Q => \idx_reg_n_0_[3]\,
      R => rrst
    );
\idx_reg[3]_fret\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \idx[3]_fret_i_1__2_n_0\,
      Q => \idx_reg[3]_fret_n_0\,
      R => rrst
    );
\needService_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \en_reg_n_0_[8][0]\,
      I1 => \en_reg_n_0_[3][0]\,
      I2 => \en_reg[6]_0\(1),
      I3 => \en_reg[6]_0\(0),
      I4 => \needService_i_2__2_n_0\,
      I5 => \needService_i_3__6_n_0\,
      O => \needService_i_1__2_n_0\
    );
\needService_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \en_reg_n_0_[9][0]\,
      I1 => \en_reg_n_0_[10][0]\,
      I2 => \en_reg[0]_3\(0),
      I3 => \en_reg[0]_3\(1),
      I4 => \en_reg_n_0_[7][0]\,
      O => \needService_i_2__2_n_0\
    );
\needService_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \en_reg[5]_1\(0),
      I1 => \en_reg[5]_1\(1),
      I2 => \en_reg_n_0_[2][0]\,
      I3 => \en_reg[1]_2\(0),
      I4 => \en_reg[1]_2\(1),
      I5 => \en_reg_n_0_[4][0]\,
      O => \needService_i_3__6_n_0\
    );
needService_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \needService_i_1__2_n_0\,
      Q => needService,
      R => rrst
    );
\request[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txrate_is_zero_r1,
      I1 => txrate_is_zero_r2,
      O => p_0_out(9)
    );
\request[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MSTTXRESET_r1,
      I1 => MSTTXRESET_r2,
      O => p_0_out(0)
    );
\request[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MSTTXRESET_r2,
      I1 => MSTTXRESET_r1,
      O => p_0_out(1)
    );
\request[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXPRERATECHANGE_r1,
      I1 => TXPRERATECHANGE_r2,
      O => p_0_out(2)
    );
\request[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXPRERATECHANGE_r2,
      I1 => TXPRERATECHANGE_r1,
      O => p_0_out(3)
    );
\request[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXDATAPATHRESET_r1,
      I1 => TXDATAPATHRESET_r2,
      O => p_0_out(4)
    );
\request[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXDATAPATHRESET_r2,
      I1 => TXDATAPATHRESET_r1,
      O => p_0_out(5)
    );
\request[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXLANEDESKEW_r1,
      I1 => TXLANEDESKEW_r2,
      O => p_0_out(6)
    );
\request[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txprbssel_en_r1,
      I1 => txprbssel_en_r2,
      O => p_0_out(7)
    );
\request[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txprbssel_en_r2,
      I1 => txprbssel_en_r1,
      O => p_0_out(8)
    );
\request_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(9),
      Q => \p_0_in__2\,
      R => rrst
    );
\request_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(0),
      Q => request(1),
      R => rrst
    );
\request_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(1),
      Q => request(2),
      R => rrst
    );
\request_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(2),
      Q => request(3),
      R => rrst
    );
\request_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(3),
      Q => request(4),
      R => rrst
    );
\request_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(4),
      Q => request(5),
      R => rrst
    );
\request_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(5),
      Q => request(6),
      R => rrst
    );
\request_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(6),
      Q => request(7),
      R => rrst
    );
\request_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(7),
      Q => request(8),
      R => rrst
    );
\request_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(8),
      Q => request(9),
      R => rrst
    );
\synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__153\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRBSSEL_sync(0),
      src_rst => '0'
    );
\synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__154\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRBSSEL_sync(1),
      src_rst => '0'
    );
\synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__155\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRBSSEL_sync(2),
      src_rst => '0'
    );
\synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__156\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRBSSEL_sync(3),
      src_rst => '0'
    );
\synch_vec_txrate[0].TXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__145\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(0),
      src_rst => '0'
    );
\synch_vec_txrate[1].TXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__146\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(1),
      src_rst => '0'
    );
\synch_vec_txrate[2].TXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__147\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(2),
      src_rst => '0'
    );
\synch_vec_txrate[3].TXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__148\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(3),
      src_rst => '0'
    );
\synch_vec_txrate[4].TXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__149\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(4),
      src_rst => '0'
    );
\synch_vec_txrate[5].TXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__150\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(5),
      src_rst => '0'
    );
\synch_vec_txrate[6].TXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__151\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(6),
      src_rst => '0'
    );
\synch_vec_txrate[7].TXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__152\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(7),
      src_rst => '0'
    );
\txprbs_counter[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \txprbs_counter__0\(0),
      I1 => \txprbs_counter[3]_i_3__2_n_0\,
      I2 => txprbs_state(1),
      O => \txprbs_counter[0]_i_1__2_n_0\
    );
\txprbs_counter[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \txprbs_counter__0\(0),
      I1 => \txprbs_counter__0\(1),
      I2 => \txprbs_counter[3]_i_3__2_n_0\,
      I3 => txprbs_state(1),
      O => \txprbs_counter[1]_i_1__2_n_0\
    );
\txprbs_counter[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007800"
    )
        port map (
      I0 => \txprbs_counter__0\(0),
      I1 => \txprbs_counter__0\(1),
      I2 => \txprbs_counter__0\(2),
      I3 => \txprbs_counter[3]_i_3__2_n_0\,
      I4 => txprbs_state(1),
      O => \txprbs_counter[2]_i_1__2_n_0\
    );
\txprbs_counter[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => txprbs_state(0),
      I1 => txprbs_state(1),
      O => txprbs_counter
    );
\txprbs_counter[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F800000"
    )
        port map (
      I0 => \txprbs_counter__0\(1),
      I1 => \txprbs_counter__0\(0),
      I2 => \txprbs_counter__0\(2),
      I3 => \txprbs_counter_reg_n_0_[3]\,
      I4 => \txprbs_counter[3]_i_3__2_n_0\,
      I5 => txprbs_state(1),
      O => \txprbs_counter[3]_i_2__2_n_0\
    );
\txprbs_counter[3]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => TXPRBSSEL_r1(3),
      I1 => TXPRBSSEL_r2(3),
      I2 => \txprbs_counter[3]_i_4__2_n_0\,
      O => \txprbs_counter[3]_i_3__2_n_0\
    );
\txprbs_counter[3]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => TXPRBSSEL_r1(0),
      I1 => TXPRBSSEL_r2(0),
      I2 => TXPRBSSEL_r2(2),
      I3 => TXPRBSSEL_r1(2),
      I4 => TXPRBSSEL_r2(1),
      I5 => TXPRBSSEL_r1(1),
      O => \txprbs_counter[3]_i_4__2_n_0\
    );
\txprbs_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txprbs_counter,
      D => \txprbs_counter[0]_i_1__2_n_0\,
      Q => \txprbs_counter__0\(0),
      R => rrst
    );
\txprbs_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txprbs_counter,
      D => \txprbs_counter[1]_i_1__2_n_0\,
      Q => \txprbs_counter__0\(1),
      R => rrst
    );
\txprbs_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txprbs_counter,
      D => \txprbs_counter[2]_i_1__2_n_0\,
      Q => \txprbs_counter__0\(2),
      R => rrst
    );
\txprbs_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txprbs_counter,
      D => \txprbs_counter[3]_i_2__2_n_0\,
      Q => \txprbs_counter_reg_n_0_[3]\,
      R => rrst
    );
\txprbs_state[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => txprbs_state(0),
      I1 => txprbs_state(1),
      I2 => \txprbs_counter_reg_n_0_[3]\,
      O => p_0_in(0)
    );
\txprbs_state[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => txprbs_state(1),
      I1 => txprbs_state(0),
      I2 => \txprbs_counter_reg_n_0_[3]\,
      O => p_0_in(1)
    );
\txprbs_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => p_0_in(0),
      Q => txprbs_state(0),
      S => rrst
    );
\txprbs_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => p_0_in(1),
      Q => txprbs_state(1),
      R => rrst
    );
txprbssel_en_r10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => txprbssel_r(1),
      I1 => txprbssel_r(0),
      I2 => txprbssel_r(3),
      I3 => txprbssel_r(2),
      O => txprbssel_en_r10_n_0
    );
txprbssel_en_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => txprbssel_en_r10_n_0,
      Q => txprbssel_en_r1,
      R => rrst
    );
txprbssel_en_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => txprbssel_en_r1,
      Q => txprbssel_en_r2,
      R => rrst
    );
\txprbssel_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txprbssel_stable__0\(0),
      Q => txprbssel_r(0),
      R => rrst
    );
\txprbssel_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txprbssel_stable__0\(1),
      Q => txprbssel_r(1),
      R => rrst
    );
\txprbssel_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txprbssel_stable__0\(2),
      Q => txprbssel_r(2),
      R => rrst
    );
\txprbssel_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txprbssel_stable__0\(3),
      Q => txprbssel_r(3),
      R => rrst
    );
\txprbssel_stable[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txprbs_state(1),
      I1 => txprbs_state(0),
      O => \txprbssel_stable[3]_i_1__2_n_0\
    );
\txprbssel_stable_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \txprbssel_stable[3]_i_1__2_n_0\,
      D => TXPRBSSEL_r2(0),
      Q => \txprbssel_stable__0\(0),
      R => rrst
    );
\txprbssel_stable_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \txprbssel_stable[3]_i_1__2_n_0\,
      D => TXPRBSSEL_r2(1),
      Q => \txprbssel_stable__0\(1),
      R => rrst
    );
\txprbssel_stable_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \txprbssel_stable[3]_i_1__2_n_0\,
      D => TXPRBSSEL_r2(2),
      Q => \txprbssel_stable__0\(2),
      R => rrst
    );
\txprbssel_stable_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \txprbssel_stable[3]_i_1__2_n_0\,
      D => TXPRBSSEL_r2(3),
      Q => \txprbssel_stable__0\(3),
      R => rrst
    );
\txrate_counter[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => txrate_state(2),
      I1 => \txrate_counter__0\(0),
      I2 => \txrate_state[3]_i_2__2_n_0\,
      O => \txrate_counter[0]_i_1__2_n_0\
    );
\txrate_counter[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => txrate_state(2),
      I1 => \txrate_state[3]_i_2__2_n_0\,
      I2 => \txrate_counter__0\(0),
      I3 => \txrate_counter__0\(1),
      O => \txrate_counter[1]_i_1__2_n_0\
    );
\txrate_counter[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222000"
    )
        port map (
      I0 => txrate_state(2),
      I1 => \txrate_state[3]_i_2__2_n_0\,
      I2 => \txrate_counter__0\(0),
      I3 => \txrate_counter__0\(1),
      I4 => \txrate_counter__0\(2),
      O => \txrate_counter[2]_i_1__2_n_0\
    );
\txrate_counter[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0114"
    )
        port map (
      I0 => \txrate_state_reg_n_0_[3]\,
      I1 => txrate_state(1),
      I2 => txrate_state(2),
      I3 => txrate_state(0),
      O => txrate_counter
    );
\txrate_counter[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222220000000"
    )
        port map (
      I0 => txrate_state(2),
      I1 => \txrate_state[3]_i_2__2_n_0\,
      I2 => \txrate_counter__0\(1),
      I3 => \txrate_counter__0\(0),
      I4 => \txrate_counter__0\(2),
      I5 => \txrate_counter_reg_n_0_[3]\,
      O => \txrate_counter[3]_i_2__2_n_0\
    );
\txrate_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txrate_counter,
      D => \txrate_counter[0]_i_1__2_n_0\,
      Q => \txrate_counter__0\(0),
      R => rrst
    );
\txrate_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txrate_counter,
      D => \txrate_counter[1]_i_1__2_n_0\,
      Q => \txrate_counter__0\(1),
      R => rrst
    );
\txrate_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txrate_counter,
      D => \txrate_counter[2]_i_1__2_n_0\,
      Q => \txrate_counter__0\(2),
      R => rrst
    );
\txrate_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txrate_counter,
      D => \txrate_counter[3]_i_2__2_n_0\,
      Q => \txrate_counter_reg_n_0_[3]\,
      R => rrst
    );
\txrate_is_zero_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0010"
    )
        port map (
      I0 => txrate_state(2),
      I1 => txrate_state(0),
      I2 => \txrate_state_reg_n_0_[3]\,
      I3 => txrate_state(1),
      I4 => \txrate_is_zero__0\,
      O => \txrate_is_zero_i_1__2_n_0\
    );
txrate_is_zero_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txrate_is_zero__0\,
      Q => txrate_is_zero_r1,
      R => rrst
    );
txrate_is_zero_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => txrate_is_zero_r1,
      Q => txrate_is_zero_r2,
      R => rrst
    );
txrate_is_zero_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txrate_is_zero_i_1__2_n_0\,
      Q => \txrate_is_zero__0\,
      R => rrst
    );
\txrate_state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFEBEB"
    )
        port map (
      I0 => \txrate_state_reg_n_0_[3]\,
      I1 => txrate_state(1),
      I2 => txrate_state(2),
      I3 => \txrate_state[1]_i_2__2_n_0\,
      I4 => txrate_state(0),
      O => \p_0_in__0\(0)
    );
\txrate_state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000303088"
    )
        port map (
      I0 => \txrate_state[1]_i_2__2_n_0\,
      I1 => txrate_state(0),
      I2 => \txrate_state[3]_i_2__2_n_0\,
      I3 => txrate_state(2),
      I4 => txrate_state(1),
      I5 => \txrate_state_reg_n_0_[3]\,
      O => \p_0_in__0\(1)
    );
\txrate_state[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => TXRATE_r1(7),
      I1 => TXRATE_r2(7),
      I2 => TXRATE_r1(6),
      I3 => TXRATE_r2(6),
      I4 => \txrate_state[1]_i_3__2_n_0\,
      I5 => \txrate_state[1]_i_4__2_n_0\,
      O => \txrate_state[1]_i_2__2_n_0\
    );
\txrate_state[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => TXRATE_r2(3),
      I1 => TXRATE_r1(3),
      I2 => TXRATE_r1(5),
      I3 => TXRATE_r2(5),
      I4 => TXRATE_r1(4),
      I5 => TXRATE_r2(4),
      O => \txrate_state[1]_i_3__2_n_0\
    );
\txrate_state[1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => TXRATE_r2(0),
      I1 => TXRATE_r1(0),
      I2 => TXRATE_r1(2),
      I3 => TXRATE_r2(2),
      I4 => TXRATE_r1(1),
      I5 => TXRATE_r2(1),
      O => \txrate_state[1]_i_4__2_n_0\
    );
\txrate_state[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000510"
    )
        port map (
      I0 => \txrate_state[3]_i_2__2_n_0\,
      I1 => \txrate_counter_reg_n_0_[3]\,
      I2 => txrate_state(2),
      I3 => txrate_state(1),
      I4 => txrate_state(0),
      I5 => \txrate_state_reg_n_0_[3]\,
      O => \txrate_state[2]_i_1__2_n_0\
    );
\txrate_state[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => txrate_state(1),
      I1 => \txrate_state[3]_i_2__2_n_0\,
      I2 => \txrate_counter_reg_n_0_[3]\,
      I3 => txrate_state(2),
      I4 => \txrate_state_reg_n_0_[3]\,
      I5 => txrate_state(0),
      O => \p_0_in__0\(3)
    );
\txrate_state[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => TXRATE_r2(0),
      I1 => TXRATE_r2(1),
      I2 => TXRATE_r2(2),
      I3 => TXRATE_r2(3),
      I4 => \txrate_state[3]_i_3__2_n_0\,
      O => \txrate_state[3]_i_2__2_n_0\
    );
\txrate_state[3]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => TXRATE_r2(6),
      I1 => TXRATE_r2(7),
      I2 => TXRATE_r2(5),
      I3 => TXRATE_r2(4),
      O => \txrate_state[3]_i_3__2_n_0\
    );
\txrate_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => txrate_state(0),
      S => rrst
    );
\txrate_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => txrate_state(1),
      R => rrst
    );
\txrate_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \txrate_state[2]_i_1__2_n_0\,
      Q => txrate_state(2),
      R => rrst
    );
\txrate_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \txrate_state_reg_n_0_[3]\,
      R => rrst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_tx_function__xdcDup__1\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 );
    GPI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch0_txrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    apb3clk : in STD_LOGIC;
    ch0_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \^gpi\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_txmstreset : in STD_LOGIC;
    ch0_txmstdatapathreset : in STD_LOGIC;
    rrst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_tx_function__xdcDup__1\ : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_tx_function";
end \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_tx_function__xdcDup__1\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_tx_function__xdcDup__1\ is
  signal \Command[0]_i_1_n_0\ : STD_LOGIC;
  signal \Command[1]_i_1_n_0\ : STD_LOGIC;
  signal \Command[2]_i_1_n_0\ : STD_LOGIC;
  signal \Command[3]_i_1_n_0\ : STD_LOGIC;
  signal \Command[3]_i_2_n_0\ : STD_LOGIC;
  signal \^gpi_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal MSTTXRESET_r1 : STD_LOGIC;
  signal MSTTXRESET_r2 : STD_LOGIC;
  signal MSTTXRESET_sync : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TXDATAPATHRESET_r1 : STD_LOGIC;
  signal TXDATAPATHRESET_r2 : STD_LOGIC;
  signal TXDATAPATHRESET_sync : STD_LOGIC;
  signal TXLANEDESKEW_r1 : STD_LOGIC;
  signal TXLANEDESKEW_r2 : STD_LOGIC;
  signal TXLANEDESKEW_sync : STD_LOGIC;
  signal TXPRBSSEL_r1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TXPRBSSEL_r2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TXPRBSSEL_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TXPRERATECHANGE_r1 : STD_LOGIC;
  signal TXPRERATECHANGE_r2 : STD_LOGIC;
  signal TXPRERATECHANGE_sync : STD_LOGIC;
  signal TXRATE_r1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TXRATE_r2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TXRATE_sync : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal arb_state : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \arb_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_6_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_7_n_0\ : STD_LOGIC;
  signal \arb_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \arb_state_inferred__3/i__n_0\ : STD_LOGIC;
  signal counter : STD_LOGIC;
  signal \counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1_n_0\ : STD_LOGIC;
  signal \counter[7]_i_2_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3_n_0\ : STD_LOGIC;
  signal \counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \en[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \en[0][0]_i_2__3_n_0\ : STD_LOGIC;
  signal \en[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \en[10][0]_i_1_n_0\ : STD_LOGIC;
  signal \en[10][0]_i_3_n_0\ : STD_LOGIC;
  signal \en[10][1]_i_1_n_0\ : STD_LOGIC;
  signal \en[10][1]_i_2_n_0\ : STD_LOGIC;
  signal \en[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \en[1][0]_i_2_n_0\ : STD_LOGIC;
  signal \en[1][1]_i_1__3_n_0\ : STD_LOGIC;
  signal \en[1][1]_i_2_n_0\ : STD_LOGIC;
  signal \en[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \en[2][0]_i_2_n_0\ : STD_LOGIC;
  signal \en[2][1]_i_1__3_n_0\ : STD_LOGIC;
  signal \en[2][1]_i_2_n_0\ : STD_LOGIC;
  signal \en[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \en[3][0]_i_2_n_0\ : STD_LOGIC;
  signal \en[3][0]_i_3_n_0\ : STD_LOGIC;
  signal \en[3][1]_i_1__3_n_0\ : STD_LOGIC;
  signal \en[4][0]_i_1_n_0\ : STD_LOGIC;
  signal \en[4][0]_i_2_n_0\ : STD_LOGIC;
  signal \en[4][1]_i_1_n_0\ : STD_LOGIC;
  signal \en[4][1]_i_2_n_0\ : STD_LOGIC;
  signal \en[5][0]_i_1_n_0\ : STD_LOGIC;
  signal \en[5][0]_i_2_n_0\ : STD_LOGIC;
  signal \en[5][0]_i_3_n_0\ : STD_LOGIC;
  signal \en[5][1]_i_1_n_0\ : STD_LOGIC;
  signal \en[5][1]_i_2__3_n_0\ : STD_LOGIC;
  signal \en[6][0]_i_1_n_0\ : STD_LOGIC;
  signal \en[6][0]_i_2_n_0\ : STD_LOGIC;
  signal \en[6][1]_i_1_n_0\ : STD_LOGIC;
  signal \en[6][1]_i_2_n_0\ : STD_LOGIC;
  signal \en[7][0]_i_1_n_0\ : STD_LOGIC;
  signal \en[7][0]_i_2_n_0\ : STD_LOGIC;
  signal \en[7][1]_i_1_n_0\ : STD_LOGIC;
  signal \en[7][1]_i_2_n_0\ : STD_LOGIC;
  signal \en[8][0]_i_1_n_0\ : STD_LOGIC;
  signal \en[8][0]_i_2_n_0\ : STD_LOGIC;
  signal \en[8][0]_i_3_n_0\ : STD_LOGIC;
  signal \en[8][1]_i_1_n_0\ : STD_LOGIC;
  signal \en[8][1]_i_2_n_0\ : STD_LOGIC;
  signal \en[9][0]_i_1_n_0\ : STD_LOGIC;
  signal \en[9][0]_i_2_n_0\ : STD_LOGIC;
  signal \en[9][0]_i_3_n_0\ : STD_LOGIC;
  signal \en[9][1]_fret_i_1_n_0\ : STD_LOGIC;
  signal \en[9][1]_i_1_n_0\ : STD_LOGIC;
  signal \en[9][1]_i_2_n_0\ : STD_LOGIC;
  signal \en__3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[0]_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[1]_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[5]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[6]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[9][1]_fret_n_0\ : STD_LOGIC;
  signal \en_reg_n_0_[10][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[10][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[7][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[7][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[8][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[8][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[9][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[9][1]\ : STD_LOGIC;
  signal gpi_5 : STD_LOGIC;
  signal gpi_i_1_n_0 : STD_LOGIC;
  signal \^gpo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gpoFromGTsync_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of gpoFromGTsync_r : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of gpoFromGTsync_r : signal is "true";
  signal gpoFromGTsync_r1 : STD_LOGIC;
  signal gpoFromGTsync_r1_reg_fret_n_0 : STD_LOGIC;
  signal gpo_4 : STD_LOGIC;
  signal idx : STD_LOGIC;
  signal \idx1__1\ : STD_LOGIC;
  signal \idx[0]_i_1_n_0\ : STD_LOGIC;
  signal \idx[1]_fret__0_i_1_n_0\ : STD_LOGIC;
  signal \idx[1]_fret_i_1_n_0\ : STD_LOGIC;
  signal \idx[1]_i_1_n_0\ : STD_LOGIC;
  signal \idx[1]_i_2_n_0\ : STD_LOGIC;
  signal \idx[2]_i_1_n_0\ : STD_LOGIC;
  signal \idx[3]_fret_i_1_n_0\ : STD_LOGIC;
  signal \idx[3]_i_2_n_0\ : STD_LOGIC;
  signal \idx[3]_i_3_n_0\ : STD_LOGIC;
  signal \idx[3]_i_4_n_0\ : STD_LOGIC;
  signal \idx_reg[1]_fret__0_n_0\ : STD_LOGIC;
  signal \idx_reg[1]_fret_n_0\ : STD_LOGIC;
  signal \idx_reg[3]_fret_n_0\ : STD_LOGIC;
  signal \idx_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_reg_n_0_[3]\ : STD_LOGIC;
  signal needService : STD_LOGIC;
  signal needService_i_1_n_0 : STD_LOGIC;
  signal needService_i_2_n_0 : STD_LOGIC;
  signal \needService_i_3__3_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_1_in__0\ : STD_LOGIC;
  signal \p_20_out__0\ : STD_LOGIC;
  signal request : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal txprbs_counter : STD_LOGIC;
  signal \txprbs_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \txprbs_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \txprbs_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \txprbs_counter[3]_i_2_n_0\ : STD_LOGIC;
  signal \txprbs_counter[3]_i_3_n_0\ : STD_LOGIC;
  signal \txprbs_counter[3]_i_4_n_0\ : STD_LOGIC;
  signal \txprbs_counter__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \txprbs_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal txprbs_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txprbssel_en_r1 : STD_LOGIC;
  signal txprbssel_en_r10_n_0 : STD_LOGIC;
  signal txprbssel_en_r2 : STD_LOGIC;
  signal txprbssel_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \txprbssel_stable[3]_i_1_n_0\ : STD_LOGIC;
  signal \txprbssel_stable__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txrate_counter : STD_LOGIC;
  signal \txrate_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \txrate_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \txrate_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \txrate_counter[3]_i_2_n_0\ : STD_LOGIC;
  signal \txrate_counter__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \txrate_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \txrate_is_zero__0\ : STD_LOGIC;
  signal txrate_is_zero_i_1_n_0 : STD_LOGIC;
  signal txrate_is_zero_r1 : STD_LOGIC;
  signal txrate_is_zero_r2 : STD_LOGIC;
  signal txrate_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \txrate_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \txrate_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \txrate_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \txrate_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \txrate_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \txrate_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \txrate_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Command[0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \Command[1]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \Command[2]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \Command[3]_i_2\ : label is "soft_lutpair54";
  attribute DEF_VAL : string;
  attribute DEF_VAL of MSTTXRESET_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of MSTTXRESET_xpm_internal_sync : label is 3;
  attribute INIT : string;
  attribute INIT of MSTTXRESET_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of MSTTXRESET_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of MSTTXRESET_xpm_internal_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of MSTTXRESET_xpm_internal_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of MSTTXRESET_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of MSTTXRESET_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of TXDATAPATHRESET_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF of TXDATAPATHRESET_xpm_internal_sync : label is 3;
  attribute INIT of TXDATAPATHRESET_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF of TXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of TXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute VERSION of TXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute XPM_CDC of TXDATAPATHRESET_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of TXDATAPATHRESET_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of TXLANEDESKEW_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF of TXLANEDESKEW_xpm_internal_sync : label is 3;
  attribute INIT of TXLANEDESKEW_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF of TXLANEDESKEW_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of TXLANEDESKEW_xpm_internal_sync : label is 0;
  attribute VERSION of TXLANEDESKEW_xpm_internal_sync : label is 0;
  attribute XPM_CDC of TXLANEDESKEW_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of TXLANEDESKEW_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of TXPRERATECHANGE_xpm_internal_sync : label is "1'b0";
  attribute DEST_SYNC_FF of TXPRERATECHANGE_xpm_internal_sync : label is 3;
  attribute INIT of TXPRERATECHANGE_xpm_internal_sync : label is "0";
  attribute INIT_SYNC_FF of TXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of TXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute VERSION of TXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute XPM_CDC of TXPRERATECHANGE_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of TXPRERATECHANGE_xpm_internal_sync : label is "TRUE";
  attribute SOFT_HLUTNM of \arb_state[1]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \arb_state[1]_i_7\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \arb_state[3]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \arb_state[4]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \arb_state_inferred__3/i_\ : label is "soft_lutpair45";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \arb_state_reg[0]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[1]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[2]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[3]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[4]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute SOFT_HLUTNM of \counter[1]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \counter[2]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \counter[3]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \counter[5]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \counter[6]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \counter[7]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \counter[7]_i_3\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \en[0][0]_i_2__3\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \en[10][0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \en[10][0]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \en[10][0]_i_3\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \en[1][0]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \en[2][0]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \en[3][0]_i_3\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \en[4][0]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \en[5][0]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \en[5][0]_i_3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \en[6][0]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \en[8][0]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \en[8][0]_i_3\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \en[9][0]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \en[9][0]_i_3\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of gpi_i_2 : label is "soft_lutpair45";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gpoFromGTsync_r_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[3]\ : label is "NO";
  attribute SOFT_HLUTNM of \idx[0]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \idx[1]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \idx[2]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \idx[3]_fret_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \idx[3]_i_3\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \idx[3]_i_5\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \request[1]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \request[2]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \request[3]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \request[4]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \request[5]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \request[6]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \request[8]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \request[9]_i_1\ : label is "soft_lutpair58";
  attribute DEF_VAL of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute SOFT_HLUTNM of \txprbs_counter[1]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \txprbs_counter[2]_i_1\ : label is "soft_lutpair42";
  attribute FSM_ENCODED_STATES of \txprbs_state_reg[0]\ : label is "TXPRBS_START:01,TXPRBS_STATE1:10";
  attribute FSM_ENCODED_STATES of \txprbs_state_reg[1]\ : label is "TXPRBS_START:01,TXPRBS_STATE1:10";
  attribute SOFT_HLUTNM of \txrate_counter[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \txrate_counter[2]_i_1\ : label is "soft_lutpair41";
  attribute FSM_ENCODED_STATES of \txrate_state_reg[0]\ : label is "TXRATE_START:00001,TXRATE_STATE1:00010,TXRATE_STATE2:00100,TXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \txrate_state_reg[1]\ : label is "TXRATE_START:00001,TXRATE_STATE1:00010,TXRATE_STATE2:00100,TXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \txrate_state_reg[2]\ : label is "TXRATE_START:00001,TXRATE_STATE1:00010,TXRATE_STATE2:00100,TXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \txrate_state_reg[3]\ : label is "TXRATE_START:00001,TXRATE_STATE1:00010,TXRATE_STATE2:00100,TXRATE_STATE3:01000";
begin
  GPI(0) <= \^gpi_1\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  gpo(0) <= \^gpo\(0);
  \out\(2 downto 0) <= gpoFromGTsync_r(2 downto 0);
\Command[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arb_state[1]_i_2_n_0\,
      I1 => \idx_reg_n_0_[0]\,
      O => \Command[0]_i_1_n_0\
    );
\Command[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arb_state[1]_i_2_n_0\,
      I1 => \idx_reg_n_0_[1]\,
      O => \Command[1]_i_1_n_0\
    );
\Command[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arb_state[1]_i_2_n_0\,
      I1 => \idx_reg_n_0_[2]\,
      O => \Command[2]_i_1_n_0\
    );
\Command[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(1),
      I2 => arb_state(4),
      I3 => \idx[3]_i_3_n_0\,
      O => \Command[3]_i_1_n_0\
    );
\Command[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arb_state[1]_i_2_n_0\,
      I1 => \idx_reg_n_0_[3]\,
      O => \Command[3]_i_2_n_0\
    );
\Command_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[3]_i_1_n_0\,
      D => \Command[0]_i_1_n_0\,
      Q => \^q\(0),
      R => rrst
    );
\Command_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[3]_i_1_n_0\,
      D => \Command[1]_i_1_n_0\,
      Q => \^q\(1),
      R => rrst
    );
\Command_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[3]_i_1_n_0\,
      D => \Command[2]_i_1_n_0\,
      Q => \^q\(2),
      R => rrst
    );
\Command_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[3]_i_1_n_0\,
      D => \Command[3]_i_2_n_0\,
      Q => \^q\(3),
      R => rrst
    );
MSTTXRESET_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => MSTTXRESET_sync,
      Q => MSTTXRESET_r1,
      R => rrst
    );
MSTTXRESET_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => MSTTXRESET_r1,
      Q => MSTTXRESET_r2,
      R => rrst
    );
MSTTXRESET_xpm_internal_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__112\
     port map (
      dest_clk => apb3clk,
      dest_rst => MSTTXRESET_sync,
      src_rst => ch0_txmstreset
    );
TXDATAPATHRESET_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXDATAPATHRESET_sync,
      Q => TXDATAPATHRESET_r1,
      R => rrst
    );
TXDATAPATHRESET_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXDATAPATHRESET_r1,
      Q => TXDATAPATHRESET_r2,
      R => rrst
    );
TXDATAPATHRESET_xpm_internal_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__113\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXDATAPATHRESET_sync,
      src_rst => ch0_txmstdatapathreset
    );
TXLANEDESKEW_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXLANEDESKEW_sync,
      Q => TXLANEDESKEW_r1,
      R => rrst
    );
TXLANEDESKEW_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXLANEDESKEW_r1,
      Q => TXLANEDESKEW_r2,
      R => rrst
    );
TXLANEDESKEW_xpm_internal_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__114\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXLANEDESKEW_sync,
      src_rst => '0'
    );
\TXPRBSSEL_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_sync(0),
      Q => TXPRBSSEL_r1(0),
      R => rrst
    );
\TXPRBSSEL_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_sync(1),
      Q => TXPRBSSEL_r1(1),
      R => rrst
    );
\TXPRBSSEL_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_sync(2),
      Q => TXPRBSSEL_r1(2),
      R => rrst
    );
\TXPRBSSEL_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_sync(3),
      Q => TXPRBSSEL_r1(3),
      R => rrst
    );
\TXPRBSSEL_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_r1(0),
      Q => TXPRBSSEL_r2(0),
      R => rrst
    );
\TXPRBSSEL_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_r1(1),
      Q => TXPRBSSEL_r2(1),
      R => rrst
    );
\TXPRBSSEL_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_r1(2),
      Q => TXPRBSSEL_r2(2),
      R => rrst
    );
\TXPRBSSEL_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_r1(3),
      Q => TXPRBSSEL_r2(3),
      R => rrst
    );
TXPRERATECHANGE_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRERATECHANGE_sync,
      Q => TXPRERATECHANGE_r1,
      R => rrst
    );
TXPRERATECHANGE_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRERATECHANGE_r1,
      Q => TXPRERATECHANGE_r2,
      R => rrst
    );
TXPRERATECHANGE_xpm_internal_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__18\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRERATECHANGE_sync,
      src_rst => \^gpi\(0)
    );
\TXRATE_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(0),
      Q => TXRATE_r1(0),
      R => rrst
    );
\TXRATE_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(1),
      Q => TXRATE_r1(1),
      R => rrst
    );
\TXRATE_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(2),
      Q => TXRATE_r1(2),
      R => rrst
    );
\TXRATE_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(3),
      Q => TXRATE_r1(3),
      R => rrst
    );
\TXRATE_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(4),
      Q => TXRATE_r1(4),
      R => rrst
    );
\TXRATE_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(5),
      Q => TXRATE_r1(5),
      R => rrst
    );
\TXRATE_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(6),
      Q => TXRATE_r1(6),
      R => rrst
    );
\TXRATE_r1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(7),
      Q => TXRATE_r1(7),
      R => rrst
    );
\TXRATE_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(0),
      Q => TXRATE_r2(0),
      R => rrst
    );
\TXRATE_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(1),
      Q => TXRATE_r2(1),
      R => rrst
    );
\TXRATE_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(2),
      Q => TXRATE_r2(2),
      R => rrst
    );
\TXRATE_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(3),
      Q => TXRATE_r2(3),
      R => rrst
    );
\TXRATE_r2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(4),
      Q => TXRATE_r2(4),
      R => rrst
    );
\TXRATE_r2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(5),
      Q => TXRATE_r2(5),
      R => rrst
    );
\TXRATE_r2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(6),
      Q => TXRATE_r2(6),
      R => rrst
    );
\TXRATE_r2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(7),
      Q => TXRATE_r2(7),
      R => rrst
    );
\arb_state[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => arb_state(4),
      I1 => \arb_state_inferred__3/i__n_0\,
      O => \p_0_in__1\(0)
    );
\arb_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2002200"
    )
        port map (
      I0 => arb_state(1),
      I1 => gpoFromGTsync_r(3),
      I2 => \arb_state[1]_i_2_n_0\,
      I3 => \arb_state_inferred__3/i__n_0\,
      I4 => arb_state(0),
      O => \p_0_in__1\(1)
    );
\arb_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \en__3\(1),
      I1 => \en__3\(0),
      O => \arb_state[1]_i_2_n_0\
    );
\arb_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFA0AFC0CFA0A"
    )
        port map (
      I0 => \idx_reg[1]_fret_n_0\,
      I1 => \idx_reg[1]_fret__0_n_0\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \en_reg[9][1]_fret_n_0\,
      I4 => \idx_reg[3]_fret_n_0\,
      I5 => \en_reg_n_0_[10][1]\,
      O => \en__3\(1)
    );
\arb_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFA0AFC0CFA0A"
    )
        port map (
      I0 => \arb_state[1]_i_5_n_0\,
      I1 => \arb_state[1]_i_6_n_0\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \arb_state[1]_i_7_n_0\,
      I4 => \idx_reg[3]_fret_n_0\,
      I5 => \en_reg_n_0_[10][0]\,
      O => \en__3\(0)
    );
\arb_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \en_reg[1]_2\(0),
      I1 => \en_reg_n_0_[3][0]\,
      I2 => \en_reg[0]_3\(0),
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[0]\,
      I5 => \en_reg_n_0_[2][0]\,
      O => \arb_state[1]_i_5_n_0\
    );
\arb_state[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \en_reg[5]_1\(0),
      I1 => \en_reg_n_0_[7][0]\,
      I2 => \en_reg_n_0_[4][0]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[0]\,
      I5 => \en_reg[6]_0\(0),
      O => \arb_state[1]_i_6_n_0\
    );
\arb_state[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2230"
    )
        port map (
      I0 => \en_reg_n_0_[9][0]\,
      I1 => \idx_reg[3]_fret_n_0\,
      I2 => \en_reg_n_0_[8][0]\,
      I3 => \idx_reg_n_0_[0]\,
      O => \arb_state[1]_i_7_n_0\
    );
\arb_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => gpoFromGTsync_r(3),
      I1 => \arb_state_inferred__3/i__n_0\,
      I2 => arb_state(2),
      I3 => arb_state(1),
      O => \p_0_in__1\(2)
    );
\arb_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \arb_state_inferred__3/i__n_0\,
      I1 => arb_state(3),
      I2 => \counter_reg_n_0_[7]\,
      I3 => \arb_state[3]_i_2_n_0\,
      O => \p_0_in__1\(3)
    );
\arb_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => gpoFromGTsync_r(3),
      I1 => arb_state(2),
      I2 => \arb_state[1]_i_2_n_0\,
      I3 => arb_state(0),
      O => \arb_state[3]_i_2_n_0\
    );
\arb_state[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter_reg_n_0_[7]\,
      I1 => arb_state(3),
      I2 => \arb_state_inferred__3/i__n_0\,
      O => \p_0_in__1\(4)
    );
\arb_state_inferred__3/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(1),
      I2 => arb_state(2),
      I3 => arb_state(3),
      I4 => arb_state(4),
      O => \arb_state_inferred__3/i__n_0\
    );
\arb_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(0),
      Q => arb_state(0),
      S => rrst
    );
\arb_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(1),
      Q => arb_state(1),
      R => rrst
    );
\arb_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(2),
      Q => arb_state(2),
      R => rrst
    );
\arb_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(3),
      Q => arb_state(3),
      R => rrst
    );
\arb_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(4),
      Q => arb_state(4),
      R => rrst
    );
\counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[0]\,
      O => \counter[0]_i_1_n_0\
    );
\counter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[0]\,
      I2 => \counter_reg_n_0_[1]\,
      O => \counter[1]_i_1_n_0\
    );
\counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => \counter_reg_n_0_[0]\,
      I2 => arb_state(3),
      I3 => \counter_reg_n_0_[2]\,
      O => \counter[2]_i_1_n_0\
    );
\counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \counter_reg_n_0_[0]\,
      I2 => \counter_reg_n_0_[1]\,
      I3 => arb_state(3),
      I4 => \counter_reg_n_0_[3]\,
      O => \counter[3]_i_1_n_0\
    );
\counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[1]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[2]\,
      I4 => arb_state(3),
      I5 => \counter_reg_n_0_[4]\,
      O => \counter[4]_i_1_n_0\
    );
\counter[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \counter[7]_i_3_n_0\,
      I1 => arb_state(3),
      I2 => \counter_reg_n_0_[5]\,
      O => \counter[5]_i_1_n_0\
    );
\counter[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter[7]_i_3_n_0\,
      I2 => arb_state(3),
      I3 => \counter_reg_n_0_[6]\,
      O => \counter[6]_i_1_n_0\
    );
\counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010110"
    )
        port map (
      I0 => arb_state(1),
      I1 => arb_state(4),
      I2 => arb_state(0),
      I3 => arb_state(2),
      I4 => arb_state(3),
      O => counter
    );
\counter[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter[7]_i_3_n_0\,
      I2 => \counter_reg_n_0_[6]\,
      I3 => arb_state(3),
      I4 => \counter_reg_n_0_[7]\,
      O => \counter[7]_i_2_n_0\
    );
\counter[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[3]\,
      O => \counter[7]_i_3_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[0]_i_1_n_0\,
      Q => \counter_reg_n_0_[0]\,
      R => rrst
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[1]_i_1_n_0\,
      Q => \counter_reg_n_0_[1]\,
      R => rrst
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[2]_i_1_n_0\,
      Q => \counter_reg_n_0_[2]\,
      R => rrst
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[3]_i_1_n_0\,
      Q => \counter_reg_n_0_[3]\,
      R => rrst
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[4]_i_1_n_0\,
      Q => \counter_reg_n_0_[4]\,
      R => rrst
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[5]_i_1_n_0\,
      Q => \counter_reg_n_0_[5]\,
      R => rrst
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[6]_i_1_n_0\,
      Q => \counter_reg_n_0_[6]\,
      R => rrst
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[7]_i_2_n_0\,
      Q => \counter_reg_n_0_[7]\,
      R => rrst
    );
\en[0][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \en[8][0]_i_3_n_0\,
      I1 => \en[3][0]_i_3_n_0\,
      O => \en[0][0]_i_1_n_0\
    );
\en[0][0]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => gpoFromGTsync_r1_reg_fret_n_0,
      I3 => \idx_reg_n_0_[3]\,
      O => \en[0][0]_i_2__3_n_0\
    );
\en[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \en[8][0]_i_3_n_0\,
      I1 => \en[3][0]_i_3_n_0\,
      I2 => \en_reg[0]_3\(1),
      O => \en[0][1]_i_1_n_0\
    );
\en[10][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \en[10][0]_i_3_n_0\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => gpoFromGTsync_r1_reg_fret_n_0,
      O => \en[10][0]_i_1_n_0\
    );
\en[10][0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \en__3\(0),
      I1 => \en__3\(1),
      O => \p_1_in__0\
    );
\en[10][0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \idx_reg_n_0_[1]\,
      O => \en[10][0]_i_3_n_0\
    );
\en[10][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000080"
    )
        port map (
      I0 => gpoFromGTsync_r1_reg_fret_n_0,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => \p_0_in__2\,
      O => \en[10][1]_i_1_n_0\
    );
\en[10][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF00000000"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => gpoFromGTsync_r1_reg_fret_n_0,
      I5 => \idx[3]_i_4_n_0\,
      O => \en[10][1]_i_2_n_0\
    );
\en[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \en[9][0]_i_3_n_0\,
      I1 => \en[3][0]_i_3_n_0\,
      I2 => request(1),
      O => \en[1][0]_i_1_n_0\
    );
\en[1][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => gpoFromGTsync_r1_reg_fret_n_0,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \en[9][0]_i_3_n_0\,
      O => \en[1][0]_i_2_n_0\
    );
\en[1][1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF10E00"
    )
        port map (
      I0 => \en[9][0]_i_3_n_0\,
      I1 => \en[3][0]_i_3_n_0\,
      I2 => request(1),
      I3 => \en_reg[1]_2\(1),
      I4 => \en[1][1]_i_2_n_0\,
      O => \en[1][1]_i_1__3_n_0\
    );
\en[1][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \en[9][0]_i_3_n_0\,
      I3 => gpoFromGTsync_r1_reg_fret_n_0,
      I4 => \en_reg[1]_2\(0),
      I5 => \en_reg[1]_2\(1),
      O => \en[1][1]_i_2_n_0\
    );
\en[2][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \en[10][0]_i_3_n_0\,
      I1 => \en[3][0]_i_3_n_0\,
      I2 => request(2),
      O => \en[2][0]_i_1_n_0\
    );
\en[2][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => gpoFromGTsync_r1_reg_fret_n_0,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \en[10][0]_i_3_n_0\,
      O => \en[2][0]_i_2_n_0\
    );
\en[2][1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF10E00"
    )
        port map (
      I0 => \en[10][0]_i_3_n_0\,
      I1 => \en[3][0]_i_3_n_0\,
      I2 => request(2),
      I3 => \en_reg_n_0_[2][1]\,
      I4 => \en[2][1]_i_2_n_0\,
      O => \en[2][1]_i_1__3_n_0\
    );
\en[2][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \en[10][0]_i_3_n_0\,
      I3 => gpoFromGTsync_r1_reg_fret_n_0,
      I4 => \en_reg_n_0_[2][0]\,
      I5 => \en_reg_n_0_[2][1]\,
      O => \en[2][1]_i_2_n_0\
    );
\en[3][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => request(3),
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \en[3][0]_i_3_n_0\,
      O => \en[3][0]_i_1_n_0\
    );
\en[3][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => gpoFromGTsync_r1_reg_fret_n_0,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \idx_reg_n_0_[0]\,
      O => \en[3][0]_i_2_n_0\
    );
\en[3][0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => gpoFromGTsync_r1_reg_fret_n_0,
      O => \en[3][0]_i_3_n_0\
    );
\en[3][1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F700F700F700"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \en[3][0]_i_3_n_0\,
      I3 => \en_reg_n_0_[3][1]\,
      I4 => \en_reg_n_0_[3][0]\,
      I5 => request(3),
      O => \en[3][1]_i_1__3_n_0\
    );
\en[4][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => \en[8][0]_i_3_n_0\,
      I1 => gpoFromGTsync_r1_reg_fret_n_0,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => request(4),
      O => \en[4][0]_i_1_n_0\
    );
\en[4][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => gpoFromGTsync_r1_reg_fret_n_0,
      I3 => \p_1_in__0\,
      I4 => \en[8][0]_i_3_n_0\,
      O => \en[4][0]_i_2_n_0\
    );
\en[4][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[4][0]_i_1_n_0\,
      I1 => \en_reg_n_0_[4][1]\,
      I2 => \en[4][1]_i_2_n_0\,
      O => \en[4][1]_i_1_n_0\
    );
\en[4][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \en[8][0]_i_3_n_0\,
      I3 => gpoFromGTsync_r1_reg_fret_n_0,
      I4 => \en_reg_n_0_[4][0]\,
      I5 => \en_reg_n_0_[4][1]\,
      O => \en[4][1]_i_2_n_0\
    );
\en[5][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => gpoFromGTsync_r1_reg_fret_n_0,
      I2 => \en[5][0]_i_3_n_0\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => request(5),
      O => \en[5][0]_i_1_n_0\
    );
\en[5][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => gpoFromGTsync_r1_reg_fret_n_0,
      I3 => \p_1_in__0\,
      I4 => \en[9][0]_i_3_n_0\,
      O => \en[5][0]_i_2_n_0\
    );
\en[5][0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      O => \en[5][0]_i_3_n_0\
    );
\en[5][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[5][0]_i_1_n_0\,
      I1 => \en_reg[5]_1\(1),
      I2 => \en[5][1]_i_2__3_n_0\,
      O => \en[5][1]_i_1_n_0\
    );
\en[5][1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE0EEEEEEEE"
    )
        port map (
      I0 => \en_reg[5]_1\(0),
      I1 => \en_reg[5]_1\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \en[5][0]_i_3_n_0\,
      I5 => gpoFromGTsync_r1_reg_fret_n_0,
      O => \en[5][1]_i_2__3_n_0\
    );
\en[6][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => \en[10][0]_i_3_n_0\,
      I1 => gpoFromGTsync_r1_reg_fret_n_0,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => request(6),
      O => \en[6][0]_i_1_n_0\
    );
\en[6][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => gpoFromGTsync_r1_reg_fret_n_0,
      I3 => \p_1_in__0\,
      I4 => \en[10][0]_i_3_n_0\,
      O => \en[6][0]_i_2_n_0\
    );
\en[6][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[6][0]_i_1_n_0\,
      I1 => \en_reg[6]_0\(1),
      I2 => \en[6][1]_i_2_n_0\,
      O => \en[6][1]_i_1_n_0\
    );
\en[6][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \en[10][0]_i_3_n_0\,
      I3 => gpoFromGTsync_r1_reg_fret_n_0,
      I4 => \en_reg[6]_0\(0),
      I5 => \en_reg[6]_0\(1),
      O => \en[6][1]_i_2_n_0\
    );
\en[7][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => gpoFromGTsync_r1_reg_fret_n_0,
      I5 => request(7),
      O => \en[7][0]_i_1_n_0\
    );
\en[7][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[0]\,
      I5 => gpoFromGTsync_r1_reg_fret_n_0,
      O => \en[7][0]_i_2_n_0\
    );
\en[7][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[7][0]_i_1_n_0\,
      I1 => \en_reg_n_0_[7][1]\,
      I2 => \en[7][1]_i_2_n_0\,
      O => \en[7][1]_i_1_n_0\
    );
\en[7][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \en[5][0]_i_3_n_0\,
      I3 => gpoFromGTsync_r1_reg_fret_n_0,
      I4 => \en_reg_n_0_[7][0]\,
      I5 => \en_reg_n_0_[7][1]\,
      O => \en[7][1]_i_2_n_0\
    );
\en[8][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000008"
    )
        port map (
      I0 => gpoFromGTsync_r1_reg_fret_n_0,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => request(8),
      O => \en[8][0]_i_1_n_0\
    );
\en[8][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => gpoFromGTsync_r1_reg_fret_n_0,
      I4 => \en[8][0]_i_3_n_0\,
      O => \en[8][0]_i_2_n_0\
    );
\en[8][0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \idx_reg_n_0_[1]\,
      O => \en[8][0]_i_3_n_0\
    );
\en[8][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[8][0]_i_1_n_0\,
      I1 => \en_reg_n_0_[8][1]\,
      I2 => \en[8][1]_i_2_n_0\,
      O => \en[8][1]_i_1_n_0\
    );
\en[8][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \en[8][0]_i_3_n_0\,
      I3 => gpoFromGTsync_r1_reg_fret_n_0,
      I4 => \en_reg_n_0_[8][0]\,
      I5 => \en_reg_n_0_[8][1]\,
      O => \en[8][1]_i_2_n_0\
    );
\en[9][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => gpoFromGTsync_r1_reg_fret_n_0,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \en[9][0]_i_3_n_0\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => request(9),
      O => \en[9][0]_i_1_n_0\
    );
\en[9][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \en[9][0]_i_3_n_0\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => gpoFromGTsync_r1_reg_fret_n_0,
      O => \en[9][0]_i_2_n_0\
    );
\en[9][0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[0]\,
      O => \en[9][0]_i_3_n_0\
    );
\en[9][1]_fret_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E400E400FF0000"
    )
        port map (
      I0 => \en[9][0]_i_1_n_0\,
      I1 => \en_reg_n_0_[9][1]\,
      I2 => \en[9][1]_i_2_n_0\,
      I3 => \idx[3]_fret_i_1_n_0\,
      I4 => \en[8][1]_i_1_n_0\,
      I5 => \idx[0]_i_1_n_0\,
      O => \en[9][1]_fret_i_1_n_0\
    );
\en[9][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[9][0]_i_1_n_0\,
      I1 => \en_reg_n_0_[9][1]\,
      I2 => \en[9][1]_i_2_n_0\,
      O => \en[9][1]_i_1_n_0\
    );
\en[9][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \en[9][0]_i_3_n_0\,
      I3 => gpoFromGTsync_r1_reg_fret_n_0,
      I4 => \en_reg_n_0_[9][0]\,
      I5 => \en_reg_n_0_[9][1]\,
      O => \en[9][1]_i_2_n_0\
    );
\en_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[0][0]_i_1_n_0\,
      D => \en[0][0]_i_2__3_n_0\,
      Q => \en_reg[0]_3\(0),
      R => rrst
    );
\en_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[0][1]_i_1_n_0\,
      Q => \en_reg[0]_3\(1),
      R => rrst
    );
\en_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[10][1]_i_1_n_0\,
      D => \en[10][0]_i_1_n_0\,
      Q => \en_reg_n_0_[10][0]\,
      R => rrst
    );
\en_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[10][1]_i_1_n_0\,
      D => \en[10][1]_i_2_n_0\,
      Q => \en_reg_n_0_[10][1]\,
      R => rrst
    );
\en_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[1][0]_i_1_n_0\,
      D => \en[1][0]_i_2_n_0\,
      Q => \en_reg[1]_2\(0),
      R => rrst
    );
\en_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[1][1]_i_1__3_n_0\,
      Q => \en_reg[1]_2\(1),
      R => rrst
    );
\en_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[2][0]_i_1_n_0\,
      D => \en[2][0]_i_2_n_0\,
      Q => \en_reg_n_0_[2][0]\,
      R => rrst
    );
\en_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[2][1]_i_1__3_n_0\,
      Q => \en_reg_n_0_[2][1]\,
      R => rrst
    );
\en_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[3][0]_i_1_n_0\,
      D => \en[3][0]_i_2_n_0\,
      Q => \en_reg_n_0_[3][0]\,
      R => rrst
    );
\en_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[3][1]_i_1__3_n_0\,
      Q => \en_reg_n_0_[3][1]\,
      R => rrst
    );
\en_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[4][0]_i_1_n_0\,
      D => \en[4][0]_i_2_n_0\,
      Q => \en_reg_n_0_[4][0]\,
      R => rrst
    );
\en_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[4][1]_i_1_n_0\,
      Q => \en_reg_n_0_[4][1]\,
      R => rrst
    );
\en_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[5][0]_i_1_n_0\,
      D => \en[5][0]_i_2_n_0\,
      Q => \en_reg[5]_1\(0),
      R => rrst
    );
\en_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[5][1]_i_1_n_0\,
      Q => \en_reg[5]_1\(1),
      R => rrst
    );
\en_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[6][0]_i_1_n_0\,
      D => \en[6][0]_i_2_n_0\,
      Q => \en_reg[6]_0\(0),
      R => rrst
    );
\en_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[6][1]_i_1_n_0\,
      Q => \en_reg[6]_0\(1),
      R => rrst
    );
\en_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[7][0]_i_1_n_0\,
      D => \en[7][0]_i_2_n_0\,
      Q => \en_reg_n_0_[7][0]\,
      R => rrst
    );
\en_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[7][1]_i_1_n_0\,
      Q => \en_reg_n_0_[7][1]\,
      R => rrst
    );
\en_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[8][0]_i_1_n_0\,
      D => \en[8][0]_i_2_n_0\,
      Q => \en_reg_n_0_[8][0]\,
      R => rrst
    );
\en_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[8][1]_i_1_n_0\,
      Q => \en_reg_n_0_[8][1]\,
      R => rrst
    );
\en_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[9][0]_i_1_n_0\,
      D => \en[9][0]_i_2_n_0\,
      Q => \en_reg_n_0_[9][0]\,
      R => rrst
    );
\en_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[9][1]_i_1_n_0\,
      Q => \en_reg_n_0_[9][1]\,
      R => rrst
    );
\en_reg[9][1]_fret\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[9][1]_fret_i_1_n_0\,
      Q => \en_reg[9][1]_fret_n_0\,
      R => rrst
    );
gpi_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A3FFFFA0A30000"
    )
        port map (
      I0 => \arb_state[1]_i_2_n_0\,
      I1 => \idx[3]_i_3_n_0\,
      I2 => arb_state(0),
      I3 => arb_state(4),
      I4 => gpi_5,
      I5 => \^gpi_1\(0),
      O => gpi_i_1_n_0
    );
gpi_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => arb_state(3),
      I1 => arb_state(2),
      I2 => arb_state(4),
      I3 => arb_state(1),
      I4 => arb_state(0),
      O => gpi_5
    );
gpi_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpi_i_1_n_0,
      Q => \^gpi_1\(0),
      R => rrst
    );
gpoFromGTsync_r1_fret_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gpoFromGTsync_r(3),
      I1 => gpoFromGTsync_r1,
      O => \p_20_out__0\
    );
gpoFromGTsync_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpoFromGTsync_r(3),
      Q => gpoFromGTsync_r1,
      R => rrst
    );
gpoFromGTsync_r1_reg_fret: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \p_20_out__0\,
      Q => gpoFromGTsync_r1_reg_fret_n_0,
      R => rrst
    );
\gpoFromGTsync_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(0),
      Q => gpoFromGTsync_r(0),
      R => '0'
    );
\gpoFromGTsync_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(1),
      Q => gpoFromGTsync_r(1),
      R => '0'
    );
\gpoFromGTsync_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(2),
      Q => gpoFromGTsync_r(2),
      R => '0'
    );
\gpoFromGTsync_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(3),
      Q => gpoFromGTsync_r(3),
      R => '0'
    );
gpo_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F2F0F0D0F0F0"
    )
        port map (
      I0 => gpoFromGTsync_r(3),
      I1 => \^q\(3),
      I2 => \^gpo\(0),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => gpo_4
    );
gpo_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpo_4,
      Q => \^gpo\(0),
      R => rrst
    );
\idx[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10AA"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \idx[3]_i_4_n_0\,
      I2 => \idx1__1\,
      I3 => idx,
      O => \idx[0]_i_1_n_0\
    );
\idx[1]_fret__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \en[5][1]_i_1_n_0\,
      I1 => \en[7][1]_i_1_n_0\,
      I2 => \en[4][1]_i_1_n_0\,
      I3 => \idx[1]_i_1_n_0\,
      I4 => \idx[0]_i_1_n_0\,
      I5 => \en[6][1]_i_1_n_0\,
      O => \idx[1]_fret__0_i_1_n_0\
    );
\idx[1]_fret_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \en[1][1]_i_1__3_n_0\,
      I1 => \en[3][1]_i_1__3_n_0\,
      I2 => \en[0][1]_i_1_n_0\,
      I3 => \idx[1]_i_1_n_0\,
      I4 => \idx[0]_i_1_n_0\,
      I5 => \en[2][1]_i_1__3_n_0\,
      O => \idx[1]_fret_i_1_n_0\
    );
\idx[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => idx,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \idx[1]_i_2_n_0\,
      O => \idx[1]_i_1_n_0\
    );
\idx[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \idx[3]_i_4_n_0\,
      I1 => \en[9][0]_i_3_n_0\,
      I2 => \en[10][0]_i_3_n_0\,
      I3 => \idx1__1\,
      O => \idx[1]_i_2_n_0\
    );
\idx[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04404040"
    )
        port map (
      I0 => \idx[3]_i_4_n_0\,
      I1 => \idx1__1\,
      I2 => \idx_reg_n_0_[2]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[1]\,
      O => \idx[2]_i_1_n_0\
    );
\idx[3]_fret_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \idx[1]_i_2_n_0\,
      I1 => \idx[2]_i_1_n_0\,
      I2 => \idx[3]_i_2_n_0\,
      I3 => idx,
      I4 => \idx_reg[3]_fret_n_0\,
      O => \idx[3]_fret_i_1_n_0\
    );
\idx[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(4),
      I2 => arb_state(1),
      I3 => \idx[3]_i_3_n_0\,
      O => idx
    );
\idx[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \idx[3]_i_4_n_0\,
      I1 => \idx1__1\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \idx_reg_n_0_[2]\,
      O => \idx[3]_i_2_n_0\
    );
\idx[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => arb_state(2),
      I1 => arb_state(3),
      O => \idx[3]_i_3_n_0\
    );
\idx[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \en_reg_n_0_[10][0]\,
      I1 => \en_reg_n_0_[10][1]\,
      O => \idx[3]_i_4_n_0\
    );
\idx[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAAAAA"
    )
        port map (
      I0 => needService,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[3]\,
      O => \idx1__1\
    );
\idx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \idx[0]_i_1_n_0\,
      Q => \idx_reg_n_0_[0]\,
      R => rrst
    );
\idx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_i_1_n_0\,
      Q => \idx_reg_n_0_[1]\,
      R => rrst
    );
\idx_reg[1]_fret\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_fret_i_1_n_0\,
      Q => \idx_reg[1]_fret_n_0\,
      R => rrst
    );
\idx_reg[1]_fret__0\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_fret__0_i_1_n_0\,
      Q => \idx_reg[1]_fret__0_n_0\,
      R => rrst
    );
\idx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => idx,
      D => \idx[2]_i_1_n_0\,
      Q => \idx_reg_n_0_[2]\,
      R => rrst
    );
\idx_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => idx,
      D => \idx[3]_i_2_n_0\,
      Q => \idx_reg_n_0_[3]\,
      R => rrst
    );
\idx_reg[3]_fret\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \idx[3]_fret_i_1_n_0\,
      Q => \idx_reg[3]_fret_n_0\,
      R => rrst
    );
needService_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \en_reg_n_0_[9][0]\,
      I1 => \en_reg_n_0_[10][0]\,
      I2 => \en_reg[1]_2\(1),
      I3 => \en_reg[1]_2\(0),
      I4 => needService_i_2_n_0,
      I5 => \needService_i_3__3_n_0\,
      O => needService_i_1_n_0
    );
needService_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \en_reg_n_0_[8][0]\,
      I1 => \en_reg_n_0_[3][0]\,
      I2 => \en_reg[0]_3\(0),
      I3 => \en_reg[0]_3\(1),
      I4 => \en_reg_n_0_[7][0]\,
      O => needService_i_2_n_0
    );
\needService_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \en_reg[5]_1\(0),
      I1 => \en_reg[5]_1\(1),
      I2 => \en_reg_n_0_[4][0]\,
      I3 => \en_reg_n_0_[2][0]\,
      I4 => \en_reg[6]_0\(0),
      I5 => \en_reg[6]_0\(1),
      O => \needService_i_3__3_n_0\
    );
needService_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => needService_i_1_n_0,
      Q => needService,
      R => rrst
    );
\request[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txrate_is_zero_r1,
      I1 => txrate_is_zero_r2,
      O => p_0_out(9)
    );
\request[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MSTTXRESET_r1,
      I1 => MSTTXRESET_r2,
      O => p_0_out(0)
    );
\request[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MSTTXRESET_r2,
      I1 => MSTTXRESET_r1,
      O => p_0_out(1)
    );
\request[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXPRERATECHANGE_r1,
      I1 => TXPRERATECHANGE_r2,
      O => p_0_out(2)
    );
\request[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXPRERATECHANGE_r2,
      I1 => TXPRERATECHANGE_r1,
      O => p_0_out(3)
    );
\request[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXDATAPATHRESET_r1,
      I1 => TXDATAPATHRESET_r2,
      O => p_0_out(4)
    );
\request[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXDATAPATHRESET_r2,
      I1 => TXDATAPATHRESET_r1,
      O => p_0_out(5)
    );
\request[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXLANEDESKEW_r1,
      I1 => TXLANEDESKEW_r2,
      O => p_0_out(6)
    );
\request[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txprbssel_en_r1,
      I1 => txprbssel_en_r2,
      O => p_0_out(7)
    );
\request[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txprbssel_en_r2,
      I1 => txprbssel_en_r1,
      O => p_0_out(8)
    );
\request_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(9),
      Q => \p_0_in__2\,
      R => rrst
    );
\request_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(0),
      Q => request(1),
      R => rrst
    );
\request_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(1),
      Q => request(2),
      R => rrst
    );
\request_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(2),
      Q => request(3),
      R => rrst
    );
\request_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(3),
      Q => request(4),
      R => rrst
    );
\request_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(4),
      Q => request(5),
      R => rrst
    );
\request_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(5),
      Q => request(6),
      R => rrst
    );
\request_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(6),
      Q => request(7),
      R => rrst
    );
\request_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(7),
      Q => request(8),
      R => rrst
    );
\request_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(8),
      Q => request(9),
      R => rrst
    );
\synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__108\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRBSSEL_sync(0),
      src_rst => ch0_txprbssel(0)
    );
\synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__109\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRBSSEL_sync(1),
      src_rst => ch0_txprbssel(1)
    );
\synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__110\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRBSSEL_sync(2),
      src_rst => ch0_txprbssel(2)
    );
\synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__111\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRBSSEL_sync(3),
      src_rst => ch0_txprbssel(3)
    );
\synch_vec_txrate[0].TXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__100\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(0),
      src_rst => ch0_txrate(0)
    );
\synch_vec_txrate[1].TXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__101\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(1),
      src_rst => ch0_txrate(1)
    );
\synch_vec_txrate[2].TXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__102\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(2),
      src_rst => ch0_txrate(2)
    );
\synch_vec_txrate[3].TXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__103\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(3),
      src_rst => ch0_txrate(3)
    );
\synch_vec_txrate[4].TXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__104\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(4),
      src_rst => ch0_txrate(4)
    );
\synch_vec_txrate[5].TXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__105\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(5),
      src_rst => ch0_txrate(5)
    );
\synch_vec_txrate[6].TXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__106\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(6),
      src_rst => ch0_txrate(6)
    );
\synch_vec_txrate[7].TXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__107\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(7),
      src_rst => ch0_txrate(7)
    );
\txprbs_counter[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \txprbs_counter__0\(0),
      I1 => \txprbs_counter[3]_i_3_n_0\,
      I2 => txprbs_state(1),
      O => \txprbs_counter[0]_i_1_n_0\
    );
\txprbs_counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \txprbs_counter__0\(0),
      I1 => \txprbs_counter__0\(1),
      I2 => \txprbs_counter[3]_i_3_n_0\,
      I3 => txprbs_state(1),
      O => \txprbs_counter[1]_i_1_n_0\
    );
\txprbs_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007800"
    )
        port map (
      I0 => \txprbs_counter__0\(0),
      I1 => \txprbs_counter__0\(1),
      I2 => \txprbs_counter__0\(2),
      I3 => \txprbs_counter[3]_i_3_n_0\,
      I4 => txprbs_state(1),
      O => \txprbs_counter[2]_i_1_n_0\
    );
\txprbs_counter[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => txprbs_state(0),
      I1 => txprbs_state(1),
      O => txprbs_counter
    );
\txprbs_counter[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F800000"
    )
        port map (
      I0 => \txprbs_counter__0\(1),
      I1 => \txprbs_counter__0\(0),
      I2 => \txprbs_counter__0\(2),
      I3 => \txprbs_counter_reg_n_0_[3]\,
      I4 => \txprbs_counter[3]_i_3_n_0\,
      I5 => txprbs_state(1),
      O => \txprbs_counter[3]_i_2_n_0\
    );
\txprbs_counter[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => TXPRBSSEL_r1(3),
      I1 => TXPRBSSEL_r2(3),
      I2 => \txprbs_counter[3]_i_4_n_0\,
      O => \txprbs_counter[3]_i_3_n_0\
    );
\txprbs_counter[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => TXPRBSSEL_r1(0),
      I1 => TXPRBSSEL_r2(0),
      I2 => TXPRBSSEL_r2(2),
      I3 => TXPRBSSEL_r1(2),
      I4 => TXPRBSSEL_r2(1),
      I5 => TXPRBSSEL_r1(1),
      O => \txprbs_counter[3]_i_4_n_0\
    );
\txprbs_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txprbs_counter,
      D => \txprbs_counter[0]_i_1_n_0\,
      Q => \txprbs_counter__0\(0),
      R => rrst
    );
\txprbs_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txprbs_counter,
      D => \txprbs_counter[1]_i_1_n_0\,
      Q => \txprbs_counter__0\(1),
      R => rrst
    );
\txprbs_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txprbs_counter,
      D => \txprbs_counter[2]_i_1_n_0\,
      Q => \txprbs_counter__0\(2),
      R => rrst
    );
\txprbs_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txprbs_counter,
      D => \txprbs_counter[3]_i_2_n_0\,
      Q => \txprbs_counter_reg_n_0_[3]\,
      R => rrst
    );
\txprbs_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => txprbs_state(0),
      I1 => txprbs_state(1),
      I2 => \txprbs_counter_reg_n_0_[3]\,
      O => p_0_in(0)
    );
\txprbs_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => txprbs_state(1),
      I1 => txprbs_state(0),
      I2 => \txprbs_counter_reg_n_0_[3]\,
      O => p_0_in(1)
    );
\txprbs_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => p_0_in(0),
      Q => txprbs_state(0),
      S => rrst
    );
\txprbs_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => p_0_in(1),
      Q => txprbs_state(1),
      R => rrst
    );
txprbssel_en_r10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => txprbssel_r(1),
      I1 => txprbssel_r(0),
      I2 => txprbssel_r(3),
      I3 => txprbssel_r(2),
      O => txprbssel_en_r10_n_0
    );
txprbssel_en_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => txprbssel_en_r10_n_0,
      Q => txprbssel_en_r1,
      R => rrst
    );
txprbssel_en_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => txprbssel_en_r1,
      Q => txprbssel_en_r2,
      R => rrst
    );
\txprbssel_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txprbssel_stable__0\(0),
      Q => txprbssel_r(0),
      R => rrst
    );
\txprbssel_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txprbssel_stable__0\(1),
      Q => txprbssel_r(1),
      R => rrst
    );
\txprbssel_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txprbssel_stable__0\(2),
      Q => txprbssel_r(2),
      R => rrst
    );
\txprbssel_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txprbssel_stable__0\(3),
      Q => txprbssel_r(3),
      R => rrst
    );
\txprbssel_stable[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txprbs_state(1),
      I1 => txprbs_state(0),
      O => \txprbssel_stable[3]_i_1_n_0\
    );
\txprbssel_stable_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \txprbssel_stable[3]_i_1_n_0\,
      D => TXPRBSSEL_r2(0),
      Q => \txprbssel_stable__0\(0),
      R => rrst
    );
\txprbssel_stable_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \txprbssel_stable[3]_i_1_n_0\,
      D => TXPRBSSEL_r2(1),
      Q => \txprbssel_stable__0\(1),
      R => rrst
    );
\txprbssel_stable_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \txprbssel_stable[3]_i_1_n_0\,
      D => TXPRBSSEL_r2(2),
      Q => \txprbssel_stable__0\(2),
      R => rrst
    );
\txprbssel_stable_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \txprbssel_stable[3]_i_1_n_0\,
      D => TXPRBSSEL_r2(3),
      Q => \txprbssel_stable__0\(3),
      R => rrst
    );
\txrate_counter[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => txrate_state(2),
      I1 => \txrate_counter__0\(0),
      I2 => \txrate_state[3]_i_2_n_0\,
      O => \txrate_counter[0]_i_1_n_0\
    );
\txrate_counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => txrate_state(2),
      I1 => \txrate_state[3]_i_2_n_0\,
      I2 => \txrate_counter__0\(0),
      I3 => \txrate_counter__0\(1),
      O => \txrate_counter[1]_i_1_n_0\
    );
\txrate_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222000"
    )
        port map (
      I0 => txrate_state(2),
      I1 => \txrate_state[3]_i_2_n_0\,
      I2 => \txrate_counter__0\(0),
      I3 => \txrate_counter__0\(1),
      I4 => \txrate_counter__0\(2),
      O => \txrate_counter[2]_i_1_n_0\
    );
\txrate_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0114"
    )
        port map (
      I0 => \txrate_state_reg_n_0_[3]\,
      I1 => txrate_state(1),
      I2 => txrate_state(2),
      I3 => txrate_state(0),
      O => txrate_counter
    );
\txrate_counter[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222220000000"
    )
        port map (
      I0 => txrate_state(2),
      I1 => \txrate_state[3]_i_2_n_0\,
      I2 => \txrate_counter__0\(1),
      I3 => \txrate_counter__0\(0),
      I4 => \txrate_counter__0\(2),
      I5 => \txrate_counter_reg_n_0_[3]\,
      O => \txrate_counter[3]_i_2_n_0\
    );
\txrate_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txrate_counter,
      D => \txrate_counter[0]_i_1_n_0\,
      Q => \txrate_counter__0\(0),
      R => rrst
    );
\txrate_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txrate_counter,
      D => \txrate_counter[1]_i_1_n_0\,
      Q => \txrate_counter__0\(1),
      R => rrst
    );
\txrate_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txrate_counter,
      D => \txrate_counter[2]_i_1_n_0\,
      Q => \txrate_counter__0\(2),
      R => rrst
    );
\txrate_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txrate_counter,
      D => \txrate_counter[3]_i_2_n_0\,
      Q => \txrate_counter_reg_n_0_[3]\,
      R => rrst
    );
txrate_is_zero_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0010"
    )
        port map (
      I0 => txrate_state(2),
      I1 => txrate_state(0),
      I2 => \txrate_state_reg_n_0_[3]\,
      I3 => txrate_state(1),
      I4 => \txrate_is_zero__0\,
      O => txrate_is_zero_i_1_n_0
    );
txrate_is_zero_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txrate_is_zero__0\,
      Q => txrate_is_zero_r1,
      R => rrst
    );
txrate_is_zero_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => txrate_is_zero_r1,
      Q => txrate_is_zero_r2,
      R => rrst
    );
txrate_is_zero_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => txrate_is_zero_i_1_n_0,
      Q => \txrate_is_zero__0\,
      R => rrst
    );
\txrate_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFEBEB"
    )
        port map (
      I0 => \txrate_state_reg_n_0_[3]\,
      I1 => txrate_state(1),
      I2 => txrate_state(2),
      I3 => \txrate_state[1]_i_2_n_0\,
      I4 => txrate_state(0),
      O => \p_0_in__0\(0)
    );
\txrate_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000303088"
    )
        port map (
      I0 => \txrate_state[1]_i_2_n_0\,
      I1 => txrate_state(0),
      I2 => \txrate_state[3]_i_2_n_0\,
      I3 => txrate_state(2),
      I4 => txrate_state(1),
      I5 => \txrate_state_reg_n_0_[3]\,
      O => \p_0_in__0\(1)
    );
\txrate_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => TXRATE_r1(7),
      I1 => TXRATE_r2(7),
      I2 => TXRATE_r1(6),
      I3 => TXRATE_r2(6),
      I4 => \txrate_state[1]_i_3_n_0\,
      I5 => \txrate_state[1]_i_4_n_0\,
      O => \txrate_state[1]_i_2_n_0\
    );
\txrate_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => TXRATE_r2(3),
      I1 => TXRATE_r1(3),
      I2 => TXRATE_r1(5),
      I3 => TXRATE_r2(5),
      I4 => TXRATE_r1(4),
      I5 => TXRATE_r2(4),
      O => \txrate_state[1]_i_3_n_0\
    );
\txrate_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => TXRATE_r2(0),
      I1 => TXRATE_r1(0),
      I2 => TXRATE_r1(2),
      I3 => TXRATE_r2(2),
      I4 => TXRATE_r1(1),
      I5 => TXRATE_r2(1),
      O => \txrate_state[1]_i_4_n_0\
    );
\txrate_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000510"
    )
        port map (
      I0 => \txrate_state[3]_i_2_n_0\,
      I1 => \txrate_counter_reg_n_0_[3]\,
      I2 => txrate_state(2),
      I3 => txrate_state(1),
      I4 => txrate_state(0),
      I5 => \txrate_state_reg_n_0_[3]\,
      O => \txrate_state[2]_i_1_n_0\
    );
\txrate_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => txrate_state(1),
      I1 => \txrate_state[3]_i_2_n_0\,
      I2 => \txrate_counter_reg_n_0_[3]\,
      I3 => txrate_state(2),
      I4 => \txrate_state_reg_n_0_[3]\,
      I5 => txrate_state(0),
      O => \p_0_in__0\(3)
    );
\txrate_state[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => TXRATE_r2(0),
      I1 => TXRATE_r2(1),
      I2 => TXRATE_r2(2),
      I3 => TXRATE_r2(3),
      I4 => \txrate_state[3]_i_3_n_0\,
      O => \txrate_state[3]_i_2_n_0\
    );
\txrate_state[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => TXRATE_r2(6),
      I1 => TXRATE_r2(7),
      I2 => TXRATE_r2(5),
      I3 => TXRATE_r2(4),
      O => \txrate_state[3]_i_3_n_0\
    );
\txrate_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => txrate_state(0),
      S => rrst
    );
\txrate_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => txrate_state(1),
      R => rrst
    );
\txrate_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \txrate_state[2]_i_1_n_0\,
      Q => txrate_state(2),
      R => rrst
    );
\txrate_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \txrate_state_reg_n_0_[3]\,
      R => rrst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_tx_function__xdcDup__2\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 );
    GPI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    apb3clk : in STD_LOGIC;
    \^gpi\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rrst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_tx_function__xdcDup__2\ : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_tx_function";
end \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_tx_function__xdcDup__2\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_tx_function__xdcDup__2\ is
  signal \Command[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \Command[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \Command[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \Command[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \Command[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \^gpi_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal MSTTXRESET_r1 : STD_LOGIC;
  signal MSTTXRESET_r2 : STD_LOGIC;
  signal MSTTXRESET_sync : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TXDATAPATHRESET_r1 : STD_LOGIC;
  signal TXDATAPATHRESET_r2 : STD_LOGIC;
  signal TXDATAPATHRESET_sync : STD_LOGIC;
  signal TXLANEDESKEW_r1 : STD_LOGIC;
  signal TXLANEDESKEW_r2 : STD_LOGIC;
  signal TXLANEDESKEW_sync : STD_LOGIC;
  signal TXPRBSSEL_r1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TXPRBSSEL_r2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TXPRBSSEL_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TXPRERATECHANGE_r1 : STD_LOGIC;
  signal TXPRERATECHANGE_r2 : STD_LOGIC;
  signal TXPRERATECHANGE_sync : STD_LOGIC;
  signal TXRATE_r1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TXRATE_r2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TXRATE_sync : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal arb_state : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \arb_state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_7__0_n_0\ : STD_LOGIC;
  signal \arb_state[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \arb_state_inferred__3/i__n_0\ : STD_LOGIC;
  signal counter : STD_LOGIC;
  signal \counter[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \en[0][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[0][0]_i_2__4_n_0\ : STD_LOGIC;
  signal \en[0][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[10][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[10][0]_i_3__0_n_0\ : STD_LOGIC;
  signal \en[10][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[10][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \en[1][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[1][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \en[1][1]_i_1__4_n_0\ : STD_LOGIC;
  signal \en[1][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \en[2][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[2][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \en[2][1]_i_1__4_n_0\ : STD_LOGIC;
  signal \en[2][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \en[3][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[3][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \en[3][0]_i_3__0_n_0\ : STD_LOGIC;
  signal \en[3][1]_i_1__4_n_0\ : STD_LOGIC;
  signal \en[4][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[4][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \en[4][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[4][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \en[5][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[5][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \en[5][0]_i_3__0_n_0\ : STD_LOGIC;
  signal \en[5][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[5][1]_i_2__4_n_0\ : STD_LOGIC;
  signal \en[6][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[6][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \en[6][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[6][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \en[7][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[7][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \en[7][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[7][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \en[8][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[8][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \en[8][0]_i_3__0_n_0\ : STD_LOGIC;
  signal \en[8][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[8][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \en[9][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[9][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \en[9][0]_i_3__0_n_0\ : STD_LOGIC;
  signal \en[9][1]_fret_i_1__0_n_0\ : STD_LOGIC;
  signal \en[9][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[9][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \en__3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[0]_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[1]_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[5]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[6]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[9][1]_fret_n_0\ : STD_LOGIC;
  signal \en_reg_n_0_[10][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[10][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[7][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[7][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[8][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[8][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[9][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[9][1]\ : STD_LOGIC;
  signal gpi_5 : STD_LOGIC;
  signal \gpi_i_1__0_n_0\ : STD_LOGIC;
  signal \^gpo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gpoFromGTsync_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of gpoFromGTsync_r : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of gpoFromGTsync_r : signal is "true";
  signal gpoFromGTsync_r1 : STD_LOGIC;
  signal gpoFromGTsync_r1_reg_fret_n_0 : STD_LOGIC;
  signal gpo_4 : STD_LOGIC;
  signal idx : STD_LOGIC;
  signal \idx1__1\ : STD_LOGIC;
  signal \idx[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \idx[1]_fret__0_i_1__0_n_0\ : STD_LOGIC;
  signal \idx[1]_fret_i_1__0_n_0\ : STD_LOGIC;
  signal \idx[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \idx[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \idx[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \idx[3]_fret_i_1__0_n_0\ : STD_LOGIC;
  signal \idx[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \idx[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \idx[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \idx_reg[1]_fret__0_n_0\ : STD_LOGIC;
  signal \idx_reg[1]_fret_n_0\ : STD_LOGIC;
  signal \idx_reg[3]_fret_n_0\ : STD_LOGIC;
  signal \idx_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_reg_n_0_[3]\ : STD_LOGIC;
  signal needService : STD_LOGIC;
  signal \needService_i_1__0_n_0\ : STD_LOGIC;
  signal \needService_i_2__0_n_0\ : STD_LOGIC;
  signal \needService_i_3__4_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_1_in__0\ : STD_LOGIC;
  signal \p_20_out__0\ : STD_LOGIC;
  signal request : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal txprbs_counter : STD_LOGIC;
  signal \txprbs_counter[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \txprbs_counter[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \txprbs_counter[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \txprbs_counter[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \txprbs_counter[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \txprbs_counter[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \txprbs_counter__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \txprbs_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal txprbs_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txprbssel_en_r1 : STD_LOGIC;
  signal txprbssel_en_r10_n_0 : STD_LOGIC;
  signal txprbssel_en_r2 : STD_LOGIC;
  signal txprbssel_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \txprbssel_stable[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \txprbssel_stable__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txrate_counter : STD_LOGIC;
  signal \txrate_counter[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \txrate_counter[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \txrate_counter[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \txrate_counter[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \txrate_counter__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \txrate_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \txrate_is_zero__0\ : STD_LOGIC;
  signal \txrate_is_zero_i_1__0_n_0\ : STD_LOGIC;
  signal txrate_is_zero_r1 : STD_LOGIC;
  signal txrate_is_zero_r2 : STD_LOGIC;
  signal txrate_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \txrate_state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \txrate_state[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \txrate_state[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \txrate_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \txrate_state[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \txrate_state[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \txrate_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Command[0]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \Command[1]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \Command[2]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \Command[3]_i_2__0\ : label is "soft_lutpair92";
  attribute DEF_VAL : string;
  attribute DEF_VAL of MSTTXRESET_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of MSTTXRESET_xpm_internal_sync : label is 3;
  attribute INIT : string;
  attribute INIT of MSTTXRESET_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of MSTTXRESET_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of MSTTXRESET_xpm_internal_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of MSTTXRESET_xpm_internal_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of MSTTXRESET_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of MSTTXRESET_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of TXDATAPATHRESET_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF of TXDATAPATHRESET_xpm_internal_sync : label is 3;
  attribute INIT of TXDATAPATHRESET_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF of TXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of TXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute VERSION of TXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute XPM_CDC of TXDATAPATHRESET_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of TXDATAPATHRESET_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of TXLANEDESKEW_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF of TXLANEDESKEW_xpm_internal_sync : label is 3;
  attribute INIT of TXLANEDESKEW_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF of TXLANEDESKEW_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of TXLANEDESKEW_xpm_internal_sync : label is 0;
  attribute VERSION of TXLANEDESKEW_xpm_internal_sync : label is 0;
  attribute XPM_CDC of TXLANEDESKEW_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of TXLANEDESKEW_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of TXPRERATECHANGE_xpm_internal_sync : label is "1'b0";
  attribute DEST_SYNC_FF of TXPRERATECHANGE_xpm_internal_sync : label is 3;
  attribute INIT of TXPRERATECHANGE_xpm_internal_sync : label is "0";
  attribute INIT_SYNC_FF of TXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of TXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute VERSION of TXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute XPM_CDC of TXPRERATECHANGE_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of TXPRERATECHANGE_xpm_internal_sync : label is "TRUE";
  attribute SOFT_HLUTNM of \arb_state[1]_i_2__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \arb_state[1]_i_7__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \arb_state[3]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \arb_state[4]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \arb_state_inferred__3/i_\ : label is "soft_lutpair83";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \arb_state_reg[0]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[1]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[2]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[3]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[4]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute SOFT_HLUTNM of \counter[1]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \counter[2]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \counter[3]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \counter[5]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \counter[6]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \counter[7]_i_2__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \counter[7]_i_3__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \en[0][0]_i_2__4\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \en[10][0]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \en[10][0]_i_2__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \en[10][0]_i_3__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \en[1][0]_i_2__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \en[2][0]_i_2__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \en[3][0]_i_3__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \en[4][0]_i_2__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \en[5][0]_i_2__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \en[5][0]_i_3__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \en[6][0]_i_2__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \en[8][0]_i_2__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \en[8][0]_i_3__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \en[9][0]_i_2__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \en[9][0]_i_3__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \gpi_i_2__0\ : label is "soft_lutpair83";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gpoFromGTsync_r_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[3]\ : label is "NO";
  attribute SOFT_HLUTNM of \idx[0]_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \idx[1]_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \idx[2]_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \idx[3]_fret_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \idx[3]_i_3__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \idx[3]_i_5__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \request[1]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \request[2]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \request[3]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \request[4]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \request[5]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \request[6]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \request[8]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \request[9]_i_1\ : label is "soft_lutpair96";
  attribute DEF_VAL of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute SOFT_HLUTNM of \txprbs_counter[1]_i_1__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \txprbs_counter[2]_i_1__0\ : label is "soft_lutpair80";
  attribute FSM_ENCODED_STATES of \txprbs_state_reg[0]\ : label is "TXPRBS_START:01,TXPRBS_STATE1:10";
  attribute FSM_ENCODED_STATES of \txprbs_state_reg[1]\ : label is "TXPRBS_START:01,TXPRBS_STATE1:10";
  attribute SOFT_HLUTNM of \txrate_counter[1]_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \txrate_counter[2]_i_1__0\ : label is "soft_lutpair79";
  attribute FSM_ENCODED_STATES of \txrate_state_reg[0]\ : label is "TXRATE_START:00001,TXRATE_STATE1:00010,TXRATE_STATE2:00100,TXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \txrate_state_reg[1]\ : label is "TXRATE_START:00001,TXRATE_STATE1:00010,TXRATE_STATE2:00100,TXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \txrate_state_reg[2]\ : label is "TXRATE_START:00001,TXRATE_STATE1:00010,TXRATE_STATE2:00100,TXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \txrate_state_reg[3]\ : label is "TXRATE_START:00001,TXRATE_STATE1:00010,TXRATE_STATE2:00100,TXRATE_STATE3:01000";
begin
  GPI(0) <= \^gpi_1\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  gpo(0) <= \^gpo\(0);
  \out\(2 downto 0) <= gpoFromGTsync_r(2 downto 0);
\Command[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arb_state[1]_i_2__0_n_0\,
      I1 => \idx_reg_n_0_[0]\,
      O => \Command[0]_i_1__0_n_0\
    );
\Command[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arb_state[1]_i_2__0_n_0\,
      I1 => \idx_reg_n_0_[1]\,
      O => \Command[1]_i_1__0_n_0\
    );
\Command[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arb_state[1]_i_2__0_n_0\,
      I1 => \idx_reg_n_0_[2]\,
      O => \Command[2]_i_1__0_n_0\
    );
\Command[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(1),
      I2 => arb_state(4),
      I3 => \idx[3]_i_3__0_n_0\,
      O => \Command[3]_i_1__0_n_0\
    );
\Command[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arb_state[1]_i_2__0_n_0\,
      I1 => \idx_reg_n_0_[3]\,
      O => \Command[3]_i_2__0_n_0\
    );
\Command_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[3]_i_1__0_n_0\,
      D => \Command[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => rrst
    );
\Command_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[3]_i_1__0_n_0\,
      D => \Command[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => rrst
    );
\Command_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[3]_i_1__0_n_0\,
      D => \Command[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => rrst
    );
\Command_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[3]_i_1__0_n_0\,
      D => \Command[3]_i_2__0_n_0\,
      Q => \^q\(3),
      R => rrst
    );
MSTTXRESET_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => MSTTXRESET_sync,
      Q => MSTTXRESET_r1,
      R => rrst
    );
MSTTXRESET_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => MSTTXRESET_r1,
      Q => MSTTXRESET_r2,
      R => rrst
    );
MSTTXRESET_xpm_internal_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__127\
     port map (
      dest_clk => apb3clk,
      dest_rst => MSTTXRESET_sync,
      src_rst => '0'
    );
TXDATAPATHRESET_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXDATAPATHRESET_sync,
      Q => TXDATAPATHRESET_r1,
      R => rrst
    );
TXDATAPATHRESET_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXDATAPATHRESET_r1,
      Q => TXDATAPATHRESET_r2,
      R => rrst
    );
TXDATAPATHRESET_xpm_internal_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__128\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXDATAPATHRESET_sync,
      src_rst => '0'
    );
TXLANEDESKEW_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXLANEDESKEW_sync,
      Q => TXLANEDESKEW_r1,
      R => rrst
    );
TXLANEDESKEW_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXLANEDESKEW_r1,
      Q => TXLANEDESKEW_r2,
      R => rrst
    );
TXLANEDESKEW_xpm_internal_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__129\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXLANEDESKEW_sync,
      src_rst => '0'
    );
\TXPRBSSEL_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_sync(0),
      Q => TXPRBSSEL_r1(0),
      R => rrst
    );
\TXPRBSSEL_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_sync(1),
      Q => TXPRBSSEL_r1(1),
      R => rrst
    );
\TXPRBSSEL_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_sync(2),
      Q => TXPRBSSEL_r1(2),
      R => rrst
    );
\TXPRBSSEL_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_sync(3),
      Q => TXPRBSSEL_r1(3),
      R => rrst
    );
\TXPRBSSEL_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_r1(0),
      Q => TXPRBSSEL_r2(0),
      R => rrst
    );
\TXPRBSSEL_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_r1(1),
      Q => TXPRBSSEL_r2(1),
      R => rrst
    );
\TXPRBSSEL_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_r1(2),
      Q => TXPRBSSEL_r2(2),
      R => rrst
    );
\TXPRBSSEL_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_r1(3),
      Q => TXPRBSSEL_r2(3),
      R => rrst
    );
TXPRERATECHANGE_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRERATECHANGE_sync,
      Q => TXPRERATECHANGE_r1,
      R => rrst
    );
TXPRERATECHANGE_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRERATECHANGE_r1,
      Q => TXPRERATECHANGE_r2,
      R => rrst
    );
TXPRERATECHANGE_xpm_internal_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__19\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRERATECHANGE_sync,
      src_rst => \^gpi\(0)
    );
\TXRATE_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(0),
      Q => TXRATE_r1(0),
      R => rrst
    );
\TXRATE_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(1),
      Q => TXRATE_r1(1),
      R => rrst
    );
\TXRATE_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(2),
      Q => TXRATE_r1(2),
      R => rrst
    );
\TXRATE_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(3),
      Q => TXRATE_r1(3),
      R => rrst
    );
\TXRATE_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(4),
      Q => TXRATE_r1(4),
      R => rrst
    );
\TXRATE_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(5),
      Q => TXRATE_r1(5),
      R => rrst
    );
\TXRATE_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(6),
      Q => TXRATE_r1(6),
      R => rrst
    );
\TXRATE_r1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(7),
      Q => TXRATE_r1(7),
      R => rrst
    );
\TXRATE_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(0),
      Q => TXRATE_r2(0),
      R => rrst
    );
\TXRATE_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(1),
      Q => TXRATE_r2(1),
      R => rrst
    );
\TXRATE_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(2),
      Q => TXRATE_r2(2),
      R => rrst
    );
\TXRATE_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(3),
      Q => TXRATE_r2(3),
      R => rrst
    );
\TXRATE_r2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(4),
      Q => TXRATE_r2(4),
      R => rrst
    );
\TXRATE_r2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(5),
      Q => TXRATE_r2(5),
      R => rrst
    );
\TXRATE_r2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(6),
      Q => TXRATE_r2(6),
      R => rrst
    );
\TXRATE_r2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(7),
      Q => TXRATE_r2(7),
      R => rrst
    );
\arb_state[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => arb_state(4),
      I1 => \arb_state_inferred__3/i__n_0\,
      O => \p_0_in__1\(0)
    );
\arb_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2002200"
    )
        port map (
      I0 => arb_state(1),
      I1 => gpoFromGTsync_r(3),
      I2 => \arb_state[1]_i_2__0_n_0\,
      I3 => \arb_state_inferred__3/i__n_0\,
      I4 => arb_state(0),
      O => \p_0_in__1\(1)
    );
\arb_state[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \en__3\(1),
      I1 => \en__3\(0),
      O => \arb_state[1]_i_2__0_n_0\
    );
\arb_state[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFA0AFC0CFA0A"
    )
        port map (
      I0 => \idx_reg[1]_fret_n_0\,
      I1 => \idx_reg[1]_fret__0_n_0\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \en_reg[9][1]_fret_n_0\,
      I4 => \idx_reg[3]_fret_n_0\,
      I5 => \en_reg_n_0_[10][1]\,
      O => \en__3\(1)
    );
\arb_state[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFA0AFC0CFA0A"
    )
        port map (
      I0 => \arb_state[1]_i_5__0_n_0\,
      I1 => \arb_state[1]_i_6__0_n_0\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \arb_state[1]_i_7__0_n_0\,
      I4 => \idx_reg[3]_fret_n_0\,
      I5 => \en_reg_n_0_[10][0]\,
      O => \en__3\(0)
    );
\arb_state[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \en_reg[1]_2\(0),
      I1 => \en_reg_n_0_[3][0]\,
      I2 => \en_reg[0]_3\(0),
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[0]\,
      I5 => \en_reg_n_0_[2][0]\,
      O => \arb_state[1]_i_5__0_n_0\
    );
\arb_state[1]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \en_reg[5]_1\(0),
      I1 => \en_reg_n_0_[7][0]\,
      I2 => \en_reg_n_0_[4][0]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[0]\,
      I5 => \en_reg[6]_0\(0),
      O => \arb_state[1]_i_6__0_n_0\
    );
\arb_state[1]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2230"
    )
        port map (
      I0 => \en_reg_n_0_[9][0]\,
      I1 => \idx_reg[3]_fret_n_0\,
      I2 => \en_reg_n_0_[8][0]\,
      I3 => \idx_reg_n_0_[0]\,
      O => \arb_state[1]_i_7__0_n_0\
    );
\arb_state[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => gpoFromGTsync_r(3),
      I1 => \arb_state_inferred__3/i__n_0\,
      I2 => arb_state(2),
      I3 => arb_state(1),
      O => \p_0_in__1\(2)
    );
\arb_state[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \arb_state_inferred__3/i__n_0\,
      I1 => arb_state(3),
      I2 => \counter_reg_n_0_[7]\,
      I3 => \arb_state[3]_i_2__0_n_0\,
      O => \p_0_in__1\(3)
    );
\arb_state[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => gpoFromGTsync_r(3),
      I1 => arb_state(2),
      I2 => \arb_state[1]_i_2__0_n_0\,
      I3 => arb_state(0),
      O => \arb_state[3]_i_2__0_n_0\
    );
\arb_state[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter_reg_n_0_[7]\,
      I1 => arb_state(3),
      I2 => \arb_state_inferred__3/i__n_0\,
      O => \p_0_in__1\(4)
    );
\arb_state_inferred__3/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(1),
      I2 => arb_state(2),
      I3 => arb_state(3),
      I4 => arb_state(4),
      O => \arb_state_inferred__3/i__n_0\
    );
\arb_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(0),
      Q => arb_state(0),
      S => rrst
    );
\arb_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(1),
      Q => arb_state(1),
      R => rrst
    );
\arb_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(2),
      Q => arb_state(2),
      R => rrst
    );
\arb_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(3),
      Q => arb_state(3),
      R => rrst
    );
\arb_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(4),
      Q => arb_state(4),
      R => rrst
    );
\counter[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[0]\,
      O => \counter[0]_i_1__0_n_0\
    );
\counter[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[0]\,
      I2 => \counter_reg_n_0_[1]\,
      O => \counter[1]_i_1__0_n_0\
    );
\counter[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => \counter_reg_n_0_[0]\,
      I2 => arb_state(3),
      I3 => \counter_reg_n_0_[2]\,
      O => \counter[2]_i_1__0_n_0\
    );
\counter[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \counter_reg_n_0_[0]\,
      I2 => \counter_reg_n_0_[1]\,
      I3 => arb_state(3),
      I4 => \counter_reg_n_0_[3]\,
      O => \counter[3]_i_1__0_n_0\
    );
\counter[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[1]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[2]\,
      I4 => arb_state(3),
      I5 => \counter_reg_n_0_[4]\,
      O => \counter[4]_i_1__0_n_0\
    );
\counter[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \counter[7]_i_3__0_n_0\,
      I1 => arb_state(3),
      I2 => \counter_reg_n_0_[5]\,
      O => \counter[5]_i_1__0_n_0\
    );
\counter[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter[7]_i_3__0_n_0\,
      I2 => arb_state(3),
      I3 => \counter_reg_n_0_[6]\,
      O => \counter[6]_i_1__0_n_0\
    );
\counter[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010110"
    )
        port map (
      I0 => arb_state(1),
      I1 => arb_state(4),
      I2 => arb_state(0),
      I3 => arb_state(2),
      I4 => arb_state(3),
      O => counter
    );
\counter[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter[7]_i_3__0_n_0\,
      I2 => \counter_reg_n_0_[6]\,
      I3 => arb_state(3),
      I4 => \counter_reg_n_0_[7]\,
      O => \counter[7]_i_2__0_n_0\
    );
\counter[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[3]\,
      O => \counter[7]_i_3__0_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[0]_i_1__0_n_0\,
      Q => \counter_reg_n_0_[0]\,
      R => rrst
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[1]_i_1__0_n_0\,
      Q => \counter_reg_n_0_[1]\,
      R => rrst
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[2]_i_1__0_n_0\,
      Q => \counter_reg_n_0_[2]\,
      R => rrst
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[3]_i_1__0_n_0\,
      Q => \counter_reg_n_0_[3]\,
      R => rrst
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[4]_i_1__0_n_0\,
      Q => \counter_reg_n_0_[4]\,
      R => rrst
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[5]_i_1__0_n_0\,
      Q => \counter_reg_n_0_[5]\,
      R => rrst
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[6]_i_1__0_n_0\,
      Q => \counter_reg_n_0_[6]\,
      R => rrst
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[7]_i_2__0_n_0\,
      Q => \counter_reg_n_0_[7]\,
      R => rrst
    );
\en[0][0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \en[8][0]_i_3__0_n_0\,
      I1 => \en[3][0]_i_3__0_n_0\,
      O => \en[0][0]_i_1__0_n_0\
    );
\en[0][0]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => gpoFromGTsync_r1_reg_fret_n_0,
      I3 => \idx_reg_n_0_[3]\,
      O => \en[0][0]_i_2__4_n_0\
    );
\en[0][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \en[8][0]_i_3__0_n_0\,
      I1 => \en[3][0]_i_3__0_n_0\,
      I2 => \en_reg[0]_3\(1),
      O => \en[0][1]_i_1__0_n_0\
    );
\en[10][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \en[10][0]_i_3__0_n_0\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => gpoFromGTsync_r1_reg_fret_n_0,
      O => \en[10][0]_i_1__0_n_0\
    );
\en[10][0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \en__3\(0),
      I1 => \en__3\(1),
      O => \p_1_in__0\
    );
\en[10][0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \idx_reg_n_0_[1]\,
      O => \en[10][0]_i_3__0_n_0\
    );
\en[10][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000080"
    )
        port map (
      I0 => gpoFromGTsync_r1_reg_fret_n_0,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => \p_0_in__2\,
      O => \en[10][1]_i_1__0_n_0\
    );
\en[10][1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF00000000"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => gpoFromGTsync_r1_reg_fret_n_0,
      I5 => \idx[3]_i_4__0_n_0\,
      O => \en[10][1]_i_2__0_n_0\
    );
\en[1][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \en[9][0]_i_3__0_n_0\,
      I1 => \en[3][0]_i_3__0_n_0\,
      I2 => request(1),
      O => \en[1][0]_i_1__0_n_0\
    );
\en[1][0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => gpoFromGTsync_r1_reg_fret_n_0,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \en[9][0]_i_3__0_n_0\,
      O => \en[1][0]_i_2__0_n_0\
    );
\en[1][1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF10E00"
    )
        port map (
      I0 => \en[9][0]_i_3__0_n_0\,
      I1 => \en[3][0]_i_3__0_n_0\,
      I2 => request(1),
      I3 => \en_reg[1]_2\(1),
      I4 => \en[1][1]_i_2__0_n_0\,
      O => \en[1][1]_i_1__4_n_0\
    );
\en[1][1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \en[9][0]_i_3__0_n_0\,
      I3 => gpoFromGTsync_r1_reg_fret_n_0,
      I4 => \en_reg[1]_2\(0),
      I5 => \en_reg[1]_2\(1),
      O => \en[1][1]_i_2__0_n_0\
    );
\en[2][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \en[10][0]_i_3__0_n_0\,
      I1 => \en[3][0]_i_3__0_n_0\,
      I2 => request(2),
      O => \en[2][0]_i_1__0_n_0\
    );
\en[2][0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => gpoFromGTsync_r1_reg_fret_n_0,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \en[10][0]_i_3__0_n_0\,
      O => \en[2][0]_i_2__0_n_0\
    );
\en[2][1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF10E00"
    )
        port map (
      I0 => \en[10][0]_i_3__0_n_0\,
      I1 => \en[3][0]_i_3__0_n_0\,
      I2 => request(2),
      I3 => \en_reg_n_0_[2][1]\,
      I4 => \en[2][1]_i_2__0_n_0\,
      O => \en[2][1]_i_1__4_n_0\
    );
\en[2][1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \en[10][0]_i_3__0_n_0\,
      I3 => gpoFromGTsync_r1_reg_fret_n_0,
      I4 => \en_reg_n_0_[2][0]\,
      I5 => \en_reg_n_0_[2][1]\,
      O => \en[2][1]_i_2__0_n_0\
    );
\en[3][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => request(3),
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \en[3][0]_i_3__0_n_0\,
      O => \en[3][0]_i_1__0_n_0\
    );
\en[3][0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => gpoFromGTsync_r1_reg_fret_n_0,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \idx_reg_n_0_[0]\,
      O => \en[3][0]_i_2__0_n_0\
    );
\en[3][0]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => gpoFromGTsync_r1_reg_fret_n_0,
      O => \en[3][0]_i_3__0_n_0\
    );
\en[3][1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F700F700F700"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \en[3][0]_i_3__0_n_0\,
      I3 => \en_reg_n_0_[3][1]\,
      I4 => \en_reg_n_0_[3][0]\,
      I5 => request(3),
      O => \en[3][1]_i_1__4_n_0\
    );
\en[4][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => \en[8][0]_i_3__0_n_0\,
      I1 => gpoFromGTsync_r1_reg_fret_n_0,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => request(4),
      O => \en[4][0]_i_1__0_n_0\
    );
\en[4][0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => gpoFromGTsync_r1_reg_fret_n_0,
      I3 => \p_1_in__0\,
      I4 => \en[8][0]_i_3__0_n_0\,
      O => \en[4][0]_i_2__0_n_0\
    );
\en[4][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[4][0]_i_1__0_n_0\,
      I1 => \en_reg_n_0_[4][1]\,
      I2 => \en[4][1]_i_2__0_n_0\,
      O => \en[4][1]_i_1__0_n_0\
    );
\en[4][1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \en[8][0]_i_3__0_n_0\,
      I3 => gpoFromGTsync_r1_reg_fret_n_0,
      I4 => \en_reg_n_0_[4][0]\,
      I5 => \en_reg_n_0_[4][1]\,
      O => \en[4][1]_i_2__0_n_0\
    );
\en[5][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => gpoFromGTsync_r1_reg_fret_n_0,
      I2 => \en[5][0]_i_3__0_n_0\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => request(5),
      O => \en[5][0]_i_1__0_n_0\
    );
\en[5][0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => gpoFromGTsync_r1_reg_fret_n_0,
      I3 => \p_1_in__0\,
      I4 => \en[9][0]_i_3__0_n_0\,
      O => \en[5][0]_i_2__0_n_0\
    );
\en[5][0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      O => \en[5][0]_i_3__0_n_0\
    );
\en[5][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[5][0]_i_1__0_n_0\,
      I1 => \en_reg[5]_1\(1),
      I2 => \en[5][1]_i_2__4_n_0\,
      O => \en[5][1]_i_1__0_n_0\
    );
\en[5][1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE0EEEEEEEE"
    )
        port map (
      I0 => \en_reg[5]_1\(0),
      I1 => \en_reg[5]_1\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \en[5][0]_i_3__0_n_0\,
      I5 => gpoFromGTsync_r1_reg_fret_n_0,
      O => \en[5][1]_i_2__4_n_0\
    );
\en[6][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => \en[10][0]_i_3__0_n_0\,
      I1 => gpoFromGTsync_r1_reg_fret_n_0,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => request(6),
      O => \en[6][0]_i_1__0_n_0\
    );
\en[6][0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => gpoFromGTsync_r1_reg_fret_n_0,
      I3 => \p_1_in__0\,
      I4 => \en[10][0]_i_3__0_n_0\,
      O => \en[6][0]_i_2__0_n_0\
    );
\en[6][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[6][0]_i_1__0_n_0\,
      I1 => \en_reg[6]_0\(1),
      I2 => \en[6][1]_i_2__0_n_0\,
      O => \en[6][1]_i_1__0_n_0\
    );
\en[6][1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \en[10][0]_i_3__0_n_0\,
      I3 => gpoFromGTsync_r1_reg_fret_n_0,
      I4 => \en_reg[6]_0\(0),
      I5 => \en_reg[6]_0\(1),
      O => \en[6][1]_i_2__0_n_0\
    );
\en[7][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => gpoFromGTsync_r1_reg_fret_n_0,
      I5 => request(7),
      O => \en[7][0]_i_1__0_n_0\
    );
\en[7][0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[0]\,
      I5 => gpoFromGTsync_r1_reg_fret_n_0,
      O => \en[7][0]_i_2__0_n_0\
    );
\en[7][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[7][0]_i_1__0_n_0\,
      I1 => \en_reg_n_0_[7][1]\,
      I2 => \en[7][1]_i_2__0_n_0\,
      O => \en[7][1]_i_1__0_n_0\
    );
\en[7][1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \en[5][0]_i_3__0_n_0\,
      I3 => gpoFromGTsync_r1_reg_fret_n_0,
      I4 => \en_reg_n_0_[7][0]\,
      I5 => \en_reg_n_0_[7][1]\,
      O => \en[7][1]_i_2__0_n_0\
    );
\en[8][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000008"
    )
        port map (
      I0 => gpoFromGTsync_r1_reg_fret_n_0,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => request(8),
      O => \en[8][0]_i_1__0_n_0\
    );
\en[8][0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => gpoFromGTsync_r1_reg_fret_n_0,
      I4 => \en[8][0]_i_3__0_n_0\,
      O => \en[8][0]_i_2__0_n_0\
    );
\en[8][0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \idx_reg_n_0_[1]\,
      O => \en[8][0]_i_3__0_n_0\
    );
\en[8][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[8][0]_i_1__0_n_0\,
      I1 => \en_reg_n_0_[8][1]\,
      I2 => \en[8][1]_i_2__0_n_0\,
      O => \en[8][1]_i_1__0_n_0\
    );
\en[8][1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \en[8][0]_i_3__0_n_0\,
      I3 => gpoFromGTsync_r1_reg_fret_n_0,
      I4 => \en_reg_n_0_[8][0]\,
      I5 => \en_reg_n_0_[8][1]\,
      O => \en[8][1]_i_2__0_n_0\
    );
\en[9][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => gpoFromGTsync_r1_reg_fret_n_0,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \en[9][0]_i_3__0_n_0\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => request(9),
      O => \en[9][0]_i_1__0_n_0\
    );
\en[9][0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \en[9][0]_i_3__0_n_0\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => gpoFromGTsync_r1_reg_fret_n_0,
      O => \en[9][0]_i_2__0_n_0\
    );
\en[9][0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[0]\,
      O => \en[9][0]_i_3__0_n_0\
    );
\en[9][1]_fret_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E400E400FF0000"
    )
        port map (
      I0 => \en[9][0]_i_1__0_n_0\,
      I1 => \en_reg_n_0_[9][1]\,
      I2 => \en[9][1]_i_2__0_n_0\,
      I3 => \idx[3]_fret_i_1__0_n_0\,
      I4 => \en[8][1]_i_1__0_n_0\,
      I5 => \idx[0]_i_1__0_n_0\,
      O => \en[9][1]_fret_i_1__0_n_0\
    );
\en[9][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[9][0]_i_1__0_n_0\,
      I1 => \en_reg_n_0_[9][1]\,
      I2 => \en[9][1]_i_2__0_n_0\,
      O => \en[9][1]_i_1__0_n_0\
    );
\en[9][1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \en[9][0]_i_3__0_n_0\,
      I3 => gpoFromGTsync_r1_reg_fret_n_0,
      I4 => \en_reg_n_0_[9][0]\,
      I5 => \en_reg_n_0_[9][1]\,
      O => \en[9][1]_i_2__0_n_0\
    );
\en_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[0][0]_i_1__0_n_0\,
      D => \en[0][0]_i_2__4_n_0\,
      Q => \en_reg[0]_3\(0),
      R => rrst
    );
\en_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[0][1]_i_1__0_n_0\,
      Q => \en_reg[0]_3\(1),
      R => rrst
    );
\en_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[10][1]_i_1__0_n_0\,
      D => \en[10][0]_i_1__0_n_0\,
      Q => \en_reg_n_0_[10][0]\,
      R => rrst
    );
\en_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[10][1]_i_1__0_n_0\,
      D => \en[10][1]_i_2__0_n_0\,
      Q => \en_reg_n_0_[10][1]\,
      R => rrst
    );
\en_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[1][0]_i_1__0_n_0\,
      D => \en[1][0]_i_2__0_n_0\,
      Q => \en_reg[1]_2\(0),
      R => rrst
    );
\en_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[1][1]_i_1__4_n_0\,
      Q => \en_reg[1]_2\(1),
      R => rrst
    );
\en_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[2][0]_i_1__0_n_0\,
      D => \en[2][0]_i_2__0_n_0\,
      Q => \en_reg_n_0_[2][0]\,
      R => rrst
    );
\en_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[2][1]_i_1__4_n_0\,
      Q => \en_reg_n_0_[2][1]\,
      R => rrst
    );
\en_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[3][0]_i_1__0_n_0\,
      D => \en[3][0]_i_2__0_n_0\,
      Q => \en_reg_n_0_[3][0]\,
      R => rrst
    );
\en_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[3][1]_i_1__4_n_0\,
      Q => \en_reg_n_0_[3][1]\,
      R => rrst
    );
\en_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[4][0]_i_1__0_n_0\,
      D => \en[4][0]_i_2__0_n_0\,
      Q => \en_reg_n_0_[4][0]\,
      R => rrst
    );
\en_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[4][1]_i_1__0_n_0\,
      Q => \en_reg_n_0_[4][1]\,
      R => rrst
    );
\en_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[5][0]_i_1__0_n_0\,
      D => \en[5][0]_i_2__0_n_0\,
      Q => \en_reg[5]_1\(0),
      R => rrst
    );
\en_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[5][1]_i_1__0_n_0\,
      Q => \en_reg[5]_1\(1),
      R => rrst
    );
\en_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[6][0]_i_1__0_n_0\,
      D => \en[6][0]_i_2__0_n_0\,
      Q => \en_reg[6]_0\(0),
      R => rrst
    );
\en_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[6][1]_i_1__0_n_0\,
      Q => \en_reg[6]_0\(1),
      R => rrst
    );
\en_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[7][0]_i_1__0_n_0\,
      D => \en[7][0]_i_2__0_n_0\,
      Q => \en_reg_n_0_[7][0]\,
      R => rrst
    );
\en_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[7][1]_i_1__0_n_0\,
      Q => \en_reg_n_0_[7][1]\,
      R => rrst
    );
\en_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[8][0]_i_1__0_n_0\,
      D => \en[8][0]_i_2__0_n_0\,
      Q => \en_reg_n_0_[8][0]\,
      R => rrst
    );
\en_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[8][1]_i_1__0_n_0\,
      Q => \en_reg_n_0_[8][1]\,
      R => rrst
    );
\en_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[9][0]_i_1__0_n_0\,
      D => \en[9][0]_i_2__0_n_0\,
      Q => \en_reg_n_0_[9][0]\,
      R => rrst
    );
\en_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[9][1]_i_1__0_n_0\,
      Q => \en_reg_n_0_[9][1]\,
      R => rrst
    );
\en_reg[9][1]_fret\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[9][1]_fret_i_1__0_n_0\,
      Q => \en_reg[9][1]_fret_n_0\,
      R => rrst
    );
\gpi_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A3FFFFA0A30000"
    )
        port map (
      I0 => \arb_state[1]_i_2__0_n_0\,
      I1 => \idx[3]_i_3__0_n_0\,
      I2 => arb_state(0),
      I3 => arb_state(4),
      I4 => gpi_5,
      I5 => \^gpi_1\(0),
      O => \gpi_i_1__0_n_0\
    );
\gpi_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => arb_state(3),
      I1 => arb_state(2),
      I2 => arb_state(4),
      I3 => arb_state(1),
      I4 => arb_state(0),
      O => gpi_5
    );
gpi_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \gpi_i_1__0_n_0\,
      Q => \^gpi_1\(0),
      R => rrst
    );
\gpoFromGTsync_r1_fret_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gpoFromGTsync_r(3),
      I1 => gpoFromGTsync_r1,
      O => \p_20_out__0\
    );
gpoFromGTsync_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpoFromGTsync_r(3),
      Q => gpoFromGTsync_r1,
      R => rrst
    );
gpoFromGTsync_r1_reg_fret: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \p_20_out__0\,
      Q => gpoFromGTsync_r1_reg_fret_n_0,
      R => rrst
    );
\gpoFromGTsync_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(0),
      Q => gpoFromGTsync_r(0),
      R => '0'
    );
\gpoFromGTsync_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(1),
      Q => gpoFromGTsync_r(1),
      R => '0'
    );
\gpoFromGTsync_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(2),
      Q => gpoFromGTsync_r(2),
      R => '0'
    );
\gpoFromGTsync_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(3),
      Q => gpoFromGTsync_r(3),
      R => '0'
    );
\gpo_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F2F0F0D0F0F0"
    )
        port map (
      I0 => gpoFromGTsync_r(3),
      I1 => \^q\(3),
      I2 => \^gpo\(0),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => gpo_4
    );
gpo_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpo_4,
      Q => \^gpo\(0),
      R => rrst
    );
\idx[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10AA"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \idx[3]_i_4__0_n_0\,
      I2 => \idx1__1\,
      I3 => idx,
      O => \idx[0]_i_1__0_n_0\
    );
\idx[1]_fret__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \en[5][1]_i_1__0_n_0\,
      I1 => \en[7][1]_i_1__0_n_0\,
      I2 => \en[4][1]_i_1__0_n_0\,
      I3 => \idx[1]_i_1__0_n_0\,
      I4 => \idx[0]_i_1__0_n_0\,
      I5 => \en[6][1]_i_1__0_n_0\,
      O => \idx[1]_fret__0_i_1__0_n_0\
    );
\idx[1]_fret_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \en[1][1]_i_1__4_n_0\,
      I1 => \en[3][1]_i_1__4_n_0\,
      I2 => \en[0][1]_i_1__0_n_0\,
      I3 => \idx[1]_i_1__0_n_0\,
      I4 => \idx[0]_i_1__0_n_0\,
      I5 => \en[2][1]_i_1__4_n_0\,
      O => \idx[1]_fret_i_1__0_n_0\
    );
\idx[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => idx,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \idx[1]_i_2__0_n_0\,
      O => \idx[1]_i_1__0_n_0\
    );
\idx[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \idx[3]_i_4__0_n_0\,
      I1 => \en[9][0]_i_3__0_n_0\,
      I2 => \en[10][0]_i_3__0_n_0\,
      I3 => \idx1__1\,
      O => \idx[1]_i_2__0_n_0\
    );
\idx[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04404040"
    )
        port map (
      I0 => \idx[3]_i_4__0_n_0\,
      I1 => \idx1__1\,
      I2 => \idx_reg_n_0_[2]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[1]\,
      O => \idx[2]_i_1__0_n_0\
    );
\idx[3]_fret_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \idx[1]_i_2__0_n_0\,
      I1 => \idx[2]_i_1__0_n_0\,
      I2 => \idx[3]_i_2__0_n_0\,
      I3 => idx,
      I4 => \idx_reg[3]_fret_n_0\,
      O => \idx[3]_fret_i_1__0_n_0\
    );
\idx[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(4),
      I2 => arb_state(1),
      I3 => \idx[3]_i_3__0_n_0\,
      O => idx
    );
\idx[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \idx[3]_i_4__0_n_0\,
      I1 => \idx1__1\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \idx_reg_n_0_[2]\,
      O => \idx[3]_i_2__0_n_0\
    );
\idx[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => arb_state(2),
      I1 => arb_state(3),
      O => \idx[3]_i_3__0_n_0\
    );
\idx[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \en_reg_n_0_[10][0]\,
      I1 => \en_reg_n_0_[10][1]\,
      O => \idx[3]_i_4__0_n_0\
    );
\idx[3]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAAAAA"
    )
        port map (
      I0 => needService,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[3]\,
      O => \idx1__1\
    );
\idx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \idx[0]_i_1__0_n_0\,
      Q => \idx_reg_n_0_[0]\,
      R => rrst
    );
\idx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_i_1__0_n_0\,
      Q => \idx_reg_n_0_[1]\,
      R => rrst
    );
\idx_reg[1]_fret\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_fret_i_1__0_n_0\,
      Q => \idx_reg[1]_fret_n_0\,
      R => rrst
    );
\idx_reg[1]_fret__0\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_fret__0_i_1__0_n_0\,
      Q => \idx_reg[1]_fret__0_n_0\,
      R => rrst
    );
\idx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => idx,
      D => \idx[2]_i_1__0_n_0\,
      Q => \idx_reg_n_0_[2]\,
      R => rrst
    );
\idx_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => idx,
      D => \idx[3]_i_2__0_n_0\,
      Q => \idx_reg_n_0_[3]\,
      R => rrst
    );
\idx_reg[3]_fret\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \idx[3]_fret_i_1__0_n_0\,
      Q => \idx_reg[3]_fret_n_0\,
      R => rrst
    );
\needService_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \en_reg_n_0_[9][0]\,
      I1 => \en_reg_n_0_[10][0]\,
      I2 => \en_reg[1]_2\(1),
      I3 => \en_reg[1]_2\(0),
      I4 => \needService_i_2__0_n_0\,
      I5 => \needService_i_3__4_n_0\,
      O => \needService_i_1__0_n_0\
    );
\needService_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \en_reg_n_0_[8][0]\,
      I1 => \en_reg_n_0_[3][0]\,
      I2 => \en_reg[0]_3\(0),
      I3 => \en_reg[0]_3\(1),
      I4 => \en_reg_n_0_[7][0]\,
      O => \needService_i_2__0_n_0\
    );
\needService_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \en_reg[5]_1\(0),
      I1 => \en_reg[5]_1\(1),
      I2 => \en_reg_n_0_[4][0]\,
      I3 => \en_reg_n_0_[2][0]\,
      I4 => \en_reg[6]_0\(0),
      I5 => \en_reg[6]_0\(1),
      O => \needService_i_3__4_n_0\
    );
needService_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \needService_i_1__0_n_0\,
      Q => needService,
      R => rrst
    );
\request[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txrate_is_zero_r1,
      I1 => txrate_is_zero_r2,
      O => p_0_out(9)
    );
\request[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MSTTXRESET_r1,
      I1 => MSTTXRESET_r2,
      O => p_0_out(0)
    );
\request[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MSTTXRESET_r2,
      I1 => MSTTXRESET_r1,
      O => p_0_out(1)
    );
\request[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXPRERATECHANGE_r1,
      I1 => TXPRERATECHANGE_r2,
      O => p_0_out(2)
    );
\request[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXPRERATECHANGE_r2,
      I1 => TXPRERATECHANGE_r1,
      O => p_0_out(3)
    );
\request[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXDATAPATHRESET_r1,
      I1 => TXDATAPATHRESET_r2,
      O => p_0_out(4)
    );
\request[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXDATAPATHRESET_r2,
      I1 => TXDATAPATHRESET_r1,
      O => p_0_out(5)
    );
\request[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXLANEDESKEW_r1,
      I1 => TXLANEDESKEW_r2,
      O => p_0_out(6)
    );
\request[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txprbssel_en_r1,
      I1 => txprbssel_en_r2,
      O => p_0_out(7)
    );
\request[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txprbssel_en_r2,
      I1 => txprbssel_en_r1,
      O => p_0_out(8)
    );
\request_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(9),
      Q => \p_0_in__2\,
      R => rrst
    );
\request_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(0),
      Q => request(1),
      R => rrst
    );
\request_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(1),
      Q => request(2),
      R => rrst
    );
\request_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(2),
      Q => request(3),
      R => rrst
    );
\request_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(3),
      Q => request(4),
      R => rrst
    );
\request_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(4),
      Q => request(5),
      R => rrst
    );
\request_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(5),
      Q => request(6),
      R => rrst
    );
\request_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(6),
      Q => request(7),
      R => rrst
    );
\request_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(7),
      Q => request(8),
      R => rrst
    );
\request_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(8),
      Q => request(9),
      R => rrst
    );
\synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__123\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRBSSEL_sync(0),
      src_rst => '0'
    );
\synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__124\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRBSSEL_sync(1),
      src_rst => '0'
    );
\synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__125\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRBSSEL_sync(2),
      src_rst => '0'
    );
\synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__126\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRBSSEL_sync(3),
      src_rst => '0'
    );
\synch_vec_txrate[0].TXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__115\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(0),
      src_rst => '0'
    );
\synch_vec_txrate[1].TXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__116\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(1),
      src_rst => '0'
    );
\synch_vec_txrate[2].TXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__117\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(2),
      src_rst => '0'
    );
\synch_vec_txrate[3].TXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__118\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(3),
      src_rst => '0'
    );
\synch_vec_txrate[4].TXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__119\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(4),
      src_rst => '0'
    );
\synch_vec_txrate[5].TXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__120\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(5),
      src_rst => '0'
    );
\synch_vec_txrate[6].TXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__121\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(6),
      src_rst => '0'
    );
\synch_vec_txrate[7].TXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__122\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(7),
      src_rst => '0'
    );
\txprbs_counter[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \txprbs_counter__0\(0),
      I1 => \txprbs_counter[3]_i_3__0_n_0\,
      I2 => txprbs_state(1),
      O => \txprbs_counter[0]_i_1__0_n_0\
    );
\txprbs_counter[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \txprbs_counter__0\(0),
      I1 => \txprbs_counter__0\(1),
      I2 => \txprbs_counter[3]_i_3__0_n_0\,
      I3 => txprbs_state(1),
      O => \txprbs_counter[1]_i_1__0_n_0\
    );
\txprbs_counter[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007800"
    )
        port map (
      I0 => \txprbs_counter__0\(0),
      I1 => \txprbs_counter__0\(1),
      I2 => \txprbs_counter__0\(2),
      I3 => \txprbs_counter[3]_i_3__0_n_0\,
      I4 => txprbs_state(1),
      O => \txprbs_counter[2]_i_1__0_n_0\
    );
\txprbs_counter[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => txprbs_state(0),
      I1 => txprbs_state(1),
      O => txprbs_counter
    );
\txprbs_counter[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F800000"
    )
        port map (
      I0 => \txprbs_counter__0\(1),
      I1 => \txprbs_counter__0\(0),
      I2 => \txprbs_counter__0\(2),
      I3 => \txprbs_counter_reg_n_0_[3]\,
      I4 => \txprbs_counter[3]_i_3__0_n_0\,
      I5 => txprbs_state(1),
      O => \txprbs_counter[3]_i_2__0_n_0\
    );
\txprbs_counter[3]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => TXPRBSSEL_r1(3),
      I1 => TXPRBSSEL_r2(3),
      I2 => \txprbs_counter[3]_i_4__0_n_0\,
      O => \txprbs_counter[3]_i_3__0_n_0\
    );
\txprbs_counter[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => TXPRBSSEL_r1(0),
      I1 => TXPRBSSEL_r2(0),
      I2 => TXPRBSSEL_r2(2),
      I3 => TXPRBSSEL_r1(2),
      I4 => TXPRBSSEL_r2(1),
      I5 => TXPRBSSEL_r1(1),
      O => \txprbs_counter[3]_i_4__0_n_0\
    );
\txprbs_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txprbs_counter,
      D => \txprbs_counter[0]_i_1__0_n_0\,
      Q => \txprbs_counter__0\(0),
      R => rrst
    );
\txprbs_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txprbs_counter,
      D => \txprbs_counter[1]_i_1__0_n_0\,
      Q => \txprbs_counter__0\(1),
      R => rrst
    );
\txprbs_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txprbs_counter,
      D => \txprbs_counter[2]_i_1__0_n_0\,
      Q => \txprbs_counter__0\(2),
      R => rrst
    );
\txprbs_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txprbs_counter,
      D => \txprbs_counter[3]_i_2__0_n_0\,
      Q => \txprbs_counter_reg_n_0_[3]\,
      R => rrst
    );
\txprbs_state[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => txprbs_state(0),
      I1 => txprbs_state(1),
      I2 => \txprbs_counter_reg_n_0_[3]\,
      O => p_0_in(0)
    );
\txprbs_state[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => txprbs_state(1),
      I1 => txprbs_state(0),
      I2 => \txprbs_counter_reg_n_0_[3]\,
      O => p_0_in(1)
    );
\txprbs_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => p_0_in(0),
      Q => txprbs_state(0),
      S => rrst
    );
\txprbs_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => p_0_in(1),
      Q => txprbs_state(1),
      R => rrst
    );
txprbssel_en_r10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => txprbssel_r(1),
      I1 => txprbssel_r(0),
      I2 => txprbssel_r(3),
      I3 => txprbssel_r(2),
      O => txprbssel_en_r10_n_0
    );
txprbssel_en_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => txprbssel_en_r10_n_0,
      Q => txprbssel_en_r1,
      R => rrst
    );
txprbssel_en_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => txprbssel_en_r1,
      Q => txprbssel_en_r2,
      R => rrst
    );
\txprbssel_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txprbssel_stable__0\(0),
      Q => txprbssel_r(0),
      R => rrst
    );
\txprbssel_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txprbssel_stable__0\(1),
      Q => txprbssel_r(1),
      R => rrst
    );
\txprbssel_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txprbssel_stable__0\(2),
      Q => txprbssel_r(2),
      R => rrst
    );
\txprbssel_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txprbssel_stable__0\(3),
      Q => txprbssel_r(3),
      R => rrst
    );
\txprbssel_stable[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txprbs_state(1),
      I1 => txprbs_state(0),
      O => \txprbssel_stable[3]_i_1__0_n_0\
    );
\txprbssel_stable_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \txprbssel_stable[3]_i_1__0_n_0\,
      D => TXPRBSSEL_r2(0),
      Q => \txprbssel_stable__0\(0),
      R => rrst
    );
\txprbssel_stable_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \txprbssel_stable[3]_i_1__0_n_0\,
      D => TXPRBSSEL_r2(1),
      Q => \txprbssel_stable__0\(1),
      R => rrst
    );
\txprbssel_stable_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \txprbssel_stable[3]_i_1__0_n_0\,
      D => TXPRBSSEL_r2(2),
      Q => \txprbssel_stable__0\(2),
      R => rrst
    );
\txprbssel_stable_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \txprbssel_stable[3]_i_1__0_n_0\,
      D => TXPRBSSEL_r2(3),
      Q => \txprbssel_stable__0\(3),
      R => rrst
    );
\txrate_counter[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => txrate_state(2),
      I1 => \txrate_counter__0\(0),
      I2 => \txrate_state[3]_i_2__0_n_0\,
      O => \txrate_counter[0]_i_1__0_n_0\
    );
\txrate_counter[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => txrate_state(2),
      I1 => \txrate_state[3]_i_2__0_n_0\,
      I2 => \txrate_counter__0\(0),
      I3 => \txrate_counter__0\(1),
      O => \txrate_counter[1]_i_1__0_n_0\
    );
\txrate_counter[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222000"
    )
        port map (
      I0 => txrate_state(2),
      I1 => \txrate_state[3]_i_2__0_n_0\,
      I2 => \txrate_counter__0\(0),
      I3 => \txrate_counter__0\(1),
      I4 => \txrate_counter__0\(2),
      O => \txrate_counter[2]_i_1__0_n_0\
    );
\txrate_counter[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0114"
    )
        port map (
      I0 => \txrate_state_reg_n_0_[3]\,
      I1 => txrate_state(1),
      I2 => txrate_state(2),
      I3 => txrate_state(0),
      O => txrate_counter
    );
\txrate_counter[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222220000000"
    )
        port map (
      I0 => txrate_state(2),
      I1 => \txrate_state[3]_i_2__0_n_0\,
      I2 => \txrate_counter__0\(1),
      I3 => \txrate_counter__0\(0),
      I4 => \txrate_counter__0\(2),
      I5 => \txrate_counter_reg_n_0_[3]\,
      O => \txrate_counter[3]_i_2__0_n_0\
    );
\txrate_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txrate_counter,
      D => \txrate_counter[0]_i_1__0_n_0\,
      Q => \txrate_counter__0\(0),
      R => rrst
    );
\txrate_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txrate_counter,
      D => \txrate_counter[1]_i_1__0_n_0\,
      Q => \txrate_counter__0\(1),
      R => rrst
    );
\txrate_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txrate_counter,
      D => \txrate_counter[2]_i_1__0_n_0\,
      Q => \txrate_counter__0\(2),
      R => rrst
    );
\txrate_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txrate_counter,
      D => \txrate_counter[3]_i_2__0_n_0\,
      Q => \txrate_counter_reg_n_0_[3]\,
      R => rrst
    );
\txrate_is_zero_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0010"
    )
        port map (
      I0 => txrate_state(2),
      I1 => txrate_state(0),
      I2 => \txrate_state_reg_n_0_[3]\,
      I3 => txrate_state(1),
      I4 => \txrate_is_zero__0\,
      O => \txrate_is_zero_i_1__0_n_0\
    );
txrate_is_zero_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txrate_is_zero__0\,
      Q => txrate_is_zero_r1,
      R => rrst
    );
txrate_is_zero_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => txrate_is_zero_r1,
      Q => txrate_is_zero_r2,
      R => rrst
    );
txrate_is_zero_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txrate_is_zero_i_1__0_n_0\,
      Q => \txrate_is_zero__0\,
      R => rrst
    );
\txrate_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFEBEB"
    )
        port map (
      I0 => \txrate_state_reg_n_0_[3]\,
      I1 => txrate_state(1),
      I2 => txrate_state(2),
      I3 => \txrate_state[1]_i_2__0_n_0\,
      I4 => txrate_state(0),
      O => \p_0_in__0\(0)
    );
\txrate_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000303088"
    )
        port map (
      I0 => \txrate_state[1]_i_2__0_n_0\,
      I1 => txrate_state(0),
      I2 => \txrate_state[3]_i_2__0_n_0\,
      I3 => txrate_state(2),
      I4 => txrate_state(1),
      I5 => \txrate_state_reg_n_0_[3]\,
      O => \p_0_in__0\(1)
    );
\txrate_state[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => TXRATE_r1(7),
      I1 => TXRATE_r2(7),
      I2 => TXRATE_r1(6),
      I3 => TXRATE_r2(6),
      I4 => \txrate_state[1]_i_3__0_n_0\,
      I5 => \txrate_state[1]_i_4__0_n_0\,
      O => \txrate_state[1]_i_2__0_n_0\
    );
\txrate_state[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => TXRATE_r2(3),
      I1 => TXRATE_r1(3),
      I2 => TXRATE_r1(5),
      I3 => TXRATE_r2(5),
      I4 => TXRATE_r1(4),
      I5 => TXRATE_r2(4),
      O => \txrate_state[1]_i_3__0_n_0\
    );
\txrate_state[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => TXRATE_r2(0),
      I1 => TXRATE_r1(0),
      I2 => TXRATE_r1(2),
      I3 => TXRATE_r2(2),
      I4 => TXRATE_r1(1),
      I5 => TXRATE_r2(1),
      O => \txrate_state[1]_i_4__0_n_0\
    );
\txrate_state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000510"
    )
        port map (
      I0 => \txrate_state[3]_i_2__0_n_0\,
      I1 => \txrate_counter_reg_n_0_[3]\,
      I2 => txrate_state(2),
      I3 => txrate_state(1),
      I4 => txrate_state(0),
      I5 => \txrate_state_reg_n_0_[3]\,
      O => \txrate_state[2]_i_1__0_n_0\
    );
\txrate_state[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => txrate_state(1),
      I1 => \txrate_state[3]_i_2__0_n_0\,
      I2 => \txrate_counter_reg_n_0_[3]\,
      I3 => txrate_state(2),
      I4 => \txrate_state_reg_n_0_[3]\,
      I5 => txrate_state(0),
      O => \p_0_in__0\(3)
    );
\txrate_state[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => TXRATE_r2(0),
      I1 => TXRATE_r2(1),
      I2 => TXRATE_r2(2),
      I3 => TXRATE_r2(3),
      I4 => \txrate_state[3]_i_3__0_n_0\,
      O => \txrate_state[3]_i_2__0_n_0\
    );
\txrate_state[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => TXRATE_r2(6),
      I1 => TXRATE_r2(7),
      I2 => TXRATE_r2(5),
      I3 => TXRATE_r2(4),
      O => \txrate_state[3]_i_3__0_n_0\
    );
\txrate_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => txrate_state(0),
      S => rrst
    );
\txrate_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => txrate_state(1),
      R => rrst
    );
\txrate_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \txrate_state[2]_i_1__0_n_0\,
      Q => txrate_state(2),
      R => rrst
    );
\txrate_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \txrate_state_reg_n_0_[3]\,
      R => rrst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_tx_function__xdcDup__3\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 );
    GPI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    apb3clk : in STD_LOGIC;
    \^gpi\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rrst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_tx_function__xdcDup__3\ : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_tx_function";
end \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_tx_function__xdcDup__3\;

architecture STRUCTURE of \extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_tx_function__xdcDup__3\ is
  signal \Command[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \Command[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \Command[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \Command[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \Command[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \^gpi_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal MSTTXRESET_r1 : STD_LOGIC;
  signal MSTTXRESET_r2 : STD_LOGIC;
  signal MSTTXRESET_sync : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TXDATAPATHRESET_r1 : STD_LOGIC;
  signal TXDATAPATHRESET_r2 : STD_LOGIC;
  signal TXDATAPATHRESET_sync : STD_LOGIC;
  signal TXLANEDESKEW_r1 : STD_LOGIC;
  signal TXLANEDESKEW_r2 : STD_LOGIC;
  signal TXLANEDESKEW_sync : STD_LOGIC;
  signal TXPRBSSEL_r1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TXPRBSSEL_r2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TXPRBSSEL_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TXPRERATECHANGE_r1 : STD_LOGIC;
  signal TXPRERATECHANGE_r2 : STD_LOGIC;
  signal TXPRERATECHANGE_sync : STD_LOGIC;
  signal TXRATE_r1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TXRATE_r2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TXRATE_sync : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal arb_state : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \arb_state[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_5__1_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_6__1_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_7__1_n_0\ : STD_LOGIC;
  signal \arb_state[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \arb_state_inferred__3/i__n_0\ : STD_LOGIC;
  signal counter : STD_LOGIC;
  signal \counter[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \en[0][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[0][0]_i_2__5_n_0\ : STD_LOGIC;
  signal \en[0][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[10][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[10][0]_i_3__1_n_0\ : STD_LOGIC;
  signal \en[10][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[10][1]_i_2__1_n_0\ : STD_LOGIC;
  signal \en[1][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[1][0]_i_2__1_n_0\ : STD_LOGIC;
  signal \en[1][1]_i_1__5_n_0\ : STD_LOGIC;
  signal \en[1][1]_i_2__1_n_0\ : STD_LOGIC;
  signal \en[2][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[2][0]_i_2__1_n_0\ : STD_LOGIC;
  signal \en[2][1]_i_1__5_n_0\ : STD_LOGIC;
  signal \en[2][1]_i_2__1_n_0\ : STD_LOGIC;
  signal \en[3][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[3][0]_i_2__1_n_0\ : STD_LOGIC;
  signal \en[3][0]_i_3__1_n_0\ : STD_LOGIC;
  signal \en[3][1]_i_1__5_n_0\ : STD_LOGIC;
  signal \en[4][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[4][0]_i_2__1_n_0\ : STD_LOGIC;
  signal \en[4][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[4][1]_i_2__1_n_0\ : STD_LOGIC;
  signal \en[5][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[5][0]_i_2__1_n_0\ : STD_LOGIC;
  signal \en[5][0]_i_3__1_n_0\ : STD_LOGIC;
  signal \en[5][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[5][1]_i_2__5_n_0\ : STD_LOGIC;
  signal \en[6][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[6][0]_i_2__1_n_0\ : STD_LOGIC;
  signal \en[6][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[6][1]_i_2__1_n_0\ : STD_LOGIC;
  signal \en[7][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[7][0]_i_2__1_n_0\ : STD_LOGIC;
  signal \en[7][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[7][1]_i_2__1_n_0\ : STD_LOGIC;
  signal \en[8][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[8][0]_i_2__1_n_0\ : STD_LOGIC;
  signal \en[8][0]_i_3__1_n_0\ : STD_LOGIC;
  signal \en[8][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[8][1]_i_2__1_n_0\ : STD_LOGIC;
  signal \en[9][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[9][0]_i_2__1_n_0\ : STD_LOGIC;
  signal \en[9][0]_i_3__1_n_0\ : STD_LOGIC;
  signal \en[9][1]_fret_i_1__1_n_0\ : STD_LOGIC;
  signal \en[9][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[9][1]_i_2__1_n_0\ : STD_LOGIC;
  signal \en__3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[0]_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[1]_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[5]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[6]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[9][1]_fret_n_0\ : STD_LOGIC;
  signal \en_reg_n_0_[10][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[10][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[7][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[7][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[8][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[8][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[9][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[9][1]\ : STD_LOGIC;
  signal gpi_5 : STD_LOGIC;
  signal \gpi_i_1__1_n_0\ : STD_LOGIC;
  signal \^gpo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gpoFromGTsync_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of gpoFromGTsync_r : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of gpoFromGTsync_r : signal is "true";
  signal gpoFromGTsync_r1 : STD_LOGIC;
  signal gpoFromGTsync_r1_reg_fret_n_0 : STD_LOGIC;
  signal gpo_4 : STD_LOGIC;
  signal idx : STD_LOGIC;
  signal \idx1__1\ : STD_LOGIC;
  signal \idx[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \idx[1]_fret__0_i_1__1_n_0\ : STD_LOGIC;
  signal \idx[1]_fret_i_1__1_n_0\ : STD_LOGIC;
  signal \idx[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \idx[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \idx[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \idx[3]_fret_i_1__1_n_0\ : STD_LOGIC;
  signal \idx[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \idx[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \idx[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \idx_reg[1]_fret__0_n_0\ : STD_LOGIC;
  signal \idx_reg[1]_fret_n_0\ : STD_LOGIC;
  signal \idx_reg[3]_fret_n_0\ : STD_LOGIC;
  signal \idx_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_reg_n_0_[3]\ : STD_LOGIC;
  signal needService : STD_LOGIC;
  signal \needService_i_1__1_n_0\ : STD_LOGIC;
  signal \needService_i_2__1_n_0\ : STD_LOGIC;
  signal \needService_i_3__5_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_1_in__0\ : STD_LOGIC;
  signal \p_20_out__0\ : STD_LOGIC;
  signal request : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal txprbs_counter : STD_LOGIC;
  signal \txprbs_counter[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \txprbs_counter[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \txprbs_counter[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \txprbs_counter[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \txprbs_counter[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \txprbs_counter[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \txprbs_counter__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \txprbs_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal txprbs_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txprbssel_en_r1 : STD_LOGIC;
  signal txprbssel_en_r10_n_0 : STD_LOGIC;
  signal txprbssel_en_r2 : STD_LOGIC;
  signal txprbssel_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \txprbssel_stable[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \txprbssel_stable__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txrate_counter : STD_LOGIC;
  signal \txrate_counter[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \txrate_counter[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \txrate_counter[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \txrate_counter[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \txrate_counter__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \txrate_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \txrate_is_zero__0\ : STD_LOGIC;
  signal \txrate_is_zero_i_1__1_n_0\ : STD_LOGIC;
  signal txrate_is_zero_r1 : STD_LOGIC;
  signal txrate_is_zero_r2 : STD_LOGIC;
  signal txrate_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \txrate_state[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \txrate_state[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \txrate_state[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \txrate_state[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \txrate_state[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \txrate_state[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \txrate_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Command[0]_i_1__1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \Command[1]_i_1__1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \Command[2]_i_1__1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \Command[3]_i_2__1\ : label is "soft_lutpair130";
  attribute DEF_VAL : string;
  attribute DEF_VAL of MSTTXRESET_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of MSTTXRESET_xpm_internal_sync : label is 3;
  attribute INIT : string;
  attribute INIT of MSTTXRESET_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of MSTTXRESET_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of MSTTXRESET_xpm_internal_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of MSTTXRESET_xpm_internal_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of MSTTXRESET_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of MSTTXRESET_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of TXDATAPATHRESET_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF of TXDATAPATHRESET_xpm_internal_sync : label is 3;
  attribute INIT of TXDATAPATHRESET_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF of TXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of TXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute VERSION of TXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute XPM_CDC of TXDATAPATHRESET_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of TXDATAPATHRESET_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of TXLANEDESKEW_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF of TXLANEDESKEW_xpm_internal_sync : label is 3;
  attribute INIT of TXLANEDESKEW_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF of TXLANEDESKEW_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of TXLANEDESKEW_xpm_internal_sync : label is 0;
  attribute VERSION of TXLANEDESKEW_xpm_internal_sync : label is 0;
  attribute XPM_CDC of TXLANEDESKEW_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of TXLANEDESKEW_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of TXPRERATECHANGE_xpm_internal_sync : label is "1'b0";
  attribute DEST_SYNC_FF of TXPRERATECHANGE_xpm_internal_sync : label is 3;
  attribute INIT of TXPRERATECHANGE_xpm_internal_sync : label is "0";
  attribute INIT_SYNC_FF of TXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of TXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute VERSION of TXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute XPM_CDC of TXPRERATECHANGE_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of TXPRERATECHANGE_xpm_internal_sync : label is "TRUE";
  attribute SOFT_HLUTNM of \arb_state[1]_i_2__1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \arb_state[1]_i_7__1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \arb_state[3]_i_1__1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \arb_state[4]_i_1__1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \arb_state_inferred__3/i_\ : label is "soft_lutpair121";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \arb_state_reg[0]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[1]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[2]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[3]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[4]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute SOFT_HLUTNM of \counter[1]_i_1__1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \counter[2]_i_1__1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \counter[3]_i_1__1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \counter[5]_i_1__1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \counter[6]_i_1__1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \counter[7]_i_2__1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \counter[7]_i_3__1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \en[0][0]_i_2__5\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \en[10][0]_i_1__1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \en[10][0]_i_2__1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \en[10][0]_i_3__1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \en[1][0]_i_2__1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \en[2][0]_i_2__1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \en[3][0]_i_3__1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \en[4][0]_i_2__1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \en[5][0]_i_2__1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \en[5][0]_i_3__1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \en[6][0]_i_2__1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \en[8][0]_i_2__1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \en[8][0]_i_3__1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \en[9][0]_i_2__1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \en[9][0]_i_3__1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \gpi_i_2__1\ : label is "soft_lutpair121";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gpoFromGTsync_r_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[3]\ : label is "NO";
  attribute SOFT_HLUTNM of \idx[0]_i_1__1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \idx[1]_i_1__1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \idx[2]_i_1__1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \idx[3]_fret_i_1__1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \idx[3]_i_3__1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \idx[3]_i_5__1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \request[1]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \request[2]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \request[3]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \request[4]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \request[5]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \request[6]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \request[8]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \request[9]_i_1\ : label is "soft_lutpair134";
  attribute DEF_VAL of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute SOFT_HLUTNM of \txprbs_counter[1]_i_1__1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \txprbs_counter[2]_i_1__1\ : label is "soft_lutpair118";
  attribute FSM_ENCODED_STATES of \txprbs_state_reg[0]\ : label is "TXPRBS_START:01,TXPRBS_STATE1:10";
  attribute FSM_ENCODED_STATES of \txprbs_state_reg[1]\ : label is "TXPRBS_START:01,TXPRBS_STATE1:10";
  attribute SOFT_HLUTNM of \txrate_counter[1]_i_1__1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \txrate_counter[2]_i_1__1\ : label is "soft_lutpair117";
  attribute FSM_ENCODED_STATES of \txrate_state_reg[0]\ : label is "TXRATE_START:00001,TXRATE_STATE1:00010,TXRATE_STATE2:00100,TXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \txrate_state_reg[1]\ : label is "TXRATE_START:00001,TXRATE_STATE1:00010,TXRATE_STATE2:00100,TXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \txrate_state_reg[2]\ : label is "TXRATE_START:00001,TXRATE_STATE1:00010,TXRATE_STATE2:00100,TXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \txrate_state_reg[3]\ : label is "TXRATE_START:00001,TXRATE_STATE1:00010,TXRATE_STATE2:00100,TXRATE_STATE3:01000";
begin
  GPI(0) <= \^gpi_1\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  gpo(0) <= \^gpo\(0);
  \out\(2 downto 0) <= gpoFromGTsync_r(2 downto 0);
\Command[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arb_state[1]_i_2__1_n_0\,
      I1 => \idx_reg_n_0_[0]\,
      O => \Command[0]_i_1__1_n_0\
    );
\Command[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arb_state[1]_i_2__1_n_0\,
      I1 => \idx_reg_n_0_[1]\,
      O => \Command[1]_i_1__1_n_0\
    );
\Command[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arb_state[1]_i_2__1_n_0\,
      I1 => \idx_reg_n_0_[2]\,
      O => \Command[2]_i_1__1_n_0\
    );
\Command[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(1),
      I2 => arb_state(4),
      I3 => \idx[3]_i_3__1_n_0\,
      O => \Command[3]_i_1__1_n_0\
    );
\Command[3]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arb_state[1]_i_2__1_n_0\,
      I1 => \idx_reg_n_0_[3]\,
      O => \Command[3]_i_2__1_n_0\
    );
\Command_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[3]_i_1__1_n_0\,
      D => \Command[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => rrst
    );
\Command_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[3]_i_1__1_n_0\,
      D => \Command[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => rrst
    );
\Command_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[3]_i_1__1_n_0\,
      D => \Command[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => rrst
    );
\Command_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[3]_i_1__1_n_0\,
      D => \Command[3]_i_2__1_n_0\,
      Q => \^q\(3),
      R => rrst
    );
MSTTXRESET_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => MSTTXRESET_sync,
      Q => MSTTXRESET_r1,
      R => rrst
    );
MSTTXRESET_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => MSTTXRESET_r1,
      Q => MSTTXRESET_r2,
      R => rrst
    );
MSTTXRESET_xpm_internal_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__142\
     port map (
      dest_clk => apb3clk,
      dest_rst => MSTTXRESET_sync,
      src_rst => '0'
    );
TXDATAPATHRESET_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXDATAPATHRESET_sync,
      Q => TXDATAPATHRESET_r1,
      R => rrst
    );
TXDATAPATHRESET_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXDATAPATHRESET_r1,
      Q => TXDATAPATHRESET_r2,
      R => rrst
    );
TXDATAPATHRESET_xpm_internal_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__143\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXDATAPATHRESET_sync,
      src_rst => '0'
    );
TXLANEDESKEW_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXLANEDESKEW_sync,
      Q => TXLANEDESKEW_r1,
      R => rrst
    );
TXLANEDESKEW_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXLANEDESKEW_r1,
      Q => TXLANEDESKEW_r2,
      R => rrst
    );
TXLANEDESKEW_xpm_internal_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__144\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXLANEDESKEW_sync,
      src_rst => '0'
    );
\TXPRBSSEL_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_sync(0),
      Q => TXPRBSSEL_r1(0),
      R => rrst
    );
\TXPRBSSEL_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_sync(1),
      Q => TXPRBSSEL_r1(1),
      R => rrst
    );
\TXPRBSSEL_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_sync(2),
      Q => TXPRBSSEL_r1(2),
      R => rrst
    );
\TXPRBSSEL_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_sync(3),
      Q => TXPRBSSEL_r1(3),
      R => rrst
    );
\TXPRBSSEL_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_r1(0),
      Q => TXPRBSSEL_r2(0),
      R => rrst
    );
\TXPRBSSEL_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_r1(1),
      Q => TXPRBSSEL_r2(1),
      R => rrst
    );
\TXPRBSSEL_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_r1(2),
      Q => TXPRBSSEL_r2(2),
      R => rrst
    );
\TXPRBSSEL_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_r1(3),
      Q => TXPRBSSEL_r2(3),
      R => rrst
    );
TXPRERATECHANGE_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRERATECHANGE_sync,
      Q => TXPRERATECHANGE_r1,
      R => rrst
    );
TXPRERATECHANGE_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRERATECHANGE_r1,
      Q => TXPRERATECHANGE_r2,
      R => rrst
    );
TXPRERATECHANGE_xpm_internal_sync: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__20\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRERATECHANGE_sync,
      src_rst => \^gpi\(0)
    );
\TXRATE_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(0),
      Q => TXRATE_r1(0),
      R => rrst
    );
\TXRATE_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(1),
      Q => TXRATE_r1(1),
      R => rrst
    );
\TXRATE_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(2),
      Q => TXRATE_r1(2),
      R => rrst
    );
\TXRATE_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(3),
      Q => TXRATE_r1(3),
      R => rrst
    );
\TXRATE_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(4),
      Q => TXRATE_r1(4),
      R => rrst
    );
\TXRATE_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(5),
      Q => TXRATE_r1(5),
      R => rrst
    );
\TXRATE_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(6),
      Q => TXRATE_r1(6),
      R => rrst
    );
\TXRATE_r1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(7),
      Q => TXRATE_r1(7),
      R => rrst
    );
\TXRATE_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(0),
      Q => TXRATE_r2(0),
      R => rrst
    );
\TXRATE_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(1),
      Q => TXRATE_r2(1),
      R => rrst
    );
\TXRATE_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(2),
      Q => TXRATE_r2(2),
      R => rrst
    );
\TXRATE_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(3),
      Q => TXRATE_r2(3),
      R => rrst
    );
\TXRATE_r2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(4),
      Q => TXRATE_r2(4),
      R => rrst
    );
\TXRATE_r2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(5),
      Q => TXRATE_r2(5),
      R => rrst
    );
\TXRATE_r2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(6),
      Q => TXRATE_r2(6),
      R => rrst
    );
\TXRATE_r2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(7),
      Q => TXRATE_r2(7),
      R => rrst
    );
\arb_state[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => arb_state(4),
      I1 => \arb_state_inferred__3/i__n_0\,
      O => \p_0_in__1\(0)
    );
\arb_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2002200"
    )
        port map (
      I0 => arb_state(1),
      I1 => gpoFromGTsync_r(3),
      I2 => \arb_state[1]_i_2__1_n_0\,
      I3 => \arb_state_inferred__3/i__n_0\,
      I4 => arb_state(0),
      O => \p_0_in__1\(1)
    );
\arb_state[1]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \en__3\(1),
      I1 => \en__3\(0),
      O => \arb_state[1]_i_2__1_n_0\
    );
\arb_state[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFA0AFC0CFA0A"
    )
        port map (
      I0 => \idx_reg[1]_fret_n_0\,
      I1 => \idx_reg[1]_fret__0_n_0\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \en_reg[9][1]_fret_n_0\,
      I4 => \idx_reg[3]_fret_n_0\,
      I5 => \en_reg_n_0_[10][1]\,
      O => \en__3\(1)
    );
\arb_state[1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFA0AFC0CFA0A"
    )
        port map (
      I0 => \arb_state[1]_i_5__1_n_0\,
      I1 => \arb_state[1]_i_6__1_n_0\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \arb_state[1]_i_7__1_n_0\,
      I4 => \idx_reg[3]_fret_n_0\,
      I5 => \en_reg_n_0_[10][0]\,
      O => \en__3\(0)
    );
\arb_state[1]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \en_reg[1]_2\(0),
      I1 => \en_reg_n_0_[3][0]\,
      I2 => \en_reg[0]_3\(0),
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[0]\,
      I5 => \en_reg_n_0_[2][0]\,
      O => \arb_state[1]_i_5__1_n_0\
    );
\arb_state[1]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \en_reg[5]_1\(0),
      I1 => \en_reg_n_0_[7][0]\,
      I2 => \en_reg_n_0_[4][0]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[0]\,
      I5 => \en_reg[6]_0\(0),
      O => \arb_state[1]_i_6__1_n_0\
    );
\arb_state[1]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2230"
    )
        port map (
      I0 => \en_reg_n_0_[9][0]\,
      I1 => \idx_reg[3]_fret_n_0\,
      I2 => \en_reg_n_0_[8][0]\,
      I3 => \idx_reg_n_0_[0]\,
      O => \arb_state[1]_i_7__1_n_0\
    );
\arb_state[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => gpoFromGTsync_r(3),
      I1 => \arb_state_inferred__3/i__n_0\,
      I2 => arb_state(2),
      I3 => arb_state(1),
      O => \p_0_in__1\(2)
    );
\arb_state[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \arb_state_inferred__3/i__n_0\,
      I1 => arb_state(3),
      I2 => \counter_reg_n_0_[7]\,
      I3 => \arb_state[3]_i_2__1_n_0\,
      O => \p_0_in__1\(3)
    );
\arb_state[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => gpoFromGTsync_r(3),
      I1 => arb_state(2),
      I2 => \arb_state[1]_i_2__1_n_0\,
      I3 => arb_state(0),
      O => \arb_state[3]_i_2__1_n_0\
    );
\arb_state[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter_reg_n_0_[7]\,
      I1 => arb_state(3),
      I2 => \arb_state_inferred__3/i__n_0\,
      O => \p_0_in__1\(4)
    );
\arb_state_inferred__3/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(1),
      I2 => arb_state(2),
      I3 => arb_state(3),
      I4 => arb_state(4),
      O => \arb_state_inferred__3/i__n_0\
    );
\arb_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(0),
      Q => arb_state(0),
      S => rrst
    );
\arb_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(1),
      Q => arb_state(1),
      R => rrst
    );
\arb_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(2),
      Q => arb_state(2),
      R => rrst
    );
\arb_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(3),
      Q => arb_state(3),
      R => rrst
    );
\arb_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(4),
      Q => arb_state(4),
      R => rrst
    );
\counter[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[0]\,
      O => \counter[0]_i_1__1_n_0\
    );
\counter[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[0]\,
      I2 => \counter_reg_n_0_[1]\,
      O => \counter[1]_i_1__1_n_0\
    );
\counter[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => \counter_reg_n_0_[0]\,
      I2 => arb_state(3),
      I3 => \counter_reg_n_0_[2]\,
      O => \counter[2]_i_1__1_n_0\
    );
\counter[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \counter_reg_n_0_[0]\,
      I2 => \counter_reg_n_0_[1]\,
      I3 => arb_state(3),
      I4 => \counter_reg_n_0_[3]\,
      O => \counter[3]_i_1__1_n_0\
    );
\counter[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[1]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[2]\,
      I4 => arb_state(3),
      I5 => \counter_reg_n_0_[4]\,
      O => \counter[4]_i_1__1_n_0\
    );
\counter[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \counter[7]_i_3__1_n_0\,
      I1 => arb_state(3),
      I2 => \counter_reg_n_0_[5]\,
      O => \counter[5]_i_1__1_n_0\
    );
\counter[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter[7]_i_3__1_n_0\,
      I2 => arb_state(3),
      I3 => \counter_reg_n_0_[6]\,
      O => \counter[6]_i_1__1_n_0\
    );
\counter[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010110"
    )
        port map (
      I0 => arb_state(1),
      I1 => arb_state(4),
      I2 => arb_state(0),
      I3 => arb_state(2),
      I4 => arb_state(3),
      O => counter
    );
\counter[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter[7]_i_3__1_n_0\,
      I2 => \counter_reg_n_0_[6]\,
      I3 => arb_state(3),
      I4 => \counter_reg_n_0_[7]\,
      O => \counter[7]_i_2__1_n_0\
    );
\counter[7]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[3]\,
      O => \counter[7]_i_3__1_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[0]_i_1__1_n_0\,
      Q => \counter_reg_n_0_[0]\,
      R => rrst
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[1]_i_1__1_n_0\,
      Q => \counter_reg_n_0_[1]\,
      R => rrst
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[2]_i_1__1_n_0\,
      Q => \counter_reg_n_0_[2]\,
      R => rrst
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[3]_i_1__1_n_0\,
      Q => \counter_reg_n_0_[3]\,
      R => rrst
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[4]_i_1__1_n_0\,
      Q => \counter_reg_n_0_[4]\,
      R => rrst
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[5]_i_1__1_n_0\,
      Q => \counter_reg_n_0_[5]\,
      R => rrst
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[6]_i_1__1_n_0\,
      Q => \counter_reg_n_0_[6]\,
      R => rrst
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[7]_i_2__1_n_0\,
      Q => \counter_reg_n_0_[7]\,
      R => rrst
    );
\en[0][0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \en[8][0]_i_3__1_n_0\,
      I1 => \en[3][0]_i_3__1_n_0\,
      O => \en[0][0]_i_1__1_n_0\
    );
\en[0][0]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => gpoFromGTsync_r1_reg_fret_n_0,
      I3 => \idx_reg_n_0_[3]\,
      O => \en[0][0]_i_2__5_n_0\
    );
\en[0][1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \en[8][0]_i_3__1_n_0\,
      I1 => \en[3][0]_i_3__1_n_0\,
      I2 => \en_reg[0]_3\(1),
      O => \en[0][1]_i_1__1_n_0\
    );
\en[10][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \en[10][0]_i_3__1_n_0\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => gpoFromGTsync_r1_reg_fret_n_0,
      O => \en[10][0]_i_1__1_n_0\
    );
\en[10][0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \en__3\(0),
      I1 => \en__3\(1),
      O => \p_1_in__0\
    );
\en[10][0]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \idx_reg_n_0_[1]\,
      O => \en[10][0]_i_3__1_n_0\
    );
\en[10][1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000080"
    )
        port map (
      I0 => gpoFromGTsync_r1_reg_fret_n_0,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => \p_0_in__2\,
      O => \en[10][1]_i_1__1_n_0\
    );
\en[10][1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF00000000"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => gpoFromGTsync_r1_reg_fret_n_0,
      I5 => \idx[3]_i_4__1_n_0\,
      O => \en[10][1]_i_2__1_n_0\
    );
\en[1][0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \en[9][0]_i_3__1_n_0\,
      I1 => \en[3][0]_i_3__1_n_0\,
      I2 => request(1),
      O => \en[1][0]_i_1__1_n_0\
    );
\en[1][0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => gpoFromGTsync_r1_reg_fret_n_0,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \en[9][0]_i_3__1_n_0\,
      O => \en[1][0]_i_2__1_n_0\
    );
\en[1][1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF10E00"
    )
        port map (
      I0 => \en[9][0]_i_3__1_n_0\,
      I1 => \en[3][0]_i_3__1_n_0\,
      I2 => request(1),
      I3 => \en_reg[1]_2\(1),
      I4 => \en[1][1]_i_2__1_n_0\,
      O => \en[1][1]_i_1__5_n_0\
    );
\en[1][1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \en[9][0]_i_3__1_n_0\,
      I3 => gpoFromGTsync_r1_reg_fret_n_0,
      I4 => \en_reg[1]_2\(0),
      I5 => \en_reg[1]_2\(1),
      O => \en[1][1]_i_2__1_n_0\
    );
\en[2][0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \en[10][0]_i_3__1_n_0\,
      I1 => \en[3][0]_i_3__1_n_0\,
      I2 => request(2),
      O => \en[2][0]_i_1__1_n_0\
    );
\en[2][0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => gpoFromGTsync_r1_reg_fret_n_0,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \en[10][0]_i_3__1_n_0\,
      O => \en[2][0]_i_2__1_n_0\
    );
\en[2][1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF10E00"
    )
        port map (
      I0 => \en[10][0]_i_3__1_n_0\,
      I1 => \en[3][0]_i_3__1_n_0\,
      I2 => request(2),
      I3 => \en_reg_n_0_[2][1]\,
      I4 => \en[2][1]_i_2__1_n_0\,
      O => \en[2][1]_i_1__5_n_0\
    );
\en[2][1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \en[10][0]_i_3__1_n_0\,
      I3 => gpoFromGTsync_r1_reg_fret_n_0,
      I4 => \en_reg_n_0_[2][0]\,
      I5 => \en_reg_n_0_[2][1]\,
      O => \en[2][1]_i_2__1_n_0\
    );
\en[3][0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => request(3),
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \en[3][0]_i_3__1_n_0\,
      O => \en[3][0]_i_1__1_n_0\
    );
\en[3][0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => gpoFromGTsync_r1_reg_fret_n_0,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \idx_reg_n_0_[0]\,
      O => \en[3][0]_i_2__1_n_0\
    );
\en[3][0]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => gpoFromGTsync_r1_reg_fret_n_0,
      O => \en[3][0]_i_3__1_n_0\
    );
\en[3][1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F700F700F700"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \en[3][0]_i_3__1_n_0\,
      I3 => \en_reg_n_0_[3][1]\,
      I4 => \en_reg_n_0_[3][0]\,
      I5 => request(3),
      O => \en[3][1]_i_1__5_n_0\
    );
\en[4][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => \en[8][0]_i_3__1_n_0\,
      I1 => gpoFromGTsync_r1_reg_fret_n_0,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => request(4),
      O => \en[4][0]_i_1__1_n_0\
    );
\en[4][0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => gpoFromGTsync_r1_reg_fret_n_0,
      I3 => \p_1_in__0\,
      I4 => \en[8][0]_i_3__1_n_0\,
      O => \en[4][0]_i_2__1_n_0\
    );
\en[4][1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[4][0]_i_1__1_n_0\,
      I1 => \en_reg_n_0_[4][1]\,
      I2 => \en[4][1]_i_2__1_n_0\,
      O => \en[4][1]_i_1__1_n_0\
    );
\en[4][1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \en[8][0]_i_3__1_n_0\,
      I3 => gpoFromGTsync_r1_reg_fret_n_0,
      I4 => \en_reg_n_0_[4][0]\,
      I5 => \en_reg_n_0_[4][1]\,
      O => \en[4][1]_i_2__1_n_0\
    );
\en[5][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => gpoFromGTsync_r1_reg_fret_n_0,
      I2 => \en[5][0]_i_3__1_n_0\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => request(5),
      O => \en[5][0]_i_1__1_n_0\
    );
\en[5][0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => gpoFromGTsync_r1_reg_fret_n_0,
      I3 => \p_1_in__0\,
      I4 => \en[9][0]_i_3__1_n_0\,
      O => \en[5][0]_i_2__1_n_0\
    );
\en[5][0]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      O => \en[5][0]_i_3__1_n_0\
    );
\en[5][1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[5][0]_i_1__1_n_0\,
      I1 => \en_reg[5]_1\(1),
      I2 => \en[5][1]_i_2__5_n_0\,
      O => \en[5][1]_i_1__1_n_0\
    );
\en[5][1]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE0EEEEEEEE"
    )
        port map (
      I0 => \en_reg[5]_1\(0),
      I1 => \en_reg[5]_1\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \en[5][0]_i_3__1_n_0\,
      I5 => gpoFromGTsync_r1_reg_fret_n_0,
      O => \en[5][1]_i_2__5_n_0\
    );
\en[6][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => \en[10][0]_i_3__1_n_0\,
      I1 => gpoFromGTsync_r1_reg_fret_n_0,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => request(6),
      O => \en[6][0]_i_1__1_n_0\
    );
\en[6][0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => gpoFromGTsync_r1_reg_fret_n_0,
      I3 => \p_1_in__0\,
      I4 => \en[10][0]_i_3__1_n_0\,
      O => \en[6][0]_i_2__1_n_0\
    );
\en[6][1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[6][0]_i_1__1_n_0\,
      I1 => \en_reg[6]_0\(1),
      I2 => \en[6][1]_i_2__1_n_0\,
      O => \en[6][1]_i_1__1_n_0\
    );
\en[6][1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \en[10][0]_i_3__1_n_0\,
      I3 => gpoFromGTsync_r1_reg_fret_n_0,
      I4 => \en_reg[6]_0\(0),
      I5 => \en_reg[6]_0\(1),
      O => \en[6][1]_i_2__1_n_0\
    );
\en[7][0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => gpoFromGTsync_r1_reg_fret_n_0,
      I5 => request(7),
      O => \en[7][0]_i_1__1_n_0\
    );
\en[7][0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[0]\,
      I5 => gpoFromGTsync_r1_reg_fret_n_0,
      O => \en[7][0]_i_2__1_n_0\
    );
\en[7][1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[7][0]_i_1__1_n_0\,
      I1 => \en_reg_n_0_[7][1]\,
      I2 => \en[7][1]_i_2__1_n_0\,
      O => \en[7][1]_i_1__1_n_0\
    );
\en[7][1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \en[5][0]_i_3__1_n_0\,
      I3 => gpoFromGTsync_r1_reg_fret_n_0,
      I4 => \en_reg_n_0_[7][0]\,
      I5 => \en_reg_n_0_[7][1]\,
      O => \en[7][1]_i_2__1_n_0\
    );
\en[8][0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000008"
    )
        port map (
      I0 => gpoFromGTsync_r1_reg_fret_n_0,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => request(8),
      O => \en[8][0]_i_1__1_n_0\
    );
\en[8][0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => gpoFromGTsync_r1_reg_fret_n_0,
      I4 => \en[8][0]_i_3__1_n_0\,
      O => \en[8][0]_i_2__1_n_0\
    );
\en[8][0]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \idx_reg_n_0_[1]\,
      O => \en[8][0]_i_3__1_n_0\
    );
\en[8][1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[8][0]_i_1__1_n_0\,
      I1 => \en_reg_n_0_[8][1]\,
      I2 => \en[8][1]_i_2__1_n_0\,
      O => \en[8][1]_i_1__1_n_0\
    );
\en[8][1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \en[8][0]_i_3__1_n_0\,
      I3 => gpoFromGTsync_r1_reg_fret_n_0,
      I4 => \en_reg_n_0_[8][0]\,
      I5 => \en_reg_n_0_[8][1]\,
      O => \en[8][1]_i_2__1_n_0\
    );
\en[9][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => gpoFromGTsync_r1_reg_fret_n_0,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \en[9][0]_i_3__1_n_0\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => request(9),
      O => \en[9][0]_i_1__1_n_0\
    );
\en[9][0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \en[9][0]_i_3__1_n_0\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => gpoFromGTsync_r1_reg_fret_n_0,
      O => \en[9][0]_i_2__1_n_0\
    );
\en[9][0]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[0]\,
      O => \en[9][0]_i_3__1_n_0\
    );
\en[9][1]_fret_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E400E400FF0000"
    )
        port map (
      I0 => \en[9][0]_i_1__1_n_0\,
      I1 => \en_reg_n_0_[9][1]\,
      I2 => \en[9][1]_i_2__1_n_0\,
      I3 => \idx[3]_fret_i_1__1_n_0\,
      I4 => \en[8][1]_i_1__1_n_0\,
      I5 => \idx[0]_i_1__1_n_0\,
      O => \en[9][1]_fret_i_1__1_n_0\
    );
\en[9][1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[9][0]_i_1__1_n_0\,
      I1 => \en_reg_n_0_[9][1]\,
      I2 => \en[9][1]_i_2__1_n_0\,
      O => \en[9][1]_i_1__1_n_0\
    );
\en[9][1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \en[9][0]_i_3__1_n_0\,
      I3 => gpoFromGTsync_r1_reg_fret_n_0,
      I4 => \en_reg_n_0_[9][0]\,
      I5 => \en_reg_n_0_[9][1]\,
      O => \en[9][1]_i_2__1_n_0\
    );
\en_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[0][0]_i_1__1_n_0\,
      D => \en[0][0]_i_2__5_n_0\,
      Q => \en_reg[0]_3\(0),
      R => rrst
    );
\en_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[0][1]_i_1__1_n_0\,
      Q => \en_reg[0]_3\(1),
      R => rrst
    );
\en_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[10][1]_i_1__1_n_0\,
      D => \en[10][0]_i_1__1_n_0\,
      Q => \en_reg_n_0_[10][0]\,
      R => rrst
    );
\en_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[10][1]_i_1__1_n_0\,
      D => \en[10][1]_i_2__1_n_0\,
      Q => \en_reg_n_0_[10][1]\,
      R => rrst
    );
\en_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[1][0]_i_1__1_n_0\,
      D => \en[1][0]_i_2__1_n_0\,
      Q => \en_reg[1]_2\(0),
      R => rrst
    );
\en_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[1][1]_i_1__5_n_0\,
      Q => \en_reg[1]_2\(1),
      R => rrst
    );
\en_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[2][0]_i_1__1_n_0\,
      D => \en[2][0]_i_2__1_n_0\,
      Q => \en_reg_n_0_[2][0]\,
      R => rrst
    );
\en_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[2][1]_i_1__5_n_0\,
      Q => \en_reg_n_0_[2][1]\,
      R => rrst
    );
\en_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[3][0]_i_1__1_n_0\,
      D => \en[3][0]_i_2__1_n_0\,
      Q => \en_reg_n_0_[3][0]\,
      R => rrst
    );
\en_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[3][1]_i_1__5_n_0\,
      Q => \en_reg_n_0_[3][1]\,
      R => rrst
    );
\en_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[4][0]_i_1__1_n_0\,
      D => \en[4][0]_i_2__1_n_0\,
      Q => \en_reg_n_0_[4][0]\,
      R => rrst
    );
\en_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[4][1]_i_1__1_n_0\,
      Q => \en_reg_n_0_[4][1]\,
      R => rrst
    );
\en_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[5][0]_i_1__1_n_0\,
      D => \en[5][0]_i_2__1_n_0\,
      Q => \en_reg[5]_1\(0),
      R => rrst
    );
\en_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[5][1]_i_1__1_n_0\,
      Q => \en_reg[5]_1\(1),
      R => rrst
    );
\en_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[6][0]_i_1__1_n_0\,
      D => \en[6][0]_i_2__1_n_0\,
      Q => \en_reg[6]_0\(0),
      R => rrst
    );
\en_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[6][1]_i_1__1_n_0\,
      Q => \en_reg[6]_0\(1),
      R => rrst
    );
\en_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[7][0]_i_1__1_n_0\,
      D => \en[7][0]_i_2__1_n_0\,
      Q => \en_reg_n_0_[7][0]\,
      R => rrst
    );
\en_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[7][1]_i_1__1_n_0\,
      Q => \en_reg_n_0_[7][1]\,
      R => rrst
    );
\en_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[8][0]_i_1__1_n_0\,
      D => \en[8][0]_i_2__1_n_0\,
      Q => \en_reg_n_0_[8][0]\,
      R => rrst
    );
\en_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[8][1]_i_1__1_n_0\,
      Q => \en_reg_n_0_[8][1]\,
      R => rrst
    );
\en_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[9][0]_i_1__1_n_0\,
      D => \en[9][0]_i_2__1_n_0\,
      Q => \en_reg_n_0_[9][0]\,
      R => rrst
    );
\en_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[9][1]_i_1__1_n_0\,
      Q => \en_reg_n_0_[9][1]\,
      R => rrst
    );
\en_reg[9][1]_fret\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[9][1]_fret_i_1__1_n_0\,
      Q => \en_reg[9][1]_fret_n_0\,
      R => rrst
    );
\gpi_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A3FFFFA0A30000"
    )
        port map (
      I0 => \arb_state[1]_i_2__1_n_0\,
      I1 => \idx[3]_i_3__1_n_0\,
      I2 => arb_state(0),
      I3 => arb_state(4),
      I4 => gpi_5,
      I5 => \^gpi_1\(0),
      O => \gpi_i_1__1_n_0\
    );
\gpi_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => arb_state(3),
      I1 => arb_state(2),
      I2 => arb_state(4),
      I3 => arb_state(1),
      I4 => arb_state(0),
      O => gpi_5
    );
gpi_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \gpi_i_1__1_n_0\,
      Q => \^gpi_1\(0),
      R => rrst
    );
\gpoFromGTsync_r1_fret_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gpoFromGTsync_r(3),
      I1 => gpoFromGTsync_r1,
      O => \p_20_out__0\
    );
gpoFromGTsync_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpoFromGTsync_r(3),
      Q => gpoFromGTsync_r1,
      R => rrst
    );
gpoFromGTsync_r1_reg_fret: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \p_20_out__0\,
      Q => gpoFromGTsync_r1_reg_fret_n_0,
      R => rrst
    );
\gpoFromGTsync_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(0),
      Q => gpoFromGTsync_r(0),
      R => '0'
    );
\gpoFromGTsync_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(1),
      Q => gpoFromGTsync_r(1),
      R => '0'
    );
\gpoFromGTsync_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(2),
      Q => gpoFromGTsync_r(2),
      R => '0'
    );
\gpoFromGTsync_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(3),
      Q => gpoFromGTsync_r(3),
      R => '0'
    );
\gpo_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F2F0F0D0F0F0"
    )
        port map (
      I0 => gpoFromGTsync_r(3),
      I1 => \^q\(3),
      I2 => \^gpo\(0),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => gpo_4
    );
gpo_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpo_4,
      Q => \^gpo\(0),
      R => rrst
    );
\idx[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10AA"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \idx[3]_i_4__1_n_0\,
      I2 => \idx1__1\,
      I3 => idx,
      O => \idx[0]_i_1__1_n_0\
    );
\idx[1]_fret__0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \en[5][1]_i_1__1_n_0\,
      I1 => \en[7][1]_i_1__1_n_0\,
      I2 => \en[4][1]_i_1__1_n_0\,
      I3 => \idx[1]_i_1__1_n_0\,
      I4 => \idx[0]_i_1__1_n_0\,
      I5 => \en[6][1]_i_1__1_n_0\,
      O => \idx[1]_fret__0_i_1__1_n_0\
    );
\idx[1]_fret_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \en[1][1]_i_1__5_n_0\,
      I1 => \en[3][1]_i_1__5_n_0\,
      I2 => \en[0][1]_i_1__1_n_0\,
      I3 => \idx[1]_i_1__1_n_0\,
      I4 => \idx[0]_i_1__1_n_0\,
      I5 => \en[2][1]_i_1__5_n_0\,
      O => \idx[1]_fret_i_1__1_n_0\
    );
\idx[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => idx,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \idx[1]_i_2__1_n_0\,
      O => \idx[1]_i_1__1_n_0\
    );
\idx[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \idx[3]_i_4__1_n_0\,
      I1 => \en[9][0]_i_3__1_n_0\,
      I2 => \en[10][0]_i_3__1_n_0\,
      I3 => \idx1__1\,
      O => \idx[1]_i_2__1_n_0\
    );
\idx[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04404040"
    )
        port map (
      I0 => \idx[3]_i_4__1_n_0\,
      I1 => \idx1__1\,
      I2 => \idx_reg_n_0_[2]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[1]\,
      O => \idx[2]_i_1__1_n_0\
    );
\idx[3]_fret_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \idx[1]_i_2__1_n_0\,
      I1 => \idx[2]_i_1__1_n_0\,
      I2 => \idx[3]_i_2__1_n_0\,
      I3 => idx,
      I4 => \idx_reg[3]_fret_n_0\,
      O => \idx[3]_fret_i_1__1_n_0\
    );
\idx[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(4),
      I2 => arb_state(1),
      I3 => \idx[3]_i_3__1_n_0\,
      O => idx
    );
\idx[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \idx[3]_i_4__1_n_0\,
      I1 => \idx1__1\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \idx_reg_n_0_[2]\,
      O => \idx[3]_i_2__1_n_0\
    );
\idx[3]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => arb_state(2),
      I1 => arb_state(3),
      O => \idx[3]_i_3__1_n_0\
    );
\idx[3]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \en_reg_n_0_[10][0]\,
      I1 => \en_reg_n_0_[10][1]\,
      O => \idx[3]_i_4__1_n_0\
    );
\idx[3]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAAAAA"
    )
        port map (
      I0 => needService,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[3]\,
      O => \idx1__1\
    );
\idx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \idx[0]_i_1__1_n_0\,
      Q => \idx_reg_n_0_[0]\,
      R => rrst
    );
\idx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_i_1__1_n_0\,
      Q => \idx_reg_n_0_[1]\,
      R => rrst
    );
\idx_reg[1]_fret\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_fret_i_1__1_n_0\,
      Q => \idx_reg[1]_fret_n_0\,
      R => rrst
    );
\idx_reg[1]_fret__0\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_fret__0_i_1__1_n_0\,
      Q => \idx_reg[1]_fret__0_n_0\,
      R => rrst
    );
\idx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => idx,
      D => \idx[2]_i_1__1_n_0\,
      Q => \idx_reg_n_0_[2]\,
      R => rrst
    );
\idx_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => idx,
      D => \idx[3]_i_2__1_n_0\,
      Q => \idx_reg_n_0_[3]\,
      R => rrst
    );
\idx_reg[3]_fret\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \idx[3]_fret_i_1__1_n_0\,
      Q => \idx_reg[3]_fret_n_0\,
      R => rrst
    );
\needService_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \en_reg_n_0_[9][0]\,
      I1 => \en_reg_n_0_[10][0]\,
      I2 => \en_reg[1]_2\(1),
      I3 => \en_reg[1]_2\(0),
      I4 => \needService_i_2__1_n_0\,
      I5 => \needService_i_3__5_n_0\,
      O => \needService_i_1__1_n_0\
    );
\needService_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \en_reg_n_0_[8][0]\,
      I1 => \en_reg_n_0_[3][0]\,
      I2 => \en_reg[0]_3\(0),
      I3 => \en_reg[0]_3\(1),
      I4 => \en_reg_n_0_[7][0]\,
      O => \needService_i_2__1_n_0\
    );
\needService_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \en_reg[5]_1\(0),
      I1 => \en_reg[5]_1\(1),
      I2 => \en_reg_n_0_[4][0]\,
      I3 => \en_reg_n_0_[2][0]\,
      I4 => \en_reg[6]_0\(0),
      I5 => \en_reg[6]_0\(1),
      O => \needService_i_3__5_n_0\
    );
needService_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \needService_i_1__1_n_0\,
      Q => needService,
      R => rrst
    );
\request[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txrate_is_zero_r1,
      I1 => txrate_is_zero_r2,
      O => p_0_out(9)
    );
\request[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MSTTXRESET_r1,
      I1 => MSTTXRESET_r2,
      O => p_0_out(0)
    );
\request[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MSTTXRESET_r2,
      I1 => MSTTXRESET_r1,
      O => p_0_out(1)
    );
\request[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXPRERATECHANGE_r1,
      I1 => TXPRERATECHANGE_r2,
      O => p_0_out(2)
    );
\request[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXPRERATECHANGE_r2,
      I1 => TXPRERATECHANGE_r1,
      O => p_0_out(3)
    );
\request[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXDATAPATHRESET_r1,
      I1 => TXDATAPATHRESET_r2,
      O => p_0_out(4)
    );
\request[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXDATAPATHRESET_r2,
      I1 => TXDATAPATHRESET_r1,
      O => p_0_out(5)
    );
\request[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXLANEDESKEW_r1,
      I1 => TXLANEDESKEW_r2,
      O => p_0_out(6)
    );
\request[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txprbssel_en_r1,
      I1 => txprbssel_en_r2,
      O => p_0_out(7)
    );
\request[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txprbssel_en_r2,
      I1 => txprbssel_en_r1,
      O => p_0_out(8)
    );
\request_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(9),
      Q => \p_0_in__2\,
      R => rrst
    );
\request_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(0),
      Q => request(1),
      R => rrst
    );
\request_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(1),
      Q => request(2),
      R => rrst
    );
\request_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(2),
      Q => request(3),
      R => rrst
    );
\request_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(3),
      Q => request(4),
      R => rrst
    );
\request_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(4),
      Q => request(5),
      R => rrst
    );
\request_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(5),
      Q => request(6),
      R => rrst
    );
\request_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(6),
      Q => request(7),
      R => rrst
    );
\request_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(7),
      Q => request(8),
      R => rrst
    );
\request_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(8),
      Q => request(9),
      R => rrst
    );
\synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__138\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRBSSEL_sync(0),
      src_rst => '0'
    );
\synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__139\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRBSSEL_sync(1),
      src_rst => '0'
    );
\synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__140\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRBSSEL_sync(2),
      src_rst => '0'
    );
\synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__141\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRBSSEL_sync(3),
      src_rst => '0'
    );
\synch_vec_txrate[0].TXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__130\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(0),
      src_rst => '0'
    );
\synch_vec_txrate[1].TXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__131\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(1),
      src_rst => '0'
    );
\synch_vec_txrate[2].TXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__132\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(2),
      src_rst => '0'
    );
\synch_vec_txrate[3].TXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__133\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(3),
      src_rst => '0'
    );
\synch_vec_txrate[4].TXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__134\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(4),
      src_rst => '0'
    );
\synch_vec_txrate[5].TXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__135\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(5),
      src_rst => '0'
    );
\synch_vec_txrate[6].TXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__136\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(6),
      src_rst => '0'
    );
\synch_vec_txrate[7].TXRATE_xpm_internal_sync\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__parameterized0__137\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(7),
      src_rst => '0'
    );
\txprbs_counter[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \txprbs_counter__0\(0),
      I1 => \txprbs_counter[3]_i_3__1_n_0\,
      I2 => txprbs_state(1),
      O => \txprbs_counter[0]_i_1__1_n_0\
    );
\txprbs_counter[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \txprbs_counter__0\(0),
      I1 => \txprbs_counter__0\(1),
      I2 => \txprbs_counter[3]_i_3__1_n_0\,
      I3 => txprbs_state(1),
      O => \txprbs_counter[1]_i_1__1_n_0\
    );
\txprbs_counter[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007800"
    )
        port map (
      I0 => \txprbs_counter__0\(0),
      I1 => \txprbs_counter__0\(1),
      I2 => \txprbs_counter__0\(2),
      I3 => \txprbs_counter[3]_i_3__1_n_0\,
      I4 => txprbs_state(1),
      O => \txprbs_counter[2]_i_1__1_n_0\
    );
\txprbs_counter[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => txprbs_state(0),
      I1 => txprbs_state(1),
      O => txprbs_counter
    );
\txprbs_counter[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F800000"
    )
        port map (
      I0 => \txprbs_counter__0\(1),
      I1 => \txprbs_counter__0\(0),
      I2 => \txprbs_counter__0\(2),
      I3 => \txprbs_counter_reg_n_0_[3]\,
      I4 => \txprbs_counter[3]_i_3__1_n_0\,
      I5 => txprbs_state(1),
      O => \txprbs_counter[3]_i_2__1_n_0\
    );
\txprbs_counter[3]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => TXPRBSSEL_r1(3),
      I1 => TXPRBSSEL_r2(3),
      I2 => \txprbs_counter[3]_i_4__1_n_0\,
      O => \txprbs_counter[3]_i_3__1_n_0\
    );
\txprbs_counter[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => TXPRBSSEL_r1(0),
      I1 => TXPRBSSEL_r2(0),
      I2 => TXPRBSSEL_r2(2),
      I3 => TXPRBSSEL_r1(2),
      I4 => TXPRBSSEL_r2(1),
      I5 => TXPRBSSEL_r1(1),
      O => \txprbs_counter[3]_i_4__1_n_0\
    );
\txprbs_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txprbs_counter,
      D => \txprbs_counter[0]_i_1__1_n_0\,
      Q => \txprbs_counter__0\(0),
      R => rrst
    );
\txprbs_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txprbs_counter,
      D => \txprbs_counter[1]_i_1__1_n_0\,
      Q => \txprbs_counter__0\(1),
      R => rrst
    );
\txprbs_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txprbs_counter,
      D => \txprbs_counter[2]_i_1__1_n_0\,
      Q => \txprbs_counter__0\(2),
      R => rrst
    );
\txprbs_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txprbs_counter,
      D => \txprbs_counter[3]_i_2__1_n_0\,
      Q => \txprbs_counter_reg_n_0_[3]\,
      R => rrst
    );
\txprbs_state[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => txprbs_state(0),
      I1 => txprbs_state(1),
      I2 => \txprbs_counter_reg_n_0_[3]\,
      O => p_0_in(0)
    );
\txprbs_state[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => txprbs_state(1),
      I1 => txprbs_state(0),
      I2 => \txprbs_counter_reg_n_0_[3]\,
      O => p_0_in(1)
    );
\txprbs_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => p_0_in(0),
      Q => txprbs_state(0),
      S => rrst
    );
\txprbs_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => p_0_in(1),
      Q => txprbs_state(1),
      R => rrst
    );
txprbssel_en_r10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => txprbssel_r(1),
      I1 => txprbssel_r(0),
      I2 => txprbssel_r(3),
      I3 => txprbssel_r(2),
      O => txprbssel_en_r10_n_0
    );
txprbssel_en_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => txprbssel_en_r10_n_0,
      Q => txprbssel_en_r1,
      R => rrst
    );
txprbssel_en_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => txprbssel_en_r1,
      Q => txprbssel_en_r2,
      R => rrst
    );
\txprbssel_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txprbssel_stable__0\(0),
      Q => txprbssel_r(0),
      R => rrst
    );
\txprbssel_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txprbssel_stable__0\(1),
      Q => txprbssel_r(1),
      R => rrst
    );
\txprbssel_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txprbssel_stable__0\(2),
      Q => txprbssel_r(2),
      R => rrst
    );
\txprbssel_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txprbssel_stable__0\(3),
      Q => txprbssel_r(3),
      R => rrst
    );
\txprbssel_stable[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txprbs_state(1),
      I1 => txprbs_state(0),
      O => \txprbssel_stable[3]_i_1__1_n_0\
    );
\txprbssel_stable_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \txprbssel_stable[3]_i_1__1_n_0\,
      D => TXPRBSSEL_r2(0),
      Q => \txprbssel_stable__0\(0),
      R => rrst
    );
\txprbssel_stable_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \txprbssel_stable[3]_i_1__1_n_0\,
      D => TXPRBSSEL_r2(1),
      Q => \txprbssel_stable__0\(1),
      R => rrst
    );
\txprbssel_stable_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \txprbssel_stable[3]_i_1__1_n_0\,
      D => TXPRBSSEL_r2(2),
      Q => \txprbssel_stable__0\(2),
      R => rrst
    );
\txprbssel_stable_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \txprbssel_stable[3]_i_1__1_n_0\,
      D => TXPRBSSEL_r2(3),
      Q => \txprbssel_stable__0\(3),
      R => rrst
    );
\txrate_counter[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => txrate_state(2),
      I1 => \txrate_counter__0\(0),
      I2 => \txrate_state[3]_i_2__1_n_0\,
      O => \txrate_counter[0]_i_1__1_n_0\
    );
\txrate_counter[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => txrate_state(2),
      I1 => \txrate_state[3]_i_2__1_n_0\,
      I2 => \txrate_counter__0\(0),
      I3 => \txrate_counter__0\(1),
      O => \txrate_counter[1]_i_1__1_n_0\
    );
\txrate_counter[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222000"
    )
        port map (
      I0 => txrate_state(2),
      I1 => \txrate_state[3]_i_2__1_n_0\,
      I2 => \txrate_counter__0\(0),
      I3 => \txrate_counter__0\(1),
      I4 => \txrate_counter__0\(2),
      O => \txrate_counter[2]_i_1__1_n_0\
    );
\txrate_counter[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0114"
    )
        port map (
      I0 => \txrate_state_reg_n_0_[3]\,
      I1 => txrate_state(1),
      I2 => txrate_state(2),
      I3 => txrate_state(0),
      O => txrate_counter
    );
\txrate_counter[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222220000000"
    )
        port map (
      I0 => txrate_state(2),
      I1 => \txrate_state[3]_i_2__1_n_0\,
      I2 => \txrate_counter__0\(1),
      I3 => \txrate_counter__0\(0),
      I4 => \txrate_counter__0\(2),
      I5 => \txrate_counter_reg_n_0_[3]\,
      O => \txrate_counter[3]_i_2__1_n_0\
    );
\txrate_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txrate_counter,
      D => \txrate_counter[0]_i_1__1_n_0\,
      Q => \txrate_counter__0\(0),
      R => rrst
    );
\txrate_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txrate_counter,
      D => \txrate_counter[1]_i_1__1_n_0\,
      Q => \txrate_counter__0\(1),
      R => rrst
    );
\txrate_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txrate_counter,
      D => \txrate_counter[2]_i_1__1_n_0\,
      Q => \txrate_counter__0\(2),
      R => rrst
    );
\txrate_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txrate_counter,
      D => \txrate_counter[3]_i_2__1_n_0\,
      Q => \txrate_counter_reg_n_0_[3]\,
      R => rrst
    );
\txrate_is_zero_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0010"
    )
        port map (
      I0 => txrate_state(2),
      I1 => txrate_state(0),
      I2 => \txrate_state_reg_n_0_[3]\,
      I3 => txrate_state(1),
      I4 => \txrate_is_zero__0\,
      O => \txrate_is_zero_i_1__1_n_0\
    );
txrate_is_zero_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txrate_is_zero__0\,
      Q => txrate_is_zero_r1,
      R => rrst
    );
txrate_is_zero_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => txrate_is_zero_r1,
      Q => txrate_is_zero_r2,
      R => rrst
    );
txrate_is_zero_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txrate_is_zero_i_1__1_n_0\,
      Q => \txrate_is_zero__0\,
      R => rrst
    );
\txrate_state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFEBEB"
    )
        port map (
      I0 => \txrate_state_reg_n_0_[3]\,
      I1 => txrate_state(1),
      I2 => txrate_state(2),
      I3 => \txrate_state[1]_i_2__1_n_0\,
      I4 => txrate_state(0),
      O => \p_0_in__0\(0)
    );
\txrate_state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000303088"
    )
        port map (
      I0 => \txrate_state[1]_i_2__1_n_0\,
      I1 => txrate_state(0),
      I2 => \txrate_state[3]_i_2__1_n_0\,
      I3 => txrate_state(2),
      I4 => txrate_state(1),
      I5 => \txrate_state_reg_n_0_[3]\,
      O => \p_0_in__0\(1)
    );
\txrate_state[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => TXRATE_r1(7),
      I1 => TXRATE_r2(7),
      I2 => TXRATE_r1(6),
      I3 => TXRATE_r2(6),
      I4 => \txrate_state[1]_i_3__1_n_0\,
      I5 => \txrate_state[1]_i_4__1_n_0\,
      O => \txrate_state[1]_i_2__1_n_0\
    );
\txrate_state[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => TXRATE_r2(3),
      I1 => TXRATE_r1(3),
      I2 => TXRATE_r1(5),
      I3 => TXRATE_r2(5),
      I4 => TXRATE_r1(4),
      I5 => TXRATE_r2(4),
      O => \txrate_state[1]_i_3__1_n_0\
    );
\txrate_state[1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => TXRATE_r2(0),
      I1 => TXRATE_r1(0),
      I2 => TXRATE_r1(2),
      I3 => TXRATE_r2(2),
      I4 => TXRATE_r1(1),
      I5 => TXRATE_r2(1),
      O => \txrate_state[1]_i_4__1_n_0\
    );
\txrate_state[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000510"
    )
        port map (
      I0 => \txrate_state[3]_i_2__1_n_0\,
      I1 => \txrate_counter_reg_n_0_[3]\,
      I2 => txrate_state(2),
      I3 => txrate_state(1),
      I4 => txrate_state(0),
      I5 => \txrate_state_reg_n_0_[3]\,
      O => \txrate_state[2]_i_1__1_n_0\
    );
\txrate_state[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => txrate_state(1),
      I1 => \txrate_state[3]_i_2__1_n_0\,
      I2 => \txrate_counter_reg_n_0_[3]\,
      I3 => txrate_state(2),
      I4 => \txrate_state_reg_n_0_[3]\,
      I5 => txrate_state(0),
      O => \p_0_in__0\(3)
    );
\txrate_state[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => TXRATE_r2(0),
      I1 => TXRATE_r2(1),
      I2 => TXRATE_r2(2),
      I3 => TXRATE_r2(3),
      I4 => \txrate_state[3]_i_3__1_n_0\,
      O => \txrate_state[3]_i_2__1_n_0\
    );
\txrate_state[3]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => TXRATE_r2(6),
      I1 => TXRATE_r2(7),
      I2 => TXRATE_r2(5),
      I3 => TXRATE_r2(4),
      O => \txrate_state[3]_i_3__1_n_0\
    );
\txrate_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => txrate_state(0),
      S => rrst
    );
\txrate_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => txrate_state(1),
      R => rrst
    );
\txrate_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \txrate_state[2]_i_1__1_n_0\,
      Q => txrate_state(2),
      R => rrst
    );
\txrate_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \txrate_state_reg_n_0_[3]\,
      R => rrst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_reset_ip is
  port (
    INTF0_rst_tx_done_out : out STD_LOGIC;
    gtwiz_reset_rx_done_out : out STD_LOGIC;
    mst_tx_reset : out STD_LOGIC;
    mst_rx_reset : out STD_LOGIC;
    mst_tx_dp_reset : out STD_LOGIC;
    mst_rx_dp_reset : out STD_LOGIC;
    ch0_txuserrdy : out STD_LOGIC;
    ch0_rxuserrdy : out STD_LOGIC;
    INTF0_RX_clr_out : out STD_LOGIC;
    INTF0_RX_clrb_leaf_out : out STD_LOGIC;
    INTF0_TX_clr_out : out STD_LOGIC;
    INTF0_TX_clrb_leaf_out : out STD_LOGIC;
    INTF0_rst_all_in : in STD_LOGIC;
    gtwiz_freerun_clk : in STD_LOGIC;
    INTF0_rst_tx_datapath_in : in STD_LOGIC;
    INTF0_rst_tx_pll_and_datapath_in : in STD_LOGIC;
    INTF0_rst_rx_datapath_in : in STD_LOGIC;
    INTF0_rst_rx_pll_and_datapath_in : in STD_LOGIC;
    gtpowergood : in STD_LOGIC;
    mst_tx_resetdone : in STD_LOGIC;
    mst_rx_resetdone : in STD_LOGIC;
    gtwiz_reset_userclk_tx_active_in : in STD_LOGIC;
    gtwiz_reset_userclk_rx_active_in : in STD_LOGIC
  );
end extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_reset_ip;

architecture STRUCTURE of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_reset_ip is
  signal \FSM_onehot_rx_sm_bufg_rst[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rx_sm_bufg_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_rx_sm_bufg_rst_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_rx_sm_bufg_rst_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_tx_sm_bufg_rst[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_tx_sm_bufg_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_tx_sm_bufg_rst_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_tx_sm_bufg_rst_reg_n_0_[2]\ : STD_LOGIC;
  signal \^intf0_rx_clr_out\ : STD_LOGIC;
  signal \^intf0_rx_clrb_leaf_out\ : STD_LOGIC;
  signal \^intf0_tx_clr_out\ : STD_LOGIC;
  signal \^intf0_tx_clrb_leaf_out\ : STD_LOGIC;
  signal \^intf0_rst_tx_done_out\ : STD_LOGIC;
  signal \^gtwiz_reset_rx_done_out\ : STD_LOGIC;
  signal gtwiz_reset_userclk_rx_active_sync : STD_LOGIC;
  signal gtwiz_reset_userclk_tx_active_sync : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rx_clr_cnt : STD_LOGIC;
  signal \rx_clr_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_clr_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \rx_clr_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \rx_clr_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \rx_clr_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_clr_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_clr_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \rx_clr_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal rx_clr_out_i_1_n_0 : STD_LOGIC;
  signal rx_clr_out_i_2_n_0 : STD_LOGIC;
  signal rx_clrb_leaf_out_i_1_n_0 : STD_LOGIC;
  signal \rx_sm_bufg_rst__2\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal tx_clr_cnt : STD_LOGIC;
  signal \tx_clr_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \tx_clr_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \tx_clr_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \tx_clr_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \tx_clr_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_clr_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \tx_clr_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \tx_clr_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal tx_clr_out_i_1_n_0 : STD_LOGIC;
  signal tx_clr_out_i_2_n_0 : STD_LOGIC;
  signal tx_clrb_leaf_out_i_1_n_0 : STD_LOGIC;
  signal \tx_sm_bufg_rst__2\ : STD_LOGIC;
  signal \use_master_reset.gtpowergood_sync_master\ : STD_LOGIC;
  signal \use_master_reset.gtwiz_reset_sync_master\ : STD_LOGIC;
  signal \use_master_reset.gtwiz_rx_dp_reset_sync_master\ : STD_LOGIC;
  signal \use_master_reset.gtwiz_rx_reset_sync_master\ : STD_LOGIC;
  signal \use_master_reset.gtwiz_tx_dp_reset_sync_master\ : STD_LOGIC;
  signal \use_master_reset.gtwiz_tx_reset_sync_master\ : STD_LOGIC;
  signal \use_master_reset.mst_tx_dp_reset_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.mst_tx_reset_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.rx_userrdy_dly_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.rx_userrdy_dly_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.rx_userrdy_dly_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.rx_userrdy_dly_ctr[3]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.rx_userrdy_dly_ctr[4]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.rx_userrdy_dly_ctr[4]_i_2_n_0\ : STD_LOGIC;
  signal \use_master_reset.rx_userrdy_dly_ctr_reg_n_0_[0]\ : STD_LOGIC;
  signal \use_master_reset.rx_userrdy_dly_ctr_reg_n_0_[1]\ : STD_LOGIC;
  signal \use_master_reset.rx_userrdy_dly_ctr_reg_n_0_[2]\ : STD_LOGIC;
  signal \use_master_reset.rx_userrdy_dly_ctr_reg_n_0_[3]\ : STD_LOGIC;
  signal \use_master_reset.rx_userrdy_dly_ctr_reg_n_0_[4]\ : STD_LOGIC;
  signal \use_master_reset.rxuserrdy_out_int_dly_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.rxuserrdy_out_int_dly_reg_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_clr_rx\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_clr_rx_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_clr_rx_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_clr_tx\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_clr_tx_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_clr_tx_i_2_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_3_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_4_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_5_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_6_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_7_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_8_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[10]_i_2_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[10]_i_2_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[18]_i_2_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[18]_i_2_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[18]_i_2_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_2_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_3_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_3_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_3_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[2]_i_2_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx[0]_i_3_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx[0]_i_4_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx[0]_i_5_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx[0]_i_6_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx[0]_i_7_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx[0]_i_8_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[10]_i_2_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[10]_i_2_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[18]_i_2_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[18]_i_2_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[18]_i_2_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_2_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_3_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_3_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_3_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[2]_i_2_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_sat_rx\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_sat_rx_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_sat_tx\ : STD_LOGIC;
  signal \use_master_reset.sm_mstresetdone_timer_sat_tx_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_master_rx\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_master_rx[0]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_master_rx[1]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_master_rx[2]_fret__0_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_master_rx[2]_fret__1_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_master_rx[2]_fret_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_master_rx[2]_i_2_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_master_rx[2]_i_3_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_master_rx[2]_i_4_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_master_rx[2]_i_5_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_master_rx[2]_i_6_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_master_rx_reg[2]_fret__0_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_master_rx_reg[2]_fret__1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_master_rx_reg[2]_fret_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_master_rx_reg_n_0_[0]\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_master_rx_reg_n_0_[1]\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_master_rx_reg_n_0_[2]\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_master_tx\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_master_tx[0]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_master_tx[1]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_master_tx[2]_i_2_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_master_tx[2]_i_3_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_master_tx[2]_i_4_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_master_tx_reg_n_0_[0]\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_master_tx_reg_n_0_[1]\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_master_tx_reg_n_0_[2]\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_timer_clr_master_rx\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_timer_clr_master_rx_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_timer_clr_master_rx_i_3_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_timer_clr_master_tx\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_timer_clr_master_tx_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_timer_clr_master_tx_i_2_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_timer_clr_master_tx_i_3_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_timer_clr_master_tx_i_4_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_timer_ctr_master_rx\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \use_master_reset.sm_reset_all_timer_ctr_master_rx0_inferred__0/i___0_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_timer_ctr_master_rx0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_timer_ctr_master_rx[0]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_timer_ctr_master_rx[1]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_timer_ctr_master_rx[2]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_timer_ctr_master_tx\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \use_master_reset.sm_reset_all_timer_ctr_master_tx0_inferred__0/i___0_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_timer_ctr_master_tx0_inferred__0/i___1_n_0\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_timer_sat_master_rx\ : STD_LOGIC;
  signal \use_master_reset.sm_reset_all_timer_sat_master_tx\ : STD_LOGIC;
  signal \use_master_reset.tx_userrdy_dly_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.tx_userrdy_dly_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.tx_userrdy_dly_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.tx_userrdy_dly_ctr[3]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.tx_userrdy_dly_ctr[4]_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.tx_userrdy_dly_ctr[4]_i_2_n_0\ : STD_LOGIC;
  signal \use_master_reset.tx_userrdy_dly_ctr_reg_n_0_[0]\ : STD_LOGIC;
  signal \use_master_reset.tx_userrdy_dly_ctr_reg_n_0_[1]\ : STD_LOGIC;
  signal \use_master_reset.tx_userrdy_dly_ctr_reg_n_0_[2]\ : STD_LOGIC;
  signal \use_master_reset.tx_userrdy_dly_ctr_reg_n_0_[3]\ : STD_LOGIC;
  signal \use_master_reset.tx_userrdy_dly_ctr_reg_n_0_[4]\ : STD_LOGIC;
  signal \use_master_reset.txuserrdy_out_int_dly_i_1_n_0\ : STD_LOGIC;
  signal \use_master_reset.txuserrdy_out_int_dly_i_2_n_0\ : STD_LOGIC;
  signal \use_master_reset.txuserrdy_out_int_dly_reg_n_0\ : STD_LOGIC;
  signal \NLW_use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_2_COUTF_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_2_COUTH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_2_CYE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_2_CYF_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_2_CYG_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_2_CYH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_2_GEE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_2_GEF_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_2_GEG_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_2_GEH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_2_PROPE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_2_PROPF_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_2_PROPG_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_2_PROPH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_2_COUTF_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_2_COUTH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_2_CYE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_2_CYF_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_2_CYG_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_2_CYH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_2_GEE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_2_GEF_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_2_GEG_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_2_GEH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_2_PROPE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_2_PROPF_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_2_PROPG_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_2_PROPH_UNCONNECTED\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rx_sm_bufg_rst_reg[0]\ : label is "iSTATE:1000,ST_RX_BUFG_RST_INIT:0001,ST_RX_BUFG_RST_CLRB_LEAF_RELEASE:0010,ST_RX_BUFG_RST_CLR_RELEASE:0100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rx_sm_bufg_rst_reg[1]\ : label is "iSTATE:1000,ST_RX_BUFG_RST_INIT:0001,ST_RX_BUFG_RST_CLRB_LEAF_RELEASE:0010,ST_RX_BUFG_RST_CLR_RELEASE:0100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rx_sm_bufg_rst_reg[2]\ : label is "iSTATE:1000,ST_RX_BUFG_RST_INIT:0001,ST_RX_BUFG_RST_CLRB_LEAF_RELEASE:0010,ST_RX_BUFG_RST_CLR_RELEASE:0100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_tx_sm_bufg_rst_reg[0]\ : label is "iSTATE:1000,ST_TX_BUFG_RST_INIT:0001,ST_TX_BUFG_RST_CLRB_LEAF_RELEASE:0010,ST_TX_BUFG_RST_CLR_RELEASE:0100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_tx_sm_bufg_rst_reg[1]\ : label is "iSTATE:1000,ST_TX_BUFG_RST_INIT:0001,ST_TX_BUFG_RST_CLRB_LEAF_RELEASE:0010,ST_TX_BUFG_RST_CLR_RELEASE:0100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_tx_sm_bufg_rst_reg[2]\ : label is "iSTATE:1000,ST_TX_BUFG_RST_INIT:0001,ST_TX_BUFG_RST_CLRB_LEAF_RELEASE:0010,ST_TX_BUFG_RST_CLR_RELEASE:0100,";
  attribute DEF_VAL : string;
  attribute DEF_VAL of extended_phy_layer_gtwiz_versal_0_0_bit_synchronizer_gtwiz_reset_rx_active_inst : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of extended_phy_layer_gtwiz_versal_0_0_bit_synchronizer_gtwiz_reset_rx_active_inst : label is 3;
  attribute INIT : string;
  attribute INIT of extended_phy_layer_gtwiz_versal_0_0_bit_synchronizer_gtwiz_reset_rx_active_inst : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of extended_phy_layer_gtwiz_versal_0_0_bit_synchronizer_gtwiz_reset_rx_active_inst : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of extended_phy_layer_gtwiz_versal_0_0_bit_synchronizer_gtwiz_reset_rx_active_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of extended_phy_layer_gtwiz_versal_0_0_bit_synchronizer_gtwiz_reset_rx_active_inst : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of extended_phy_layer_gtwiz_versal_0_0_bit_synchronizer_gtwiz_reset_rx_active_inst : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of extended_phy_layer_gtwiz_versal_0_0_bit_synchronizer_gtwiz_reset_rx_active_inst : label is "TRUE";
  attribute DEF_VAL of extended_phy_layer_gtwiz_versal_0_0_bit_synchronizer_gtwiz_reset_userclk_tx_active_inst : label is "1'b0";
  attribute DEST_SYNC_FF of extended_phy_layer_gtwiz_versal_0_0_bit_synchronizer_gtwiz_reset_userclk_tx_active_inst : label is 3;
  attribute INIT of extended_phy_layer_gtwiz_versal_0_0_bit_synchronizer_gtwiz_reset_userclk_tx_active_inst : label is "0";
  attribute INIT_SYNC_FF of extended_phy_layer_gtwiz_versal_0_0_bit_synchronizer_gtwiz_reset_userclk_tx_active_inst : label is 0;
  attribute SIM_ASSERT_CHK of extended_phy_layer_gtwiz_versal_0_0_bit_synchronizer_gtwiz_reset_userclk_tx_active_inst : label is 0;
  attribute VERSION of extended_phy_layer_gtwiz_versal_0_0_bit_synchronizer_gtwiz_reset_userclk_tx_active_inst : label is 0;
  attribute XPM_CDC of extended_phy_layer_gtwiz_versal_0_0_bit_synchronizer_gtwiz_reset_userclk_tx_active_inst : label is "SYNC_RST";
  attribute XPM_MODULE of extended_phy_layer_gtwiz_versal_0_0_bit_synchronizer_gtwiz_reset_userclk_tx_active_inst : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of gt_quad_base_0_inst_i_2 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rx_clr_cnt[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \rx_clr_cnt[2]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \rx_clr_cnt[3]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of rx_clr_out_i_3 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \tx_clr_cnt[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \tx_clr_cnt[2]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \tx_clr_cnt[3]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of tx_clr_out_i_3 : label is "soft_lutpair3";
  attribute DEF_VAL of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_bit_synchronizer_gtpowergood_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_bit_synchronizer_gtpowergood_inst\ : label is 3;
  attribute INIT of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_bit_synchronizer_gtpowergood_inst\ : label is "0";
  attribute INIT_SYNC_FF of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_bit_synchronizer_gtpowergood_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_bit_synchronizer_gtpowergood_inst\ : label is 0;
  attribute VERSION of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_bit_synchronizer_gtpowergood_inst\ : label is 0;
  attribute XPM_CDC of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_bit_synchronizer_gtpowergood_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_bit_synchronizer_gtpowergood_inst\ : label is "TRUE";
  attribute DEF_VAL of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst\ : label is 3;
  attribute INIT_SYNC_FF of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst\ : label is 1;
  attribute VERSION of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst\ : label is 0;
  attribute XPM_CDC of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst\ : label is "TRUE";
  attribute DEF_VAL of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_rx\ : label is "1'b0";
  attribute DEST_SYNC_FF of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_rx\ : label is 3;
  attribute INIT_SYNC_FF of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_rx\ : label is 0;
  attribute INV_DEF_VAL of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_rx\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_rx\ : label is 1;
  attribute VERSION of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_rx\ : label is 0;
  attribute XPM_CDC of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_rx\ : label is "ASYNC_RST";
  attribute XPM_MODULE of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_rx\ : label is "TRUE";
  attribute DEF_VAL of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_rx_1\ : label is "1'b0";
  attribute DEST_SYNC_FF of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_rx_1\ : label is 3;
  attribute INIT of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_rx_1\ : label is "0";
  attribute INIT_SYNC_FF of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_rx_1\ : label is 0;
  attribute SIM_ASSERT_CHK of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_rx_1\ : label is 0;
  attribute VERSION of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_rx_1\ : label is 0;
  attribute XPM_CDC of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_rx_1\ : label is "SYNC_RST";
  attribute XPM_MODULE of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_rx_1\ : label is "TRUE";
  attribute DEF_VAL of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_rx_dp\ : label is "1'b0";
  attribute DEST_SYNC_FF of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_rx_dp\ : label is 3;
  attribute INIT_SYNC_FF of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_rx_dp\ : label is 0;
  attribute INV_DEF_VAL of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_rx_dp\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_rx_dp\ : label is 1;
  attribute VERSION of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_rx_dp\ : label is 0;
  attribute XPM_CDC of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_rx_dp\ : label is "ASYNC_RST";
  attribute XPM_MODULE of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_rx_dp\ : label is "TRUE";
  attribute DEF_VAL of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_tx\ : label is "1'b0";
  attribute DEST_SYNC_FF of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_tx\ : label is 3;
  attribute INIT_SYNC_FF of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_tx\ : label is 0;
  attribute INV_DEF_VAL of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_tx\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_tx\ : label is 1;
  attribute VERSION of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_tx\ : label is 0;
  attribute XPM_CDC of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_tx\ : label is "ASYNC_RST";
  attribute XPM_MODULE of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_tx\ : label is "TRUE";
  attribute DEF_VAL of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_tx_1\ : label is "1'b0";
  attribute DEST_SYNC_FF of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_tx_1\ : label is 3;
  attribute INIT of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_tx_1\ : label is "0";
  attribute INIT_SYNC_FF of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_tx_1\ : label is 0;
  attribute SIM_ASSERT_CHK of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_tx_1\ : label is 0;
  attribute VERSION of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_tx_1\ : label is 0;
  attribute XPM_CDC of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_tx_1\ : label is "SYNC_RST";
  attribute XPM_MODULE of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_tx_1\ : label is "TRUE";
  attribute DEF_VAL of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_tx_dp\ : label is "1'b0";
  attribute DEST_SYNC_FF of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_tx_dp\ : label is 3;
  attribute INIT_SYNC_FF of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_tx_dp\ : label is 0;
  attribute INV_DEF_VAL of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_tx_dp\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_tx_dp\ : label is 1;
  attribute VERSION of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_tx_dp\ : label is 0;
  attribute XPM_CDC of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_tx_dp\ : label is "ASYNC_RST";
  attribute XPM_MODULE of \use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_tx_dp\ : label is "TRUE";
  attribute SOFT_HLUTNM of \use_master_reset.mst_tx_dp_reset_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \use_master_reset.mst_tx_reset_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \use_master_reset.rx_userrdy_dly_ctr[0]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \use_master_reset.rx_userrdy_dly_ctr[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \use_master_reset.rx_userrdy_dly_ctr[2]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \use_master_reset.rx_userrdy_dly_ctr[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \use_master_reset.rx_userrdy_dly_ctr[4]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \use_master_reset.rxuserrdy_out_int_dly_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \use_master_reset.sm_mstresetdone_timer_clr_rx_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \use_master_reset.sm_mstresetdone_timer_clr_tx_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \use_master_reset.sm_mstresetdone_timer_clr_tx_i_2\ : label is "soft_lutpair7";
  attribute KEEP : string;
  attribute KEEP of \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_2\ : label is "yes";
  attribute KEEP of \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_2\ : label is "yes";
  attribute SOFT_HLUTNM of \use_master_reset.sm_reset_all_master_rx[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \use_master_reset.sm_reset_all_master_rx[1]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \use_master_reset.sm_reset_all_master_rx[2]_fret__1_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \use_master_reset.sm_reset_all_master_rx[2]_fret_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \use_master_reset.sm_reset_all_master_rx[2]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \use_master_reset.sm_reset_all_master_rx[2]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \use_master_reset.sm_reset_all_master_tx[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \use_master_reset.sm_reset_all_master_tx[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \use_master_reset.sm_reset_all_master_tx[2]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \use_master_reset.sm_reset_all_timer_clr_master_tx_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \use_master_reset.sm_reset_all_timer_clr_master_tx_i_4\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \use_master_reset.sm_reset_all_timer_ctr_master_rx[1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \use_master_reset.sm_reset_all_timer_ctr_master_rx[2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \use_master_reset.sm_reset_all_timer_ctr_master_tx[0]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \use_master_reset.sm_reset_all_timer_ctr_master_tx[1]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \use_master_reset.tx_userrdy_dly_ctr[0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \use_master_reset.tx_userrdy_dly_ctr[1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \use_master_reset.tx_userrdy_dly_ctr[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \use_master_reset.tx_userrdy_dly_ctr[3]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \use_master_reset.tx_userrdy_dly_ctr[4]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \use_master_reset.txuserrdy_out_int_dly_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \use_master_reset.txuserrdy_out_int_dly_i_2\ : label is "soft_lutpair0";
begin
  INTF0_RX_clr_out <= \^intf0_rx_clr_out\;
  INTF0_RX_clrb_leaf_out <= \^intf0_rx_clrb_leaf_out\;
  INTF0_TX_clr_out <= \^intf0_tx_clr_out\;
  INTF0_TX_clrb_leaf_out <= \^intf0_tx_clrb_leaf_out\;
  INTF0_rst_tx_done_out <= \^intf0_rst_tx_done_out\;
  gtwiz_reset_rx_done_out <= \^gtwiz_reset_rx_done_out\;
\FSM_onehot_rx_sm_bufg_rst[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \FSM_onehot_rx_sm_bufg_rst_reg_n_0_[0]\,
      I1 => \FSM_onehot_rx_sm_bufg_rst_reg_n_0_[2]\,
      I2 => \rx_sm_bufg_rst__2\,
      I3 => \FSM_onehot_rx_sm_bufg_rst_reg_n_0_[1]\,
      O => \FSM_onehot_rx_sm_bufg_rst[2]_i_1_n_0\
    );
\FSM_onehot_rx_sm_bufg_rst_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \FSM_onehot_rx_sm_bufg_rst[2]_i_1_n_0\,
      D => '0',
      Q => \FSM_onehot_rx_sm_bufg_rst_reg_n_0_[0]\,
      S => rx_clr_out_i_1_n_0
    );
\FSM_onehot_rx_sm_bufg_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \FSM_onehot_rx_sm_bufg_rst[2]_i_1_n_0\,
      D => \FSM_onehot_rx_sm_bufg_rst_reg_n_0_[0]\,
      Q => \FSM_onehot_rx_sm_bufg_rst_reg_n_0_[1]\,
      R => rx_clr_out_i_1_n_0
    );
\FSM_onehot_rx_sm_bufg_rst_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \FSM_onehot_rx_sm_bufg_rst[2]_i_1_n_0\,
      D => \FSM_onehot_rx_sm_bufg_rst_reg_n_0_[1]\,
      Q => \FSM_onehot_rx_sm_bufg_rst_reg_n_0_[2]\,
      R => rx_clr_out_i_1_n_0
    );
\FSM_onehot_tx_sm_bufg_rst[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \FSM_onehot_tx_sm_bufg_rst_reg_n_0_[0]\,
      I1 => \FSM_onehot_tx_sm_bufg_rst_reg_n_0_[2]\,
      I2 => \tx_sm_bufg_rst__2\,
      I3 => \FSM_onehot_tx_sm_bufg_rst_reg_n_0_[1]\,
      O => \FSM_onehot_tx_sm_bufg_rst[2]_i_1_n_0\
    );
\FSM_onehot_tx_sm_bufg_rst_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \FSM_onehot_tx_sm_bufg_rst[2]_i_1_n_0\,
      D => '0',
      Q => \FSM_onehot_tx_sm_bufg_rst_reg_n_0_[0]\,
      S => tx_clr_out_i_1_n_0
    );
\FSM_onehot_tx_sm_bufg_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \FSM_onehot_tx_sm_bufg_rst[2]_i_1_n_0\,
      D => \FSM_onehot_tx_sm_bufg_rst_reg_n_0_[0]\,
      Q => \FSM_onehot_tx_sm_bufg_rst_reg_n_0_[1]\,
      R => tx_clr_out_i_1_n_0
    );
\FSM_onehot_tx_sm_bufg_rst_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \FSM_onehot_tx_sm_bufg_rst[2]_i_1_n_0\,
      D => \FSM_onehot_tx_sm_bufg_rst_reg_n_0_[1]\,
      Q => \FSM_onehot_tx_sm_bufg_rst_reg_n_0_[2]\,
      R => tx_clr_out_i_1_n_0
    );
extended_phy_layer_gtwiz_versal_0_0_bit_synchronizer_gtwiz_reset_rx_active_inst: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__17\
     port map (
      dest_clk => gtwiz_freerun_clk,
      dest_rst => gtwiz_reset_userclk_rx_active_sync,
      src_rst => gtwiz_reset_userclk_rx_active_in
    );
extended_phy_layer_gtwiz_versal_0_0_bit_synchronizer_gtwiz_reset_userclk_tx_active_inst: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__16\
     port map (
      dest_clk => gtwiz_freerun_clk,
      dest_rst => gtwiz_reset_userclk_tx_active_sync,
      src_rst => gtwiz_reset_userclk_tx_active_in
    );
gt_quad_base_0_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gtwiz_reset_userclk_tx_active_sync,
      I1 => \use_master_reset.txuserrdy_out_int_dly_reg_n_0\,
      O => ch0_txuserrdy
    );
gt_quad_base_0_inst_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gtwiz_reset_userclk_rx_active_sync,
      I1 => \use_master_reset.rxuserrdy_out_int_dly_reg_n_0\,
      O => ch0_rxuserrdy
    );
\rx_clr_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_rx_sm_bufg_rst_reg_n_0_[2]\,
      I1 => \rx_clr_cnt_reg_n_0_[0]\,
      O => \rx_clr_cnt[0]_i_1_n_0\
    );
\rx_clr_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \FSM_onehot_rx_sm_bufg_rst_reg_n_0_[2]\,
      I1 => \rx_clr_cnt_reg_n_0_[1]\,
      I2 => \rx_clr_cnt_reg_n_0_[0]\,
      O => \rx_clr_cnt[1]_i_1_n_0\
    );
\rx_clr_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \rx_clr_cnt_reg_n_0_[1]\,
      I1 => \rx_clr_cnt_reg_n_0_[0]\,
      I2 => \FSM_onehot_rx_sm_bufg_rst_reg_n_0_[2]\,
      I3 => \rx_clr_cnt_reg_n_0_[2]\,
      O => \rx_clr_cnt[2]_i_1_n_0\
    );
\rx_clr_cnt[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_rx_sm_bufg_rst_reg_n_0_[1]\,
      I1 => \FSM_onehot_rx_sm_bufg_rst_reg_n_0_[2]\,
      O => rx_clr_cnt
    );
\rx_clr_cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7080F000"
    )
        port map (
      I0 => \rx_clr_cnt_reg_n_0_[1]\,
      I1 => \rx_clr_cnt_reg_n_0_[0]\,
      I2 => \FSM_onehot_rx_sm_bufg_rst_reg_n_0_[2]\,
      I3 => \rx_clr_cnt_reg_n_0_[3]\,
      I4 => \rx_clr_cnt_reg_n_0_[2]\,
      O => \rx_clr_cnt[3]_i_2_n_0\
    );
\rx_clr_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => rx_clr_cnt,
      D => \rx_clr_cnt[0]_i_1_n_0\,
      Q => \rx_clr_cnt_reg_n_0_[0]\,
      R => rx_clr_out_i_1_n_0
    );
\rx_clr_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => rx_clr_cnt,
      D => \rx_clr_cnt[1]_i_1_n_0\,
      Q => \rx_clr_cnt_reg_n_0_[1]\,
      R => rx_clr_out_i_1_n_0
    );
\rx_clr_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => rx_clr_cnt,
      D => \rx_clr_cnt[2]_i_1_n_0\,
      Q => \rx_clr_cnt_reg_n_0_[2]\,
      R => rx_clr_out_i_1_n_0
    );
\rx_clr_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => rx_clr_cnt,
      D => \rx_clr_cnt[3]_i_2_n_0\,
      Q => \rx_clr_cnt_reg_n_0_[3]\,
      R => rx_clr_out_i_1_n_0
    );
rx_clr_out_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gtwiz_reset_userclk_rx_active_sync,
      O => rx_clr_out_i_1_n_0
    );
rx_clr_out_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFEAAAA"
    )
        port map (
      I0 => \FSM_onehot_rx_sm_bufg_rst_reg_n_0_[0]\,
      I1 => \FSM_onehot_rx_sm_bufg_rst_reg_n_0_[1]\,
      I2 => \FSM_onehot_rx_sm_bufg_rst_reg_n_0_[2]\,
      I3 => \rx_sm_bufg_rst__2\,
      I4 => \^intf0_rx_clr_out\,
      O => rx_clr_out_i_2_n_0
    );
rx_clr_out_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rx_clr_cnt_reg_n_0_[1]\,
      I1 => \rx_clr_cnt_reg_n_0_[0]\,
      I2 => \rx_clr_cnt_reg_n_0_[3]\,
      I3 => \rx_clr_cnt_reg_n_0_[2]\,
      O => \rx_sm_bufg_rst__2\
    );
rx_clr_out_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => '1',
      D => rx_clr_out_i_2_n_0,
      Q => \^intf0_rx_clr_out\,
      S => rx_clr_out_i_1_n_0
    );
rx_clrb_leaf_out_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3F1"
    )
        port map (
      I0 => \FSM_onehot_rx_sm_bufg_rst_reg_n_0_[2]\,
      I1 => \FSM_onehot_rx_sm_bufg_rst_reg_n_0_[0]\,
      I2 => \FSM_onehot_rx_sm_bufg_rst_reg_n_0_[1]\,
      I3 => \^intf0_rx_clrb_leaf_out\,
      O => rx_clrb_leaf_out_i_1_n_0
    );
rx_clrb_leaf_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => '1',
      D => rx_clrb_leaf_out_i_1_n_0,
      Q => \^intf0_rx_clrb_leaf_out\,
      R => rx_clr_out_i_1_n_0
    );
\tx_clr_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_tx_sm_bufg_rst_reg_n_0_[2]\,
      I1 => \tx_clr_cnt_reg_n_0_[0]\,
      O => \tx_clr_cnt[0]_i_1_n_0\
    );
\tx_clr_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \FSM_onehot_tx_sm_bufg_rst_reg_n_0_[2]\,
      I1 => \tx_clr_cnt_reg_n_0_[1]\,
      I2 => \tx_clr_cnt_reg_n_0_[0]\,
      O => \tx_clr_cnt[1]_i_1_n_0\
    );
\tx_clr_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \tx_clr_cnt_reg_n_0_[1]\,
      I1 => \tx_clr_cnt_reg_n_0_[0]\,
      I2 => \FSM_onehot_tx_sm_bufg_rst_reg_n_0_[2]\,
      I3 => \tx_clr_cnt_reg_n_0_[2]\,
      O => \tx_clr_cnt[2]_i_1_n_0\
    );
\tx_clr_cnt[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_tx_sm_bufg_rst_reg_n_0_[1]\,
      I1 => \FSM_onehot_tx_sm_bufg_rst_reg_n_0_[2]\,
      O => tx_clr_cnt
    );
\tx_clr_cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7080F000"
    )
        port map (
      I0 => \tx_clr_cnt_reg_n_0_[1]\,
      I1 => \tx_clr_cnt_reg_n_0_[0]\,
      I2 => \FSM_onehot_tx_sm_bufg_rst_reg_n_0_[2]\,
      I3 => \tx_clr_cnt_reg_n_0_[3]\,
      I4 => \tx_clr_cnt_reg_n_0_[2]\,
      O => \tx_clr_cnt[3]_i_2_n_0\
    );
\tx_clr_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => tx_clr_cnt,
      D => \tx_clr_cnt[0]_i_1_n_0\,
      Q => \tx_clr_cnt_reg_n_0_[0]\,
      R => tx_clr_out_i_1_n_0
    );
\tx_clr_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => tx_clr_cnt,
      D => \tx_clr_cnt[1]_i_1_n_0\,
      Q => \tx_clr_cnt_reg_n_0_[1]\,
      R => tx_clr_out_i_1_n_0
    );
\tx_clr_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => tx_clr_cnt,
      D => \tx_clr_cnt[2]_i_1_n_0\,
      Q => \tx_clr_cnt_reg_n_0_[2]\,
      R => tx_clr_out_i_1_n_0
    );
\tx_clr_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => tx_clr_cnt,
      D => \tx_clr_cnt[3]_i_2_n_0\,
      Q => \tx_clr_cnt_reg_n_0_[3]\,
      R => tx_clr_out_i_1_n_0
    );
tx_clr_out_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gtwiz_reset_userclk_tx_active_sync,
      O => tx_clr_out_i_1_n_0
    );
tx_clr_out_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFEAAAA"
    )
        port map (
      I0 => \FSM_onehot_tx_sm_bufg_rst_reg_n_0_[0]\,
      I1 => \FSM_onehot_tx_sm_bufg_rst_reg_n_0_[1]\,
      I2 => \FSM_onehot_tx_sm_bufg_rst_reg_n_0_[2]\,
      I3 => \tx_sm_bufg_rst__2\,
      I4 => \^intf0_tx_clr_out\,
      O => tx_clr_out_i_2_n_0
    );
tx_clr_out_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \tx_clr_cnt_reg_n_0_[1]\,
      I1 => \tx_clr_cnt_reg_n_0_[0]\,
      I2 => \tx_clr_cnt_reg_n_0_[3]\,
      I3 => \tx_clr_cnt_reg_n_0_[2]\,
      O => \tx_sm_bufg_rst__2\
    );
tx_clr_out_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => '1',
      D => tx_clr_out_i_2_n_0,
      Q => \^intf0_tx_clr_out\,
      S => tx_clr_out_i_1_n_0
    );
tx_clrb_leaf_out_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3F1"
    )
        port map (
      I0 => \FSM_onehot_tx_sm_bufg_rst_reg_n_0_[2]\,
      I1 => \FSM_onehot_tx_sm_bufg_rst_reg_n_0_[0]\,
      I2 => \FSM_onehot_tx_sm_bufg_rst_reg_n_0_[1]\,
      I3 => \^intf0_tx_clrb_leaf_out\,
      O => tx_clrb_leaf_out_i_1_n_0
    );
tx_clrb_leaf_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => '1',
      D => tx_clrb_leaf_out_i_1_n_0,
      Q => \^intf0_tx_clrb_leaf_out\,
      R => tx_clr_out_i_1_n_0
    );
\use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_bit_synchronizer_gtpowergood_inst\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__13\
     port map (
      dest_clk => gtwiz_freerun_clk,
      dest_rst => \use_master_reset.gtpowergood_sync_master\,
      src_rst => gtpowergood
    );
\use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__1\
     port map (
      dest_arst => \use_master_reset.gtwiz_reset_sync_master\,
      dest_clk => gtwiz_freerun_clk,
      src_arst => INTF0_rst_all_in
    );
\use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_rx\: entity work.extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst
     port map (
      dest_arst => \use_master_reset.gtwiz_rx_reset_sync_master\,
      dest_clk => gtwiz_freerun_clk,
      src_arst => INTF0_rst_rx_pll_and_datapath_in
    );
\use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_rx_1\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__15\
     port map (
      dest_clk => gtwiz_freerun_clk,
      dest_rst => \^gtwiz_reset_rx_done_out\,
      src_rst => mst_rx_resetdone
    );
\use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_rx_dp\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__4\
     port map (
      dest_arst => \use_master_reset.gtwiz_rx_dp_reset_sync_master\,
      dest_clk => gtwiz_freerun_clk,
      src_arst => INTF0_rst_rx_datapath_in
    );
\use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_tx\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__3\
     port map (
      dest_arst => \use_master_reset.gtwiz_tx_reset_sync_master\,
      dest_clk => gtwiz_freerun_clk,
      src_arst => INTF0_rst_tx_pll_and_datapath_in
    );
\use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_tx_1\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_sync_rst__14\
     port map (
      dest_clk => gtwiz_freerun_clk,
      dest_rst => \^intf0_rst_tx_done_out\,
      src_rst => mst_tx_resetdone
    );
\use_master_reset.extended_phy_layer_gtwiz_versal_0_0_master_reset_synchronizer_gtwiz_reset_all_inst_tx_dp\: entity work.\extended_phy_layer_gtwiz_versal_0_0_xpm_cdc_async_rst__2\
     port map (
      dest_arst => \use_master_reset.gtwiz_tx_dp_reset_sync_master\,
      dest_clk => gtwiz_freerun_clk,
      src_arst => INTF0_rst_tx_datapath_in
    );
\use_master_reset.mst_rx_dp_reset_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => '1',
      D => \use_master_reset.sm_reset_all_master_rx_reg[2]_fret__0_n_0\,
      Q => mst_rx_dp_reset,
      R => \use_master_reset.sm_reset_all_timer_clr_master_rx_i_1_n_0\
    );
\use_master_reset.mst_rx_reset_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => '1',
      D => \use_master_reset.sm_reset_all_master_rx_reg[2]_fret_n_0\,
      Q => mst_rx_reset,
      S => \use_master_reset.sm_reset_all_timer_clr_master_rx_i_1_n_0\
    );
\use_master_reset.mst_tx_dp_reset_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \use_master_reset.sm_reset_all_master_tx_reg_n_0_[2]\,
      I1 => \use_master_reset.sm_reset_all_master_tx_reg_n_0_[1]\,
      O => \use_master_reset.mst_tx_dp_reset_i_1_n_0\
    );
\use_master_reset.mst_tx_dp_reset_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => '1',
      D => \use_master_reset.mst_tx_dp_reset_i_1_n_0\,
      Q => mst_tx_dp_reset,
      R => \use_master_reset.sm_reset_all_timer_clr_master_tx_i_1_n_0\
    );
\use_master_reset.mst_tx_reset_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \use_master_reset.sm_reset_all_master_tx_reg_n_0_[2]\,
      I1 => \use_master_reset.sm_reset_all_master_tx_reg_n_0_[1]\,
      O => \use_master_reset.mst_tx_reset_i_1_n_0\
    );
\use_master_reset.mst_tx_reset_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => '1',
      D => \use_master_reset.mst_tx_reset_i_1_n_0\,
      Q => mst_tx_reset,
      S => \use_master_reset.sm_reset_all_timer_clr_master_tx_i_1_n_0\
    );
\use_master_reset.rx_userrdy_dly_ctr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \use_master_reset.rx_userrdy_dly_ctr[4]_i_2_n_0\,
      I1 => \use_master_reset.rx_userrdy_dly_ctr_reg_n_0_[0]\,
      O => \use_master_reset.rx_userrdy_dly_ctr[0]_i_1_n_0\
    );
\use_master_reset.rx_userrdy_dly_ctr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \use_master_reset.rx_userrdy_dly_ctr[4]_i_2_n_0\,
      I1 => \use_master_reset.rx_userrdy_dly_ctr_reg_n_0_[1]\,
      I2 => \use_master_reset.rx_userrdy_dly_ctr_reg_n_0_[0]\,
      O => \use_master_reset.rx_userrdy_dly_ctr[1]_i_1_n_0\
    );
\use_master_reset.rx_userrdy_dly_ctr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \use_master_reset.rx_userrdy_dly_ctr[4]_i_2_n_0\,
      I1 => \use_master_reset.rx_userrdy_dly_ctr_reg_n_0_[0]\,
      I2 => \use_master_reset.rx_userrdy_dly_ctr_reg_n_0_[1]\,
      I3 => \use_master_reset.rx_userrdy_dly_ctr_reg_n_0_[2]\,
      O => \use_master_reset.rx_userrdy_dly_ctr[2]_i_1_n_0\
    );
\use_master_reset.rx_userrdy_dly_ctr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => \use_master_reset.rx_userrdy_dly_ctr_reg_n_0_[3]\,
      I1 => \use_master_reset.rx_userrdy_dly_ctr_reg_n_0_[2]\,
      I2 => \use_master_reset.rx_userrdy_dly_ctr_reg_n_0_[0]\,
      I3 => \use_master_reset.rx_userrdy_dly_ctr_reg_n_0_[1]\,
      I4 => \use_master_reset.rx_userrdy_dly_ctr[4]_i_2_n_0\,
      O => \use_master_reset.rx_userrdy_dly_ctr[3]_i_1_n_0\
    );
\use_master_reset.rx_userrdy_dly_ctr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \use_master_reset.rx_userrdy_dly_ctr[4]_i_2_n_0\,
      I1 => \use_master_reset.rx_userrdy_dly_ctr_reg_n_0_[4]\,
      I2 => \use_master_reset.rx_userrdy_dly_ctr_reg_n_0_[3]\,
      I3 => \use_master_reset.rx_userrdy_dly_ctr_reg_n_0_[1]\,
      I4 => \use_master_reset.rx_userrdy_dly_ctr_reg_n_0_[0]\,
      I5 => \use_master_reset.rx_userrdy_dly_ctr_reg_n_0_[2]\,
      O => \use_master_reset.rx_userrdy_dly_ctr[4]_i_1_n_0\
    );
\use_master_reset.rx_userrdy_dly_ctr[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \use_master_reset.sm_reset_all_master_rx_reg_n_0_[2]\,
      I1 => \use_master_reset.sm_reset_all_master_rx_reg_n_0_[0]\,
      I2 => \use_master_reset.sm_reset_all_master_rx_reg_n_0_[1]\,
      I3 => gtwiz_reset_userclk_rx_active_sync,
      O => \use_master_reset.rx_userrdy_dly_ctr[4]_i_2_n_0\
    );
\use_master_reset.rx_userrdy_dly_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => '1',
      D => \use_master_reset.rx_userrdy_dly_ctr[0]_i_1_n_0\,
      Q => \use_master_reset.rx_userrdy_dly_ctr_reg_n_0_[0]\,
      R => \use_master_reset.sm_reset_all_timer_clr_master_rx_i_1_n_0\
    );
\use_master_reset.rx_userrdy_dly_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => '1',
      D => \use_master_reset.rx_userrdy_dly_ctr[1]_i_1_n_0\,
      Q => \use_master_reset.rx_userrdy_dly_ctr_reg_n_0_[1]\,
      R => \use_master_reset.sm_reset_all_timer_clr_master_rx_i_1_n_0\
    );
\use_master_reset.rx_userrdy_dly_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => '1',
      D => \use_master_reset.rx_userrdy_dly_ctr[2]_i_1_n_0\,
      Q => \use_master_reset.rx_userrdy_dly_ctr_reg_n_0_[2]\,
      R => \use_master_reset.sm_reset_all_timer_clr_master_rx_i_1_n_0\
    );
\use_master_reset.rx_userrdy_dly_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => '1',
      D => \use_master_reset.rx_userrdy_dly_ctr[3]_i_1_n_0\,
      Q => \use_master_reset.rx_userrdy_dly_ctr_reg_n_0_[3]\,
      R => \use_master_reset.sm_reset_all_timer_clr_master_rx_i_1_n_0\
    );
\use_master_reset.rx_userrdy_dly_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => '1',
      D => \use_master_reset.rx_userrdy_dly_ctr[4]_i_1_n_0\,
      Q => \use_master_reset.rx_userrdy_dly_ctr_reg_n_0_[4]\,
      R => \use_master_reset.sm_reset_all_timer_clr_master_rx_i_1_n_0\
    );
\use_master_reset.rxuserrdy_out_int_dly_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \use_master_reset.sm_reset_all_master_rx[2]_i_3_n_0\,
      I1 => \use_master_reset.rx_userrdy_dly_ctr[4]_i_2_n_0\,
      I2 => \use_master_reset.sm_reset_all_master_rx_reg[2]_fret__1_n_0\,
      O => \use_master_reset.rxuserrdy_out_int_dly_i_1_n_0\
    );
\use_master_reset.rxuserrdy_out_int_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => '1',
      D => \use_master_reset.rxuserrdy_out_int_dly_i_1_n_0\,
      Q => \use_master_reset.rxuserrdy_out_int_dly_reg_n_0\,
      R => \use_master_reset.sm_reset_all_timer_clr_master_rx_i_1_n_0\
    );
\use_master_reset.sm_mstresetdone_timer_clr_rx_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \use_master_reset.sm_reset_all_master_rx_reg[2]_fret__1_n_0\,
      I1 => \use_master_reset.sm_reset_all_master_rx_reg_n_0_[0]\,
      I2 => gtwiz_reset_userclk_rx_active_sync,
      I3 => \^gtwiz_reset_rx_done_out\,
      I4 => \use_master_reset.sm_mstresetdone_timer_sat_rx\,
      O => \use_master_reset.sm_mstresetdone_timer_clr_rx_i_1_n_0\
    );
\use_master_reset.sm_mstresetdone_timer_clr_rx_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_mstresetdone_timer_clr_rx_0\,
      D => \use_master_reset.sm_mstresetdone_timer_clr_rx_i_1_n_0\,
      Q => \use_master_reset.sm_mstresetdone_timer_clr_rx\,
      S => \use_master_reset.sm_reset_all_timer_clr_master_rx_i_1_n_0\
    );
\use_master_reset.sm_mstresetdone_timer_clr_tx_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \use_master_reset.sm_reset_all_timer_clr_master_tx_i_4_n_0\,
      I1 => \use_master_reset.sm_mstresetdone_timer_clr_tx_i_2_n_0\,
      O => \use_master_reset.sm_mstresetdone_timer_clr_tx_i_1_n_0\
    );
\use_master_reset.sm_mstresetdone_timer_clr_tx_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \^intf0_rst_tx_done_out\,
      I1 => gtwiz_reset_userclk_tx_active_sync,
      I2 => \use_master_reset.sm_reset_all_master_tx_reg_n_0_[0]\,
      I3 => \use_master_reset.sm_mstresetdone_timer_sat_tx\,
      O => \use_master_reset.sm_mstresetdone_timer_clr_tx_i_2_n_0\
    );
\use_master_reset.sm_mstresetdone_timer_clr_tx_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_reset_all_timer_clr_master_tx_i_2_n_0\,
      D => \use_master_reset.sm_mstresetdone_timer_clr_tx_i_1_n_0\,
      Q => \use_master_reset.sm_mstresetdone_timer_clr_tx\,
      S => \use_master_reset.sm_reset_all_timer_clr_master_tx_i_1_n_0\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFFFFFFFFFF"
    )
        port map (
      I0 => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_3_n_0\,
      I1 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(11),
      I2 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(12),
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(13),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_4_n_0\,
      I5 => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_5_n_0\,
      O => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_1_n_0\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_6_n_0\,
      I1 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(4),
      I2 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(5),
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(6),
      O => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_3_n_0\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(8),
      I1 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(7),
      I2 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(10),
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(9),
      O => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_4_n_0\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_7_n_0\,
      I1 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(20),
      I2 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(19),
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(18),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_8_n_0\,
      O => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_5_n_0\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(1),
      I1 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(0),
      I2 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(3),
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(2),
      O => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_6_n_0\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(24),
      I1 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(26),
      I2 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(25),
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(23),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(21),
      I5 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(22),
      O => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_7_n_0\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(15),
      I1 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(14),
      I2 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(17),
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(16),
      O => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_8_n_0\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_1_n_0\,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[0]_i_2_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(0),
      R => \use_master_reset.sm_mstresetdone_timer_clr_rx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[0]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFFFFF00FF0000FF"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[0]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(0),
      I4 => '0',
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[0]_i_2_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[0]_i_2_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[0]_i_2_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_1_n_0\,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[10]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(10),
      R => \use_master_reset.sm_mstresetdone_timer_clr_rx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[10]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[10]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(10),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[10]_i_2_n_0\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[10]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[10]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[10]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[10]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[2]_i_2_n_3\,
      COUTB => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[10]_i_2_n_0\,
      COUTD => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[10]_i_2_n_1\,
      COUTF => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[10]_i_2_n_2\,
      COUTH => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[10]_i_2_n_3\,
      CYA => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[8]_i_1_n_2\,
      CYB => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[9]_i_1_n_2\,
      CYC => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[10]_i_1_n_2\,
      CYD => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[11]_i_1_n_2\,
      CYE => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[12]_i_1_n_2\,
      CYF => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[13]_i_1_n_2\,
      CYG => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[14]_i_1_n_2\,
      CYH => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[15]_i_1_n_2\,
      GEA => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[8]_i_1_n_0\,
      GEB => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[9]_i_1_n_0\,
      GEC => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[10]_i_1_n_0\,
      GED => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[11]_i_1_n_0\,
      GEE => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[12]_i_1_n_0\,
      GEF => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[13]_i_1_n_0\,
      GEG => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[14]_i_1_n_0\,
      GEH => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[15]_i_1_n_0\,
      PROPA => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[8]_i_1_n_3\,
      PROPB => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[9]_i_1_n_3\,
      PROPC => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[10]_i_1_n_3\,
      PROPD => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[11]_i_1_n_3\,
      PROPE => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[12]_i_1_n_3\,
      PROPF => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[13]_i_1_n_3\,
      PROPG => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[14]_i_1_n_3\,
      PROPH => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[15]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_1_n_0\,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[11]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(11),
      R => \use_master_reset.sm_mstresetdone_timer_clr_rx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[11]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[11]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(11),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[10]_i_1_n_2\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[11]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[11]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[11]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_1_n_0\,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[12]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(12),
      R => \use_master_reset.sm_mstresetdone_timer_clr_rx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[12]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[12]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(12),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[10]_i_2_n_1\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[12]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[12]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[12]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_1_n_0\,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[13]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(13),
      R => \use_master_reset.sm_mstresetdone_timer_clr_rx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[13]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[13]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(13),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[12]_i_1_n_2\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[13]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[13]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[13]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_1_n_0\,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[14]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(14),
      R => \use_master_reset.sm_mstresetdone_timer_clr_rx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[14]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[14]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(14),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[10]_i_2_n_2\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[14]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[14]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[14]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_1_n_0\,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[15]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(15),
      R => \use_master_reset.sm_mstresetdone_timer_clr_rx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[15]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[15]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(15),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[14]_i_1_n_2\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[15]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[15]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[15]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_1_n_0\,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[16]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(16),
      R => \use_master_reset.sm_mstresetdone_timer_clr_rx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[16]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[16]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(16),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[10]_i_2_n_3\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[16]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[16]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[16]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_1_n_0\,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[17]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(17),
      R => \use_master_reset.sm_mstresetdone_timer_clr_rx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[17]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[17]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(17),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[16]_i_1_n_2\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[17]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[17]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[17]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_1_n_0\,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[18]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(18),
      R => \use_master_reset.sm_mstresetdone_timer_clr_rx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[18]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[18]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(18),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[18]_i_2_n_0\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[18]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[18]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[18]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[18]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[10]_i_2_n_3\,
      COUTB => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[18]_i_2_n_0\,
      COUTD => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[18]_i_2_n_1\,
      COUTF => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[18]_i_2_n_2\,
      COUTH => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[18]_i_2_n_3\,
      CYA => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[16]_i_1_n_2\,
      CYB => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[17]_i_1_n_2\,
      CYC => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[18]_i_1_n_2\,
      CYD => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[19]_i_1_n_2\,
      CYE => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[20]_i_1_n_2\,
      CYF => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[21]_i_1_n_2\,
      CYG => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[22]_i_1_n_2\,
      CYH => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[23]_i_1_n_2\,
      GEA => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[16]_i_1_n_0\,
      GEB => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[17]_i_1_n_0\,
      GEC => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[18]_i_1_n_0\,
      GED => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[19]_i_1_n_0\,
      GEE => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[20]_i_1_n_0\,
      GEF => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[21]_i_1_n_0\,
      GEG => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[22]_i_1_n_0\,
      GEH => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[23]_i_1_n_0\,
      PROPA => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[16]_i_1_n_3\,
      PROPB => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[17]_i_1_n_3\,
      PROPC => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[18]_i_1_n_3\,
      PROPD => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[19]_i_1_n_3\,
      PROPE => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[20]_i_1_n_3\,
      PROPF => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[21]_i_1_n_3\,
      PROPG => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[22]_i_1_n_3\,
      PROPH => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[23]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_1_n_0\,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[19]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(19),
      R => \use_master_reset.sm_mstresetdone_timer_clr_rx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[19]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[19]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(19),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[18]_i_1_n_2\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[19]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[19]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[19]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_1_n_0\,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[1]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(1),
      R => \use_master_reset.sm_mstresetdone_timer_clr_rx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[1]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[1]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(1),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[0]_i_2_n_2\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[1]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[1]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[1]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_1_n_0\,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[20]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(20),
      R => \use_master_reset.sm_mstresetdone_timer_clr_rx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[20]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[20]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(20),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[18]_i_2_n_1\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[20]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[20]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[20]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_1_n_0\,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[21]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(21),
      R => \use_master_reset.sm_mstresetdone_timer_clr_rx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[21]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[21]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(21),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[20]_i_1_n_2\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[21]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[21]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[21]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_1_n_0\,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[22]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(22),
      R => \use_master_reset.sm_mstresetdone_timer_clr_rx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[22]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[22]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(22),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[18]_i_2_n_2\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[22]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[22]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[22]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_1_n_0\,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[23]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(23),
      R => \use_master_reset.sm_mstresetdone_timer_clr_rx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[23]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[23]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(23),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[22]_i_1_n_2\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[23]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[23]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[23]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_1_n_0\,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[24]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(24),
      R => \use_master_reset.sm_mstresetdone_timer_clr_rx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[24]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[24]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(24),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[18]_i_2_n_3\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[24]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[24]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[24]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_1_n_0\,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[25]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(25),
      R => \use_master_reset.sm_mstresetdone_timer_clr_rx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[25]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[25]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(25),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[24]_i_1_n_2\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[25]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[25]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[25]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_1_n_0\,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(26),
      R => \use_master_reset.sm_mstresetdone_timer_clr_rx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00FF0000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(26),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_2_n_0\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "FALSE",
      LOOKH => "FALSE"
    )
        port map (
      CIN => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[18]_i_2_n_3\,
      COUTB => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_2_n_0\,
      COUTD => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_2_n_1\,
      COUTF => \NLW_use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_2_COUTF_UNCONNECTED\,
      COUTH => \NLW_use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_2_COUTH_UNCONNECTED\,
      CYA => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[24]_i_1_n_2\,
      CYB => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[25]_i_1_n_2\,
      CYC => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_1_n_2\,
      CYD => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_3_n_2\,
      CYE => \NLW_use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_2_CYE_UNCONNECTED\,
      CYF => \NLW_use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_2_CYF_UNCONNECTED\,
      CYG => \NLW_use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_2_CYG_UNCONNECTED\,
      CYH => \NLW_use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_2_CYH_UNCONNECTED\,
      GEA => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[24]_i_1_n_0\,
      GEB => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[25]_i_1_n_0\,
      GEC => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_1_n_0\,
      GED => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_3_n_0\,
      GEE => \NLW_use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_2_GEE_UNCONNECTED\,
      GEF => \NLW_use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_2_GEF_UNCONNECTED\,
      GEG => \NLW_use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_2_GEG_UNCONNECTED\,
      GEH => \NLW_use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_2_GEH_UNCONNECTED\,
      PROPA => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[24]_i_1_n_3\,
      PROPB => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[25]_i_1_n_3\,
      PROPC => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_1_n_3\,
      PROPD => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_3_n_3\,
      PROPE => \NLW_use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_2_PROPE_UNCONNECTED\,
      PROPF => \NLW_use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_2_PROPF_UNCONNECTED\,
      PROPG => \NLW_use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_2_PROPG_UNCONNECTED\,
      PROPH => \NLW_use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_2_PROPH_UNCONNECTED\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"00000000FF000000"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => '0',
      I4 => '0',
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_3_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_3_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[26]_i_3_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_1_n_0\,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[2]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(2),
      R => \use_master_reset.sm_mstresetdone_timer_clr_rx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[2]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[2]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(2),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[2]_i_2_n_0\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[2]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[2]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[2]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[2]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "FALSE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => '0',
      COUTB => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[2]_i_2_n_0\,
      COUTD => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[2]_i_2_n_1\,
      COUTF => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[2]_i_2_n_2\,
      COUTH => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[2]_i_2_n_3\,
      CYA => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[0]_i_2_n_2\,
      CYB => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[1]_i_1_n_2\,
      CYC => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[2]_i_1_n_2\,
      CYD => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[3]_i_1_n_2\,
      CYE => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[4]_i_1_n_2\,
      CYF => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[5]_i_1_n_2\,
      CYG => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[6]_i_1_n_2\,
      CYH => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[7]_i_1_n_2\,
      GEA => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[0]_i_2_n_0\,
      GEB => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[1]_i_1_n_0\,
      GEC => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[2]_i_1_n_0\,
      GED => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[3]_i_1_n_0\,
      GEE => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[4]_i_1_n_0\,
      GEF => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[5]_i_1_n_0\,
      GEG => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[6]_i_1_n_0\,
      GEH => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[7]_i_1_n_0\,
      PROPA => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[0]_i_2_n_3\,
      PROPB => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[1]_i_1_n_3\,
      PROPC => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[2]_i_1_n_3\,
      PROPD => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[3]_i_1_n_3\,
      PROPE => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[4]_i_1_n_3\,
      PROPF => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[5]_i_1_n_3\,
      PROPG => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[6]_i_1_n_3\,
      PROPH => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[7]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_1_n_0\,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[3]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(3),
      R => \use_master_reset.sm_mstresetdone_timer_clr_rx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[3]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[3]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(3),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[2]_i_1_n_2\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[3]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[3]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[3]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_1_n_0\,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[4]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(4),
      R => \use_master_reset.sm_mstresetdone_timer_clr_rx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[4]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[4]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(4),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[2]_i_2_n_1\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[4]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[4]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[4]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_1_n_0\,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[5]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(5),
      R => \use_master_reset.sm_mstresetdone_timer_clr_rx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[5]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[5]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(5),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[4]_i_1_n_2\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[5]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[5]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[5]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_1_n_0\,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[6]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(6),
      R => \use_master_reset.sm_mstresetdone_timer_clr_rx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[6]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[6]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(6),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[2]_i_2_n_2\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[6]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[6]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[6]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_1_n_0\,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[7]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(7),
      R => \use_master_reset.sm_mstresetdone_timer_clr_rx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[7]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[7]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(7),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[6]_i_1_n_2\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[7]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[7]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[7]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_1_n_0\,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[8]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(8),
      R => \use_master_reset.sm_mstresetdone_timer_clr_rx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[8]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[8]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(8),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[2]_i_2_n_3\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[8]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[8]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[8]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_1_n_0\,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[9]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(9),
      R => \use_master_reset.sm_mstresetdone_timer_clr_rx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[9]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[9]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg\(9),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[8]_i_1_n_2\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[9]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[9]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_rx_reg[9]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFFFFFFFFFF"
    )
        port map (
      I0 => \use_master_reset.sm_mstresetdone_timer_ctr_tx[0]_i_3_n_0\,
      I1 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(11),
      I2 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(12),
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(13),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_tx[0]_i_4_n_0\,
      I5 => \use_master_reset.sm_mstresetdone_timer_ctr_tx[0]_i_5_n_0\,
      O => sel
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \use_master_reset.sm_mstresetdone_timer_ctr_tx[0]_i_6_n_0\,
      I1 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(4),
      I2 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(5),
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(6),
      O => \use_master_reset.sm_mstresetdone_timer_ctr_tx[0]_i_3_n_0\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(8),
      I1 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(7),
      I2 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(10),
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(9),
      O => \use_master_reset.sm_mstresetdone_timer_ctr_tx[0]_i_4_n_0\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \use_master_reset.sm_mstresetdone_timer_ctr_tx[0]_i_7_n_0\,
      I1 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(20),
      I2 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(19),
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(18),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_tx[0]_i_8_n_0\,
      O => \use_master_reset.sm_mstresetdone_timer_ctr_tx[0]_i_5_n_0\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(1),
      I1 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(0),
      I2 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(3),
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(2),
      O => \use_master_reset.sm_mstresetdone_timer_ctr_tx[0]_i_6_n_0\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(24),
      I1 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(26),
      I2 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(25),
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(23),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(21),
      I5 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(22),
      O => \use_master_reset.sm_mstresetdone_timer_ctr_tx[0]_i_7_n_0\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(15),
      I1 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(14),
      I2 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(17),
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(16),
      O => \use_master_reset.sm_mstresetdone_timer_ctr_tx[0]_i_8_n_0\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => sel,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[0]_i_2_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(0),
      R => \use_master_reset.sm_mstresetdone_timer_clr_tx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[0]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFFFFF00FF0000FF"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[0]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(0),
      I4 => '0',
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[0]_i_2_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[0]_i_2_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[0]_i_2_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => sel,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[10]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(10),
      R => \use_master_reset.sm_mstresetdone_timer_clr_tx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[10]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[10]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(10),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[10]_i_2_n_0\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[10]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[10]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[10]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[10]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[2]_i_2_n_3\,
      COUTB => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[10]_i_2_n_0\,
      COUTD => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[10]_i_2_n_1\,
      COUTF => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[10]_i_2_n_2\,
      COUTH => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[10]_i_2_n_3\,
      CYA => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[8]_i_1_n_2\,
      CYB => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[9]_i_1_n_2\,
      CYC => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[10]_i_1_n_2\,
      CYD => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[11]_i_1_n_2\,
      CYE => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[12]_i_1_n_2\,
      CYF => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[13]_i_1_n_2\,
      CYG => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[14]_i_1_n_2\,
      CYH => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[15]_i_1_n_2\,
      GEA => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[8]_i_1_n_0\,
      GEB => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[9]_i_1_n_0\,
      GEC => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[10]_i_1_n_0\,
      GED => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[11]_i_1_n_0\,
      GEE => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[12]_i_1_n_0\,
      GEF => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[13]_i_1_n_0\,
      GEG => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[14]_i_1_n_0\,
      GEH => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[15]_i_1_n_0\,
      PROPA => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[8]_i_1_n_3\,
      PROPB => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[9]_i_1_n_3\,
      PROPC => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[10]_i_1_n_3\,
      PROPD => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[11]_i_1_n_3\,
      PROPE => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[12]_i_1_n_3\,
      PROPF => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[13]_i_1_n_3\,
      PROPG => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[14]_i_1_n_3\,
      PROPH => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[15]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => sel,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[11]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(11),
      R => \use_master_reset.sm_mstresetdone_timer_clr_tx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[11]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[11]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(11),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[10]_i_1_n_2\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[11]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[11]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[11]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => sel,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[12]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(12),
      R => \use_master_reset.sm_mstresetdone_timer_clr_tx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[12]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[12]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(12),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[10]_i_2_n_1\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[12]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[12]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[12]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => sel,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[13]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(13),
      R => \use_master_reset.sm_mstresetdone_timer_clr_tx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[13]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[13]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(13),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[12]_i_1_n_2\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[13]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[13]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[13]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => sel,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[14]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(14),
      R => \use_master_reset.sm_mstresetdone_timer_clr_tx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[14]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[14]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(14),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[10]_i_2_n_2\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[14]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[14]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[14]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => sel,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[15]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(15),
      R => \use_master_reset.sm_mstresetdone_timer_clr_tx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[15]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[15]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(15),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[14]_i_1_n_2\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[15]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[15]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[15]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => sel,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[16]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(16),
      R => \use_master_reset.sm_mstresetdone_timer_clr_tx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[16]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[16]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(16),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[10]_i_2_n_3\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[16]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[16]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[16]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => sel,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[17]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(17),
      R => \use_master_reset.sm_mstresetdone_timer_clr_tx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[17]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[17]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(17),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[16]_i_1_n_2\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[17]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[17]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[17]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => sel,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[18]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(18),
      R => \use_master_reset.sm_mstresetdone_timer_clr_tx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[18]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[18]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(18),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[18]_i_2_n_0\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[18]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[18]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[18]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[18]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[10]_i_2_n_3\,
      COUTB => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[18]_i_2_n_0\,
      COUTD => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[18]_i_2_n_1\,
      COUTF => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[18]_i_2_n_2\,
      COUTH => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[18]_i_2_n_3\,
      CYA => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[16]_i_1_n_2\,
      CYB => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[17]_i_1_n_2\,
      CYC => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[18]_i_1_n_2\,
      CYD => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[19]_i_1_n_2\,
      CYE => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[20]_i_1_n_2\,
      CYF => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[21]_i_1_n_2\,
      CYG => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[22]_i_1_n_2\,
      CYH => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[23]_i_1_n_2\,
      GEA => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[16]_i_1_n_0\,
      GEB => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[17]_i_1_n_0\,
      GEC => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[18]_i_1_n_0\,
      GED => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[19]_i_1_n_0\,
      GEE => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[20]_i_1_n_0\,
      GEF => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[21]_i_1_n_0\,
      GEG => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[22]_i_1_n_0\,
      GEH => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[23]_i_1_n_0\,
      PROPA => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[16]_i_1_n_3\,
      PROPB => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[17]_i_1_n_3\,
      PROPC => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[18]_i_1_n_3\,
      PROPD => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[19]_i_1_n_3\,
      PROPE => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[20]_i_1_n_3\,
      PROPF => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[21]_i_1_n_3\,
      PROPG => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[22]_i_1_n_3\,
      PROPH => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[23]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => sel,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[19]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(19),
      R => \use_master_reset.sm_mstresetdone_timer_clr_tx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[19]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[19]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(19),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[18]_i_1_n_2\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[19]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[19]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[19]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => sel,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[1]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(1),
      R => \use_master_reset.sm_mstresetdone_timer_clr_tx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[1]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[1]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(1),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[0]_i_2_n_2\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[1]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[1]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[1]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => sel,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[20]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(20),
      R => \use_master_reset.sm_mstresetdone_timer_clr_tx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[20]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[20]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(20),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[18]_i_2_n_1\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[20]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[20]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[20]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => sel,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[21]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(21),
      R => \use_master_reset.sm_mstresetdone_timer_clr_tx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[21]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[21]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(21),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[20]_i_1_n_2\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[21]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[21]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[21]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => sel,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[22]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(22),
      R => \use_master_reset.sm_mstresetdone_timer_clr_tx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[22]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[22]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(22),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[18]_i_2_n_2\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[22]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[22]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[22]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => sel,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[23]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(23),
      R => \use_master_reset.sm_mstresetdone_timer_clr_tx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[23]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[23]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(23),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[22]_i_1_n_2\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[23]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[23]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[23]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => sel,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[24]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(24),
      R => \use_master_reset.sm_mstresetdone_timer_clr_tx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[24]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[24]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(24),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[18]_i_2_n_3\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[24]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[24]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[24]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => sel,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[25]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(25),
      R => \use_master_reset.sm_mstresetdone_timer_clr_tx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[25]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[25]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(25),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[24]_i_1_n_2\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[25]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[25]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[25]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => sel,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(26),
      R => \use_master_reset.sm_mstresetdone_timer_clr_tx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00FF0000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(26),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_2_n_0\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "FALSE",
      LOOKH => "FALSE"
    )
        port map (
      CIN => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[18]_i_2_n_3\,
      COUTB => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_2_n_0\,
      COUTD => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_2_n_1\,
      COUTF => \NLW_use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_2_COUTF_UNCONNECTED\,
      COUTH => \NLW_use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_2_COUTH_UNCONNECTED\,
      CYA => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[24]_i_1_n_2\,
      CYB => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[25]_i_1_n_2\,
      CYC => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_1_n_2\,
      CYD => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_3_n_2\,
      CYE => \NLW_use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_2_CYE_UNCONNECTED\,
      CYF => \NLW_use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_2_CYF_UNCONNECTED\,
      CYG => \NLW_use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_2_CYG_UNCONNECTED\,
      CYH => \NLW_use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_2_CYH_UNCONNECTED\,
      GEA => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[24]_i_1_n_0\,
      GEB => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[25]_i_1_n_0\,
      GEC => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_1_n_0\,
      GED => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_3_n_0\,
      GEE => \NLW_use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_2_GEE_UNCONNECTED\,
      GEF => \NLW_use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_2_GEF_UNCONNECTED\,
      GEG => \NLW_use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_2_GEG_UNCONNECTED\,
      GEH => \NLW_use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_2_GEH_UNCONNECTED\,
      PROPA => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[24]_i_1_n_3\,
      PROPB => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[25]_i_1_n_3\,
      PROPC => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_1_n_3\,
      PROPD => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_3_n_3\,
      PROPE => \NLW_use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_2_PROPE_UNCONNECTED\,
      PROPF => \NLW_use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_2_PROPF_UNCONNECTED\,
      PROPG => \NLW_use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_2_PROPG_UNCONNECTED\,
      PROPH => \NLW_use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_2_PROPH_UNCONNECTED\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"00000000FF000000"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => '0',
      I4 => '0',
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_3_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_3_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[26]_i_3_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => sel,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[2]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(2),
      R => \use_master_reset.sm_mstresetdone_timer_clr_tx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[2]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[2]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(2),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[2]_i_2_n_0\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[2]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[2]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[2]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[2]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "FALSE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => '0',
      COUTB => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[2]_i_2_n_0\,
      COUTD => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[2]_i_2_n_1\,
      COUTF => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[2]_i_2_n_2\,
      COUTH => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[2]_i_2_n_3\,
      CYA => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[0]_i_2_n_2\,
      CYB => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[1]_i_1_n_2\,
      CYC => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[2]_i_1_n_2\,
      CYD => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[3]_i_1_n_2\,
      CYE => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[4]_i_1_n_2\,
      CYF => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[5]_i_1_n_2\,
      CYG => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[6]_i_1_n_2\,
      CYH => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[7]_i_1_n_2\,
      GEA => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[0]_i_2_n_0\,
      GEB => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[1]_i_1_n_0\,
      GEC => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[2]_i_1_n_0\,
      GED => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[3]_i_1_n_0\,
      GEE => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[4]_i_1_n_0\,
      GEF => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[5]_i_1_n_0\,
      GEG => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[6]_i_1_n_0\,
      GEH => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[7]_i_1_n_0\,
      PROPA => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[0]_i_2_n_3\,
      PROPB => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[1]_i_1_n_3\,
      PROPC => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[2]_i_1_n_3\,
      PROPD => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[3]_i_1_n_3\,
      PROPE => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[4]_i_1_n_3\,
      PROPF => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[5]_i_1_n_3\,
      PROPG => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[6]_i_1_n_3\,
      PROPH => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[7]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => sel,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[3]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(3),
      R => \use_master_reset.sm_mstresetdone_timer_clr_tx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[3]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[3]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(3),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[2]_i_1_n_2\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[3]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[3]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[3]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => sel,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[4]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(4),
      R => \use_master_reset.sm_mstresetdone_timer_clr_tx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[4]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[4]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(4),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[2]_i_2_n_1\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[4]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[4]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[4]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => sel,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[5]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(5),
      R => \use_master_reset.sm_mstresetdone_timer_clr_tx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[5]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[5]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(5),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[4]_i_1_n_2\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[5]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[5]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[5]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => sel,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[6]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(6),
      R => \use_master_reset.sm_mstresetdone_timer_clr_tx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[6]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[6]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(6),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[2]_i_2_n_2\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[6]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[6]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[6]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => sel,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[7]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(7),
      R => \use_master_reset.sm_mstresetdone_timer_clr_tx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[7]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[7]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(7),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[6]_i_1_n_2\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[7]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[7]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[7]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => sel,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[8]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(8),
      R => \use_master_reset.sm_mstresetdone_timer_clr_tx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[8]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[8]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(8),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[2]_i_2_n_3\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[8]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[8]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[8]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => sel,
      D => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[9]_i_1_n_1\,
      Q => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(9),
      R => \use_master_reset.sm_mstresetdone_timer_clr_tx\
    );
\use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[9]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[9]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg\(9),
      I4 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[8]_i_1_n_2\,
      O51 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[9]_i_1_n_1\,
      O52 => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[9]_i_1_n_2\,
      PROP => \use_master_reset.sm_mstresetdone_timer_ctr_tx_reg[9]_i_1_n_3\
    );
\use_master_reset.sm_mstresetdone_timer_sat_rx_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \use_master_reset.sm_mstresetdone_timer_ctr_rx[0]_i_1_n_0\,
      I1 => \use_master_reset.sm_mstresetdone_timer_sat_rx\,
      I2 => \use_master_reset.sm_mstresetdone_timer_clr_rx\,
      O => \use_master_reset.sm_mstresetdone_timer_sat_rx_i_1_n_0\
    );
\use_master_reset.sm_mstresetdone_timer_sat_rx_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => '1',
      D => \use_master_reset.sm_mstresetdone_timer_sat_rx_i_1_n_0\,
      Q => \use_master_reset.sm_mstresetdone_timer_sat_rx\,
      R => '0'
    );
\use_master_reset.sm_mstresetdone_timer_sat_tx_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sel,
      I1 => \use_master_reset.sm_mstresetdone_timer_sat_tx\,
      I2 => \use_master_reset.sm_mstresetdone_timer_clr_tx\,
      O => \use_master_reset.sm_mstresetdone_timer_sat_tx_i_1_n_0\
    );
\use_master_reset.sm_mstresetdone_timer_sat_tx_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => '1',
      D => \use_master_reset.sm_mstresetdone_timer_sat_tx_i_1_n_0\,
      Q => \use_master_reset.sm_mstresetdone_timer_sat_tx\,
      R => '0'
    );
\use_master_reset.sm_reset_all_master_rx[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554540"
    )
        port map (
      I0 => \use_master_reset.sm_reset_all_master_rx_reg_n_0_[0]\,
      I1 => gtwiz_reset_userclk_rx_active_sync,
      I2 => \use_master_reset.sm_reset_all_master_rx_reg_n_0_[2]\,
      I3 => \use_master_reset.gtpowergood_sync_master\,
      I4 => \use_master_reset.sm_reset_all_master_rx_reg_n_0_[1]\,
      O => \use_master_reset.sm_reset_all_master_rx[0]_i_1_n_0\
    );
\use_master_reset.sm_reset_all_master_rx[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB7A"
    )
        port map (
      I0 => \use_master_reset.sm_reset_all_master_rx_reg_n_0_[0]\,
      I1 => gtwiz_reset_userclk_rx_active_sync,
      I2 => \use_master_reset.sm_reset_all_master_rx_reg_n_0_[1]\,
      I3 => \use_master_reset.sm_reset_all_master_rx_reg_n_0_[2]\,
      O => \use_master_reset.sm_reset_all_master_rx[1]_i_1_n_0\
    );
\use_master_reset.sm_reset_all_master_rx[2]_fret__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \use_master_reset.sm_reset_all_master_rx_reg_n_0_[1]\,
      I1 => \use_master_reset.sm_reset_all_master_rx_reg_n_0_[0]\,
      I2 => \use_master_reset.sm_reset_all_master_rx_reg_n_0_[2]\,
      O => \use_master_reset.sm_reset_all_master_rx[2]_fret__0_i_1_n_0\
    );
\use_master_reset.sm_reset_all_master_rx[2]_fret__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD7F"
    )
        port map (
      I0 => gtwiz_reset_userclk_rx_active_sync,
      I1 => \use_master_reset.sm_reset_all_master_rx_reg_n_0_[1]\,
      I2 => \use_master_reset.sm_reset_all_master_rx_reg_n_0_[0]\,
      I3 => \use_master_reset.sm_reset_all_master_rx_reg_n_0_[2]\,
      O => \use_master_reset.sm_reset_all_master_rx[2]_fret__1_i_1_n_0\
    );
\use_master_reset.sm_reset_all_master_rx[2]_fret_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \use_master_reset.sm_reset_all_master_rx_reg_n_0_[1]\,
      I1 => \use_master_reset.sm_reset_all_master_rx_reg_n_0_[0]\,
      I2 => \use_master_reset.sm_reset_all_master_rx_reg_n_0_[2]\,
      O => \use_master_reset.sm_reset_all_master_rx[2]_fret_i_1_n_0\
    );
\use_master_reset.sm_reset_all_master_rx[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40004040"
    )
        port map (
      I0 => \use_master_reset.sm_reset_all_master_rx_reg_n_0_[2]\,
      I1 => \use_master_reset.sm_reset_all_master_rx_reg_n_0_[0]\,
      I2 => \use_master_reset.sm_reset_all_master_rx_reg_n_0_[1]\,
      I3 => \use_master_reset.sm_reset_all_master_rx[2]_i_3_n_0\,
      I4 => gtwiz_reset_userclk_rx_active_sync,
      I5 => \use_master_reset.sm_reset_all_master_rx[2]_i_4_n_0\,
      O => \use_master_reset.sm_reset_all_master_rx\
    );
\use_master_reset.sm_reset_all_master_rx[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3E80"
    )
        port map (
      I0 => gtwiz_reset_userclk_rx_active_sync,
      I1 => \use_master_reset.sm_reset_all_master_rx_reg_n_0_[1]\,
      I2 => \use_master_reset.sm_reset_all_master_rx_reg_n_0_[0]\,
      I3 => \use_master_reset.sm_reset_all_master_rx_reg_n_0_[2]\,
      O => \use_master_reset.sm_reset_all_master_rx[2]_i_2_n_0\
    );
\use_master_reset.sm_reset_all_master_rx[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \use_master_reset.rx_userrdy_dly_ctr_reg_n_0_[4]\,
      I1 => \use_master_reset.rx_userrdy_dly_ctr_reg_n_0_[3]\,
      I2 => \use_master_reset.rx_userrdy_dly_ctr_reg_n_0_[1]\,
      I3 => \use_master_reset.rx_userrdy_dly_ctr_reg_n_0_[0]\,
      I4 => \use_master_reset.rx_userrdy_dly_ctr_reg_n_0_[2]\,
      O => \use_master_reset.sm_reset_all_master_rx[2]_i_3_n_0\
    );
\use_master_reset.sm_reset_all_master_rx[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEFEEEE"
    )
        port map (
      I0 => \use_master_reset.sm_reset_all_master_rx[2]_i_5_n_0\,
      I1 => \use_master_reset.sm_reset_all_master_rx[2]_i_6_n_0\,
      I2 => \use_master_reset.sm_reset_all_master_rx_reg_n_0_[2]\,
      I3 => \^gtwiz_reset_rx_done_out\,
      I4 => gtwiz_reset_userclk_rx_active_sync,
      I5 => \use_master_reset.sm_reset_all_master_rx_reg_n_0_[0]\,
      O => \use_master_reset.sm_reset_all_master_rx[2]_i_4_n_0\
    );
\use_master_reset.sm_reset_all_master_rx[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFD00FD"
    )
        port map (
      I0 => gtwiz_reset_userclk_rx_active_sync,
      I1 => \^gtwiz_reset_rx_done_out\,
      I2 => \use_master_reset.sm_mstresetdone_timer_sat_rx\,
      I3 => \use_master_reset.sm_reset_all_master_rx_reg_n_0_[0]\,
      I4 => \use_master_reset.gtwiz_rx_dp_reset_sync_master\,
      I5 => \use_master_reset.sm_reset_all_master_rx_reg[2]_fret__1_n_0\,
      O => \use_master_reset.sm_reset_all_master_rx[2]_i_5_n_0\
    );
\use_master_reset.sm_reset_all_master_rx[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00FFFF0A002222"
    )
        port map (
      I0 => \use_master_reset.sm_reset_all_master_rx_reg[2]_fret__0_n_0\,
      I1 => \use_master_reset.gtwiz_rx_dp_reset_sync_master\,
      I2 => \use_master_reset.sm_reset_all_timer_clr_master_rx\,
      I3 => \use_master_reset.sm_reset_all_timer_sat_master_rx\,
      I4 => \use_master_reset.sm_reset_all_master_rx_reg_n_0_[0]\,
      I5 => \use_master_reset.sm_reset_all_master_rx_reg[2]_fret_n_0\,
      O => \use_master_reset.sm_reset_all_master_rx[2]_i_6_n_0\
    );
\use_master_reset.sm_reset_all_master_rx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_reset_all_master_rx\,
      D => \use_master_reset.sm_reset_all_master_rx[0]_i_1_n_0\,
      Q => \use_master_reset.sm_reset_all_master_rx_reg_n_0_[0]\,
      R => \use_master_reset.sm_reset_all_timer_clr_master_rx_i_1_n_0\
    );
\use_master_reset.sm_reset_all_master_rx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_reset_all_master_rx\,
      D => \use_master_reset.sm_reset_all_master_rx[1]_i_1_n_0\,
      Q => \use_master_reset.sm_reset_all_master_rx_reg_n_0_[1]\,
      R => \use_master_reset.sm_reset_all_timer_clr_master_rx_i_1_n_0\
    );
\use_master_reset.sm_reset_all_master_rx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_reset_all_master_rx\,
      D => \use_master_reset.sm_reset_all_master_rx[2]_i_2_n_0\,
      Q => \use_master_reset.sm_reset_all_master_rx_reg_n_0_[2]\,
      R => \use_master_reset.sm_reset_all_timer_clr_master_rx_i_1_n_0\
    );
\use_master_reset.sm_reset_all_master_rx_reg[2]_fret\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_reset_all_master_rx\,
      D => \use_master_reset.sm_reset_all_master_rx[2]_fret_i_1_n_0\,
      Q => \use_master_reset.sm_reset_all_master_rx_reg[2]_fret_n_0\,
      S => \use_master_reset.sm_reset_all_timer_clr_master_rx_i_1_n_0\
    );
\use_master_reset.sm_reset_all_master_rx_reg[2]_fret__0\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_reset_all_master_rx\,
      D => \use_master_reset.sm_reset_all_master_rx[2]_fret__0_i_1_n_0\,
      Q => \use_master_reset.sm_reset_all_master_rx_reg[2]_fret__0_n_0\,
      R => \use_master_reset.sm_reset_all_timer_clr_master_rx_i_1_n_0\
    );
\use_master_reset.sm_reset_all_master_rx_reg[2]_fret__1\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_reset_all_master_rx\,
      D => \use_master_reset.sm_reset_all_master_rx[2]_fret__1_i_1_n_0\,
      Q => \use_master_reset.sm_reset_all_master_rx_reg[2]_fret__1_n_0\,
      S => \use_master_reset.sm_reset_all_timer_clr_master_rx_i_1_n_0\
    );
\use_master_reset.sm_reset_all_master_tx[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554540"
    )
        port map (
      I0 => \use_master_reset.sm_reset_all_master_tx_reg_n_0_[0]\,
      I1 => gtwiz_reset_userclk_tx_active_sync,
      I2 => \use_master_reset.sm_reset_all_master_tx_reg_n_0_[2]\,
      I3 => \use_master_reset.gtpowergood_sync_master\,
      I4 => \use_master_reset.sm_reset_all_master_tx_reg_n_0_[1]\,
      O => \use_master_reset.sm_reset_all_master_tx[0]_i_1_n_0\
    );
\use_master_reset.sm_reset_all_master_tx[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB7A"
    )
        port map (
      I0 => \use_master_reset.sm_reset_all_master_tx_reg_n_0_[0]\,
      I1 => gtwiz_reset_userclk_tx_active_sync,
      I2 => \use_master_reset.sm_reset_all_master_tx_reg_n_0_[1]\,
      I3 => \use_master_reset.sm_reset_all_master_tx_reg_n_0_[2]\,
      O => \use_master_reset.sm_reset_all_master_tx[1]_i_1_n_0\
    );
\use_master_reset.sm_reset_all_master_tx[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFEFEEEFE"
    )
        port map (
      I0 => \use_master_reset.sm_reset_all_master_tx[2]_i_3_n_0\,
      I1 => \use_master_reset.sm_reset_all_master_tx[2]_i_4_n_0\,
      I2 => \use_master_reset.sm_mstresetdone_timer_clr_tx_i_2_n_0\,
      I3 => \use_master_reset.sm_reset_all_master_tx_reg_n_0_[0]\,
      I4 => \use_master_reset.gtwiz_tx_dp_reset_sync_master\,
      I5 => \use_master_reset.sm_reset_all_timer_clr_master_tx_i_4_n_0\,
      O => \use_master_reset.sm_reset_all_master_tx\
    );
\use_master_reset.sm_reset_all_master_tx[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3E80"
    )
        port map (
      I0 => gtwiz_reset_userclk_tx_active_sync,
      I1 => \use_master_reset.sm_reset_all_master_tx_reg_n_0_[1]\,
      I2 => \use_master_reset.sm_reset_all_master_tx_reg_n_0_[0]\,
      I3 => \use_master_reset.sm_reset_all_master_tx_reg_n_0_[2]\,
      O => \use_master_reset.sm_reset_all_master_tx[2]_i_2_n_0\
    );
\use_master_reset.sm_reset_all_master_tx[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000203030003000"
    )
        port map (
      I0 => \use_master_reset.txuserrdy_out_int_dly_i_2_n_0\,
      I1 => \use_master_reset.sm_reset_all_master_tx_reg_n_0_[2]\,
      I2 => \use_master_reset.sm_reset_all_master_tx_reg_n_0_[1]\,
      I3 => \use_master_reset.sm_reset_all_master_tx_reg_n_0_[0]\,
      I4 => \^intf0_rst_tx_done_out\,
      I5 => gtwiz_reset_userclk_tx_active_sync,
      O => \use_master_reset.sm_reset_all_master_tx[2]_i_3_n_0\
    );
\use_master_reset.sm_reset_all_master_tx[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22202220F0F0FFF0"
    )
        port map (
      I0 => \use_master_reset.sm_reset_all_timer_sat_master_tx\,
      I1 => \use_master_reset.sm_reset_all_timer_clr_master_tx\,
      I2 => \use_master_reset.mst_tx_reset_i_1_n_0\,
      I3 => \use_master_reset.mst_tx_dp_reset_i_1_n_0\,
      I4 => \use_master_reset.gtwiz_tx_dp_reset_sync_master\,
      I5 => \use_master_reset.sm_reset_all_master_tx_reg_n_0_[0]\,
      O => \use_master_reset.sm_reset_all_master_tx[2]_i_4_n_0\
    );
\use_master_reset.sm_reset_all_master_tx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_reset_all_master_tx\,
      D => \use_master_reset.sm_reset_all_master_tx[0]_i_1_n_0\,
      Q => \use_master_reset.sm_reset_all_master_tx_reg_n_0_[0]\,
      R => \use_master_reset.sm_reset_all_timer_clr_master_tx_i_1_n_0\
    );
\use_master_reset.sm_reset_all_master_tx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_reset_all_master_tx\,
      D => \use_master_reset.sm_reset_all_master_tx[1]_i_1_n_0\,
      Q => \use_master_reset.sm_reset_all_master_tx_reg_n_0_[1]\,
      R => \use_master_reset.sm_reset_all_timer_clr_master_tx_i_1_n_0\
    );
\use_master_reset.sm_reset_all_master_tx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_reset_all_master_tx\,
      D => \use_master_reset.sm_reset_all_master_tx[2]_i_2_n_0\,
      Q => \use_master_reset.sm_reset_all_master_tx_reg_n_0_[2]\,
      R => \use_master_reset.sm_reset_all_timer_clr_master_tx_i_1_n_0\
    );
\use_master_reset.sm_reset_all_timer_clr_master_rx_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \use_master_reset.gtwiz_rx_reset_sync_master\,
      I1 => \use_master_reset.gtwiz_reset_sync_master\,
      O => \use_master_reset.sm_reset_all_timer_clr_master_rx_i_1_n_0\
    );
\use_master_reset.sm_reset_all_timer_clr_master_rx_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \use_master_reset.sm_reset_all_master_rx_reg_n_0_[2]\,
      I1 => \use_master_reset.sm_reset_all_master_rx_reg_n_0_[0]\,
      I2 => \use_master_reset.sm_reset_all_master_rx_reg_n_0_[1]\,
      O => \use_master_reset.sm_mstresetdone_timer_clr_rx_0\
    );
\use_master_reset.sm_reset_all_timer_clr_master_rx_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5DFF"
    )
        port map (
      I0 => \use_master_reset.sm_reset_all_master_rx_reg_n_0_[0]\,
      I1 => \use_master_reset.sm_reset_all_timer_sat_master_rx\,
      I2 => \use_master_reset.sm_reset_all_timer_clr_master_rx\,
      I3 => \use_master_reset.sm_reset_all_master_rx_reg[2]_fret__1_n_0\,
      O => \use_master_reset.sm_reset_all_timer_clr_master_rx_i_3_n_0\
    );
\use_master_reset.sm_reset_all_timer_clr_master_rx_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_mstresetdone_timer_clr_rx_0\,
      D => \use_master_reset.sm_reset_all_timer_clr_master_rx_i_3_n_0\,
      Q => \use_master_reset.sm_reset_all_timer_clr_master_rx\,
      S => \use_master_reset.sm_reset_all_timer_clr_master_rx_i_1_n_0\
    );
\use_master_reset.sm_reset_all_timer_clr_master_tx_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \use_master_reset.gtwiz_tx_reset_sync_master\,
      I1 => \use_master_reset.gtwiz_reset_sync_master\,
      O => \use_master_reset.sm_reset_all_timer_clr_master_tx_i_1_n_0\
    );
\use_master_reset.sm_reset_all_timer_clr_master_tx_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \use_master_reset.sm_reset_all_master_tx_reg_n_0_[2]\,
      I1 => \use_master_reset.sm_reset_all_master_tx_reg_n_0_[0]\,
      I2 => \use_master_reset.sm_reset_all_master_tx_reg_n_0_[1]\,
      O => \use_master_reset.sm_reset_all_timer_clr_master_tx_i_2_n_0\
    );
\use_master_reset.sm_reset_all_timer_clr_master_tx_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5DFF"
    )
        port map (
      I0 => \use_master_reset.sm_reset_all_master_tx_reg_n_0_[0]\,
      I1 => \use_master_reset.sm_reset_all_timer_sat_master_tx\,
      I2 => \use_master_reset.sm_reset_all_timer_clr_master_tx\,
      I3 => \use_master_reset.sm_reset_all_timer_clr_master_tx_i_4_n_0\,
      O => \use_master_reset.sm_reset_all_timer_clr_master_tx_i_3_n_0\
    );
\use_master_reset.sm_reset_all_timer_clr_master_tx_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \use_master_reset.sm_reset_all_master_tx_reg_n_0_[1]\,
      I1 => \use_master_reset.sm_reset_all_master_tx_reg_n_0_[2]\,
      O => \use_master_reset.sm_reset_all_timer_clr_master_tx_i_4_n_0\
    );
\use_master_reset.sm_reset_all_timer_clr_master_tx_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_reset_all_timer_clr_master_tx_i_2_n_0\,
      D => \use_master_reset.sm_reset_all_timer_clr_master_tx_i_3_n_0\,
      Q => \use_master_reset.sm_reset_all_timer_clr_master_tx\,
      S => \use_master_reset.sm_reset_all_timer_clr_master_tx_i_1_n_0\
    );
\use_master_reset.sm_reset_all_timer_ctr_master_rx0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \use_master_reset.sm_reset_all_timer_ctr_master_rx\(2),
      I1 => \use_master_reset.sm_reset_all_timer_ctr_master_rx\(0),
      I2 => \use_master_reset.sm_reset_all_timer_ctr_master_rx\(1),
      O => \use_master_reset.sm_reset_all_timer_ctr_master_rx0_inferred__0/i__n_0\
    );
\use_master_reset.sm_reset_all_timer_ctr_master_rx0_inferred__0/i___0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => \use_master_reset.sm_reset_all_timer_ctr_master_rx\(2),
      I1 => \use_master_reset.sm_reset_all_timer_ctr_master_rx\(0),
      I2 => \use_master_reset.sm_reset_all_timer_ctr_master_rx\(1),
      I3 => \use_master_reset.sm_reset_all_timer_sat_master_rx\,
      I4 => \use_master_reset.sm_reset_all_timer_clr_master_rx\,
      O => \use_master_reset.sm_reset_all_timer_ctr_master_rx0_inferred__0/i___0_n_0\
    );
\use_master_reset.sm_reset_all_timer_ctr_master_rx[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \use_master_reset.sm_reset_all_timer_ctr_master_rx\(0),
      O => \use_master_reset.sm_reset_all_timer_ctr_master_rx[0]_i_1_n_0\
    );
\use_master_reset.sm_reset_all_timer_ctr_master_rx[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \use_master_reset.sm_reset_all_timer_ctr_master_rx\(0),
      I1 => \use_master_reset.sm_reset_all_timer_ctr_master_rx\(1),
      O => \use_master_reset.sm_reset_all_timer_ctr_master_rx[1]_i_1_n_0\
    );
\use_master_reset.sm_reset_all_timer_ctr_master_rx[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \use_master_reset.sm_reset_all_timer_ctr_master_rx\(0),
      I1 => \use_master_reset.sm_reset_all_timer_ctr_master_rx\(1),
      I2 => \use_master_reset.sm_reset_all_timer_ctr_master_rx\(2),
      O => \use_master_reset.sm_reset_all_timer_ctr_master_rx[2]_i_1_n_0\
    );
\use_master_reset.sm_reset_all_timer_ctr_master_rx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_reset_all_timer_ctr_master_rx0_inferred__0/i__n_0\,
      D => \use_master_reset.sm_reset_all_timer_ctr_master_rx[0]_i_1_n_0\,
      Q => \use_master_reset.sm_reset_all_timer_ctr_master_rx\(0),
      R => \use_master_reset.sm_reset_all_timer_clr_master_rx\
    );
\use_master_reset.sm_reset_all_timer_ctr_master_rx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_reset_all_timer_ctr_master_rx0_inferred__0/i__n_0\,
      D => \use_master_reset.sm_reset_all_timer_ctr_master_rx[1]_i_1_n_0\,
      Q => \use_master_reset.sm_reset_all_timer_ctr_master_rx\(1),
      R => \use_master_reset.sm_reset_all_timer_clr_master_rx\
    );
\use_master_reset.sm_reset_all_timer_ctr_master_rx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => \use_master_reset.sm_reset_all_timer_ctr_master_rx0_inferred__0/i__n_0\,
      D => \use_master_reset.sm_reset_all_timer_ctr_master_rx[2]_i_1_n_0\,
      Q => \use_master_reset.sm_reset_all_timer_ctr_master_rx\(2),
      R => \use_master_reset.sm_reset_all_timer_clr_master_rx\
    );
\use_master_reset.sm_reset_all_timer_ctr_master_tx0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \use_master_reset.sm_reset_all_timer_ctr_master_tx\(2),
      I1 => \use_master_reset.sm_reset_all_timer_ctr_master_tx\(0),
      I2 => \use_master_reset.sm_reset_all_timer_ctr_master_tx\(1),
      O => p_0_in
    );
\use_master_reset.sm_reset_all_timer_ctr_master_tx0_inferred__0/i___0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \use_master_reset.sm_reset_all_timer_ctr_master_tx\(2),
      I1 => \use_master_reset.sm_reset_all_timer_ctr_master_tx\(0),
      I2 => \use_master_reset.sm_reset_all_timer_ctr_master_tx\(1),
      O => \use_master_reset.sm_reset_all_timer_ctr_master_tx0_inferred__0/i___0_n_0\
    );
\use_master_reset.sm_reset_all_timer_ctr_master_tx0_inferred__0/i___1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => \use_master_reset.sm_reset_all_timer_ctr_master_tx\(2),
      I1 => \use_master_reset.sm_reset_all_timer_ctr_master_tx\(0),
      I2 => \use_master_reset.sm_reset_all_timer_ctr_master_tx\(1),
      I3 => \use_master_reset.sm_reset_all_timer_sat_master_tx\,
      I4 => \use_master_reset.sm_reset_all_timer_clr_master_tx\,
      O => \use_master_reset.sm_reset_all_timer_ctr_master_tx0_inferred__0/i___1_n_0\
    );
\use_master_reset.sm_reset_all_timer_ctr_master_tx[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \use_master_reset.sm_reset_all_timer_ctr_master_tx\(0),
      O => p_1_in(0)
    );
\use_master_reset.sm_reset_all_timer_ctr_master_tx[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \use_master_reset.sm_reset_all_timer_ctr_master_tx\(0),
      I1 => \use_master_reset.sm_reset_all_timer_ctr_master_tx\(1),
      O => p_1_in(1)
    );
\use_master_reset.sm_reset_all_timer_ctr_master_tx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => p_0_in,
      D => p_1_in(0),
      Q => \use_master_reset.sm_reset_all_timer_ctr_master_tx\(0),
      R => \use_master_reset.sm_reset_all_timer_clr_master_tx\
    );
\use_master_reset.sm_reset_all_timer_ctr_master_tx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => p_0_in,
      D => p_1_in(1),
      Q => \use_master_reset.sm_reset_all_timer_ctr_master_tx\(1),
      R => \use_master_reset.sm_reset_all_timer_clr_master_tx\
    );
\use_master_reset.sm_reset_all_timer_ctr_master_tx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => '1',
      D => \use_master_reset.sm_reset_all_timer_ctr_master_tx0_inferred__0/i___0_n_0\,
      Q => \use_master_reset.sm_reset_all_timer_ctr_master_tx\(2),
      R => \use_master_reset.sm_reset_all_timer_clr_master_tx\
    );
\use_master_reset.sm_reset_all_timer_sat_master_rx_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => '1',
      D => \use_master_reset.sm_reset_all_timer_ctr_master_rx0_inferred__0/i___0_n_0\,
      Q => \use_master_reset.sm_reset_all_timer_sat_master_rx\,
      R => '0'
    );
\use_master_reset.sm_reset_all_timer_sat_master_tx_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => '1',
      D => \use_master_reset.sm_reset_all_timer_ctr_master_tx0_inferred__0/i___1_n_0\,
      Q => \use_master_reset.sm_reset_all_timer_sat_master_tx\,
      R => '0'
    );
\use_master_reset.tx_userrdy_dly_ctr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \use_master_reset.tx_userrdy_dly_ctr[4]_i_2_n_0\,
      I1 => \use_master_reset.tx_userrdy_dly_ctr_reg_n_0_[0]\,
      O => \use_master_reset.tx_userrdy_dly_ctr[0]_i_1_n_0\
    );
\use_master_reset.tx_userrdy_dly_ctr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \use_master_reset.tx_userrdy_dly_ctr[4]_i_2_n_0\,
      I1 => \use_master_reset.tx_userrdy_dly_ctr_reg_n_0_[1]\,
      I2 => \use_master_reset.tx_userrdy_dly_ctr_reg_n_0_[0]\,
      O => \use_master_reset.tx_userrdy_dly_ctr[1]_i_1_n_0\
    );
\use_master_reset.tx_userrdy_dly_ctr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \use_master_reset.tx_userrdy_dly_ctr[4]_i_2_n_0\,
      I1 => \use_master_reset.tx_userrdy_dly_ctr_reg_n_0_[0]\,
      I2 => \use_master_reset.tx_userrdy_dly_ctr_reg_n_0_[1]\,
      I3 => \use_master_reset.tx_userrdy_dly_ctr_reg_n_0_[2]\,
      O => \use_master_reset.tx_userrdy_dly_ctr[2]_i_1_n_0\
    );
\use_master_reset.tx_userrdy_dly_ctr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => \use_master_reset.tx_userrdy_dly_ctr_reg_n_0_[3]\,
      I1 => \use_master_reset.tx_userrdy_dly_ctr_reg_n_0_[2]\,
      I2 => \use_master_reset.tx_userrdy_dly_ctr_reg_n_0_[0]\,
      I3 => \use_master_reset.tx_userrdy_dly_ctr_reg_n_0_[1]\,
      I4 => \use_master_reset.tx_userrdy_dly_ctr[4]_i_2_n_0\,
      O => \use_master_reset.tx_userrdy_dly_ctr[3]_i_1_n_0\
    );
\use_master_reset.tx_userrdy_dly_ctr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \use_master_reset.tx_userrdy_dly_ctr[4]_i_2_n_0\,
      I1 => \use_master_reset.tx_userrdy_dly_ctr_reg_n_0_[3]\,
      I2 => \use_master_reset.tx_userrdy_dly_ctr_reg_n_0_[1]\,
      I3 => \use_master_reset.tx_userrdy_dly_ctr_reg_n_0_[0]\,
      I4 => \use_master_reset.tx_userrdy_dly_ctr_reg_n_0_[2]\,
      I5 => \use_master_reset.tx_userrdy_dly_ctr_reg_n_0_[4]\,
      O => \use_master_reset.tx_userrdy_dly_ctr[4]_i_1_n_0\
    );
\use_master_reset.tx_userrdy_dly_ctr[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \use_master_reset.sm_reset_all_master_tx_reg_n_0_[2]\,
      I1 => \use_master_reset.sm_reset_all_master_tx_reg_n_0_[0]\,
      I2 => \use_master_reset.sm_reset_all_master_tx_reg_n_0_[1]\,
      I3 => gtwiz_reset_userclk_tx_active_sync,
      O => \use_master_reset.tx_userrdy_dly_ctr[4]_i_2_n_0\
    );
\use_master_reset.tx_userrdy_dly_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => '1',
      D => \use_master_reset.tx_userrdy_dly_ctr[0]_i_1_n_0\,
      Q => \use_master_reset.tx_userrdy_dly_ctr_reg_n_0_[0]\,
      R => \use_master_reset.sm_reset_all_timer_clr_master_tx_i_1_n_0\
    );
\use_master_reset.tx_userrdy_dly_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => '1',
      D => \use_master_reset.tx_userrdy_dly_ctr[1]_i_1_n_0\,
      Q => \use_master_reset.tx_userrdy_dly_ctr_reg_n_0_[1]\,
      R => \use_master_reset.sm_reset_all_timer_clr_master_tx_i_1_n_0\
    );
\use_master_reset.tx_userrdy_dly_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => '1',
      D => \use_master_reset.tx_userrdy_dly_ctr[2]_i_1_n_0\,
      Q => \use_master_reset.tx_userrdy_dly_ctr_reg_n_0_[2]\,
      R => \use_master_reset.sm_reset_all_timer_clr_master_tx_i_1_n_0\
    );
\use_master_reset.tx_userrdy_dly_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => '1',
      D => \use_master_reset.tx_userrdy_dly_ctr[3]_i_1_n_0\,
      Q => \use_master_reset.tx_userrdy_dly_ctr_reg_n_0_[3]\,
      R => \use_master_reset.sm_reset_all_timer_clr_master_tx_i_1_n_0\
    );
\use_master_reset.tx_userrdy_dly_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => '1',
      D => \use_master_reset.tx_userrdy_dly_ctr[4]_i_1_n_0\,
      Q => \use_master_reset.tx_userrdy_dly_ctr_reg_n_0_[4]\,
      R => \use_master_reset.sm_reset_all_timer_clr_master_tx_i_1_n_0\
    );
\use_master_reset.txuserrdy_out_int_dly_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \use_master_reset.tx_userrdy_dly_ctr[4]_i_2_n_0\,
      I1 => \use_master_reset.txuserrdy_out_int_dly_i_2_n_0\,
      I2 => \use_master_reset.sm_reset_all_timer_clr_master_tx_i_4_n_0\,
      O => \use_master_reset.txuserrdy_out_int_dly_i_1_n_0\
    );
\use_master_reset.txuserrdy_out_int_dly_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \use_master_reset.tx_userrdy_dly_ctr_reg_n_0_[4]\,
      I1 => \use_master_reset.tx_userrdy_dly_ctr_reg_n_0_[3]\,
      I2 => \use_master_reset.tx_userrdy_dly_ctr_reg_n_0_[1]\,
      I3 => \use_master_reset.tx_userrdy_dly_ctr_reg_n_0_[0]\,
      I4 => \use_master_reset.tx_userrdy_dly_ctr_reg_n_0_[2]\,
      O => \use_master_reset.txuserrdy_out_int_dly_i_2_n_0\
    );
\use_master_reset.txuserrdy_out_int_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_freerun_clk,
      CE => '1',
      D => \use_master_reset.txuserrdy_out_int_dly_i_1_n_0\,
      Q => \use_master_reset.txuserrdy_out_int_dly_reg_n_0\,
      R => \use_master_reset.sm_reset_all_timer_clr_master_tx_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst is
  port (
    apb3prdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    apb3pready : out STD_LOGIC;
    apb3pslverr : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    ch0_bufgtce : out STD_LOGIC;
    ch0_bufgtcemask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch0_bufgtdiv : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ch0_bufgtrst : out STD_LOGIC;
    ch0_bufgtrstmask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch0_dmonitorout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ch0_dmonitoroutclk : out STD_LOGIC;
    ch0_eyescandataerror : out STD_LOGIC;
    ch0_iloresetdone : out STD_LOGIC;
    ch0_pcsrsvdout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_phyready : out STD_LOGIC;
    ch0_phystatus : out STD_LOGIC;
    ch0_pinrsvdas : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_refdebugout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_resetexception : out STD_LOGIC;
    ch0_rx10gstat : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch0_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch0_rxbyteisaligned : out STD_LOGIC;
    ch0_rxbyterealign : out STD_LOGIC;
    ch0_rxcdrlock : out STD_LOGIC;
    ch0_rxcdrphdone : out STD_LOGIC;
    ch0_rxchanbondseq : out STD_LOGIC;
    ch0_rxchanisaligned : out STD_LOGIC;
    ch0_rxchanrealign : out STD_LOGIC;
    ch0_rxchbondo : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ch0_rxclkcorcnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_rxcominitdet : out STD_LOGIC;
    ch0_rxcommadet : out STD_LOGIC;
    ch0_rxcomsasdet : out STD_LOGIC;
    ch0_rxcomwakedet : out STD_LOGIC;
    ch0_rxctrl0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_rxctrl1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_rxctrl2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch0_rxctrl3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch0_rxdapiresetdone : out STD_LOGIC;
    ch0_rxdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    ch0_rxdatavalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_rxdebugpcsout : out STD_LOGIC;
    ch0_rxdlyalignerr : out STD_LOGIC;
    ch0_rxdlyalignprog : out STD_LOGIC;
    ch0_rxelecidle : out STD_LOGIC;
    ch0_rxfinealigndone : out STD_LOGIC;
    ch0_rxheader : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch0_rxheadervalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_rxosintdone : out STD_LOGIC;
    ch0_rxoutclk : out STD_LOGIC;
    ch0_rxphaligndone : out STD_LOGIC;
    ch0_rxphalignerr : out STD_LOGIC;
    ch0_rxphdlyresetdone : out STD_LOGIC;
    ch0_rxphsetinitdone : out STD_LOGIC;
    ch0_rxphshift180done : out STD_LOGIC;
    ch0_rxpkdet : out STD_LOGIC;
    ch0_rxpmaresetdone : out STD_LOGIC;
    ch0_rxprbserr : out STD_LOGIC;
    ch0_rxprbslocked : out STD_LOGIC;
    ch0_rxprogdivresetdone : out STD_LOGIC;
    ch0_rxqpisenn : out STD_LOGIC;
    ch0_rxqpisenp : out STD_LOGIC;
    ch0_rxresetdone : out STD_LOGIC;
    ch0_rxsimplexphystatus : out STD_LOGIC;
    ch0_rxsliderdy : out STD_LOGIC;
    ch0_rxslipdone : out STD_LOGIC;
    ch0_rxstartofseq : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_rxstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch0_rxsyncdone : out STD_LOGIC;
    ch0_rxvalid : out STD_LOGIC;
    ch0_tx10gstat : out STD_LOGIC;
    ch0_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_txcomfinish : out STD_LOGIC;
    ch0_txdapiresetdone : out STD_LOGIC;
    ch0_txdccdone : out STD_LOGIC;
    ch0_txdebugpcsout : out STD_LOGIC;
    ch0_txdlyalignerr : out STD_LOGIC;
    ch0_txdlyalignprog : out STD_LOGIC;
    ch0_txoutclk : out STD_LOGIC;
    ch0_txphaligndone : out STD_LOGIC;
    ch0_txphalignerr : out STD_LOGIC;
    ch0_txphalignoutrsvd : out STD_LOGIC;
    ch0_txphdlyresetdone : out STD_LOGIC;
    ch0_txphsetinitdone : out STD_LOGIC;
    ch0_txphshift180done : out STD_LOGIC;
    ch0_txpmaresetdone : out STD_LOGIC;
    ch0_txprogdivresetdone : out STD_LOGIC;
    ch0_txqpisenn : out STD_LOGIC;
    ch0_txqpisenp : out STD_LOGIC;
    ch0_txresetdone : out STD_LOGIC;
    ch0_txsimplexphystatus : out STD_LOGIC;
    ch0_txswingouthigh : out STD_LOGIC;
    ch0_txswingoutlow : out STD_LOGIC;
    ch0_txsyncdone : out STD_LOGIC;
    ch0_xpipe5_pipeline_en : out STD_LOGIC;
    ch1_bufgtce : out STD_LOGIC;
    ch1_bufgtcemask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch1_bufgtdiv : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ch1_bufgtrst : out STD_LOGIC;
    ch1_bufgtrstmask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch1_dmonitorout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ch1_dmonitoroutclk : out STD_LOGIC;
    ch1_eyescandataerror : out STD_LOGIC;
    ch1_iloresetdone : out STD_LOGIC;
    ch1_pcsrsvdout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_phyready : out STD_LOGIC;
    ch1_phystatus : out STD_LOGIC;
    ch1_pinrsvdas : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_refdebugout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_resetexception : out STD_LOGIC;
    ch1_rx10gstat : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch1_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch1_rxbyteisaligned : out STD_LOGIC;
    ch1_rxbyterealign : out STD_LOGIC;
    ch1_rxcdrlock : out STD_LOGIC;
    ch1_rxcdrphdone : out STD_LOGIC;
    ch1_rxchanbondseq : out STD_LOGIC;
    ch1_rxchanisaligned : out STD_LOGIC;
    ch1_rxchanrealign : out STD_LOGIC;
    ch1_rxchbondo : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ch1_rxclkcorcnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_rxcominitdet : out STD_LOGIC;
    ch1_rxcommadet : out STD_LOGIC;
    ch1_rxcomsasdet : out STD_LOGIC;
    ch1_rxcomwakedet : out STD_LOGIC;
    ch1_rxctrl0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_rxctrl1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_rxctrl2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch1_rxctrl3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch1_rxdapiresetdone : out STD_LOGIC;
    ch1_rxdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    ch1_rxdatavalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_rxdebugpcsout : out STD_LOGIC;
    ch1_rxdlyalignerr : out STD_LOGIC;
    ch1_rxdlyalignprog : out STD_LOGIC;
    ch1_rxelecidle : out STD_LOGIC;
    ch1_rxfinealigndone : out STD_LOGIC;
    ch1_rxheader : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch1_rxheadervalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_rxosintdone : out STD_LOGIC;
    ch1_rxoutclk : out STD_LOGIC;
    ch1_rxphaligndone : out STD_LOGIC;
    ch1_rxphalignerr : out STD_LOGIC;
    ch1_rxphdlyresetdone : out STD_LOGIC;
    ch1_rxphsetinitdone : out STD_LOGIC;
    ch1_rxphshift180done : out STD_LOGIC;
    ch1_rxpkdet : out STD_LOGIC;
    ch1_rxpmaresetdone : out STD_LOGIC;
    ch1_rxprbserr : out STD_LOGIC;
    ch1_rxprbslocked : out STD_LOGIC;
    ch1_rxprogdivresetdone : out STD_LOGIC;
    ch1_rxqpisenn : out STD_LOGIC;
    ch1_rxqpisenp : out STD_LOGIC;
    ch1_rxresetdone : out STD_LOGIC;
    ch1_rxsimplexphystatus : out STD_LOGIC;
    ch1_rxsliderdy : out STD_LOGIC;
    ch1_rxslipdone : out STD_LOGIC;
    ch1_rxstartofseq : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_rxstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch1_rxsyncdone : out STD_LOGIC;
    ch1_rxvalid : out STD_LOGIC;
    ch1_tx10gstat : out STD_LOGIC;
    ch1_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_txcomfinish : out STD_LOGIC;
    ch1_txdapiresetdone : out STD_LOGIC;
    ch1_txdccdone : out STD_LOGIC;
    ch1_txdebugpcsout : out STD_LOGIC;
    ch1_txdlyalignerr : out STD_LOGIC;
    ch1_txdlyalignprog : out STD_LOGIC;
    ch1_txoutclk : out STD_LOGIC;
    ch1_txphaligndone : out STD_LOGIC;
    ch1_txphalignerr : out STD_LOGIC;
    ch1_txphalignoutrsvd : out STD_LOGIC;
    ch1_txphdlyresetdone : out STD_LOGIC;
    ch1_txphsetinitdone : out STD_LOGIC;
    ch1_txphshift180done : out STD_LOGIC;
    ch1_txpmaresetdone : out STD_LOGIC;
    ch1_txprogdivresetdone : out STD_LOGIC;
    ch1_txqpisenn : out STD_LOGIC;
    ch1_txqpisenp : out STD_LOGIC;
    ch1_txresetdone : out STD_LOGIC;
    ch1_txsimplexphystatus : out STD_LOGIC;
    ch1_txswingouthigh : out STD_LOGIC;
    ch1_txswingoutlow : out STD_LOGIC;
    ch1_txsyncdone : out STD_LOGIC;
    ch1_xpipe5_pipeline_en : out STD_LOGIC;
    ch2_bufgtce : out STD_LOGIC;
    ch2_bufgtcemask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch2_bufgtdiv : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ch2_bufgtrst : out STD_LOGIC;
    ch2_bufgtrstmask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch2_dmonitorout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ch2_dmonitoroutclk : out STD_LOGIC;
    ch2_eyescandataerror : out STD_LOGIC;
    ch2_iloresetdone : out STD_LOGIC;
    ch2_pcsrsvdout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch2_phyready : out STD_LOGIC;
    ch2_phystatus : out STD_LOGIC;
    ch2_pinrsvdas : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch2_refdebugout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_resetexception : out STD_LOGIC;
    ch2_rx10gstat : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch2_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch2_rxbyteisaligned : out STD_LOGIC;
    ch2_rxbyterealign : out STD_LOGIC;
    ch2_rxcdrlock : out STD_LOGIC;
    ch2_rxcdrphdone : out STD_LOGIC;
    ch2_rxchanbondseq : out STD_LOGIC;
    ch2_rxchanisaligned : out STD_LOGIC;
    ch2_rxchanrealign : out STD_LOGIC;
    ch2_rxchbondo : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ch2_rxclkcorcnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_rxcominitdet : out STD_LOGIC;
    ch2_rxcommadet : out STD_LOGIC;
    ch2_rxcomsasdet : out STD_LOGIC;
    ch2_rxcomwakedet : out STD_LOGIC;
    ch2_rxctrl0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch2_rxctrl1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch2_rxctrl2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch2_rxctrl3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch2_rxdapiresetdone : out STD_LOGIC;
    ch2_rxdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    ch2_rxdatavalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_rxdebugpcsout : out STD_LOGIC;
    ch2_rxdlyalignerr : out STD_LOGIC;
    ch2_rxdlyalignprog : out STD_LOGIC;
    ch2_rxelecidle : out STD_LOGIC;
    ch2_rxfinealigndone : out STD_LOGIC;
    ch2_rxheader : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch2_rxheadervalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_rxosintdone : out STD_LOGIC;
    ch2_rxoutclk : out STD_LOGIC;
    ch2_rxphaligndone : out STD_LOGIC;
    ch2_rxphalignerr : out STD_LOGIC;
    ch2_rxphdlyresetdone : out STD_LOGIC;
    ch2_rxphsetinitdone : out STD_LOGIC;
    ch2_rxphshift180done : out STD_LOGIC;
    ch2_rxpkdet : out STD_LOGIC;
    ch2_rxpmaresetdone : out STD_LOGIC;
    ch2_rxprbserr : out STD_LOGIC;
    ch2_rxprbslocked : out STD_LOGIC;
    ch2_rxprogdivresetdone : out STD_LOGIC;
    ch2_rxqpisenn : out STD_LOGIC;
    ch2_rxqpisenp : out STD_LOGIC;
    ch2_rxresetdone : out STD_LOGIC;
    ch2_rxsimplexphystatus : out STD_LOGIC;
    ch2_rxsliderdy : out STD_LOGIC;
    ch2_rxslipdone : out STD_LOGIC;
    ch2_rxstartofseq : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_rxstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch2_rxsyncdone : out STD_LOGIC;
    ch2_rxvalid : out STD_LOGIC;
    ch2_tx10gstat : out STD_LOGIC;
    ch2_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_txcomfinish : out STD_LOGIC;
    ch2_txdapiresetdone : out STD_LOGIC;
    ch2_txdccdone : out STD_LOGIC;
    ch2_txdebugpcsout : out STD_LOGIC;
    ch2_txdlyalignerr : out STD_LOGIC;
    ch2_txdlyalignprog : out STD_LOGIC;
    ch2_txoutclk : out STD_LOGIC;
    ch2_txphaligndone : out STD_LOGIC;
    ch2_txphalignerr : out STD_LOGIC;
    ch2_txphalignoutrsvd : out STD_LOGIC;
    ch2_txphdlyresetdone : out STD_LOGIC;
    ch2_txphsetinitdone : out STD_LOGIC;
    ch2_txphshift180done : out STD_LOGIC;
    ch2_txpmaresetdone : out STD_LOGIC;
    ch2_txprogdivresetdone : out STD_LOGIC;
    ch2_txqpisenn : out STD_LOGIC;
    ch2_txqpisenp : out STD_LOGIC;
    ch2_txresetdone : out STD_LOGIC;
    ch2_txsimplexphystatus : out STD_LOGIC;
    ch2_txswingouthigh : out STD_LOGIC;
    ch2_txswingoutlow : out STD_LOGIC;
    ch2_txsyncdone : out STD_LOGIC;
    ch2_xpipe5_pipeline_en : out STD_LOGIC;
    ch3_bufgtce : out STD_LOGIC;
    ch3_bufgtcemask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch3_bufgtdiv : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ch3_bufgtrst : out STD_LOGIC;
    ch3_bufgtrstmask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch3_dmonitorout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ch3_dmonitoroutclk : out STD_LOGIC;
    ch3_eyescandataerror : out STD_LOGIC;
    ch3_iloresetdone : out STD_LOGIC;
    ch3_pcsrsvdout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch3_phyready : out STD_LOGIC;
    ch3_phystatus : out STD_LOGIC;
    ch3_pinrsvdas : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch3_refdebugout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_resetexception : out STD_LOGIC;
    ch3_rx10gstat : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch3_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch3_rxbyteisaligned : out STD_LOGIC;
    ch3_rxbyterealign : out STD_LOGIC;
    ch3_rxcdrlock : out STD_LOGIC;
    ch3_rxcdrphdone : out STD_LOGIC;
    ch3_rxchanbondseq : out STD_LOGIC;
    ch3_rxchanisaligned : out STD_LOGIC;
    ch3_rxchanrealign : out STD_LOGIC;
    ch3_rxchbondo : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ch3_rxclkcorcnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_rxcominitdet : out STD_LOGIC;
    ch3_rxcommadet : out STD_LOGIC;
    ch3_rxcomsasdet : out STD_LOGIC;
    ch3_rxcomwakedet : out STD_LOGIC;
    ch3_rxctrl0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch3_rxctrl1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch3_rxctrl2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch3_rxctrl3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch3_rxdapiresetdone : out STD_LOGIC;
    ch3_rxdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    ch3_rxdatavalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_rxdebugpcsout : out STD_LOGIC;
    ch3_rxdlyalignerr : out STD_LOGIC;
    ch3_rxdlyalignprog : out STD_LOGIC;
    ch3_rxelecidle : out STD_LOGIC;
    ch3_rxfinealigndone : out STD_LOGIC;
    ch3_rxheader : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch3_rxheadervalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_rxosintdone : out STD_LOGIC;
    ch3_rxoutclk : out STD_LOGIC;
    ch3_rxphaligndone : out STD_LOGIC;
    ch3_rxphalignerr : out STD_LOGIC;
    ch3_rxphdlyresetdone : out STD_LOGIC;
    ch3_rxphsetinitdone : out STD_LOGIC;
    ch3_rxphshift180done : out STD_LOGIC;
    ch3_rxpkdet : out STD_LOGIC;
    ch3_rxpmaresetdone : out STD_LOGIC;
    ch3_rxprbserr : out STD_LOGIC;
    ch3_rxprbslocked : out STD_LOGIC;
    ch3_rxprogdivresetdone : out STD_LOGIC;
    ch3_rxqpisenn : out STD_LOGIC;
    ch3_rxqpisenp : out STD_LOGIC;
    ch3_rxresetdone : out STD_LOGIC;
    ch3_rxsimplexphystatus : out STD_LOGIC;
    ch3_rxsliderdy : out STD_LOGIC;
    ch3_rxslipdone : out STD_LOGIC;
    ch3_rxstartofseq : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_rxstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch3_rxsyncdone : out STD_LOGIC;
    ch3_rxvalid : out STD_LOGIC;
    ch3_tx10gstat : out STD_LOGIC;
    ch3_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_txcomfinish : out STD_LOGIC;
    ch3_txdapiresetdone : out STD_LOGIC;
    ch3_txdccdone : out STD_LOGIC;
    ch3_txdebugpcsout : out STD_LOGIC;
    ch3_txdlyalignerr : out STD_LOGIC;
    ch3_txdlyalignprog : out STD_LOGIC;
    ch3_txoutclk : out STD_LOGIC;
    ch3_txphaligndone : out STD_LOGIC;
    ch3_txphalignerr : out STD_LOGIC;
    ch3_txphalignoutrsvd : out STD_LOGIC;
    ch3_txphdlyresetdone : out STD_LOGIC;
    ch3_txphsetinitdone : out STD_LOGIC;
    ch3_txphshift180done : out STD_LOGIC;
    ch3_txpmaresetdone : out STD_LOGIC;
    ch3_txprogdivresetdone : out STD_LOGIC;
    ch3_txqpisenn : out STD_LOGIC;
    ch3_txqpisenp : out STD_LOGIC;
    ch3_txresetdone : out STD_LOGIC;
    ch3_txsimplexphystatus : out STD_LOGIC;
    ch3_txswingouthigh : out STD_LOGIC;
    ch3_txswingoutlow : out STD_LOGIC;
    ch3_txsyncdone : out STD_LOGIC;
    ch3_xpipe5_pipeline_en : out STD_LOGIC;
    correcterr : out STD_LOGIC;
    ctrlrsvdout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    debugtracetdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    debugtracetvalid : out STD_LOGIC;
    gpo : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gtpowergood : out STD_LOGIC;
    hsclk0_lcpllfbclklost : out STD_LOGIC;
    hsclk0_lcplllock : out STD_LOGIC;
    hsclk0_lcpllrefclklost : out STD_LOGIC;
    hsclk0_lcpllrefclkmonitor : out STD_LOGIC;
    hsclk0_lcpllrsvdout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk0_rpllfbclklost : out STD_LOGIC;
    hsclk0_rplllock : out STD_LOGIC;
    hsclk0_rpllrefclklost : out STD_LOGIC;
    hsclk0_rpllrefclkmonitor : out STD_LOGIC;
    hsclk0_rpllrsvdout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk0_rxrecclkout0 : out STD_LOGIC;
    hsclk0_rxrecclkout1 : out STD_LOGIC;
    hsclk0_rxrecclksel : out STD_LOGIC_VECTOR ( 1 downto 0 );
    hsclk1_lcpllfbclklost : out STD_LOGIC;
    hsclk1_lcplllock : out STD_LOGIC;
    hsclk1_lcpllrefclklost : out STD_LOGIC;
    hsclk1_lcpllrefclkmonitor : out STD_LOGIC;
    hsclk1_lcpllrsvdout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk1_rpllfbclklost : out STD_LOGIC;
    hsclk1_rplllock : out STD_LOGIC;
    hsclk1_rpllrefclklost : out STD_LOGIC;
    hsclk1_rpllrefclkmonitor : out STD_LOGIC;
    hsclk1_rpllrsvdout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk1_rxrecclkout0 : out STD_LOGIC;
    hsclk1_rxrecclkout1 : out STD_LOGIC;
    hsclk1_rxrecclksel : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pipenorthout : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pipesouthout : out STD_LOGIC_VECTOR ( 5 downto 0 );
    refclk0_clktestsigint : out STD_LOGIC;
    refclk0_gtrefclkpdint : out STD_LOGIC;
    refclk1_clktestsigint : out STD_LOGIC;
    refclk1_gtrefclkpdint : out STD_LOGIC;
    resetdone_northout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    resetdone_southout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxmarginreqack : out STD_LOGIC;
    rxmarginrescmd : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxmarginreslanenum : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxmarginrespayld : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxmarginresreq : out STD_LOGIC;
    rxpinorthout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpisouthout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    trigackin0 : out STD_LOGIC;
    trigout0 : out STD_LOGIC;
    txpinorthout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txpisouthout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ubinterrupt : out STD_LOGIC;
    ubtxuart : out STD_LOGIC;
    uncorrecterr : out STD_LOGIC;
    altclk : in STD_LOGIC;
    apb3clk : in STD_LOGIC;
    apb3paddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    apb3penable : in STD_LOGIC;
    apb3presetn : in STD_LOGIC;
    apb3psel : in STD_LOGIC;
    apb3pwdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    apb3pwrite : in STD_LOGIC;
    s_axi_lite_clk : in STD_LOGIC;
    s_axi_lite_resetn : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    bgbypassb : in STD_LOGIC;
    bgmonitorenb : in STD_LOGIC;
    bgpdb : in STD_LOGIC;
    bgrcalovrd : in STD_LOGIC_VECTOR ( 4 downto 0 );
    bgrcalovrdenb : in STD_LOGIC;
    ch0_cdrbmcdrreq : in STD_LOGIC;
    ch0_cdrfreqos : in STD_LOGIC;
    ch0_cdrincpctrl : in STD_LOGIC;
    ch0_cdrstepdir : in STD_LOGIC;
    ch0_cdrstepsq : in STD_LOGIC;
    ch0_cdrstepsx : in STD_LOGIC;
    ch0_clkrsvd0 : in STD_LOGIC;
    ch0_clkrsvd1 : in STD_LOGIC;
    ch0_dfehold : in STD_LOGIC;
    ch0_dfeovrd : in STD_LOGIC;
    ch0_dmonfiforeset : in STD_LOGIC;
    ch0_dmonitorclk : in STD_LOGIC;
    ch0_eyescanreset : in STD_LOGIC;
    ch0_eyescantrigger : in STD_LOGIC;
    ch0_gtrsvd : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_gtrxreset : in STD_LOGIC;
    ch0_gttxreset : in STD_LOGIC;
    ch0_hsdppcsreset : in STD_LOGIC;
    ch0_iloreset : in STD_LOGIC;
    ch0_iloresetmask : in STD_LOGIC;
    ch0_loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch0_pcierstb : in STD_LOGIC;
    ch0_phyesmadaptsave : in STD_LOGIC;
    ch0_rxcdrhold : in STD_LOGIC;
    ch0_rxcdrovrden : in STD_LOGIC;
    ch0_rxcdrreset : in STD_LOGIC;
    ch0_rxchbondi : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch0_rxdapicodeovrden : in STD_LOGIC;
    ch0_rxdapicodereset : in STD_LOGIC;
    ch0_rxdapireset : in STD_LOGIC;
    ch0_rxdapiresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_rxdlyalignreq : in STD_LOGIC;
    ch0_rxeqtraining : in STD_LOGIC;
    ch0_rxgearboxslip : in STD_LOGIC;
    ch0_rxlatclk : in STD_LOGIC;
    ch0_rxlpmen : in STD_LOGIC;
    ch0_rxmldchaindone : in STD_LOGIC;
    ch0_rxmldchainreq : in STD_LOGIC;
    ch0_rxmlfinealignreq : in STD_LOGIC;
    ch0_rxoobreset : in STD_LOGIC;
    ch0_rxpcsresetmask : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch0_rxpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_rxphalignreq : in STD_LOGIC;
    ch0_rxphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_rxphdlypd : in STD_LOGIC;
    ch0_rxphdlyreset : in STD_LOGIC;
    ch0_rxphsetinitreq : in STD_LOGIC;
    ch0_rxphshift180 : in STD_LOGIC;
    ch0_rxpmaresetmask : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch0_rxpolarity : in STD_LOGIC;
    ch0_rxprbscntreset : in STD_LOGIC;
    ch0_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch0_rxprogdivreset : in STD_LOGIC;
    ch0_rxqpien : in STD_LOGIC;
    ch0_rxrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch0_rxresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_rxslide : in STD_LOGIC;
    ch0_rxsyncallin : in STD_LOGIC;
    ch0_rxtermination : in STD_LOGIC;
    ch0_rxuserrdy : in STD_LOGIC;
    ch0_rxusrclk : in STD_LOGIC;
    ch0_txcominit : in STD_LOGIC;
    ch0_txcomsas : in STD_LOGIC;
    ch0_txcomwake : in STD_LOGIC;
    ch0_txctrl0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_txctrl1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_txctrl2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch0_txdapicodeovrden : in STD_LOGIC;
    ch0_txdapicodereset : in STD_LOGIC;
    ch0_txdapireset : in STD_LOGIC;
    ch0_txdapiresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_txdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    ch0_txdeemph : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_txdetectrx : in STD_LOGIC;
    ch0_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch0_txdlyalignreq : in STD_LOGIC;
    ch0_txelecidle : in STD_LOGIC;
    ch0_txheader : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ch0_txinhibit : in STD_LOGIC;
    ch0_txlatclk : in STD_LOGIC;
    ch0_txmaincursor : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch0_txmargin : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch0_txmldchaindone : in STD_LOGIC;
    ch0_txmldchainreq : in STD_LOGIC;
    ch0_txoneszeros : in STD_LOGIC;
    ch0_txpausedelayalign : in STD_LOGIC;
    ch0_txpcsresetmask : in STD_LOGIC;
    ch0_txpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_txphalignreq : in STD_LOGIC;
    ch0_txphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_txphdlypd : in STD_LOGIC;
    ch0_txphdlyreset : in STD_LOGIC;
    ch0_txphdlytstclk : in STD_LOGIC;
    ch0_txphsetinitreq : in STD_LOGIC;
    ch0_txphshift180 : in STD_LOGIC;
    ch0_txpicodeovrden : in STD_LOGIC;
    ch0_txpicodereset : in STD_LOGIC;
    ch0_txpippmen : in STD_LOGIC;
    ch0_txpippmstepsize : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch0_txpisopd : in STD_LOGIC;
    ch0_txpmaresetmask : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch0_txpolarity : in STD_LOGIC;
    ch0_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch0_txprbsforceerr : in STD_LOGIC;
    ch0_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch0_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch0_txprogdivreset : in STD_LOGIC;
    ch0_txqpibiasen : in STD_LOGIC;
    ch0_txqpiweakpu : in STD_LOGIC;
    ch0_txrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch0_txresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_txsequence : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch0_txswing : in STD_LOGIC;
    ch0_txsyncallin : in STD_LOGIC;
    ch0_txuserrdy : in STD_LOGIC;
    ch0_txusrclk : in STD_LOGIC;
    ch1_cdrbmcdrreq : in STD_LOGIC;
    ch1_cdrfreqos : in STD_LOGIC;
    ch1_cdrincpctrl : in STD_LOGIC;
    ch1_cdrstepdir : in STD_LOGIC;
    ch1_cdrstepsq : in STD_LOGIC;
    ch1_cdrstepsx : in STD_LOGIC;
    ch1_clkrsvd0 : in STD_LOGIC;
    ch1_clkrsvd1 : in STD_LOGIC;
    ch1_dfehold : in STD_LOGIC;
    ch1_dfeovrd : in STD_LOGIC;
    ch1_dmonfiforeset : in STD_LOGIC;
    ch1_dmonitorclk : in STD_LOGIC;
    ch1_eyescanreset : in STD_LOGIC;
    ch1_eyescantrigger : in STD_LOGIC;
    ch1_gtrsvd : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_gtrxreset : in STD_LOGIC;
    ch1_gttxreset : in STD_LOGIC;
    ch1_hsdppcsreset : in STD_LOGIC;
    ch1_iloreset : in STD_LOGIC;
    ch1_iloresetmask : in STD_LOGIC;
    ch1_loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch1_pcierstb : in STD_LOGIC;
    ch1_phyesmadaptsave : in STD_LOGIC;
    ch1_rxcdrhold : in STD_LOGIC;
    ch1_rxcdrovrden : in STD_LOGIC;
    ch1_rxcdrreset : in STD_LOGIC;
    ch1_rxchbondi : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch1_rxdapicodeovrden : in STD_LOGIC;
    ch1_rxdapicodereset : in STD_LOGIC;
    ch1_rxdapireset : in STD_LOGIC;
    ch1_rxdapiresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_rxdlyalignreq : in STD_LOGIC;
    ch1_rxeqtraining : in STD_LOGIC;
    ch1_rxgearboxslip : in STD_LOGIC;
    ch1_rxlatclk : in STD_LOGIC;
    ch1_rxlpmen : in STD_LOGIC;
    ch1_rxmldchaindone : in STD_LOGIC;
    ch1_rxmldchainreq : in STD_LOGIC;
    ch1_rxmlfinealignreq : in STD_LOGIC;
    ch1_rxoobreset : in STD_LOGIC;
    ch1_rxpcsresetmask : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch1_rxpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_rxphalignreq : in STD_LOGIC;
    ch1_rxphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_rxphdlypd : in STD_LOGIC;
    ch1_rxphdlyreset : in STD_LOGIC;
    ch1_rxphsetinitreq : in STD_LOGIC;
    ch1_rxphshift180 : in STD_LOGIC;
    ch1_rxpmaresetmask : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch1_rxpolarity : in STD_LOGIC;
    ch1_rxprbscntreset : in STD_LOGIC;
    ch1_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch1_rxprogdivreset : in STD_LOGIC;
    ch1_rxqpien : in STD_LOGIC;
    ch1_rxrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch1_rxresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_rxslide : in STD_LOGIC;
    ch1_rxsyncallin : in STD_LOGIC;
    ch1_rxtermination : in STD_LOGIC;
    ch1_rxuserrdy : in STD_LOGIC;
    ch1_rxusrclk : in STD_LOGIC;
    ch1_txcominit : in STD_LOGIC;
    ch1_txcomsas : in STD_LOGIC;
    ch1_txcomwake : in STD_LOGIC;
    ch1_txctrl0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_txctrl1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_txctrl2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch1_txdapicodeovrden : in STD_LOGIC;
    ch1_txdapicodereset : in STD_LOGIC;
    ch1_txdapireset : in STD_LOGIC;
    ch1_txdapiresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_txdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    ch1_txdeemph : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_txdetectrx : in STD_LOGIC;
    ch1_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch1_txdlyalignreq : in STD_LOGIC;
    ch1_txelecidle : in STD_LOGIC;
    ch1_txheader : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ch1_txinhibit : in STD_LOGIC;
    ch1_txlatclk : in STD_LOGIC;
    ch1_txmaincursor : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch1_txmargin : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch1_txmldchaindone : in STD_LOGIC;
    ch1_txmldchainreq : in STD_LOGIC;
    ch1_txoneszeros : in STD_LOGIC;
    ch1_txpausedelayalign : in STD_LOGIC;
    ch1_txpcsresetmask : in STD_LOGIC;
    ch1_txpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_txphalignreq : in STD_LOGIC;
    ch1_txphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_txphdlypd : in STD_LOGIC;
    ch1_txphdlyreset : in STD_LOGIC;
    ch1_txphdlytstclk : in STD_LOGIC;
    ch1_txphsetinitreq : in STD_LOGIC;
    ch1_txphshift180 : in STD_LOGIC;
    ch1_txpicodeovrden : in STD_LOGIC;
    ch1_txpicodereset : in STD_LOGIC;
    ch1_txpippmen : in STD_LOGIC;
    ch1_txpippmstepsize : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch1_txpisopd : in STD_LOGIC;
    ch1_txpmaresetmask : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch1_txpolarity : in STD_LOGIC;
    ch1_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch1_txprbsforceerr : in STD_LOGIC;
    ch1_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch1_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch1_txprogdivreset : in STD_LOGIC;
    ch1_txqpibiasen : in STD_LOGIC;
    ch1_txqpiweakpu : in STD_LOGIC;
    ch1_txrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch1_txresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_txsequence : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch1_txswing : in STD_LOGIC;
    ch1_txsyncallin : in STD_LOGIC;
    ch1_txuserrdy : in STD_LOGIC;
    ch1_txusrclk : in STD_LOGIC;
    ch2_cdrbmcdrreq : in STD_LOGIC;
    ch2_cdrfreqos : in STD_LOGIC;
    ch2_cdrincpctrl : in STD_LOGIC;
    ch2_cdrstepdir : in STD_LOGIC;
    ch2_cdrstepsq : in STD_LOGIC;
    ch2_cdrstepsx : in STD_LOGIC;
    ch2_clkrsvd0 : in STD_LOGIC;
    ch2_clkrsvd1 : in STD_LOGIC;
    ch2_dfehold : in STD_LOGIC;
    ch2_dfeovrd : in STD_LOGIC;
    ch2_dmonfiforeset : in STD_LOGIC;
    ch2_dmonitorclk : in STD_LOGIC;
    ch2_eyescanreset : in STD_LOGIC;
    ch2_eyescantrigger : in STD_LOGIC;
    ch2_gtrsvd : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch2_gtrxreset : in STD_LOGIC;
    ch2_gttxreset : in STD_LOGIC;
    ch2_hsdppcsreset : in STD_LOGIC;
    ch2_iloreset : in STD_LOGIC;
    ch2_iloresetmask : in STD_LOGIC;
    ch2_loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch2_pcierstb : in STD_LOGIC;
    ch2_phyesmadaptsave : in STD_LOGIC;
    ch2_rxcdrhold : in STD_LOGIC;
    ch2_rxcdrovrden : in STD_LOGIC;
    ch2_rxcdrreset : in STD_LOGIC;
    ch2_rxchbondi : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch2_rxdapicodeovrden : in STD_LOGIC;
    ch2_rxdapicodereset : in STD_LOGIC;
    ch2_rxdapireset : in STD_LOGIC;
    ch2_rxdapiresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_rxdlyalignreq : in STD_LOGIC;
    ch2_rxeqtraining : in STD_LOGIC;
    ch2_rxgearboxslip : in STD_LOGIC;
    ch2_rxlatclk : in STD_LOGIC;
    ch2_rxlpmen : in STD_LOGIC;
    ch2_rxmldchaindone : in STD_LOGIC;
    ch2_rxmldchainreq : in STD_LOGIC;
    ch2_rxmlfinealignreq : in STD_LOGIC;
    ch2_rxoobreset : in STD_LOGIC;
    ch2_rxpcsresetmask : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch2_rxpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_rxphalignreq : in STD_LOGIC;
    ch2_rxphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_rxphdlypd : in STD_LOGIC;
    ch2_rxphdlyreset : in STD_LOGIC;
    ch2_rxphsetinitreq : in STD_LOGIC;
    ch2_rxphshift180 : in STD_LOGIC;
    ch2_rxpmaresetmask : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch2_rxpolarity : in STD_LOGIC;
    ch2_rxprbscntreset : in STD_LOGIC;
    ch2_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch2_rxprogdivreset : in STD_LOGIC;
    ch2_rxqpien : in STD_LOGIC;
    ch2_rxrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch2_rxresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_rxslide : in STD_LOGIC;
    ch2_rxsyncallin : in STD_LOGIC;
    ch2_rxtermination : in STD_LOGIC;
    ch2_rxuserrdy : in STD_LOGIC;
    ch2_rxusrclk : in STD_LOGIC;
    ch2_txcominit : in STD_LOGIC;
    ch2_txcomsas : in STD_LOGIC;
    ch2_txcomwake : in STD_LOGIC;
    ch2_txctrl0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch2_txctrl1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch2_txctrl2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch2_txdapicodeovrden : in STD_LOGIC;
    ch2_txdapicodereset : in STD_LOGIC;
    ch2_txdapireset : in STD_LOGIC;
    ch2_txdapiresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_txdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    ch2_txdeemph : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_txdetectrx : in STD_LOGIC;
    ch2_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch2_txdlyalignreq : in STD_LOGIC;
    ch2_txelecidle : in STD_LOGIC;
    ch2_txheader : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ch2_txinhibit : in STD_LOGIC;
    ch2_txlatclk : in STD_LOGIC;
    ch2_txmaincursor : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch2_txmargin : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch2_txmldchaindone : in STD_LOGIC;
    ch2_txmldchainreq : in STD_LOGIC;
    ch2_txoneszeros : in STD_LOGIC;
    ch2_txpausedelayalign : in STD_LOGIC;
    ch2_txpcsresetmask : in STD_LOGIC;
    ch2_txpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_txphalignreq : in STD_LOGIC;
    ch2_txphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_txphdlypd : in STD_LOGIC;
    ch2_txphdlyreset : in STD_LOGIC;
    ch2_txphdlytstclk : in STD_LOGIC;
    ch2_txphsetinitreq : in STD_LOGIC;
    ch2_txphshift180 : in STD_LOGIC;
    ch2_txpicodeovrden : in STD_LOGIC;
    ch2_txpicodereset : in STD_LOGIC;
    ch2_txpippmen : in STD_LOGIC;
    ch2_txpippmstepsize : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch2_txpisopd : in STD_LOGIC;
    ch2_txpmaresetmask : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch2_txpolarity : in STD_LOGIC;
    ch2_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch2_txprbsforceerr : in STD_LOGIC;
    ch2_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch2_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch2_txprogdivreset : in STD_LOGIC;
    ch2_txqpibiasen : in STD_LOGIC;
    ch2_txqpiweakpu : in STD_LOGIC;
    ch2_txrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch2_txresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_txsequence : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch2_txswing : in STD_LOGIC;
    ch2_txsyncallin : in STD_LOGIC;
    ch2_txuserrdy : in STD_LOGIC;
    ch2_txusrclk : in STD_LOGIC;
    ch3_cdrbmcdrreq : in STD_LOGIC;
    ch3_cdrfreqos : in STD_LOGIC;
    ch3_cdrincpctrl : in STD_LOGIC;
    ch3_cdrstepdir : in STD_LOGIC;
    ch3_cdrstepsq : in STD_LOGIC;
    ch3_cdrstepsx : in STD_LOGIC;
    ch3_clkrsvd0 : in STD_LOGIC;
    ch3_clkrsvd1 : in STD_LOGIC;
    ch3_dfehold : in STD_LOGIC;
    ch3_dfeovrd : in STD_LOGIC;
    ch3_dmonfiforeset : in STD_LOGIC;
    ch3_dmonitorclk : in STD_LOGIC;
    ch3_eyescanreset : in STD_LOGIC;
    ch3_eyescantrigger : in STD_LOGIC;
    ch3_gtrsvd : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch3_gtrxreset : in STD_LOGIC;
    ch3_gttxreset : in STD_LOGIC;
    ch3_hsdppcsreset : in STD_LOGIC;
    ch3_iloreset : in STD_LOGIC;
    ch3_iloresetmask : in STD_LOGIC;
    ch3_loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch3_pcierstb : in STD_LOGIC;
    ch3_phyesmadaptsave : in STD_LOGIC;
    ch3_rxcdrhold : in STD_LOGIC;
    ch3_rxcdrovrden : in STD_LOGIC;
    ch3_rxcdrreset : in STD_LOGIC;
    ch3_rxchbondi : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch3_rxdapicodeovrden : in STD_LOGIC;
    ch3_rxdapicodereset : in STD_LOGIC;
    ch3_rxdapireset : in STD_LOGIC;
    ch3_rxdapiresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_rxdlyalignreq : in STD_LOGIC;
    ch3_rxeqtraining : in STD_LOGIC;
    ch3_rxgearboxslip : in STD_LOGIC;
    ch3_rxlatclk : in STD_LOGIC;
    ch3_rxlpmen : in STD_LOGIC;
    ch3_rxmldchaindone : in STD_LOGIC;
    ch3_rxmldchainreq : in STD_LOGIC;
    ch3_rxmlfinealignreq : in STD_LOGIC;
    ch3_rxoobreset : in STD_LOGIC;
    ch3_rxpcsresetmask : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch3_rxpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_rxphalignreq : in STD_LOGIC;
    ch3_rxphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_rxphdlypd : in STD_LOGIC;
    ch3_rxphdlyreset : in STD_LOGIC;
    ch3_rxphsetinitreq : in STD_LOGIC;
    ch3_rxphshift180 : in STD_LOGIC;
    ch3_rxpmaresetmask : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch3_rxpolarity : in STD_LOGIC;
    ch3_rxprbscntreset : in STD_LOGIC;
    ch3_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch3_rxprogdivreset : in STD_LOGIC;
    ch3_rxqpien : in STD_LOGIC;
    ch3_rxrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch3_rxresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_rxslide : in STD_LOGIC;
    ch3_rxsyncallin : in STD_LOGIC;
    ch3_rxtermination : in STD_LOGIC;
    ch3_rxuserrdy : in STD_LOGIC;
    ch3_rxusrclk : in STD_LOGIC;
    ch3_txcominit : in STD_LOGIC;
    ch3_txcomsas : in STD_LOGIC;
    ch3_txcomwake : in STD_LOGIC;
    ch3_txctrl0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch3_txctrl1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch3_txctrl2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch3_txdapicodeovrden : in STD_LOGIC;
    ch3_txdapicodereset : in STD_LOGIC;
    ch3_txdapireset : in STD_LOGIC;
    ch3_txdapiresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_txdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    ch3_txdeemph : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_txdetectrx : in STD_LOGIC;
    ch3_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch3_txdlyalignreq : in STD_LOGIC;
    ch3_txelecidle : in STD_LOGIC;
    ch3_txheader : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ch3_txinhibit : in STD_LOGIC;
    ch3_txlatclk : in STD_LOGIC;
    ch3_txmaincursor : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch3_txmargin : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch3_txmldchaindone : in STD_LOGIC;
    ch3_txmldchainreq : in STD_LOGIC;
    ch3_txoneszeros : in STD_LOGIC;
    ch3_txpausedelayalign : in STD_LOGIC;
    ch3_txpcsresetmask : in STD_LOGIC;
    ch3_txpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_txphalignreq : in STD_LOGIC;
    ch3_txphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_txphdlypd : in STD_LOGIC;
    ch3_txphdlyreset : in STD_LOGIC;
    ch3_txphdlytstclk : in STD_LOGIC;
    ch3_txphsetinitreq : in STD_LOGIC;
    ch3_txphshift180 : in STD_LOGIC;
    ch3_txpicodeovrden : in STD_LOGIC;
    ch3_txpicodereset : in STD_LOGIC;
    ch3_txpippmen : in STD_LOGIC;
    ch3_txpippmstepsize : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch3_txpisopd : in STD_LOGIC;
    ch3_txpmaresetmask : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch3_txpolarity : in STD_LOGIC;
    ch3_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch3_txprbsforceerr : in STD_LOGIC;
    ch3_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch3_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch3_txprogdivreset : in STD_LOGIC;
    ch3_txqpibiasen : in STD_LOGIC;
    ch3_txqpiweakpu : in STD_LOGIC;
    ch3_txrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch3_txresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_txsequence : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch3_txswing : in STD_LOGIC;
    ch3_txsyncallin : in STD_LOGIC;
    ch3_txuserrdy : in STD_LOGIC;
    ch3_txusrclk : in STD_LOGIC;
    coestatusdebug : in STD_LOGIC;
    ctrlrsvdin : in STD_LOGIC_VECTOR ( 7 downto 0 );
    debugtraceclk : in STD_LOGIC;
    debugtraceready : in STD_LOGIC;
    gpi : in STD_LOGIC_VECTOR ( 31 downto 0 );
    hsclk0_lcpllclkrsvd0 : in STD_LOGIC;
    hsclk0_lcpllclkrsvd1 : in STD_LOGIC;
    hsclk0_lcpllfbdiv : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk0_lcpllgtgrefclk : in STD_LOGIC;
    hsclk0_lcpllpd : in STD_LOGIC;
    hsclk0_lcpllrefclksel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    hsclk0_lcpllreset : in STD_LOGIC;
    hsclk0_lcpllresetbypassmode : in STD_LOGIC;
    hsclk0_lcpllresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    hsclk0_lcpllrsvd0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk0_lcpllrsvd1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk0_lcpllsdmdata : in STD_LOGIC_VECTOR ( 25 downto 0 );
    hsclk0_lcpllsdmtoggle : in STD_LOGIC;
    hsclk0_rpllclkrsvd0 : in STD_LOGIC;
    hsclk0_rpllclkrsvd1 : in STD_LOGIC;
    hsclk0_rpllfbdiv : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk0_rpllgtgrefclk : in STD_LOGIC;
    hsclk0_rpllpd : in STD_LOGIC;
    hsclk0_rpllrefclksel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    hsclk0_rpllreset : in STD_LOGIC;
    hsclk0_rpllresetbypassmode : in STD_LOGIC;
    hsclk0_rpllresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    hsclk0_rpllrsvd0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk0_rpllrsvd1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk0_rpllsdmdata : in STD_LOGIC_VECTOR ( 25 downto 0 );
    hsclk0_rpllsdmtoggle : in STD_LOGIC;
    hsclk1_lcpllclkrsvd0 : in STD_LOGIC;
    hsclk1_lcpllclkrsvd1 : in STD_LOGIC;
    hsclk1_lcpllfbdiv : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk1_lcpllgtgrefclk : in STD_LOGIC;
    hsclk1_lcpllpd : in STD_LOGIC;
    hsclk1_lcpllrefclksel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    hsclk1_lcpllreset : in STD_LOGIC;
    hsclk1_lcpllresetbypassmode : in STD_LOGIC;
    hsclk1_lcpllresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    hsclk1_lcpllrsvd0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk1_lcpllrsvd1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk1_lcpllsdmdata : in STD_LOGIC_VECTOR ( 25 downto 0 );
    hsclk1_lcpllsdmtoggle : in STD_LOGIC;
    hsclk1_rpllclkrsvd0 : in STD_LOGIC;
    hsclk1_rpllclkrsvd1 : in STD_LOGIC;
    hsclk1_rpllfbdiv : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk1_rpllgtgrefclk : in STD_LOGIC;
    hsclk1_rpllpd : in STD_LOGIC;
    hsclk1_rpllrefclksel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    hsclk1_rpllreset : in STD_LOGIC;
    hsclk1_rpllresetbypassmode : in STD_LOGIC;
    hsclk1_rpllresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    hsclk1_rpllrsvd0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk1_rpllrsvd1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk1_rpllsdmdata : in STD_LOGIC_VECTOR ( 25 downto 0 );
    hsclk1_rpllsdmtoggle : in STD_LOGIC;
    pcielinkreachtarget : in STD_LOGIC;
    pcieltssm : in STD_LOGIC_VECTOR ( 5 downto 0 );
    pipenorthin : in STD_LOGIC_VECTOR ( 5 downto 0 );
    pipesouthin : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rcalenb : in STD_LOGIC;
    refclk0_clktestsig : in STD_LOGIC;
    refclk0_gtrefclkpd : in STD_LOGIC;
    refclk1_clktestsig : in STD_LOGIC;
    refclk1_gtrefclkpd : in STD_LOGIC;
    resetdone_northin : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resetdone_southin : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxmarginclk : in STD_LOGIC;
    rxmarginreqcmd : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxmarginreqlanenum : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxmarginreqpayld : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxmarginreqreq : in STD_LOGIC;
    rxmarginresack : in STD_LOGIC;
    rxpinorthin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpisouthin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    trigackout0 : in STD_LOGIC;
    trigin0 : in STD_LOGIC;
    txpinorthin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpisouthin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ubenable : in STD_LOGIC;
    ubintr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ubiolmbrst : in STD_LOGIC;
    ubmbrst : in STD_LOGIC;
    ubrxuart : in STD_LOGIC;
    ch0_pcsrsvdin : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_pcsrsvdin : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch2_pcsrsvdin : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch3_pcsrsvdin : in STD_LOGIC_VECTOR ( 15 downto 0 );
    GT_REFCLK0 : in STD_LOGIC;
    rxp : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txp : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txn : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch0_rxmstdatapathreset : in STD_LOGIC;
    ch1_rxmstdatapathreset : in STD_LOGIC;
    ch2_rxmstdatapathreset : in STD_LOGIC;
    ch3_rxmstdatapathreset : in STD_LOGIC;
    ch0_txmstdatapathreset : in STD_LOGIC;
    ch1_txmstdatapathreset : in STD_LOGIC;
    ch2_txmstdatapathreset : in STD_LOGIC;
    ch3_txmstdatapathreset : in STD_LOGIC;
    ch0_rxmstreset : in STD_LOGIC;
    ch1_rxmstreset : in STD_LOGIC;
    ch2_rxmstreset : in STD_LOGIC;
    ch3_rxmstreset : in STD_LOGIC;
    ch0_rxmstresetdone : out STD_LOGIC;
    ch1_rxmstresetdone : out STD_LOGIC;
    ch2_rxmstresetdone : out STD_LOGIC;
    ch3_rxmstresetdone : out STD_LOGIC;
    ch0_txmstreset : in STD_LOGIC;
    ch1_txmstreset : in STD_LOGIC;
    ch2_txmstreset : in STD_LOGIC;
    ch3_txmstreset : in STD_LOGIC;
    ch0_txmstresetdone : out STD_LOGIC;
    ch1_txmstresetdone : out STD_LOGIC;
    ch2_txmstresetdone : out STD_LOGIC;
    ch3_txmstresetdone : out STD_LOGIC
  );
  attribute A_CFG0 : integer;
  attribute A_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1856;
  attribute A_CFG1 : integer;
  attribute A_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1313754742;
  attribute A_CFG2 : integer;
  attribute A_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1610612736;
  attribute A_CFG3 : integer;
  attribute A_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -536870912;
  attribute A_CFG4 : integer;
  attribute A_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -536870912;
  attribute A_CFG5 : integer;
  attribute A_CFG5 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -536870912;
  attribute CH0_ADAPT_APT_CFG : integer;
  attribute CH0_ADAPT_APT_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_ADAPT_CAL_CFG : integer;
  attribute CH0_ADAPT_CAL_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -2115083264;
  attribute CH0_ADAPT_DFE_CFG : integer;
  attribute CH0_ADAPT_DFE_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 64;
  attribute CH0_ADAPT_GC_CFG0 : integer;
  attribute CH0_ADAPT_GC_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 9441392;
  attribute CH0_ADAPT_GC_CFG1 : integer;
  attribute CH0_ADAPT_GC_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 178259936;
  attribute CH0_ADAPT_GC_CFG2 : integer;
  attribute CH0_ADAPT_GC_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 2097384;
  attribute CH0_ADAPT_GC_CFG3 : integer;
  attribute CH0_ADAPT_GC_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 178258912;
  attribute CH0_ADAPT_GEN_CFG0 : integer;
  attribute CH0_ADAPT_GEN_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1179648;
  attribute CH0_ADAPT_GEN_CFG1 : integer;
  attribute CH0_ADAPT_GEN_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_ADAPT_GEN_CFG2 : integer;
  attribute CH0_ADAPT_GEN_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -2013265921;
  attribute CH0_ADAPT_GEN_CFG3 : integer;
  attribute CH0_ADAPT_GEN_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 268435456;
  attribute CH0_ADAPT_H01_CFG : integer;
  attribute CH0_ADAPT_H01_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 18875040;
  attribute CH0_ADAPT_H23_CFG : integer;
  attribute CH0_ADAPT_H23_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 27263392;
  attribute CH0_ADAPT_H45_CFG : integer;
  attribute CH0_ADAPT_H45_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 27263392;
  attribute CH0_ADAPT_H67_CFG : integer;
  attribute CH0_ADAPT_H67_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 27263392;
  attribute CH0_ADAPT_H89_CFG : integer;
  attribute CH0_ADAPT_H89_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 27263392;
  attribute CH0_ADAPT_HAB_CFG : integer;
  attribute CH0_ADAPT_HAB_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 27263392;
  attribute CH0_ADAPT_HCD_CFG : integer;
  attribute CH0_ADAPT_HCD_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 27263392;
  attribute CH0_ADAPT_HEF_CFG : integer;
  attribute CH0_ADAPT_HEF_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 27263904;
  attribute CH0_ADAPT_KH_CFG0 : integer;
  attribute CH0_ADAPT_KH_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 537426239;
  attribute CH0_ADAPT_KH_CFG1 : integer;
  attribute CH0_ADAPT_KH_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_ADAPT_KH_CFG2 : integer;
  attribute CH0_ADAPT_KH_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 17312;
  attribute CH0_ADAPT_KH_CFG3 : integer;
  attribute CH0_ADAPT_KH_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_ADAPT_KH_CFG4 : integer;
  attribute CH0_ADAPT_KH_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 31648;
  attribute CH0_ADAPT_KH_CFG5 : integer;
  attribute CH0_ADAPT_KH_CFG5 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_ADAPT_KL_CFG0 : integer;
  attribute CH0_ADAPT_KL_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 32928;
  attribute CH0_ADAPT_KL_CFG1 : integer;
  attribute CH0_ADAPT_KL_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 17312;
  attribute CH0_ADAPT_LCK_CFG0 : integer;
  attribute CH0_ADAPT_LCK_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 16384;
  attribute CH0_ADAPT_LCK_CFG1 : integer;
  attribute CH0_ADAPT_LCK_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 16384;
  attribute CH0_ADAPT_LCK_CFG2 : integer;
  attribute CH0_ADAPT_LCK_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_ADAPT_LCK_CFG3 : integer;
  attribute CH0_ADAPT_LCK_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_ADAPT_LOP_CFG : integer;
  attribute CH0_ADAPT_LOP_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -301988256;
  attribute CH0_ADAPT_OS_CFG : integer;
  attribute CH0_ADAPT_OS_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -2147483360;
  attribute CH0_CHCLK_ILO_CFG : integer;
  attribute CH0_CHCLK_ILO_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 6553651;
  attribute CH0_CHCLK_MISC_CFG : integer;
  attribute CH0_CHCLK_MISC_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -125706465;
  attribute CH0_CHCLK_RSV_CFG : integer;
  attribute CH0_CHCLK_RSV_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_CHCLK_RXCAL_CFG : integer;
  attribute CH0_CHCLK_RXCAL_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 138166272;
  attribute CH0_CHCLK_RXCAL_CFG1 : integer;
  attribute CH0_CHCLK_RXCAL_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_CHCLK_RXCAL_CFG2 : integer;
  attribute CH0_CHCLK_RXCAL_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_CHCLK_RXPI_CFG : integer;
  attribute CH0_CHCLK_RXPI_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 5244940;
  attribute CH0_CHCLK_TXCAL_CFG : integer;
  attribute CH0_CHCLK_TXCAL_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 4194336;
  attribute CH0_CHCLK_TXPI_CFG0 : integer;
  attribute CH0_CHCLK_TXPI_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 4655119;
  attribute CH0_CHL_RSV_CFG0 : integer;
  attribute CH0_CHL_RSV_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -964689911;
  attribute CH0_CHL_RSV_CFG1 : integer;
  attribute CH0_CHL_RSV_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1560;
  attribute CH0_CHL_RSV_CFG2 : integer;
  attribute CH0_CHL_RSV_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 6227344;
  attribute CH0_CHL_RSV_CFG3 : integer;
  attribute CH0_CHL_RSV_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_CHL_RSV_CFG4 : integer;
  attribute CH0_CHL_RSV_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_DA_CFG : integer;
  attribute CH0_DA_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 655370;
  attribute CH0_EYESCAN_CFG0 : integer;
  attribute CH0_EYESCAN_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 2048;
  attribute CH0_EYESCAN_CFG1 : integer;
  attribute CH0_EYESCAN_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_EYESCAN_CFG10 : integer;
  attribute CH0_EYESCAN_CFG10 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_EYESCAN_CFG11 : integer;
  attribute CH0_EYESCAN_CFG11 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_EYESCAN_CFG12 : integer;
  attribute CH0_EYESCAN_CFG12 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_EYESCAN_CFG13 : integer;
  attribute CH0_EYESCAN_CFG13 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_EYESCAN_CFG14 : integer;
  attribute CH0_EYESCAN_CFG14 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_EYESCAN_CFG15 : integer;
  attribute CH0_EYESCAN_CFG15 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_EYESCAN_CFG16 : integer;
  attribute CH0_EYESCAN_CFG16 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_EYESCAN_CFG2 : integer;
  attribute CH0_EYESCAN_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_EYESCAN_CFG3 : integer;
  attribute CH0_EYESCAN_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_EYESCAN_CFG4 : integer;
  attribute CH0_EYESCAN_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_EYESCAN_CFG5 : integer;
  attribute CH0_EYESCAN_CFG5 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_EYESCAN_CFG6 : integer;
  attribute CH0_EYESCAN_CFG6 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_EYESCAN_CFG7 : integer;
  attribute CH0_EYESCAN_CFG7 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_EYESCAN_CFG8 : integer;
  attribute CH0_EYESCAN_CFG8 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_EYESCAN_CFG9 : integer;
  attribute CH0_EYESCAN_CFG9 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_FABRIC_INTF_CFG0 : integer;
  attribute CH0_FABRIC_INTF_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -20973573;
  attribute CH0_FABRIC_INTF_CFG1 : integer;
  attribute CH0_FABRIC_INTF_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1024;
  attribute CH0_FABRIC_INTF_CFG2 : integer;
  attribute CH0_FABRIC_INTF_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 537919472;
  attribute CH0_FABRIC_INTF_CFG3 : integer;
  attribute CH0_FABRIC_INTF_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_FABRIC_INTF_CFG4 : integer;
  attribute CH0_FABRIC_INTF_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 20480;
  attribute CH0_FABRIC_INTF_CFG5 : integer;
  attribute CH0_FABRIC_INTF_CFG5 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 25602;
  attribute CH0_INSTANTIATED : integer;
  attribute CH0_INSTANTIATED of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1;
  attribute CH0_MONITOR_CFG : integer;
  attribute CH0_MONITOR_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_PIPE_CTRL_CFG0 : integer;
  attribute CH0_PIPE_CTRL_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 262240;
  attribute CH0_PIPE_CTRL_CFG1 : integer;
  attribute CH0_PIPE_CTRL_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 2097811;
  attribute CH0_PIPE_CTRL_CFG10 : integer;
  attribute CH0_PIPE_CTRL_CFG10 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 85983215;
  attribute CH0_PIPE_CTRL_CFG2 : integer;
  attribute CH0_PIPE_CTRL_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 9950092;
  attribute CH0_PIPE_CTRL_CFG3 : integer;
  attribute CH0_PIPE_CTRL_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 77070639;
  attribute CH0_PIPE_CTRL_CFG4 : integer;
  attribute CH0_PIPE_CTRL_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 4456448;
  attribute CH0_PIPE_CTRL_CFG5 : integer;
  attribute CH0_PIPE_CTRL_CFG5 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -1610612736;
  attribute CH0_PIPE_CTRL_CFG6 : integer;
  attribute CH0_PIPE_CTRL_CFG6 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1007681636;
  attribute CH0_PIPE_CTRL_CFG7 : integer;
  attribute CH0_PIPE_CTRL_CFG7 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 67149834;
  attribute CH0_PIPE_CTRL_CFG8 : integer;
  attribute CH0_PIPE_CTRL_CFG8 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 33677432;
  attribute CH0_PIPE_CTRL_CFG9 : integer;
  attribute CH0_PIPE_CTRL_CFG9 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_PIPE_TX_EQ_CFG0 : integer;
  attribute CH0_PIPE_TX_EQ_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 175467487;
  attribute CH0_PIPE_TX_EQ_CFG1 : integer;
  attribute CH0_PIPE_TX_EQ_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 152233553;
  attribute CH0_PIPE_TX_EQ_CFG2 : integer;
  attribute CH0_PIPE_TX_EQ_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 8258;
  attribute CH0_PIPE_TX_EQ_CFG3 : integer;
  attribute CH0_PIPE_TX_EQ_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 393618;
  attribute CH0_RESET_BYP_HDSHK_CFG : integer;
  attribute CH0_RESET_BYP_HDSHK_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_RESET_CFG : integer;
  attribute CH0_RESET_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 135266357;
  attribute CH0_RESET_LOOPER_ID_CFG : integer;
  attribute CH0_RESET_LOOPER_ID_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 2113632;
  attribute CH0_RESET_LOOP_ID_CFG0 : integer;
  attribute CH0_RESET_LOOP_ID_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 528;
  attribute CH0_RESET_LOOP_ID_CFG1 : integer;
  attribute CH0_RESET_LOOP_ID_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 106181136;
  attribute CH0_RESET_LOOP_ID_CFG2 : integer;
  attribute CH0_RESET_LOOP_ID_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 17185;
  attribute CH0_RESET_TIME_CFG0 : integer;
  attribute CH0_RESET_TIME_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 34636801;
  attribute CH0_RESET_TIME_CFG1 : integer;
  attribute CH0_RESET_TIME_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 34636833;
  attribute CH0_RESET_TIME_CFG2 : integer;
  attribute CH0_RESET_TIME_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 34636833;
  attribute CH0_RESET_TIME_CFG3 : integer;
  attribute CH0_RESET_TIME_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -2063064031;
  attribute CH0_RXOUTCLK_FREQ : integer;
  attribute CH0_RXOUTCLK_FREQ of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 150;
  attribute CH0_RXOUTCLK_REF_FREQ : integer;
  attribute CH0_RXOUTCLK_REF_FREQ of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 100;
  attribute CH0_RXOUTCLK_REF_SOURCE : string;
  attribute CH0_RXOUTCLK_REF_SOURCE of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "HSCLK0_LCPLLGTREFCLK0";
  attribute CH0_RX_CDR_CFG0 : integer;
  attribute CH0_RX_CDR_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -1409286078;
  attribute CH0_RX_CDR_CFG1 : integer;
  attribute CH0_RX_CDR_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1610612992;
  attribute CH0_RX_CDR_CFG2 : integer;
  attribute CH0_RX_CDR_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 134236745;
  attribute CH0_RX_CDR_CFG3 : integer;
  attribute CH0_RX_CDR_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 744694;
  attribute CH0_RX_CDR_CFG4 : integer;
  attribute CH0_RX_CDR_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 607924224;
  attribute CH0_RX_CRC_CFG0 : integer;
  attribute CH0_RX_CRC_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 30848;
  attribute CH0_RX_CRC_CFG1 : integer;
  attribute CH0_RX_CRC_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 505290270;
  attribute CH0_RX_CRC_CFG2 : integer;
  attribute CH0_RX_CRC_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 505290270;
  attribute CH0_RX_CRC_CFG3 : integer;
  attribute CH0_RX_CRC_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -1;
  attribute CH0_RX_CTLE_CFG0 : integer;
  attribute CH0_RX_CTLE_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 31195392;
  attribute CH0_RX_CTLE_CFG1 : integer;
  attribute CH0_RX_CTLE_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1073741824;
  attribute CH0_RX_DACI2V_CFG0 : integer;
  attribute CH0_RX_DACI2V_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 67145418;
  attribute CH0_RX_DFE_CFG0 : integer;
  attribute CH0_RX_DFE_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -805153784;
  attribute CH0_RX_ELASTIC_BUF_CFG0 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 4202594;
  attribute CH0_RX_ELASTIC_BUF_CFG1 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 533522418;
  attribute CH0_RX_ELASTIC_BUF_CFG2 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -1073741697;
  attribute CH0_RX_ELASTIC_BUF_CFG3 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -538968064;
  attribute CH0_RX_ELASTIC_BUF_CFG4 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_RX_ELASTIC_BUF_CFG5 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG5 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_RX_ELASTIC_BUF_CFG6 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG6 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -1048576;
  attribute CH0_RX_ELASTIC_BUF_CFG7 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG7 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 67108868;
  attribute CH0_RX_ELASTIC_BUF_CFG8 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG8 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 2033040;
  attribute CH0_RX_ELASTIC_BUF_CFG9 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG9 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 2033040;
  attribute CH0_RX_MISC_CFG0 : integer;
  attribute CH0_RX_MISC_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1342177281;
  attribute CH0_RX_OOB_CFG0 : integer;
  attribute CH0_RX_OOB_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 609534468;
  attribute CH0_RX_OOB_CFG1 : integer;
  attribute CH0_RX_OOB_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 16925124;
  attribute CH0_RX_PAD_CFG0 : integer;
  attribute CH0_RX_PAD_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_RX_PAD_CFG1 : integer;
  attribute CH0_RX_PAD_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 272910714;
  attribute CH0_RX_PCS_CFG0 : integer;
  attribute CH0_RX_PCS_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -399118161;
  attribute CH0_RX_PCS_CFG1 : integer;
  attribute CH0_RX_PCS_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 605036671;
  attribute CH0_RX_PCS_CFG2 : integer;
  attribute CH0_RX_PCS_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1074118912;
  attribute CH0_RX_PCS_CFG3 : integer;
  attribute CH0_RX_PCS_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 471666447;
  attribute CH0_RX_PCS_CFG4 : integer;
  attribute CH0_RX_PCS_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -1031757822;
  attribute CH0_RX_PHALIGN_CFG0 : integer;
  attribute CH0_RX_PHALIGN_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 3;
  attribute CH0_RX_PHALIGN_CFG1 : integer;
  attribute CH0_RX_PHALIGN_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 8617984;
  attribute CH0_RX_PHALIGN_CFG2 : integer;
  attribute CH0_RX_PHALIGN_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 117248;
  attribute CH0_RX_PHALIGN_CFG3 : integer;
  attribute CH0_RX_PHALIGN_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 229376;
  attribute CH0_RX_PHALIGN_CFG4 : integer;
  attribute CH0_RX_PHALIGN_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 522;
  attribute CH0_RX_PHALIGN_CFG5 : integer;
  attribute CH0_RX_PHALIGN_CFG5 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 50462720;
  attribute CH0_SIM_MODE : string;
  attribute CH0_SIM_MODE of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "FAST";
  attribute CH0_SIM_RECEIVER_DETECT_PASS : string;
  attribute CH0_SIM_RECEIVER_DETECT_PASS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "TRUE";
  attribute CH0_SIM_RESET_SPEEDUP : string;
  attribute CH0_SIM_RESET_SPEEDUP of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "TRUE";
  attribute CH0_SIM_TX_EIDLE_DRIVE_LEVEL : string;
  attribute CH0_SIM_TX_EIDLE_DRIVE_LEVEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "Z";
  attribute CH0_TXOUTCLK_FREQ : integer;
  attribute CH0_TXOUTCLK_FREQ of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 150;
  attribute CH0_TXOUTCLK_REF_FREQ : integer;
  attribute CH0_TXOUTCLK_REF_FREQ of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 100;
  attribute CH0_TXOUTCLK_REF_SOURCE : string;
  attribute CH0_TXOUTCLK_REF_SOURCE of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "HSCLK0_LCPLLGTREFCLK0";
  attribute CH0_TX_10G_CFG0 : integer;
  attribute CH0_TX_10G_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_TX_10G_CFG1 : integer;
  attribute CH0_TX_10G_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1073741824;
  attribute CH0_TX_10G_CFG2 : integer;
  attribute CH0_TX_10G_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_TX_10G_CFG3 : integer;
  attribute CH0_TX_10G_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_TX_ANA_CFG0 : integer;
  attribute CH0_TX_ANA_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 208;
  attribute CH0_TX_CRC_CFG0 : integer;
  attribute CH0_TX_CRC_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 30720;
  attribute CH0_TX_CRC_CFG1 : integer;
  attribute CH0_TX_CRC_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 505290270;
  attribute CH0_TX_CRC_CFG2 : integer;
  attribute CH0_TX_CRC_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 505290270;
  attribute CH0_TX_CRC_CFG3 : integer;
  attribute CH0_TX_CRC_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -1;
  attribute CH0_TX_DRV_CFG0 : integer;
  attribute CH0_TX_DRV_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 4194304;
  attribute CH0_TX_DRV_CFG1 : integer;
  attribute CH0_TX_DRV_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 6144;
  attribute CH0_TX_PCS_CFG0 : integer;
  attribute CH0_TX_PCS_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 559022336;
  attribute CH0_TX_PCS_CFG1 : integer;
  attribute CH0_TX_PCS_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 674583932;
  attribute CH0_TX_PCS_CFG2 : integer;
  attribute CH0_TX_PCS_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 357954218;
  attribute CH0_TX_PCS_CFG3 : integer;
  attribute CH0_TX_PCS_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1747587;
  attribute CH0_TX_PHALIGN_CFG0 : integer;
  attribute CH0_TX_PHALIGN_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_TX_PHALIGN_CFG1 : integer;
  attribute CH0_TX_PHALIGN_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 290816;
  attribute CH0_TX_PHALIGN_CFG2 : integer;
  attribute CH0_TX_PHALIGN_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 229432;
  attribute CH0_TX_PHALIGN_CFG3 : integer;
  attribute CH0_TX_PHALIGN_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH0_TX_PHALIGN_CFG4 : integer;
  attribute CH0_TX_PHALIGN_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 402653408;
  attribute CH0_TX_PHALIGN_CFG5 : integer;
  attribute CH0_TX_PHALIGN_CFG5 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 160;
  attribute CH0_TX_PIPPM_CFG : integer;
  attribute CH0_TX_PIPPM_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 33554432;
  attribute CH0_TX_SER_CFG0 : integer;
  attribute CH0_TX_SER_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_ADAPT_APT_CFG : integer;
  attribute CH1_ADAPT_APT_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_ADAPT_CAL_CFG : integer;
  attribute CH1_ADAPT_CAL_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -2115083264;
  attribute CH1_ADAPT_DFE_CFG : integer;
  attribute CH1_ADAPT_DFE_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 64;
  attribute CH1_ADAPT_GC_CFG0 : integer;
  attribute CH1_ADAPT_GC_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 9441392;
  attribute CH1_ADAPT_GC_CFG1 : integer;
  attribute CH1_ADAPT_GC_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 178259936;
  attribute CH1_ADAPT_GC_CFG2 : integer;
  attribute CH1_ADAPT_GC_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 2097384;
  attribute CH1_ADAPT_GC_CFG3 : integer;
  attribute CH1_ADAPT_GC_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 178258912;
  attribute CH1_ADAPT_GEN_CFG0 : integer;
  attribute CH1_ADAPT_GEN_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1179648;
  attribute CH1_ADAPT_GEN_CFG1 : integer;
  attribute CH1_ADAPT_GEN_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_ADAPT_GEN_CFG2 : integer;
  attribute CH1_ADAPT_GEN_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -2013265921;
  attribute CH1_ADAPT_GEN_CFG3 : integer;
  attribute CH1_ADAPT_GEN_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 268435456;
  attribute CH1_ADAPT_H01_CFG : integer;
  attribute CH1_ADAPT_H01_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 18875040;
  attribute CH1_ADAPT_H23_CFG : integer;
  attribute CH1_ADAPT_H23_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 27263392;
  attribute CH1_ADAPT_H45_CFG : integer;
  attribute CH1_ADAPT_H45_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 27263392;
  attribute CH1_ADAPT_H67_CFG : integer;
  attribute CH1_ADAPT_H67_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 27263392;
  attribute CH1_ADAPT_H89_CFG : integer;
  attribute CH1_ADAPT_H89_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 27263392;
  attribute CH1_ADAPT_HAB_CFG : integer;
  attribute CH1_ADAPT_HAB_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 27263392;
  attribute CH1_ADAPT_HCD_CFG : integer;
  attribute CH1_ADAPT_HCD_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 27263392;
  attribute CH1_ADAPT_HEF_CFG : integer;
  attribute CH1_ADAPT_HEF_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 27263904;
  attribute CH1_ADAPT_KH_CFG0 : integer;
  attribute CH1_ADAPT_KH_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 537426239;
  attribute CH1_ADAPT_KH_CFG1 : integer;
  attribute CH1_ADAPT_KH_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_ADAPT_KH_CFG2 : integer;
  attribute CH1_ADAPT_KH_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 17312;
  attribute CH1_ADAPT_KH_CFG3 : integer;
  attribute CH1_ADAPT_KH_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_ADAPT_KH_CFG4 : integer;
  attribute CH1_ADAPT_KH_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 31648;
  attribute CH1_ADAPT_KH_CFG5 : integer;
  attribute CH1_ADAPT_KH_CFG5 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_ADAPT_KL_CFG0 : integer;
  attribute CH1_ADAPT_KL_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 32928;
  attribute CH1_ADAPT_KL_CFG1 : integer;
  attribute CH1_ADAPT_KL_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 17312;
  attribute CH1_ADAPT_LCK_CFG0 : integer;
  attribute CH1_ADAPT_LCK_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 16384;
  attribute CH1_ADAPT_LCK_CFG1 : integer;
  attribute CH1_ADAPT_LCK_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 16384;
  attribute CH1_ADAPT_LCK_CFG2 : integer;
  attribute CH1_ADAPT_LCK_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_ADAPT_LCK_CFG3 : integer;
  attribute CH1_ADAPT_LCK_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_ADAPT_LOP_CFG : integer;
  attribute CH1_ADAPT_LOP_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -301988256;
  attribute CH1_ADAPT_OS_CFG : integer;
  attribute CH1_ADAPT_OS_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -2147483360;
  attribute CH1_CHCLK_ILO_CFG : integer;
  attribute CH1_CHCLK_ILO_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 6553651;
  attribute CH1_CHCLK_MISC_CFG : integer;
  attribute CH1_CHCLK_MISC_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -125706465;
  attribute CH1_CHCLK_RSV_CFG : integer;
  attribute CH1_CHCLK_RSV_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_CHCLK_RXCAL_CFG : integer;
  attribute CH1_CHCLK_RXCAL_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 138166272;
  attribute CH1_CHCLK_RXCAL_CFG1 : integer;
  attribute CH1_CHCLK_RXCAL_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_CHCLK_RXCAL_CFG2 : integer;
  attribute CH1_CHCLK_RXCAL_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_CHCLK_RXPI_CFG : integer;
  attribute CH1_CHCLK_RXPI_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 5244940;
  attribute CH1_CHCLK_TXCAL_CFG : integer;
  attribute CH1_CHCLK_TXCAL_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 4194336;
  attribute CH1_CHCLK_TXPI_CFG0 : integer;
  attribute CH1_CHCLK_TXPI_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 4655119;
  attribute CH1_CHL_RSV_CFG0 : integer;
  attribute CH1_CHL_RSV_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -964689911;
  attribute CH1_CHL_RSV_CFG1 : integer;
  attribute CH1_CHL_RSV_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1560;
  attribute CH1_CHL_RSV_CFG2 : integer;
  attribute CH1_CHL_RSV_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 6227344;
  attribute CH1_CHL_RSV_CFG3 : integer;
  attribute CH1_CHL_RSV_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_CHL_RSV_CFG4 : integer;
  attribute CH1_CHL_RSV_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_DA_CFG : integer;
  attribute CH1_DA_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 655370;
  attribute CH1_EYESCAN_CFG0 : integer;
  attribute CH1_EYESCAN_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 2048;
  attribute CH1_EYESCAN_CFG1 : integer;
  attribute CH1_EYESCAN_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_EYESCAN_CFG10 : integer;
  attribute CH1_EYESCAN_CFG10 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_EYESCAN_CFG11 : integer;
  attribute CH1_EYESCAN_CFG11 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_EYESCAN_CFG12 : integer;
  attribute CH1_EYESCAN_CFG12 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_EYESCAN_CFG13 : integer;
  attribute CH1_EYESCAN_CFG13 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_EYESCAN_CFG14 : integer;
  attribute CH1_EYESCAN_CFG14 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_EYESCAN_CFG15 : integer;
  attribute CH1_EYESCAN_CFG15 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_EYESCAN_CFG16 : integer;
  attribute CH1_EYESCAN_CFG16 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_EYESCAN_CFG2 : integer;
  attribute CH1_EYESCAN_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_EYESCAN_CFG3 : integer;
  attribute CH1_EYESCAN_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_EYESCAN_CFG4 : integer;
  attribute CH1_EYESCAN_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_EYESCAN_CFG5 : integer;
  attribute CH1_EYESCAN_CFG5 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_EYESCAN_CFG6 : integer;
  attribute CH1_EYESCAN_CFG6 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_EYESCAN_CFG7 : integer;
  attribute CH1_EYESCAN_CFG7 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_EYESCAN_CFG8 : integer;
  attribute CH1_EYESCAN_CFG8 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_EYESCAN_CFG9 : integer;
  attribute CH1_EYESCAN_CFG9 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_FABRIC_INTF_CFG0 : integer;
  attribute CH1_FABRIC_INTF_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -20973573;
  attribute CH1_FABRIC_INTF_CFG1 : integer;
  attribute CH1_FABRIC_INTF_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 197632;
  attribute CH1_FABRIC_INTF_CFG2 : integer;
  attribute CH1_FABRIC_INTF_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 537919472;
  attribute CH1_FABRIC_INTF_CFG3 : integer;
  attribute CH1_FABRIC_INTF_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 786432;
  attribute CH1_FABRIC_INTF_CFG4 : integer;
  attribute CH1_FABRIC_INTF_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 20480;
  attribute CH1_FABRIC_INTF_CFG5 : integer;
  attribute CH1_FABRIC_INTF_CFG5 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 25602;
  attribute CH1_INSTANTIATED : integer;
  attribute CH1_INSTANTIATED of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_MONITOR_CFG : integer;
  attribute CH1_MONITOR_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_PIPE_CTRL_CFG0 : integer;
  attribute CH1_PIPE_CTRL_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 262240;
  attribute CH1_PIPE_CTRL_CFG1 : integer;
  attribute CH1_PIPE_CTRL_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 2097811;
  attribute CH1_PIPE_CTRL_CFG10 : integer;
  attribute CH1_PIPE_CTRL_CFG10 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 85983215;
  attribute CH1_PIPE_CTRL_CFG2 : integer;
  attribute CH1_PIPE_CTRL_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 9950092;
  attribute CH1_PIPE_CTRL_CFG3 : integer;
  attribute CH1_PIPE_CTRL_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1573167;
  attribute CH1_PIPE_CTRL_CFG4 : integer;
  attribute CH1_PIPE_CTRL_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1078198272;
  attribute CH1_PIPE_CTRL_CFG5 : integer;
  attribute CH1_PIPE_CTRL_CFG5 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -1610612736;
  attribute CH1_PIPE_CTRL_CFG6 : integer;
  attribute CH1_PIPE_CTRL_CFG6 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1007681636;
  attribute CH1_PIPE_CTRL_CFG7 : integer;
  attribute CH1_PIPE_CTRL_CFG7 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 67149834;
  attribute CH1_PIPE_CTRL_CFG8 : integer;
  attribute CH1_PIPE_CTRL_CFG8 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 33554432;
  attribute CH1_PIPE_CTRL_CFG9 : integer;
  attribute CH1_PIPE_CTRL_CFG9 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_PIPE_TX_EQ_CFG0 : integer;
  attribute CH1_PIPE_TX_EQ_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 175467487;
  attribute CH1_PIPE_TX_EQ_CFG1 : integer;
  attribute CH1_PIPE_TX_EQ_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 152233553;
  attribute CH1_PIPE_TX_EQ_CFG2 : integer;
  attribute CH1_PIPE_TX_EQ_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 8258;
  attribute CH1_PIPE_TX_EQ_CFG3 : integer;
  attribute CH1_PIPE_TX_EQ_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 393618;
  attribute CH1_RESET_BYP_HDSHK_CFG : integer;
  attribute CH1_RESET_BYP_HDSHK_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_RESET_CFG : integer;
  attribute CH1_RESET_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 135266341;
  attribute CH1_RESET_LOOPER_ID_CFG : integer;
  attribute CH1_RESET_LOOPER_ID_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 2113632;
  attribute CH1_RESET_LOOP_ID_CFG0 : integer;
  attribute CH1_RESET_LOOP_ID_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 528;
  attribute CH1_RESET_LOOP_ID_CFG1 : integer;
  attribute CH1_RESET_LOOP_ID_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 106181136;
  attribute CH1_RESET_LOOP_ID_CFG2 : integer;
  attribute CH1_RESET_LOOP_ID_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 17185;
  attribute CH1_RESET_TIME_CFG0 : integer;
  attribute CH1_RESET_TIME_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 34636801;
  attribute CH1_RESET_TIME_CFG1 : integer;
  attribute CH1_RESET_TIME_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 34636833;
  attribute CH1_RESET_TIME_CFG2 : integer;
  attribute CH1_RESET_TIME_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 34636833;
  attribute CH1_RESET_TIME_CFG3 : integer;
  attribute CH1_RESET_TIME_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -2063064031;
  attribute CH1_RXOUTCLK_FREQ : string;
  attribute CH1_RXOUTCLK_FREQ of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "390.625000";
  attribute CH1_RXOUTCLK_REF_FREQ : integer;
  attribute CH1_RXOUTCLK_REF_FREQ of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 100;
  attribute CH1_RXOUTCLK_REF_SOURCE : string;
  attribute CH1_RXOUTCLK_REF_SOURCE of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "HSCLK0_LCPLLGTREFCLK0";
  attribute CH1_RX_CDR_CFG0 : integer;
  attribute CH1_RX_CDR_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -1275068350;
  attribute CH1_RX_CDR_CFG1 : integer;
  attribute CH1_RX_CDR_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1610612992;
  attribute CH1_RX_CDR_CFG2 : integer;
  attribute CH1_RX_CDR_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 134236777;
  attribute CH1_RX_CDR_CFG3 : integer;
  attribute CH1_RX_CDR_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 744694;
  attribute CH1_RX_CDR_CFG4 : integer;
  attribute CH1_RX_CDR_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 607924224;
  attribute CH1_RX_CRC_CFG0 : integer;
  attribute CH1_RX_CRC_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 30848;
  attribute CH1_RX_CRC_CFG1 : integer;
  attribute CH1_RX_CRC_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 505290270;
  attribute CH1_RX_CRC_CFG2 : integer;
  attribute CH1_RX_CRC_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 505290270;
  attribute CH1_RX_CRC_CFG3 : integer;
  attribute CH1_RX_CRC_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -1;
  attribute CH1_RX_CTLE_CFG0 : integer;
  attribute CH1_RX_CTLE_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 31195392;
  attribute CH1_RX_CTLE_CFG1 : integer;
  attribute CH1_RX_CTLE_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1073741824;
  attribute CH1_RX_DACI2V_CFG0 : integer;
  attribute CH1_RX_DACI2V_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 67145418;
  attribute CH1_RX_DFE_CFG0 : integer;
  attribute CH1_RX_DFE_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -805153784;
  attribute CH1_RX_ELASTIC_BUF_CFG0 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -2139334592;
  attribute CH1_RX_ELASTIC_BUF_CFG1 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 2;
  attribute CH1_RX_ELASTIC_BUF_CFG2 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_RX_ELASTIC_BUF_CFG3 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -1612709888;
  attribute CH1_RX_ELASTIC_BUF_CFG4 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_RX_ELASTIC_BUF_CFG5 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG5 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_RX_ELASTIC_BUF_CFG6 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG6 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -1048576;
  attribute CH1_RX_ELASTIC_BUF_CFG7 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG7 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 67108869;
  attribute CH1_RX_ELASTIC_BUF_CFG8 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG8 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 2033040;
  attribute CH1_RX_ELASTIC_BUF_CFG9 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG9 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 2033040;
  attribute CH1_RX_MISC_CFG0 : integer;
  attribute CH1_RX_MISC_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1342177280;
  attribute CH1_RX_OOB_CFG0 : integer;
  attribute CH1_RX_OOB_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 609534468;
  attribute CH1_RX_OOB_CFG1 : integer;
  attribute CH1_RX_OOB_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 16925124;
  attribute CH1_RX_PAD_CFG0 : integer;
  attribute CH1_RX_PAD_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_RX_PAD_CFG1 : integer;
  attribute CH1_RX_PAD_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 272910714;
  attribute CH1_RX_PCS_CFG0 : integer;
  attribute CH1_RX_PCS_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 674623792;
  attribute CH1_RX_PCS_CFG1 : integer;
  attribute CH1_RX_PCS_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1812204543;
  attribute CH1_RX_PCS_CFG2 : integer;
  attribute CH1_RX_PCS_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1073742049;
  attribute CH1_RX_PCS_CFG3 : integer;
  attribute CH1_RX_PCS_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 471666447;
  attribute CH1_RX_PCS_CFG4 : integer;
  attribute CH1_RX_PCS_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1115725826;
  attribute CH1_RX_PHALIGN_CFG0 : integer;
  attribute CH1_RX_PHALIGN_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 3;
  attribute CH1_RX_PHALIGN_CFG1 : integer;
  attribute CH1_RX_PHALIGN_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 8617984;
  attribute CH1_RX_PHALIGN_CFG2 : integer;
  attribute CH1_RX_PHALIGN_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 117248;
  attribute CH1_RX_PHALIGN_CFG3 : integer;
  attribute CH1_RX_PHALIGN_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 229376;
  attribute CH1_RX_PHALIGN_CFG4 : integer;
  attribute CH1_RX_PHALIGN_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 522;
  attribute CH1_RX_PHALIGN_CFG5 : integer;
  attribute CH1_RX_PHALIGN_CFG5 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 50462720;
  attribute CH1_SIM_MODE : string;
  attribute CH1_SIM_MODE of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "FAST";
  attribute CH1_SIM_RECEIVER_DETECT_PASS : string;
  attribute CH1_SIM_RECEIVER_DETECT_PASS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "TRUE";
  attribute CH1_SIM_RESET_SPEEDUP : string;
  attribute CH1_SIM_RESET_SPEEDUP of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "TRUE";
  attribute CH1_SIM_TX_EIDLE_DRIVE_LEVEL : string;
  attribute CH1_SIM_TX_EIDLE_DRIVE_LEVEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "Z";
  attribute CH1_TXOUTCLK_FREQ : string;
  attribute CH1_TXOUTCLK_FREQ of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "390.625000";
  attribute CH1_TXOUTCLK_REF_FREQ : integer;
  attribute CH1_TXOUTCLK_REF_FREQ of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 100;
  attribute CH1_TXOUTCLK_REF_SOURCE : string;
  attribute CH1_TXOUTCLK_REF_SOURCE of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "HSCLK0_LCPLLGTREFCLK0";
  attribute CH1_TX_10G_CFG0 : integer;
  attribute CH1_TX_10G_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_TX_10G_CFG1 : integer;
  attribute CH1_TX_10G_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1073741824;
  attribute CH1_TX_10G_CFG2 : integer;
  attribute CH1_TX_10G_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_TX_10G_CFG3 : integer;
  attribute CH1_TX_10G_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_TX_ANA_CFG0 : integer;
  attribute CH1_TX_ANA_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 208;
  attribute CH1_TX_CRC_CFG0 : integer;
  attribute CH1_TX_CRC_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 30720;
  attribute CH1_TX_CRC_CFG1 : integer;
  attribute CH1_TX_CRC_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 505290270;
  attribute CH1_TX_CRC_CFG2 : integer;
  attribute CH1_TX_CRC_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 505290270;
  attribute CH1_TX_CRC_CFG3 : integer;
  attribute CH1_TX_CRC_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -1;
  attribute CH1_TX_DRV_CFG0 : integer;
  attribute CH1_TX_DRV_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 4194304;
  attribute CH1_TX_DRV_CFG1 : integer;
  attribute CH1_TX_DRV_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 6144;
  attribute CH1_TX_PCS_CFG0 : integer;
  attribute CH1_TX_PCS_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -2107637471;
  attribute CH1_TX_PCS_CFG1 : integer;
  attribute CH1_TX_PCS_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 674583932;
  attribute CH1_TX_PCS_CFG2 : integer;
  attribute CH1_TX_PCS_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 357954218;
  attribute CH1_TX_PCS_CFG3 : integer;
  attribute CH1_TX_PCS_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1747587;
  attribute CH1_TX_PHALIGN_CFG0 : integer;
  attribute CH1_TX_PHALIGN_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_TX_PHALIGN_CFG1 : integer;
  attribute CH1_TX_PHALIGN_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 290816;
  attribute CH1_TX_PHALIGN_CFG2 : integer;
  attribute CH1_TX_PHALIGN_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 229432;
  attribute CH1_TX_PHALIGN_CFG3 : integer;
  attribute CH1_TX_PHALIGN_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH1_TX_PHALIGN_CFG4 : integer;
  attribute CH1_TX_PHALIGN_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 402653408;
  attribute CH1_TX_PHALIGN_CFG5 : integer;
  attribute CH1_TX_PHALIGN_CFG5 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 128;
  attribute CH1_TX_PIPPM_CFG : integer;
  attribute CH1_TX_PIPPM_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 33554432;
  attribute CH1_TX_SER_CFG0 : integer;
  attribute CH1_TX_SER_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_ADAPT_APT_CFG : integer;
  attribute CH2_ADAPT_APT_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_ADAPT_CAL_CFG : integer;
  attribute CH2_ADAPT_CAL_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -2115083264;
  attribute CH2_ADAPT_DFE_CFG : integer;
  attribute CH2_ADAPT_DFE_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 64;
  attribute CH2_ADAPT_GC_CFG0 : integer;
  attribute CH2_ADAPT_GC_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 9441392;
  attribute CH2_ADAPT_GC_CFG1 : integer;
  attribute CH2_ADAPT_GC_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 178259936;
  attribute CH2_ADAPT_GC_CFG2 : integer;
  attribute CH2_ADAPT_GC_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 2097384;
  attribute CH2_ADAPT_GC_CFG3 : integer;
  attribute CH2_ADAPT_GC_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 178258912;
  attribute CH2_ADAPT_GEN_CFG0 : integer;
  attribute CH2_ADAPT_GEN_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1179648;
  attribute CH2_ADAPT_GEN_CFG1 : integer;
  attribute CH2_ADAPT_GEN_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_ADAPT_GEN_CFG2 : integer;
  attribute CH2_ADAPT_GEN_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -2013265921;
  attribute CH2_ADAPT_GEN_CFG3 : integer;
  attribute CH2_ADAPT_GEN_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 268435456;
  attribute CH2_ADAPT_H01_CFG : integer;
  attribute CH2_ADAPT_H01_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 18875040;
  attribute CH2_ADAPT_H23_CFG : integer;
  attribute CH2_ADAPT_H23_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 27263392;
  attribute CH2_ADAPT_H45_CFG : integer;
  attribute CH2_ADAPT_H45_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 27263392;
  attribute CH2_ADAPT_H67_CFG : integer;
  attribute CH2_ADAPT_H67_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 27263392;
  attribute CH2_ADAPT_H89_CFG : integer;
  attribute CH2_ADAPT_H89_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 27263392;
  attribute CH2_ADAPT_HAB_CFG : integer;
  attribute CH2_ADAPT_HAB_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 27263392;
  attribute CH2_ADAPT_HCD_CFG : integer;
  attribute CH2_ADAPT_HCD_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 27263392;
  attribute CH2_ADAPT_HEF_CFG : integer;
  attribute CH2_ADAPT_HEF_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 27263904;
  attribute CH2_ADAPT_KH_CFG0 : integer;
  attribute CH2_ADAPT_KH_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 537426239;
  attribute CH2_ADAPT_KH_CFG1 : integer;
  attribute CH2_ADAPT_KH_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_ADAPT_KH_CFG2 : integer;
  attribute CH2_ADAPT_KH_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 17312;
  attribute CH2_ADAPT_KH_CFG3 : integer;
  attribute CH2_ADAPT_KH_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_ADAPT_KH_CFG4 : integer;
  attribute CH2_ADAPT_KH_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 31648;
  attribute CH2_ADAPT_KH_CFG5 : integer;
  attribute CH2_ADAPT_KH_CFG5 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_ADAPT_KL_CFG0 : integer;
  attribute CH2_ADAPT_KL_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 32928;
  attribute CH2_ADAPT_KL_CFG1 : integer;
  attribute CH2_ADAPT_KL_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 17312;
  attribute CH2_ADAPT_LCK_CFG0 : integer;
  attribute CH2_ADAPT_LCK_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 16384;
  attribute CH2_ADAPT_LCK_CFG1 : integer;
  attribute CH2_ADAPT_LCK_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 16384;
  attribute CH2_ADAPT_LCK_CFG2 : integer;
  attribute CH2_ADAPT_LCK_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_ADAPT_LCK_CFG3 : integer;
  attribute CH2_ADAPT_LCK_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_ADAPT_LOP_CFG : integer;
  attribute CH2_ADAPT_LOP_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -301988256;
  attribute CH2_ADAPT_OS_CFG : integer;
  attribute CH2_ADAPT_OS_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -2147483360;
  attribute CH2_CHCLK_ILO_CFG : integer;
  attribute CH2_CHCLK_ILO_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 6553651;
  attribute CH2_CHCLK_MISC_CFG : integer;
  attribute CH2_CHCLK_MISC_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -125706465;
  attribute CH2_CHCLK_RSV_CFG : integer;
  attribute CH2_CHCLK_RSV_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_CHCLK_RXCAL_CFG : integer;
  attribute CH2_CHCLK_RXCAL_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 138166272;
  attribute CH2_CHCLK_RXCAL_CFG1 : integer;
  attribute CH2_CHCLK_RXCAL_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_CHCLK_RXCAL_CFG2 : integer;
  attribute CH2_CHCLK_RXCAL_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_CHCLK_RXPI_CFG : integer;
  attribute CH2_CHCLK_RXPI_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 5244972;
  attribute CH2_CHCLK_TXCAL_CFG : integer;
  attribute CH2_CHCLK_TXCAL_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 4194336;
  attribute CH2_CHCLK_TXPI_CFG0 : integer;
  attribute CH2_CHCLK_TXPI_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 4655151;
  attribute CH2_CHL_RSV_CFG0 : integer;
  attribute CH2_CHL_RSV_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -964689911;
  attribute CH2_CHL_RSV_CFG1 : integer;
  attribute CH2_CHL_RSV_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1560;
  attribute CH2_CHL_RSV_CFG2 : integer;
  attribute CH2_CHL_RSV_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 6227344;
  attribute CH2_CHL_RSV_CFG3 : integer;
  attribute CH2_CHL_RSV_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_CHL_RSV_CFG4 : integer;
  attribute CH2_CHL_RSV_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_DA_CFG : integer;
  attribute CH2_DA_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 655370;
  attribute CH2_EYESCAN_CFG0 : integer;
  attribute CH2_EYESCAN_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 2048;
  attribute CH2_EYESCAN_CFG1 : integer;
  attribute CH2_EYESCAN_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_EYESCAN_CFG10 : integer;
  attribute CH2_EYESCAN_CFG10 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_EYESCAN_CFG11 : integer;
  attribute CH2_EYESCAN_CFG11 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_EYESCAN_CFG12 : integer;
  attribute CH2_EYESCAN_CFG12 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_EYESCAN_CFG13 : integer;
  attribute CH2_EYESCAN_CFG13 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_EYESCAN_CFG14 : integer;
  attribute CH2_EYESCAN_CFG14 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_EYESCAN_CFG15 : integer;
  attribute CH2_EYESCAN_CFG15 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_EYESCAN_CFG16 : integer;
  attribute CH2_EYESCAN_CFG16 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_EYESCAN_CFG2 : integer;
  attribute CH2_EYESCAN_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_EYESCAN_CFG3 : integer;
  attribute CH2_EYESCAN_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_EYESCAN_CFG4 : integer;
  attribute CH2_EYESCAN_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_EYESCAN_CFG5 : integer;
  attribute CH2_EYESCAN_CFG5 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_EYESCAN_CFG6 : integer;
  attribute CH2_EYESCAN_CFG6 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_EYESCAN_CFG7 : integer;
  attribute CH2_EYESCAN_CFG7 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_EYESCAN_CFG8 : integer;
  attribute CH2_EYESCAN_CFG8 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_EYESCAN_CFG9 : integer;
  attribute CH2_EYESCAN_CFG9 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_FABRIC_INTF_CFG0 : integer;
  attribute CH2_FABRIC_INTF_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -20973573;
  attribute CH2_FABRIC_INTF_CFG1 : integer;
  attribute CH2_FABRIC_INTF_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 197632;
  attribute CH2_FABRIC_INTF_CFG2 : integer;
  attribute CH2_FABRIC_INTF_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 537919472;
  attribute CH2_FABRIC_INTF_CFG3 : integer;
  attribute CH2_FABRIC_INTF_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 786432;
  attribute CH2_FABRIC_INTF_CFG4 : integer;
  attribute CH2_FABRIC_INTF_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 20480;
  attribute CH2_FABRIC_INTF_CFG5 : integer;
  attribute CH2_FABRIC_INTF_CFG5 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 25602;
  attribute CH2_INSTANTIATED : integer;
  attribute CH2_INSTANTIATED of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_MONITOR_CFG : integer;
  attribute CH2_MONITOR_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_PIPE_CTRL_CFG0 : integer;
  attribute CH2_PIPE_CTRL_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 262240;
  attribute CH2_PIPE_CTRL_CFG1 : integer;
  attribute CH2_PIPE_CTRL_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 2097811;
  attribute CH2_PIPE_CTRL_CFG10 : integer;
  attribute CH2_PIPE_CTRL_CFG10 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 85983215;
  attribute CH2_PIPE_CTRL_CFG2 : integer;
  attribute CH2_PIPE_CTRL_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 9950092;
  attribute CH2_PIPE_CTRL_CFG3 : integer;
  attribute CH2_PIPE_CTRL_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1573167;
  attribute CH2_PIPE_CTRL_CFG4 : integer;
  attribute CH2_PIPE_CTRL_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1078198272;
  attribute CH2_PIPE_CTRL_CFG5 : integer;
  attribute CH2_PIPE_CTRL_CFG5 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -1610612736;
  attribute CH2_PIPE_CTRL_CFG6 : integer;
  attribute CH2_PIPE_CTRL_CFG6 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1007681636;
  attribute CH2_PIPE_CTRL_CFG7 : integer;
  attribute CH2_PIPE_CTRL_CFG7 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 67149834;
  attribute CH2_PIPE_CTRL_CFG8 : integer;
  attribute CH2_PIPE_CTRL_CFG8 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 33554432;
  attribute CH2_PIPE_CTRL_CFG9 : integer;
  attribute CH2_PIPE_CTRL_CFG9 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_PIPE_TX_EQ_CFG0 : integer;
  attribute CH2_PIPE_TX_EQ_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 175467487;
  attribute CH2_PIPE_TX_EQ_CFG1 : integer;
  attribute CH2_PIPE_TX_EQ_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 152233553;
  attribute CH2_PIPE_TX_EQ_CFG2 : integer;
  attribute CH2_PIPE_TX_EQ_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 8258;
  attribute CH2_PIPE_TX_EQ_CFG3 : integer;
  attribute CH2_PIPE_TX_EQ_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 393618;
  attribute CH2_RESET_BYP_HDSHK_CFG : integer;
  attribute CH2_RESET_BYP_HDSHK_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_RESET_CFG : integer;
  attribute CH2_RESET_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 135266341;
  attribute CH2_RESET_LOOPER_ID_CFG : integer;
  attribute CH2_RESET_LOOPER_ID_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 2113632;
  attribute CH2_RESET_LOOP_ID_CFG0 : integer;
  attribute CH2_RESET_LOOP_ID_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 528;
  attribute CH2_RESET_LOOP_ID_CFG1 : integer;
  attribute CH2_RESET_LOOP_ID_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 106181136;
  attribute CH2_RESET_LOOP_ID_CFG2 : integer;
  attribute CH2_RESET_LOOP_ID_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 17185;
  attribute CH2_RESET_TIME_CFG0 : integer;
  attribute CH2_RESET_TIME_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 34636801;
  attribute CH2_RESET_TIME_CFG1 : integer;
  attribute CH2_RESET_TIME_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 34636833;
  attribute CH2_RESET_TIME_CFG2 : integer;
  attribute CH2_RESET_TIME_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 34636833;
  attribute CH2_RESET_TIME_CFG3 : integer;
  attribute CH2_RESET_TIME_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -2063064031;
  attribute CH2_RXOUTCLK_FREQ : string;
  attribute CH2_RXOUTCLK_FREQ of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "390.625000";
  attribute CH2_RXOUTCLK_REF_FREQ : integer;
  attribute CH2_RXOUTCLK_REF_FREQ of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 125;
  attribute CH2_RXOUTCLK_REF_SOURCE : string;
  attribute CH2_RXOUTCLK_REF_SOURCE of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "HSCLK1_LCPLLGTREFCLK0";
  attribute CH2_RX_CDR_CFG0 : integer;
  attribute CH2_RX_CDR_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -1275068350;
  attribute CH2_RX_CDR_CFG1 : integer;
  attribute CH2_RX_CDR_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1610612992;
  attribute CH2_RX_CDR_CFG2 : integer;
  attribute CH2_RX_CDR_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 134236777;
  attribute CH2_RX_CDR_CFG3 : integer;
  attribute CH2_RX_CDR_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 744694;
  attribute CH2_RX_CDR_CFG4 : integer;
  attribute CH2_RX_CDR_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 607924224;
  attribute CH2_RX_CRC_CFG0 : integer;
  attribute CH2_RX_CRC_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 30848;
  attribute CH2_RX_CRC_CFG1 : integer;
  attribute CH2_RX_CRC_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 505290270;
  attribute CH2_RX_CRC_CFG2 : integer;
  attribute CH2_RX_CRC_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 505290270;
  attribute CH2_RX_CRC_CFG3 : integer;
  attribute CH2_RX_CRC_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -1;
  attribute CH2_RX_CTLE_CFG0 : integer;
  attribute CH2_RX_CTLE_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 31195392;
  attribute CH2_RX_CTLE_CFG1 : integer;
  attribute CH2_RX_CTLE_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1073741824;
  attribute CH2_RX_DACI2V_CFG0 : integer;
  attribute CH2_RX_DACI2V_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 67145418;
  attribute CH2_RX_DFE_CFG0 : integer;
  attribute CH2_RX_DFE_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -805153784;
  attribute CH2_RX_ELASTIC_BUF_CFG0 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -2139334592;
  attribute CH2_RX_ELASTIC_BUF_CFG1 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 2;
  attribute CH2_RX_ELASTIC_BUF_CFG2 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_RX_ELASTIC_BUF_CFG3 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -1612709888;
  attribute CH2_RX_ELASTIC_BUF_CFG4 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_RX_ELASTIC_BUF_CFG5 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG5 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_RX_ELASTIC_BUF_CFG6 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG6 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -1048576;
  attribute CH2_RX_ELASTIC_BUF_CFG7 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG7 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 67108869;
  attribute CH2_RX_ELASTIC_BUF_CFG8 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG8 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 2033040;
  attribute CH2_RX_ELASTIC_BUF_CFG9 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG9 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 2033040;
  attribute CH2_RX_MISC_CFG0 : integer;
  attribute CH2_RX_MISC_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1342177280;
  attribute CH2_RX_OOB_CFG0 : integer;
  attribute CH2_RX_OOB_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 609534468;
  attribute CH2_RX_OOB_CFG1 : integer;
  attribute CH2_RX_OOB_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 16925124;
  attribute CH2_RX_PAD_CFG0 : integer;
  attribute CH2_RX_PAD_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_RX_PAD_CFG1 : integer;
  attribute CH2_RX_PAD_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 272910714;
  attribute CH2_RX_PCS_CFG0 : integer;
  attribute CH2_RX_PCS_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 674623792;
  attribute CH2_RX_PCS_CFG1 : integer;
  attribute CH2_RX_PCS_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1812204543;
  attribute CH2_RX_PCS_CFG2 : integer;
  attribute CH2_RX_PCS_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1073742049;
  attribute CH2_RX_PCS_CFG3 : integer;
  attribute CH2_RX_PCS_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 471666447;
  attribute CH2_RX_PCS_CFG4 : integer;
  attribute CH2_RX_PCS_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1115725826;
  attribute CH2_RX_PHALIGN_CFG0 : integer;
  attribute CH2_RX_PHALIGN_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 3;
  attribute CH2_RX_PHALIGN_CFG1 : integer;
  attribute CH2_RX_PHALIGN_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 8617984;
  attribute CH2_RX_PHALIGN_CFG2 : integer;
  attribute CH2_RX_PHALIGN_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 117248;
  attribute CH2_RX_PHALIGN_CFG3 : integer;
  attribute CH2_RX_PHALIGN_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 229376;
  attribute CH2_RX_PHALIGN_CFG4 : integer;
  attribute CH2_RX_PHALIGN_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 522;
  attribute CH2_RX_PHALIGN_CFG5 : integer;
  attribute CH2_RX_PHALIGN_CFG5 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 50462720;
  attribute CH2_SIM_MODE : string;
  attribute CH2_SIM_MODE of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "FAST";
  attribute CH2_SIM_RECEIVER_DETECT_PASS : string;
  attribute CH2_SIM_RECEIVER_DETECT_PASS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "TRUE";
  attribute CH2_SIM_RESET_SPEEDUP : string;
  attribute CH2_SIM_RESET_SPEEDUP of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "TRUE";
  attribute CH2_SIM_TX_EIDLE_DRIVE_LEVEL : string;
  attribute CH2_SIM_TX_EIDLE_DRIVE_LEVEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "Z";
  attribute CH2_TXOUTCLK_FREQ : string;
  attribute CH2_TXOUTCLK_FREQ of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "390.625000";
  attribute CH2_TXOUTCLK_REF_FREQ : integer;
  attribute CH2_TXOUTCLK_REF_FREQ of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 125;
  attribute CH2_TXOUTCLK_REF_SOURCE : string;
  attribute CH2_TXOUTCLK_REF_SOURCE of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "HSCLK1_LCPLLGTREFCLK0";
  attribute CH2_TX_10G_CFG0 : integer;
  attribute CH2_TX_10G_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_TX_10G_CFG1 : integer;
  attribute CH2_TX_10G_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1073741824;
  attribute CH2_TX_10G_CFG2 : integer;
  attribute CH2_TX_10G_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_TX_10G_CFG3 : integer;
  attribute CH2_TX_10G_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_TX_ANA_CFG0 : integer;
  attribute CH2_TX_ANA_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 208;
  attribute CH2_TX_CRC_CFG0 : integer;
  attribute CH2_TX_CRC_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 30720;
  attribute CH2_TX_CRC_CFG1 : integer;
  attribute CH2_TX_CRC_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 505290270;
  attribute CH2_TX_CRC_CFG2 : integer;
  attribute CH2_TX_CRC_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 505290270;
  attribute CH2_TX_CRC_CFG3 : integer;
  attribute CH2_TX_CRC_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -1;
  attribute CH2_TX_DRV_CFG0 : integer;
  attribute CH2_TX_DRV_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 4194304;
  attribute CH2_TX_DRV_CFG1 : integer;
  attribute CH2_TX_DRV_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 6144;
  attribute CH2_TX_PCS_CFG0 : integer;
  attribute CH2_TX_PCS_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -2107637471;
  attribute CH2_TX_PCS_CFG1 : integer;
  attribute CH2_TX_PCS_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 674583932;
  attribute CH2_TX_PCS_CFG2 : integer;
  attribute CH2_TX_PCS_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 357954218;
  attribute CH2_TX_PCS_CFG3 : integer;
  attribute CH2_TX_PCS_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1747587;
  attribute CH2_TX_PHALIGN_CFG0 : integer;
  attribute CH2_TX_PHALIGN_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_TX_PHALIGN_CFG1 : integer;
  attribute CH2_TX_PHALIGN_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 290816;
  attribute CH2_TX_PHALIGN_CFG2 : integer;
  attribute CH2_TX_PHALIGN_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 229432;
  attribute CH2_TX_PHALIGN_CFG3 : integer;
  attribute CH2_TX_PHALIGN_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH2_TX_PHALIGN_CFG4 : integer;
  attribute CH2_TX_PHALIGN_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 402653408;
  attribute CH2_TX_PHALIGN_CFG5 : integer;
  attribute CH2_TX_PHALIGN_CFG5 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 128;
  attribute CH2_TX_PIPPM_CFG : integer;
  attribute CH2_TX_PIPPM_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 33554432;
  attribute CH2_TX_SER_CFG0 : integer;
  attribute CH2_TX_SER_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_ADAPT_APT_CFG : integer;
  attribute CH3_ADAPT_APT_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_ADAPT_CAL_CFG : integer;
  attribute CH3_ADAPT_CAL_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -2115083264;
  attribute CH3_ADAPT_DFE_CFG : integer;
  attribute CH3_ADAPT_DFE_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 64;
  attribute CH3_ADAPT_GC_CFG0 : integer;
  attribute CH3_ADAPT_GC_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 9441392;
  attribute CH3_ADAPT_GC_CFG1 : integer;
  attribute CH3_ADAPT_GC_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 178259936;
  attribute CH3_ADAPT_GC_CFG2 : integer;
  attribute CH3_ADAPT_GC_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 2097384;
  attribute CH3_ADAPT_GC_CFG3 : integer;
  attribute CH3_ADAPT_GC_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 178258912;
  attribute CH3_ADAPT_GEN_CFG0 : integer;
  attribute CH3_ADAPT_GEN_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1179648;
  attribute CH3_ADAPT_GEN_CFG1 : integer;
  attribute CH3_ADAPT_GEN_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_ADAPT_GEN_CFG2 : integer;
  attribute CH3_ADAPT_GEN_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -2013265921;
  attribute CH3_ADAPT_GEN_CFG3 : integer;
  attribute CH3_ADAPT_GEN_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 268435456;
  attribute CH3_ADAPT_H01_CFG : integer;
  attribute CH3_ADAPT_H01_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 18875040;
  attribute CH3_ADAPT_H23_CFG : integer;
  attribute CH3_ADAPT_H23_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 27263392;
  attribute CH3_ADAPT_H45_CFG : integer;
  attribute CH3_ADAPT_H45_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 27263392;
  attribute CH3_ADAPT_H67_CFG : integer;
  attribute CH3_ADAPT_H67_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 27263392;
  attribute CH3_ADAPT_H89_CFG : integer;
  attribute CH3_ADAPT_H89_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 27263392;
  attribute CH3_ADAPT_HAB_CFG : integer;
  attribute CH3_ADAPT_HAB_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 27263392;
  attribute CH3_ADAPT_HCD_CFG : integer;
  attribute CH3_ADAPT_HCD_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 27263392;
  attribute CH3_ADAPT_HEF_CFG : integer;
  attribute CH3_ADAPT_HEF_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 27263904;
  attribute CH3_ADAPT_KH_CFG0 : integer;
  attribute CH3_ADAPT_KH_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 537426239;
  attribute CH3_ADAPT_KH_CFG1 : integer;
  attribute CH3_ADAPT_KH_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_ADAPT_KH_CFG2 : integer;
  attribute CH3_ADAPT_KH_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 17312;
  attribute CH3_ADAPT_KH_CFG3 : integer;
  attribute CH3_ADAPT_KH_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_ADAPT_KH_CFG4 : integer;
  attribute CH3_ADAPT_KH_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 31648;
  attribute CH3_ADAPT_KH_CFG5 : integer;
  attribute CH3_ADAPT_KH_CFG5 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_ADAPT_KL_CFG0 : integer;
  attribute CH3_ADAPT_KL_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 32928;
  attribute CH3_ADAPT_KL_CFG1 : integer;
  attribute CH3_ADAPT_KL_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 17312;
  attribute CH3_ADAPT_LCK_CFG0 : integer;
  attribute CH3_ADAPT_LCK_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 16384;
  attribute CH3_ADAPT_LCK_CFG1 : integer;
  attribute CH3_ADAPT_LCK_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 16384;
  attribute CH3_ADAPT_LCK_CFG2 : integer;
  attribute CH3_ADAPT_LCK_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_ADAPT_LCK_CFG3 : integer;
  attribute CH3_ADAPT_LCK_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_ADAPT_LOP_CFG : integer;
  attribute CH3_ADAPT_LOP_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -301988256;
  attribute CH3_ADAPT_OS_CFG : integer;
  attribute CH3_ADAPT_OS_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -2147483360;
  attribute CH3_CHCLK_ILO_CFG : integer;
  attribute CH3_CHCLK_ILO_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 6553651;
  attribute CH3_CHCLK_MISC_CFG : integer;
  attribute CH3_CHCLK_MISC_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -125706465;
  attribute CH3_CHCLK_RSV_CFG : integer;
  attribute CH3_CHCLK_RSV_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_CHCLK_RXCAL_CFG : integer;
  attribute CH3_CHCLK_RXCAL_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 138166272;
  attribute CH3_CHCLK_RXCAL_CFG1 : integer;
  attribute CH3_CHCLK_RXCAL_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_CHCLK_RXCAL_CFG2 : integer;
  attribute CH3_CHCLK_RXCAL_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_CHCLK_RXPI_CFG : integer;
  attribute CH3_CHCLK_RXPI_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 5244972;
  attribute CH3_CHCLK_TXCAL_CFG : integer;
  attribute CH3_CHCLK_TXCAL_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 4194336;
  attribute CH3_CHCLK_TXPI_CFG0 : integer;
  attribute CH3_CHCLK_TXPI_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 4655151;
  attribute CH3_CHL_RSV_CFG0 : integer;
  attribute CH3_CHL_RSV_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -964689911;
  attribute CH3_CHL_RSV_CFG1 : integer;
  attribute CH3_CHL_RSV_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1560;
  attribute CH3_CHL_RSV_CFG2 : integer;
  attribute CH3_CHL_RSV_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 6227344;
  attribute CH3_CHL_RSV_CFG3 : integer;
  attribute CH3_CHL_RSV_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_CHL_RSV_CFG4 : integer;
  attribute CH3_CHL_RSV_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_DA_CFG : integer;
  attribute CH3_DA_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 655370;
  attribute CH3_EYESCAN_CFG0 : integer;
  attribute CH3_EYESCAN_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 2048;
  attribute CH3_EYESCAN_CFG1 : integer;
  attribute CH3_EYESCAN_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_EYESCAN_CFG10 : integer;
  attribute CH3_EYESCAN_CFG10 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_EYESCAN_CFG11 : integer;
  attribute CH3_EYESCAN_CFG11 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_EYESCAN_CFG12 : integer;
  attribute CH3_EYESCAN_CFG12 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_EYESCAN_CFG13 : integer;
  attribute CH3_EYESCAN_CFG13 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_EYESCAN_CFG14 : integer;
  attribute CH3_EYESCAN_CFG14 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_EYESCAN_CFG15 : integer;
  attribute CH3_EYESCAN_CFG15 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_EYESCAN_CFG16 : integer;
  attribute CH3_EYESCAN_CFG16 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_EYESCAN_CFG2 : integer;
  attribute CH3_EYESCAN_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_EYESCAN_CFG3 : integer;
  attribute CH3_EYESCAN_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_EYESCAN_CFG4 : integer;
  attribute CH3_EYESCAN_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_EYESCAN_CFG5 : integer;
  attribute CH3_EYESCAN_CFG5 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_EYESCAN_CFG6 : integer;
  attribute CH3_EYESCAN_CFG6 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_EYESCAN_CFG7 : integer;
  attribute CH3_EYESCAN_CFG7 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_EYESCAN_CFG8 : integer;
  attribute CH3_EYESCAN_CFG8 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_EYESCAN_CFG9 : integer;
  attribute CH3_EYESCAN_CFG9 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_FABRIC_INTF_CFG0 : integer;
  attribute CH3_FABRIC_INTF_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -20973573;
  attribute CH3_FABRIC_INTF_CFG1 : integer;
  attribute CH3_FABRIC_INTF_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 197632;
  attribute CH3_FABRIC_INTF_CFG2 : integer;
  attribute CH3_FABRIC_INTF_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 537919472;
  attribute CH3_FABRIC_INTF_CFG3 : integer;
  attribute CH3_FABRIC_INTF_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 786432;
  attribute CH3_FABRIC_INTF_CFG4 : integer;
  attribute CH3_FABRIC_INTF_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 20480;
  attribute CH3_FABRIC_INTF_CFG5 : integer;
  attribute CH3_FABRIC_INTF_CFG5 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 25602;
  attribute CH3_INSTANTIATED : integer;
  attribute CH3_INSTANTIATED of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_MONITOR_CFG : integer;
  attribute CH3_MONITOR_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_PIPE_CTRL_CFG0 : integer;
  attribute CH3_PIPE_CTRL_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 262240;
  attribute CH3_PIPE_CTRL_CFG1 : integer;
  attribute CH3_PIPE_CTRL_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 2097811;
  attribute CH3_PIPE_CTRL_CFG10 : integer;
  attribute CH3_PIPE_CTRL_CFG10 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 85983215;
  attribute CH3_PIPE_CTRL_CFG2 : integer;
  attribute CH3_PIPE_CTRL_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 9950092;
  attribute CH3_PIPE_CTRL_CFG3 : integer;
  attribute CH3_PIPE_CTRL_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1573167;
  attribute CH3_PIPE_CTRL_CFG4 : integer;
  attribute CH3_PIPE_CTRL_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1078198272;
  attribute CH3_PIPE_CTRL_CFG5 : integer;
  attribute CH3_PIPE_CTRL_CFG5 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -1610612736;
  attribute CH3_PIPE_CTRL_CFG6 : integer;
  attribute CH3_PIPE_CTRL_CFG6 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1007681636;
  attribute CH3_PIPE_CTRL_CFG7 : integer;
  attribute CH3_PIPE_CTRL_CFG7 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 67149834;
  attribute CH3_PIPE_CTRL_CFG8 : integer;
  attribute CH3_PIPE_CTRL_CFG8 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 33554432;
  attribute CH3_PIPE_CTRL_CFG9 : integer;
  attribute CH3_PIPE_CTRL_CFG9 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_PIPE_TX_EQ_CFG0 : integer;
  attribute CH3_PIPE_TX_EQ_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 175467487;
  attribute CH3_PIPE_TX_EQ_CFG1 : integer;
  attribute CH3_PIPE_TX_EQ_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 152233553;
  attribute CH3_PIPE_TX_EQ_CFG2 : integer;
  attribute CH3_PIPE_TX_EQ_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 8258;
  attribute CH3_PIPE_TX_EQ_CFG3 : integer;
  attribute CH3_PIPE_TX_EQ_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 393618;
  attribute CH3_RESET_BYP_HDSHK_CFG : integer;
  attribute CH3_RESET_BYP_HDSHK_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_RESET_CFG : integer;
  attribute CH3_RESET_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 135266341;
  attribute CH3_RESET_LOOPER_ID_CFG : integer;
  attribute CH3_RESET_LOOPER_ID_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 2113632;
  attribute CH3_RESET_LOOP_ID_CFG0 : integer;
  attribute CH3_RESET_LOOP_ID_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 528;
  attribute CH3_RESET_LOOP_ID_CFG1 : integer;
  attribute CH3_RESET_LOOP_ID_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 106181136;
  attribute CH3_RESET_LOOP_ID_CFG2 : integer;
  attribute CH3_RESET_LOOP_ID_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 17185;
  attribute CH3_RESET_TIME_CFG0 : integer;
  attribute CH3_RESET_TIME_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 34636801;
  attribute CH3_RESET_TIME_CFG1 : integer;
  attribute CH3_RESET_TIME_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 34636833;
  attribute CH3_RESET_TIME_CFG2 : integer;
  attribute CH3_RESET_TIME_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 34636833;
  attribute CH3_RESET_TIME_CFG3 : integer;
  attribute CH3_RESET_TIME_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -2063064031;
  attribute CH3_RXOUTCLK_FREQ : string;
  attribute CH3_RXOUTCLK_FREQ of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "390.625000";
  attribute CH3_RXOUTCLK_REF_FREQ : integer;
  attribute CH3_RXOUTCLK_REF_FREQ of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 125;
  attribute CH3_RXOUTCLK_REF_SOURCE : string;
  attribute CH3_RXOUTCLK_REF_SOURCE of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "HSCLK1_LCPLLGTREFCLK0";
  attribute CH3_RX_CDR_CFG0 : integer;
  attribute CH3_RX_CDR_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -1275068350;
  attribute CH3_RX_CDR_CFG1 : integer;
  attribute CH3_RX_CDR_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1610612992;
  attribute CH3_RX_CDR_CFG2 : integer;
  attribute CH3_RX_CDR_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 134236777;
  attribute CH3_RX_CDR_CFG3 : integer;
  attribute CH3_RX_CDR_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 744694;
  attribute CH3_RX_CDR_CFG4 : integer;
  attribute CH3_RX_CDR_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 607924224;
  attribute CH3_RX_CRC_CFG0 : integer;
  attribute CH3_RX_CRC_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 30848;
  attribute CH3_RX_CRC_CFG1 : integer;
  attribute CH3_RX_CRC_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 505290270;
  attribute CH3_RX_CRC_CFG2 : integer;
  attribute CH3_RX_CRC_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 505290270;
  attribute CH3_RX_CRC_CFG3 : integer;
  attribute CH3_RX_CRC_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -1;
  attribute CH3_RX_CTLE_CFG0 : integer;
  attribute CH3_RX_CTLE_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 31195392;
  attribute CH3_RX_CTLE_CFG1 : integer;
  attribute CH3_RX_CTLE_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1073741824;
  attribute CH3_RX_DACI2V_CFG0 : integer;
  attribute CH3_RX_DACI2V_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 67145418;
  attribute CH3_RX_DFE_CFG0 : integer;
  attribute CH3_RX_DFE_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -805153784;
  attribute CH3_RX_ELASTIC_BUF_CFG0 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -2139334592;
  attribute CH3_RX_ELASTIC_BUF_CFG1 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 2;
  attribute CH3_RX_ELASTIC_BUF_CFG2 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_RX_ELASTIC_BUF_CFG3 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -1612709888;
  attribute CH3_RX_ELASTIC_BUF_CFG4 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_RX_ELASTIC_BUF_CFG5 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG5 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_RX_ELASTIC_BUF_CFG6 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG6 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -1048576;
  attribute CH3_RX_ELASTIC_BUF_CFG7 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG7 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 67108869;
  attribute CH3_RX_ELASTIC_BUF_CFG8 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG8 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 2033040;
  attribute CH3_RX_ELASTIC_BUF_CFG9 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG9 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 2033040;
  attribute CH3_RX_MISC_CFG0 : integer;
  attribute CH3_RX_MISC_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1342177280;
  attribute CH3_RX_OOB_CFG0 : integer;
  attribute CH3_RX_OOB_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 609534468;
  attribute CH3_RX_OOB_CFG1 : integer;
  attribute CH3_RX_OOB_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 16925124;
  attribute CH3_RX_PAD_CFG0 : integer;
  attribute CH3_RX_PAD_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_RX_PAD_CFG1 : integer;
  attribute CH3_RX_PAD_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 272910714;
  attribute CH3_RX_PCS_CFG0 : integer;
  attribute CH3_RX_PCS_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 674623792;
  attribute CH3_RX_PCS_CFG1 : integer;
  attribute CH3_RX_PCS_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1812204543;
  attribute CH3_RX_PCS_CFG2 : integer;
  attribute CH3_RX_PCS_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1073742049;
  attribute CH3_RX_PCS_CFG3 : integer;
  attribute CH3_RX_PCS_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 471666447;
  attribute CH3_RX_PCS_CFG4 : integer;
  attribute CH3_RX_PCS_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1115725826;
  attribute CH3_RX_PHALIGN_CFG0 : integer;
  attribute CH3_RX_PHALIGN_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 3;
  attribute CH3_RX_PHALIGN_CFG1 : integer;
  attribute CH3_RX_PHALIGN_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 8617984;
  attribute CH3_RX_PHALIGN_CFG2 : integer;
  attribute CH3_RX_PHALIGN_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 117248;
  attribute CH3_RX_PHALIGN_CFG3 : integer;
  attribute CH3_RX_PHALIGN_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 229376;
  attribute CH3_RX_PHALIGN_CFG4 : integer;
  attribute CH3_RX_PHALIGN_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 522;
  attribute CH3_RX_PHALIGN_CFG5 : integer;
  attribute CH3_RX_PHALIGN_CFG5 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 50462720;
  attribute CH3_SIM_MODE : string;
  attribute CH3_SIM_MODE of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "FAST";
  attribute CH3_SIM_RECEIVER_DETECT_PASS : string;
  attribute CH3_SIM_RECEIVER_DETECT_PASS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "TRUE";
  attribute CH3_SIM_RESET_SPEEDUP : string;
  attribute CH3_SIM_RESET_SPEEDUP of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "TRUE";
  attribute CH3_SIM_TX_EIDLE_DRIVE_LEVEL : string;
  attribute CH3_SIM_TX_EIDLE_DRIVE_LEVEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "Z";
  attribute CH3_TXOUTCLK_FREQ : string;
  attribute CH3_TXOUTCLK_FREQ of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "390.625000";
  attribute CH3_TXOUTCLK_REF_FREQ : integer;
  attribute CH3_TXOUTCLK_REF_FREQ of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 125;
  attribute CH3_TXOUTCLK_REF_SOURCE : string;
  attribute CH3_TXOUTCLK_REF_SOURCE of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "HSCLK1_LCPLLGTREFCLK0";
  attribute CH3_TX_10G_CFG0 : integer;
  attribute CH3_TX_10G_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_TX_10G_CFG1 : integer;
  attribute CH3_TX_10G_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1073741824;
  attribute CH3_TX_10G_CFG2 : integer;
  attribute CH3_TX_10G_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_TX_10G_CFG3 : integer;
  attribute CH3_TX_10G_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_TX_ANA_CFG0 : integer;
  attribute CH3_TX_ANA_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 208;
  attribute CH3_TX_CRC_CFG0 : integer;
  attribute CH3_TX_CRC_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 30720;
  attribute CH3_TX_CRC_CFG1 : integer;
  attribute CH3_TX_CRC_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 505290270;
  attribute CH3_TX_CRC_CFG2 : integer;
  attribute CH3_TX_CRC_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 505290270;
  attribute CH3_TX_CRC_CFG3 : integer;
  attribute CH3_TX_CRC_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -1;
  attribute CH3_TX_DRV_CFG0 : integer;
  attribute CH3_TX_DRV_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 4194304;
  attribute CH3_TX_DRV_CFG1 : integer;
  attribute CH3_TX_DRV_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 6144;
  attribute CH3_TX_PCS_CFG0 : integer;
  attribute CH3_TX_PCS_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -2107637471;
  attribute CH3_TX_PCS_CFG1 : integer;
  attribute CH3_TX_PCS_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 674583932;
  attribute CH3_TX_PCS_CFG2 : integer;
  attribute CH3_TX_PCS_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 357954218;
  attribute CH3_TX_PCS_CFG3 : integer;
  attribute CH3_TX_PCS_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1747587;
  attribute CH3_TX_PHALIGN_CFG0 : integer;
  attribute CH3_TX_PHALIGN_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_TX_PHALIGN_CFG1 : integer;
  attribute CH3_TX_PHALIGN_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 290816;
  attribute CH3_TX_PHALIGN_CFG2 : integer;
  attribute CH3_TX_PHALIGN_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 229432;
  attribute CH3_TX_PHALIGN_CFG3 : integer;
  attribute CH3_TX_PHALIGN_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CH3_TX_PHALIGN_CFG4 : integer;
  attribute CH3_TX_PHALIGN_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 402653408;
  attribute CH3_TX_PHALIGN_CFG5 : integer;
  attribute CH3_TX_PHALIGN_CFG5 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 128;
  attribute CH3_TX_PIPPM_CFG : integer;
  attribute CH3_TX_PIPPM_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 33554432;
  attribute CH3_TX_SER_CFG0 : integer;
  attribute CH3_TX_SER_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute CHANNEL_BONDING_EN : string;
  attribute CHANNEL_BONDING_EN of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "";
  attribute CTRL_RSV_CFG0 : integer;
  attribute CTRL_RSV_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 30744;
  attribute CTRL_RSV_CFG1 : integer;
  attribute CTRL_RSV_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute EGW_CHANNEL_ORDERING : string;
  attribute EGW_CHANNEL_ORDERING of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is " ";
  attribute EGW_COMP_NAME : string;
  attribute EGW_COMP_NAME of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0";
  attribute EGW_IS_QUAD : string;
  attribute EGW_IS_QUAD of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "1";
  attribute EGW_REFCLK_LIST : string;
  attribute EGW_REFCLK_LIST of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "1_2_3";
  attribute ENABLE_APB3 : string;
  attribute ENABLE_APB3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "1'b1";
  attribute GT_REFCLK_INFO : string;
  attribute GT_REFCLK_INFO of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "refclk_PROT0_R0_100_MHz_unique1";
  attribute HS0_LCPLL_IPS_PIN_EN : integer;
  attribute HS0_LCPLL_IPS_PIN_EN of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute HS0_LCPLL_IPS_REFCLK_SEL : integer;
  attribute HS0_LCPLL_IPS_REFCLK_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1;
  attribute HS0_LCPLL_REFCLK_MAP0 : integer;
  attribute HS0_LCPLL_REFCLK_MAP0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute HS0_LCPLL_REFCLK_MAP1 : integer;
  attribute HS0_LCPLL_REFCLK_MAP1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1;
  attribute HS0_LCPLL_REFCLK_MAP2 : integer;
  attribute HS0_LCPLL_REFCLK_MAP2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 2;
  attribute HS0_LCPLL_REFCLK_MAP3 : integer;
  attribute HS0_LCPLL_REFCLK_MAP3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 3;
  attribute HS0_LCPLL_REFCLK_MAP4 : integer;
  attribute HS0_LCPLL_REFCLK_MAP4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 4;
  attribute HS0_LCPLL_REFCLK_MAP5 : integer;
  attribute HS0_LCPLL_REFCLK_MAP5 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 5;
  attribute HS0_LCPLL_REFCLK_MAP6 : integer;
  attribute HS0_LCPLL_REFCLK_MAP6 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 6;
  attribute HS0_LCPLL_REFCLK_MAP7 : integer;
  attribute HS0_LCPLL_REFCLK_MAP7 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 7;
  attribute HS0_RPLL_IPS_PIN_EN : integer;
  attribute HS0_RPLL_IPS_PIN_EN of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute HS0_RPLL_IPS_REFCLK_SEL : integer;
  attribute HS0_RPLL_IPS_REFCLK_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1;
  attribute HS0_RPLL_REFCLK_MAP0 : integer;
  attribute HS0_RPLL_REFCLK_MAP0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute HS0_RPLL_REFCLK_MAP1 : integer;
  attribute HS0_RPLL_REFCLK_MAP1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1;
  attribute HS0_RPLL_REFCLK_MAP2 : integer;
  attribute HS0_RPLL_REFCLK_MAP2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 2;
  attribute HS0_RPLL_REFCLK_MAP3 : integer;
  attribute HS0_RPLL_REFCLK_MAP3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 3;
  attribute HS0_RPLL_REFCLK_MAP4 : integer;
  attribute HS0_RPLL_REFCLK_MAP4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 4;
  attribute HS0_RPLL_REFCLK_MAP5 : integer;
  attribute HS0_RPLL_REFCLK_MAP5 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 5;
  attribute HS0_RPLL_REFCLK_MAP6 : integer;
  attribute HS0_RPLL_REFCLK_MAP6 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 6;
  attribute HS0_RPLL_REFCLK_MAP7 : integer;
  attribute HS0_RPLL_REFCLK_MAP7 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 7;
  attribute HS1_LCPLL_IPS_PIN_EN : integer;
  attribute HS1_LCPLL_IPS_PIN_EN of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute HS1_LCPLL_IPS_REFCLK_SEL : integer;
  attribute HS1_LCPLL_IPS_REFCLK_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1;
  attribute HS1_LCPLL_REFCLK_MAP0 : integer;
  attribute HS1_LCPLL_REFCLK_MAP0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute HS1_LCPLL_REFCLK_MAP1 : integer;
  attribute HS1_LCPLL_REFCLK_MAP1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 2;
  attribute HS1_LCPLL_REFCLK_MAP2 : integer;
  attribute HS1_LCPLL_REFCLK_MAP2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1;
  attribute HS1_LCPLL_REFCLK_MAP3 : integer;
  attribute HS1_LCPLL_REFCLK_MAP3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 3;
  attribute HS1_LCPLL_REFCLK_MAP4 : integer;
  attribute HS1_LCPLL_REFCLK_MAP4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 4;
  attribute HS1_LCPLL_REFCLK_MAP5 : integer;
  attribute HS1_LCPLL_REFCLK_MAP5 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 5;
  attribute HS1_LCPLL_REFCLK_MAP6 : integer;
  attribute HS1_LCPLL_REFCLK_MAP6 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 6;
  attribute HS1_LCPLL_REFCLK_MAP7 : integer;
  attribute HS1_LCPLL_REFCLK_MAP7 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 7;
  attribute HS1_RPLL_IPS_PIN_EN : integer;
  attribute HS1_RPLL_IPS_PIN_EN of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute HS1_RPLL_IPS_REFCLK_SEL : integer;
  attribute HS1_RPLL_IPS_REFCLK_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1;
  attribute HS1_RPLL_REFCLK_MAP0 : integer;
  attribute HS1_RPLL_REFCLK_MAP0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute HS1_RPLL_REFCLK_MAP1 : integer;
  attribute HS1_RPLL_REFCLK_MAP1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 2;
  attribute HS1_RPLL_REFCLK_MAP2 : integer;
  attribute HS1_RPLL_REFCLK_MAP2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1;
  attribute HS1_RPLL_REFCLK_MAP3 : integer;
  attribute HS1_RPLL_REFCLK_MAP3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 3;
  attribute HS1_RPLL_REFCLK_MAP4 : integer;
  attribute HS1_RPLL_REFCLK_MAP4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 4;
  attribute HS1_RPLL_REFCLK_MAP5 : integer;
  attribute HS1_RPLL_REFCLK_MAP5 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 5;
  attribute HS1_RPLL_REFCLK_MAP6 : integer;
  attribute HS1_RPLL_REFCLK_MAP6 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 6;
  attribute HS1_RPLL_REFCLK_MAP7 : integer;
  attribute HS1_RPLL_REFCLK_MAP7 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 7;
  attribute HSCLK0_HSDIST_CFG : integer;
  attribute HSCLK0_HSDIST_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 65566;
  attribute HSCLK0_INSTANTIATED : integer;
  attribute HSCLK0_INSTANTIATED of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1;
  attribute HSCLK0_LCPLL_CFG0 : integer;
  attribute HSCLK0_LCPLL_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 4210436;
  attribute HSCLK0_LCPLL_CFG1 : integer;
  attribute HSCLK0_LCPLL_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 68701952;
  attribute HSCLK0_LCPLL_CFG2 : integer;
  attribute HSCLK0_LCPLL_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -2109996536;
  attribute HSCLK0_LCPLL_LGC_CFG0 : integer;
  attribute HSCLK0_LCPLL_LGC_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -439055600;
  attribute HSCLK0_LCPLL_LGC_CFG1 : integer;
  attribute HSCLK0_LCPLL_LGC_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -1810753408;
  attribute HSCLK0_LCPLL_LGC_CFG2 : integer;
  attribute HSCLK0_LCPLL_LGC_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1114385;
  attribute HSCLK0_RPLL_CFG0 : integer;
  attribute HSCLK0_RPLL_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -2147450940;
  attribute HSCLK0_RPLL_CFG1 : integer;
  attribute HSCLK0_RPLL_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 132267816;
  attribute HSCLK0_RPLL_CFG2 : integer;
  attribute HSCLK0_RPLL_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 11740105;
  attribute HSCLK0_RPLL_LGC_CFG0 : integer;
  attribute HSCLK0_RPLL_LGC_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -439054960;
  attribute HSCLK0_RPLL_LGC_CFG1 : integer;
  attribute HSCLK0_RPLL_LGC_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -1810753408;
  attribute HSCLK0_RPLL_LGC_CFG2 : integer;
  attribute HSCLK0_RPLL_LGC_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1114385;
  attribute HSCLK1_HSDIST_CFG : integer;
  attribute HSCLK1_HSDIST_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 30;
  attribute HSCLK1_INSTANTIATED : integer;
  attribute HSCLK1_INSTANTIATED of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute HSCLK1_LCPLL_CFG0 : integer;
  attribute HSCLK1_LCPLL_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 4210436;
  attribute HSCLK1_LCPLL_CFG1 : integer;
  attribute HSCLK1_LCPLL_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 68701952;
  attribute HSCLK1_LCPLL_CFG2 : integer;
  attribute HSCLK1_LCPLL_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -2109537784;
  attribute HSCLK1_LCPLL_LGC_CFG0 : integer;
  attribute HSCLK1_LCPLL_LGC_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -439055600;
  attribute HSCLK1_LCPLL_LGC_CFG1 : integer;
  attribute HSCLK1_LCPLL_LGC_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -1810753408;
  attribute HSCLK1_LCPLL_LGC_CFG2 : integer;
  attribute HSCLK1_LCPLL_LGC_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1114385;
  attribute HSCLK1_RPLL_CFG0 : integer;
  attribute HSCLK1_RPLL_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -2147450940;
  attribute HSCLK1_RPLL_CFG1 : integer;
  attribute HSCLK1_RPLL_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 132267816;
  attribute HSCLK1_RPLL_CFG2 : integer;
  attribute HSCLK1_RPLL_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 11740105;
  attribute HSCLK1_RPLL_LGC_CFG0 : integer;
  attribute HSCLK1_RPLL_LGC_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -439054960;
  attribute HSCLK1_RPLL_LGC_CFG1 : integer;
  attribute HSCLK1_RPLL_LGC_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -1810753408;
  attribute HSCLK1_RPLL_LGC_CFG2 : integer;
  attribute HSCLK1_RPLL_LGC_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1114385;
  attribute IDLE : string;
  attribute IDLE of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "2'b00";
  attribute IS_GTYE5 : string;
  attribute IS_GTYE5 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "1'b0";
  attribute IS_GTYP : string;
  attribute IS_GTYP of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "1'b1";
  attribute IS_KSB : string;
  attribute IS_KSB of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "1'b0";
  attribute LANEUSAGE : string;
  attribute LANEUSAGE of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "PROT0 {group A rates 0 txrate PROT0.D1 tx 0 rxrate PROT0.D1 rx 0}";
  attribute LANE_SATISFIED : string;
  attribute LANE_SATISFIED of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "1 {}";
  attribute LANE_SEL_DICT : string;
  attribute LANE_SEL_DICT of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "PROT0 {RX0 TX0} unconnected {RX1 RX2 RX3 TX1 TX2 TX3}";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0.mem";
  attribute MSTCLK_SRC_DICT : string;
  attribute MSTCLK_SRC_DICT of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "TX 1,0,0,0 RX 1,0,0,0";
  attribute MST_RESET_CFG : integer;
  attribute MST_RESET_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 441619457;
  attribute PIN_CFG0 : integer;
  attribute PIN_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 8929817;
  attribute POR_CFG : integer;
  attribute POR_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 285440;
  attribute PROT0_SETTINGS : string;
  attribute PROT0_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute PROT1_SETTINGS : string;
  attribute PROT1_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute PROT2_SETTINGS : string;
  attribute PROT2_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute PROT3_SETTINGS : string;
  attribute PROT3_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute PROT4_SETTINGS : string;
  attribute PROT4_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute PROT5_SETTINGS : string;
  attribute PROT5_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute PROT6_SETTINGS : string;
  attribute PROT6_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute PROT7_SETTINGS : string;
  attribute PROT7_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute PROTO_IS_FABRIC_BRAMN_NEEDED : string;
  attribute PROTO_IS_FABRIC_BRAMN_NEEDED of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "1'b0";
  attribute PROT_DUAL_OCCUPIED : string;
  attribute PROT_DUAL_OCCUPIED of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "PROT0 DUAL0";
  attribute PWR_RX0_SETTINGS : string;
  attribute PWR_RX0_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "{LR0_SETTING {rx_data_rate=6,rx_pll_type=LCPLL,rx_user_data_width=32,rx_int_data_width=40,rx_data_encoding=8B10B,rx_eq_mode=AUTO,rx_oob_en=false,rx_pam_sel=NRZ,}                }";
  attribute PWR_RX1_SETTINGS : string;
  attribute PWR_RX1_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "{}";
  attribute PWR_RX2_SETTINGS : string;
  attribute PWR_RX2_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "{}";
  attribute PWR_RX3_SETTINGS : string;
  attribute PWR_RX3_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "{}";
  attribute PWR_RX_DEF_SETTINGS : string;
  attribute PWR_RX_DEF_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "{LR0_SETTING {rx_data_rate=10.3125,rx_pll_type=LCPLL,rx_user_data_width=32,rx_int_data_width=32,rx_data_encoding=RAW,rx_eq_mode=AUTO,rx_oob_en=false,rx_pam_sel=NRZ,}}";
  attribute PWR_TX0_SETTINGS : string;
  attribute PWR_TX0_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "{LR0_SETTING {tx_data_rate=6,tx_pll_type=LCPLL,tx_user_data_width=32,tx_int_data_width=40,tx_data_encoding=8B10B,tx_pam_sel=NRZ,}                }";
  attribute PWR_TX1_SETTINGS : string;
  attribute PWR_TX1_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "{}";
  attribute PWR_TX2_SETTINGS : string;
  attribute PWR_TX2_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "{}";
  attribute PWR_TX3_SETTINGS : string;
  attribute PWR_TX3_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "{}";
  attribute PWR_TX_DEF_SETTINGS : string;
  attribute PWR_TX_DEF_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "{LR0_SETTING {tx_data_rate=10.3125,tx_pll_type=LCPLL,tx_user_data_width=32,tx_int_data_width=32,tx_data_encoding=RAW,tx_pam_sel=NRZ,}}";
  attribute QUAD_COMMON_SETTINGS : string;
  attribute QUAD_COMMON_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "mode full bonded true LANEUSAGE {PROT0 {group A rates 0 txrate PROT0.D1 tx 0 rxrate PROT0.D1 rx 0}}";
  attribute QUAD_INSTANTIATED : integer;
  attribute QUAD_INSTANTIATED of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1;
  attribute QUAD_PACK : string;
  attribute QUAD_PACK of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "";
  attribute QUAD_SIM_MODE : string;
  attribute QUAD_SIM_MODE of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "FAST";
  attribute QUAD_SIM_RESET_SPEEDUP : string;
  attribute QUAD_SIM_RESET_SPEEDUP of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "TRUE";
  attribute QUAD_USAGE : string;
  attribute QUAD_USAGE of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "TX_QUAD_CH {TXQuad_0_/extended_phy_layer_gtwiz_versal_0_0/extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0 {/extended_phy_layer_gtwiz_versal_0_0/extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0 PROT0.IP_CH0,undef,undef,undef MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}} RX_QUAD_CH {RXQuad_0_/extended_phy_layer_gtwiz_versal_0_0/extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0 {/extended_phy_layer_gtwiz_versal_0_0/extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0 PROT0.IP_CH0,undef,undef,undef MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}}";
  attribute RCALBG0_CFG0 : integer;
  attribute RCALBG0_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 976;
  attribute RCALBG0_CFG1 : integer;
  attribute RCALBG0_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 64;
  attribute RCALBG0_CFG2 : integer;
  attribute RCALBG0_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute RCALBG0_CFG3 : integer;
  attribute RCALBG0_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -2147483646;
  attribute RCALBG0_CFG4 : integer;
  attribute RCALBG0_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 279;
  attribute RCALBG0_CFG5 : integer;
  attribute RCALBG0_CFG5 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 691;
  attribute RCALBG1_CFG0 : integer;
  attribute RCALBG1_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 976;
  attribute RCALBG1_CFG1 : integer;
  attribute RCALBG1_CFG1 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 64;
  attribute RCALBG1_CFG2 : integer;
  attribute RCALBG1_CFG2 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute RCALBG1_CFG3 : integer;
  attribute RCALBG1_CFG3 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is -2147483646;
  attribute RCALBG1_CFG4 : integer;
  attribute RCALBG1_CFG4 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 279;
  attribute RCALBG1_CFG5 : integer;
  attribute RCALBG1_CFG5 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 691;
  attribute REFCLK_SEL : string;
  attribute REFCLK_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_100_MHz_unique1";
  attribute RXRSTDONE_DIST_SEL : integer;
  attribute RXRSTDONE_DIST_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute SIM_DEVICE : string;
  attribute SIM_DEVICE of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "";
  attribute SIM_VERSION : string;
  attribute SIM_VERSION of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "2";
  attribute STAT_NPI_REG_LIST : string;
  attribute STAT_NPI_REG_LIST of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "3000:3004,3010:3014,3020:3024,3034:304C,3070:3098,30A8:30B4,30BC:30EC,30F4:3178,3180:3184,318C:3190,3198:31A0,31B0:31D8,31E0:31E8,31F0:3228,3230:3264,326C:3274,3280,3294:329C,32A8,32BC:32E4,32FC,3430:3444,344C,3470:3498,34A8:34B4,34BC:34EC,34F4:3578,3580:3584,358C:3590,3598:35A0,35B0:35D8,35E0:35E8,35F0:3628,3630:3664,366C:3674,3680,3694:369C,36A8,36BC:36E4,3834:383C,3848,3870:3898,38A8:38B4,38BC:38EC,38F4:3978,3980:3984,398C:3990,3998:39A0,39B0:39D8,39E0:39E8,39F0:3A28,3A30:3A64,3A6C:3A74,3A80,3A94:3A9C,3AA8,3ABC:3AE4,3AFC,3C08,3C30:3C3C,3C48:3C4C,3C70:3C98,3CA8:3CB4,3CBC:3CEC,3CF4:3D78,3D80:3D84,3D8C:3D90,3D98:3DA0,3DB0:3DD8,3DE0:3DE8,3DF0:3E28,3E30:3E64,3E6C:3E74,3E80,3E94:3E9C,3EA8,3EBC:3EE4";
  attribute TERMPROG_CFG : integer;
  attribute TERMPROG_CFG of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute TLAST : string;
  attribute TLAST of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "2'b10";
  attribute TREADY : string;
  attribute TREADY of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "2'b01";
  attribute TXRSTDONE_DIST_SEL : integer;
  attribute TXRSTDONE_DIST_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 0;
  attribute UB_CFG0 : integer;
  attribute UB_CFG0 of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is 1933574144;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst : entity is "soft";
end extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst;

architecture STRUCTURE of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst is
  signal ch0_pcsrsvdout_int : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal ch0_rx_function_inst_n_0 : STD_LOGIC;
  signal ch0_rx_function_inst_n_1 : STD_LOGIC;
  signal ch0_rx_function_inst_n_2 : STD_LOGIC;
  signal ch0_rxpmaresetdone_int : STD_LOGIC;
  signal ch0_rxresetdone_int : STD_LOGIC;
  signal ch0_tx_function_inst_n_0 : STD_LOGIC;
  signal ch0_tx_function_inst_n_1 : STD_LOGIC;
  signal ch0_tx_function_inst_n_2 : STD_LOGIC;
  signal ch0_txpmaresetdone_int : STD_LOGIC;
  signal ch0_txresetdone_int : STD_LOGIC;
  signal ch1_pcsrsvdout_int : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal ch1_rx_function_inst_n_0 : STD_LOGIC;
  signal ch1_rx_function_inst_n_1 : STD_LOGIC;
  signal ch1_rx_function_inst_n_2 : STD_LOGIC;
  signal ch1_rxpmaresetdone_int : STD_LOGIC;
  signal ch1_rxresetdone_int : STD_LOGIC;
  signal ch1_tx_function_inst_n_0 : STD_LOGIC;
  signal ch1_tx_function_inst_n_1 : STD_LOGIC;
  signal ch1_tx_function_inst_n_2 : STD_LOGIC;
  signal ch1_txpmaresetdone_int : STD_LOGIC;
  signal ch1_txresetdone_int : STD_LOGIC;
  signal ch2_pcsrsvdout_int : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal ch2_rx_function_inst_n_0 : STD_LOGIC;
  signal ch2_rx_function_inst_n_1 : STD_LOGIC;
  signal ch2_rx_function_inst_n_2 : STD_LOGIC;
  signal ch2_rxpmaresetdone_int : STD_LOGIC;
  signal ch2_rxresetdone_int : STD_LOGIC;
  signal ch2_tx_function_inst_n_0 : STD_LOGIC;
  signal ch2_tx_function_inst_n_1 : STD_LOGIC;
  signal ch2_tx_function_inst_n_2 : STD_LOGIC;
  signal ch2_txpmaresetdone_int : STD_LOGIC;
  signal ch2_txresetdone_int : STD_LOGIC;
  signal ch3_pcsrsvdout_int : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal ch3_rx_function_inst_n_0 : STD_LOGIC;
  signal ch3_rx_function_inst_n_1 : STD_LOGIC;
  signal ch3_rx_function_inst_n_2 : STD_LOGIC;
  signal ch3_rxpmaresetdone_int : STD_LOGIC;
  signal ch3_rxresetdone_int : STD_LOGIC;
  signal ch3_tx_function_inst_n_0 : STD_LOGIC;
  signal ch3_tx_function_inst_n_1 : STD_LOGIC;
  signal ch3_tx_function_inst_n_2 : STD_LOGIC;
  signal ch3_txpmaresetdone_int : STD_LOGIC;
  signal ch3_txresetdone_int : STD_LOGIC;
  signal cmd_to_axi : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal gpi_to_gt_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^gpo\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gpoToLogic : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gtpowergood_int : STD_LOGIC;
  signal mstrxresetdone_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal msttxresetdone_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal quad_inst_i_1_n_0 : STD_LOGIC;
  signal quad_inst_n_0 : STD_LOGIC;
  signal quad_inst_n_1 : STD_LOGIC;
  signal quad_inst_n_10 : STD_LOGIC;
  signal quad_inst_n_100 : STD_LOGIC;
  signal quad_inst_n_1000 : STD_LOGIC;
  signal quad_inst_n_1001 : STD_LOGIC;
  signal quad_inst_n_1002 : STD_LOGIC;
  signal quad_inst_n_1003 : STD_LOGIC;
  signal quad_inst_n_1004 : STD_LOGIC;
  signal quad_inst_n_1005 : STD_LOGIC;
  signal quad_inst_n_1006 : STD_LOGIC;
  signal quad_inst_n_1007 : STD_LOGIC;
  signal quad_inst_n_1008 : STD_LOGIC;
  signal quad_inst_n_1009 : STD_LOGIC;
  signal quad_inst_n_101 : STD_LOGIC;
  signal quad_inst_n_1010 : STD_LOGIC;
  signal quad_inst_n_1011 : STD_LOGIC;
  signal quad_inst_n_1012 : STD_LOGIC;
  signal quad_inst_n_1013 : STD_LOGIC;
  signal quad_inst_n_1014 : STD_LOGIC;
  signal quad_inst_n_1015 : STD_LOGIC;
  signal quad_inst_n_1016 : STD_LOGIC;
  signal quad_inst_n_1017 : STD_LOGIC;
  signal quad_inst_n_1018 : STD_LOGIC;
  signal quad_inst_n_1019 : STD_LOGIC;
  signal quad_inst_n_102 : STD_LOGIC;
  signal quad_inst_n_1020 : STD_LOGIC;
  signal quad_inst_n_1023 : STD_LOGIC;
  signal quad_inst_n_1024 : STD_LOGIC;
  signal quad_inst_n_1025 : STD_LOGIC;
  signal quad_inst_n_1026 : STD_LOGIC;
  signal quad_inst_n_1027 : STD_LOGIC;
  signal quad_inst_n_1028 : STD_LOGIC;
  signal quad_inst_n_1029 : STD_LOGIC;
  signal quad_inst_n_103 : STD_LOGIC;
  signal quad_inst_n_1030 : STD_LOGIC;
  signal quad_inst_n_1031 : STD_LOGIC;
  signal quad_inst_n_1032 : STD_LOGIC;
  signal quad_inst_n_1033 : STD_LOGIC;
  signal quad_inst_n_1034 : STD_LOGIC;
  signal quad_inst_n_1035 : STD_LOGIC;
  signal quad_inst_n_1036 : STD_LOGIC;
  signal quad_inst_n_1037 : STD_LOGIC;
  signal quad_inst_n_1038 : STD_LOGIC;
  signal quad_inst_n_1039 : STD_LOGIC;
  signal quad_inst_n_104 : STD_LOGIC;
  signal quad_inst_n_1040 : STD_LOGIC;
  signal quad_inst_n_1041 : STD_LOGIC;
  signal quad_inst_n_1042 : STD_LOGIC;
  signal quad_inst_n_1043 : STD_LOGIC;
  signal quad_inst_n_1044 : STD_LOGIC;
  signal quad_inst_n_1045 : STD_LOGIC;
  signal quad_inst_n_1046 : STD_LOGIC;
  signal quad_inst_n_1047 : STD_LOGIC;
  signal quad_inst_n_1048 : STD_LOGIC;
  signal quad_inst_n_1049 : STD_LOGIC;
  signal quad_inst_n_105 : STD_LOGIC;
  signal quad_inst_n_1050 : STD_LOGIC;
  signal quad_inst_n_1051 : STD_LOGIC;
  signal quad_inst_n_1052 : STD_LOGIC;
  signal quad_inst_n_1053 : STD_LOGIC;
  signal quad_inst_n_1054 : STD_LOGIC;
  signal quad_inst_n_1055 : STD_LOGIC;
  signal quad_inst_n_1056 : STD_LOGIC;
  signal quad_inst_n_1057 : STD_LOGIC;
  signal quad_inst_n_1058 : STD_LOGIC;
  signal quad_inst_n_1059 : STD_LOGIC;
  signal quad_inst_n_106 : STD_LOGIC;
  signal quad_inst_n_1060 : STD_LOGIC;
  signal quad_inst_n_1061 : STD_LOGIC;
  signal quad_inst_n_1062 : STD_LOGIC;
  signal quad_inst_n_1063 : STD_LOGIC;
  signal quad_inst_n_1064 : STD_LOGIC;
  signal quad_inst_n_1065 : STD_LOGIC;
  signal quad_inst_n_1066 : STD_LOGIC;
  signal quad_inst_n_1067 : STD_LOGIC;
  signal quad_inst_n_1068 : STD_LOGIC;
  signal quad_inst_n_1069 : STD_LOGIC;
  signal quad_inst_n_107 : STD_LOGIC;
  signal quad_inst_n_1070 : STD_LOGIC;
  signal quad_inst_n_1071 : STD_LOGIC;
  signal quad_inst_n_1072 : STD_LOGIC;
  signal quad_inst_n_1073 : STD_LOGIC;
  signal quad_inst_n_1074 : STD_LOGIC;
  signal quad_inst_n_1075 : STD_LOGIC;
  signal quad_inst_n_1076 : STD_LOGIC;
  signal quad_inst_n_1077 : STD_LOGIC;
  signal quad_inst_n_1078 : STD_LOGIC;
  signal quad_inst_n_1079 : STD_LOGIC;
  signal quad_inst_n_1080 : STD_LOGIC;
  signal quad_inst_n_1081 : STD_LOGIC;
  signal quad_inst_n_1082 : STD_LOGIC;
  signal quad_inst_n_1083 : STD_LOGIC;
  signal quad_inst_n_1084 : STD_LOGIC;
  signal quad_inst_n_1087 : STD_LOGIC;
  signal quad_inst_n_1088 : STD_LOGIC;
  signal quad_inst_n_1089 : STD_LOGIC;
  signal quad_inst_n_109 : STD_LOGIC;
  signal quad_inst_n_1090 : STD_LOGIC;
  signal quad_inst_n_1091 : STD_LOGIC;
  signal quad_inst_n_1092 : STD_LOGIC;
  signal quad_inst_n_1093 : STD_LOGIC;
  signal quad_inst_n_1094 : STD_LOGIC;
  signal quad_inst_n_1095 : STD_LOGIC;
  signal quad_inst_n_1096 : STD_LOGIC;
  signal quad_inst_n_1097 : STD_LOGIC;
  signal quad_inst_n_1098 : STD_LOGIC;
  signal quad_inst_n_1099 : STD_LOGIC;
  signal quad_inst_n_11 : STD_LOGIC;
  signal quad_inst_n_110 : STD_LOGIC;
  signal quad_inst_n_1100 : STD_LOGIC;
  signal quad_inst_n_1101 : STD_LOGIC;
  signal quad_inst_n_1102 : STD_LOGIC;
  signal quad_inst_n_1103 : STD_LOGIC;
  signal quad_inst_n_1104 : STD_LOGIC;
  signal quad_inst_n_1105 : STD_LOGIC;
  signal quad_inst_n_1106 : STD_LOGIC;
  signal quad_inst_n_1107 : STD_LOGIC;
  signal quad_inst_n_1108 : STD_LOGIC;
  signal quad_inst_n_1109 : STD_LOGIC;
  signal quad_inst_n_111 : STD_LOGIC;
  signal quad_inst_n_1110 : STD_LOGIC;
  signal quad_inst_n_1111 : STD_LOGIC;
  signal quad_inst_n_1112 : STD_LOGIC;
  signal quad_inst_n_1113 : STD_LOGIC;
  signal quad_inst_n_1114 : STD_LOGIC;
  signal quad_inst_n_1115 : STD_LOGIC;
  signal quad_inst_n_1116 : STD_LOGIC;
  signal quad_inst_n_1117 : STD_LOGIC;
  signal quad_inst_n_1118 : STD_LOGIC;
  signal quad_inst_n_1119 : STD_LOGIC;
  signal quad_inst_n_112 : STD_LOGIC;
  signal quad_inst_n_1120 : STD_LOGIC;
  signal quad_inst_n_1121 : STD_LOGIC;
  signal quad_inst_n_1122 : STD_LOGIC;
  signal quad_inst_n_1123 : STD_LOGIC;
  signal quad_inst_n_1124 : STD_LOGIC;
  signal quad_inst_n_1125 : STD_LOGIC;
  signal quad_inst_n_1126 : STD_LOGIC;
  signal quad_inst_n_1127 : STD_LOGIC;
  signal quad_inst_n_1128 : STD_LOGIC;
  signal quad_inst_n_1129 : STD_LOGIC;
  signal quad_inst_n_113 : STD_LOGIC;
  signal quad_inst_n_1130 : STD_LOGIC;
  signal quad_inst_n_1131 : STD_LOGIC;
  signal quad_inst_n_1132 : STD_LOGIC;
  signal quad_inst_n_1133 : STD_LOGIC;
  signal quad_inst_n_1134 : STD_LOGIC;
  signal quad_inst_n_1135 : STD_LOGIC;
  signal quad_inst_n_1136 : STD_LOGIC;
  signal quad_inst_n_1137 : STD_LOGIC;
  signal quad_inst_n_1138 : STD_LOGIC;
  signal quad_inst_n_1139 : STD_LOGIC;
  signal quad_inst_n_1140 : STD_LOGIC;
  signal quad_inst_n_1141 : STD_LOGIC;
  signal quad_inst_n_1142 : STD_LOGIC;
  signal quad_inst_n_1143 : STD_LOGIC;
  signal quad_inst_n_1144 : STD_LOGIC;
  signal quad_inst_n_1145 : STD_LOGIC;
  signal quad_inst_n_1146 : STD_LOGIC;
  signal quad_inst_n_1147 : STD_LOGIC;
  signal quad_inst_n_1148 : STD_LOGIC;
  signal quad_inst_n_1149 : STD_LOGIC;
  signal quad_inst_n_115 : STD_LOGIC;
  signal quad_inst_n_1150 : STD_LOGIC;
  signal quad_inst_n_1151 : STD_LOGIC;
  signal quad_inst_n_1152 : STD_LOGIC;
  signal quad_inst_n_1153 : STD_LOGIC;
  signal quad_inst_n_1154 : STD_LOGIC;
  signal quad_inst_n_1155 : STD_LOGIC;
  signal quad_inst_n_1156 : STD_LOGIC;
  signal quad_inst_n_1157 : STD_LOGIC;
  signal quad_inst_n_1158 : STD_LOGIC;
  signal quad_inst_n_1159 : STD_LOGIC;
  signal quad_inst_n_116 : STD_LOGIC;
  signal quad_inst_n_1160 : STD_LOGIC;
  signal quad_inst_n_117 : STD_LOGIC;
  signal quad_inst_n_1173 : STD_LOGIC;
  signal quad_inst_n_1174 : STD_LOGIC;
  signal quad_inst_n_1175 : STD_LOGIC;
  signal quad_inst_n_1176 : STD_LOGIC;
  signal quad_inst_n_1177 : STD_LOGIC;
  signal quad_inst_n_1178 : STD_LOGIC;
  signal quad_inst_n_1179 : STD_LOGIC;
  signal quad_inst_n_118 : STD_LOGIC;
  signal quad_inst_n_1180 : STD_LOGIC;
  signal quad_inst_n_1181 : STD_LOGIC;
  signal quad_inst_n_1182 : STD_LOGIC;
  signal quad_inst_n_1183 : STD_LOGIC;
  signal quad_inst_n_1184 : STD_LOGIC;
  signal quad_inst_n_1185 : STD_LOGIC;
  signal quad_inst_n_1186 : STD_LOGIC;
  signal quad_inst_n_1187 : STD_LOGIC;
  signal quad_inst_n_1188 : STD_LOGIC;
  signal quad_inst_n_1189 : STD_LOGIC;
  signal quad_inst_n_119 : STD_LOGIC;
  signal quad_inst_n_1190 : STD_LOGIC;
  signal quad_inst_n_1191 : STD_LOGIC;
  signal quad_inst_n_1192 : STD_LOGIC;
  signal quad_inst_n_1193 : STD_LOGIC;
  signal quad_inst_n_1194 : STD_LOGIC;
  signal quad_inst_n_1195 : STD_LOGIC;
  signal quad_inst_n_1196 : STD_LOGIC;
  signal quad_inst_n_1197 : STD_LOGIC;
  signal quad_inst_n_1198 : STD_LOGIC;
  signal quad_inst_n_1199 : STD_LOGIC;
  signal quad_inst_n_120 : STD_LOGIC;
  signal quad_inst_n_1200 : STD_LOGIC;
  signal quad_inst_n_1201 : STD_LOGIC;
  signal quad_inst_n_1202 : STD_LOGIC;
  signal quad_inst_n_1203 : STD_LOGIC;
  signal quad_inst_n_1204 : STD_LOGIC;
  signal quad_inst_n_1205 : STD_LOGIC;
  signal quad_inst_n_1206 : STD_LOGIC;
  signal quad_inst_n_1207 : STD_LOGIC;
  signal quad_inst_n_1208 : STD_LOGIC;
  signal quad_inst_n_1209 : STD_LOGIC;
  signal quad_inst_n_121 : STD_LOGIC;
  signal quad_inst_n_1210 : STD_LOGIC;
  signal quad_inst_n_1211 : STD_LOGIC;
  signal quad_inst_n_1212 : STD_LOGIC;
  signal quad_inst_n_1213 : STD_LOGIC;
  signal quad_inst_n_1214 : STD_LOGIC;
  signal quad_inst_n_1215 : STD_LOGIC;
  signal quad_inst_n_1216 : STD_LOGIC;
  signal quad_inst_n_1217 : STD_LOGIC;
  signal quad_inst_n_1218 : STD_LOGIC;
  signal quad_inst_n_122 : STD_LOGIC;
  signal quad_inst_n_1225 : STD_LOGIC;
  signal quad_inst_n_1226 : STD_LOGIC;
  signal quad_inst_n_1227 : STD_LOGIC;
  signal quad_inst_n_1228 : STD_LOGIC;
  signal quad_inst_n_1229 : STD_LOGIC;
  signal quad_inst_n_123 : STD_LOGIC;
  signal quad_inst_n_1230 : STD_LOGIC;
  signal quad_inst_n_1231 : STD_LOGIC;
  signal quad_inst_n_1232 : STD_LOGIC;
  signal quad_inst_n_1233 : STD_LOGIC;
  signal quad_inst_n_1234 : STD_LOGIC;
  signal quad_inst_n_1235 : STD_LOGIC;
  signal quad_inst_n_1236 : STD_LOGIC;
  signal quad_inst_n_1237 : STD_LOGIC;
  signal quad_inst_n_1238 : STD_LOGIC;
  signal quad_inst_n_1239 : STD_LOGIC;
  signal quad_inst_n_124 : STD_LOGIC;
  signal quad_inst_n_1240 : STD_LOGIC;
  signal quad_inst_n_1241 : STD_LOGIC;
  signal quad_inst_n_1242 : STD_LOGIC;
  signal quad_inst_n_1243 : STD_LOGIC;
  signal quad_inst_n_1244 : STD_LOGIC;
  signal quad_inst_n_1245 : STD_LOGIC;
  signal quad_inst_n_1246 : STD_LOGIC;
  signal quad_inst_n_1247 : STD_LOGIC;
  signal quad_inst_n_1248 : STD_LOGIC;
  signal quad_inst_n_1249 : STD_LOGIC;
  signal quad_inst_n_125 : STD_LOGIC;
  signal quad_inst_n_1250 : STD_LOGIC;
  signal quad_inst_n_1251 : STD_LOGIC;
  signal quad_inst_n_1252 : STD_LOGIC;
  signal quad_inst_n_1253 : STD_LOGIC;
  signal quad_inst_n_1254 : STD_LOGIC;
  signal quad_inst_n_1255 : STD_LOGIC;
  signal quad_inst_n_1256 : STD_LOGIC;
  signal quad_inst_n_1257 : STD_LOGIC;
  signal quad_inst_n_1258 : STD_LOGIC;
  signal quad_inst_n_1259 : STD_LOGIC;
  signal quad_inst_n_126 : STD_LOGIC;
  signal quad_inst_n_1260 : STD_LOGIC;
  signal quad_inst_n_1261 : STD_LOGIC;
  signal quad_inst_n_1262 : STD_LOGIC;
  signal quad_inst_n_1263 : STD_LOGIC;
  signal quad_inst_n_1264 : STD_LOGIC;
  signal quad_inst_n_1265 : STD_LOGIC;
  signal quad_inst_n_1266 : STD_LOGIC;
  signal quad_inst_n_1267 : STD_LOGIC;
  signal quad_inst_n_1268 : STD_LOGIC;
  signal quad_inst_n_1269 : STD_LOGIC;
  signal quad_inst_n_127 : STD_LOGIC;
  signal quad_inst_n_1270 : STD_LOGIC;
  signal quad_inst_n_1271 : STD_LOGIC;
  signal quad_inst_n_1272 : STD_LOGIC;
  signal quad_inst_n_1273 : STD_LOGIC;
  signal quad_inst_n_1274 : STD_LOGIC;
  signal quad_inst_n_1275 : STD_LOGIC;
  signal quad_inst_n_1276 : STD_LOGIC;
  signal quad_inst_n_1277 : STD_LOGIC;
  signal quad_inst_n_1278 : STD_LOGIC;
  signal quad_inst_n_1279 : STD_LOGIC;
  signal quad_inst_n_128 : STD_LOGIC;
  signal quad_inst_n_1280 : STD_LOGIC;
  signal quad_inst_n_1281 : STD_LOGIC;
  signal quad_inst_n_1282 : STD_LOGIC;
  signal quad_inst_n_1283 : STD_LOGIC;
  signal quad_inst_n_1284 : STD_LOGIC;
  signal quad_inst_n_1285 : STD_LOGIC;
  signal quad_inst_n_1286 : STD_LOGIC;
  signal quad_inst_n_1287 : STD_LOGIC;
  signal quad_inst_n_1288 : STD_LOGIC;
  signal quad_inst_n_1289 : STD_LOGIC;
  signal quad_inst_n_129 : STD_LOGIC;
  signal quad_inst_n_1290 : STD_LOGIC;
  signal quad_inst_n_1291 : STD_LOGIC;
  signal quad_inst_n_1292 : STD_LOGIC;
  signal quad_inst_n_1293 : STD_LOGIC;
  signal quad_inst_n_1294 : STD_LOGIC;
  signal quad_inst_n_1295 : STD_LOGIC;
  signal quad_inst_n_1296 : STD_LOGIC;
  signal quad_inst_n_1297 : STD_LOGIC;
  signal quad_inst_n_1298 : STD_LOGIC;
  signal quad_inst_n_1299 : STD_LOGIC;
  signal quad_inst_n_130 : STD_LOGIC;
  signal quad_inst_n_1300 : STD_LOGIC;
  signal quad_inst_n_1301 : STD_LOGIC;
  signal quad_inst_n_1302 : STD_LOGIC;
  signal quad_inst_n_1303 : STD_LOGIC;
  signal quad_inst_n_1304 : STD_LOGIC;
  signal quad_inst_n_1305 : STD_LOGIC;
  signal quad_inst_n_1306 : STD_LOGIC;
  signal quad_inst_n_1307 : STD_LOGIC;
  signal quad_inst_n_1308 : STD_LOGIC;
  signal quad_inst_n_1309 : STD_LOGIC;
  signal quad_inst_n_131 : STD_LOGIC;
  signal quad_inst_n_1310 : STD_LOGIC;
  signal quad_inst_n_1311 : STD_LOGIC;
  signal quad_inst_n_1312 : STD_LOGIC;
  signal quad_inst_n_1313 : STD_LOGIC;
  signal quad_inst_n_1314 : STD_LOGIC;
  signal quad_inst_n_1315 : STD_LOGIC;
  signal quad_inst_n_1316 : STD_LOGIC;
  signal quad_inst_n_1317 : STD_LOGIC;
  signal quad_inst_n_1318 : STD_LOGIC;
  signal quad_inst_n_1319 : STD_LOGIC;
  signal quad_inst_n_132 : STD_LOGIC;
  signal quad_inst_n_1320 : STD_LOGIC;
  signal quad_inst_n_1321 : STD_LOGIC;
  signal quad_inst_n_1322 : STD_LOGIC;
  signal quad_inst_n_1323 : STD_LOGIC;
  signal quad_inst_n_1324 : STD_LOGIC;
  signal quad_inst_n_1325 : STD_LOGIC;
  signal quad_inst_n_1326 : STD_LOGIC;
  signal quad_inst_n_1327 : STD_LOGIC;
  signal quad_inst_n_1328 : STD_LOGIC;
  signal quad_inst_n_1329 : STD_LOGIC;
  signal quad_inst_n_133 : STD_LOGIC;
  signal quad_inst_n_1330 : STD_LOGIC;
  signal quad_inst_n_1331 : STD_LOGIC;
  signal quad_inst_n_1332 : STD_LOGIC;
  signal quad_inst_n_1333 : STD_LOGIC;
  signal quad_inst_n_1334 : STD_LOGIC;
  signal quad_inst_n_1335 : STD_LOGIC;
  signal quad_inst_n_1336 : STD_LOGIC;
  signal quad_inst_n_1337 : STD_LOGIC;
  signal quad_inst_n_1338 : STD_LOGIC;
  signal quad_inst_n_1339 : STD_LOGIC;
  signal quad_inst_n_1340 : STD_LOGIC;
  signal quad_inst_n_1341 : STD_LOGIC;
  signal quad_inst_n_1342 : STD_LOGIC;
  signal quad_inst_n_1343 : STD_LOGIC;
  signal quad_inst_n_1344 : STD_LOGIC;
  signal quad_inst_n_1345 : STD_LOGIC;
  signal quad_inst_n_1346 : STD_LOGIC;
  signal quad_inst_n_1347 : STD_LOGIC;
  signal quad_inst_n_1348 : STD_LOGIC;
  signal quad_inst_n_1349 : STD_LOGIC;
  signal quad_inst_n_135 : STD_LOGIC;
  signal quad_inst_n_1350 : STD_LOGIC;
  signal quad_inst_n_1351 : STD_LOGIC;
  signal quad_inst_n_1352 : STD_LOGIC;
  signal quad_inst_n_1353 : STD_LOGIC;
  signal quad_inst_n_1354 : STD_LOGIC;
  signal quad_inst_n_1355 : STD_LOGIC;
  signal quad_inst_n_1356 : STD_LOGIC;
  signal quad_inst_n_1357 : STD_LOGIC;
  signal quad_inst_n_1358 : STD_LOGIC;
  signal quad_inst_n_1359 : STD_LOGIC;
  signal quad_inst_n_136 : STD_LOGIC;
  signal quad_inst_n_1360 : STD_LOGIC;
  signal quad_inst_n_1361 : STD_LOGIC;
  signal quad_inst_n_1362 : STD_LOGIC;
  signal quad_inst_n_1363 : STD_LOGIC;
  signal quad_inst_n_1364 : STD_LOGIC;
  signal quad_inst_n_1365 : STD_LOGIC;
  signal quad_inst_n_1366 : STD_LOGIC;
  signal quad_inst_n_1367 : STD_LOGIC;
  signal quad_inst_n_1368 : STD_LOGIC;
  signal quad_inst_n_1369 : STD_LOGIC;
  signal quad_inst_n_137 : STD_LOGIC;
  signal quad_inst_n_1370 : STD_LOGIC;
  signal quad_inst_n_1371 : STD_LOGIC;
  signal quad_inst_n_1372 : STD_LOGIC;
  signal quad_inst_n_1373 : STD_LOGIC;
  signal quad_inst_n_1374 : STD_LOGIC;
  signal quad_inst_n_1375 : STD_LOGIC;
  signal quad_inst_n_1376 : STD_LOGIC;
  signal quad_inst_n_1377 : STD_LOGIC;
  signal quad_inst_n_1378 : STD_LOGIC;
  signal quad_inst_n_1379 : STD_LOGIC;
  signal quad_inst_n_1380 : STD_LOGIC;
  signal quad_inst_n_1381 : STD_LOGIC;
  signal quad_inst_n_1382 : STD_LOGIC;
  signal quad_inst_n_1383 : STD_LOGIC;
  signal quad_inst_n_1384 : STD_LOGIC;
  signal quad_inst_n_1385 : STD_LOGIC;
  signal quad_inst_n_1386 : STD_LOGIC;
  signal quad_inst_n_1387 : STD_LOGIC;
  signal quad_inst_n_1388 : STD_LOGIC;
  signal quad_inst_n_1389 : STD_LOGIC;
  signal quad_inst_n_139 : STD_LOGIC;
  signal quad_inst_n_1390 : STD_LOGIC;
  signal quad_inst_n_1391 : STD_LOGIC;
  signal quad_inst_n_1392 : STD_LOGIC;
  signal quad_inst_n_1393 : STD_LOGIC;
  signal quad_inst_n_1394 : STD_LOGIC;
  signal quad_inst_n_1395 : STD_LOGIC;
  signal quad_inst_n_1396 : STD_LOGIC;
  signal quad_inst_n_1397 : STD_LOGIC;
  signal quad_inst_n_1398 : STD_LOGIC;
  signal quad_inst_n_1399 : STD_LOGIC;
  signal quad_inst_n_140 : STD_LOGIC;
  signal quad_inst_n_1400 : STD_LOGIC;
  signal quad_inst_n_1401 : STD_LOGIC;
  signal quad_inst_n_1402 : STD_LOGIC;
  signal quad_inst_n_141 : STD_LOGIC;
  signal quad_inst_n_142 : STD_LOGIC;
  signal quad_inst_n_143 : STD_LOGIC;
  signal quad_inst_n_144 : STD_LOGIC;
  signal quad_inst_n_145 : STD_LOGIC;
  signal quad_inst_n_146 : STD_LOGIC;
  signal quad_inst_n_147 : STD_LOGIC;
  signal quad_inst_n_150 : STD_LOGIC;
  signal quad_inst_n_151 : STD_LOGIC;
  signal quad_inst_n_152 : STD_LOGIC;
  signal quad_inst_n_153 : STD_LOGIC;
  signal quad_inst_n_1531 : STD_LOGIC;
  signal quad_inst_n_1532 : STD_LOGIC;
  signal quad_inst_n_1533 : STD_LOGIC;
  signal quad_inst_n_1534 : STD_LOGIC;
  signal quad_inst_n_1535 : STD_LOGIC;
  signal quad_inst_n_1536 : STD_LOGIC;
  signal quad_inst_n_1537 : STD_LOGIC;
  signal quad_inst_n_1538 : STD_LOGIC;
  signal quad_inst_n_1539 : STD_LOGIC;
  signal quad_inst_n_154 : STD_LOGIC;
  signal quad_inst_n_1540 : STD_LOGIC;
  signal quad_inst_n_1541 : STD_LOGIC;
  signal quad_inst_n_1542 : STD_LOGIC;
  signal quad_inst_n_1543 : STD_LOGIC;
  signal quad_inst_n_1544 : STD_LOGIC;
  signal quad_inst_n_1545 : STD_LOGIC;
  signal quad_inst_n_1546 : STD_LOGIC;
  signal quad_inst_n_1547 : STD_LOGIC;
  signal quad_inst_n_1548 : STD_LOGIC;
  signal quad_inst_n_1549 : STD_LOGIC;
  signal quad_inst_n_155 : STD_LOGIC;
  signal quad_inst_n_1550 : STD_LOGIC;
  signal quad_inst_n_1551 : STD_LOGIC;
  signal quad_inst_n_1552 : STD_LOGIC;
  signal quad_inst_n_1553 : STD_LOGIC;
  signal quad_inst_n_1554 : STD_LOGIC;
  signal quad_inst_n_1555 : STD_LOGIC;
  signal quad_inst_n_1556 : STD_LOGIC;
  signal quad_inst_n_1557 : STD_LOGIC;
  signal quad_inst_n_1558 : STD_LOGIC;
  signal quad_inst_n_1559 : STD_LOGIC;
  signal quad_inst_n_156 : STD_LOGIC;
  signal quad_inst_n_1560 : STD_LOGIC;
  signal quad_inst_n_1561 : STD_LOGIC;
  signal quad_inst_n_1562 : STD_LOGIC;
  signal quad_inst_n_157 : STD_LOGIC;
  signal quad_inst_n_1571 : STD_LOGIC;
  signal quad_inst_n_1572 : STD_LOGIC;
  signal quad_inst_n_1573 : STD_LOGIC;
  signal quad_inst_n_1574 : STD_LOGIC;
  signal quad_inst_n_1575 : STD_LOGIC;
  signal quad_inst_n_1576 : STD_LOGIC;
  signal quad_inst_n_1577 : STD_LOGIC;
  signal quad_inst_n_1578 : STD_LOGIC;
  signal quad_inst_n_1579 : STD_LOGIC;
  signal quad_inst_n_158 : STD_LOGIC;
  signal quad_inst_n_1580 : STD_LOGIC;
  signal quad_inst_n_1581 : STD_LOGIC;
  signal quad_inst_n_1582 : STD_LOGIC;
  signal quad_inst_n_1583 : STD_LOGIC;
  signal quad_inst_n_1584 : STD_LOGIC;
  signal quad_inst_n_1585 : STD_LOGIC;
  signal quad_inst_n_1586 : STD_LOGIC;
  signal quad_inst_n_1587 : STD_LOGIC;
  signal quad_inst_n_1588 : STD_LOGIC;
  signal quad_inst_n_1589 : STD_LOGIC;
  signal quad_inst_n_159 : STD_LOGIC;
  signal quad_inst_n_1590 : STD_LOGIC;
  signal quad_inst_n_1596 : STD_LOGIC;
  signal quad_inst_n_1597 : STD_LOGIC;
  signal quad_inst_n_1598 : STD_LOGIC;
  signal quad_inst_n_1599 : STD_LOGIC;
  signal quad_inst_n_160 : STD_LOGIC;
  signal quad_inst_n_1600 : STD_LOGIC;
  signal quad_inst_n_1601 : STD_LOGIC;
  signal quad_inst_n_1602 : STD_LOGIC;
  signal quad_inst_n_1603 : STD_LOGIC;
  signal quad_inst_n_1604 : STD_LOGIC;
  signal quad_inst_n_1605 : STD_LOGIC;
  signal quad_inst_n_1606 : STD_LOGIC;
  signal quad_inst_n_1607 : STD_LOGIC;
  signal quad_inst_n_1608 : STD_LOGIC;
  signal quad_inst_n_1609 : STD_LOGIC;
  signal quad_inst_n_161 : STD_LOGIC;
  signal quad_inst_n_1610 : STD_LOGIC;
  signal quad_inst_n_1617 : STD_LOGIC;
  signal quad_inst_n_1618 : STD_LOGIC;
  signal quad_inst_n_1619 : STD_LOGIC;
  signal quad_inst_n_162 : STD_LOGIC;
  signal quad_inst_n_1620 : STD_LOGIC;
  signal quad_inst_n_1621 : STD_LOGIC;
  signal quad_inst_n_1622 : STD_LOGIC;
  signal quad_inst_n_1623 : STD_LOGIC;
  signal quad_inst_n_1624 : STD_LOGIC;
  signal quad_inst_n_1625 : STD_LOGIC;
  signal quad_inst_n_1626 : STD_LOGIC;
  signal quad_inst_n_1627 : STD_LOGIC;
  signal quad_inst_n_1628 : STD_LOGIC;
  signal quad_inst_n_1629 : STD_LOGIC;
  signal quad_inst_n_163 : STD_LOGIC;
  signal quad_inst_n_1630 : STD_LOGIC;
  signal quad_inst_n_1631 : STD_LOGIC;
  signal quad_inst_n_1632 : STD_LOGIC;
  signal quad_inst_n_1633 : STD_LOGIC;
  signal quad_inst_n_1634 : STD_LOGIC;
  signal quad_inst_n_1635 : STD_LOGIC;
  signal quad_inst_n_1636 : STD_LOGIC;
  signal quad_inst_n_1637 : STD_LOGIC;
  signal quad_inst_n_1638 : STD_LOGIC;
  signal quad_inst_n_1639 : STD_LOGIC;
  signal quad_inst_n_164 : STD_LOGIC;
  signal quad_inst_n_1640 : STD_LOGIC;
  signal quad_inst_n_1641 : STD_LOGIC;
  signal quad_inst_n_1642 : STD_LOGIC;
  signal quad_inst_n_1643 : STD_LOGIC;
  signal quad_inst_n_1644 : STD_LOGIC;
  signal quad_inst_n_1645 : STD_LOGIC;
  signal quad_inst_n_1646 : STD_LOGIC;
  signal quad_inst_n_165 : STD_LOGIC;
  signal quad_inst_n_166 : STD_LOGIC;
  signal quad_inst_n_167 : STD_LOGIC;
  signal quad_inst_n_1671 : STD_LOGIC;
  signal quad_inst_n_1672 : STD_LOGIC;
  signal quad_inst_n_1673 : STD_LOGIC;
  signal quad_inst_n_1674 : STD_LOGIC;
  signal quad_inst_n_1675 : STD_LOGIC;
  signal quad_inst_n_1676 : STD_LOGIC;
  signal quad_inst_n_1677 : STD_LOGIC;
  signal quad_inst_n_1678 : STD_LOGIC;
  signal quad_inst_n_1679 : STD_LOGIC;
  signal quad_inst_n_168 : STD_LOGIC;
  signal quad_inst_n_1680 : STD_LOGIC;
  signal quad_inst_n_1681 : STD_LOGIC;
  signal quad_inst_n_1682 : STD_LOGIC;
  signal quad_inst_n_1683 : STD_LOGIC;
  signal quad_inst_n_1684 : STD_LOGIC;
  signal quad_inst_n_1685 : STD_LOGIC;
  signal quad_inst_n_1686 : STD_LOGIC;
  signal quad_inst_n_1687 : STD_LOGIC;
  signal quad_inst_n_1688 : STD_LOGIC;
  signal quad_inst_n_1689 : STD_LOGIC;
  signal quad_inst_n_169 : STD_LOGIC;
  signal quad_inst_n_1690 : STD_LOGIC;
  signal quad_inst_n_1691 : STD_LOGIC;
  signal quad_inst_n_1692 : STD_LOGIC;
  signal quad_inst_n_1693 : STD_LOGIC;
  signal quad_inst_n_1694 : STD_LOGIC;
  signal quad_inst_n_1695 : STD_LOGIC;
  signal quad_inst_n_1696 : STD_LOGIC;
  signal quad_inst_n_1697 : STD_LOGIC;
  signal quad_inst_n_1698 : STD_LOGIC;
  signal quad_inst_n_1699 : STD_LOGIC;
  signal quad_inst_n_170 : STD_LOGIC;
  signal quad_inst_n_1700 : STD_LOGIC;
  signal quad_inst_n_1701 : STD_LOGIC;
  signal quad_inst_n_1702 : STD_LOGIC;
  signal quad_inst_n_1703 : STD_LOGIC;
  signal quad_inst_n_1704 : STD_LOGIC;
  signal quad_inst_n_1705 : STD_LOGIC;
  signal quad_inst_n_1706 : STD_LOGIC;
  signal quad_inst_n_1707 : STD_LOGIC;
  signal quad_inst_n_1708 : STD_LOGIC;
  signal quad_inst_n_1709 : STD_LOGIC;
  signal quad_inst_n_171 : STD_LOGIC;
  signal quad_inst_n_1710 : STD_LOGIC;
  signal quad_inst_n_1711 : STD_LOGIC;
  signal quad_inst_n_1712 : STD_LOGIC;
  signal quad_inst_n_1713 : STD_LOGIC;
  signal quad_inst_n_1714 : STD_LOGIC;
  signal quad_inst_n_1715 : STD_LOGIC;
  signal quad_inst_n_1716 : STD_LOGIC;
  signal quad_inst_n_1717 : STD_LOGIC;
  signal quad_inst_n_1718 : STD_LOGIC;
  signal quad_inst_n_1719 : STD_LOGIC;
  signal quad_inst_n_172 : STD_LOGIC;
  signal quad_inst_n_1720 : STD_LOGIC;
  signal quad_inst_n_1721 : STD_LOGIC;
  signal quad_inst_n_1722 : STD_LOGIC;
  signal quad_inst_n_1723 : STD_LOGIC;
  signal quad_inst_n_1724 : STD_LOGIC;
  signal quad_inst_n_1725 : STD_LOGIC;
  signal quad_inst_n_1726 : STD_LOGIC;
  signal quad_inst_n_1727 : STD_LOGIC;
  signal quad_inst_n_1728 : STD_LOGIC;
  signal quad_inst_n_1729 : STD_LOGIC;
  signal quad_inst_n_173 : STD_LOGIC;
  signal quad_inst_n_1730 : STD_LOGIC;
  signal quad_inst_n_1731 : STD_LOGIC;
  signal quad_inst_n_1732 : STD_LOGIC;
  signal quad_inst_n_1733 : STD_LOGIC;
  signal quad_inst_n_1734 : STD_LOGIC;
  signal quad_inst_n_1735 : STD_LOGIC;
  signal quad_inst_n_1736 : STD_LOGIC;
  signal quad_inst_n_1737 : STD_LOGIC;
  signal quad_inst_n_1738 : STD_LOGIC;
  signal quad_inst_n_1739 : STD_LOGIC;
  signal quad_inst_n_174 : STD_LOGIC;
  signal quad_inst_n_1740 : STD_LOGIC;
  signal quad_inst_n_1741 : STD_LOGIC;
  signal quad_inst_n_1742 : STD_LOGIC;
  signal quad_inst_n_1743 : STD_LOGIC;
  signal quad_inst_n_1744 : STD_LOGIC;
  signal quad_inst_n_1745 : STD_LOGIC;
  signal quad_inst_n_1746 : STD_LOGIC;
  signal quad_inst_n_1747 : STD_LOGIC;
  signal quad_inst_n_1748 : STD_LOGIC;
  signal quad_inst_n_1749 : STD_LOGIC;
  signal quad_inst_n_175 : STD_LOGIC;
  signal quad_inst_n_1750 : STD_LOGIC;
  signal quad_inst_n_1751 : STD_LOGIC;
  signal quad_inst_n_1752 : STD_LOGIC;
  signal quad_inst_n_1753 : STD_LOGIC;
  signal quad_inst_n_1754 : STD_LOGIC;
  signal quad_inst_n_1755 : STD_LOGIC;
  signal quad_inst_n_1756 : STD_LOGIC;
  signal quad_inst_n_1757 : STD_LOGIC;
  signal quad_inst_n_1758 : STD_LOGIC;
  signal quad_inst_n_176 : STD_LOGIC;
  signal quad_inst_n_177 : STD_LOGIC;
  signal quad_inst_n_178 : STD_LOGIC;
  signal quad_inst_n_180 : STD_LOGIC;
  signal quad_inst_n_181 : STD_LOGIC;
  signal quad_inst_n_182 : STD_LOGIC;
  signal quad_inst_n_183 : STD_LOGIC;
  signal quad_inst_n_184 : STD_LOGIC;
  signal quad_inst_n_186 : STD_LOGIC;
  signal quad_inst_n_187 : STD_LOGIC;
  signal quad_inst_n_188 : STD_LOGIC;
  signal quad_inst_n_189 : STD_LOGIC;
  signal quad_inst_n_190 : STD_LOGIC;
  signal quad_inst_n_191 : STD_LOGIC;
  signal quad_inst_n_192 : STD_LOGIC;
  signal quad_inst_n_193 : STD_LOGIC;
  signal quad_inst_n_194 : STD_LOGIC;
  signal quad_inst_n_195 : STD_LOGIC;
  signal quad_inst_n_196 : STD_LOGIC;
  signal quad_inst_n_197 : STD_LOGIC;
  signal quad_inst_n_198 : STD_LOGIC;
  signal quad_inst_n_199 : STD_LOGIC;
  signal quad_inst_n_2 : STD_LOGIC;
  signal quad_inst_n_200 : STD_LOGIC;
  signal quad_inst_n_201 : STD_LOGIC;
  signal quad_inst_n_202 : STD_LOGIC;
  signal quad_inst_n_203 : STD_LOGIC;
  signal quad_inst_n_204 : STD_LOGIC;
  signal quad_inst_n_206 : STD_LOGIC;
  signal quad_inst_n_207 : STD_LOGIC;
  signal quad_inst_n_208 : STD_LOGIC;
  signal quad_inst_n_210 : STD_LOGIC;
  signal quad_inst_n_211 : STD_LOGIC;
  signal quad_inst_n_212 : STD_LOGIC;
  signal quad_inst_n_213 : STD_LOGIC;
  signal quad_inst_n_214 : STD_LOGIC;
  signal quad_inst_n_215 : STD_LOGIC;
  signal quad_inst_n_216 : STD_LOGIC;
  signal quad_inst_n_217 : STD_LOGIC;
  signal quad_inst_n_218 : STD_LOGIC;
  signal quad_inst_n_221 : STD_LOGIC;
  signal quad_inst_n_222 : STD_LOGIC;
  signal quad_inst_n_223 : STD_LOGIC;
  signal quad_inst_n_224 : STD_LOGIC;
  signal quad_inst_n_225 : STD_LOGIC;
  signal quad_inst_n_226 : STD_LOGIC;
  signal quad_inst_n_227 : STD_LOGIC;
  signal quad_inst_n_228 : STD_LOGIC;
  signal quad_inst_n_229 : STD_LOGIC;
  signal quad_inst_n_230 : STD_LOGIC;
  signal quad_inst_n_231 : STD_LOGIC;
  signal quad_inst_n_232 : STD_LOGIC;
  signal quad_inst_n_233 : STD_LOGIC;
  signal quad_inst_n_234 : STD_LOGIC;
  signal quad_inst_n_235 : STD_LOGIC;
  signal quad_inst_n_236 : STD_LOGIC;
  signal quad_inst_n_237 : STD_LOGIC;
  signal quad_inst_n_238 : STD_LOGIC;
  signal quad_inst_n_239 : STD_LOGIC;
  signal quad_inst_n_240 : STD_LOGIC;
  signal quad_inst_n_241 : STD_LOGIC;
  signal quad_inst_n_242 : STD_LOGIC;
  signal quad_inst_n_243 : STD_LOGIC;
  signal quad_inst_n_244 : STD_LOGIC;
  signal quad_inst_n_245 : STD_LOGIC;
  signal quad_inst_n_246 : STD_LOGIC;
  signal quad_inst_n_247 : STD_LOGIC;
  signal quad_inst_n_248 : STD_LOGIC;
  signal quad_inst_n_249 : STD_LOGIC;
  signal quad_inst_n_251 : STD_LOGIC;
  signal quad_inst_n_252 : STD_LOGIC;
  signal quad_inst_n_253 : STD_LOGIC;
  signal quad_inst_n_254 : STD_LOGIC;
  signal quad_inst_n_255 : STD_LOGIC;
  signal quad_inst_n_257 : STD_LOGIC;
  signal quad_inst_n_258 : STD_LOGIC;
  signal quad_inst_n_259 : STD_LOGIC;
  signal quad_inst_n_260 : STD_LOGIC;
  signal quad_inst_n_261 : STD_LOGIC;
  signal quad_inst_n_262 : STD_LOGIC;
  signal quad_inst_n_263 : STD_LOGIC;
  signal quad_inst_n_264 : STD_LOGIC;
  signal quad_inst_n_265 : STD_LOGIC;
  signal quad_inst_n_266 : STD_LOGIC;
  signal quad_inst_n_267 : STD_LOGIC;
  signal quad_inst_n_268 : STD_LOGIC;
  signal quad_inst_n_269 : STD_LOGIC;
  signal quad_inst_n_270 : STD_LOGIC;
  signal quad_inst_n_271 : STD_LOGIC;
  signal quad_inst_n_272 : STD_LOGIC;
  signal quad_inst_n_273 : STD_LOGIC;
  signal quad_inst_n_274 : STD_LOGIC;
  signal quad_inst_n_275 : STD_LOGIC;
  signal quad_inst_n_277 : STD_LOGIC;
  signal quad_inst_n_278 : STD_LOGIC;
  signal quad_inst_n_279 : STD_LOGIC;
  signal quad_inst_n_281 : STD_LOGIC;
  signal quad_inst_n_282 : STD_LOGIC;
  signal quad_inst_n_283 : STD_LOGIC;
  signal quad_inst_n_284 : STD_LOGIC;
  signal quad_inst_n_285 : STD_LOGIC;
  signal quad_inst_n_286 : STD_LOGIC;
  signal quad_inst_n_287 : STD_LOGIC;
  signal quad_inst_n_289 : STD_LOGIC;
  signal quad_inst_n_291 : STD_LOGIC;
  signal quad_inst_n_292 : STD_LOGIC;
  signal quad_inst_n_293 : STD_LOGIC;
  signal quad_inst_n_294 : STD_LOGIC;
  signal quad_inst_n_295 : STD_LOGIC;
  signal quad_inst_n_296 : STD_LOGIC;
  signal quad_inst_n_297 : STD_LOGIC;
  signal quad_inst_n_298 : STD_LOGIC;
  signal quad_inst_n_299 : STD_LOGIC;
  signal quad_inst_n_3 : STD_LOGIC;
  signal quad_inst_n_300 : STD_LOGIC;
  signal quad_inst_n_301 : STD_LOGIC;
  signal quad_inst_n_302 : STD_LOGIC;
  signal quad_inst_n_303 : STD_LOGIC;
  signal quad_inst_n_304 : STD_LOGIC;
  signal quad_inst_n_305 : STD_LOGIC;
  signal quad_inst_n_306 : STD_LOGIC;
  signal quad_inst_n_307 : STD_LOGIC;
  signal quad_inst_n_308 : STD_LOGIC;
  signal quad_inst_n_315 : STD_LOGIC;
  signal quad_inst_n_316 : STD_LOGIC;
  signal quad_inst_n_317 : STD_LOGIC;
  signal quad_inst_n_318 : STD_LOGIC;
  signal quad_inst_n_319 : STD_LOGIC;
  signal quad_inst_n_320 : STD_LOGIC;
  signal quad_inst_n_324 : STD_LOGIC;
  signal quad_inst_n_325 : STD_LOGIC;
  signal quad_inst_n_326 : STD_LOGIC;
  signal quad_inst_n_327 : STD_LOGIC;
  signal quad_inst_n_328 : STD_LOGIC;
  signal quad_inst_n_329 : STD_LOGIC;
  signal quad_inst_n_330 : STD_LOGIC;
  signal quad_inst_n_331 : STD_LOGIC;
  signal quad_inst_n_332 : STD_LOGIC;
  signal quad_inst_n_333 : STD_LOGIC;
  signal quad_inst_n_334 : STD_LOGIC;
  signal quad_inst_n_335 : STD_LOGIC;
  signal quad_inst_n_336 : STD_LOGIC;
  signal quad_inst_n_337 : STD_LOGIC;
  signal quad_inst_n_338 : STD_LOGIC;
  signal quad_inst_n_339 : STD_LOGIC;
  signal quad_inst_n_340 : STD_LOGIC;
  signal quad_inst_n_341 : STD_LOGIC;
  signal quad_inst_n_342 : STD_LOGIC;
  signal quad_inst_n_343 : STD_LOGIC;
  signal quad_inst_n_344 : STD_LOGIC;
  signal quad_inst_n_345 : STD_LOGIC;
  signal quad_inst_n_346 : STD_LOGIC;
  signal quad_inst_n_347 : STD_LOGIC;
  signal quad_inst_n_348 : STD_LOGIC;
  signal quad_inst_n_349 : STD_LOGIC;
  signal quad_inst_n_350 : STD_LOGIC;
  signal quad_inst_n_351 : STD_LOGIC;
  signal quad_inst_n_352 : STD_LOGIC;
  signal quad_inst_n_353 : STD_LOGIC;
  signal quad_inst_n_354 : STD_LOGIC;
  signal quad_inst_n_355 : STD_LOGIC;
  signal quad_inst_n_356 : STD_LOGIC;
  signal quad_inst_n_357 : STD_LOGIC;
  signal quad_inst_n_358 : STD_LOGIC;
  signal quad_inst_n_359 : STD_LOGIC;
  signal quad_inst_n_360 : STD_LOGIC;
  signal quad_inst_n_361 : STD_LOGIC;
  signal quad_inst_n_362 : STD_LOGIC;
  signal quad_inst_n_363 : STD_LOGIC;
  signal quad_inst_n_364 : STD_LOGIC;
  signal quad_inst_n_365 : STD_LOGIC;
  signal quad_inst_n_366 : STD_LOGIC;
  signal quad_inst_n_367 : STD_LOGIC;
  signal quad_inst_n_368 : STD_LOGIC;
  signal quad_inst_n_369 : STD_LOGIC;
  signal quad_inst_n_370 : STD_LOGIC;
  signal quad_inst_n_371 : STD_LOGIC;
  signal quad_inst_n_372 : STD_LOGIC;
  signal quad_inst_n_373 : STD_LOGIC;
  signal quad_inst_n_374 : STD_LOGIC;
  signal quad_inst_n_375 : STD_LOGIC;
  signal quad_inst_n_376 : STD_LOGIC;
  signal quad_inst_n_4 : STD_LOGIC;
  signal quad_inst_n_505 : STD_LOGIC;
  signal quad_inst_n_506 : STD_LOGIC;
  signal quad_inst_n_507 : STD_LOGIC;
  signal quad_inst_n_508 : STD_LOGIC;
  signal quad_inst_n_509 : STD_LOGIC;
  signal quad_inst_n_510 : STD_LOGIC;
  signal quad_inst_n_511 : STD_LOGIC;
  signal quad_inst_n_512 : STD_LOGIC;
  signal quad_inst_n_513 : STD_LOGIC;
  signal quad_inst_n_514 : STD_LOGIC;
  signal quad_inst_n_515 : STD_LOGIC;
  signal quad_inst_n_516 : STD_LOGIC;
  signal quad_inst_n_517 : STD_LOGIC;
  signal quad_inst_n_518 : STD_LOGIC;
  signal quad_inst_n_519 : STD_LOGIC;
  signal quad_inst_n_520 : STD_LOGIC;
  signal quad_inst_n_521 : STD_LOGIC;
  signal quad_inst_n_522 : STD_LOGIC;
  signal quad_inst_n_523 : STD_LOGIC;
  signal quad_inst_n_524 : STD_LOGIC;
  signal quad_inst_n_525 : STD_LOGIC;
  signal quad_inst_n_526 : STD_LOGIC;
  signal quad_inst_n_527 : STD_LOGIC;
  signal quad_inst_n_528 : STD_LOGIC;
  signal quad_inst_n_529 : STD_LOGIC;
  signal quad_inst_n_530 : STD_LOGIC;
  signal quad_inst_n_531 : STD_LOGIC;
  signal quad_inst_n_532 : STD_LOGIC;
  signal quad_inst_n_533 : STD_LOGIC;
  signal quad_inst_n_534 : STD_LOGIC;
  signal quad_inst_n_535 : STD_LOGIC;
  signal quad_inst_n_536 : STD_LOGIC;
  signal quad_inst_n_537 : STD_LOGIC;
  signal quad_inst_n_538 : STD_LOGIC;
  signal quad_inst_n_539 : STD_LOGIC;
  signal quad_inst_n_540 : STD_LOGIC;
  signal quad_inst_n_541 : STD_LOGIC;
  signal quad_inst_n_542 : STD_LOGIC;
  signal quad_inst_n_543 : STD_LOGIC;
  signal quad_inst_n_544 : STD_LOGIC;
  signal quad_inst_n_545 : STD_LOGIC;
  signal quad_inst_n_546 : STD_LOGIC;
  signal quad_inst_n_547 : STD_LOGIC;
  signal quad_inst_n_548 : STD_LOGIC;
  signal quad_inst_n_549 : STD_LOGIC;
  signal quad_inst_n_550 : STD_LOGIC;
  signal quad_inst_n_551 : STD_LOGIC;
  signal quad_inst_n_552 : STD_LOGIC;
  signal quad_inst_n_553 : STD_LOGIC;
  signal quad_inst_n_554 : STD_LOGIC;
  signal quad_inst_n_555 : STD_LOGIC;
  signal quad_inst_n_556 : STD_LOGIC;
  signal quad_inst_n_557 : STD_LOGIC;
  signal quad_inst_n_558 : STD_LOGIC;
  signal quad_inst_n_559 : STD_LOGIC;
  signal quad_inst_n_560 : STD_LOGIC;
  signal quad_inst_n_561 : STD_LOGIC;
  signal quad_inst_n_562 : STD_LOGIC;
  signal quad_inst_n_563 : STD_LOGIC;
  signal quad_inst_n_564 : STD_LOGIC;
  signal quad_inst_n_565 : STD_LOGIC;
  signal quad_inst_n_566 : STD_LOGIC;
  signal quad_inst_n_567 : STD_LOGIC;
  signal quad_inst_n_568 : STD_LOGIC;
  signal quad_inst_n_569 : STD_LOGIC;
  signal quad_inst_n_570 : STD_LOGIC;
  signal quad_inst_n_571 : STD_LOGIC;
  signal quad_inst_n_572 : STD_LOGIC;
  signal quad_inst_n_573 : STD_LOGIC;
  signal quad_inst_n_574 : STD_LOGIC;
  signal quad_inst_n_575 : STD_LOGIC;
  signal quad_inst_n_576 : STD_LOGIC;
  signal quad_inst_n_577 : STD_LOGIC;
  signal quad_inst_n_578 : STD_LOGIC;
  signal quad_inst_n_579 : STD_LOGIC;
  signal quad_inst_n_580 : STD_LOGIC;
  signal quad_inst_n_581 : STD_LOGIC;
  signal quad_inst_n_582 : STD_LOGIC;
  signal quad_inst_n_583 : STD_LOGIC;
  signal quad_inst_n_584 : STD_LOGIC;
  signal quad_inst_n_585 : STD_LOGIC;
  signal quad_inst_n_586 : STD_LOGIC;
  signal quad_inst_n_587 : STD_LOGIC;
  signal quad_inst_n_588 : STD_LOGIC;
  signal quad_inst_n_589 : STD_LOGIC;
  signal quad_inst_n_590 : STD_LOGIC;
  signal quad_inst_n_591 : STD_LOGIC;
  signal quad_inst_n_592 : STD_LOGIC;
  signal quad_inst_n_593 : STD_LOGIC;
  signal quad_inst_n_594 : STD_LOGIC;
  signal quad_inst_n_595 : STD_LOGIC;
  signal quad_inst_n_596 : STD_LOGIC;
  signal quad_inst_n_597 : STD_LOGIC;
  signal quad_inst_n_598 : STD_LOGIC;
  signal quad_inst_n_599 : STD_LOGIC;
  signal quad_inst_n_600 : STD_LOGIC;
  signal quad_inst_n_601 : STD_LOGIC;
  signal quad_inst_n_602 : STD_LOGIC;
  signal quad_inst_n_603 : STD_LOGIC;
  signal quad_inst_n_604 : STD_LOGIC;
  signal quad_inst_n_605 : STD_LOGIC;
  signal quad_inst_n_606 : STD_LOGIC;
  signal quad_inst_n_607 : STD_LOGIC;
  signal quad_inst_n_608 : STD_LOGIC;
  signal quad_inst_n_609 : STD_LOGIC;
  signal quad_inst_n_610 : STD_LOGIC;
  signal quad_inst_n_611 : STD_LOGIC;
  signal quad_inst_n_612 : STD_LOGIC;
  signal quad_inst_n_613 : STD_LOGIC;
  signal quad_inst_n_614 : STD_LOGIC;
  signal quad_inst_n_615 : STD_LOGIC;
  signal quad_inst_n_616 : STD_LOGIC;
  signal quad_inst_n_617 : STD_LOGIC;
  signal quad_inst_n_618 : STD_LOGIC;
  signal quad_inst_n_619 : STD_LOGIC;
  signal quad_inst_n_620 : STD_LOGIC;
  signal quad_inst_n_621 : STD_LOGIC;
  signal quad_inst_n_622 : STD_LOGIC;
  signal quad_inst_n_623 : STD_LOGIC;
  signal quad_inst_n_624 : STD_LOGIC;
  signal quad_inst_n_625 : STD_LOGIC;
  signal quad_inst_n_626 : STD_LOGIC;
  signal quad_inst_n_627 : STD_LOGIC;
  signal quad_inst_n_628 : STD_LOGIC;
  signal quad_inst_n_629 : STD_LOGIC;
  signal quad_inst_n_630 : STD_LOGIC;
  signal quad_inst_n_631 : STD_LOGIC;
  signal quad_inst_n_632 : STD_LOGIC;
  signal quad_inst_n_633 : STD_LOGIC;
  signal quad_inst_n_634 : STD_LOGIC;
  signal quad_inst_n_635 : STD_LOGIC;
  signal quad_inst_n_636 : STD_LOGIC;
  signal quad_inst_n_637 : STD_LOGIC;
  signal quad_inst_n_638 : STD_LOGIC;
  signal quad_inst_n_639 : STD_LOGIC;
  signal quad_inst_n_640 : STD_LOGIC;
  signal quad_inst_n_641 : STD_LOGIC;
  signal quad_inst_n_642 : STD_LOGIC;
  signal quad_inst_n_643 : STD_LOGIC;
  signal quad_inst_n_644 : STD_LOGIC;
  signal quad_inst_n_645 : STD_LOGIC;
  signal quad_inst_n_646 : STD_LOGIC;
  signal quad_inst_n_647 : STD_LOGIC;
  signal quad_inst_n_648 : STD_LOGIC;
  signal quad_inst_n_649 : STD_LOGIC;
  signal quad_inst_n_650 : STD_LOGIC;
  signal quad_inst_n_651 : STD_LOGIC;
  signal quad_inst_n_652 : STD_LOGIC;
  signal quad_inst_n_653 : STD_LOGIC;
  signal quad_inst_n_654 : STD_LOGIC;
  signal quad_inst_n_655 : STD_LOGIC;
  signal quad_inst_n_656 : STD_LOGIC;
  signal quad_inst_n_657 : STD_LOGIC;
  signal quad_inst_n_658 : STD_LOGIC;
  signal quad_inst_n_659 : STD_LOGIC;
  signal quad_inst_n_660 : STD_LOGIC;
  signal quad_inst_n_661 : STD_LOGIC;
  signal quad_inst_n_662 : STD_LOGIC;
  signal quad_inst_n_663 : STD_LOGIC;
  signal quad_inst_n_664 : STD_LOGIC;
  signal quad_inst_n_665 : STD_LOGIC;
  signal quad_inst_n_666 : STD_LOGIC;
  signal quad_inst_n_667 : STD_LOGIC;
  signal quad_inst_n_668 : STD_LOGIC;
  signal quad_inst_n_669 : STD_LOGIC;
  signal quad_inst_n_670 : STD_LOGIC;
  signal quad_inst_n_671 : STD_LOGIC;
  signal quad_inst_n_672 : STD_LOGIC;
  signal quad_inst_n_673 : STD_LOGIC;
  signal quad_inst_n_674 : STD_LOGIC;
  signal quad_inst_n_675 : STD_LOGIC;
  signal quad_inst_n_676 : STD_LOGIC;
  signal quad_inst_n_677 : STD_LOGIC;
  signal quad_inst_n_678 : STD_LOGIC;
  signal quad_inst_n_679 : STD_LOGIC;
  signal quad_inst_n_68 : STD_LOGIC;
  signal quad_inst_n_680 : STD_LOGIC;
  signal quad_inst_n_681 : STD_LOGIC;
  signal quad_inst_n_682 : STD_LOGIC;
  signal quad_inst_n_683 : STD_LOGIC;
  signal quad_inst_n_684 : STD_LOGIC;
  signal quad_inst_n_685 : STD_LOGIC;
  signal quad_inst_n_686 : STD_LOGIC;
  signal quad_inst_n_687 : STD_LOGIC;
  signal quad_inst_n_688 : STD_LOGIC;
  signal quad_inst_n_689 : STD_LOGIC;
  signal quad_inst_n_690 : STD_LOGIC;
  signal quad_inst_n_691 : STD_LOGIC;
  signal quad_inst_n_692 : STD_LOGIC;
  signal quad_inst_n_693 : STD_LOGIC;
  signal quad_inst_n_694 : STD_LOGIC;
  signal quad_inst_n_695 : STD_LOGIC;
  signal quad_inst_n_696 : STD_LOGIC;
  signal quad_inst_n_697 : STD_LOGIC;
  signal quad_inst_n_698 : STD_LOGIC;
  signal quad_inst_n_699 : STD_LOGIC;
  signal quad_inst_n_700 : STD_LOGIC;
  signal quad_inst_n_701 : STD_LOGIC;
  signal quad_inst_n_702 : STD_LOGIC;
  signal quad_inst_n_703 : STD_LOGIC;
  signal quad_inst_n_704 : STD_LOGIC;
  signal quad_inst_n_705 : STD_LOGIC;
  signal quad_inst_n_706 : STD_LOGIC;
  signal quad_inst_n_707 : STD_LOGIC;
  signal quad_inst_n_708 : STD_LOGIC;
  signal quad_inst_n_709 : STD_LOGIC;
  signal quad_inst_n_710 : STD_LOGIC;
  signal quad_inst_n_711 : STD_LOGIC;
  signal quad_inst_n_712 : STD_LOGIC;
  signal quad_inst_n_713 : STD_LOGIC;
  signal quad_inst_n_714 : STD_LOGIC;
  signal quad_inst_n_715 : STD_LOGIC;
  signal quad_inst_n_716 : STD_LOGIC;
  signal quad_inst_n_717 : STD_LOGIC;
  signal quad_inst_n_718 : STD_LOGIC;
  signal quad_inst_n_719 : STD_LOGIC;
  signal quad_inst_n_72 : STD_LOGIC;
  signal quad_inst_n_720 : STD_LOGIC;
  signal quad_inst_n_721 : STD_LOGIC;
  signal quad_inst_n_722 : STD_LOGIC;
  signal quad_inst_n_723 : STD_LOGIC;
  signal quad_inst_n_724 : STD_LOGIC;
  signal quad_inst_n_725 : STD_LOGIC;
  signal quad_inst_n_726 : STD_LOGIC;
  signal quad_inst_n_727 : STD_LOGIC;
  signal quad_inst_n_728 : STD_LOGIC;
  signal quad_inst_n_729 : STD_LOGIC;
  signal quad_inst_n_73 : STD_LOGIC;
  signal quad_inst_n_730 : STD_LOGIC;
  signal quad_inst_n_731 : STD_LOGIC;
  signal quad_inst_n_732 : STD_LOGIC;
  signal quad_inst_n_733 : STD_LOGIC;
  signal quad_inst_n_734 : STD_LOGIC;
  signal quad_inst_n_735 : STD_LOGIC;
  signal quad_inst_n_736 : STD_LOGIC;
  signal quad_inst_n_737 : STD_LOGIC;
  signal quad_inst_n_738 : STD_LOGIC;
  signal quad_inst_n_739 : STD_LOGIC;
  signal quad_inst_n_74 : STD_LOGIC;
  signal quad_inst_n_740 : STD_LOGIC;
  signal quad_inst_n_741 : STD_LOGIC;
  signal quad_inst_n_742 : STD_LOGIC;
  signal quad_inst_n_743 : STD_LOGIC;
  signal quad_inst_n_744 : STD_LOGIC;
  signal quad_inst_n_745 : STD_LOGIC;
  signal quad_inst_n_746 : STD_LOGIC;
  signal quad_inst_n_747 : STD_LOGIC;
  signal quad_inst_n_748 : STD_LOGIC;
  signal quad_inst_n_749 : STD_LOGIC;
  signal quad_inst_n_75 : STD_LOGIC;
  signal quad_inst_n_750 : STD_LOGIC;
  signal quad_inst_n_751 : STD_LOGIC;
  signal quad_inst_n_752 : STD_LOGIC;
  signal quad_inst_n_753 : STD_LOGIC;
  signal quad_inst_n_754 : STD_LOGIC;
  signal quad_inst_n_755 : STD_LOGIC;
  signal quad_inst_n_756 : STD_LOGIC;
  signal quad_inst_n_757 : STD_LOGIC;
  signal quad_inst_n_758 : STD_LOGIC;
  signal quad_inst_n_759 : STD_LOGIC;
  signal quad_inst_n_76 : STD_LOGIC;
  signal quad_inst_n_760 : STD_LOGIC;
  signal quad_inst_n_761 : STD_LOGIC;
  signal quad_inst_n_762 : STD_LOGIC;
  signal quad_inst_n_763 : STD_LOGIC;
  signal quad_inst_n_764 : STD_LOGIC;
  signal quad_inst_n_765 : STD_LOGIC;
  signal quad_inst_n_766 : STD_LOGIC;
  signal quad_inst_n_767 : STD_LOGIC;
  signal quad_inst_n_768 : STD_LOGIC;
  signal quad_inst_n_769 : STD_LOGIC;
  signal quad_inst_n_770 : STD_LOGIC;
  signal quad_inst_n_771 : STD_LOGIC;
  signal quad_inst_n_772 : STD_LOGIC;
  signal quad_inst_n_773 : STD_LOGIC;
  signal quad_inst_n_774 : STD_LOGIC;
  signal quad_inst_n_775 : STD_LOGIC;
  signal quad_inst_n_776 : STD_LOGIC;
  signal quad_inst_n_777 : STD_LOGIC;
  signal quad_inst_n_778 : STD_LOGIC;
  signal quad_inst_n_779 : STD_LOGIC;
  signal quad_inst_n_780 : STD_LOGIC;
  signal quad_inst_n_781 : STD_LOGIC;
  signal quad_inst_n_782 : STD_LOGIC;
  signal quad_inst_n_783 : STD_LOGIC;
  signal quad_inst_n_784 : STD_LOGIC;
  signal quad_inst_n_785 : STD_LOGIC;
  signal quad_inst_n_786 : STD_LOGIC;
  signal quad_inst_n_787 : STD_LOGIC;
  signal quad_inst_n_788 : STD_LOGIC;
  signal quad_inst_n_789 : STD_LOGIC;
  signal quad_inst_n_79 : STD_LOGIC;
  signal quad_inst_n_790 : STD_LOGIC;
  signal quad_inst_n_791 : STD_LOGIC;
  signal quad_inst_n_792 : STD_LOGIC;
  signal quad_inst_n_793 : STD_LOGIC;
  signal quad_inst_n_794 : STD_LOGIC;
  signal quad_inst_n_795 : STD_LOGIC;
  signal quad_inst_n_796 : STD_LOGIC;
  signal quad_inst_n_797 : STD_LOGIC;
  signal quad_inst_n_798 : STD_LOGIC;
  signal quad_inst_n_799 : STD_LOGIC;
  signal quad_inst_n_8 : STD_LOGIC;
  signal quad_inst_n_80 : STD_LOGIC;
  signal quad_inst_n_800 : STD_LOGIC;
  signal quad_inst_n_801 : STD_LOGIC;
  signal quad_inst_n_802 : STD_LOGIC;
  signal quad_inst_n_803 : STD_LOGIC;
  signal quad_inst_n_804 : STD_LOGIC;
  signal quad_inst_n_805 : STD_LOGIC;
  signal quad_inst_n_806 : STD_LOGIC;
  signal quad_inst_n_807 : STD_LOGIC;
  signal quad_inst_n_808 : STD_LOGIC;
  signal quad_inst_n_809 : STD_LOGIC;
  signal quad_inst_n_81 : STD_LOGIC;
  signal quad_inst_n_810 : STD_LOGIC;
  signal quad_inst_n_811 : STD_LOGIC;
  signal quad_inst_n_812 : STD_LOGIC;
  signal quad_inst_n_813 : STD_LOGIC;
  signal quad_inst_n_814 : STD_LOGIC;
  signal quad_inst_n_815 : STD_LOGIC;
  signal quad_inst_n_816 : STD_LOGIC;
  signal quad_inst_n_817 : STD_LOGIC;
  signal quad_inst_n_818 : STD_LOGIC;
  signal quad_inst_n_819 : STD_LOGIC;
  signal quad_inst_n_82 : STD_LOGIC;
  signal quad_inst_n_820 : STD_LOGIC;
  signal quad_inst_n_821 : STD_LOGIC;
  signal quad_inst_n_822 : STD_LOGIC;
  signal quad_inst_n_823 : STD_LOGIC;
  signal quad_inst_n_824 : STD_LOGIC;
  signal quad_inst_n_825 : STD_LOGIC;
  signal quad_inst_n_826 : STD_LOGIC;
  signal quad_inst_n_827 : STD_LOGIC;
  signal quad_inst_n_828 : STD_LOGIC;
  signal quad_inst_n_829 : STD_LOGIC;
  signal quad_inst_n_83 : STD_LOGIC;
  signal quad_inst_n_830 : STD_LOGIC;
  signal quad_inst_n_831 : STD_LOGIC;
  signal quad_inst_n_832 : STD_LOGIC;
  signal quad_inst_n_833 : STD_LOGIC;
  signal quad_inst_n_834 : STD_LOGIC;
  signal quad_inst_n_835 : STD_LOGIC;
  signal quad_inst_n_836 : STD_LOGIC;
  signal quad_inst_n_837 : STD_LOGIC;
  signal quad_inst_n_838 : STD_LOGIC;
  signal quad_inst_n_839 : STD_LOGIC;
  signal quad_inst_n_84 : STD_LOGIC;
  signal quad_inst_n_840 : STD_LOGIC;
  signal quad_inst_n_841 : STD_LOGIC;
  signal quad_inst_n_842 : STD_LOGIC;
  signal quad_inst_n_843 : STD_LOGIC;
  signal quad_inst_n_844 : STD_LOGIC;
  signal quad_inst_n_845 : STD_LOGIC;
  signal quad_inst_n_846 : STD_LOGIC;
  signal quad_inst_n_847 : STD_LOGIC;
  signal quad_inst_n_848 : STD_LOGIC;
  signal quad_inst_n_849 : STD_LOGIC;
  signal quad_inst_n_85 : STD_LOGIC;
  signal quad_inst_n_850 : STD_LOGIC;
  signal quad_inst_n_851 : STD_LOGIC;
  signal quad_inst_n_852 : STD_LOGIC;
  signal quad_inst_n_853 : STD_LOGIC;
  signal quad_inst_n_854 : STD_LOGIC;
  signal quad_inst_n_855 : STD_LOGIC;
  signal quad_inst_n_856 : STD_LOGIC;
  signal quad_inst_n_857 : STD_LOGIC;
  signal quad_inst_n_858 : STD_LOGIC;
  signal quad_inst_n_859 : STD_LOGIC;
  signal quad_inst_n_86 : STD_LOGIC;
  signal quad_inst_n_860 : STD_LOGIC;
  signal quad_inst_n_861 : STD_LOGIC;
  signal quad_inst_n_862 : STD_LOGIC;
  signal quad_inst_n_863 : STD_LOGIC;
  signal quad_inst_n_864 : STD_LOGIC;
  signal quad_inst_n_865 : STD_LOGIC;
  signal quad_inst_n_866 : STD_LOGIC;
  signal quad_inst_n_867 : STD_LOGIC;
  signal quad_inst_n_868 : STD_LOGIC;
  signal quad_inst_n_869 : STD_LOGIC;
  signal quad_inst_n_87 : STD_LOGIC;
  signal quad_inst_n_870 : STD_LOGIC;
  signal quad_inst_n_871 : STD_LOGIC;
  signal quad_inst_n_872 : STD_LOGIC;
  signal quad_inst_n_873 : STD_LOGIC;
  signal quad_inst_n_874 : STD_LOGIC;
  signal quad_inst_n_875 : STD_LOGIC;
  signal quad_inst_n_876 : STD_LOGIC;
  signal quad_inst_n_877 : STD_LOGIC;
  signal quad_inst_n_878 : STD_LOGIC;
  signal quad_inst_n_879 : STD_LOGIC;
  signal quad_inst_n_88 : STD_LOGIC;
  signal quad_inst_n_880 : STD_LOGIC;
  signal quad_inst_n_881 : STD_LOGIC;
  signal quad_inst_n_882 : STD_LOGIC;
  signal quad_inst_n_883 : STD_LOGIC;
  signal quad_inst_n_884 : STD_LOGIC;
  signal quad_inst_n_885 : STD_LOGIC;
  signal quad_inst_n_886 : STD_LOGIC;
  signal quad_inst_n_887 : STD_LOGIC;
  signal quad_inst_n_888 : STD_LOGIC;
  signal quad_inst_n_889 : STD_LOGIC;
  signal quad_inst_n_89 : STD_LOGIC;
  signal quad_inst_n_890 : STD_LOGIC;
  signal quad_inst_n_891 : STD_LOGIC;
  signal quad_inst_n_892 : STD_LOGIC;
  signal quad_inst_n_895 : STD_LOGIC;
  signal quad_inst_n_896 : STD_LOGIC;
  signal quad_inst_n_897 : STD_LOGIC;
  signal quad_inst_n_898 : STD_LOGIC;
  signal quad_inst_n_899 : STD_LOGIC;
  signal quad_inst_n_9 : STD_LOGIC;
  signal quad_inst_n_90 : STD_LOGIC;
  signal quad_inst_n_900 : STD_LOGIC;
  signal quad_inst_n_901 : STD_LOGIC;
  signal quad_inst_n_902 : STD_LOGIC;
  signal quad_inst_n_903 : STD_LOGIC;
  signal quad_inst_n_904 : STD_LOGIC;
  signal quad_inst_n_905 : STD_LOGIC;
  signal quad_inst_n_906 : STD_LOGIC;
  signal quad_inst_n_907 : STD_LOGIC;
  signal quad_inst_n_908 : STD_LOGIC;
  signal quad_inst_n_909 : STD_LOGIC;
  signal quad_inst_n_91 : STD_LOGIC;
  signal quad_inst_n_910 : STD_LOGIC;
  signal quad_inst_n_911 : STD_LOGIC;
  signal quad_inst_n_912 : STD_LOGIC;
  signal quad_inst_n_913 : STD_LOGIC;
  signal quad_inst_n_914 : STD_LOGIC;
  signal quad_inst_n_915 : STD_LOGIC;
  signal quad_inst_n_916 : STD_LOGIC;
  signal quad_inst_n_917 : STD_LOGIC;
  signal quad_inst_n_918 : STD_LOGIC;
  signal quad_inst_n_919 : STD_LOGIC;
  signal quad_inst_n_92 : STD_LOGIC;
  signal quad_inst_n_920 : STD_LOGIC;
  signal quad_inst_n_93 : STD_LOGIC;
  signal quad_inst_n_94 : STD_LOGIC;
  signal quad_inst_n_95 : STD_LOGIC;
  signal quad_inst_n_953 : STD_LOGIC;
  signal quad_inst_n_954 : STD_LOGIC;
  signal quad_inst_n_955 : STD_LOGIC;
  signal quad_inst_n_956 : STD_LOGIC;
  signal quad_inst_n_959 : STD_LOGIC;
  signal quad_inst_n_96 : STD_LOGIC;
  signal quad_inst_n_960 : STD_LOGIC;
  signal quad_inst_n_961 : STD_LOGIC;
  signal quad_inst_n_962 : STD_LOGIC;
  signal quad_inst_n_963 : STD_LOGIC;
  signal quad_inst_n_964 : STD_LOGIC;
  signal quad_inst_n_965 : STD_LOGIC;
  signal quad_inst_n_966 : STD_LOGIC;
  signal quad_inst_n_967 : STD_LOGIC;
  signal quad_inst_n_968 : STD_LOGIC;
  signal quad_inst_n_969 : STD_LOGIC;
  signal quad_inst_n_97 : STD_LOGIC;
  signal quad_inst_n_970 : STD_LOGIC;
  signal quad_inst_n_971 : STD_LOGIC;
  signal quad_inst_n_972 : STD_LOGIC;
  signal quad_inst_n_973 : STD_LOGIC;
  signal quad_inst_n_974 : STD_LOGIC;
  signal quad_inst_n_975 : STD_LOGIC;
  signal quad_inst_n_976 : STD_LOGIC;
  signal quad_inst_n_977 : STD_LOGIC;
  signal quad_inst_n_978 : STD_LOGIC;
  signal quad_inst_n_979 : STD_LOGIC;
  signal quad_inst_n_98 : STD_LOGIC;
  signal quad_inst_n_980 : STD_LOGIC;
  signal quad_inst_n_981 : STD_LOGIC;
  signal quad_inst_n_982 : STD_LOGIC;
  signal quad_inst_n_983 : STD_LOGIC;
  signal quad_inst_n_984 : STD_LOGIC;
  signal quad_inst_n_985 : STD_LOGIC;
  signal quad_inst_n_986 : STD_LOGIC;
  signal quad_inst_n_987 : STD_LOGIC;
  signal quad_inst_n_988 : STD_LOGIC;
  signal quad_inst_n_989 : STD_LOGIC;
  signal quad_inst_n_99 : STD_LOGIC;
  signal quad_inst_n_990 : STD_LOGIC;
  signal quad_inst_n_991 : STD_LOGIC;
  signal quad_inst_n_992 : STD_LOGIC;
  signal quad_inst_n_993 : STD_LOGIC;
  signal quad_inst_n_994 : STD_LOGIC;
  signal quad_inst_n_995 : STD_LOGIC;
  signal quad_inst_n_996 : STD_LOGIC;
  signal quad_inst_n_997 : STD_LOGIC;
  signal quad_inst_n_998 : STD_LOGIC;
  signal quad_inst_n_999 : STD_LOGIC;
  signal rrst : STD_LOGIC;
  signal s2_axis_tready : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_bret__0_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state_reg[0]_bret__0_n_0\ : STD_LOGIC;
  signal \state_reg[0]_bret__1_n_0\ : STD_LOGIC;
  signal \state_reg[0]_bret__2_n_0\ : STD_LOGIC;
  signal \state_reg[0]_bret__3_n_0\ : STD_LOGIC;
  signal \state_reg[0]_bret_n_0\ : STD_LOGIC;
  signal tvalid_r : STD_LOGIC;
  signal tvalid_r_i_1_n_0 : STD_LOGIC;
  signal tvalid_r_i_2_n_0 : STD_LOGIC;
  signal NLW_quad_inst_M0_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_quad_inst_M0_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_quad_inst_M1_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_quad_inst_M1_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_quad_inst_M2_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_quad_inst_M2_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_quad_inst_S0_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_quad_inst_S1_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_quad_inst_M0_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_quad_inst_M1_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_quad_inst_M2_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of quad_inst : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of quad_inst_i_1 : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \state[0]_bret__0_i_1\ : label is "soft_lutpair169";
begin
  gpo(31 downto 0) <= \^gpo\(31 downto 0);
ch0_rx_function_inst: entity work.\extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_rx_function__xdcDup__1\
     port map (
      D(3) => ch0_rx_function_inst_n_0,
      D(2) => ch0_rx_function_inst_n_1,
      D(1) => ch0_rx_function_inst_n_2,
      D(0) => gpoToLogic(4),
      GPI(0) => gpi_to_gt_int(4),
      Q(2 downto 0) => cmd_to_axi(18 downto 16),
      apb3clk => apb3clk,
      ch0_rxmstdatapathreset => ch0_rxmstdatapathreset,
      ch0_rxmstreset => ch0_rxmstreset,
      ch0_rxrate(7 downto 0) => ch0_rxrate(7 downto 0),
      \^gpi\(0) => gpi(4),
      gpo(0) => \^gpo\(4),
      \out\(2) => ch0_rx_function_inst_n_0,
      \out\(1) => ch0_rx_function_inst_n_1,
      \out\(0) => ch0_rx_function_inst_n_2,
      rrst => rrst
    );
ch0_tx_function_inst: entity work.\extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_tx_function__xdcDup__1\
     port map (
      D(3) => ch0_tx_function_inst_n_0,
      D(2) => ch0_tx_function_inst_n_1,
      D(1) => ch0_tx_function_inst_n_2,
      D(0) => gpoToLogic(0),
      GPI(0) => gpi_to_gt_int(0),
      Q(3 downto 0) => cmd_to_axi(3 downto 0),
      apb3clk => apb3clk,
      ch0_txmstdatapathreset => ch0_txmstdatapathreset,
      ch0_txmstreset => ch0_txmstreset,
      ch0_txprbssel(3 downto 0) => ch0_txprbssel(3 downto 0),
      ch0_txrate(7 downto 0) => ch0_txrate(7 downto 0),
      \^gpi\(0) => gpi(0),
      gpo(0) => \^gpo\(0),
      \out\(2) => ch0_tx_function_inst_n_0,
      \out\(1) => ch0_tx_function_inst_n_1,
      \out\(0) => ch0_tx_function_inst_n_2,
      rrst => rrst
    );
ch1_rx_function_inst: entity work.\extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_rx_function__xdcDup__2\
     port map (
      D(3) => ch1_rx_function_inst_n_0,
      D(2) => ch1_rx_function_inst_n_1,
      D(1) => ch1_rx_function_inst_n_2,
      D(0) => gpoToLogic(5),
      GPI(0) => gpi_to_gt_int(5),
      Q(2 downto 0) => cmd_to_axi(22 downto 20),
      apb3clk => apb3clk,
      \^gpi\(0) => gpi(5),
      gpo(0) => \^gpo\(5),
      \out\(2) => ch1_rx_function_inst_n_0,
      \out\(1) => ch1_rx_function_inst_n_1,
      \out\(0) => ch1_rx_function_inst_n_2,
      rrst => rrst
    );
ch1_tx_function_inst: entity work.\extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_tx_function__xdcDup__2\
     port map (
      D(3) => ch1_tx_function_inst_n_0,
      D(2) => ch1_tx_function_inst_n_1,
      D(1) => ch1_tx_function_inst_n_2,
      D(0) => gpoToLogic(1),
      GPI(0) => gpi_to_gt_int(1),
      Q(3 downto 0) => cmd_to_axi(7 downto 4),
      apb3clk => apb3clk,
      \^gpi\(0) => gpi(1),
      gpo(0) => \^gpo\(1),
      \out\(2) => ch1_tx_function_inst_n_0,
      \out\(1) => ch1_tx_function_inst_n_1,
      \out\(0) => ch1_tx_function_inst_n_2,
      rrst => rrst
    );
ch2_rx_function_inst: entity work.\extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_rx_function__xdcDup__3\
     port map (
      D(3) => ch2_rx_function_inst_n_0,
      D(2) => ch2_rx_function_inst_n_1,
      D(1) => ch2_rx_function_inst_n_2,
      D(0) => gpoToLogic(6),
      GPI(0) => gpi_to_gt_int(6),
      Q(2 downto 0) => cmd_to_axi(26 downto 24),
      apb3clk => apb3clk,
      \^gpi\(0) => gpi(6),
      gpo(0) => \^gpo\(6),
      \out\(2) => ch2_rx_function_inst_n_0,
      \out\(1) => ch2_rx_function_inst_n_1,
      \out\(0) => ch2_rx_function_inst_n_2,
      rrst => rrst
    );
ch2_tx_function_inst: entity work.\extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_tx_function__xdcDup__3\
     port map (
      D(3) => ch2_tx_function_inst_n_0,
      D(2) => ch2_tx_function_inst_n_1,
      D(1) => ch2_tx_function_inst_n_2,
      D(0) => gpoToLogic(2),
      GPI(0) => gpi_to_gt_int(2),
      Q(3 downto 0) => cmd_to_axi(11 downto 8),
      apb3clk => apb3clk,
      \^gpi\(0) => gpi(2),
      gpo(0) => \^gpo\(2),
      \out\(2) => ch2_tx_function_inst_n_0,
      \out\(1) => ch2_tx_function_inst_n_1,
      \out\(0) => ch2_tx_function_inst_n_2,
      rrst => rrst
    );
ch3_rx_function_inst: entity work.extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_rx_function
     port map (
      D(3) => ch3_rx_function_inst_n_0,
      D(2) => ch3_rx_function_inst_n_1,
      D(1) => ch3_rx_function_inst_n_2,
      D(0) => gpoToLogic(7),
      GPI(0) => gpi_to_gt_int(7),
      Q(2 downto 0) => cmd_to_axi(30 downto 28),
      apb3clk => apb3clk,
      \^gpi\(0) => gpi(7),
      gpo(0) => \^gpo\(7),
      gtpowergood_int => gtpowergood_int,
      \out\(2) => ch3_rx_function_inst_n_0,
      \out\(1) => ch3_rx_function_inst_n_1,
      \out\(0) => ch3_rx_function_inst_n_2,
      p_0_in => p_0_in,
      rrst => rrst,
      \rrst_r_reg[3]_0\(0) => \^gpo\(15)
    );
ch3_tx_function_inst: entity work.extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_tx_function
     port map (
      D(3) => ch3_tx_function_inst_n_0,
      D(2) => ch3_tx_function_inst_n_1,
      D(1) => ch3_tx_function_inst_n_2,
      D(0) => gpoToLogic(3),
      GPI(0) => gpi_to_gt_int(3),
      Q(3 downto 0) => cmd_to_axi(15 downto 12),
      apb3clk => apb3clk,
      \^gpi\(0) => gpi(3),
      gpo(0) => \^gpo\(3),
      \out\(2) => ch3_tx_function_inst_n_0,
      \out\(1) => ch3_tx_function_inst_n_1,
      \out\(0) => ch3_tx_function_inst_n_2,
      rrst => rrst
    );
gtpowergood_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gpo\(15),
      I1 => gtpowergood_int,
      O => gtpowergood
    );
quad_inst: unisim.vcomponents.GTYP_QUAD
    generic map(
      A_CFG0 => X"00000740",
      A_CFG1 => X"4E4E4E76",
      A_CFG2 => X"60000000",
      A_CFG3 => X"E0000000",
      A_CFG4 => X"E0000000",
      A_CFG5 => X"E0000000",
      CH0_ADAPT_APT_CFG => X"00000000",
      CH0_ADAPT_CAL_CFG => X"81EE6400",
      CH0_ADAPT_DFE_CFG => X"00000040",
      CH0_ADAPT_GC_CFG0 => X"00901070",
      CH0_ADAPT_GC_CFG1 => X"0AA007E0",
      CH0_ADAPT_GC_CFG2 => X"002000E8",
      CH0_ADAPT_GC_CFG3 => X"0AA003E0",
      CH0_ADAPT_GEN_CFG0 => X"00120000",
      CH0_ADAPT_GEN_CFG1 => X"00000000",
      CH0_ADAPT_GEN_CFG2 => X"87FFFFFF",
      CH0_ADAPT_GEN_CFG3 => X"10000000",
      CH0_ADAPT_H01_CFG => X"012002A0",
      CH0_ADAPT_H23_CFG => X"01A001A0",
      CH0_ADAPT_H45_CFG => X"01A001A0",
      CH0_ADAPT_H67_CFG => X"01A001A0",
      CH0_ADAPT_H89_CFG => X"01A001A0",
      CH0_ADAPT_HAB_CFG => X"01A001A0",
      CH0_ADAPT_HCD_CFG => X"01A001A0",
      CH0_ADAPT_HEF_CFG => X"01A003A0",
      CH0_ADAPT_KH_CFG0 => X"2008793F",
      CH0_ADAPT_KH_CFG1 => X"00000000",
      CH0_ADAPT_KH_CFG2 => X"000043A0",
      CH0_ADAPT_KH_CFG3 => X"00000000",
      CH0_ADAPT_KH_CFG4 => X"00007BA0",
      CH0_ADAPT_KH_CFG5 => X"00000000",
      CH0_ADAPT_KL_CFG0 => X"000080A0",
      CH0_ADAPT_KL_CFG1 => X"000043A0",
      CH0_ADAPT_LCK_CFG0 => X"00004000",
      CH0_ADAPT_LCK_CFG1 => X"00004000",
      CH0_ADAPT_LCK_CFG2 => X"00000000",
      CH0_ADAPT_LCK_CFG3 => X"00000000",
      CH0_ADAPT_LOP_CFG => X"EE000660",
      CH0_ADAPT_OS_CFG => X"80000120",
      CH0_CHCLK_ILO_CFG => X"00640033",
      CH0_CHCLK_MISC_CFG => X"F881DF1F",
      CH0_CHCLK_RSV_CFG => X"00000000",
      CH0_CHCLK_RXCAL_CFG => X"083C4000",
      CH0_CHCLK_RXCAL_CFG1 => X"00000000",
      CH0_CHCLK_RXCAL_CFG2 => X"00000000",
      CH0_CHCLK_RXPI_CFG => X"0050080C",
      CH0_CHCLK_TXCAL_CFG => X"00400020",
      CH0_CHCLK_TXPI_CFG0 => X"0047080F",
      CH0_CHL_RSV_CFG0 => X"C6800009",
      CH0_CHL_RSV_CFG1 => X"00000618",
      CH0_CHL_RSV_CFG2 => X"005F0590",
      CH0_CHL_RSV_CFG3 => X"00000000",
      CH0_CHL_RSV_CFG4 => X"00000000",
      CH0_DA_CFG => X"000A000A",
      CH0_EYESCAN_CFG0 => X"00000800",
      CH0_EYESCAN_CFG1 => X"00000000",
      CH0_EYESCAN_CFG10 => X"00000000",
      CH0_EYESCAN_CFG11 => X"00000000",
      CH0_EYESCAN_CFG12 => X"00000000",
      CH0_EYESCAN_CFG13 => X"00000000",
      CH0_EYESCAN_CFG14 => X"00000000",
      CH0_EYESCAN_CFG15 => X"00000000",
      CH0_EYESCAN_CFG16 => X"00000000",
      CH0_EYESCAN_CFG2 => X"00000000",
      CH0_EYESCAN_CFG3 => X"00000000",
      CH0_EYESCAN_CFG4 => X"00000000",
      CH0_EYESCAN_CFG5 => X"00000000",
      CH0_EYESCAN_CFG6 => X"00000000",
      CH0_EYESCAN_CFG7 => X"00000000",
      CH0_EYESCAN_CFG8 => X"00000000",
      CH0_EYESCAN_CFG9 => X"00000000",
      CH0_FABRIC_INTF_CFG0 => X"FEBFF7FB",
      CH0_FABRIC_INTF_CFG1 => X"00000400",
      CH0_FABRIC_INTF_CFG2 => X"200FFFF0",
      CH0_FABRIC_INTF_CFG3 => X"00000000",
      CH0_FABRIC_INTF_CFG4 => X"00005000",
      CH0_FABRIC_INTF_CFG5 => X"00006402",
      CH0_INSTANTIATED => '1',
      CH0_MONITOR_CFG => X"00000000",
      CH0_PIPE_CTRL_CFG0 => X"00040060",
      CH0_PIPE_CTRL_CFG1 => X"00200293",
      CH0_PIPE_CTRL_CFG10 => X"051FFFEF",
      CH0_PIPE_CTRL_CFG2 => X"0097D38C",
      CH0_PIPE_CTRL_CFG3 => X"0498012F",
      CH0_PIPE_CTRL_CFG4 => X"00440000",
      CH0_PIPE_CTRL_CFG5 => X"A0000000",
      CH0_PIPE_CTRL_CFG6 => X"3C100064",
      CH0_PIPE_CTRL_CFG7 => X"0400A00A",
      CH0_PIPE_CTRL_CFG8 => X"0201E078",
      CH0_PIPE_CTRL_CFG9 => X"00000000",
      CH0_PIPE_TX_EQ_CFG0 => X"0A756BDF",
      CH0_PIPE_TX_EQ_CFG1 => X"0912E651",
      CH0_PIPE_TX_EQ_CFG2 => X"00002042",
      CH0_PIPE_TX_EQ_CFG3 => X"00060192",
      CH0_RESET_BYP_HDSHK_CFG => X"00000000",
      CH0_RESET_CFG => X"08100035",
      CH0_RESET_LOOPER_ID_CFG => X"00204060",
      CH0_RESET_LOOP_ID_CFG0 => X"00000210",
      CH0_RESET_LOOP_ID_CFG1 => X"06543210",
      CH0_RESET_LOOP_ID_CFG2 => X"00004321",
      CH0_RESET_TIME_CFG0 => X"02108401",
      CH0_RESET_TIME_CFG1 => X"02108421",
      CH0_RESET_TIME_CFG2 => X"02108421",
      CH0_RESET_TIME_CFG3 => X"85082421",
      CH0_RXOUTCLK_FREQ => 150.000000,
      CH0_RXOUTCLK_REF_FREQ => 100.000000,
      CH0_RXOUTCLK_REF_SOURCE => "HSCLK0_LCPLLGTREFCLK0",
      CH0_RX_CDR_CFG0 => X"AC000042",
      CH0_RX_CDR_CFG1 => X"60000100",
      CH0_RX_CDR_CFG2 => X"08004A49",
      CH0_RX_CDR_CFG3 => X"000B5CF6",
      CH0_RX_CDR_CFG4 => X"243C3000",
      CH0_RX_CRC_CFG0 => X"00007880",
      CH0_RX_CRC_CFG1 => X"1E1E1E1E",
      CH0_RX_CRC_CFG2 => X"1E1E1E1E",
      CH0_RX_CRC_CFG3 => X"FFFFFFFF",
      CH0_RX_CTLE_CFG0 => X"01DC0100",
      CH0_RX_CTLE_CFG1 => X"40000000",
      CH0_RX_DACI2V_CFG0 => X"04008ECA",
      CH0_RX_DATA_RATE => 8.000000,
      CH0_RX_DFE_CFG0 => X"D0025408",
      CH0_RX_ELASTIC_BUF_CFG0 => X"00402062",
      CH0_RX_ELASTIC_BUF_CFG1 => X"1FCCE7F2",
      CH0_RX_ELASTIC_BUF_CFG2 => X"C000007F",
      CH0_RX_ELASTIC_BUF_CFG3 => X"DFE00000",
      CH0_RX_ELASTIC_BUF_CFG4 => X"00000000",
      CH0_RX_ELASTIC_BUF_CFG5 => X"00000000",
      CH0_RX_ELASTIC_BUF_CFG6 => X"FFF00000",
      CH0_RX_ELASTIC_BUF_CFG7 => X"04000004",
      CH0_RX_ELASTIC_BUF_CFG8 => X"001F0590",
      CH0_RX_ELASTIC_BUF_CFG9 => X"001F0590",
      CH0_RX_MISC_CFG0 => X"50000001",
      CH0_RX_OOB_CFG0 => X"2454C204",
      CH0_RX_OOB_CFG1 => X"010241C4",
      CH0_RX_PAD_CFG0 => X"00000000",
      CH0_RX_PAD_CFG1 => X"1044497A",
      CH0_RX_PCS_CFG0 => X"E835F0AF",
      CH0_RX_PCS_CFG1 => X"2410207F",
      CH0_RX_PCS_CFG2 => X"4005C100",
      CH0_RX_PCS_CFG3 => X"1C1D0F0F",
      CH0_RX_PCS_CFG4 => X"C280A002",
      CH0_RX_PHALIGN_CFG0 => X"00000003",
      CH0_RX_PHALIGN_CFG1 => X"00838000",
      CH0_RX_PHALIGN_CFG2 => X"0001CA00",
      CH0_RX_PHALIGN_CFG3 => X"00038000",
      CH0_RX_PHALIGN_CFG4 => X"0000020A",
      CH0_RX_PHALIGN_CFG5 => X"03020000",
      CH0_SIM_MODE => "FAST",
      CH0_SIM_RECEIVER_DETECT_PASS => "TRUE",
      CH0_SIM_RESET_SPEEDUP => "TRUE",
      CH0_SIM_TX_EIDLE_DRIVE_LEVEL => "Z",
      CH0_TXOUTCLK_FREQ => 150.000000,
      CH0_TXOUTCLK_REF_FREQ => 100.000000,
      CH0_TXOUTCLK_REF_SOURCE => "HSCLK0_LCPLLGTREFCLK0",
      CH0_TX_10G_CFG0 => X"00000000",
      CH0_TX_10G_CFG1 => X"40000000",
      CH0_TX_10G_CFG2 => X"00000000",
      CH0_TX_10G_CFG3 => X"00000000",
      CH0_TX_ANA_CFG0 => X"000000D0",
      CH0_TX_CRC_CFG0 => X"00007800",
      CH0_TX_CRC_CFG1 => X"1E1E1E1E",
      CH0_TX_CRC_CFG2 => X"1E1E1E1E",
      CH0_TX_CRC_CFG3 => X"FFFFFFFF",
      CH0_TX_DATA_RATE => 8.000000,
      CH0_TX_DRV_CFG0 => X"00400000",
      CH0_TX_DRV_CFG1 => X"00001800",
      CH0_TX_PCS_CFG0 => X"21520100",
      CH0_TX_PCS_CFG1 => X"2835557C",
      CH0_TX_PCS_CFG2 => X"1555F2AA",
      CH0_TX_PCS_CFG3 => X"001AAA83",
      CH0_TX_PHALIGN_CFG0 => X"00000000",
      CH0_TX_PHALIGN_CFG1 => X"00047000",
      CH0_TX_PHALIGN_CFG2 => X"00038038",
      CH0_TX_PHALIGN_CFG3 => X"00000000",
      CH0_TX_PHALIGN_CFG4 => X"180000E0",
      CH0_TX_PHALIGN_CFG5 => X"000000A0",
      CH0_TX_PIPPM_CFG => X"02000000",
      CH0_TX_SER_CFG0 => X"00000000",
      CH1_ADAPT_APT_CFG => X"00000000",
      CH1_ADAPT_CAL_CFG => X"81EE6400",
      CH1_ADAPT_DFE_CFG => X"00000040",
      CH1_ADAPT_GC_CFG0 => X"00901070",
      CH1_ADAPT_GC_CFG1 => X"0AA007E0",
      CH1_ADAPT_GC_CFG2 => X"002000E8",
      CH1_ADAPT_GC_CFG3 => X"0AA003E0",
      CH1_ADAPT_GEN_CFG0 => X"00120000",
      CH1_ADAPT_GEN_CFG1 => X"00000000",
      CH1_ADAPT_GEN_CFG2 => X"87FFFFFF",
      CH1_ADAPT_GEN_CFG3 => X"10000000",
      CH1_ADAPT_H01_CFG => X"012002A0",
      CH1_ADAPT_H23_CFG => X"01A001A0",
      CH1_ADAPT_H45_CFG => X"01A001A0",
      CH1_ADAPT_H67_CFG => X"01A001A0",
      CH1_ADAPT_H89_CFG => X"01A001A0",
      CH1_ADAPT_HAB_CFG => X"01A001A0",
      CH1_ADAPT_HCD_CFG => X"01A001A0",
      CH1_ADAPT_HEF_CFG => X"01A003A0",
      CH1_ADAPT_KH_CFG0 => X"2008793F",
      CH1_ADAPT_KH_CFG1 => X"00000000",
      CH1_ADAPT_KH_CFG2 => X"000043A0",
      CH1_ADAPT_KH_CFG3 => X"00000000",
      CH1_ADAPT_KH_CFG4 => X"00007BA0",
      CH1_ADAPT_KH_CFG5 => X"00000000",
      CH1_ADAPT_KL_CFG0 => X"000080A0",
      CH1_ADAPT_KL_CFG1 => X"000043A0",
      CH1_ADAPT_LCK_CFG0 => X"00004000",
      CH1_ADAPT_LCK_CFG1 => X"00004000",
      CH1_ADAPT_LCK_CFG2 => X"00000000",
      CH1_ADAPT_LCK_CFG3 => X"00000000",
      CH1_ADAPT_LOP_CFG => X"EE000660",
      CH1_ADAPT_OS_CFG => X"80000120",
      CH1_CHCLK_ILO_CFG => X"00640033",
      CH1_CHCLK_MISC_CFG => X"F881DF1F",
      CH1_CHCLK_RSV_CFG => X"00000000",
      CH1_CHCLK_RXCAL_CFG => X"083C4000",
      CH1_CHCLK_RXCAL_CFG1 => X"00000000",
      CH1_CHCLK_RXCAL_CFG2 => X"00000000",
      CH1_CHCLK_RXPI_CFG => X"0050080C",
      CH1_CHCLK_TXCAL_CFG => X"00400020",
      CH1_CHCLK_TXPI_CFG0 => X"0047080F",
      CH1_CHL_RSV_CFG0 => X"C6800009",
      CH1_CHL_RSV_CFG1 => X"00000618",
      CH1_CHL_RSV_CFG2 => X"005F0590",
      CH1_CHL_RSV_CFG3 => X"00000000",
      CH1_CHL_RSV_CFG4 => X"00000000",
      CH1_DA_CFG => X"000A000A",
      CH1_EYESCAN_CFG0 => X"00000800",
      CH1_EYESCAN_CFG1 => X"00000000",
      CH1_EYESCAN_CFG10 => X"00000000",
      CH1_EYESCAN_CFG11 => X"00000000",
      CH1_EYESCAN_CFG12 => X"00000000",
      CH1_EYESCAN_CFG13 => X"00000000",
      CH1_EYESCAN_CFG14 => X"00000000",
      CH1_EYESCAN_CFG15 => X"00000000",
      CH1_EYESCAN_CFG16 => X"00000000",
      CH1_EYESCAN_CFG2 => X"00000000",
      CH1_EYESCAN_CFG3 => X"00000000",
      CH1_EYESCAN_CFG4 => X"00000000",
      CH1_EYESCAN_CFG5 => X"00000000",
      CH1_EYESCAN_CFG6 => X"00000000",
      CH1_EYESCAN_CFG7 => X"00000000",
      CH1_EYESCAN_CFG8 => X"00000000",
      CH1_EYESCAN_CFG9 => X"00000000",
      CH1_FABRIC_INTF_CFG0 => X"FEBFF7FB",
      CH1_FABRIC_INTF_CFG1 => X"00030400",
      CH1_FABRIC_INTF_CFG2 => X"200FFFF0",
      CH1_FABRIC_INTF_CFG3 => X"000C0000",
      CH1_FABRIC_INTF_CFG4 => X"00005000",
      CH1_FABRIC_INTF_CFG5 => X"00006402",
      CH1_INSTANTIATED => '0',
      CH1_MONITOR_CFG => X"00000000",
      CH1_PIPE_CTRL_CFG0 => X"00040060",
      CH1_PIPE_CTRL_CFG1 => X"00200293",
      CH1_PIPE_CTRL_CFG10 => X"051FFFEF",
      CH1_PIPE_CTRL_CFG2 => X"0097D38C",
      CH1_PIPE_CTRL_CFG3 => X"0018012F",
      CH1_PIPE_CTRL_CFG4 => X"40440000",
      CH1_PIPE_CTRL_CFG5 => X"A0000000",
      CH1_PIPE_CTRL_CFG6 => X"3C100064",
      CH1_PIPE_CTRL_CFG7 => X"0400A00A",
      CH1_PIPE_CTRL_CFG8 => X"02000000",
      CH1_PIPE_CTRL_CFG9 => X"00000000",
      CH1_PIPE_TX_EQ_CFG0 => X"0A756BDF",
      CH1_PIPE_TX_EQ_CFG1 => X"0912E651",
      CH1_PIPE_TX_EQ_CFG2 => X"00002042",
      CH1_PIPE_TX_EQ_CFG3 => X"00060192",
      CH1_RESET_BYP_HDSHK_CFG => X"00000000",
      CH1_RESET_CFG => X"08100025",
      CH1_RESET_LOOPER_ID_CFG => X"00204060",
      CH1_RESET_LOOP_ID_CFG0 => X"00000210",
      CH1_RESET_LOOP_ID_CFG1 => X"06543210",
      CH1_RESET_LOOP_ID_CFG2 => X"00004321",
      CH1_RESET_TIME_CFG0 => X"02108401",
      CH1_RESET_TIME_CFG1 => X"02108421",
      CH1_RESET_TIME_CFG2 => X"02108421",
      CH1_RESET_TIME_CFG3 => X"85082421",
      CH1_RXOUTCLK_FREQ => 390.625000,
      CH1_RXOUTCLK_REF_FREQ => 100.000000,
      CH1_RXOUTCLK_REF_SOURCE => "HSCLK0_LCPLLGTREFCLK0",
      CH1_RX_CDR_CFG0 => X"B4000042",
      CH1_RX_CDR_CFG1 => X"60000100",
      CH1_RX_CDR_CFG2 => X"08004A69",
      CH1_RX_CDR_CFG3 => X"000B5CF6",
      CH1_RX_CDR_CFG4 => X"243C3000",
      CH1_RX_CRC_CFG0 => X"00007880",
      CH1_RX_CRC_CFG1 => X"1E1E1E1E",
      CH1_RX_CRC_CFG2 => X"1E1E1E1E",
      CH1_RX_CRC_CFG3 => X"FFFFFFFF",
      CH1_RX_CTLE_CFG0 => X"01DC0100",
      CH1_RX_CTLE_CFG1 => X"40000000",
      CH1_RX_DACI2V_CFG0 => X"04008ECA",
      CH1_RX_DATA_RATE => 8.000000,
      CH1_RX_DFE_CFG0 => X"D0025408",
      CH1_RX_ELASTIC_BUF_CFG0 => X"807C5840",
      CH1_RX_ELASTIC_BUF_CFG1 => X"00000002",
      CH1_RX_ELASTIC_BUF_CFG2 => X"00000000",
      CH1_RX_ELASTIC_BUF_CFG3 => X"9FE00000",
      CH1_RX_ELASTIC_BUF_CFG4 => X"00000000",
      CH1_RX_ELASTIC_BUF_CFG5 => X"00000000",
      CH1_RX_ELASTIC_BUF_CFG6 => X"FFF00000",
      CH1_RX_ELASTIC_BUF_CFG7 => X"04000005",
      CH1_RX_ELASTIC_BUF_CFG8 => X"001F0590",
      CH1_RX_ELASTIC_BUF_CFG9 => X"001F0590",
      CH1_RX_MISC_CFG0 => X"50000000",
      CH1_RX_OOB_CFG0 => X"2454C204",
      CH1_RX_OOB_CFG1 => X"010241C4",
      CH1_RX_PAD_CFG0 => X"00000000",
      CH1_RX_PAD_CFG1 => X"1044497A",
      CH1_RX_PCS_CFG0 => X"2835F130",
      CH1_RX_PCS_CFG1 => X"6C040BFF",
      CH1_RX_PCS_CFG2 => X"400000E1",
      CH1_RX_PCS_CFG3 => X"1C1D0F0F",
      CH1_RX_PCS_CFG4 => X"4280A002",
      CH1_RX_PHALIGN_CFG0 => X"00000003",
      CH1_RX_PHALIGN_CFG1 => X"00838000",
      CH1_RX_PHALIGN_CFG2 => X"0001CA00",
      CH1_RX_PHALIGN_CFG3 => X"00038000",
      CH1_RX_PHALIGN_CFG4 => X"0000020A",
      CH1_RX_PHALIGN_CFG5 => X"03020000",
      CH1_SIM_MODE => "FAST",
      CH1_SIM_RECEIVER_DETECT_PASS => "TRUE",
      CH1_SIM_RESET_SPEEDUP => "TRUE",
      CH1_SIM_TX_EIDLE_DRIVE_LEVEL => "Z",
      CH1_TXOUTCLK_FREQ => 390.625000,
      CH1_TXOUTCLK_REF_FREQ => 100.000000,
      CH1_TXOUTCLK_REF_SOURCE => "HSCLK0_LCPLLGTREFCLK0",
      CH1_TX_10G_CFG0 => X"00000000",
      CH1_TX_10G_CFG1 => X"40000000",
      CH1_TX_10G_CFG2 => X"00000000",
      CH1_TX_10G_CFG3 => X"00000000",
      CH1_TX_ANA_CFG0 => X"000000D0",
      CH1_TX_CRC_CFG0 => X"00007800",
      CH1_TX_CRC_CFG1 => X"1E1E1E1E",
      CH1_TX_CRC_CFG2 => X"1E1E1E1E",
      CH1_TX_CRC_CFG3 => X"FFFFFFFF",
      CH1_TX_DATA_RATE => 8.000000,
      CH1_TX_DRV_CFG0 => X"00400000",
      CH1_TX_DRV_CFG1 => X"00001800",
      CH1_TX_PCS_CFG0 => X"82600121",
      CH1_TX_PCS_CFG1 => X"2835557C",
      CH1_TX_PCS_CFG2 => X"1555F2AA",
      CH1_TX_PCS_CFG3 => X"001AAA83",
      CH1_TX_PHALIGN_CFG0 => X"00000000",
      CH1_TX_PHALIGN_CFG1 => X"00047000",
      CH1_TX_PHALIGN_CFG2 => X"00038038",
      CH1_TX_PHALIGN_CFG3 => X"00000000",
      CH1_TX_PHALIGN_CFG4 => X"180000E0",
      CH1_TX_PHALIGN_CFG5 => X"00000080",
      CH1_TX_PIPPM_CFG => X"02000000",
      CH1_TX_SER_CFG0 => X"00000000",
      CH2_ADAPT_APT_CFG => X"00000000",
      CH2_ADAPT_CAL_CFG => X"81EE6400",
      CH2_ADAPT_DFE_CFG => X"00000040",
      CH2_ADAPT_GC_CFG0 => X"00901070",
      CH2_ADAPT_GC_CFG1 => X"0AA007E0",
      CH2_ADAPT_GC_CFG2 => X"002000E8",
      CH2_ADAPT_GC_CFG3 => X"0AA003E0",
      CH2_ADAPT_GEN_CFG0 => X"00120000",
      CH2_ADAPT_GEN_CFG1 => X"00000000",
      CH2_ADAPT_GEN_CFG2 => X"87FFFFFF",
      CH2_ADAPT_GEN_CFG3 => X"10000000",
      CH2_ADAPT_H01_CFG => X"012002A0",
      CH2_ADAPT_H23_CFG => X"01A001A0",
      CH2_ADAPT_H45_CFG => X"01A001A0",
      CH2_ADAPT_H67_CFG => X"01A001A0",
      CH2_ADAPT_H89_CFG => X"01A001A0",
      CH2_ADAPT_HAB_CFG => X"01A001A0",
      CH2_ADAPT_HCD_CFG => X"01A001A0",
      CH2_ADAPT_HEF_CFG => X"01A003A0",
      CH2_ADAPT_KH_CFG0 => X"2008793F",
      CH2_ADAPT_KH_CFG1 => X"00000000",
      CH2_ADAPT_KH_CFG2 => X"000043A0",
      CH2_ADAPT_KH_CFG3 => X"00000000",
      CH2_ADAPT_KH_CFG4 => X"00007BA0",
      CH2_ADAPT_KH_CFG5 => X"00000000",
      CH2_ADAPT_KL_CFG0 => X"000080A0",
      CH2_ADAPT_KL_CFG1 => X"000043A0",
      CH2_ADAPT_LCK_CFG0 => X"00004000",
      CH2_ADAPT_LCK_CFG1 => X"00004000",
      CH2_ADAPT_LCK_CFG2 => X"00000000",
      CH2_ADAPT_LCK_CFG3 => X"00000000",
      CH2_ADAPT_LOP_CFG => X"EE000660",
      CH2_ADAPT_OS_CFG => X"80000120",
      CH2_CHCLK_ILO_CFG => X"00640033",
      CH2_CHCLK_MISC_CFG => X"F881DF1F",
      CH2_CHCLK_RSV_CFG => X"00000000",
      CH2_CHCLK_RXCAL_CFG => X"083C4000",
      CH2_CHCLK_RXCAL_CFG1 => X"00000000",
      CH2_CHCLK_RXCAL_CFG2 => X"00000000",
      CH2_CHCLK_RXPI_CFG => X"0050082C",
      CH2_CHCLK_TXCAL_CFG => X"00400020",
      CH2_CHCLK_TXPI_CFG0 => X"0047082F",
      CH2_CHL_RSV_CFG0 => X"C6800009",
      CH2_CHL_RSV_CFG1 => X"00000618",
      CH2_CHL_RSV_CFG2 => X"005F0590",
      CH2_CHL_RSV_CFG3 => X"00000000",
      CH2_CHL_RSV_CFG4 => X"00000000",
      CH2_DA_CFG => X"000A000A",
      CH2_EYESCAN_CFG0 => X"00000800",
      CH2_EYESCAN_CFG1 => X"00000000",
      CH2_EYESCAN_CFG10 => X"00000000",
      CH2_EYESCAN_CFG11 => X"00000000",
      CH2_EYESCAN_CFG12 => X"00000000",
      CH2_EYESCAN_CFG13 => X"00000000",
      CH2_EYESCAN_CFG14 => X"00000000",
      CH2_EYESCAN_CFG15 => X"00000000",
      CH2_EYESCAN_CFG16 => X"00000000",
      CH2_EYESCAN_CFG2 => X"00000000",
      CH2_EYESCAN_CFG3 => X"00000000",
      CH2_EYESCAN_CFG4 => X"00000000",
      CH2_EYESCAN_CFG5 => X"00000000",
      CH2_EYESCAN_CFG6 => X"00000000",
      CH2_EYESCAN_CFG7 => X"00000000",
      CH2_EYESCAN_CFG8 => X"00000000",
      CH2_EYESCAN_CFG9 => X"00000000",
      CH2_FABRIC_INTF_CFG0 => X"FEBFF7FB",
      CH2_FABRIC_INTF_CFG1 => X"00030400",
      CH2_FABRIC_INTF_CFG2 => X"200FFFF0",
      CH2_FABRIC_INTF_CFG3 => X"000C0000",
      CH2_FABRIC_INTF_CFG4 => X"00005000",
      CH2_FABRIC_INTF_CFG5 => X"00006402",
      CH2_INSTANTIATED => '0',
      CH2_MONITOR_CFG => X"00000000",
      CH2_PIPE_CTRL_CFG0 => X"00040060",
      CH2_PIPE_CTRL_CFG1 => X"00200293",
      CH2_PIPE_CTRL_CFG10 => X"051FFFEF",
      CH2_PIPE_CTRL_CFG2 => X"0097D38C",
      CH2_PIPE_CTRL_CFG3 => X"0018012F",
      CH2_PIPE_CTRL_CFG4 => X"40440000",
      CH2_PIPE_CTRL_CFG5 => X"A0000000",
      CH2_PIPE_CTRL_CFG6 => X"3C100064",
      CH2_PIPE_CTRL_CFG7 => X"0400A00A",
      CH2_PIPE_CTRL_CFG8 => X"02000000",
      CH2_PIPE_CTRL_CFG9 => X"00000000",
      CH2_PIPE_TX_EQ_CFG0 => X"0A756BDF",
      CH2_PIPE_TX_EQ_CFG1 => X"0912E651",
      CH2_PIPE_TX_EQ_CFG2 => X"00002042",
      CH2_PIPE_TX_EQ_CFG3 => X"00060192",
      CH2_RESET_BYP_HDSHK_CFG => X"00000000",
      CH2_RESET_CFG => X"08100025",
      CH2_RESET_LOOPER_ID_CFG => X"00204060",
      CH2_RESET_LOOP_ID_CFG0 => X"00000210",
      CH2_RESET_LOOP_ID_CFG1 => X"06543210",
      CH2_RESET_LOOP_ID_CFG2 => X"00004321",
      CH2_RESET_TIME_CFG0 => X"02108401",
      CH2_RESET_TIME_CFG1 => X"02108421",
      CH2_RESET_TIME_CFG2 => X"02108421",
      CH2_RESET_TIME_CFG3 => X"85082421",
      CH2_RXOUTCLK_FREQ => 390.625000,
      CH2_RXOUTCLK_REF_FREQ => 125.000000,
      CH2_RXOUTCLK_REF_SOURCE => "HSCLK1_LCPLLGTREFCLK0",
      CH2_RX_CDR_CFG0 => X"B4000042",
      CH2_RX_CDR_CFG1 => X"60000100",
      CH2_RX_CDR_CFG2 => X"08004A69",
      CH2_RX_CDR_CFG3 => X"000B5CF6",
      CH2_RX_CDR_CFG4 => X"243C3000",
      CH2_RX_CRC_CFG0 => X"00007880",
      CH2_RX_CRC_CFG1 => X"1E1E1E1E",
      CH2_RX_CRC_CFG2 => X"1E1E1E1E",
      CH2_RX_CRC_CFG3 => X"FFFFFFFF",
      CH2_RX_CTLE_CFG0 => X"01DC0100",
      CH2_RX_CTLE_CFG1 => X"40000000",
      CH2_RX_DACI2V_CFG0 => X"04008ECA",
      CH2_RX_DATA_RATE => 8.000000,
      CH2_RX_DFE_CFG0 => X"D0025408",
      CH2_RX_ELASTIC_BUF_CFG0 => X"807C5840",
      CH2_RX_ELASTIC_BUF_CFG1 => X"00000002",
      CH2_RX_ELASTIC_BUF_CFG2 => X"00000000",
      CH2_RX_ELASTIC_BUF_CFG3 => X"9FE00000",
      CH2_RX_ELASTIC_BUF_CFG4 => X"00000000",
      CH2_RX_ELASTIC_BUF_CFG5 => X"00000000",
      CH2_RX_ELASTIC_BUF_CFG6 => X"FFF00000",
      CH2_RX_ELASTIC_BUF_CFG7 => X"04000005",
      CH2_RX_ELASTIC_BUF_CFG8 => X"001F0590",
      CH2_RX_ELASTIC_BUF_CFG9 => X"001F0590",
      CH2_RX_MISC_CFG0 => X"50000000",
      CH2_RX_OOB_CFG0 => X"2454C204",
      CH2_RX_OOB_CFG1 => X"010241C4",
      CH2_RX_PAD_CFG0 => X"00000000",
      CH2_RX_PAD_CFG1 => X"1044497A",
      CH2_RX_PCS_CFG0 => X"2835F130",
      CH2_RX_PCS_CFG1 => X"6C040BFF",
      CH2_RX_PCS_CFG2 => X"400000E1",
      CH2_RX_PCS_CFG3 => X"1C1D0F0F",
      CH2_RX_PCS_CFG4 => X"4280A002",
      CH2_RX_PHALIGN_CFG0 => X"00000003",
      CH2_RX_PHALIGN_CFG1 => X"00838000",
      CH2_RX_PHALIGN_CFG2 => X"0001CA00",
      CH2_RX_PHALIGN_CFG3 => X"00038000",
      CH2_RX_PHALIGN_CFG4 => X"0000020A",
      CH2_RX_PHALIGN_CFG5 => X"03020000",
      CH2_SIM_MODE => "FAST",
      CH2_SIM_RECEIVER_DETECT_PASS => "TRUE",
      CH2_SIM_RESET_SPEEDUP => "TRUE",
      CH2_SIM_TX_EIDLE_DRIVE_LEVEL => "Z",
      CH2_TXOUTCLK_FREQ => 390.625000,
      CH2_TXOUTCLK_REF_FREQ => 125.000000,
      CH2_TXOUTCLK_REF_SOURCE => "HSCLK1_LCPLLGTREFCLK0",
      CH2_TX_10G_CFG0 => X"00000000",
      CH2_TX_10G_CFG1 => X"40000000",
      CH2_TX_10G_CFG2 => X"00000000",
      CH2_TX_10G_CFG3 => X"00000000",
      CH2_TX_ANA_CFG0 => X"000000D0",
      CH2_TX_CRC_CFG0 => X"00007800",
      CH2_TX_CRC_CFG1 => X"1E1E1E1E",
      CH2_TX_CRC_CFG2 => X"1E1E1E1E",
      CH2_TX_CRC_CFG3 => X"FFFFFFFF",
      CH2_TX_DATA_RATE => 8.000000,
      CH2_TX_DRV_CFG0 => X"00400000",
      CH2_TX_DRV_CFG1 => X"00001800",
      CH2_TX_PCS_CFG0 => X"82600121",
      CH2_TX_PCS_CFG1 => X"2835557C",
      CH2_TX_PCS_CFG2 => X"1555F2AA",
      CH2_TX_PCS_CFG3 => X"001AAA83",
      CH2_TX_PHALIGN_CFG0 => X"00000000",
      CH2_TX_PHALIGN_CFG1 => X"00047000",
      CH2_TX_PHALIGN_CFG2 => X"00038038",
      CH2_TX_PHALIGN_CFG3 => X"00000000",
      CH2_TX_PHALIGN_CFG4 => X"180000E0",
      CH2_TX_PHALIGN_CFG5 => X"00000080",
      CH2_TX_PIPPM_CFG => X"02000000",
      CH2_TX_SER_CFG0 => X"00000000",
      CH3_ADAPT_APT_CFG => X"00000000",
      CH3_ADAPT_CAL_CFG => X"81EE6400",
      CH3_ADAPT_DFE_CFG => X"00000040",
      CH3_ADAPT_GC_CFG0 => X"00901070",
      CH3_ADAPT_GC_CFG1 => X"0AA007E0",
      CH3_ADAPT_GC_CFG2 => X"002000E8",
      CH3_ADAPT_GC_CFG3 => X"0AA003E0",
      CH3_ADAPT_GEN_CFG0 => X"00120000",
      CH3_ADAPT_GEN_CFG1 => X"00000000",
      CH3_ADAPT_GEN_CFG2 => X"87FFFFFF",
      CH3_ADAPT_GEN_CFG3 => X"10000000",
      CH3_ADAPT_H01_CFG => X"012002A0",
      CH3_ADAPT_H23_CFG => X"01A001A0",
      CH3_ADAPT_H45_CFG => X"01A001A0",
      CH3_ADAPT_H67_CFG => X"01A001A0",
      CH3_ADAPT_H89_CFG => X"01A001A0",
      CH3_ADAPT_HAB_CFG => X"01A001A0",
      CH3_ADAPT_HCD_CFG => X"01A001A0",
      CH3_ADAPT_HEF_CFG => X"01A003A0",
      CH3_ADAPT_KH_CFG0 => X"2008793F",
      CH3_ADAPT_KH_CFG1 => X"00000000",
      CH3_ADAPT_KH_CFG2 => X"000043A0",
      CH3_ADAPT_KH_CFG3 => X"00000000",
      CH3_ADAPT_KH_CFG4 => X"00007BA0",
      CH3_ADAPT_KH_CFG5 => X"00000000",
      CH3_ADAPT_KL_CFG0 => X"000080A0",
      CH3_ADAPT_KL_CFG1 => X"000043A0",
      CH3_ADAPT_LCK_CFG0 => X"00004000",
      CH3_ADAPT_LCK_CFG1 => X"00004000",
      CH3_ADAPT_LCK_CFG2 => X"00000000",
      CH3_ADAPT_LCK_CFG3 => X"00000000",
      CH3_ADAPT_LOP_CFG => X"EE000660",
      CH3_ADAPT_OS_CFG => X"80000120",
      CH3_CHCLK_ILO_CFG => X"00640033",
      CH3_CHCLK_MISC_CFG => X"F881DF1F",
      CH3_CHCLK_RSV_CFG => X"00000000",
      CH3_CHCLK_RXCAL_CFG => X"083C4000",
      CH3_CHCLK_RXCAL_CFG1 => X"00000000",
      CH3_CHCLK_RXCAL_CFG2 => X"00000000",
      CH3_CHCLK_RXPI_CFG => X"0050082C",
      CH3_CHCLK_TXCAL_CFG => X"00400020",
      CH3_CHCLK_TXPI_CFG0 => X"0047082F",
      CH3_CHL_RSV_CFG0 => X"C6800009",
      CH3_CHL_RSV_CFG1 => X"00000618",
      CH3_CHL_RSV_CFG2 => X"005F0590",
      CH3_CHL_RSV_CFG3 => X"00000000",
      CH3_CHL_RSV_CFG4 => X"00000000",
      CH3_DA_CFG => X"000A000A",
      CH3_EYESCAN_CFG0 => X"00000800",
      CH3_EYESCAN_CFG1 => X"00000000",
      CH3_EYESCAN_CFG10 => X"00000000",
      CH3_EYESCAN_CFG11 => X"00000000",
      CH3_EYESCAN_CFG12 => X"00000000",
      CH3_EYESCAN_CFG13 => X"00000000",
      CH3_EYESCAN_CFG14 => X"00000000",
      CH3_EYESCAN_CFG15 => X"00000000",
      CH3_EYESCAN_CFG16 => X"00000000",
      CH3_EYESCAN_CFG2 => X"00000000",
      CH3_EYESCAN_CFG3 => X"00000000",
      CH3_EYESCAN_CFG4 => X"00000000",
      CH3_EYESCAN_CFG5 => X"00000000",
      CH3_EYESCAN_CFG6 => X"00000000",
      CH3_EYESCAN_CFG7 => X"00000000",
      CH3_EYESCAN_CFG8 => X"00000000",
      CH3_EYESCAN_CFG9 => X"00000000",
      CH3_FABRIC_INTF_CFG0 => X"FEBFF7FB",
      CH3_FABRIC_INTF_CFG1 => X"00030400",
      CH3_FABRIC_INTF_CFG2 => X"200FFFF0",
      CH3_FABRIC_INTF_CFG3 => X"000C0000",
      CH3_FABRIC_INTF_CFG4 => X"00005000",
      CH3_FABRIC_INTF_CFG5 => X"00006402",
      CH3_INSTANTIATED => '0',
      CH3_MONITOR_CFG => X"00000000",
      CH3_PIPE_CTRL_CFG0 => X"00040060",
      CH3_PIPE_CTRL_CFG1 => X"00200293",
      CH3_PIPE_CTRL_CFG10 => X"051FFFEF",
      CH3_PIPE_CTRL_CFG2 => X"0097D38C",
      CH3_PIPE_CTRL_CFG3 => X"0018012F",
      CH3_PIPE_CTRL_CFG4 => X"40440000",
      CH3_PIPE_CTRL_CFG5 => X"A0000000",
      CH3_PIPE_CTRL_CFG6 => X"3C100064",
      CH3_PIPE_CTRL_CFG7 => X"0400A00A",
      CH3_PIPE_CTRL_CFG8 => X"02000000",
      CH3_PIPE_CTRL_CFG9 => X"00000000",
      CH3_PIPE_TX_EQ_CFG0 => X"0A756BDF",
      CH3_PIPE_TX_EQ_CFG1 => X"0912E651",
      CH3_PIPE_TX_EQ_CFG2 => X"00002042",
      CH3_PIPE_TX_EQ_CFG3 => X"00060192",
      CH3_RESET_BYP_HDSHK_CFG => X"00000000",
      CH3_RESET_CFG => X"08100025",
      CH3_RESET_LOOPER_ID_CFG => X"00204060",
      CH3_RESET_LOOP_ID_CFG0 => X"00000210",
      CH3_RESET_LOOP_ID_CFG1 => X"06543210",
      CH3_RESET_LOOP_ID_CFG2 => X"00004321",
      CH3_RESET_TIME_CFG0 => X"02108401",
      CH3_RESET_TIME_CFG1 => X"02108421",
      CH3_RESET_TIME_CFG2 => X"02108421",
      CH3_RESET_TIME_CFG3 => X"85082421",
      CH3_RXOUTCLK_FREQ => 390.625000,
      CH3_RXOUTCLK_REF_FREQ => 125.000000,
      CH3_RXOUTCLK_REF_SOURCE => "HSCLK1_LCPLLGTREFCLK0",
      CH3_RX_CDR_CFG0 => X"B4000042",
      CH3_RX_CDR_CFG1 => X"60000100",
      CH3_RX_CDR_CFG2 => X"08004A69",
      CH3_RX_CDR_CFG3 => X"000B5CF6",
      CH3_RX_CDR_CFG4 => X"243C3000",
      CH3_RX_CRC_CFG0 => X"00007880",
      CH3_RX_CRC_CFG1 => X"1E1E1E1E",
      CH3_RX_CRC_CFG2 => X"1E1E1E1E",
      CH3_RX_CRC_CFG3 => X"FFFFFFFF",
      CH3_RX_CTLE_CFG0 => X"01DC0100",
      CH3_RX_CTLE_CFG1 => X"40000000",
      CH3_RX_DACI2V_CFG0 => X"04008ECA",
      CH3_RX_DATA_RATE => 8.000000,
      CH3_RX_DFE_CFG0 => X"D0025408",
      CH3_RX_ELASTIC_BUF_CFG0 => X"807C5840",
      CH3_RX_ELASTIC_BUF_CFG1 => X"00000002",
      CH3_RX_ELASTIC_BUF_CFG2 => X"00000000",
      CH3_RX_ELASTIC_BUF_CFG3 => X"9FE00000",
      CH3_RX_ELASTIC_BUF_CFG4 => X"00000000",
      CH3_RX_ELASTIC_BUF_CFG5 => X"00000000",
      CH3_RX_ELASTIC_BUF_CFG6 => X"FFF00000",
      CH3_RX_ELASTIC_BUF_CFG7 => X"04000005",
      CH3_RX_ELASTIC_BUF_CFG8 => X"001F0590",
      CH3_RX_ELASTIC_BUF_CFG9 => X"001F0590",
      CH3_RX_MISC_CFG0 => X"50000000",
      CH3_RX_OOB_CFG0 => X"2454C204",
      CH3_RX_OOB_CFG1 => X"010241C4",
      CH3_RX_PAD_CFG0 => X"00000000",
      CH3_RX_PAD_CFG1 => X"1044497A",
      CH3_RX_PCS_CFG0 => X"2835F130",
      CH3_RX_PCS_CFG1 => X"6C040BFF",
      CH3_RX_PCS_CFG2 => X"400000E1",
      CH3_RX_PCS_CFG3 => X"1C1D0F0F",
      CH3_RX_PCS_CFG4 => X"4280A002",
      CH3_RX_PHALIGN_CFG0 => X"00000003",
      CH3_RX_PHALIGN_CFG1 => X"00838000",
      CH3_RX_PHALIGN_CFG2 => X"0001CA00",
      CH3_RX_PHALIGN_CFG3 => X"00038000",
      CH3_RX_PHALIGN_CFG4 => X"0000020A",
      CH3_RX_PHALIGN_CFG5 => X"03020000",
      CH3_SIM_MODE => "FAST",
      CH3_SIM_RECEIVER_DETECT_PASS => "TRUE",
      CH3_SIM_RESET_SPEEDUP => "TRUE",
      CH3_SIM_TX_EIDLE_DRIVE_LEVEL => "Z",
      CH3_TXOUTCLK_FREQ => 390.625000,
      CH3_TXOUTCLK_REF_FREQ => 125.000000,
      CH3_TXOUTCLK_REF_SOURCE => "HSCLK1_LCPLLGTREFCLK0",
      CH3_TX_10G_CFG0 => X"00000000",
      CH3_TX_10G_CFG1 => X"40000000",
      CH3_TX_10G_CFG2 => X"00000000",
      CH3_TX_10G_CFG3 => X"00000000",
      CH3_TX_ANA_CFG0 => X"000000D0",
      CH3_TX_CRC_CFG0 => X"00007800",
      CH3_TX_CRC_CFG1 => X"1E1E1E1E",
      CH3_TX_CRC_CFG2 => X"1E1E1E1E",
      CH3_TX_CRC_CFG3 => X"FFFFFFFF",
      CH3_TX_DATA_RATE => 8.000000,
      CH3_TX_DRV_CFG0 => X"00400000",
      CH3_TX_DRV_CFG1 => X"00001800",
      CH3_TX_PCS_CFG0 => X"82600121",
      CH3_TX_PCS_CFG1 => X"2835557C",
      CH3_TX_PCS_CFG2 => X"1555F2AA",
      CH3_TX_PCS_CFG3 => X"001AAA83",
      CH3_TX_PHALIGN_CFG0 => X"00000000",
      CH3_TX_PHALIGN_CFG1 => X"00047000",
      CH3_TX_PHALIGN_CFG2 => X"00038038",
      CH3_TX_PHALIGN_CFG3 => X"00000000",
      CH3_TX_PHALIGN_CFG4 => X"180000E0",
      CH3_TX_PHALIGN_CFG5 => X"00000080",
      CH3_TX_PIPPM_CFG => X"02000000",
      CH3_TX_SER_CFG0 => X"00000000",
      CHANNEL_CONNECTIVITY => "NONE",
      CTRL_RSV_CFG0 => X"00007818",
      CTRL_RSV_CFG1 => X"00000000",
      HS0_LCPLL_IPS_PIN_EN => '0',
      HS0_LCPLL_IPS_REFCLK_SEL => 1,
      HS0_LCPLL_REFCLK_MAP0 => B"000",
      HS0_LCPLL_REFCLK_MAP1 => B"001",
      HS0_LCPLL_REFCLK_MAP2 => B"010",
      HS0_LCPLL_REFCLK_MAP3 => B"011",
      HS0_LCPLL_REFCLK_MAP4 => B"100",
      HS0_LCPLL_REFCLK_MAP5 => B"101",
      HS0_LCPLL_REFCLK_MAP6 => B"110",
      HS0_LCPLL_REFCLK_MAP7 => B"111",
      HS0_RPLL_IPS_PIN_EN => '0',
      HS0_RPLL_IPS_REFCLK_SEL => 1,
      HS0_RPLL_REFCLK_MAP0 => B"000",
      HS0_RPLL_REFCLK_MAP1 => B"001",
      HS0_RPLL_REFCLK_MAP2 => B"010",
      HS0_RPLL_REFCLK_MAP3 => B"011",
      HS0_RPLL_REFCLK_MAP4 => B"100",
      HS0_RPLL_REFCLK_MAP5 => B"101",
      HS0_RPLL_REFCLK_MAP6 => B"110",
      HS0_RPLL_REFCLK_MAP7 => B"111",
      HS1_LCPLL_IPS_PIN_EN => '0',
      HS1_LCPLL_IPS_REFCLK_SEL => 1,
      HS1_LCPLL_REFCLK_MAP0 => B"000",
      HS1_LCPLL_REFCLK_MAP1 => B"010",
      HS1_LCPLL_REFCLK_MAP2 => B"001",
      HS1_LCPLL_REFCLK_MAP3 => B"011",
      HS1_LCPLL_REFCLK_MAP4 => B"100",
      HS1_LCPLL_REFCLK_MAP5 => B"101",
      HS1_LCPLL_REFCLK_MAP6 => B"110",
      HS1_LCPLL_REFCLK_MAP7 => B"111",
      HS1_RPLL_IPS_PIN_EN => '0',
      HS1_RPLL_IPS_REFCLK_SEL => 1,
      HS1_RPLL_REFCLK_MAP0 => B"000",
      HS1_RPLL_REFCLK_MAP1 => B"010",
      HS1_RPLL_REFCLK_MAP2 => B"001",
      HS1_RPLL_REFCLK_MAP3 => B"011",
      HS1_RPLL_REFCLK_MAP4 => B"100",
      HS1_RPLL_REFCLK_MAP5 => B"101",
      HS1_RPLL_REFCLK_MAP6 => B"110",
      HS1_RPLL_REFCLK_MAP7 => B"111",
      HSCLK0_HSDIST_CFG => X"0001001E",
      HSCLK0_INSTANTIATED => '1',
      HSCLK0_LCPLL_CFG0 => X"00403F04",
      HSCLK0_LCPLL_CFG1 => X"04184F00",
      HSCLK0_LCPLL_CFG2 => X"823C0208",
      HSCLK0_LCPLL_LGC_CFG0 => X"E5D48B10",
      HSCLK0_LCPLL_LGC_CFG1 => X"94121880",
      HSCLK0_LCPLL_LGC_CFG2 => X"00110111",
      HSCLK0_RPLL_CFG0 => X"80007FC4",
      HSCLK0_RPLL_CFG1 => X"07E23F28",
      HSCLK0_RPLL_CFG2 => X"00B323C9",
      HSCLK0_RPLL_LGC_CFG0 => X"E5D48D90",
      HSCLK0_RPLL_LGC_CFG1 => X"94121880",
      HSCLK0_RPLL_LGC_CFG2 => X"00110111",
      HSCLK0_RXRECCLK_SEL => B"00",
      HSCLK1_HSDIST_CFG => X"0000001E",
      HSCLK1_INSTANTIATED => '1',
      HSCLK1_LCPLL_CFG0 => X"00403F04",
      HSCLK1_LCPLL_CFG1 => X"04184F00",
      HSCLK1_LCPLL_CFG2 => X"82430208",
      HSCLK1_LCPLL_LGC_CFG0 => X"E5D48B10",
      HSCLK1_LCPLL_LGC_CFG1 => X"94121880",
      HSCLK1_LCPLL_LGC_CFG2 => X"00110111",
      HSCLK1_RPLL_CFG0 => X"80007FC4",
      HSCLK1_RPLL_CFG1 => X"07E23F28",
      HSCLK1_RPLL_CFG2 => X"00B323C9",
      HSCLK1_RPLL_LGC_CFG0 => X"E5D48D90",
      HSCLK1_RPLL_LGC_CFG1 => X"94121880",
      HSCLK1_RPLL_LGC_CFG2 => X"00110111",
      HSCLK1_RXRECCLK_SEL => B"00",
      MEMORY_INIT_FILE => "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0.mem",
      MST_RESET_CFG => X"1A529401",
      PIN_CFG0 => X"00884219",
      POR_CFG => X"00045B00",
      QUAD_INSTANTIATED => '1',
      QUAD_SIM_MODE => "FAST",
      QUAD_SIM_RESET_SPEEDUP => "TRUE",
      RCALBG0_CFG0 => X"000003D0",
      RCALBG0_CFG1 => X"00000040",
      RCALBG0_CFG2 => X"00000000",
      RCALBG0_CFG3 => X"80000002",
      RCALBG0_CFG4 => X"00000117",
      RCALBG0_CFG5 => X"000002B3",
      RCALBG1_CFG0 => X"000003D0",
      RCALBG1_CFG1 => X"00000040",
      RCALBG1_CFG2 => X"00000000",
      RCALBG1_CFG3 => X"80000002",
      RCALBG1_CFG4 => X"00000117",
      RCALBG1_CFG5 => X"000002B3",
      RXRSTDONE_DIST_SEL => X"00000000",
      SIM_VERSION => 2,
      STAT_NPI_REG_LIST => "3000:3004,3010:3014,3020:3024,3034:304C,3070:3098,30A8:30B4,30BC:30EC,30F4:3178,3180:3184,318C:3190,3198:31A0,31B0:31D8,31E0:31E8,31F0:3228,3230:3264,326C:3274,3280,3294:329C,32A8,32BC:32E4,32FC,3430:3444,344C,3470:3498,34A8:34B4,34BC:34EC,34F4:3578,3580:3584,358C:3590,3598:35A0,35B0:35D8,35E0:35E8,35F0:3628,3630:3664,366C:3674,3680,3694:369C,36A8,36BC:36E4,3834:383C,3848,3870:3898,38A8:38B4,38BC:38EC,38F4:3978,3980:3984,398C:3990,3998:39A0,39B0:39D8,39E0:39E8,39F0:3A28,3A30:3A64,3A6C:3A74,3A80,3A94:3A9C,3AA8,3ABC:3AE4,3AFC,3C08,3C30:3C3C,3C48:3C4C,3C70:3C98,3CA8:3CB4,3CBC:3CEC,3CF4:3D78,3D80:3D84,3D8C:3D90,3D98:3DA0,3DB0:3DD8,3DE0:3DE8,3DF0:3E28,3E30:3E64,3E6C:3E74,3E80,3E94:3E9C,3EA8,3EBC:3EE4",
      TERMPROG_CFG => X"00000000",
      TXRSTDONE_DIST_SEL => X"00000000",
      UB_CFG0 => X"73400000"
    )
        port map (
      APB3CLK => apb3clk,
      APB3PADDR(15 downto 0) => B"0000000000000000",
      APB3PENABLE => '0',
      APB3PRDATA(31) => quad_inst_n_1243,
      APB3PRDATA(30) => quad_inst_n_1244,
      APB3PRDATA(29) => quad_inst_n_1245,
      APB3PRDATA(28) => quad_inst_n_1246,
      APB3PRDATA(27) => quad_inst_n_1247,
      APB3PRDATA(26) => quad_inst_n_1248,
      APB3PRDATA(25) => quad_inst_n_1249,
      APB3PRDATA(24) => quad_inst_n_1250,
      APB3PRDATA(23) => quad_inst_n_1251,
      APB3PRDATA(22) => quad_inst_n_1252,
      APB3PRDATA(21) => quad_inst_n_1253,
      APB3PRDATA(20) => quad_inst_n_1254,
      APB3PRDATA(19) => quad_inst_n_1255,
      APB3PRDATA(18) => quad_inst_n_1256,
      APB3PRDATA(17) => quad_inst_n_1257,
      APB3PRDATA(16) => quad_inst_n_1258,
      APB3PRDATA(15) => quad_inst_n_1259,
      APB3PRDATA(14) => quad_inst_n_1260,
      APB3PRDATA(13) => quad_inst_n_1261,
      APB3PRDATA(12) => quad_inst_n_1262,
      APB3PRDATA(11) => quad_inst_n_1263,
      APB3PRDATA(10) => quad_inst_n_1264,
      APB3PRDATA(9) => quad_inst_n_1265,
      APB3PRDATA(8) => quad_inst_n_1266,
      APB3PRDATA(7) => quad_inst_n_1267,
      APB3PRDATA(6) => quad_inst_n_1268,
      APB3PRDATA(5) => quad_inst_n_1269,
      APB3PRDATA(4) => quad_inst_n_1270,
      APB3PRDATA(3) => quad_inst_n_1271,
      APB3PRDATA(2) => quad_inst_n_1272,
      APB3PRDATA(1) => quad_inst_n_1273,
      APB3PRDATA(0) => quad_inst_n_1274,
      APB3PREADY => quad_inst_n_0,
      APB3PRESETN => '1',
      APB3PSEL => '0',
      APB3PSLVERR => quad_inst_n_1,
      APB3PWDATA(31 downto 0) => B"00000000000000000000000000000000",
      APB3PWRITE => '0',
      AXISCLK => apb3clk,
      BGBYPASSB => '0',
      BGMONITORENB => '0',
      BGPDB => '0',
      BGRCALOVRD(4 downto 0) => B"00000",
      BGRCALOVRDENB => '0',
      CH0_BUFGTCE => quad_inst_n_2,
      CH0_BUFGTCEMASK(3) => quad_inst_n_1531,
      CH0_BUFGTCEMASK(2) => quad_inst_n_1532,
      CH0_BUFGTCEMASK(1) => quad_inst_n_1533,
      CH0_BUFGTCEMASK(0) => quad_inst_n_1534,
      CH0_BUFGTDIV(11) => quad_inst_n_329,
      CH0_BUFGTDIV(10) => quad_inst_n_330,
      CH0_BUFGTDIV(9) => quad_inst_n_331,
      CH0_BUFGTDIV(8) => quad_inst_n_332,
      CH0_BUFGTDIV(7) => quad_inst_n_333,
      CH0_BUFGTDIV(6) => quad_inst_n_334,
      CH0_BUFGTDIV(5) => quad_inst_n_335,
      CH0_BUFGTDIV(4) => quad_inst_n_336,
      CH0_BUFGTDIV(3) => quad_inst_n_337,
      CH0_BUFGTDIV(2) => quad_inst_n_338,
      CH0_BUFGTDIV(1) => quad_inst_n_339,
      CH0_BUFGTDIV(0) => quad_inst_n_340,
      CH0_BUFGTRST => quad_inst_n_3,
      CH0_BUFGTRSTMASK(3) => quad_inst_n_1535,
      CH0_BUFGTRSTMASK(2) => quad_inst_n_1536,
      CH0_BUFGTRSTMASK(1) => quad_inst_n_1537,
      CH0_BUFGTRSTMASK(0) => quad_inst_n_1538,
      CH0_CDRBMCDRREQ => ch0_cdrbmcdrreq,
      CH0_CDRFREQOS => ch0_cdrfreqos,
      CH0_CDRINCPCTRL => ch0_cdrincpctrl,
      CH0_CDRSTEPDIR => ch0_cdrstepdir,
      CH0_CDRSTEPSQ => ch0_cdrstepsq,
      CH0_CDRSTEPSX => ch0_cdrstepsx,
      CH0_CLKRSVD0 => '0',
      CH0_CLKRSVD1 => '0',
      CH0_DFEHOLD => ch0_dfehold,
      CH0_DFEOVRD => ch0_dfeovrd,
      CH0_DMONFIFORESET => '0',
      CH0_DMONITORCLK => '0',
      CH0_DMONITOROUT(31) => quad_inst_n_1275,
      CH0_DMONITOROUT(30) => quad_inst_n_1276,
      CH0_DMONITOROUT(29) => quad_inst_n_1277,
      CH0_DMONITOROUT(28) => quad_inst_n_1278,
      CH0_DMONITOROUT(27) => quad_inst_n_1279,
      CH0_DMONITOROUT(26) => quad_inst_n_1280,
      CH0_DMONITOROUT(25) => quad_inst_n_1281,
      CH0_DMONITOROUT(24) => quad_inst_n_1282,
      CH0_DMONITOROUT(23) => quad_inst_n_1283,
      CH0_DMONITOROUT(22) => quad_inst_n_1284,
      CH0_DMONITOROUT(21) => quad_inst_n_1285,
      CH0_DMONITOROUT(20) => quad_inst_n_1286,
      CH0_DMONITOROUT(19) => quad_inst_n_1287,
      CH0_DMONITOROUT(18) => quad_inst_n_1288,
      CH0_DMONITOROUT(17) => quad_inst_n_1289,
      CH0_DMONITOROUT(16) => quad_inst_n_1290,
      CH0_DMONITOROUT(15) => quad_inst_n_1291,
      CH0_DMONITOROUT(14) => quad_inst_n_1292,
      CH0_DMONITOROUT(13) => quad_inst_n_1293,
      CH0_DMONITOROUT(12) => quad_inst_n_1294,
      CH0_DMONITOROUT(11) => quad_inst_n_1295,
      CH0_DMONITOROUT(10) => quad_inst_n_1296,
      CH0_DMONITOROUT(9) => quad_inst_n_1297,
      CH0_DMONITOROUT(8) => quad_inst_n_1298,
      CH0_DMONITOROUT(7) => quad_inst_n_1299,
      CH0_DMONITOROUT(6) => quad_inst_n_1300,
      CH0_DMONITOROUT(5) => quad_inst_n_1301,
      CH0_DMONITOROUT(4) => quad_inst_n_1302,
      CH0_DMONITOROUT(3) => quad_inst_n_1303,
      CH0_DMONITOROUT(2) => quad_inst_n_1304,
      CH0_DMONITOROUT(1) => quad_inst_n_1305,
      CH0_DMONITOROUT(0) => quad_inst_n_1306,
      CH0_DMONITOROUTCLK => quad_inst_n_4,
      CH0_EYESCANDATAERROR => ch0_eyescandataerror,
      CH0_EYESCANRESET => ch0_eyescanreset,
      CH0_EYESCANTRIGGER => ch0_eyescantrigger,
      CH0_GTRSVD(15 downto 0) => B"0000000000000000",
      CH0_GTRXRESET => ch0_gtrxreset,
      CH0_GTTXRESET => ch0_gttxreset,
      CH0_GTYPRXN => rxn(0),
      CH0_GTYPRXP => rxp(0),
      CH0_GTYPTXN => txn(0),
      CH0_GTYPTXP => txp(0),
      CH0_HSDPPCSRESET => '0',
      CH0_ILORESET => '0',
      CH0_ILORESETDONE => quad_inst_n_8,
      CH0_ILORESETMASK => '1',
      CH0_LOOPBACK(2 downto 0) => ch0_loopback(2 downto 0),
      CH0_PCIERSTB => '1',
      CH0_PCSRSVDIN(15 downto 0) => B"0000001001000000",
      CH0_PCSRSVDOUT(15) => quad_inst_n_889,
      CH0_PCSRSVDOUT(14) => quad_inst_n_890,
      CH0_PCSRSVDOUT(13) => quad_inst_n_891,
      CH0_PCSRSVDOUT(12) => quad_inst_n_892,
      CH0_PCSRSVDOUT(11 downto 10) => ch0_pcsrsvdout_int(11 downto 10),
      CH0_PCSRSVDOUT(9) => quad_inst_n_895,
      CH0_PCSRSVDOUT(8) => quad_inst_n_896,
      CH0_PCSRSVDOUT(7) => quad_inst_n_897,
      CH0_PCSRSVDOUT(6) => quad_inst_n_898,
      CH0_PCSRSVDOUT(5) => quad_inst_n_899,
      CH0_PCSRSVDOUT(4) => quad_inst_n_900,
      CH0_PCSRSVDOUT(3) => quad_inst_n_901,
      CH0_PCSRSVDOUT(2) => quad_inst_n_902,
      CH0_PCSRSVDOUT(1) => quad_inst_n_903,
      CH0_PCSRSVDOUT(0) => quad_inst_n_904,
      CH0_PHYESMADAPTSAVE => '0',
      CH0_PHYREADY => quad_inst_n_9,
      CH0_PHYSTATUS => quad_inst_n_10,
      CH0_PINRSVDAS(15) => quad_inst_n_905,
      CH0_PINRSVDAS(14) => quad_inst_n_906,
      CH0_PINRSVDAS(13) => quad_inst_n_907,
      CH0_PINRSVDAS(12) => quad_inst_n_908,
      CH0_PINRSVDAS(11) => quad_inst_n_909,
      CH0_PINRSVDAS(10) => quad_inst_n_910,
      CH0_PINRSVDAS(9) => quad_inst_n_911,
      CH0_PINRSVDAS(8) => quad_inst_n_912,
      CH0_PINRSVDAS(7) => quad_inst_n_913,
      CH0_PINRSVDAS(6) => quad_inst_n_914,
      CH0_PINRSVDAS(5) => quad_inst_n_915,
      CH0_PINRSVDAS(4) => quad_inst_n_916,
      CH0_PINRSVDAS(3) => quad_inst_n_917,
      CH0_PINRSVDAS(2) => quad_inst_n_918,
      CH0_PINRSVDAS(1) => quad_inst_n_919,
      CH0_PINRSVDAS(0) => quad_inst_n_920,
      CH0_REFDEBUGOUT(1 downto 0) => ch0_refdebugout(1 downto 0),
      CH0_RESETEXCEPTION => quad_inst_n_11,
      CH0_RX10GSTAT(7 downto 0) => ch0_rx10gstat(7 downto 0),
      CH0_RXBUFSTATUS(2 downto 0) => ch0_rxbufstatus(2 downto 0),
      CH0_RXBYTEISALIGNED => ch0_rxbyteisaligned,
      CH0_RXBYTEREALIGN => ch0_rxbyterealign,
      CH0_RXCDRHOLD => ch0_rxcdrhold,
      CH0_RXCDRLOCK => ch0_rxcdrlock,
      CH0_RXCDROVRDEN => ch0_rxcdrovrden,
      CH0_RXCDRPHDONE => ch0_rxcdrphdone,
      CH0_RXCDRRESET => ch0_rxcdrreset,
      CH0_RXCHANBONDSEQ => ch0_rxchanbondseq,
      CH0_RXCHANISALIGNED => ch0_rxchanisaligned,
      CH0_RXCHANREALIGN => ch0_rxchanrealign,
      CH0_RXCHBONDI(4 downto 0) => ch0_rxchbondi(4 downto 0),
      CH0_RXCHBONDO(4 downto 0) => ch0_rxchbondo(4 downto 0),
      CH0_RXCLKCORCNT(1 downto 0) => ch0_rxclkcorcnt(1 downto 0),
      CH0_RXCOMINITDET => ch0_rxcominitdet,
      CH0_RXCOMMADET => ch0_rxcommadet,
      CH0_RXCOMSASDET => ch0_rxcomsasdet,
      CH0_RXCOMWAKEDET => ch0_rxcomwakedet,
      CH0_RXCTRL0(15 downto 0) => ch0_rxctrl0(15 downto 0),
      CH0_RXCTRL1(15 downto 0) => ch0_rxctrl1(15 downto 0),
      CH0_RXCTRL2(7 downto 0) => ch0_rxctrl2(7 downto 0),
      CH0_RXCTRL3(7 downto 0) => ch0_rxctrl3(7 downto 0),
      CH0_RXDAPICODEOVRDEN => ch0_rxdapicodeovrden,
      CH0_RXDAPICODERESET => ch0_rxdapicodereset,
      CH0_RXDAPIRESET => ch0_rxdapireset,
      CH0_RXDAPIRESETDONE => ch0_rxdapiresetdone,
      CH0_RXDAPIRESETMASK(1 downto 0) => ch0_rxdapiresetmask(1 downto 0),
      CH0_RXDATA(127 downto 0) => ch0_rxdata(127 downto 0),
      CH0_RXDATAVALID(1 downto 0) => ch0_rxdatavalid(1 downto 0),
      CH0_RXDEBUGPCSOUT => ch0_rxdebugpcsout,
      CH0_RXDLYALIGNERR => ch0_rxdlyalignerr,
      CH0_RXDLYALIGNPROG => ch0_rxdlyalignprog,
      CH0_RXDLYALIGNREQ => ch0_rxdlyalignreq,
      CH0_RXELECIDLE => ch0_rxelecidle,
      CH0_RXEQTRAINING => ch0_rxeqtraining,
      CH0_RXFINEALIGNDONE => ch0_rxfinealigndone,
      CH0_RXGEARBOXSLIP => ch0_rxgearboxslip,
      CH0_RXHEADER(5 downto 0) => ch0_rxheader(5 downto 0),
      CH0_RXHEADERVALID(1 downto 0) => ch0_rxheadervalid(1 downto 0),
      CH0_RXLATCLK => ch0_rxlatclk,
      CH0_RXLPMEN => ch0_rxlpmen,
      CH0_RXMLDCHAINDONE => ch0_rxmldchaindone,
      CH0_RXMLDCHAINREQ => ch0_rxmldchainreq,
      CH0_RXMLFINEALIGNREQ => ch0_rxmlfinealignreq,
      CH0_RXOOBRESET => ch0_rxoobreset,
      CH0_RXOSINTDONE => ch0_rxosintdone,
      CH0_RXOUTCLK => ch0_rxoutclk,
      CH0_RXPCSRESETMASK(4 downto 0) => ch0_rxpcsresetmask(4 downto 0),
      CH0_RXPD(1 downto 0) => ch0_rxpd(1 downto 0),
      CH0_RXPHALIGNDONE => ch0_rxphaligndone,
      CH0_RXPHALIGNERR => ch0_rxphalignerr,
      CH0_RXPHALIGNREQ => ch0_rxphalignreq,
      CH0_RXPHALIGNRESETMASK(1 downto 0) => ch0_rxphalignresetmask(1 downto 0),
      CH0_RXPHDLYPD => ch0_rxphdlypd,
      CH0_RXPHDLYRESET => ch0_rxphdlyreset,
      CH0_RXPHDLYRESETDONE => ch0_rxphdlyresetdone,
      CH0_RXPHSETINITDONE => ch0_rxphsetinitdone,
      CH0_RXPHSETINITREQ => ch0_rxphsetinitreq,
      CH0_RXPHSHIFT180 => ch0_rxphshift180,
      CH0_RXPHSHIFT180DONE => ch0_rxphshift180done,
      CH0_RXPKDET => ch0_rxpkdet,
      CH0_RXPMARESETDONE => ch0_rxpmaresetdone_int,
      CH0_RXPMARESETMASK(6 downto 0) => ch0_rxpmaresetmask(6 downto 0),
      CH0_RXPOLARITY => ch0_rxpolarity,
      CH0_RXPRBSCNTRESET => ch0_rxprbscntreset,
      CH0_RXPRBSERR => ch0_rxprbserr,
      CH0_RXPRBSLOCKED => ch0_rxprbslocked,
      CH0_RXPRBSSEL(3 downto 0) => ch0_rxprbssel(3 downto 0),
      CH0_RXPROGDIVRESET => ch0_rxprogdivreset,
      CH0_RXPROGDIVRESETDONE => ch0_rxprogdivresetdone,
      CH0_RXQPIEN => ch0_rxqpien,
      CH0_RXQPISENN => ch0_rxqpisenn,
      CH0_RXQPISENP => ch0_rxqpisenp,
      CH0_RXRATE(7 downto 0) => ch0_rxrate(7 downto 0),
      CH0_RXRESETDONE => ch0_rxresetdone_int,
      CH0_RXRESETMODE(1 downto 0) => ch0_rxresetmode(1 downto 0),
      CH0_RXSIMPLEXPHYSTATUS => ch0_rxsimplexphystatus,
      CH0_RXSLIDE => ch0_rxslide,
      CH0_RXSLIDERDY => ch0_rxsliderdy,
      CH0_RXSLIPDONE => ch0_rxslipdone,
      CH0_RXSTARTOFSEQ(1 downto 0) => ch0_rxstartofseq(1 downto 0),
      CH0_RXSTATUS(2 downto 0) => ch0_rxstatus(2 downto 0),
      CH0_RXSYNCALLIN => ch0_rxsyncallin,
      CH0_RXSYNCDONE => ch0_rxsyncdone,
      CH0_RXTERMINATION => ch0_rxtermination,
      CH0_RXUSERRDY => ch0_rxuserrdy,
      CH0_RXUSRCLK => ch0_rxusrclk,
      CH0_RXVALID => ch0_rxvalid,
      CH0_TSTCLK0 => apb3clk,
      CH0_TSTCLK1 => apb3clk,
      CH0_TX10GSTAT => ch0_tx10gstat,
      CH0_TXBUFSTATUS(1 downto 0) => ch0_txbufstatus(1 downto 0),
      CH0_TXCOMFINISH => ch0_txcomfinish,
      CH0_TXCOMINIT => ch0_txcominit,
      CH0_TXCOMSAS => ch0_txcomsas,
      CH0_TXCOMWAKE => ch0_txcomwake,
      CH0_TXCTRL0(15 downto 0) => ch0_txctrl0(15 downto 0),
      CH0_TXCTRL1(15 downto 0) => ch0_txctrl1(15 downto 0),
      CH0_TXCTRL2(7 downto 0) => ch0_txctrl2(7 downto 0),
      CH0_TXDAPICODEOVRDEN => ch0_txdapicodeovrden,
      CH0_TXDAPICODERESET => ch0_txdapicodereset,
      CH0_TXDAPIRESET => ch0_txdapireset,
      CH0_TXDAPIRESETDONE => ch0_txdapiresetdone,
      CH0_TXDAPIRESETMASK(1 downto 0) => ch0_txdapiresetmask(1 downto 0),
      CH0_TXDATA(127 downto 0) => ch0_txdata(127 downto 0),
      CH0_TXDCCDONE => ch0_txdccdone,
      CH0_TXDEBUGPCSOUT => ch0_txdebugpcsout,
      CH0_TXDEEMPH(1 downto 0) => ch0_txdeemph(1 downto 0),
      CH0_TXDETECTRX => ch0_txdetectrx,
      CH0_TXDIFFCTRL(4 downto 0) => ch0_txdiffctrl(4 downto 0),
      CH0_TXDLYALIGNERR => ch0_txdlyalignerr,
      CH0_TXDLYALIGNPROG => ch0_txdlyalignprog,
      CH0_TXDLYALIGNREQ => ch0_txdlyalignreq,
      CH0_TXELECIDLE => ch0_txelecidle,
      CH0_TXHEADER(5 downto 0) => ch0_txheader(5 downto 0),
      CH0_TXINHIBIT => ch0_txinhibit,
      CH0_TXLATCLK => ch0_txlatclk,
      CH0_TXMAINCURSOR(6 downto 0) => ch0_txmaincursor(6 downto 0),
      CH0_TXMARGIN(2 downto 0) => ch0_txmargin(2 downto 0),
      CH0_TXMLDCHAINDONE => ch0_txmldchaindone,
      CH0_TXMLDCHAINREQ => ch0_txmldchainreq,
      CH0_TXONESZEROS => ch0_txoneszeros,
      CH0_TXOUTCLK => ch0_txoutclk,
      CH0_TXPAUSEDELAYALIGN => ch0_txpausedelayalign,
      CH0_TXPCSRESETMASK => ch0_txpcsresetmask,
      CH0_TXPD(1 downto 0) => ch0_txpd(1 downto 0),
      CH0_TXPHALIGNDONE => ch0_txphaligndone,
      CH0_TXPHALIGNERR => ch0_txphalignerr,
      CH0_TXPHALIGNOUTRSVD => ch0_txphalignoutrsvd,
      CH0_TXPHALIGNREQ => ch0_txphalignreq,
      CH0_TXPHALIGNRESETMASK(1 downto 0) => ch0_txphalignresetmask(1 downto 0),
      CH0_TXPHDLYPD => ch0_txphdlypd,
      CH0_TXPHDLYRESET => ch0_txphdlyreset,
      CH0_TXPHDLYRESETDONE => ch0_txphdlyresetdone,
      CH0_TXPHDLYTSTCLK => ch0_txphdlytstclk,
      CH0_TXPHSETINITDONE => ch0_txphsetinitdone,
      CH0_TXPHSETINITREQ => ch0_txphsetinitreq,
      CH0_TXPHSHIFT180 => ch0_txphshift180,
      CH0_TXPHSHIFT180DONE => ch0_txphshift180done,
      CH0_TXPICODEOVRDEN => ch0_txpicodeovrden,
      CH0_TXPICODERESET => ch0_txpicodereset,
      CH0_TXPIPPMEN => ch0_txpippmen,
      CH0_TXPIPPMSTEPSIZE(4 downto 0) => ch0_txpippmstepsize(4 downto 0),
      CH0_TXPISOPD => ch0_txpisopd,
      CH0_TXPMARESETDONE => ch0_txpmaresetdone_int,
      CH0_TXPMARESETMASK(2 downto 0) => ch0_txpmaresetmask(2 downto 0),
      CH0_TXPOLARITY => ch0_txpolarity,
      CH0_TXPOSTCURSOR(4 downto 0) => ch0_txpostcursor(4 downto 0),
      CH0_TXPRBSFORCEERR => ch0_txprbsforceerr,
      CH0_TXPRBSSEL(3 downto 0) => ch0_txprbssel(3 downto 0),
      CH0_TXPRECURSOR(4 downto 0) => ch0_txprecursor(4 downto 0),
      CH0_TXPROGDIVRESET => ch0_txprogdivreset,
      CH0_TXPROGDIVRESETDONE => ch0_txprogdivresetdone,
      CH0_TXQPIBIASEN => ch0_txqpibiasen,
      CH0_TXQPISENN => ch0_txqpisenn,
      CH0_TXQPISENP => ch0_txqpisenp,
      CH0_TXQPIWEAKPU => ch0_txqpiweakpu,
      CH0_TXRATE(7 downto 0) => ch0_txrate(7 downto 0),
      CH0_TXRESETDONE => ch0_txresetdone_int,
      CH0_TXRESETMODE(1 downto 0) => ch0_txresetmode(1 downto 0),
      CH0_TXSEQUENCE(6 downto 0) => ch0_txsequence(6 downto 0),
      CH0_TXSIMPLEXPHYSTATUS => quad_inst_n_68,
      CH0_TXSWING => ch0_txswing,
      CH0_TXSWINGOUTHIGH => ch0_txswingouthigh,
      CH0_TXSWINGOUTLOW => ch0_txswingoutlow,
      CH0_TXSYNCALLIN => ch0_txsyncallin,
      CH0_TXSYNCDONE => ch0_txsyncdone,
      CH0_TXUSERRDY => ch0_txuserrdy,
      CH0_TXUSRCLK => ch0_txusrclk,
      CH0_XPIPE5_PIPELINE_EN => quad_inst_n_72,
      CH1_BUFGTCE => quad_inst_n_73,
      CH1_BUFGTCEMASK(3) => quad_inst_n_1539,
      CH1_BUFGTCEMASK(2) => quad_inst_n_1540,
      CH1_BUFGTCEMASK(1) => quad_inst_n_1541,
      CH1_BUFGTCEMASK(0) => quad_inst_n_1542,
      CH1_BUFGTDIV(11) => quad_inst_n_341,
      CH1_BUFGTDIV(10) => quad_inst_n_342,
      CH1_BUFGTDIV(9) => quad_inst_n_343,
      CH1_BUFGTDIV(8) => quad_inst_n_344,
      CH1_BUFGTDIV(7) => quad_inst_n_345,
      CH1_BUFGTDIV(6) => quad_inst_n_346,
      CH1_BUFGTDIV(5) => quad_inst_n_347,
      CH1_BUFGTDIV(4) => quad_inst_n_348,
      CH1_BUFGTDIV(3) => quad_inst_n_349,
      CH1_BUFGTDIV(2) => quad_inst_n_350,
      CH1_BUFGTDIV(1) => quad_inst_n_351,
      CH1_BUFGTDIV(0) => quad_inst_n_352,
      CH1_BUFGTRST => quad_inst_n_74,
      CH1_BUFGTRSTMASK(3) => quad_inst_n_1543,
      CH1_BUFGTRSTMASK(2) => quad_inst_n_1544,
      CH1_BUFGTRSTMASK(1) => quad_inst_n_1545,
      CH1_BUFGTRSTMASK(0) => quad_inst_n_1546,
      CH1_CDRBMCDRREQ => '0',
      CH1_CDRFREQOS => '0',
      CH1_CDRINCPCTRL => '0',
      CH1_CDRSTEPDIR => '0',
      CH1_CDRSTEPSQ => '0',
      CH1_CDRSTEPSX => '0',
      CH1_CLKRSVD0 => '0',
      CH1_CLKRSVD1 => '0',
      CH1_DFEHOLD => '0',
      CH1_DFEOVRD => '0',
      CH1_DMONFIFORESET => '0',
      CH1_DMONITORCLK => '0',
      CH1_DMONITOROUT(31) => quad_inst_n_1307,
      CH1_DMONITOROUT(30) => quad_inst_n_1308,
      CH1_DMONITOROUT(29) => quad_inst_n_1309,
      CH1_DMONITOROUT(28) => quad_inst_n_1310,
      CH1_DMONITOROUT(27) => quad_inst_n_1311,
      CH1_DMONITOROUT(26) => quad_inst_n_1312,
      CH1_DMONITOROUT(25) => quad_inst_n_1313,
      CH1_DMONITOROUT(24) => quad_inst_n_1314,
      CH1_DMONITOROUT(23) => quad_inst_n_1315,
      CH1_DMONITOROUT(22) => quad_inst_n_1316,
      CH1_DMONITOROUT(21) => quad_inst_n_1317,
      CH1_DMONITOROUT(20) => quad_inst_n_1318,
      CH1_DMONITOROUT(19) => quad_inst_n_1319,
      CH1_DMONITOROUT(18) => quad_inst_n_1320,
      CH1_DMONITOROUT(17) => quad_inst_n_1321,
      CH1_DMONITOROUT(16) => quad_inst_n_1322,
      CH1_DMONITOROUT(15) => quad_inst_n_1323,
      CH1_DMONITOROUT(14) => quad_inst_n_1324,
      CH1_DMONITOROUT(13) => quad_inst_n_1325,
      CH1_DMONITOROUT(12) => quad_inst_n_1326,
      CH1_DMONITOROUT(11) => quad_inst_n_1327,
      CH1_DMONITOROUT(10) => quad_inst_n_1328,
      CH1_DMONITOROUT(9) => quad_inst_n_1329,
      CH1_DMONITOROUT(8) => quad_inst_n_1330,
      CH1_DMONITOROUT(7) => quad_inst_n_1331,
      CH1_DMONITOROUT(6) => quad_inst_n_1332,
      CH1_DMONITOROUT(5) => quad_inst_n_1333,
      CH1_DMONITOROUT(4) => quad_inst_n_1334,
      CH1_DMONITOROUT(3) => quad_inst_n_1335,
      CH1_DMONITOROUT(2) => quad_inst_n_1336,
      CH1_DMONITOROUT(1) => quad_inst_n_1337,
      CH1_DMONITOROUT(0) => quad_inst_n_1338,
      CH1_DMONITOROUTCLK => quad_inst_n_75,
      CH1_EYESCANDATAERROR => quad_inst_n_76,
      CH1_EYESCANRESET => '0',
      CH1_EYESCANTRIGGER => '0',
      CH1_GTRSVD(15 downto 0) => B"0000000000000000",
      CH1_GTRXRESET => '0',
      CH1_GTTXRESET => '0',
      CH1_GTYPRXN => rxn(1),
      CH1_GTYPRXP => rxp(1),
      CH1_GTYPTXN => txn(1),
      CH1_GTYPTXP => txp(1),
      CH1_HSDPPCSRESET => '0',
      CH1_ILORESET => '0',
      CH1_ILORESETDONE => quad_inst_n_79,
      CH1_ILORESETMASK => '1',
      CH1_LOOPBACK(2 downto 0) => B"000",
      CH1_PCIERSTB => '1',
      CH1_PCSRSVDIN(15 downto 0) => B"0000001001000000",
      CH1_PCSRSVDOUT(15) => quad_inst_n_953,
      CH1_PCSRSVDOUT(14) => quad_inst_n_954,
      CH1_PCSRSVDOUT(13) => quad_inst_n_955,
      CH1_PCSRSVDOUT(12) => quad_inst_n_956,
      CH1_PCSRSVDOUT(11 downto 10) => ch1_pcsrsvdout_int(11 downto 10),
      CH1_PCSRSVDOUT(9) => quad_inst_n_959,
      CH1_PCSRSVDOUT(8) => quad_inst_n_960,
      CH1_PCSRSVDOUT(7) => quad_inst_n_961,
      CH1_PCSRSVDOUT(6) => quad_inst_n_962,
      CH1_PCSRSVDOUT(5) => quad_inst_n_963,
      CH1_PCSRSVDOUT(4) => quad_inst_n_964,
      CH1_PCSRSVDOUT(3) => quad_inst_n_965,
      CH1_PCSRSVDOUT(2) => quad_inst_n_966,
      CH1_PCSRSVDOUT(1) => quad_inst_n_967,
      CH1_PCSRSVDOUT(0) => quad_inst_n_968,
      CH1_PHYESMADAPTSAVE => '0',
      CH1_PHYREADY => quad_inst_n_80,
      CH1_PHYSTATUS => quad_inst_n_81,
      CH1_PINRSVDAS(15) => quad_inst_n_969,
      CH1_PINRSVDAS(14) => quad_inst_n_970,
      CH1_PINRSVDAS(13) => quad_inst_n_971,
      CH1_PINRSVDAS(12) => quad_inst_n_972,
      CH1_PINRSVDAS(11) => quad_inst_n_973,
      CH1_PINRSVDAS(10) => quad_inst_n_974,
      CH1_PINRSVDAS(9) => quad_inst_n_975,
      CH1_PINRSVDAS(8) => quad_inst_n_976,
      CH1_PINRSVDAS(7) => quad_inst_n_977,
      CH1_PINRSVDAS(6) => quad_inst_n_978,
      CH1_PINRSVDAS(5) => quad_inst_n_979,
      CH1_PINRSVDAS(4) => quad_inst_n_980,
      CH1_PINRSVDAS(3) => quad_inst_n_981,
      CH1_PINRSVDAS(2) => quad_inst_n_982,
      CH1_PINRSVDAS(1) => quad_inst_n_983,
      CH1_PINRSVDAS(0) => quad_inst_n_984,
      CH1_REFDEBUGOUT(1) => quad_inst_n_1173,
      CH1_REFDEBUGOUT(0) => quad_inst_n_1174,
      CH1_RESETEXCEPTION => quad_inst_n_82,
      CH1_RX10GSTAT(7) => quad_inst_n_1671,
      CH1_RX10GSTAT(6) => quad_inst_n_1672,
      CH1_RX10GSTAT(5) => quad_inst_n_1673,
      CH1_RX10GSTAT(4) => quad_inst_n_1674,
      CH1_RX10GSTAT(3) => quad_inst_n_1675,
      CH1_RX10GSTAT(2) => quad_inst_n_1676,
      CH1_RX10GSTAT(1) => quad_inst_n_1677,
      CH1_RX10GSTAT(0) => quad_inst_n_1678,
      CH1_RXBUFSTATUS(2) => quad_inst_n_1225,
      CH1_RXBUFSTATUS(1) => quad_inst_n_1226,
      CH1_RXBUFSTATUS(0) => quad_inst_n_1227,
      CH1_RXBYTEISALIGNED => quad_inst_n_83,
      CH1_RXBYTEREALIGN => quad_inst_n_84,
      CH1_RXCDRHOLD => '0',
      CH1_RXCDRLOCK => quad_inst_n_85,
      CH1_RXCDROVRDEN => '0',
      CH1_RXCDRPHDONE => quad_inst_n_86,
      CH1_RXCDRRESET => '0',
      CH1_RXCHANBONDSEQ => quad_inst_n_87,
      CH1_RXCHANISALIGNED => quad_inst_n_88,
      CH1_RXCHANREALIGN => quad_inst_n_89,
      CH1_RXCHBONDI(4 downto 0) => B"00000",
      CH1_RXCHBONDO(4) => quad_inst_n_1596,
      CH1_RXCHBONDO(3) => quad_inst_n_1597,
      CH1_RXCHBONDO(2) => quad_inst_n_1598,
      CH1_RXCHBONDO(1) => quad_inst_n_1599,
      CH1_RXCHBONDO(0) => quad_inst_n_1600,
      CH1_RXCLKCORCNT(1) => quad_inst_n_1175,
      CH1_RXCLKCORCNT(0) => quad_inst_n_1176,
      CH1_RXCOMINITDET => quad_inst_n_90,
      CH1_RXCOMMADET => quad_inst_n_91,
      CH1_RXCOMSASDET => quad_inst_n_92,
      CH1_RXCOMWAKEDET => quad_inst_n_93,
      CH1_RXCTRL0(15) => quad_inst_n_985,
      CH1_RXCTRL0(14) => quad_inst_n_986,
      CH1_RXCTRL0(13) => quad_inst_n_987,
      CH1_RXCTRL0(12) => quad_inst_n_988,
      CH1_RXCTRL0(11) => quad_inst_n_989,
      CH1_RXCTRL0(10) => quad_inst_n_990,
      CH1_RXCTRL0(9) => quad_inst_n_991,
      CH1_RXCTRL0(8) => quad_inst_n_992,
      CH1_RXCTRL0(7) => quad_inst_n_993,
      CH1_RXCTRL0(6) => quad_inst_n_994,
      CH1_RXCTRL0(5) => quad_inst_n_995,
      CH1_RXCTRL0(4) => quad_inst_n_996,
      CH1_RXCTRL0(3) => quad_inst_n_997,
      CH1_RXCTRL0(2) => quad_inst_n_998,
      CH1_RXCTRL0(1) => quad_inst_n_999,
      CH1_RXCTRL0(0) => quad_inst_n_1000,
      CH1_RXCTRL1(15) => quad_inst_n_1001,
      CH1_RXCTRL1(14) => quad_inst_n_1002,
      CH1_RXCTRL1(13) => quad_inst_n_1003,
      CH1_RXCTRL1(12) => quad_inst_n_1004,
      CH1_RXCTRL1(11) => quad_inst_n_1005,
      CH1_RXCTRL1(10) => quad_inst_n_1006,
      CH1_RXCTRL1(9) => quad_inst_n_1007,
      CH1_RXCTRL1(8) => quad_inst_n_1008,
      CH1_RXCTRL1(7) => quad_inst_n_1009,
      CH1_RXCTRL1(6) => quad_inst_n_1010,
      CH1_RXCTRL1(5) => quad_inst_n_1011,
      CH1_RXCTRL1(4) => quad_inst_n_1012,
      CH1_RXCTRL1(3) => quad_inst_n_1013,
      CH1_RXCTRL1(2) => quad_inst_n_1014,
      CH1_RXCTRL1(1) => quad_inst_n_1015,
      CH1_RXCTRL1(0) => quad_inst_n_1016,
      CH1_RXCTRL2(7) => quad_inst_n_1679,
      CH1_RXCTRL2(6) => quad_inst_n_1680,
      CH1_RXCTRL2(5) => quad_inst_n_1681,
      CH1_RXCTRL2(4) => quad_inst_n_1682,
      CH1_RXCTRL2(3) => quad_inst_n_1683,
      CH1_RXCTRL2(2) => quad_inst_n_1684,
      CH1_RXCTRL2(1) => quad_inst_n_1685,
      CH1_RXCTRL2(0) => quad_inst_n_1686,
      CH1_RXCTRL3(7) => quad_inst_n_1687,
      CH1_RXCTRL3(6) => quad_inst_n_1688,
      CH1_RXCTRL3(5) => quad_inst_n_1689,
      CH1_RXCTRL3(4) => quad_inst_n_1690,
      CH1_RXCTRL3(3) => quad_inst_n_1691,
      CH1_RXCTRL3(2) => quad_inst_n_1692,
      CH1_RXCTRL3(1) => quad_inst_n_1693,
      CH1_RXCTRL3(0) => quad_inst_n_1694,
      CH1_RXDAPICODEOVRDEN => '0',
      CH1_RXDAPICODERESET => '0',
      CH1_RXDAPIRESET => '0',
      CH1_RXDAPIRESETDONE => quad_inst_n_94,
      CH1_RXDAPIRESETMASK(1 downto 0) => B"00",
      CH1_RXDATA(127) => quad_inst_n_505,
      CH1_RXDATA(126) => quad_inst_n_506,
      CH1_RXDATA(125) => quad_inst_n_507,
      CH1_RXDATA(124) => quad_inst_n_508,
      CH1_RXDATA(123) => quad_inst_n_509,
      CH1_RXDATA(122) => quad_inst_n_510,
      CH1_RXDATA(121) => quad_inst_n_511,
      CH1_RXDATA(120) => quad_inst_n_512,
      CH1_RXDATA(119) => quad_inst_n_513,
      CH1_RXDATA(118) => quad_inst_n_514,
      CH1_RXDATA(117) => quad_inst_n_515,
      CH1_RXDATA(116) => quad_inst_n_516,
      CH1_RXDATA(115) => quad_inst_n_517,
      CH1_RXDATA(114) => quad_inst_n_518,
      CH1_RXDATA(113) => quad_inst_n_519,
      CH1_RXDATA(112) => quad_inst_n_520,
      CH1_RXDATA(111) => quad_inst_n_521,
      CH1_RXDATA(110) => quad_inst_n_522,
      CH1_RXDATA(109) => quad_inst_n_523,
      CH1_RXDATA(108) => quad_inst_n_524,
      CH1_RXDATA(107) => quad_inst_n_525,
      CH1_RXDATA(106) => quad_inst_n_526,
      CH1_RXDATA(105) => quad_inst_n_527,
      CH1_RXDATA(104) => quad_inst_n_528,
      CH1_RXDATA(103) => quad_inst_n_529,
      CH1_RXDATA(102) => quad_inst_n_530,
      CH1_RXDATA(101) => quad_inst_n_531,
      CH1_RXDATA(100) => quad_inst_n_532,
      CH1_RXDATA(99) => quad_inst_n_533,
      CH1_RXDATA(98) => quad_inst_n_534,
      CH1_RXDATA(97) => quad_inst_n_535,
      CH1_RXDATA(96) => quad_inst_n_536,
      CH1_RXDATA(95) => quad_inst_n_537,
      CH1_RXDATA(94) => quad_inst_n_538,
      CH1_RXDATA(93) => quad_inst_n_539,
      CH1_RXDATA(92) => quad_inst_n_540,
      CH1_RXDATA(91) => quad_inst_n_541,
      CH1_RXDATA(90) => quad_inst_n_542,
      CH1_RXDATA(89) => quad_inst_n_543,
      CH1_RXDATA(88) => quad_inst_n_544,
      CH1_RXDATA(87) => quad_inst_n_545,
      CH1_RXDATA(86) => quad_inst_n_546,
      CH1_RXDATA(85) => quad_inst_n_547,
      CH1_RXDATA(84) => quad_inst_n_548,
      CH1_RXDATA(83) => quad_inst_n_549,
      CH1_RXDATA(82) => quad_inst_n_550,
      CH1_RXDATA(81) => quad_inst_n_551,
      CH1_RXDATA(80) => quad_inst_n_552,
      CH1_RXDATA(79) => quad_inst_n_553,
      CH1_RXDATA(78) => quad_inst_n_554,
      CH1_RXDATA(77) => quad_inst_n_555,
      CH1_RXDATA(76) => quad_inst_n_556,
      CH1_RXDATA(75) => quad_inst_n_557,
      CH1_RXDATA(74) => quad_inst_n_558,
      CH1_RXDATA(73) => quad_inst_n_559,
      CH1_RXDATA(72) => quad_inst_n_560,
      CH1_RXDATA(71) => quad_inst_n_561,
      CH1_RXDATA(70) => quad_inst_n_562,
      CH1_RXDATA(69) => quad_inst_n_563,
      CH1_RXDATA(68) => quad_inst_n_564,
      CH1_RXDATA(67) => quad_inst_n_565,
      CH1_RXDATA(66) => quad_inst_n_566,
      CH1_RXDATA(65) => quad_inst_n_567,
      CH1_RXDATA(64) => quad_inst_n_568,
      CH1_RXDATA(63) => quad_inst_n_569,
      CH1_RXDATA(62) => quad_inst_n_570,
      CH1_RXDATA(61) => quad_inst_n_571,
      CH1_RXDATA(60) => quad_inst_n_572,
      CH1_RXDATA(59) => quad_inst_n_573,
      CH1_RXDATA(58) => quad_inst_n_574,
      CH1_RXDATA(57) => quad_inst_n_575,
      CH1_RXDATA(56) => quad_inst_n_576,
      CH1_RXDATA(55) => quad_inst_n_577,
      CH1_RXDATA(54) => quad_inst_n_578,
      CH1_RXDATA(53) => quad_inst_n_579,
      CH1_RXDATA(52) => quad_inst_n_580,
      CH1_RXDATA(51) => quad_inst_n_581,
      CH1_RXDATA(50) => quad_inst_n_582,
      CH1_RXDATA(49) => quad_inst_n_583,
      CH1_RXDATA(48) => quad_inst_n_584,
      CH1_RXDATA(47) => quad_inst_n_585,
      CH1_RXDATA(46) => quad_inst_n_586,
      CH1_RXDATA(45) => quad_inst_n_587,
      CH1_RXDATA(44) => quad_inst_n_588,
      CH1_RXDATA(43) => quad_inst_n_589,
      CH1_RXDATA(42) => quad_inst_n_590,
      CH1_RXDATA(41) => quad_inst_n_591,
      CH1_RXDATA(40) => quad_inst_n_592,
      CH1_RXDATA(39) => quad_inst_n_593,
      CH1_RXDATA(38) => quad_inst_n_594,
      CH1_RXDATA(37) => quad_inst_n_595,
      CH1_RXDATA(36) => quad_inst_n_596,
      CH1_RXDATA(35) => quad_inst_n_597,
      CH1_RXDATA(34) => quad_inst_n_598,
      CH1_RXDATA(33) => quad_inst_n_599,
      CH1_RXDATA(32) => quad_inst_n_600,
      CH1_RXDATA(31) => quad_inst_n_601,
      CH1_RXDATA(30) => quad_inst_n_602,
      CH1_RXDATA(29) => quad_inst_n_603,
      CH1_RXDATA(28) => quad_inst_n_604,
      CH1_RXDATA(27) => quad_inst_n_605,
      CH1_RXDATA(26) => quad_inst_n_606,
      CH1_RXDATA(25) => quad_inst_n_607,
      CH1_RXDATA(24) => quad_inst_n_608,
      CH1_RXDATA(23) => quad_inst_n_609,
      CH1_RXDATA(22) => quad_inst_n_610,
      CH1_RXDATA(21) => quad_inst_n_611,
      CH1_RXDATA(20) => quad_inst_n_612,
      CH1_RXDATA(19) => quad_inst_n_613,
      CH1_RXDATA(18) => quad_inst_n_614,
      CH1_RXDATA(17) => quad_inst_n_615,
      CH1_RXDATA(16) => quad_inst_n_616,
      CH1_RXDATA(15) => quad_inst_n_617,
      CH1_RXDATA(14) => quad_inst_n_618,
      CH1_RXDATA(13) => quad_inst_n_619,
      CH1_RXDATA(12) => quad_inst_n_620,
      CH1_RXDATA(11) => quad_inst_n_621,
      CH1_RXDATA(10) => quad_inst_n_622,
      CH1_RXDATA(9) => quad_inst_n_623,
      CH1_RXDATA(8) => quad_inst_n_624,
      CH1_RXDATA(7) => quad_inst_n_625,
      CH1_RXDATA(6) => quad_inst_n_626,
      CH1_RXDATA(5) => quad_inst_n_627,
      CH1_RXDATA(4) => quad_inst_n_628,
      CH1_RXDATA(3) => quad_inst_n_629,
      CH1_RXDATA(2) => quad_inst_n_630,
      CH1_RXDATA(1) => quad_inst_n_631,
      CH1_RXDATA(0) => quad_inst_n_632,
      CH1_RXDATAVALID(1) => quad_inst_n_1177,
      CH1_RXDATAVALID(0) => quad_inst_n_1178,
      CH1_RXDEBUGPCSOUT => quad_inst_n_95,
      CH1_RXDLYALIGNERR => quad_inst_n_96,
      CH1_RXDLYALIGNPROG => quad_inst_n_97,
      CH1_RXDLYALIGNREQ => '0',
      CH1_RXELECIDLE => quad_inst_n_98,
      CH1_RXEQTRAINING => '0',
      CH1_RXFINEALIGNDONE => quad_inst_n_99,
      CH1_RXGEARBOXSLIP => '0',
      CH1_RXHEADER(5) => quad_inst_n_1617,
      CH1_RXHEADER(4) => quad_inst_n_1618,
      CH1_RXHEADER(3) => quad_inst_n_1619,
      CH1_RXHEADER(2) => quad_inst_n_1620,
      CH1_RXHEADER(1) => quad_inst_n_1621,
      CH1_RXHEADER(0) => quad_inst_n_1622,
      CH1_RXHEADERVALID(1) => quad_inst_n_1179,
      CH1_RXHEADERVALID(0) => quad_inst_n_1180,
      CH1_RXLATCLK => '0',
      CH1_RXLPMEN => '0',
      CH1_RXMLDCHAINDONE => '0',
      CH1_RXMLDCHAINREQ => '0',
      CH1_RXMLFINEALIGNREQ => '0',
      CH1_RXOOBRESET => '0',
      CH1_RXOSINTDONE => quad_inst_n_100,
      CH1_RXOUTCLK => quad_inst_n_101,
      CH1_RXPCSRESETMASK(4 downto 0) => B"11111",
      CH1_RXPD(1 downto 0) => B"00",
      CH1_RXPHALIGNDONE => quad_inst_n_102,
      CH1_RXPHALIGNERR => quad_inst_n_103,
      CH1_RXPHALIGNREQ => '0',
      CH1_RXPHALIGNRESETMASK(1 downto 0) => B"11",
      CH1_RXPHDLYPD => '0',
      CH1_RXPHDLYRESET => '0',
      CH1_RXPHDLYRESETDONE => quad_inst_n_104,
      CH1_RXPHSETINITDONE => quad_inst_n_105,
      CH1_RXPHSETINITREQ => '0',
      CH1_RXPHSHIFT180 => '0',
      CH1_RXPHSHIFT180DONE => quad_inst_n_106,
      CH1_RXPKDET => quad_inst_n_107,
      CH1_RXPMARESETDONE => ch1_rxpmaresetdone_int,
      CH1_RXPMARESETMASK(6 downto 0) => B"1111111",
      CH1_RXPOLARITY => '0',
      CH1_RXPRBSCNTRESET => '0',
      CH1_RXPRBSERR => quad_inst_n_109,
      CH1_RXPRBSLOCKED => quad_inst_n_110,
      CH1_RXPRBSSEL(3 downto 0) => B"0000",
      CH1_RXPROGDIVRESET => '0',
      CH1_RXPROGDIVRESETDONE => quad_inst_n_111,
      CH1_RXQPIEN => '0',
      CH1_RXQPISENN => quad_inst_n_112,
      CH1_RXQPISENP => quad_inst_n_113,
      CH1_RXRATE(7 downto 0) => B"00000000",
      CH1_RXRESETDONE => ch1_rxresetdone_int,
      CH1_RXRESETMODE(1 downto 0) => B"00",
      CH1_RXSIMPLEXPHYSTATUS => quad_inst_n_115,
      CH1_RXSLIDE => '0',
      CH1_RXSLIDERDY => quad_inst_n_116,
      CH1_RXSLIPDONE => quad_inst_n_117,
      CH1_RXSTARTOFSEQ(1) => quad_inst_n_1181,
      CH1_RXSTARTOFSEQ(0) => quad_inst_n_1182,
      CH1_RXSTATUS(2) => quad_inst_n_1228,
      CH1_RXSTATUS(1) => quad_inst_n_1229,
      CH1_RXSTATUS(0) => quad_inst_n_1230,
      CH1_RXSYNCALLIN => '0',
      CH1_RXSYNCDONE => quad_inst_n_118,
      CH1_RXTERMINATION => '0',
      CH1_RXUSERRDY => '0',
      CH1_RXUSRCLK => '0',
      CH1_RXVALID => quad_inst_n_119,
      CH1_TSTCLK0 => apb3clk,
      CH1_TSTCLK1 => apb3clk,
      CH1_TX10GSTAT => quad_inst_n_120,
      CH1_TXBUFSTATUS(1) => quad_inst_n_1183,
      CH1_TXBUFSTATUS(0) => quad_inst_n_1184,
      CH1_TXCOMFINISH => quad_inst_n_121,
      CH1_TXCOMINIT => '0',
      CH1_TXCOMSAS => '0',
      CH1_TXCOMWAKE => '0',
      CH1_TXCTRL0(15 downto 0) => B"0000000000000000",
      CH1_TXCTRL1(15 downto 0) => B"0000000000000000",
      CH1_TXCTRL2(7 downto 0) => B"00000000",
      CH1_TXDAPICODEOVRDEN => '0',
      CH1_TXDAPICODERESET => '0',
      CH1_TXDAPIRESET => '0',
      CH1_TXDAPIRESETDONE => quad_inst_n_122,
      CH1_TXDAPIRESETMASK(1 downto 0) => B"00",
      CH1_TXDATA(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      CH1_TXDCCDONE => quad_inst_n_123,
      CH1_TXDEBUGPCSOUT => quad_inst_n_124,
      CH1_TXDEEMPH(1 downto 0) => B"00",
      CH1_TXDETECTRX => '0',
      CH1_TXDIFFCTRL(4 downto 0) => B"11001",
      CH1_TXDLYALIGNERR => quad_inst_n_125,
      CH1_TXDLYALIGNPROG => quad_inst_n_126,
      CH1_TXDLYALIGNREQ => '0',
      CH1_TXELECIDLE => '0',
      CH1_TXHEADER(5 downto 0) => B"000000",
      CH1_TXINHIBIT => '0',
      CH1_TXLATCLK => '0',
      CH1_TXMAINCURSOR(6 downto 0) => B"1001101",
      CH1_TXMARGIN(2 downto 0) => B"000",
      CH1_TXMLDCHAINDONE => '0',
      CH1_TXMLDCHAINREQ => '0',
      CH1_TXONESZEROS => '0',
      CH1_TXOUTCLK => quad_inst_n_127,
      CH1_TXPAUSEDELAYALIGN => '0',
      CH1_TXPCSRESETMASK => '1',
      CH1_TXPD(1 downto 0) => B"00",
      CH1_TXPHALIGNDONE => quad_inst_n_128,
      CH1_TXPHALIGNERR => quad_inst_n_129,
      CH1_TXPHALIGNOUTRSVD => quad_inst_n_130,
      CH1_TXPHALIGNREQ => '0',
      CH1_TXPHALIGNRESETMASK(1 downto 0) => B"11",
      CH1_TXPHDLYPD => '0',
      CH1_TXPHDLYRESET => '0',
      CH1_TXPHDLYRESETDONE => quad_inst_n_131,
      CH1_TXPHDLYTSTCLK => '0',
      CH1_TXPHSETINITDONE => quad_inst_n_132,
      CH1_TXPHSETINITREQ => '0',
      CH1_TXPHSHIFT180 => '0',
      CH1_TXPHSHIFT180DONE => quad_inst_n_133,
      CH1_TXPICODEOVRDEN => '0',
      CH1_TXPICODERESET => '0',
      CH1_TXPIPPMEN => '0',
      CH1_TXPIPPMSTEPSIZE(4 downto 0) => B"00000",
      CH1_TXPISOPD => '0',
      CH1_TXPMARESETDONE => ch1_txpmaresetdone_int,
      CH1_TXPMARESETMASK(2 downto 0) => B"111",
      CH1_TXPOLARITY => '0',
      CH1_TXPOSTCURSOR(4 downto 0) => B"00000",
      CH1_TXPRBSFORCEERR => '0',
      CH1_TXPRBSSEL(3 downto 0) => B"0000",
      CH1_TXPRECURSOR(4 downto 0) => B"00000",
      CH1_TXPROGDIVRESET => '0',
      CH1_TXPROGDIVRESETDONE => quad_inst_n_135,
      CH1_TXQPIBIASEN => '0',
      CH1_TXQPISENN => quad_inst_n_136,
      CH1_TXQPISENP => quad_inst_n_137,
      CH1_TXQPIWEAKPU => '0',
      CH1_TXRATE(7 downto 0) => B"00000000",
      CH1_TXRESETDONE => ch1_txresetdone_int,
      CH1_TXRESETMODE(1 downto 0) => B"00",
      CH1_TXSEQUENCE(6 downto 0) => B"0000000",
      CH1_TXSIMPLEXPHYSTATUS => quad_inst_n_139,
      CH1_TXSWING => '0',
      CH1_TXSWINGOUTHIGH => quad_inst_n_140,
      CH1_TXSWINGOUTLOW => quad_inst_n_141,
      CH1_TXSYNCALLIN => '0',
      CH1_TXSYNCDONE => quad_inst_n_142,
      CH1_TXUSERRDY => '0',
      CH1_TXUSRCLK => '0',
      CH1_XPIPE5_PIPELINE_EN => quad_inst_n_143,
      CH2_BUFGTCE => quad_inst_n_144,
      CH2_BUFGTCEMASK(3) => quad_inst_n_1547,
      CH2_BUFGTCEMASK(2) => quad_inst_n_1548,
      CH2_BUFGTCEMASK(1) => quad_inst_n_1549,
      CH2_BUFGTCEMASK(0) => quad_inst_n_1550,
      CH2_BUFGTDIV(11) => quad_inst_n_353,
      CH2_BUFGTDIV(10) => quad_inst_n_354,
      CH2_BUFGTDIV(9) => quad_inst_n_355,
      CH2_BUFGTDIV(8) => quad_inst_n_356,
      CH2_BUFGTDIV(7) => quad_inst_n_357,
      CH2_BUFGTDIV(6) => quad_inst_n_358,
      CH2_BUFGTDIV(5) => quad_inst_n_359,
      CH2_BUFGTDIV(4) => quad_inst_n_360,
      CH2_BUFGTDIV(3) => quad_inst_n_361,
      CH2_BUFGTDIV(2) => quad_inst_n_362,
      CH2_BUFGTDIV(1) => quad_inst_n_363,
      CH2_BUFGTDIV(0) => quad_inst_n_364,
      CH2_BUFGTRST => quad_inst_n_145,
      CH2_BUFGTRSTMASK(3) => quad_inst_n_1551,
      CH2_BUFGTRSTMASK(2) => quad_inst_n_1552,
      CH2_BUFGTRSTMASK(1) => quad_inst_n_1553,
      CH2_BUFGTRSTMASK(0) => quad_inst_n_1554,
      CH2_CDRBMCDRREQ => '0',
      CH2_CDRFREQOS => '0',
      CH2_CDRINCPCTRL => '0',
      CH2_CDRSTEPDIR => '0',
      CH2_CDRSTEPSQ => '0',
      CH2_CDRSTEPSX => '0',
      CH2_CLKRSVD0 => '0',
      CH2_CLKRSVD1 => '0',
      CH2_DFEHOLD => '0',
      CH2_DFEOVRD => '0',
      CH2_DMONFIFORESET => '0',
      CH2_DMONITORCLK => '0',
      CH2_DMONITOROUT(31) => quad_inst_n_1339,
      CH2_DMONITOROUT(30) => quad_inst_n_1340,
      CH2_DMONITOROUT(29) => quad_inst_n_1341,
      CH2_DMONITOROUT(28) => quad_inst_n_1342,
      CH2_DMONITOROUT(27) => quad_inst_n_1343,
      CH2_DMONITOROUT(26) => quad_inst_n_1344,
      CH2_DMONITOROUT(25) => quad_inst_n_1345,
      CH2_DMONITOROUT(24) => quad_inst_n_1346,
      CH2_DMONITOROUT(23) => quad_inst_n_1347,
      CH2_DMONITOROUT(22) => quad_inst_n_1348,
      CH2_DMONITOROUT(21) => quad_inst_n_1349,
      CH2_DMONITOROUT(20) => quad_inst_n_1350,
      CH2_DMONITOROUT(19) => quad_inst_n_1351,
      CH2_DMONITOROUT(18) => quad_inst_n_1352,
      CH2_DMONITOROUT(17) => quad_inst_n_1353,
      CH2_DMONITOROUT(16) => quad_inst_n_1354,
      CH2_DMONITOROUT(15) => quad_inst_n_1355,
      CH2_DMONITOROUT(14) => quad_inst_n_1356,
      CH2_DMONITOROUT(13) => quad_inst_n_1357,
      CH2_DMONITOROUT(12) => quad_inst_n_1358,
      CH2_DMONITOROUT(11) => quad_inst_n_1359,
      CH2_DMONITOROUT(10) => quad_inst_n_1360,
      CH2_DMONITOROUT(9) => quad_inst_n_1361,
      CH2_DMONITOROUT(8) => quad_inst_n_1362,
      CH2_DMONITOROUT(7) => quad_inst_n_1363,
      CH2_DMONITOROUT(6) => quad_inst_n_1364,
      CH2_DMONITOROUT(5) => quad_inst_n_1365,
      CH2_DMONITOROUT(4) => quad_inst_n_1366,
      CH2_DMONITOROUT(3) => quad_inst_n_1367,
      CH2_DMONITOROUT(2) => quad_inst_n_1368,
      CH2_DMONITOROUT(1) => quad_inst_n_1369,
      CH2_DMONITOROUT(0) => quad_inst_n_1370,
      CH2_DMONITOROUTCLK => quad_inst_n_146,
      CH2_EYESCANDATAERROR => quad_inst_n_147,
      CH2_EYESCANRESET => '0',
      CH2_EYESCANTRIGGER => '0',
      CH2_GTRSVD(15 downto 0) => B"0000000000000000",
      CH2_GTRXRESET => '0',
      CH2_GTTXRESET => '0',
      CH2_GTYPRXN => rxn(2),
      CH2_GTYPRXP => rxp(2),
      CH2_GTYPTXN => txn(2),
      CH2_GTYPTXP => txp(2),
      CH2_HSDPPCSRESET => '0',
      CH2_ILORESET => '0',
      CH2_ILORESETDONE => quad_inst_n_150,
      CH2_ILORESETMASK => '1',
      CH2_LOOPBACK(2 downto 0) => B"000",
      CH2_PCIERSTB => '1',
      CH2_PCSRSVDIN(15 downto 0) => B"0000001001000000",
      CH2_PCSRSVDOUT(15) => quad_inst_n_1017,
      CH2_PCSRSVDOUT(14) => quad_inst_n_1018,
      CH2_PCSRSVDOUT(13) => quad_inst_n_1019,
      CH2_PCSRSVDOUT(12) => quad_inst_n_1020,
      CH2_PCSRSVDOUT(11 downto 10) => ch2_pcsrsvdout_int(11 downto 10),
      CH2_PCSRSVDOUT(9) => quad_inst_n_1023,
      CH2_PCSRSVDOUT(8) => quad_inst_n_1024,
      CH2_PCSRSVDOUT(7) => quad_inst_n_1025,
      CH2_PCSRSVDOUT(6) => quad_inst_n_1026,
      CH2_PCSRSVDOUT(5) => quad_inst_n_1027,
      CH2_PCSRSVDOUT(4) => quad_inst_n_1028,
      CH2_PCSRSVDOUT(3) => quad_inst_n_1029,
      CH2_PCSRSVDOUT(2) => quad_inst_n_1030,
      CH2_PCSRSVDOUT(1) => quad_inst_n_1031,
      CH2_PCSRSVDOUT(0) => quad_inst_n_1032,
      CH2_PHYESMADAPTSAVE => '0',
      CH2_PHYREADY => quad_inst_n_151,
      CH2_PHYSTATUS => quad_inst_n_152,
      CH2_PINRSVDAS(15) => quad_inst_n_1033,
      CH2_PINRSVDAS(14) => quad_inst_n_1034,
      CH2_PINRSVDAS(13) => quad_inst_n_1035,
      CH2_PINRSVDAS(12) => quad_inst_n_1036,
      CH2_PINRSVDAS(11) => quad_inst_n_1037,
      CH2_PINRSVDAS(10) => quad_inst_n_1038,
      CH2_PINRSVDAS(9) => quad_inst_n_1039,
      CH2_PINRSVDAS(8) => quad_inst_n_1040,
      CH2_PINRSVDAS(7) => quad_inst_n_1041,
      CH2_PINRSVDAS(6) => quad_inst_n_1042,
      CH2_PINRSVDAS(5) => quad_inst_n_1043,
      CH2_PINRSVDAS(4) => quad_inst_n_1044,
      CH2_PINRSVDAS(3) => quad_inst_n_1045,
      CH2_PINRSVDAS(2) => quad_inst_n_1046,
      CH2_PINRSVDAS(1) => quad_inst_n_1047,
      CH2_PINRSVDAS(0) => quad_inst_n_1048,
      CH2_REFDEBUGOUT(1) => quad_inst_n_1185,
      CH2_REFDEBUGOUT(0) => quad_inst_n_1186,
      CH2_RESETEXCEPTION => quad_inst_n_153,
      CH2_RX10GSTAT(7) => quad_inst_n_1695,
      CH2_RX10GSTAT(6) => quad_inst_n_1696,
      CH2_RX10GSTAT(5) => quad_inst_n_1697,
      CH2_RX10GSTAT(4) => quad_inst_n_1698,
      CH2_RX10GSTAT(3) => quad_inst_n_1699,
      CH2_RX10GSTAT(2) => quad_inst_n_1700,
      CH2_RX10GSTAT(1) => quad_inst_n_1701,
      CH2_RX10GSTAT(0) => quad_inst_n_1702,
      CH2_RXBUFSTATUS(2) => quad_inst_n_1231,
      CH2_RXBUFSTATUS(1) => quad_inst_n_1232,
      CH2_RXBUFSTATUS(0) => quad_inst_n_1233,
      CH2_RXBYTEISALIGNED => quad_inst_n_154,
      CH2_RXBYTEREALIGN => quad_inst_n_155,
      CH2_RXCDRHOLD => '0',
      CH2_RXCDRLOCK => quad_inst_n_156,
      CH2_RXCDROVRDEN => '0',
      CH2_RXCDRPHDONE => quad_inst_n_157,
      CH2_RXCDRRESET => '0',
      CH2_RXCHANBONDSEQ => quad_inst_n_158,
      CH2_RXCHANISALIGNED => quad_inst_n_159,
      CH2_RXCHANREALIGN => quad_inst_n_160,
      CH2_RXCHBONDI(4 downto 0) => B"00000",
      CH2_RXCHBONDO(4) => quad_inst_n_1601,
      CH2_RXCHBONDO(3) => quad_inst_n_1602,
      CH2_RXCHBONDO(2) => quad_inst_n_1603,
      CH2_RXCHBONDO(1) => quad_inst_n_1604,
      CH2_RXCHBONDO(0) => quad_inst_n_1605,
      CH2_RXCLKCORCNT(1) => quad_inst_n_1187,
      CH2_RXCLKCORCNT(0) => quad_inst_n_1188,
      CH2_RXCOMINITDET => quad_inst_n_161,
      CH2_RXCOMMADET => quad_inst_n_162,
      CH2_RXCOMSASDET => quad_inst_n_163,
      CH2_RXCOMWAKEDET => quad_inst_n_164,
      CH2_RXCTRL0(15) => quad_inst_n_1049,
      CH2_RXCTRL0(14) => quad_inst_n_1050,
      CH2_RXCTRL0(13) => quad_inst_n_1051,
      CH2_RXCTRL0(12) => quad_inst_n_1052,
      CH2_RXCTRL0(11) => quad_inst_n_1053,
      CH2_RXCTRL0(10) => quad_inst_n_1054,
      CH2_RXCTRL0(9) => quad_inst_n_1055,
      CH2_RXCTRL0(8) => quad_inst_n_1056,
      CH2_RXCTRL0(7) => quad_inst_n_1057,
      CH2_RXCTRL0(6) => quad_inst_n_1058,
      CH2_RXCTRL0(5) => quad_inst_n_1059,
      CH2_RXCTRL0(4) => quad_inst_n_1060,
      CH2_RXCTRL0(3) => quad_inst_n_1061,
      CH2_RXCTRL0(2) => quad_inst_n_1062,
      CH2_RXCTRL0(1) => quad_inst_n_1063,
      CH2_RXCTRL0(0) => quad_inst_n_1064,
      CH2_RXCTRL1(15) => quad_inst_n_1065,
      CH2_RXCTRL1(14) => quad_inst_n_1066,
      CH2_RXCTRL1(13) => quad_inst_n_1067,
      CH2_RXCTRL1(12) => quad_inst_n_1068,
      CH2_RXCTRL1(11) => quad_inst_n_1069,
      CH2_RXCTRL1(10) => quad_inst_n_1070,
      CH2_RXCTRL1(9) => quad_inst_n_1071,
      CH2_RXCTRL1(8) => quad_inst_n_1072,
      CH2_RXCTRL1(7) => quad_inst_n_1073,
      CH2_RXCTRL1(6) => quad_inst_n_1074,
      CH2_RXCTRL1(5) => quad_inst_n_1075,
      CH2_RXCTRL1(4) => quad_inst_n_1076,
      CH2_RXCTRL1(3) => quad_inst_n_1077,
      CH2_RXCTRL1(2) => quad_inst_n_1078,
      CH2_RXCTRL1(1) => quad_inst_n_1079,
      CH2_RXCTRL1(0) => quad_inst_n_1080,
      CH2_RXCTRL2(7) => quad_inst_n_1703,
      CH2_RXCTRL2(6) => quad_inst_n_1704,
      CH2_RXCTRL2(5) => quad_inst_n_1705,
      CH2_RXCTRL2(4) => quad_inst_n_1706,
      CH2_RXCTRL2(3) => quad_inst_n_1707,
      CH2_RXCTRL2(2) => quad_inst_n_1708,
      CH2_RXCTRL2(1) => quad_inst_n_1709,
      CH2_RXCTRL2(0) => quad_inst_n_1710,
      CH2_RXCTRL3(7) => quad_inst_n_1711,
      CH2_RXCTRL3(6) => quad_inst_n_1712,
      CH2_RXCTRL3(5) => quad_inst_n_1713,
      CH2_RXCTRL3(4) => quad_inst_n_1714,
      CH2_RXCTRL3(3) => quad_inst_n_1715,
      CH2_RXCTRL3(2) => quad_inst_n_1716,
      CH2_RXCTRL3(1) => quad_inst_n_1717,
      CH2_RXCTRL3(0) => quad_inst_n_1718,
      CH2_RXDAPICODEOVRDEN => '0',
      CH2_RXDAPICODERESET => '0',
      CH2_RXDAPIRESET => '0',
      CH2_RXDAPIRESETDONE => quad_inst_n_165,
      CH2_RXDAPIRESETMASK(1 downto 0) => B"00",
      CH2_RXDATA(127) => quad_inst_n_633,
      CH2_RXDATA(126) => quad_inst_n_634,
      CH2_RXDATA(125) => quad_inst_n_635,
      CH2_RXDATA(124) => quad_inst_n_636,
      CH2_RXDATA(123) => quad_inst_n_637,
      CH2_RXDATA(122) => quad_inst_n_638,
      CH2_RXDATA(121) => quad_inst_n_639,
      CH2_RXDATA(120) => quad_inst_n_640,
      CH2_RXDATA(119) => quad_inst_n_641,
      CH2_RXDATA(118) => quad_inst_n_642,
      CH2_RXDATA(117) => quad_inst_n_643,
      CH2_RXDATA(116) => quad_inst_n_644,
      CH2_RXDATA(115) => quad_inst_n_645,
      CH2_RXDATA(114) => quad_inst_n_646,
      CH2_RXDATA(113) => quad_inst_n_647,
      CH2_RXDATA(112) => quad_inst_n_648,
      CH2_RXDATA(111) => quad_inst_n_649,
      CH2_RXDATA(110) => quad_inst_n_650,
      CH2_RXDATA(109) => quad_inst_n_651,
      CH2_RXDATA(108) => quad_inst_n_652,
      CH2_RXDATA(107) => quad_inst_n_653,
      CH2_RXDATA(106) => quad_inst_n_654,
      CH2_RXDATA(105) => quad_inst_n_655,
      CH2_RXDATA(104) => quad_inst_n_656,
      CH2_RXDATA(103) => quad_inst_n_657,
      CH2_RXDATA(102) => quad_inst_n_658,
      CH2_RXDATA(101) => quad_inst_n_659,
      CH2_RXDATA(100) => quad_inst_n_660,
      CH2_RXDATA(99) => quad_inst_n_661,
      CH2_RXDATA(98) => quad_inst_n_662,
      CH2_RXDATA(97) => quad_inst_n_663,
      CH2_RXDATA(96) => quad_inst_n_664,
      CH2_RXDATA(95) => quad_inst_n_665,
      CH2_RXDATA(94) => quad_inst_n_666,
      CH2_RXDATA(93) => quad_inst_n_667,
      CH2_RXDATA(92) => quad_inst_n_668,
      CH2_RXDATA(91) => quad_inst_n_669,
      CH2_RXDATA(90) => quad_inst_n_670,
      CH2_RXDATA(89) => quad_inst_n_671,
      CH2_RXDATA(88) => quad_inst_n_672,
      CH2_RXDATA(87) => quad_inst_n_673,
      CH2_RXDATA(86) => quad_inst_n_674,
      CH2_RXDATA(85) => quad_inst_n_675,
      CH2_RXDATA(84) => quad_inst_n_676,
      CH2_RXDATA(83) => quad_inst_n_677,
      CH2_RXDATA(82) => quad_inst_n_678,
      CH2_RXDATA(81) => quad_inst_n_679,
      CH2_RXDATA(80) => quad_inst_n_680,
      CH2_RXDATA(79) => quad_inst_n_681,
      CH2_RXDATA(78) => quad_inst_n_682,
      CH2_RXDATA(77) => quad_inst_n_683,
      CH2_RXDATA(76) => quad_inst_n_684,
      CH2_RXDATA(75) => quad_inst_n_685,
      CH2_RXDATA(74) => quad_inst_n_686,
      CH2_RXDATA(73) => quad_inst_n_687,
      CH2_RXDATA(72) => quad_inst_n_688,
      CH2_RXDATA(71) => quad_inst_n_689,
      CH2_RXDATA(70) => quad_inst_n_690,
      CH2_RXDATA(69) => quad_inst_n_691,
      CH2_RXDATA(68) => quad_inst_n_692,
      CH2_RXDATA(67) => quad_inst_n_693,
      CH2_RXDATA(66) => quad_inst_n_694,
      CH2_RXDATA(65) => quad_inst_n_695,
      CH2_RXDATA(64) => quad_inst_n_696,
      CH2_RXDATA(63) => quad_inst_n_697,
      CH2_RXDATA(62) => quad_inst_n_698,
      CH2_RXDATA(61) => quad_inst_n_699,
      CH2_RXDATA(60) => quad_inst_n_700,
      CH2_RXDATA(59) => quad_inst_n_701,
      CH2_RXDATA(58) => quad_inst_n_702,
      CH2_RXDATA(57) => quad_inst_n_703,
      CH2_RXDATA(56) => quad_inst_n_704,
      CH2_RXDATA(55) => quad_inst_n_705,
      CH2_RXDATA(54) => quad_inst_n_706,
      CH2_RXDATA(53) => quad_inst_n_707,
      CH2_RXDATA(52) => quad_inst_n_708,
      CH2_RXDATA(51) => quad_inst_n_709,
      CH2_RXDATA(50) => quad_inst_n_710,
      CH2_RXDATA(49) => quad_inst_n_711,
      CH2_RXDATA(48) => quad_inst_n_712,
      CH2_RXDATA(47) => quad_inst_n_713,
      CH2_RXDATA(46) => quad_inst_n_714,
      CH2_RXDATA(45) => quad_inst_n_715,
      CH2_RXDATA(44) => quad_inst_n_716,
      CH2_RXDATA(43) => quad_inst_n_717,
      CH2_RXDATA(42) => quad_inst_n_718,
      CH2_RXDATA(41) => quad_inst_n_719,
      CH2_RXDATA(40) => quad_inst_n_720,
      CH2_RXDATA(39) => quad_inst_n_721,
      CH2_RXDATA(38) => quad_inst_n_722,
      CH2_RXDATA(37) => quad_inst_n_723,
      CH2_RXDATA(36) => quad_inst_n_724,
      CH2_RXDATA(35) => quad_inst_n_725,
      CH2_RXDATA(34) => quad_inst_n_726,
      CH2_RXDATA(33) => quad_inst_n_727,
      CH2_RXDATA(32) => quad_inst_n_728,
      CH2_RXDATA(31) => quad_inst_n_729,
      CH2_RXDATA(30) => quad_inst_n_730,
      CH2_RXDATA(29) => quad_inst_n_731,
      CH2_RXDATA(28) => quad_inst_n_732,
      CH2_RXDATA(27) => quad_inst_n_733,
      CH2_RXDATA(26) => quad_inst_n_734,
      CH2_RXDATA(25) => quad_inst_n_735,
      CH2_RXDATA(24) => quad_inst_n_736,
      CH2_RXDATA(23) => quad_inst_n_737,
      CH2_RXDATA(22) => quad_inst_n_738,
      CH2_RXDATA(21) => quad_inst_n_739,
      CH2_RXDATA(20) => quad_inst_n_740,
      CH2_RXDATA(19) => quad_inst_n_741,
      CH2_RXDATA(18) => quad_inst_n_742,
      CH2_RXDATA(17) => quad_inst_n_743,
      CH2_RXDATA(16) => quad_inst_n_744,
      CH2_RXDATA(15) => quad_inst_n_745,
      CH2_RXDATA(14) => quad_inst_n_746,
      CH2_RXDATA(13) => quad_inst_n_747,
      CH2_RXDATA(12) => quad_inst_n_748,
      CH2_RXDATA(11) => quad_inst_n_749,
      CH2_RXDATA(10) => quad_inst_n_750,
      CH2_RXDATA(9) => quad_inst_n_751,
      CH2_RXDATA(8) => quad_inst_n_752,
      CH2_RXDATA(7) => quad_inst_n_753,
      CH2_RXDATA(6) => quad_inst_n_754,
      CH2_RXDATA(5) => quad_inst_n_755,
      CH2_RXDATA(4) => quad_inst_n_756,
      CH2_RXDATA(3) => quad_inst_n_757,
      CH2_RXDATA(2) => quad_inst_n_758,
      CH2_RXDATA(1) => quad_inst_n_759,
      CH2_RXDATA(0) => quad_inst_n_760,
      CH2_RXDATAVALID(1) => quad_inst_n_1189,
      CH2_RXDATAVALID(0) => quad_inst_n_1190,
      CH2_RXDEBUGPCSOUT => quad_inst_n_166,
      CH2_RXDLYALIGNERR => quad_inst_n_167,
      CH2_RXDLYALIGNPROG => quad_inst_n_168,
      CH2_RXDLYALIGNREQ => '0',
      CH2_RXELECIDLE => quad_inst_n_169,
      CH2_RXEQTRAINING => '0',
      CH2_RXFINEALIGNDONE => quad_inst_n_170,
      CH2_RXGEARBOXSLIP => '0',
      CH2_RXHEADER(5) => quad_inst_n_1623,
      CH2_RXHEADER(4) => quad_inst_n_1624,
      CH2_RXHEADER(3) => quad_inst_n_1625,
      CH2_RXHEADER(2) => quad_inst_n_1626,
      CH2_RXHEADER(1) => quad_inst_n_1627,
      CH2_RXHEADER(0) => quad_inst_n_1628,
      CH2_RXHEADERVALID(1) => quad_inst_n_1191,
      CH2_RXHEADERVALID(0) => quad_inst_n_1192,
      CH2_RXLATCLK => '0',
      CH2_RXLPMEN => '0',
      CH2_RXMLDCHAINDONE => '0',
      CH2_RXMLDCHAINREQ => '0',
      CH2_RXMLFINEALIGNREQ => '0',
      CH2_RXOOBRESET => '0',
      CH2_RXOSINTDONE => quad_inst_n_171,
      CH2_RXOUTCLK => quad_inst_n_172,
      CH2_RXPCSRESETMASK(4 downto 0) => B"11111",
      CH2_RXPD(1 downto 0) => B"00",
      CH2_RXPHALIGNDONE => quad_inst_n_173,
      CH2_RXPHALIGNERR => quad_inst_n_174,
      CH2_RXPHALIGNREQ => '0',
      CH2_RXPHALIGNRESETMASK(1 downto 0) => B"11",
      CH2_RXPHDLYPD => '0',
      CH2_RXPHDLYRESET => '0',
      CH2_RXPHDLYRESETDONE => quad_inst_n_175,
      CH2_RXPHSETINITDONE => quad_inst_n_176,
      CH2_RXPHSETINITREQ => '0',
      CH2_RXPHSHIFT180 => '0',
      CH2_RXPHSHIFT180DONE => quad_inst_n_177,
      CH2_RXPKDET => quad_inst_n_178,
      CH2_RXPMARESETDONE => ch2_rxpmaresetdone_int,
      CH2_RXPMARESETMASK(6 downto 0) => B"1111111",
      CH2_RXPOLARITY => '0',
      CH2_RXPRBSCNTRESET => '0',
      CH2_RXPRBSERR => quad_inst_n_180,
      CH2_RXPRBSLOCKED => quad_inst_n_181,
      CH2_RXPRBSSEL(3 downto 0) => B"0000",
      CH2_RXPROGDIVRESET => '0',
      CH2_RXPROGDIVRESETDONE => quad_inst_n_182,
      CH2_RXQPIEN => '0',
      CH2_RXQPISENN => quad_inst_n_183,
      CH2_RXQPISENP => quad_inst_n_184,
      CH2_RXRATE(7 downto 0) => B"00000000",
      CH2_RXRESETDONE => ch2_rxresetdone_int,
      CH2_RXRESETMODE(1 downto 0) => B"00",
      CH2_RXSIMPLEXPHYSTATUS => quad_inst_n_186,
      CH2_RXSLIDE => '0',
      CH2_RXSLIDERDY => quad_inst_n_187,
      CH2_RXSLIPDONE => quad_inst_n_188,
      CH2_RXSTARTOFSEQ(1) => quad_inst_n_1193,
      CH2_RXSTARTOFSEQ(0) => quad_inst_n_1194,
      CH2_RXSTATUS(2) => quad_inst_n_1234,
      CH2_RXSTATUS(1) => quad_inst_n_1235,
      CH2_RXSTATUS(0) => quad_inst_n_1236,
      CH2_RXSYNCALLIN => '0',
      CH2_RXSYNCDONE => quad_inst_n_189,
      CH2_RXTERMINATION => '0',
      CH2_RXUSERRDY => '0',
      CH2_RXUSRCLK => '0',
      CH2_RXVALID => quad_inst_n_190,
      CH2_TSTCLK0 => apb3clk,
      CH2_TSTCLK1 => apb3clk,
      CH2_TX10GSTAT => quad_inst_n_191,
      CH2_TXBUFSTATUS(1) => quad_inst_n_1195,
      CH2_TXBUFSTATUS(0) => quad_inst_n_1196,
      CH2_TXCOMFINISH => quad_inst_n_192,
      CH2_TXCOMINIT => '0',
      CH2_TXCOMSAS => '0',
      CH2_TXCOMWAKE => '0',
      CH2_TXCTRL0(15 downto 0) => B"0000000000000000",
      CH2_TXCTRL1(15 downto 0) => B"0000000000000000",
      CH2_TXCTRL2(7 downto 0) => B"00000000",
      CH2_TXDAPICODEOVRDEN => '0',
      CH2_TXDAPICODERESET => '0',
      CH2_TXDAPIRESET => '0',
      CH2_TXDAPIRESETDONE => quad_inst_n_193,
      CH2_TXDAPIRESETMASK(1 downto 0) => B"00",
      CH2_TXDATA(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      CH2_TXDCCDONE => quad_inst_n_194,
      CH2_TXDEBUGPCSOUT => quad_inst_n_195,
      CH2_TXDEEMPH(1 downto 0) => B"00",
      CH2_TXDETECTRX => '0',
      CH2_TXDIFFCTRL(4 downto 0) => B"11001",
      CH2_TXDLYALIGNERR => quad_inst_n_196,
      CH2_TXDLYALIGNPROG => quad_inst_n_197,
      CH2_TXDLYALIGNREQ => '0',
      CH2_TXELECIDLE => '0',
      CH2_TXHEADER(5 downto 0) => B"000000",
      CH2_TXINHIBIT => '0',
      CH2_TXLATCLK => '0',
      CH2_TXMAINCURSOR(6 downto 0) => B"1001101",
      CH2_TXMARGIN(2 downto 0) => B"000",
      CH2_TXMLDCHAINDONE => '0',
      CH2_TXMLDCHAINREQ => '0',
      CH2_TXONESZEROS => '0',
      CH2_TXOUTCLK => quad_inst_n_198,
      CH2_TXPAUSEDELAYALIGN => '0',
      CH2_TXPCSRESETMASK => '1',
      CH2_TXPD(1 downto 0) => B"00",
      CH2_TXPHALIGNDONE => quad_inst_n_199,
      CH2_TXPHALIGNERR => quad_inst_n_200,
      CH2_TXPHALIGNOUTRSVD => quad_inst_n_201,
      CH2_TXPHALIGNREQ => '0',
      CH2_TXPHALIGNRESETMASK(1 downto 0) => B"11",
      CH2_TXPHDLYPD => '0',
      CH2_TXPHDLYRESET => '0',
      CH2_TXPHDLYRESETDONE => quad_inst_n_202,
      CH2_TXPHDLYTSTCLK => '0',
      CH2_TXPHSETINITDONE => quad_inst_n_203,
      CH2_TXPHSETINITREQ => '0',
      CH2_TXPHSHIFT180 => '0',
      CH2_TXPHSHIFT180DONE => quad_inst_n_204,
      CH2_TXPICODEOVRDEN => '0',
      CH2_TXPICODERESET => '0',
      CH2_TXPIPPMEN => '0',
      CH2_TXPIPPMSTEPSIZE(4 downto 0) => B"00000",
      CH2_TXPISOPD => '0',
      CH2_TXPMARESETDONE => ch2_txpmaresetdone_int,
      CH2_TXPMARESETMASK(2 downto 0) => B"111",
      CH2_TXPOLARITY => '0',
      CH2_TXPOSTCURSOR(4 downto 0) => B"00000",
      CH2_TXPRBSFORCEERR => '0',
      CH2_TXPRBSSEL(3 downto 0) => B"0000",
      CH2_TXPRECURSOR(4 downto 0) => B"00000",
      CH2_TXPROGDIVRESET => '0',
      CH2_TXPROGDIVRESETDONE => quad_inst_n_206,
      CH2_TXQPIBIASEN => '0',
      CH2_TXQPISENN => quad_inst_n_207,
      CH2_TXQPISENP => quad_inst_n_208,
      CH2_TXQPIWEAKPU => '0',
      CH2_TXRATE(7 downto 0) => B"00000000",
      CH2_TXRESETDONE => ch2_txresetdone_int,
      CH2_TXRESETMODE(1 downto 0) => B"00",
      CH2_TXSEQUENCE(6 downto 0) => B"0000000",
      CH2_TXSIMPLEXPHYSTATUS => quad_inst_n_210,
      CH2_TXSWING => '0',
      CH2_TXSWINGOUTHIGH => quad_inst_n_211,
      CH2_TXSWINGOUTLOW => quad_inst_n_212,
      CH2_TXSYNCALLIN => '0',
      CH2_TXSYNCDONE => quad_inst_n_213,
      CH2_TXUSERRDY => '0',
      CH2_TXUSRCLK => '0',
      CH2_XPIPE5_PIPELINE_EN => quad_inst_n_214,
      CH3_BUFGTCE => quad_inst_n_215,
      CH3_BUFGTCEMASK(3) => quad_inst_n_1555,
      CH3_BUFGTCEMASK(2) => quad_inst_n_1556,
      CH3_BUFGTCEMASK(1) => quad_inst_n_1557,
      CH3_BUFGTCEMASK(0) => quad_inst_n_1558,
      CH3_BUFGTDIV(11) => quad_inst_n_365,
      CH3_BUFGTDIV(10) => quad_inst_n_366,
      CH3_BUFGTDIV(9) => quad_inst_n_367,
      CH3_BUFGTDIV(8) => quad_inst_n_368,
      CH3_BUFGTDIV(7) => quad_inst_n_369,
      CH3_BUFGTDIV(6) => quad_inst_n_370,
      CH3_BUFGTDIV(5) => quad_inst_n_371,
      CH3_BUFGTDIV(4) => quad_inst_n_372,
      CH3_BUFGTDIV(3) => quad_inst_n_373,
      CH3_BUFGTDIV(2) => quad_inst_n_374,
      CH3_BUFGTDIV(1) => quad_inst_n_375,
      CH3_BUFGTDIV(0) => quad_inst_n_376,
      CH3_BUFGTRST => quad_inst_n_216,
      CH3_BUFGTRSTMASK(3) => quad_inst_n_1559,
      CH3_BUFGTRSTMASK(2) => quad_inst_n_1560,
      CH3_BUFGTRSTMASK(1) => quad_inst_n_1561,
      CH3_BUFGTRSTMASK(0) => quad_inst_n_1562,
      CH3_CDRBMCDRREQ => '0',
      CH3_CDRFREQOS => '0',
      CH3_CDRINCPCTRL => '0',
      CH3_CDRSTEPDIR => '0',
      CH3_CDRSTEPSQ => '0',
      CH3_CDRSTEPSX => '0',
      CH3_CLKRSVD0 => '0',
      CH3_CLKRSVD1 => '0',
      CH3_DFEHOLD => '0',
      CH3_DFEOVRD => '0',
      CH3_DMONFIFORESET => '0',
      CH3_DMONITORCLK => '0',
      CH3_DMONITOROUT(31) => quad_inst_n_1371,
      CH3_DMONITOROUT(30) => quad_inst_n_1372,
      CH3_DMONITOROUT(29) => quad_inst_n_1373,
      CH3_DMONITOROUT(28) => quad_inst_n_1374,
      CH3_DMONITOROUT(27) => quad_inst_n_1375,
      CH3_DMONITOROUT(26) => quad_inst_n_1376,
      CH3_DMONITOROUT(25) => quad_inst_n_1377,
      CH3_DMONITOROUT(24) => quad_inst_n_1378,
      CH3_DMONITOROUT(23) => quad_inst_n_1379,
      CH3_DMONITOROUT(22) => quad_inst_n_1380,
      CH3_DMONITOROUT(21) => quad_inst_n_1381,
      CH3_DMONITOROUT(20) => quad_inst_n_1382,
      CH3_DMONITOROUT(19) => quad_inst_n_1383,
      CH3_DMONITOROUT(18) => quad_inst_n_1384,
      CH3_DMONITOROUT(17) => quad_inst_n_1385,
      CH3_DMONITOROUT(16) => quad_inst_n_1386,
      CH3_DMONITOROUT(15) => quad_inst_n_1387,
      CH3_DMONITOROUT(14) => quad_inst_n_1388,
      CH3_DMONITOROUT(13) => quad_inst_n_1389,
      CH3_DMONITOROUT(12) => quad_inst_n_1390,
      CH3_DMONITOROUT(11) => quad_inst_n_1391,
      CH3_DMONITOROUT(10) => quad_inst_n_1392,
      CH3_DMONITOROUT(9) => quad_inst_n_1393,
      CH3_DMONITOROUT(8) => quad_inst_n_1394,
      CH3_DMONITOROUT(7) => quad_inst_n_1395,
      CH3_DMONITOROUT(6) => quad_inst_n_1396,
      CH3_DMONITOROUT(5) => quad_inst_n_1397,
      CH3_DMONITOROUT(4) => quad_inst_n_1398,
      CH3_DMONITOROUT(3) => quad_inst_n_1399,
      CH3_DMONITOROUT(2) => quad_inst_n_1400,
      CH3_DMONITOROUT(1) => quad_inst_n_1401,
      CH3_DMONITOROUT(0) => quad_inst_n_1402,
      CH3_DMONITOROUTCLK => quad_inst_n_217,
      CH3_EYESCANDATAERROR => quad_inst_n_218,
      CH3_EYESCANRESET => '0',
      CH3_EYESCANTRIGGER => '0',
      CH3_GTRSVD(15 downto 0) => B"0000000000000000",
      CH3_GTRXRESET => '0',
      CH3_GTTXRESET => '0',
      CH3_GTYPRXN => rxn(3),
      CH3_GTYPRXP => rxp(3),
      CH3_GTYPTXN => txn(3),
      CH3_GTYPTXP => txp(3),
      CH3_HSDPPCSRESET => '0',
      CH3_ILORESET => '0',
      CH3_ILORESETDONE => quad_inst_n_221,
      CH3_ILORESETMASK => '1',
      CH3_LOOPBACK(2 downto 0) => B"000",
      CH3_PCIERSTB => '1',
      CH3_PCSRSVDIN(15 downto 0) => B"0000001001000000",
      CH3_PCSRSVDOUT(15) => quad_inst_n_1081,
      CH3_PCSRSVDOUT(14) => quad_inst_n_1082,
      CH3_PCSRSVDOUT(13) => quad_inst_n_1083,
      CH3_PCSRSVDOUT(12) => quad_inst_n_1084,
      CH3_PCSRSVDOUT(11 downto 10) => ch3_pcsrsvdout_int(11 downto 10),
      CH3_PCSRSVDOUT(9) => quad_inst_n_1087,
      CH3_PCSRSVDOUT(8) => quad_inst_n_1088,
      CH3_PCSRSVDOUT(7) => quad_inst_n_1089,
      CH3_PCSRSVDOUT(6) => quad_inst_n_1090,
      CH3_PCSRSVDOUT(5) => quad_inst_n_1091,
      CH3_PCSRSVDOUT(4) => quad_inst_n_1092,
      CH3_PCSRSVDOUT(3) => quad_inst_n_1093,
      CH3_PCSRSVDOUT(2) => quad_inst_n_1094,
      CH3_PCSRSVDOUT(1) => quad_inst_n_1095,
      CH3_PCSRSVDOUT(0) => quad_inst_n_1096,
      CH3_PHYESMADAPTSAVE => '0',
      CH3_PHYREADY => quad_inst_n_222,
      CH3_PHYSTATUS => quad_inst_n_223,
      CH3_PINRSVDAS(15) => quad_inst_n_1097,
      CH3_PINRSVDAS(14) => quad_inst_n_1098,
      CH3_PINRSVDAS(13) => quad_inst_n_1099,
      CH3_PINRSVDAS(12) => quad_inst_n_1100,
      CH3_PINRSVDAS(11) => quad_inst_n_1101,
      CH3_PINRSVDAS(10) => quad_inst_n_1102,
      CH3_PINRSVDAS(9) => quad_inst_n_1103,
      CH3_PINRSVDAS(8) => quad_inst_n_1104,
      CH3_PINRSVDAS(7) => quad_inst_n_1105,
      CH3_PINRSVDAS(6) => quad_inst_n_1106,
      CH3_PINRSVDAS(5) => quad_inst_n_1107,
      CH3_PINRSVDAS(4) => quad_inst_n_1108,
      CH3_PINRSVDAS(3) => quad_inst_n_1109,
      CH3_PINRSVDAS(2) => quad_inst_n_1110,
      CH3_PINRSVDAS(1) => quad_inst_n_1111,
      CH3_PINRSVDAS(0) => quad_inst_n_1112,
      CH3_REFDEBUGOUT(1) => quad_inst_n_1197,
      CH3_REFDEBUGOUT(0) => quad_inst_n_1198,
      CH3_RESETEXCEPTION => quad_inst_n_224,
      CH3_RX10GSTAT(7) => quad_inst_n_1719,
      CH3_RX10GSTAT(6) => quad_inst_n_1720,
      CH3_RX10GSTAT(5) => quad_inst_n_1721,
      CH3_RX10GSTAT(4) => quad_inst_n_1722,
      CH3_RX10GSTAT(3) => quad_inst_n_1723,
      CH3_RX10GSTAT(2) => quad_inst_n_1724,
      CH3_RX10GSTAT(1) => quad_inst_n_1725,
      CH3_RX10GSTAT(0) => quad_inst_n_1726,
      CH3_RXBUFSTATUS(2) => quad_inst_n_1237,
      CH3_RXBUFSTATUS(1) => quad_inst_n_1238,
      CH3_RXBUFSTATUS(0) => quad_inst_n_1239,
      CH3_RXBYTEISALIGNED => quad_inst_n_225,
      CH3_RXBYTEREALIGN => quad_inst_n_226,
      CH3_RXCDRHOLD => '0',
      CH3_RXCDRLOCK => quad_inst_n_227,
      CH3_RXCDROVRDEN => '0',
      CH3_RXCDRPHDONE => quad_inst_n_228,
      CH3_RXCDRRESET => '0',
      CH3_RXCHANBONDSEQ => quad_inst_n_229,
      CH3_RXCHANISALIGNED => quad_inst_n_230,
      CH3_RXCHANREALIGN => quad_inst_n_231,
      CH3_RXCHBONDI(4 downto 0) => B"00000",
      CH3_RXCHBONDO(4) => quad_inst_n_1606,
      CH3_RXCHBONDO(3) => quad_inst_n_1607,
      CH3_RXCHBONDO(2) => quad_inst_n_1608,
      CH3_RXCHBONDO(1) => quad_inst_n_1609,
      CH3_RXCHBONDO(0) => quad_inst_n_1610,
      CH3_RXCLKCORCNT(1) => quad_inst_n_1199,
      CH3_RXCLKCORCNT(0) => quad_inst_n_1200,
      CH3_RXCOMINITDET => quad_inst_n_232,
      CH3_RXCOMMADET => quad_inst_n_233,
      CH3_RXCOMSASDET => quad_inst_n_234,
      CH3_RXCOMWAKEDET => quad_inst_n_235,
      CH3_RXCTRL0(15) => quad_inst_n_1113,
      CH3_RXCTRL0(14) => quad_inst_n_1114,
      CH3_RXCTRL0(13) => quad_inst_n_1115,
      CH3_RXCTRL0(12) => quad_inst_n_1116,
      CH3_RXCTRL0(11) => quad_inst_n_1117,
      CH3_RXCTRL0(10) => quad_inst_n_1118,
      CH3_RXCTRL0(9) => quad_inst_n_1119,
      CH3_RXCTRL0(8) => quad_inst_n_1120,
      CH3_RXCTRL0(7) => quad_inst_n_1121,
      CH3_RXCTRL0(6) => quad_inst_n_1122,
      CH3_RXCTRL0(5) => quad_inst_n_1123,
      CH3_RXCTRL0(4) => quad_inst_n_1124,
      CH3_RXCTRL0(3) => quad_inst_n_1125,
      CH3_RXCTRL0(2) => quad_inst_n_1126,
      CH3_RXCTRL0(1) => quad_inst_n_1127,
      CH3_RXCTRL0(0) => quad_inst_n_1128,
      CH3_RXCTRL1(15) => quad_inst_n_1129,
      CH3_RXCTRL1(14) => quad_inst_n_1130,
      CH3_RXCTRL1(13) => quad_inst_n_1131,
      CH3_RXCTRL1(12) => quad_inst_n_1132,
      CH3_RXCTRL1(11) => quad_inst_n_1133,
      CH3_RXCTRL1(10) => quad_inst_n_1134,
      CH3_RXCTRL1(9) => quad_inst_n_1135,
      CH3_RXCTRL1(8) => quad_inst_n_1136,
      CH3_RXCTRL1(7) => quad_inst_n_1137,
      CH3_RXCTRL1(6) => quad_inst_n_1138,
      CH3_RXCTRL1(5) => quad_inst_n_1139,
      CH3_RXCTRL1(4) => quad_inst_n_1140,
      CH3_RXCTRL1(3) => quad_inst_n_1141,
      CH3_RXCTRL1(2) => quad_inst_n_1142,
      CH3_RXCTRL1(1) => quad_inst_n_1143,
      CH3_RXCTRL1(0) => quad_inst_n_1144,
      CH3_RXCTRL2(7) => quad_inst_n_1727,
      CH3_RXCTRL2(6) => quad_inst_n_1728,
      CH3_RXCTRL2(5) => quad_inst_n_1729,
      CH3_RXCTRL2(4) => quad_inst_n_1730,
      CH3_RXCTRL2(3) => quad_inst_n_1731,
      CH3_RXCTRL2(2) => quad_inst_n_1732,
      CH3_RXCTRL2(1) => quad_inst_n_1733,
      CH3_RXCTRL2(0) => quad_inst_n_1734,
      CH3_RXCTRL3(7) => quad_inst_n_1735,
      CH3_RXCTRL3(6) => quad_inst_n_1736,
      CH3_RXCTRL3(5) => quad_inst_n_1737,
      CH3_RXCTRL3(4) => quad_inst_n_1738,
      CH3_RXCTRL3(3) => quad_inst_n_1739,
      CH3_RXCTRL3(2) => quad_inst_n_1740,
      CH3_RXCTRL3(1) => quad_inst_n_1741,
      CH3_RXCTRL3(0) => quad_inst_n_1742,
      CH3_RXDAPICODEOVRDEN => '0',
      CH3_RXDAPICODERESET => '0',
      CH3_RXDAPIRESET => '0',
      CH3_RXDAPIRESETDONE => quad_inst_n_236,
      CH3_RXDAPIRESETMASK(1 downto 0) => B"00",
      CH3_RXDATA(127) => quad_inst_n_761,
      CH3_RXDATA(126) => quad_inst_n_762,
      CH3_RXDATA(125) => quad_inst_n_763,
      CH3_RXDATA(124) => quad_inst_n_764,
      CH3_RXDATA(123) => quad_inst_n_765,
      CH3_RXDATA(122) => quad_inst_n_766,
      CH3_RXDATA(121) => quad_inst_n_767,
      CH3_RXDATA(120) => quad_inst_n_768,
      CH3_RXDATA(119) => quad_inst_n_769,
      CH3_RXDATA(118) => quad_inst_n_770,
      CH3_RXDATA(117) => quad_inst_n_771,
      CH3_RXDATA(116) => quad_inst_n_772,
      CH3_RXDATA(115) => quad_inst_n_773,
      CH3_RXDATA(114) => quad_inst_n_774,
      CH3_RXDATA(113) => quad_inst_n_775,
      CH3_RXDATA(112) => quad_inst_n_776,
      CH3_RXDATA(111) => quad_inst_n_777,
      CH3_RXDATA(110) => quad_inst_n_778,
      CH3_RXDATA(109) => quad_inst_n_779,
      CH3_RXDATA(108) => quad_inst_n_780,
      CH3_RXDATA(107) => quad_inst_n_781,
      CH3_RXDATA(106) => quad_inst_n_782,
      CH3_RXDATA(105) => quad_inst_n_783,
      CH3_RXDATA(104) => quad_inst_n_784,
      CH3_RXDATA(103) => quad_inst_n_785,
      CH3_RXDATA(102) => quad_inst_n_786,
      CH3_RXDATA(101) => quad_inst_n_787,
      CH3_RXDATA(100) => quad_inst_n_788,
      CH3_RXDATA(99) => quad_inst_n_789,
      CH3_RXDATA(98) => quad_inst_n_790,
      CH3_RXDATA(97) => quad_inst_n_791,
      CH3_RXDATA(96) => quad_inst_n_792,
      CH3_RXDATA(95) => quad_inst_n_793,
      CH3_RXDATA(94) => quad_inst_n_794,
      CH3_RXDATA(93) => quad_inst_n_795,
      CH3_RXDATA(92) => quad_inst_n_796,
      CH3_RXDATA(91) => quad_inst_n_797,
      CH3_RXDATA(90) => quad_inst_n_798,
      CH3_RXDATA(89) => quad_inst_n_799,
      CH3_RXDATA(88) => quad_inst_n_800,
      CH3_RXDATA(87) => quad_inst_n_801,
      CH3_RXDATA(86) => quad_inst_n_802,
      CH3_RXDATA(85) => quad_inst_n_803,
      CH3_RXDATA(84) => quad_inst_n_804,
      CH3_RXDATA(83) => quad_inst_n_805,
      CH3_RXDATA(82) => quad_inst_n_806,
      CH3_RXDATA(81) => quad_inst_n_807,
      CH3_RXDATA(80) => quad_inst_n_808,
      CH3_RXDATA(79) => quad_inst_n_809,
      CH3_RXDATA(78) => quad_inst_n_810,
      CH3_RXDATA(77) => quad_inst_n_811,
      CH3_RXDATA(76) => quad_inst_n_812,
      CH3_RXDATA(75) => quad_inst_n_813,
      CH3_RXDATA(74) => quad_inst_n_814,
      CH3_RXDATA(73) => quad_inst_n_815,
      CH3_RXDATA(72) => quad_inst_n_816,
      CH3_RXDATA(71) => quad_inst_n_817,
      CH3_RXDATA(70) => quad_inst_n_818,
      CH3_RXDATA(69) => quad_inst_n_819,
      CH3_RXDATA(68) => quad_inst_n_820,
      CH3_RXDATA(67) => quad_inst_n_821,
      CH3_RXDATA(66) => quad_inst_n_822,
      CH3_RXDATA(65) => quad_inst_n_823,
      CH3_RXDATA(64) => quad_inst_n_824,
      CH3_RXDATA(63) => quad_inst_n_825,
      CH3_RXDATA(62) => quad_inst_n_826,
      CH3_RXDATA(61) => quad_inst_n_827,
      CH3_RXDATA(60) => quad_inst_n_828,
      CH3_RXDATA(59) => quad_inst_n_829,
      CH3_RXDATA(58) => quad_inst_n_830,
      CH3_RXDATA(57) => quad_inst_n_831,
      CH3_RXDATA(56) => quad_inst_n_832,
      CH3_RXDATA(55) => quad_inst_n_833,
      CH3_RXDATA(54) => quad_inst_n_834,
      CH3_RXDATA(53) => quad_inst_n_835,
      CH3_RXDATA(52) => quad_inst_n_836,
      CH3_RXDATA(51) => quad_inst_n_837,
      CH3_RXDATA(50) => quad_inst_n_838,
      CH3_RXDATA(49) => quad_inst_n_839,
      CH3_RXDATA(48) => quad_inst_n_840,
      CH3_RXDATA(47) => quad_inst_n_841,
      CH3_RXDATA(46) => quad_inst_n_842,
      CH3_RXDATA(45) => quad_inst_n_843,
      CH3_RXDATA(44) => quad_inst_n_844,
      CH3_RXDATA(43) => quad_inst_n_845,
      CH3_RXDATA(42) => quad_inst_n_846,
      CH3_RXDATA(41) => quad_inst_n_847,
      CH3_RXDATA(40) => quad_inst_n_848,
      CH3_RXDATA(39) => quad_inst_n_849,
      CH3_RXDATA(38) => quad_inst_n_850,
      CH3_RXDATA(37) => quad_inst_n_851,
      CH3_RXDATA(36) => quad_inst_n_852,
      CH3_RXDATA(35) => quad_inst_n_853,
      CH3_RXDATA(34) => quad_inst_n_854,
      CH3_RXDATA(33) => quad_inst_n_855,
      CH3_RXDATA(32) => quad_inst_n_856,
      CH3_RXDATA(31) => quad_inst_n_857,
      CH3_RXDATA(30) => quad_inst_n_858,
      CH3_RXDATA(29) => quad_inst_n_859,
      CH3_RXDATA(28) => quad_inst_n_860,
      CH3_RXDATA(27) => quad_inst_n_861,
      CH3_RXDATA(26) => quad_inst_n_862,
      CH3_RXDATA(25) => quad_inst_n_863,
      CH3_RXDATA(24) => quad_inst_n_864,
      CH3_RXDATA(23) => quad_inst_n_865,
      CH3_RXDATA(22) => quad_inst_n_866,
      CH3_RXDATA(21) => quad_inst_n_867,
      CH3_RXDATA(20) => quad_inst_n_868,
      CH3_RXDATA(19) => quad_inst_n_869,
      CH3_RXDATA(18) => quad_inst_n_870,
      CH3_RXDATA(17) => quad_inst_n_871,
      CH3_RXDATA(16) => quad_inst_n_872,
      CH3_RXDATA(15) => quad_inst_n_873,
      CH3_RXDATA(14) => quad_inst_n_874,
      CH3_RXDATA(13) => quad_inst_n_875,
      CH3_RXDATA(12) => quad_inst_n_876,
      CH3_RXDATA(11) => quad_inst_n_877,
      CH3_RXDATA(10) => quad_inst_n_878,
      CH3_RXDATA(9) => quad_inst_n_879,
      CH3_RXDATA(8) => quad_inst_n_880,
      CH3_RXDATA(7) => quad_inst_n_881,
      CH3_RXDATA(6) => quad_inst_n_882,
      CH3_RXDATA(5) => quad_inst_n_883,
      CH3_RXDATA(4) => quad_inst_n_884,
      CH3_RXDATA(3) => quad_inst_n_885,
      CH3_RXDATA(2) => quad_inst_n_886,
      CH3_RXDATA(1) => quad_inst_n_887,
      CH3_RXDATA(0) => quad_inst_n_888,
      CH3_RXDATAVALID(1) => quad_inst_n_1201,
      CH3_RXDATAVALID(0) => quad_inst_n_1202,
      CH3_RXDEBUGPCSOUT => quad_inst_n_237,
      CH3_RXDLYALIGNERR => quad_inst_n_238,
      CH3_RXDLYALIGNPROG => quad_inst_n_239,
      CH3_RXDLYALIGNREQ => '0',
      CH3_RXELECIDLE => quad_inst_n_240,
      CH3_RXEQTRAINING => '0',
      CH3_RXFINEALIGNDONE => quad_inst_n_241,
      CH3_RXGEARBOXSLIP => '0',
      CH3_RXHEADER(5) => quad_inst_n_1629,
      CH3_RXHEADER(4) => quad_inst_n_1630,
      CH3_RXHEADER(3) => quad_inst_n_1631,
      CH3_RXHEADER(2) => quad_inst_n_1632,
      CH3_RXHEADER(1) => quad_inst_n_1633,
      CH3_RXHEADER(0) => quad_inst_n_1634,
      CH3_RXHEADERVALID(1) => quad_inst_n_1203,
      CH3_RXHEADERVALID(0) => quad_inst_n_1204,
      CH3_RXLATCLK => '0',
      CH3_RXLPMEN => '0',
      CH3_RXMLDCHAINDONE => '0',
      CH3_RXMLDCHAINREQ => '0',
      CH3_RXMLFINEALIGNREQ => '0',
      CH3_RXOOBRESET => '0',
      CH3_RXOSINTDONE => quad_inst_n_242,
      CH3_RXOUTCLK => quad_inst_n_243,
      CH3_RXPCSRESETMASK(4 downto 0) => B"11111",
      CH3_RXPD(1 downto 0) => B"00",
      CH3_RXPHALIGNDONE => quad_inst_n_244,
      CH3_RXPHALIGNERR => quad_inst_n_245,
      CH3_RXPHALIGNREQ => '0',
      CH3_RXPHALIGNRESETMASK(1 downto 0) => B"11",
      CH3_RXPHDLYPD => '0',
      CH3_RXPHDLYRESET => '0',
      CH3_RXPHDLYRESETDONE => quad_inst_n_246,
      CH3_RXPHSETINITDONE => quad_inst_n_247,
      CH3_RXPHSETINITREQ => '0',
      CH3_RXPHSHIFT180 => '0',
      CH3_RXPHSHIFT180DONE => quad_inst_n_248,
      CH3_RXPKDET => quad_inst_n_249,
      CH3_RXPMARESETDONE => ch3_rxpmaresetdone_int,
      CH3_RXPMARESETMASK(6 downto 0) => B"1111111",
      CH3_RXPOLARITY => '0',
      CH3_RXPRBSCNTRESET => '0',
      CH3_RXPRBSERR => quad_inst_n_251,
      CH3_RXPRBSLOCKED => quad_inst_n_252,
      CH3_RXPRBSSEL(3 downto 0) => B"0000",
      CH3_RXPROGDIVRESET => '0',
      CH3_RXPROGDIVRESETDONE => quad_inst_n_253,
      CH3_RXQPIEN => '0',
      CH3_RXQPISENN => quad_inst_n_254,
      CH3_RXQPISENP => quad_inst_n_255,
      CH3_RXRATE(7 downto 0) => B"00000000",
      CH3_RXRESETDONE => ch3_rxresetdone_int,
      CH3_RXRESETMODE(1 downto 0) => B"00",
      CH3_RXSIMPLEXPHYSTATUS => quad_inst_n_257,
      CH3_RXSLIDE => '0',
      CH3_RXSLIDERDY => quad_inst_n_258,
      CH3_RXSLIPDONE => quad_inst_n_259,
      CH3_RXSTARTOFSEQ(1) => quad_inst_n_1205,
      CH3_RXSTARTOFSEQ(0) => quad_inst_n_1206,
      CH3_RXSTATUS(2) => quad_inst_n_1240,
      CH3_RXSTATUS(1) => quad_inst_n_1241,
      CH3_RXSTATUS(0) => quad_inst_n_1242,
      CH3_RXSYNCALLIN => '0',
      CH3_RXSYNCDONE => quad_inst_n_260,
      CH3_RXTERMINATION => '0',
      CH3_RXUSERRDY => '0',
      CH3_RXUSRCLK => '0',
      CH3_RXVALID => quad_inst_n_261,
      CH3_TSTCLK0 => apb3clk,
      CH3_TSTCLK1 => apb3clk,
      CH3_TX10GSTAT => quad_inst_n_262,
      CH3_TXBUFSTATUS(1) => quad_inst_n_1207,
      CH3_TXBUFSTATUS(0) => quad_inst_n_1208,
      CH3_TXCOMFINISH => quad_inst_n_263,
      CH3_TXCOMINIT => '0',
      CH3_TXCOMSAS => '0',
      CH3_TXCOMWAKE => '0',
      CH3_TXCTRL0(15 downto 0) => B"0000000000000000",
      CH3_TXCTRL1(15 downto 0) => B"0000000000000000",
      CH3_TXCTRL2(7 downto 0) => B"00000000",
      CH3_TXDAPICODEOVRDEN => '0',
      CH3_TXDAPICODERESET => '0',
      CH3_TXDAPIRESET => '0',
      CH3_TXDAPIRESETDONE => quad_inst_n_264,
      CH3_TXDAPIRESETMASK(1 downto 0) => B"00",
      CH3_TXDATA(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      CH3_TXDCCDONE => quad_inst_n_265,
      CH3_TXDEBUGPCSOUT => quad_inst_n_266,
      CH3_TXDEEMPH(1 downto 0) => B"00",
      CH3_TXDETECTRX => '0',
      CH3_TXDIFFCTRL(4 downto 0) => B"11001",
      CH3_TXDLYALIGNERR => quad_inst_n_267,
      CH3_TXDLYALIGNPROG => quad_inst_n_268,
      CH3_TXDLYALIGNREQ => '0',
      CH3_TXELECIDLE => '0',
      CH3_TXHEADER(5 downto 0) => B"000000",
      CH3_TXINHIBIT => '0',
      CH3_TXLATCLK => '0',
      CH3_TXMAINCURSOR(6 downto 0) => B"1001101",
      CH3_TXMARGIN(2 downto 0) => B"000",
      CH3_TXMLDCHAINDONE => '0',
      CH3_TXMLDCHAINREQ => '0',
      CH3_TXONESZEROS => '0',
      CH3_TXOUTCLK => quad_inst_n_269,
      CH3_TXPAUSEDELAYALIGN => '0',
      CH3_TXPCSRESETMASK => '1',
      CH3_TXPD(1 downto 0) => B"00",
      CH3_TXPHALIGNDONE => quad_inst_n_270,
      CH3_TXPHALIGNERR => quad_inst_n_271,
      CH3_TXPHALIGNOUTRSVD => quad_inst_n_272,
      CH3_TXPHALIGNREQ => '0',
      CH3_TXPHALIGNRESETMASK(1 downto 0) => B"11",
      CH3_TXPHDLYPD => '0',
      CH3_TXPHDLYRESET => '0',
      CH3_TXPHDLYRESETDONE => quad_inst_n_273,
      CH3_TXPHDLYTSTCLK => '0',
      CH3_TXPHSETINITDONE => quad_inst_n_274,
      CH3_TXPHSETINITREQ => '0',
      CH3_TXPHSHIFT180 => '0',
      CH3_TXPHSHIFT180DONE => quad_inst_n_275,
      CH3_TXPICODEOVRDEN => '0',
      CH3_TXPICODERESET => '0',
      CH3_TXPIPPMEN => '0',
      CH3_TXPIPPMSTEPSIZE(4 downto 0) => B"00000",
      CH3_TXPISOPD => '0',
      CH3_TXPMARESETDONE => ch3_txpmaresetdone_int,
      CH3_TXPMARESETMASK(2 downto 0) => B"111",
      CH3_TXPOLARITY => '0',
      CH3_TXPOSTCURSOR(4 downto 0) => B"00000",
      CH3_TXPRBSFORCEERR => '0',
      CH3_TXPRBSSEL(3 downto 0) => B"0000",
      CH3_TXPRECURSOR(4 downto 0) => B"00000",
      CH3_TXPROGDIVRESET => '0',
      CH3_TXPROGDIVRESETDONE => quad_inst_n_277,
      CH3_TXQPIBIASEN => '0',
      CH3_TXQPISENN => quad_inst_n_278,
      CH3_TXQPISENP => quad_inst_n_279,
      CH3_TXQPIWEAKPU => '0',
      CH3_TXRATE(7 downto 0) => B"00000000",
      CH3_TXRESETDONE => ch3_txresetdone_int,
      CH3_TXRESETMODE(1 downto 0) => B"00",
      CH3_TXSEQUENCE(6 downto 0) => B"0000000",
      CH3_TXSIMPLEXPHYSTATUS => quad_inst_n_281,
      CH3_TXSWING => '0',
      CH3_TXSWINGOUTHIGH => quad_inst_n_282,
      CH3_TXSWINGOUTLOW => quad_inst_n_283,
      CH3_TXSYNCALLIN => '0',
      CH3_TXSYNCDONE => quad_inst_n_284,
      CH3_TXUSERRDY => '0',
      CH3_TXUSRCLK => '0',
      CH3_XPIPE5_PIPELINE_EN => quad_inst_n_285,
      COESTATUSDEBUG => '0',
      CORRECTERR => quad_inst_n_286,
      CTRLRSVDIN(7 downto 0) => B"00000000",
      CTRLRSVDOUT(7) => quad_inst_n_1743,
      CTRLRSVDOUT(6) => quad_inst_n_1744,
      CTRLRSVDOUT(5) => quad_inst_n_1745,
      CTRLRSVDOUT(4) => quad_inst_n_1746,
      CTRLRSVDOUT(3) => quad_inst_n_1747,
      CTRLRSVDOUT(2) => quad_inst_n_1748,
      CTRLRSVDOUT(1) => quad_inst_n_1749,
      CTRLRSVDOUT(0) => quad_inst_n_1750,
      DEBUGTRACECLK => '0',
      DEBUGTRACEREADY => '0',
      DEBUGTRACETDATA(15) => quad_inst_n_1145,
      DEBUGTRACETDATA(14) => quad_inst_n_1146,
      DEBUGTRACETDATA(13) => quad_inst_n_1147,
      DEBUGTRACETDATA(12) => quad_inst_n_1148,
      DEBUGTRACETDATA(11) => quad_inst_n_1149,
      DEBUGTRACETDATA(10) => quad_inst_n_1150,
      DEBUGTRACETDATA(9) => quad_inst_n_1151,
      DEBUGTRACETDATA(8) => quad_inst_n_1152,
      DEBUGTRACETDATA(7) => quad_inst_n_1153,
      DEBUGTRACETDATA(6) => quad_inst_n_1154,
      DEBUGTRACETDATA(5) => quad_inst_n_1155,
      DEBUGTRACETDATA(4) => quad_inst_n_1156,
      DEBUGTRACETDATA(3) => quad_inst_n_1157,
      DEBUGTRACETDATA(2) => quad_inst_n_1158,
      DEBUGTRACETDATA(1) => quad_inst_n_1159,
      DEBUGTRACETDATA(0) => quad_inst_n_1160,
      DEBUGTRACETVALID => quad_inst_n_287,
      GPI(31 downto 8) => gpi(31 downto 8),
      GPI(7 downto 0) => gpi_to_gt_int(7 downto 0),
      GPO(31 downto 8) => \^gpo\(31 downto 8),
      GPO(7 downto 0) => gpoToLogic(7 downto 0),
      GTPOWERGOOD => gtpowergood_int,
      HSCLK0_LCPLLFBCLKLOST => quad_inst_n_289,
      HSCLK0_LCPLLFBDIV(7 downto 0) => B"00000000",
      HSCLK0_LCPLLGTGREFCLK => '0',
      HSCLK0_LCPLLGTREFCLK0 => GT_REFCLK0,
      HSCLK0_LCPLLGTREFCLK1 => '0',
      HSCLK0_LCPLLLOCK => hsclk0_lcplllock,
      HSCLK0_LCPLLNORTHREFCLK0 => '0',
      HSCLK0_LCPLLNORTHREFCLK1 => '0',
      HSCLK0_LCPLLPD => '0',
      HSCLK0_LCPLLREFCLKLOST => quad_inst_n_291,
      HSCLK0_LCPLLREFCLKMONITOR => quad_inst_n_292,
      HSCLK0_LCPLLREFCLKSEL(2 downto 0) => B"001",
      HSCLK0_LCPLLRESET => '0',
      HSCLK0_LCPLLRESETBYPASSMODE => '0',
      HSCLK0_LCPLLRESETMASK(1 downto 0) => B"11",
      HSCLK0_LCPLLSDMDATA(25 downto 0) => B"01000111011100101111000001",
      HSCLK0_LCPLLSDMTOGGLE => '0',
      HSCLK0_LCPLLSOUTHREFCLK0 => '0',
      HSCLK0_LCPLLSOUTHREFCLK1 => '0',
      HSCLK0_RPLLFBCLKLOST => quad_inst_n_293,
      HSCLK0_RPLLFBDIV(7 downto 0) => B"00000000",
      HSCLK0_RPLLGTGREFCLK => '0',
      HSCLK0_RPLLGTREFCLK0 => '0',
      HSCLK0_RPLLGTREFCLK1 => '0',
      HSCLK0_RPLLLOCK => quad_inst_n_294,
      HSCLK0_RPLLNORTHREFCLK0 => '0',
      HSCLK0_RPLLNORTHREFCLK1 => '0',
      HSCLK0_RPLLPD => '0',
      HSCLK0_RPLLREFCLKLOST => quad_inst_n_295,
      HSCLK0_RPLLREFCLKMONITOR => quad_inst_n_296,
      HSCLK0_RPLLREFCLKSEL(2 downto 0) => B"001",
      HSCLK0_RPLLRESET => '0',
      HSCLK0_RPLLRESETBYPASSMODE => '0',
      HSCLK0_RPLLRESETMASK(1 downto 0) => B"11",
      HSCLK0_RPLLSDMDATA(25 downto 0) => B"00010001010011010001000000",
      HSCLK0_RPLLSDMTOGGLE => '0',
      HSCLK0_RPLLSOUTHREFCLK0 => '0',
      HSCLK0_RPLLSOUTHREFCLK1 => '0',
      HSCLK0_RXRECCLKOUT0 => quad_inst_n_297,
      HSCLK0_RXRECCLKOUT1 => quad_inst_n_298,
      HSCLK0_RXRECCLKSEL(1) => quad_inst_n_1209,
      HSCLK0_RXRECCLKSEL(0) => quad_inst_n_1210,
      HSCLK1_LCPLLFBCLKLOST => quad_inst_n_299,
      HSCLK1_LCPLLFBDIV(7 downto 0) => B"00000000",
      HSCLK1_LCPLLGTGREFCLK => '0',
      HSCLK1_LCPLLGTREFCLK0 => '0',
      HSCLK1_LCPLLGTREFCLK1 => '0',
      HSCLK1_LCPLLLOCK => quad_inst_n_300,
      HSCLK1_LCPLLNORTHREFCLK0 => '0',
      HSCLK1_LCPLLNORTHREFCLK1 => '0',
      HSCLK1_LCPLLPD => '0',
      HSCLK1_LCPLLREFCLKLOST => quad_inst_n_301,
      HSCLK1_LCPLLREFCLKMONITOR => quad_inst_n_302,
      HSCLK1_LCPLLREFCLKSEL(2 downto 0) => B"001",
      HSCLK1_LCPLLRESET => '0',
      HSCLK1_LCPLLRESETBYPASSMODE => '0',
      HSCLK1_LCPLLRESETMASK(1 downto 0) => B"11",
      HSCLK1_LCPLLSDMDATA(25 downto 0) => B"01000111011100101111000001",
      HSCLK1_LCPLLSDMTOGGLE => '0',
      HSCLK1_LCPLLSOUTHREFCLK0 => '0',
      HSCLK1_LCPLLSOUTHREFCLK1 => '0',
      HSCLK1_RPLLFBCLKLOST => quad_inst_n_303,
      HSCLK1_RPLLFBDIV(7 downto 0) => B"00000000",
      HSCLK1_RPLLGTGREFCLK => '0',
      HSCLK1_RPLLGTREFCLK0 => '0',
      HSCLK1_RPLLGTREFCLK1 => '0',
      HSCLK1_RPLLLOCK => quad_inst_n_304,
      HSCLK1_RPLLNORTHREFCLK0 => '0',
      HSCLK1_RPLLNORTHREFCLK1 => '0',
      HSCLK1_RPLLPD => '0',
      HSCLK1_RPLLREFCLKLOST => quad_inst_n_305,
      HSCLK1_RPLLREFCLKMONITOR => quad_inst_n_306,
      HSCLK1_RPLLREFCLKSEL(2 downto 0) => B"001",
      HSCLK1_RPLLRESET => '0',
      HSCLK1_RPLLRESETBYPASSMODE => '0',
      HSCLK1_RPLLRESETMASK(1 downto 0) => B"11",
      HSCLK1_RPLLSDMDATA(25 downto 0) => B"00010001010011010001000000",
      HSCLK1_RPLLSDMTOGGLE => '0',
      HSCLK1_RPLLSOUTHREFCLK0 => '0',
      HSCLK1_RPLLSOUTHREFCLK1 => '0',
      HSCLK1_RXRECCLKOUT0 => quad_inst_n_307,
      HSCLK1_RXRECCLKOUT1 => quad_inst_n_308,
      HSCLK1_RXRECCLKSEL(1) => quad_inst_n_1211,
      HSCLK1_RXRECCLKSEL(0) => quad_inst_n_1212,
      M0_AXIS_TDATA(31 downto 0) => NLW_quad_inst_M0_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M0_AXIS_TLAST => NLW_quad_inst_M0_AXIS_TLAST_UNCONNECTED,
      M0_AXIS_TREADY => '0',
      M0_AXIS_TVALID => NLW_quad_inst_M0_AXIS_TVALID_UNCONNECTED,
      M1_AXIS_TDATA(31 downto 0) => NLW_quad_inst_M1_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M1_AXIS_TLAST => NLW_quad_inst_M1_AXIS_TLAST_UNCONNECTED,
      M1_AXIS_TREADY => '0',
      M1_AXIS_TVALID => NLW_quad_inst_M1_AXIS_TVALID_UNCONNECTED,
      M2_AXIS_TDATA(31 downto 0) => NLW_quad_inst_M2_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M2_AXIS_TLAST => NLW_quad_inst_M2_AXIS_TLAST_UNCONNECTED,
      M2_AXIS_TREADY => '0',
      M2_AXIS_TVALID => NLW_quad_inst_M2_AXIS_TVALID_UNCONNECTED,
      MSTRXRESET(3 downto 0) => B"0000",
      MSTRXRESETDONE(3 downto 0) => mstrxresetdone_int(3 downto 0),
      MSTTXRESET(3 downto 0) => B"0000",
      MSTTXRESETDONE(3 downto 0) => msttxresetdone_int(3 downto 0),
      PCIELINKREACHTARGET => '0',
      PCIELTSSM(5 downto 0) => B"000000",
      PIPENORTHIN(5 downto 0) => B"000000",
      PIPENORTHOUT(5) => quad_inst_n_1635,
      PIPENORTHOUT(4) => quad_inst_n_1636,
      PIPENORTHOUT(3) => quad_inst_n_1637,
      PIPENORTHOUT(2) => quad_inst_n_1638,
      PIPENORTHOUT(1) => quad_inst_n_1639,
      PIPENORTHOUT(0) => quad_inst_n_1640,
      PIPESOUTHIN(5 downto 0) => B"000000",
      PIPESOUTHOUT(5) => quad_inst_n_1641,
      PIPESOUTHOUT(4) => quad_inst_n_1642,
      PIPESOUTHOUT(3) => quad_inst_n_1643,
      PIPESOUTHOUT(2) => quad_inst_n_1644,
      PIPESOUTHOUT(1) => quad_inst_n_1645,
      PIPESOUTHOUT(0) => quad_inst_n_1646,
      RCALENB => '0',
      REFCLK0_CLKTESTSIG => '0',
      REFCLK0_CLKTESTSIGINT => quad_inst_n_315,
      REFCLK0_GTREFCLKPD => '0',
      REFCLK0_GTREFCLKPDINT => quad_inst_n_316,
      REFCLK1_CLKTESTSIG => '0',
      REFCLK1_CLKTESTSIGINT => quad_inst_n_317,
      REFCLK1_GTREFCLKPD => '0',
      REFCLK1_GTREFCLKPDINT => quad_inst_n_318,
      RESETDONE_NORTHIN(1 downto 0) => B"00",
      RESETDONE_NORTHOUT(1) => quad_inst_n_1213,
      RESETDONE_NORTHOUT(0) => quad_inst_n_1214,
      RESETDONE_SOUTHIN(1 downto 0) => B"00",
      RESETDONE_SOUTHOUT(1) => quad_inst_n_1215,
      RESETDONE_SOUTHOUT(0) => quad_inst_n_1216,
      RXMARGINCLK => '0',
      RXMARGINREQACK => quad_inst_n_319,
      RXMARGINREQCMD(3 downto 0) => B"0000",
      RXMARGINREQLANENUM(1 downto 0) => B"00",
      RXMARGINREQPAYLD(7 downto 0) => B"00000000",
      RXMARGINREQREQ => '0',
      RXMARGINRESACK => '0',
      RXMARGINRESCMD(3) => quad_inst_n_1571,
      RXMARGINRESCMD(2) => quad_inst_n_1572,
      RXMARGINRESCMD(1) => quad_inst_n_1573,
      RXMARGINRESCMD(0) => quad_inst_n_1574,
      RXMARGINRESLANENUM(1) => quad_inst_n_1217,
      RXMARGINRESLANENUM(0) => quad_inst_n_1218,
      RXMARGINRESPAYLD(7) => quad_inst_n_1751,
      RXMARGINRESPAYLD(6) => quad_inst_n_1752,
      RXMARGINRESPAYLD(5) => quad_inst_n_1753,
      RXMARGINRESPAYLD(4) => quad_inst_n_1754,
      RXMARGINRESPAYLD(3) => quad_inst_n_1755,
      RXMARGINRESPAYLD(2) => quad_inst_n_1756,
      RXMARGINRESPAYLD(1) => quad_inst_n_1757,
      RXMARGINRESPAYLD(0) => quad_inst_n_1758,
      RXMARGINRESREQ => quad_inst_n_320,
      RXPINORTHIN(3 downto 0) => B"0000",
      RXPINORTHOUT(3) => quad_inst_n_1575,
      RXPINORTHOUT(2) => quad_inst_n_1576,
      RXPINORTHOUT(1) => quad_inst_n_1577,
      RXPINORTHOUT(0) => quad_inst_n_1578,
      RXPISOUTHIN(3 downto 0) => B"0000",
      RXPISOUTHOUT(3) => quad_inst_n_1579,
      RXPISOUTHOUT(2) => quad_inst_n_1580,
      RXPISOUTHOUT(1) => quad_inst_n_1581,
      RXPISOUTHOUT(0) => quad_inst_n_1582,
      S0_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S0_AXIS_TLAST => '0',
      S0_AXIS_TREADY => NLW_quad_inst_S0_AXIS_TREADY_UNCONNECTED,
      S0_AXIS_TVALID => '0',
      S1_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S1_AXIS_TLAST => '0',
      S1_AXIS_TREADY => NLW_quad_inst_S1_AXIS_TREADY_UNCONNECTED,
      S1_AXIS_TVALID => '0',
      S2_AXIS_TDATA(31) => '0',
      S2_AXIS_TDATA(30 downto 28) => cmd_to_axi(30 downto 28),
      S2_AXIS_TDATA(27) => '0',
      S2_AXIS_TDATA(26 downto 24) => cmd_to_axi(26 downto 24),
      S2_AXIS_TDATA(23) => '0',
      S2_AXIS_TDATA(22 downto 20) => cmd_to_axi(22 downto 20),
      S2_AXIS_TDATA(19) => '0',
      S2_AXIS_TDATA(18 downto 0) => cmd_to_axi(18 downto 0),
      S2_AXIS_TLAST => quad_inst_i_1_n_0,
      S2_AXIS_TREADY => s2_axis_tready,
      S2_AXIS_TVALID => tvalid_r,
      TRIGACKIN0 => quad_inst_n_324,
      TRIGACKOUT0 => '0',
      TRIGIN0 => '0',
      TRIGOUT0 => quad_inst_n_325,
      TXPINORTHIN(3 downto 0) => B"0000",
      TXPINORTHOUT(3) => quad_inst_n_1583,
      TXPINORTHOUT(2) => quad_inst_n_1584,
      TXPINORTHOUT(1) => quad_inst_n_1585,
      TXPINORTHOUT(0) => quad_inst_n_1586,
      TXPISOUTHIN(3 downto 0) => B"0000",
      TXPISOUTHOUT(3) => quad_inst_n_1587,
      TXPISOUTHOUT(2) => quad_inst_n_1588,
      TXPISOUTHOUT(1) => quad_inst_n_1589,
      TXPISOUTHOUT(0) => quad_inst_n_1590,
      UBENABLE => '1',
      UBINTERRUPT => quad_inst_n_326,
      UBINTR(11 downto 0) => B"000000000000",
      UBIOLMBRST => '0',
      UBMBRST => '0',
      UBRXUART => '0',
      UBTXUART => quad_inst_n_327,
      UNCORRECTERR => quad_inst_n_328
    );
quad_inst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => \state_reg[0]_bret__1_n_0\,
      I1 => \state_reg[0]_bret__0_n_0\,
      I2 => \state_reg[0]_bret_n_0\,
      I3 => \state_reg[0]_bret__3_n_0\,
      I4 => \state_reg[0]_bret__2_n_0\,
      O => quad_inst_i_1_n_0
    );
\state[0]_bret__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \state_reg[0]_bret__1_n_0\,
      I1 => \state_reg[0]_bret__0_n_0\,
      I2 => \state_reg[0]_bret_n_0\,
      O => \state[0]_bret__0_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \state_reg[0]_bret__1_n_0\,
      I1 => \state_reg[0]_bret__0_n_0\,
      I2 => \state_reg[0]_bret_n_0\,
      I3 => state(1),
      O => \state[1]_i_2_n_0\
    );
\state_reg[0]_bret\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => state(1),
      Q => \state_reg[0]_bret_n_0\,
      R => p_0_in
    );
\state_reg[0]_bret__0\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \state[0]_bret__0_i_1_n_0\,
      Q => \state_reg[0]_bret__0_n_0\,
      R => p_0_in
    );
\state_reg[0]_bret__1\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => s2_axis_tready,
      Q => \state_reg[0]_bret__1_n_0\,
      R => p_0_in
    );
\state_reg[0]_bret__2\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => quad_inst_i_1_n_0,
      Q => \state_reg[0]_bret__2_n_0\,
      R => p_0_in
    );
\state_reg[0]_bret__3\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => tvalid_r_i_1_n_0,
      Q => \state_reg[0]_bret__3_n_0\,
      R => p_0_in
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \state[1]_i_2_n_0\,
      Q => state(1),
      R => p_0_in
    );
tvalid_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \state_reg[0]_bret__1_n_0\,
      I1 => \state_reg[0]_bret__0_n_0\,
      I2 => \state_reg[0]_bret_n_0\,
      I3 => state(1),
      O => tvalid_r_i_1_n_0
    );
tvalid_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \state_reg[0]_bret__1_n_0\,
      I1 => \state_reg[0]_bret__0_n_0\,
      I2 => \state_reg[0]_bret_n_0\,
      I3 => state(1),
      O => tvalid_r_i_2_n_0
    );
tvalid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => tvalid_r_i_1_n_0,
      D => tvalid_r_i_2_n_0,
      Q => tvalid_r,
      R => p_0_in
    );
u_ch0_10_pcsrsvdout: entity work.\extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__25\
     port map (
      apb3clk => apb3clk,
      ch0_pcsrsvdout(0) => ch0_pcsrsvdout(10),
      src_in => ch0_pcsrsvdout_int(10)
    );
u_ch0_11_pcsrsvdout: entity work.\extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__29\
     port map (
      apb3clk => apb3clk,
      ch0_pcsrsvdout(0) => ch0_pcsrsvdout(11),
      src_in => ch0_pcsrsvdout_int(11)
    );
u_ch0_mstrxresetdone: entity work.\extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__21\
     port map (
      apb3clk => apb3clk,
      ch0_rxmstresetdone => ch0_rxmstresetdone,
      src_in => mstrxresetdone_int(0)
    );
u_ch0_msttxresetdone: entity work.\extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__17\
     port map (
      apb3clk => apb3clk,
      ch0_txmstresetdone => ch0_txmstresetdone,
      src_in => msttxresetdone_int(0)
    );
u_ch0_rxpmaresetdone: entity work.\extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__5\
     port map (
      apb3clk => apb3clk,
      ch0_rxpmaresetdone => ch0_rxpmaresetdone,
      src_in => ch0_rxpmaresetdone_int
    );
u_ch0_rxresetdone: entity work.\extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__13\
     port map (
      apb3clk => apb3clk,
      ch0_rxresetdone => ch0_rxresetdone,
      src_in => ch0_rxresetdone_int
    );
u_ch0_txpmaresetdone: entity work.\extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__1\
     port map (
      apb3clk => apb3clk,
      ch0_txpmaresetdone => ch0_txpmaresetdone,
      src_in => ch0_txpmaresetdone_int
    );
u_ch0_txresetdone: entity work.\extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__9\
     port map (
      apb3clk => apb3clk,
      ch0_txresetdone => ch0_txresetdone,
      src_in => ch0_txresetdone_int
    );
u_ch1_10_pcsrsvdout: entity work.\extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__26\
     port map (
      apb3clk => apb3clk,
      ch1_pcsrsvdout(0) => ch1_pcsrsvdout(10),
      src_in => ch1_pcsrsvdout_int(10)
    );
u_ch1_11_pcsrsvdout: entity work.\extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__30\
     port map (
      apb3clk => apb3clk,
      ch1_pcsrsvdout(0) => ch1_pcsrsvdout(11),
      src_in => ch1_pcsrsvdout_int(11)
    );
u_ch1_mstrxresetdone: entity work.\extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__22\
     port map (
      apb3clk => apb3clk,
      ch1_rxmstresetdone => ch1_rxmstresetdone,
      src_in => mstrxresetdone_int(1)
    );
u_ch1_msttxresetdone: entity work.\extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__18\
     port map (
      apb3clk => apb3clk,
      ch1_txmstresetdone => ch1_txmstresetdone,
      src_in => msttxresetdone_int(1)
    );
u_ch1_rxpmaresetdone: entity work.\extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__6\
     port map (
      apb3clk => apb3clk,
      ch1_rxpmaresetdone => ch1_rxpmaresetdone,
      src_in => ch1_rxpmaresetdone_int
    );
u_ch1_rxresetdone: entity work.\extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__14\
     port map (
      apb3clk => apb3clk,
      ch1_rxresetdone => ch1_rxresetdone,
      src_in => ch1_rxresetdone_int
    );
u_ch1_txpmaresetdone: entity work.\extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__2\
     port map (
      apb3clk => apb3clk,
      ch1_txpmaresetdone => ch1_txpmaresetdone,
      src_in => ch1_txpmaresetdone_int
    );
u_ch1_txresetdone: entity work.\extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__10\
     port map (
      apb3clk => apb3clk,
      ch1_txresetdone => ch1_txresetdone,
      src_in => ch1_txresetdone_int
    );
u_ch2_10_pcsrsvdout: entity work.\extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__27\
     port map (
      apb3clk => apb3clk,
      ch2_pcsrsvdout(0) => ch2_pcsrsvdout(10),
      src_in => ch2_pcsrsvdout_int(10)
    );
u_ch2_11_pcsrsvdout: entity work.\extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__31\
     port map (
      apb3clk => apb3clk,
      ch2_pcsrsvdout(0) => ch2_pcsrsvdout(11),
      src_in => ch2_pcsrsvdout_int(11)
    );
u_ch2_mstrxresetdone: entity work.\extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__23\
     port map (
      apb3clk => apb3clk,
      ch2_rxmstresetdone => ch2_rxmstresetdone,
      src_in => mstrxresetdone_int(2)
    );
u_ch2_msttxresetdone: entity work.\extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__19\
     port map (
      apb3clk => apb3clk,
      ch2_txmstresetdone => ch2_txmstresetdone,
      src_in => msttxresetdone_int(2)
    );
u_ch2_rxpmaresetdone: entity work.\extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__7\
     port map (
      apb3clk => apb3clk,
      ch2_rxpmaresetdone => ch2_rxpmaresetdone,
      src_in => ch2_rxpmaresetdone_int
    );
u_ch2_rxresetdone: entity work.\extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__15\
     port map (
      apb3clk => apb3clk,
      ch2_rxresetdone => ch2_rxresetdone,
      src_in => ch2_rxresetdone_int
    );
u_ch2_txpmaresetdone: entity work.\extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__3\
     port map (
      apb3clk => apb3clk,
      ch2_txpmaresetdone => ch2_txpmaresetdone,
      src_in => ch2_txpmaresetdone_int
    );
u_ch2_txresetdone: entity work.\extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__11\
     port map (
      apb3clk => apb3clk,
      ch2_txresetdone => ch2_txresetdone,
      src_in => ch2_txresetdone_int
    );
u_ch3_10_pcsrsvdout: entity work.\extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__28\
     port map (
      apb3clk => apb3clk,
      ch3_pcsrsvdout(0) => ch3_pcsrsvdout(10),
      src_in => ch3_pcsrsvdout_int(10)
    );
u_ch3_11_pcsrsvdout: entity work.extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone
     port map (
      apb3clk => apb3clk,
      ch3_pcsrsvdout(0) => ch3_pcsrsvdout(11),
      src_in => ch3_pcsrsvdout_int(11)
    );
u_ch3_mstrxresetdone: entity work.\extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__24\
     port map (
      apb3clk => apb3clk,
      ch3_rxmstresetdone => ch3_rxmstresetdone,
      src_in => mstrxresetdone_int(3)
    );
u_ch3_msttxresetdone: entity work.\extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__20\
     port map (
      apb3clk => apb3clk,
      ch3_txmstresetdone => ch3_txmstresetdone,
      src_in => msttxresetdone_int(3)
    );
u_ch3_rxpmaresetdone: entity work.\extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__8\
     port map (
      apb3clk => apb3clk,
      ch3_rxpmaresetdone => ch3_rxpmaresetdone,
      src_in => ch3_rxpmaresetdone_int
    );
u_ch3_rxresetdone: entity work.\extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__16\
     port map (
      apb3clk => apb3clk,
      ch3_rxresetdone => ch3_rxresetdone,
      src_in => ch3_rxresetdone_int
    );
u_ch3_txpmaresetdone: entity work.\extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__4\
     port map (
      apb3clk => apb3clk,
      ch3_txpmaresetdone => ch3_txpmaresetdone,
      src_in => ch3_txpmaresetdone_int
    );
u_ch3_txresetdone: entity work.\extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_gtyp_rstdone__xdcDup__12\
     port map (
      apb3clk => apb3clk,
      ch3_txresetdone => ch3_txresetdone,
      src_in => ch3_txresetdone_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0 is
  port (
    rxmarginclk : in STD_LOGIC;
    hsclk0_lcpllreset : in STD_LOGIC;
    hsclk0_rpllreset : in STD_LOGIC;
    hsclk1_lcpllreset : in STD_LOGIC;
    hsclk1_rpllreset : in STD_LOGIC;
    hsclk0_lcplllock : out STD_LOGIC;
    hsclk1_lcplllock : out STD_LOGIC;
    hsclk0_rplllock : out STD_LOGIC;
    hsclk1_rplllock : out STD_LOGIC;
    gtpowergood : out STD_LOGIC;
    ch0_pcierstb : in STD_LOGIC;
    ch1_pcierstb : in STD_LOGIC;
    ch2_pcierstb : in STD_LOGIC;
    ch3_pcierstb : in STD_LOGIC;
    pcielinkreachtarget : in STD_LOGIC;
    pcieltssm : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rxmarginreqack : out STD_LOGIC;
    rxmarginrescmd : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxmarginreslanenum : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxmarginrespayld : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxmarginresreq : out STD_LOGIC;
    rxmarginreqcmd : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxmarginreqlanenum : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxmarginreqpayld : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxmarginreqreq : in STD_LOGIC;
    rxmarginresack : in STD_LOGIC;
    ch0_iloreset : in STD_LOGIC;
    ch1_iloreset : in STD_LOGIC;
    ch2_iloreset : in STD_LOGIC;
    ch3_iloreset : in STD_LOGIC;
    ch0_iloresetdone : out STD_LOGIC;
    ch1_iloresetdone : out STD_LOGIC;
    ch2_iloresetdone : out STD_LOGIC;
    ch3_iloresetdone : out STD_LOGIC;
    ch0_phystatus : out STD_LOGIC;
    ch1_phystatus : out STD_LOGIC;
    ch2_phystatus : out STD_LOGIC;
    ch3_phystatus : out STD_LOGIC;
    hsclk0_lcpllfbclklost : out STD_LOGIC;
    hsclk0_lcpllrefclklost : out STD_LOGIC;
    hsclk0_lcpllrefclkmonitor : out STD_LOGIC;
    hsclk0_rpllfbclklost : out STD_LOGIC;
    hsclk0_rpllrefclklost : out STD_LOGIC;
    hsclk0_rpllrefclkmonitor : out STD_LOGIC;
    hsclk1_lcpllfbclklost : out STD_LOGIC;
    hsclk1_lcpllrefclklost : out STD_LOGIC;
    hsclk1_lcpllrefclkmonitor : out STD_LOGIC;
    hsclk1_rpllfbclklost : out STD_LOGIC;
    hsclk1_rpllrefclklost : out STD_LOGIC;
    hsclk1_rpllrefclkmonitor : out STD_LOGIC;
    hsclk0_lcpllpd : in STD_LOGIC;
    hsclk0_rpllpd : in STD_LOGIC;
    hsclk0_lcpllresetbypassmode : in STD_LOGIC;
    hsclk0_lcpllsdmtoggle : in STD_LOGIC;
    hsclk0_rpllresetbypassmode : in STD_LOGIC;
    hsclk0_rpllsdmtoggle : in STD_LOGIC;
    hsclk1_lcpllpd : in STD_LOGIC;
    hsclk1_lcpllresetbypassmode : in STD_LOGIC;
    hsclk1_lcpllsdmtoggle : in STD_LOGIC;
    hsclk1_rpllpd : in STD_LOGIC;
    hsclk1_rpllresetbypassmode : in STD_LOGIC;
    hsclk1_rpllsdmtoggle : in STD_LOGIC;
    refclk0_gtrefclkpd : in STD_LOGIC;
    refclk1_gtrefclkpd : in STD_LOGIC;
    hsclk0_lcpllrefclksel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    hsclk1_lcpllrefclksel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    hsclk0_rpllrefclksel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    hsclk1_rpllrefclksel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    hsclk0_lcpllfbdiv : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk0_rpllfbdiv : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk1_lcpllfbdiv : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk1_rpllfbdiv : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk0_rxrecclkout0 : out STD_LOGIC;
    hsclk0_rxrecclkout1 : out STD_LOGIC;
    hsclk1_rxrecclkout0 : out STD_LOGIC;
    hsclk1_rxrecclkout1 : out STD_LOGIC;
    hsclk0_lcpllsdmdata : in STD_LOGIC_VECTOR ( 25 downto 0 );
    hsclk1_lcpllsdmdata : in STD_LOGIC_VECTOR ( 25 downto 0 );
    hsclk0_rpllsdmdata : in STD_LOGIC_VECTOR ( 25 downto 0 );
    hsclk1_rpllsdmdata : in STD_LOGIC_VECTOR ( 25 downto 0 );
    hsclk0_lcpllresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    hsclk1_lcpllresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    hsclk0_rpllresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    hsclk1_rpllresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_txdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    ch0_txheader : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ch0_txsequence : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch0_gttxreset : in STD_LOGIC;
    ch0_txprogdivreset : in STD_LOGIC;
    ch0_txuserrdy : in STD_LOGIC;
    ch0_txphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_txcominit : in STD_LOGIC;
    ch0_txcomsas : in STD_LOGIC;
    ch0_txcomwake : in STD_LOGIC;
    ch0_txdapicodeovrden : in STD_LOGIC;
    ch0_txdapicodereset : in STD_LOGIC;
    ch0_txdetectrx : in STD_LOGIC;
    ch0_txlatclk : in STD_LOGIC;
    ch0_txphdlytstclk : in STD_LOGIC;
    ch0_txdlyalignreq : in STD_LOGIC;
    ch0_txelecidle : in STD_LOGIC;
    ch0_txinhibit : in STD_LOGIC;
    ch0_txmldchaindone : in STD_LOGIC;
    ch0_txmldchainreq : in STD_LOGIC;
    ch0_txoneszeros : in STD_LOGIC;
    ch0_txpausedelayalign : in STD_LOGIC;
    ch0_txpcsresetmask : in STD_LOGIC;
    ch0_txphalignreq : in STD_LOGIC;
    ch0_txphdlypd : in STD_LOGIC;
    ch0_txphdlyreset : in STD_LOGIC;
    ch0_txphsetinitreq : in STD_LOGIC;
    ch0_txphshift180 : in STD_LOGIC;
    ch0_txpicodeovrden : in STD_LOGIC;
    ch0_txpicodereset : in STD_LOGIC;
    ch0_txpippmen : in STD_LOGIC;
    ch0_txpisopd : in STD_LOGIC;
    ch0_txpolarity : in STD_LOGIC;
    ch0_txprbsforceerr : in STD_LOGIC;
    ch0_txswing : in STD_LOGIC;
    ch0_txsyncallin : in STD_LOGIC;
    ch0_tx10gstat : out STD_LOGIC;
    ch0_txcomfinish : out STD_LOGIC;
    ch0_txdccdone : out STD_LOGIC;
    ch0_txdlyalignerr : out STD_LOGIC;
    ch0_txdlyalignprog : out STD_LOGIC;
    ch0_txphaligndone : out STD_LOGIC;
    ch0_txphalignerr : out STD_LOGIC;
    ch0_txphalignoutrsvd : out STD_LOGIC;
    ch0_txphdlyresetdone : out STD_LOGIC;
    ch0_txphsetinitdone : out STD_LOGIC;
    ch0_txphshift180done : out STD_LOGIC;
    ch0_txsyncdone : out STD_LOGIC;
    ch0_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_txctrl0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_txctrl1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_txdeemph : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_txpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_txresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_txmstreset : in STD_LOGIC;
    ch0_txmstdatapathreset : in STD_LOGIC;
    ch0_txmstresetdone : out STD_LOGIC;
    ch0_txmargin : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch0_txpmaresetmask : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch0_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch0_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch0_txpippmstepsize : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch0_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch0_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch0_txmaincursor : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch0_txctrl2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch0_txrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch0_txprogdivresetdone : out STD_LOGIC;
    ch0_txpmaresetdone : out STD_LOGIC;
    ch0_txresetdone : out STD_LOGIC;
    ch0_txdapiresetdone : out STD_LOGIC;
    ch0_txdebugpcsout : out STD_LOGIC;
    ch0_txqpisenn : out STD_LOGIC;
    ch0_txqpisenp : out STD_LOGIC;
    ch0_txsimplexphystatus : out STD_LOGIC;
    ch0_txswingouthigh : out STD_LOGIC;
    ch0_txswingoutlow : out STD_LOGIC;
    ch0_txdapireset : in STD_LOGIC;
    ch0_txdapiresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_txqpibiasen : in STD_LOGIC;
    ch0_txqpiweakpu : in STD_LOGIC;
    ch0_txoutclk : out STD_LOGIC;
    ch0_txusrclk : in STD_LOGIC;
    ch1_txdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    ch1_txheader : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ch1_txsequence : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch1_gttxreset : in STD_LOGIC;
    ch1_txprogdivreset : in STD_LOGIC;
    ch1_txuserrdy : in STD_LOGIC;
    ch1_txphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_txcominit : in STD_LOGIC;
    ch1_txcomsas : in STD_LOGIC;
    ch1_txcomwake : in STD_LOGIC;
    ch1_txdapicodeovrden : in STD_LOGIC;
    ch1_txdapicodereset : in STD_LOGIC;
    ch1_txdetectrx : in STD_LOGIC;
    ch1_txlatclk : in STD_LOGIC;
    ch1_txphdlytstclk : in STD_LOGIC;
    ch1_txdlyalignreq : in STD_LOGIC;
    ch1_txelecidle : in STD_LOGIC;
    ch1_txinhibit : in STD_LOGIC;
    ch1_txmldchaindone : in STD_LOGIC;
    ch1_txmldchainreq : in STD_LOGIC;
    ch1_txoneszeros : in STD_LOGIC;
    ch1_txpausedelayalign : in STD_LOGIC;
    ch1_txpcsresetmask : in STD_LOGIC;
    ch1_txphalignreq : in STD_LOGIC;
    ch1_txphdlypd : in STD_LOGIC;
    ch1_txphdlyreset : in STD_LOGIC;
    ch1_txphsetinitreq : in STD_LOGIC;
    ch1_txphshift180 : in STD_LOGIC;
    ch1_txpicodeovrden : in STD_LOGIC;
    ch1_txpicodereset : in STD_LOGIC;
    ch1_txpippmen : in STD_LOGIC;
    ch1_txpisopd : in STD_LOGIC;
    ch1_txpolarity : in STD_LOGIC;
    ch1_txprbsforceerr : in STD_LOGIC;
    ch1_txswing : in STD_LOGIC;
    ch1_txsyncallin : in STD_LOGIC;
    ch1_tx10gstat : out STD_LOGIC;
    ch1_txcomfinish : out STD_LOGIC;
    ch1_txdccdone : out STD_LOGIC;
    ch1_txdlyalignerr : out STD_LOGIC;
    ch1_txdlyalignprog : out STD_LOGIC;
    ch1_txphaligndone : out STD_LOGIC;
    ch1_txphalignerr : out STD_LOGIC;
    ch1_txphalignoutrsvd : out STD_LOGIC;
    ch1_txphdlyresetdone : out STD_LOGIC;
    ch1_txphsetinitdone : out STD_LOGIC;
    ch1_txphshift180done : out STD_LOGIC;
    ch1_txsyncdone : out STD_LOGIC;
    ch1_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_txctrl0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_txctrl1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_txdeemph : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_txpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_txresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_txmstreset : in STD_LOGIC;
    ch1_txmstdatapathreset : in STD_LOGIC;
    ch1_txmstresetdone : out STD_LOGIC;
    ch1_txmargin : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch1_txpmaresetmask : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch1_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch1_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch1_txpippmstepsize : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch1_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch1_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch1_txmaincursor : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch1_txctrl2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch1_txrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch1_txprogdivresetdone : out STD_LOGIC;
    ch1_txpmaresetdone : out STD_LOGIC;
    ch1_txresetdone : out STD_LOGIC;
    ch1_txdapiresetdone : out STD_LOGIC;
    ch1_txdebugpcsout : out STD_LOGIC;
    ch1_txqpisenn : out STD_LOGIC;
    ch1_txqpisenp : out STD_LOGIC;
    ch1_txsimplexphystatus : out STD_LOGIC;
    ch1_txswingouthigh : out STD_LOGIC;
    ch1_txswingoutlow : out STD_LOGIC;
    ch1_txdapireset : in STD_LOGIC;
    ch1_txdapiresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_txqpibiasen : in STD_LOGIC;
    ch1_txqpiweakpu : in STD_LOGIC;
    ch1_txoutclk : out STD_LOGIC;
    ch1_txusrclk : in STD_LOGIC;
    ch2_txdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    ch2_txheader : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ch2_txsequence : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch2_gttxreset : in STD_LOGIC;
    ch2_txprogdivreset : in STD_LOGIC;
    ch2_txuserrdy : in STD_LOGIC;
    ch2_txphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_txcominit : in STD_LOGIC;
    ch2_txcomsas : in STD_LOGIC;
    ch2_txcomwake : in STD_LOGIC;
    ch2_txdapicodeovrden : in STD_LOGIC;
    ch2_txdapicodereset : in STD_LOGIC;
    ch2_txdetectrx : in STD_LOGIC;
    ch2_txlatclk : in STD_LOGIC;
    ch2_txphdlytstclk : in STD_LOGIC;
    ch2_txdlyalignreq : in STD_LOGIC;
    ch2_txelecidle : in STD_LOGIC;
    ch2_txinhibit : in STD_LOGIC;
    ch2_txmldchaindone : in STD_LOGIC;
    ch2_txmldchainreq : in STD_LOGIC;
    ch2_txoneszeros : in STD_LOGIC;
    ch2_txpausedelayalign : in STD_LOGIC;
    ch2_txpcsresetmask : in STD_LOGIC;
    ch2_txphalignreq : in STD_LOGIC;
    ch2_txphdlypd : in STD_LOGIC;
    ch2_txphdlyreset : in STD_LOGIC;
    ch2_txphsetinitreq : in STD_LOGIC;
    ch2_txphshift180 : in STD_LOGIC;
    ch2_txpicodeovrden : in STD_LOGIC;
    ch2_txpicodereset : in STD_LOGIC;
    ch2_txpippmen : in STD_LOGIC;
    ch2_txpisopd : in STD_LOGIC;
    ch2_txpolarity : in STD_LOGIC;
    ch2_txprbsforceerr : in STD_LOGIC;
    ch2_txswing : in STD_LOGIC;
    ch2_txsyncallin : in STD_LOGIC;
    ch2_tx10gstat : out STD_LOGIC;
    ch2_txcomfinish : out STD_LOGIC;
    ch2_txdccdone : out STD_LOGIC;
    ch2_txdlyalignerr : out STD_LOGIC;
    ch2_txdlyalignprog : out STD_LOGIC;
    ch2_txphaligndone : out STD_LOGIC;
    ch2_txphalignerr : out STD_LOGIC;
    ch2_txphalignoutrsvd : out STD_LOGIC;
    ch2_txphdlyresetdone : out STD_LOGIC;
    ch2_txphsetinitdone : out STD_LOGIC;
    ch2_txphshift180done : out STD_LOGIC;
    ch2_txsyncdone : out STD_LOGIC;
    ch2_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_txctrl0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch2_txctrl1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch2_txdeemph : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_txpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_txresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_txmstreset : in STD_LOGIC;
    ch2_txmstdatapathreset : in STD_LOGIC;
    ch2_txmstresetdone : out STD_LOGIC;
    ch2_txmargin : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch2_txpmaresetmask : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch2_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch2_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch2_txpippmstepsize : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch2_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch2_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch2_txmaincursor : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch2_txctrl2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch2_txrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch2_txprogdivresetdone : out STD_LOGIC;
    ch2_txpmaresetdone : out STD_LOGIC;
    ch2_txresetdone : out STD_LOGIC;
    ch2_txdapiresetdone : out STD_LOGIC;
    ch2_txdebugpcsout : out STD_LOGIC;
    ch2_txqpisenn : out STD_LOGIC;
    ch2_txqpisenp : out STD_LOGIC;
    ch2_txsimplexphystatus : out STD_LOGIC;
    ch2_txswingouthigh : out STD_LOGIC;
    ch2_txswingoutlow : out STD_LOGIC;
    ch2_txdapireset : in STD_LOGIC;
    ch2_txdapiresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_txqpibiasen : in STD_LOGIC;
    ch2_txqpiweakpu : in STD_LOGIC;
    ch2_txoutclk : out STD_LOGIC;
    ch2_txusrclk : in STD_LOGIC;
    ch3_txdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    ch3_txheader : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ch3_txsequence : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch3_gttxreset : in STD_LOGIC;
    ch3_txprogdivreset : in STD_LOGIC;
    ch3_txuserrdy : in STD_LOGIC;
    ch3_txphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_txcominit : in STD_LOGIC;
    ch3_txcomsas : in STD_LOGIC;
    ch3_txcomwake : in STD_LOGIC;
    ch3_txdapicodeovrden : in STD_LOGIC;
    ch3_txdapicodereset : in STD_LOGIC;
    ch3_txdetectrx : in STD_LOGIC;
    ch3_txlatclk : in STD_LOGIC;
    ch3_txphdlytstclk : in STD_LOGIC;
    ch3_txdlyalignreq : in STD_LOGIC;
    ch3_txelecidle : in STD_LOGIC;
    ch3_txinhibit : in STD_LOGIC;
    ch3_txmldchaindone : in STD_LOGIC;
    ch3_txmldchainreq : in STD_LOGIC;
    ch3_txoneszeros : in STD_LOGIC;
    ch3_txpausedelayalign : in STD_LOGIC;
    ch3_txpcsresetmask : in STD_LOGIC;
    ch3_txphalignreq : in STD_LOGIC;
    ch3_txphdlypd : in STD_LOGIC;
    ch3_txphdlyreset : in STD_LOGIC;
    ch3_txphsetinitreq : in STD_LOGIC;
    ch3_txphshift180 : in STD_LOGIC;
    ch3_txpicodeovrden : in STD_LOGIC;
    ch3_txpicodereset : in STD_LOGIC;
    ch3_txpippmen : in STD_LOGIC;
    ch3_txpisopd : in STD_LOGIC;
    ch3_txpolarity : in STD_LOGIC;
    ch3_txprbsforceerr : in STD_LOGIC;
    ch3_txswing : in STD_LOGIC;
    ch3_txsyncallin : in STD_LOGIC;
    ch3_tx10gstat : out STD_LOGIC;
    ch3_txcomfinish : out STD_LOGIC;
    ch3_txdccdone : out STD_LOGIC;
    ch3_txdlyalignerr : out STD_LOGIC;
    ch3_txdlyalignprog : out STD_LOGIC;
    ch3_txphaligndone : out STD_LOGIC;
    ch3_txphalignerr : out STD_LOGIC;
    ch3_txphalignoutrsvd : out STD_LOGIC;
    ch3_txphdlyresetdone : out STD_LOGIC;
    ch3_txphsetinitdone : out STD_LOGIC;
    ch3_txphshift180done : out STD_LOGIC;
    ch3_txsyncdone : out STD_LOGIC;
    ch3_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_txctrl0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch3_txctrl1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch3_txdeemph : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_txpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_txresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_txmstreset : in STD_LOGIC;
    ch3_txmstdatapathreset : in STD_LOGIC;
    ch3_txmstresetdone : out STD_LOGIC;
    ch3_txmargin : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch3_txpmaresetmask : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch3_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch3_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch3_txpippmstepsize : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch3_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch3_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch3_txmaincursor : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch3_txctrl2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch3_txrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch3_txprogdivresetdone : out STD_LOGIC;
    ch3_txpmaresetdone : out STD_LOGIC;
    ch3_txresetdone : out STD_LOGIC;
    ch3_txdapiresetdone : out STD_LOGIC;
    ch3_txdebugpcsout : out STD_LOGIC;
    ch3_txqpisenn : out STD_LOGIC;
    ch3_txqpisenp : out STD_LOGIC;
    ch3_txsimplexphystatus : out STD_LOGIC;
    ch3_txswingouthigh : out STD_LOGIC;
    ch3_txswingoutlow : out STD_LOGIC;
    ch3_txdapireset : in STD_LOGIC;
    ch3_txdapiresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_txqpibiasen : in STD_LOGIC;
    ch3_txqpiweakpu : in STD_LOGIC;
    ch3_txoutclk : out STD_LOGIC;
    ch3_txusrclk : in STD_LOGIC;
    ch0_rxdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    ch0_rxdatavalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_rxheader : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch0_rxgearboxslip : in STD_LOGIC;
    ch0_rxlatclk : in STD_LOGIC;
    ch0_gtrxreset : in STD_LOGIC;
    ch0_rxprogdivreset : in STD_LOGIC;
    ch0_rxuserrdy : in STD_LOGIC;
    ch0_rxprogdivresetdone : out STD_LOGIC;
    ch0_rxpmaresetdone : out STD_LOGIC;
    ch0_rxresetdone : out STD_LOGIC;
    ch0_rx10gstat : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch0_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch0_rxbyteisaligned : out STD_LOGIC;
    ch0_rxbyterealign : out STD_LOGIC;
    ch0_rxcdrhold : in STD_LOGIC;
    ch0_rxcdrlock : out STD_LOGIC;
    ch0_rxcdrovrden : in STD_LOGIC;
    ch0_rxcdrphdone : out STD_LOGIC;
    ch0_rxcdrreset : in STD_LOGIC;
    ch0_rxchanbondseq : out STD_LOGIC;
    ch0_rxchanisaligned : out STD_LOGIC;
    ch0_rxchanrealign : out STD_LOGIC;
    ch0_rxchbondi : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch0_rxchbondo : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ch0_rxclkcorcnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_rxcominitdet : out STD_LOGIC;
    ch0_rxcommadet : out STD_LOGIC;
    ch0_rxcomsasdet : out STD_LOGIC;
    ch0_rxcomwakedet : out STD_LOGIC;
    ch0_rxctrl0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_rxctrl1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_rxctrl2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch0_rxctrl3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch0_rxdapicodeovrden : in STD_LOGIC;
    ch0_rxdapicodereset : in STD_LOGIC;
    ch0_rxdlyalignerr : out STD_LOGIC;
    ch0_rxdlyalignprog : out STD_LOGIC;
    ch0_rxdlyalignreq : in STD_LOGIC;
    ch0_rxelecidle : out STD_LOGIC;
    ch0_rxeqtraining : in STD_LOGIC;
    ch0_rxfinealigndone : out STD_LOGIC;
    ch0_rxheadervalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_rxlpmen : in STD_LOGIC;
    ch0_rxmldchaindone : in STD_LOGIC;
    ch0_rxmldchainreq : in STD_LOGIC;
    ch0_rxmlfinealignreq : in STD_LOGIC;
    ch0_rxoobreset : in STD_LOGIC;
    ch0_rxosintdone : out STD_LOGIC;
    ch0_rxpcsresetmask : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch0_rxpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_rxphaligndone : out STD_LOGIC;
    ch0_rxphalignerr : out STD_LOGIC;
    ch0_rxphalignreq : in STD_LOGIC;
    ch0_rxphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_rxphdlypd : in STD_LOGIC;
    ch0_rxphdlyreset : in STD_LOGIC;
    ch0_rxphdlyresetdone : out STD_LOGIC;
    ch0_rxphsetinitdone : out STD_LOGIC;
    ch0_rxphsetinitreq : in STD_LOGIC;
    ch0_rxphshift180 : in STD_LOGIC;
    ch0_rxphshift180done : out STD_LOGIC;
    ch0_rxpmaresetmask : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch0_rxpolarity : in STD_LOGIC;
    ch0_rxprbscntreset : in STD_LOGIC;
    ch0_rxprbserr : out STD_LOGIC;
    ch0_rxprbslocked : out STD_LOGIC;
    ch0_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch0_rxrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch0_rxresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_rxmstreset : in STD_LOGIC;
    ch0_rxmstdatapathreset : in STD_LOGIC;
    ch0_rxmstresetdone : out STD_LOGIC;
    ch0_rxslide : in STD_LOGIC;
    ch0_rxsliderdy : out STD_LOGIC;
    ch0_rxstartofseq : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_rxstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch0_rxsyncallin : in STD_LOGIC;
    ch0_rxsyncdone : out STD_LOGIC;
    ch0_rxtermination : in STD_LOGIC;
    ch0_rxvalid : out STD_LOGIC;
    ch0_cdrbmcdrreq : in STD_LOGIC;
    ch0_cdrfreqos : in STD_LOGIC;
    ch0_cdrincpctrl : in STD_LOGIC;
    ch0_cdrstepdir : in STD_LOGIC;
    ch0_cdrstepsq : in STD_LOGIC;
    ch0_cdrstepsx : in STD_LOGIC;
    ch0_eyescanreset : in STD_LOGIC;
    ch0_eyescantrigger : in STD_LOGIC;
    ch0_eyescandataerror : out STD_LOGIC;
    ch0_refdebugout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_rxdapiresetdone : out STD_LOGIC;
    ch0_rxdebugpcsout : out STD_LOGIC;
    ch0_rxpkdet : out STD_LOGIC;
    ch0_rxqpisenn : out STD_LOGIC;
    ch0_rxqpisenp : out STD_LOGIC;
    ch0_rxsimplexphystatus : out STD_LOGIC;
    ch0_rxslipdone : out STD_LOGIC;
    ch0_dfehold : in STD_LOGIC;
    ch0_dfeovrd : in STD_LOGIC;
    ch0_rxdapireset : in STD_LOGIC;
    ch0_rxdapiresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_rxqpien : in STD_LOGIC;
    ch0_rxoutclk : out STD_LOGIC;
    ch0_rxusrclk : in STD_LOGIC;
    ch1_rxdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    ch1_rxdatavalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_rxheader : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch1_rxgearboxslip : in STD_LOGIC;
    ch1_rxlatclk : in STD_LOGIC;
    ch1_gtrxreset : in STD_LOGIC;
    ch1_rxprogdivreset : in STD_LOGIC;
    ch1_rxuserrdy : in STD_LOGIC;
    ch1_rxprogdivresetdone : out STD_LOGIC;
    ch1_rxpmaresetdone : out STD_LOGIC;
    ch1_rxresetdone : out STD_LOGIC;
    ch1_rx10gstat : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch1_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch1_rxbyteisaligned : out STD_LOGIC;
    ch1_rxbyterealign : out STD_LOGIC;
    ch1_rxcdrhold : in STD_LOGIC;
    ch1_rxcdrlock : out STD_LOGIC;
    ch1_rxcdrovrden : in STD_LOGIC;
    ch1_rxcdrphdone : out STD_LOGIC;
    ch1_rxcdrreset : in STD_LOGIC;
    ch1_rxchanbondseq : out STD_LOGIC;
    ch1_rxchanisaligned : out STD_LOGIC;
    ch1_rxchanrealign : out STD_LOGIC;
    ch1_rxchbondi : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch1_rxchbondo : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ch1_rxclkcorcnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_rxcominitdet : out STD_LOGIC;
    ch1_rxcommadet : out STD_LOGIC;
    ch1_rxcomsasdet : out STD_LOGIC;
    ch1_rxcomwakedet : out STD_LOGIC;
    ch1_rxctrl0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_rxctrl1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_rxctrl2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch1_rxctrl3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch1_rxdapicodeovrden : in STD_LOGIC;
    ch1_rxdapicodereset : in STD_LOGIC;
    ch1_rxdlyalignerr : out STD_LOGIC;
    ch1_rxdlyalignprog : out STD_LOGIC;
    ch1_rxdlyalignreq : in STD_LOGIC;
    ch1_rxelecidle : out STD_LOGIC;
    ch1_rxeqtraining : in STD_LOGIC;
    ch1_rxfinealigndone : out STD_LOGIC;
    ch1_rxheadervalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_rxlpmen : in STD_LOGIC;
    ch1_rxmldchaindone : in STD_LOGIC;
    ch1_rxmldchainreq : in STD_LOGIC;
    ch1_rxmlfinealignreq : in STD_LOGIC;
    ch1_rxoobreset : in STD_LOGIC;
    ch1_rxosintdone : out STD_LOGIC;
    ch1_rxpcsresetmask : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch1_rxpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_rxphaligndone : out STD_LOGIC;
    ch1_rxphalignerr : out STD_LOGIC;
    ch1_rxphalignreq : in STD_LOGIC;
    ch1_rxphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_rxphdlypd : in STD_LOGIC;
    ch1_rxphdlyreset : in STD_LOGIC;
    ch1_rxphdlyresetdone : out STD_LOGIC;
    ch1_rxphsetinitdone : out STD_LOGIC;
    ch1_rxphsetinitreq : in STD_LOGIC;
    ch1_rxphshift180 : in STD_LOGIC;
    ch1_rxphshift180done : out STD_LOGIC;
    ch1_rxpmaresetmask : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch1_rxpolarity : in STD_LOGIC;
    ch1_rxprbscntreset : in STD_LOGIC;
    ch1_rxprbserr : out STD_LOGIC;
    ch1_rxprbslocked : out STD_LOGIC;
    ch1_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch1_rxrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch1_rxresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_rxmstreset : in STD_LOGIC;
    ch1_rxmstdatapathreset : in STD_LOGIC;
    ch1_rxmstresetdone : out STD_LOGIC;
    ch1_rxslide : in STD_LOGIC;
    ch1_rxsliderdy : out STD_LOGIC;
    ch1_rxstartofseq : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_rxstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch1_rxsyncallin : in STD_LOGIC;
    ch1_rxsyncdone : out STD_LOGIC;
    ch1_rxtermination : in STD_LOGIC;
    ch1_rxvalid : out STD_LOGIC;
    ch1_cdrbmcdrreq : in STD_LOGIC;
    ch1_cdrfreqos : in STD_LOGIC;
    ch1_cdrincpctrl : in STD_LOGIC;
    ch1_cdrstepdir : in STD_LOGIC;
    ch1_cdrstepsq : in STD_LOGIC;
    ch1_cdrstepsx : in STD_LOGIC;
    ch1_eyescanreset : in STD_LOGIC;
    ch1_eyescantrigger : in STD_LOGIC;
    ch1_eyescandataerror : out STD_LOGIC;
    ch1_refdebugout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_rxdapiresetdone : out STD_LOGIC;
    ch1_rxdebugpcsout : out STD_LOGIC;
    ch1_rxpkdet : out STD_LOGIC;
    ch1_rxqpisenn : out STD_LOGIC;
    ch1_rxqpisenp : out STD_LOGIC;
    ch1_rxsimplexphystatus : out STD_LOGIC;
    ch1_rxslipdone : out STD_LOGIC;
    ch1_dfehold : in STD_LOGIC;
    ch1_dfeovrd : in STD_LOGIC;
    ch1_rxdapireset : in STD_LOGIC;
    ch1_rxdapiresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_rxqpien : in STD_LOGIC;
    ch1_rxoutclk : out STD_LOGIC;
    ch1_rxusrclk : in STD_LOGIC;
    ch2_rxdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    ch2_rxdatavalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_rxheader : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch2_rxgearboxslip : in STD_LOGIC;
    ch2_rxlatclk : in STD_LOGIC;
    ch2_gtrxreset : in STD_LOGIC;
    ch2_rxprogdivreset : in STD_LOGIC;
    ch2_rxuserrdy : in STD_LOGIC;
    ch2_rxprogdivresetdone : out STD_LOGIC;
    ch2_rxpmaresetdone : out STD_LOGIC;
    ch2_rxresetdone : out STD_LOGIC;
    ch2_rx10gstat : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch2_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch2_rxbyteisaligned : out STD_LOGIC;
    ch2_rxbyterealign : out STD_LOGIC;
    ch2_rxcdrhold : in STD_LOGIC;
    ch2_rxcdrlock : out STD_LOGIC;
    ch2_rxcdrovrden : in STD_LOGIC;
    ch2_rxcdrphdone : out STD_LOGIC;
    ch2_rxcdrreset : in STD_LOGIC;
    ch2_rxchanbondseq : out STD_LOGIC;
    ch2_rxchanisaligned : out STD_LOGIC;
    ch2_rxchanrealign : out STD_LOGIC;
    ch2_rxchbondi : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch2_rxchbondo : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ch2_rxclkcorcnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_rxcominitdet : out STD_LOGIC;
    ch2_rxcommadet : out STD_LOGIC;
    ch2_rxcomsasdet : out STD_LOGIC;
    ch2_rxcomwakedet : out STD_LOGIC;
    ch2_rxctrl0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch2_rxctrl1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch2_rxctrl2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch2_rxctrl3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch2_rxdapicodeovrden : in STD_LOGIC;
    ch2_rxdapicodereset : in STD_LOGIC;
    ch2_rxdlyalignerr : out STD_LOGIC;
    ch2_rxdlyalignprog : out STD_LOGIC;
    ch2_rxdlyalignreq : in STD_LOGIC;
    ch2_rxelecidle : out STD_LOGIC;
    ch2_rxeqtraining : in STD_LOGIC;
    ch2_rxfinealigndone : out STD_LOGIC;
    ch2_rxheadervalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_rxlpmen : in STD_LOGIC;
    ch2_rxmldchaindone : in STD_LOGIC;
    ch2_rxmldchainreq : in STD_LOGIC;
    ch2_rxmlfinealignreq : in STD_LOGIC;
    ch2_rxoobreset : in STD_LOGIC;
    ch2_rxosintdone : out STD_LOGIC;
    ch2_rxpcsresetmask : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch2_rxpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_rxphaligndone : out STD_LOGIC;
    ch2_rxphalignerr : out STD_LOGIC;
    ch2_rxphalignreq : in STD_LOGIC;
    ch2_rxphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_rxphdlypd : in STD_LOGIC;
    ch2_rxphdlyreset : in STD_LOGIC;
    ch2_rxphdlyresetdone : out STD_LOGIC;
    ch2_rxphsetinitdone : out STD_LOGIC;
    ch2_rxphsetinitreq : in STD_LOGIC;
    ch2_rxphshift180 : in STD_LOGIC;
    ch2_rxphshift180done : out STD_LOGIC;
    ch2_rxpmaresetmask : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch2_rxpolarity : in STD_LOGIC;
    ch2_rxprbscntreset : in STD_LOGIC;
    ch2_rxprbserr : out STD_LOGIC;
    ch2_rxprbslocked : out STD_LOGIC;
    ch2_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch2_rxrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch2_rxresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_rxmstreset : in STD_LOGIC;
    ch2_rxmstdatapathreset : in STD_LOGIC;
    ch2_rxmstresetdone : out STD_LOGIC;
    ch2_rxslide : in STD_LOGIC;
    ch2_rxsliderdy : out STD_LOGIC;
    ch2_rxstartofseq : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_rxstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch2_rxsyncallin : in STD_LOGIC;
    ch2_rxsyncdone : out STD_LOGIC;
    ch2_rxtermination : in STD_LOGIC;
    ch2_rxvalid : out STD_LOGIC;
    ch2_cdrbmcdrreq : in STD_LOGIC;
    ch2_cdrfreqos : in STD_LOGIC;
    ch2_cdrincpctrl : in STD_LOGIC;
    ch2_cdrstepdir : in STD_LOGIC;
    ch2_cdrstepsq : in STD_LOGIC;
    ch2_cdrstepsx : in STD_LOGIC;
    ch2_eyescanreset : in STD_LOGIC;
    ch2_eyescantrigger : in STD_LOGIC;
    ch2_eyescandataerror : out STD_LOGIC;
    ch2_refdebugout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_rxdapiresetdone : out STD_LOGIC;
    ch2_rxdebugpcsout : out STD_LOGIC;
    ch2_rxpkdet : out STD_LOGIC;
    ch2_rxqpisenn : out STD_LOGIC;
    ch2_rxqpisenp : out STD_LOGIC;
    ch2_rxsimplexphystatus : out STD_LOGIC;
    ch2_rxslipdone : out STD_LOGIC;
    ch2_dfehold : in STD_LOGIC;
    ch2_dfeovrd : in STD_LOGIC;
    ch2_rxdapireset : in STD_LOGIC;
    ch2_rxdapiresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_rxqpien : in STD_LOGIC;
    ch2_rxoutclk : out STD_LOGIC;
    ch2_rxusrclk : in STD_LOGIC;
    ch3_rxdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    ch3_rxdatavalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_rxheader : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch3_rxgearboxslip : in STD_LOGIC;
    ch3_rxlatclk : in STD_LOGIC;
    ch3_gtrxreset : in STD_LOGIC;
    ch3_rxprogdivreset : in STD_LOGIC;
    ch3_rxuserrdy : in STD_LOGIC;
    ch3_rxprogdivresetdone : out STD_LOGIC;
    ch3_rxpmaresetdone : out STD_LOGIC;
    ch3_rxresetdone : out STD_LOGIC;
    ch3_rx10gstat : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch3_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch3_rxbyteisaligned : out STD_LOGIC;
    ch3_rxbyterealign : out STD_LOGIC;
    ch3_rxcdrhold : in STD_LOGIC;
    ch3_rxcdrlock : out STD_LOGIC;
    ch3_rxcdrovrden : in STD_LOGIC;
    ch3_rxcdrphdone : out STD_LOGIC;
    ch3_rxcdrreset : in STD_LOGIC;
    ch3_rxchanbondseq : out STD_LOGIC;
    ch3_rxchanisaligned : out STD_LOGIC;
    ch3_rxchanrealign : out STD_LOGIC;
    ch3_rxchbondi : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch3_rxchbondo : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ch3_rxclkcorcnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_rxcominitdet : out STD_LOGIC;
    ch3_rxcommadet : out STD_LOGIC;
    ch3_rxcomsasdet : out STD_LOGIC;
    ch3_rxcomwakedet : out STD_LOGIC;
    ch3_rxctrl0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch3_rxctrl1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch3_rxctrl2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch3_rxctrl3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch3_rxdapicodeovrden : in STD_LOGIC;
    ch3_rxdapicodereset : in STD_LOGIC;
    ch3_rxdlyalignerr : out STD_LOGIC;
    ch3_rxdlyalignprog : out STD_LOGIC;
    ch3_rxdlyalignreq : in STD_LOGIC;
    ch3_rxelecidle : out STD_LOGIC;
    ch3_rxeqtraining : in STD_LOGIC;
    ch3_rxfinealigndone : out STD_LOGIC;
    ch3_rxheadervalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_rxlpmen : in STD_LOGIC;
    ch3_rxmldchaindone : in STD_LOGIC;
    ch3_rxmldchainreq : in STD_LOGIC;
    ch3_rxmlfinealignreq : in STD_LOGIC;
    ch3_rxoobreset : in STD_LOGIC;
    ch3_rxosintdone : out STD_LOGIC;
    ch3_rxpcsresetmask : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch3_rxpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_rxphaligndone : out STD_LOGIC;
    ch3_rxphalignerr : out STD_LOGIC;
    ch3_rxphalignreq : in STD_LOGIC;
    ch3_rxphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_rxphdlypd : in STD_LOGIC;
    ch3_rxphdlyreset : in STD_LOGIC;
    ch3_rxphdlyresetdone : out STD_LOGIC;
    ch3_rxphsetinitdone : out STD_LOGIC;
    ch3_rxphsetinitreq : in STD_LOGIC;
    ch3_rxphshift180 : in STD_LOGIC;
    ch3_rxphshift180done : out STD_LOGIC;
    ch3_rxpmaresetmask : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch3_rxpolarity : in STD_LOGIC;
    ch3_rxprbscntreset : in STD_LOGIC;
    ch3_rxprbserr : out STD_LOGIC;
    ch3_rxprbslocked : out STD_LOGIC;
    ch3_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch3_rxrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch3_rxresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_rxmstreset : in STD_LOGIC;
    ch3_rxmstdatapathreset : in STD_LOGIC;
    ch3_rxmstresetdone : out STD_LOGIC;
    ch3_rxslide : in STD_LOGIC;
    ch3_rxsliderdy : out STD_LOGIC;
    ch3_rxstartofseq : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_rxstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch3_rxsyncallin : in STD_LOGIC;
    ch3_rxsyncdone : out STD_LOGIC;
    ch3_rxtermination : in STD_LOGIC;
    ch3_rxvalid : out STD_LOGIC;
    ch3_cdrbmcdrreq : in STD_LOGIC;
    ch3_cdrfreqos : in STD_LOGIC;
    ch3_cdrincpctrl : in STD_LOGIC;
    ch3_cdrstepdir : in STD_LOGIC;
    ch3_cdrstepsq : in STD_LOGIC;
    ch3_cdrstepsx : in STD_LOGIC;
    ch3_eyescanreset : in STD_LOGIC;
    ch3_eyescantrigger : in STD_LOGIC;
    ch3_eyescandataerror : out STD_LOGIC;
    ch3_refdebugout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_rxdapiresetdone : out STD_LOGIC;
    ch3_rxdebugpcsout : out STD_LOGIC;
    ch3_rxpkdet : out STD_LOGIC;
    ch3_rxqpisenn : out STD_LOGIC;
    ch3_rxqpisenp : out STD_LOGIC;
    ch3_rxsimplexphystatus : out STD_LOGIC;
    ch3_rxslipdone : out STD_LOGIC;
    ch3_dfehold : in STD_LOGIC;
    ch3_dfeovrd : in STD_LOGIC;
    ch3_rxdapireset : in STD_LOGIC;
    ch3_rxdapiresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_rxqpien : in STD_LOGIC;
    ch3_rxoutclk : out STD_LOGIC;
    ch3_rxusrclk : in STD_LOGIC;
    ch0_bufgtce : out STD_LOGIC;
    ch0_bufgtrst : out STD_LOGIC;
    ch0_bufgtcemask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch0_bufgtrstmask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch0_bufgtdiv : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ch0_clkrsvd0 : in STD_LOGIC;
    ch0_clkrsvd1 : in STD_LOGIC;
    ch0_dmonitorclk : in STD_LOGIC;
    ch0_phyesmadaptsave : in STD_LOGIC;
    ch0_iloresetmask : in STD_LOGIC;
    ch0_loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch0_dmonfiforeset : in STD_LOGIC;
    ch0_pcsrsvdin : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_gtrsvd : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_pcsrsvdout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_pinrsvdas : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_dmonitoroutclk : out STD_LOGIC;
    ch0_resetexception : out STD_LOGIC;
    ch0_dmonitorout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ch0_phyready : out STD_LOGIC;
    ch0_hsdppcsreset : in STD_LOGIC;
    ch1_bufgtce : out STD_LOGIC;
    ch1_bufgtrst : out STD_LOGIC;
    ch1_bufgtcemask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch1_bufgtrstmask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch1_bufgtdiv : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ch1_clkrsvd0 : in STD_LOGIC;
    ch1_clkrsvd1 : in STD_LOGIC;
    ch1_dmonitorclk : in STD_LOGIC;
    ch1_phyesmadaptsave : in STD_LOGIC;
    ch1_iloresetmask : in STD_LOGIC;
    ch1_loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch1_dmonfiforeset : in STD_LOGIC;
    ch1_pcsrsvdin : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_gtrsvd : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_pcsrsvdout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_pinrsvdas : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_dmonitoroutclk : out STD_LOGIC;
    ch1_resetexception : out STD_LOGIC;
    ch1_dmonitorout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ch1_phyready : out STD_LOGIC;
    ch1_hsdppcsreset : in STD_LOGIC;
    ch2_bufgtce : out STD_LOGIC;
    ch2_bufgtrst : out STD_LOGIC;
    ch2_bufgtcemask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch2_bufgtrstmask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch2_bufgtdiv : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ch2_clkrsvd0 : in STD_LOGIC;
    ch2_clkrsvd1 : in STD_LOGIC;
    ch2_dmonitorclk : in STD_LOGIC;
    ch2_phyesmadaptsave : in STD_LOGIC;
    ch2_iloresetmask : in STD_LOGIC;
    ch2_loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch2_dmonfiforeset : in STD_LOGIC;
    ch2_pcsrsvdin : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch2_gtrsvd : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch2_pcsrsvdout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch2_pinrsvdas : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch2_dmonitoroutclk : out STD_LOGIC;
    ch2_resetexception : out STD_LOGIC;
    ch2_dmonitorout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ch2_phyready : out STD_LOGIC;
    ch2_hsdppcsreset : in STD_LOGIC;
    ch3_bufgtce : out STD_LOGIC;
    ch3_bufgtrst : out STD_LOGIC;
    ch3_bufgtcemask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch3_bufgtrstmask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch3_bufgtdiv : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ch3_clkrsvd0 : in STD_LOGIC;
    ch3_clkrsvd1 : in STD_LOGIC;
    ch3_dmonitorclk : in STD_LOGIC;
    ch3_phyesmadaptsave : in STD_LOGIC;
    ch3_iloresetmask : in STD_LOGIC;
    ch3_loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch3_dmonfiforeset : in STD_LOGIC;
    ch3_pcsrsvdin : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch3_gtrsvd : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch3_pcsrsvdout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch3_pinrsvdas : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch3_dmonitoroutclk : out STD_LOGIC;
    ch3_resetexception : out STD_LOGIC;
    ch3_dmonitorout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ch3_phyready : out STD_LOGIC;
    ch3_hsdppcsreset : in STD_LOGIC;
    resetdone_northin : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resetdone_southin : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resetdone_northout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    resetdone_southout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txpinorthin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpinorthin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpisouthin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpisouthin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pipenorthin : in STD_LOGIC_VECTOR ( 5 downto 0 );
    pipesouthin : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txpinorthout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txpisouthout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpinorthout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpisouthout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipenorthout : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pipesouthout : out STD_LOGIC_VECTOR ( 5 downto 0 );
    GT_REFCLK0 : in STD_LOGIC;
    bgbypassb : in STD_LOGIC;
    bgmonitorenb : in STD_LOGIC;
    bgpdb : in STD_LOGIC;
    bgrcalovrdenb : in STD_LOGIC;
    bgrcalovrd : in STD_LOGIC_VECTOR ( 4 downto 0 );
    debugtraceready : in STD_LOGIC;
    debugtraceclk : in STD_LOGIC;
    rcalenb : in STD_LOGIC;
    trigackout0 : in STD_LOGIC;
    trigin0 : in STD_LOGIC;
    ubenable : in STD_LOGIC;
    ubiolmbrst : in STD_LOGIC;
    ubmbrst : in STD_LOGIC;
    ubintr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ubrxuart : in STD_LOGIC;
    ctrlrsvdin : in STD_LOGIC_VECTOR ( 7 downto 0 );
    coestatusdebug : in STD_LOGIC;
    gpi : in STD_LOGIC_VECTOR ( 31 downto 0 );
    refclk0_clktestsig : in STD_LOGIC;
    refclk1_clktestsig : in STD_LOGIC;
    correcterr : out STD_LOGIC;
    debugtracetvalid : out STD_LOGIC;
    debugtracetdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    refclk0_gtrefclkpdint : out STD_LOGIC;
    refclk0_clktestsigint : out STD_LOGIC;
    refclk1_gtrefclkpdint : out STD_LOGIC;
    refclk1_clktestsigint : out STD_LOGIC;
    trigackin0 : out STD_LOGIC;
    trigout0 : out STD_LOGIC;
    ubinterrupt : out STD_LOGIC;
    ubtxuart : out STD_LOGIC;
    uncorrecterr : out STD_LOGIC;
    ctrlrsvdout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gpo : out STD_LOGIC_VECTOR ( 31 downto 0 );
    hsclk0_rxrecclksel : out STD_LOGIC_VECTOR ( 1 downto 0 );
    hsclk1_rxrecclksel : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_xpipe5_pipeline_en : out STD_LOGIC;
    ch1_xpipe5_pipeline_en : out STD_LOGIC;
    ch2_xpipe5_pipeline_en : out STD_LOGIC;
    ch3_xpipe5_pipeline_en : out STD_LOGIC;
    apb3clk : in STD_LOGIC;
    apb3paddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    apb3penable : in STD_LOGIC;
    apb3presetn : in STD_LOGIC;
    apb3prdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    apb3psel : in STD_LOGIC;
    apb3pslverr : out STD_LOGIC;
    apb3pready : out STD_LOGIC;
    apb3pwdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    apb3pwrite : in STD_LOGIC;
    rxp : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txp : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txn : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0 : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0,extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0 : entity is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst,Vivado 2024.1";
end extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0;

architecture STRUCTURE of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_inst_apb3pready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_apb3pslverr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch0_bufgtce_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch0_bufgtrst_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch0_dmonitoroutclk_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch0_iloresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch0_phyready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch0_phystatus_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch0_resetexception_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch0_txsimplexphystatus_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch0_xpipe5_pipeline_en_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_bufgtce_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_bufgtrst_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_dmonitoroutclk_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_eyescandataerror_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_iloresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_phyready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_phystatus_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_resetexception_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxbyteisaligned_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxbyterealign_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxcdrlock_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxcdrphdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxchanbondseq_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxchanisaligned_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxchanrealign_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxcominitdet_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxcommadet_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxcomsasdet_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxcomwakedet_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxdapiresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxdebugpcsout_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxdlyalignerr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxdlyalignprog_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxelecidle_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxfinealigndone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxmstresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxosintdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxoutclk_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxphaligndone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxphalignerr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxphdlyresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxphsetinitdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxphshift180done_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxpkdet_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxpmaresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxprbserr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxprbslocked_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxprogdivresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxqpisenn_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxqpisenp_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxsimplexphystatus_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxsliderdy_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxslipdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxsyncdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_rxvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_tx10gstat_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_txcomfinish_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_txdapiresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_txdccdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_txdebugpcsout_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_txdlyalignerr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_txdlyalignprog_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_txmstresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_txoutclk_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_txphaligndone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_txphalignerr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_txphalignoutrsvd_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_txphdlyresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_txphsetinitdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_txphshift180done_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_txpmaresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_txprogdivresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_txqpisenn_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_txqpisenp_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_txresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_txsimplexphystatus_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_txswingouthigh_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_txswingoutlow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_txsyncdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch1_xpipe5_pipeline_en_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_bufgtce_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_bufgtrst_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_dmonitoroutclk_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_eyescandataerror_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_iloresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_phyready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_phystatus_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_resetexception_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxbyteisaligned_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxbyterealign_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxcdrlock_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxcdrphdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxchanbondseq_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxchanisaligned_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxchanrealign_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxcominitdet_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxcommadet_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxcomsasdet_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxcomwakedet_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxdapiresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxdebugpcsout_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxdlyalignerr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxdlyalignprog_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxelecidle_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxfinealigndone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxmstresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxosintdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxoutclk_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxphaligndone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxphalignerr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxphdlyresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxphsetinitdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxphshift180done_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxpkdet_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxpmaresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxprbserr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxprbslocked_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxprogdivresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxqpisenn_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxqpisenp_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxsimplexphystatus_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxsliderdy_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxslipdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxsyncdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_rxvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_tx10gstat_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_txcomfinish_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_txdapiresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_txdccdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_txdebugpcsout_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_txdlyalignerr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_txdlyalignprog_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_txmstresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_txoutclk_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_txphaligndone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_txphalignerr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_txphalignoutrsvd_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_txphdlyresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_txphsetinitdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_txphshift180done_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_txpmaresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_txprogdivresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_txqpisenn_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_txqpisenp_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_txresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_txsimplexphystatus_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_txswingouthigh_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_txswingoutlow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_txsyncdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch2_xpipe5_pipeline_en_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_bufgtce_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_bufgtrst_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_dmonitoroutclk_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_eyescandataerror_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_iloresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_phyready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_phystatus_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_resetexception_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxbyteisaligned_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxbyterealign_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxcdrlock_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxcdrphdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxchanbondseq_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxchanisaligned_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxchanrealign_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxcominitdet_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxcommadet_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxcomsasdet_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxcomwakedet_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxdapiresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxdebugpcsout_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxdlyalignerr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxdlyalignprog_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxelecidle_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxfinealigndone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxmstresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxosintdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxoutclk_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxphaligndone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxphalignerr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxphdlyresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxphsetinitdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxphshift180done_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxpkdet_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxpmaresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxprbserr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxprbslocked_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxprogdivresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxqpisenn_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxqpisenp_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxsimplexphystatus_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxsliderdy_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxslipdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxsyncdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_rxvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_tx10gstat_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_txcomfinish_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_txdapiresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_txdccdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_txdebugpcsout_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_txdlyalignerr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_txdlyalignprog_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_txmstresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_txoutclk_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_txphaligndone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_txphalignerr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_txphalignoutrsvd_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_txphdlyresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_txphsetinitdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_txphshift180done_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_txpmaresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_txprogdivresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_txqpisenn_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_txqpisenp_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_txresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_txsimplexphystatus_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_txswingouthigh_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_txswingoutlow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_txsyncdone_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ch3_xpipe5_pipeline_en_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_correcterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_debugtracetvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_hsclk0_lcpllfbclklost_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_hsclk0_lcpllrefclklost_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_hsclk0_lcpllrefclkmonitor_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_hsclk0_rpllfbclklost_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_hsclk0_rplllock_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_hsclk0_rpllrefclklost_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_hsclk0_rpllrefclkmonitor_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_hsclk0_rxrecclkout0_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_hsclk0_rxrecclkout1_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_hsclk1_lcpllfbclklost_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_hsclk1_lcplllock_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_hsclk1_lcpllrefclklost_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_hsclk1_lcpllrefclkmonitor_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_hsclk1_rpllfbclklost_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_hsclk1_rplllock_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_hsclk1_rpllrefclklost_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_hsclk1_rpllrefclkmonitor_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_hsclk1_rxrecclkout0_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_hsclk1_rxrecclkout1_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_refclk0_clktestsigint_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_refclk0_gtrefclkpdint_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_refclk1_clktestsigint_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_refclk1_gtrefclkpdint_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_rxmarginreqack_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_rxmarginresreq_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_lite_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_lite_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_lite_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_lite_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_lite_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trigackin0_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trigout0_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ubinterrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_ubtxuart_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_uncorrecterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_apb3prdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_ch0_bufgtcemask_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_ch0_bufgtdiv_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_ch0_bufgtrstmask_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_ch0_dmonitorout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_ch0_pcsrsvdout_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_ch0_pinrsvdas_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_ch1_bufgtcemask_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_ch1_bufgtdiv_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_ch1_bufgtrstmask_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_ch1_dmonitorout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_ch1_pcsrsvdout_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_ch1_pinrsvdas_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_ch1_refdebugout_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_ch1_rx10gstat_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_ch1_rxbufstatus_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_ch1_rxchbondo_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_ch1_rxclkcorcnt_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_ch1_rxctrl0_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_ch1_rxctrl1_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_ch1_rxctrl2_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_ch1_rxctrl3_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_ch1_rxdata_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_inst_ch1_rxdatavalid_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_ch1_rxheader_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_ch1_rxheadervalid_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_ch1_rxstartofseq_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_ch1_rxstatus_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_ch1_txbufstatus_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_ch2_bufgtcemask_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_ch2_bufgtdiv_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_ch2_bufgtrstmask_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_ch2_dmonitorout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_ch2_pcsrsvdout_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_ch2_pinrsvdas_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_ch2_refdebugout_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_ch2_rx10gstat_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_ch2_rxbufstatus_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_ch2_rxchbondo_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_ch2_rxclkcorcnt_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_ch2_rxctrl0_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_ch2_rxctrl1_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_ch2_rxctrl2_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_ch2_rxctrl3_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_ch2_rxdata_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_inst_ch2_rxdatavalid_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_ch2_rxheader_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_ch2_rxheadervalid_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_ch2_rxstartofseq_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_ch2_rxstatus_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_ch2_txbufstatus_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_ch3_bufgtcemask_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_ch3_bufgtdiv_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_ch3_bufgtrstmask_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_ch3_dmonitorout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_ch3_pcsrsvdout_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_ch3_pinrsvdas_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_ch3_refdebugout_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_ch3_rx10gstat_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_ch3_rxbufstatus_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_ch3_rxchbondo_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_ch3_rxclkcorcnt_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_ch3_rxctrl0_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_ch3_rxctrl1_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_ch3_rxctrl2_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_ch3_rxctrl3_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_ch3_rxdata_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_inst_ch3_rxdatavalid_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_ch3_rxheader_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_ch3_rxheadervalid_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_ch3_rxstartofseq_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_ch3_rxstatus_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_ch3_txbufstatus_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_ctrlrsvdout_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_debugtracetdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_hsclk0_lcpllrsvdout_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_hsclk0_rpllrsvdout_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_hsclk0_rxrecclksel_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_hsclk1_lcpllrsvdout_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_hsclk1_rpllrsvdout_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_hsclk1_rxrecclksel_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_pipenorthout_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_pipesouthout_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_resetdone_northout_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_resetdone_southout_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxmarginrescmd_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxmarginreslanenum_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxmarginrespayld_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxpinorthout_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxpisouthout_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_s_axi_lite_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_lite_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_s_axi_lite_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_txpinorthout_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_txpisouthout_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute A_CFG0 : integer;
  attribute A_CFG0 of inst : label is 1856;
  attribute A_CFG1 : integer;
  attribute A_CFG1 of inst : label is 1313754742;
  attribute A_CFG2 : integer;
  attribute A_CFG2 of inst : label is 1610612736;
  attribute A_CFG3 : integer;
  attribute A_CFG3 of inst : label is -536870912;
  attribute A_CFG4 : integer;
  attribute A_CFG4 of inst : label is -536870912;
  attribute A_CFG5 : integer;
  attribute A_CFG5 of inst : label is -536870912;
  attribute CH0_ADAPT_APT_CFG : integer;
  attribute CH0_ADAPT_APT_CFG of inst : label is 0;
  attribute CH0_ADAPT_CAL_CFG : integer;
  attribute CH0_ADAPT_CAL_CFG of inst : label is -2115083264;
  attribute CH0_ADAPT_DFE_CFG : integer;
  attribute CH0_ADAPT_DFE_CFG of inst : label is 64;
  attribute CH0_ADAPT_GC_CFG0 : integer;
  attribute CH0_ADAPT_GC_CFG0 of inst : label is 9441392;
  attribute CH0_ADAPT_GC_CFG1 : integer;
  attribute CH0_ADAPT_GC_CFG1 of inst : label is 178259936;
  attribute CH0_ADAPT_GC_CFG2 : integer;
  attribute CH0_ADAPT_GC_CFG2 of inst : label is 2097384;
  attribute CH0_ADAPT_GC_CFG3 : integer;
  attribute CH0_ADAPT_GC_CFG3 of inst : label is 178258912;
  attribute CH0_ADAPT_GEN_CFG0 : integer;
  attribute CH0_ADAPT_GEN_CFG0 of inst : label is 1179648;
  attribute CH0_ADAPT_GEN_CFG1 : integer;
  attribute CH0_ADAPT_GEN_CFG1 of inst : label is 0;
  attribute CH0_ADAPT_GEN_CFG2 : integer;
  attribute CH0_ADAPT_GEN_CFG2 of inst : label is -2013265921;
  attribute CH0_ADAPT_GEN_CFG3 : integer;
  attribute CH0_ADAPT_GEN_CFG3 of inst : label is 268435456;
  attribute CH0_ADAPT_H01_CFG : integer;
  attribute CH0_ADAPT_H01_CFG of inst : label is 18875040;
  attribute CH0_ADAPT_H23_CFG : integer;
  attribute CH0_ADAPT_H23_CFG of inst : label is 27263392;
  attribute CH0_ADAPT_H45_CFG : integer;
  attribute CH0_ADAPT_H45_CFG of inst : label is 27263392;
  attribute CH0_ADAPT_H67_CFG : integer;
  attribute CH0_ADAPT_H67_CFG of inst : label is 27263392;
  attribute CH0_ADAPT_H89_CFG : integer;
  attribute CH0_ADAPT_H89_CFG of inst : label is 27263392;
  attribute CH0_ADAPT_HAB_CFG : integer;
  attribute CH0_ADAPT_HAB_CFG of inst : label is 27263392;
  attribute CH0_ADAPT_HCD_CFG : integer;
  attribute CH0_ADAPT_HCD_CFG of inst : label is 27263392;
  attribute CH0_ADAPT_HEF_CFG : integer;
  attribute CH0_ADAPT_HEF_CFG of inst : label is 27263904;
  attribute CH0_ADAPT_KH_CFG0 : integer;
  attribute CH0_ADAPT_KH_CFG0 of inst : label is 537426239;
  attribute CH0_ADAPT_KH_CFG1 : integer;
  attribute CH0_ADAPT_KH_CFG1 of inst : label is 0;
  attribute CH0_ADAPT_KH_CFG2 : integer;
  attribute CH0_ADAPT_KH_CFG2 of inst : label is 17312;
  attribute CH0_ADAPT_KH_CFG3 : integer;
  attribute CH0_ADAPT_KH_CFG3 of inst : label is 0;
  attribute CH0_ADAPT_KH_CFG4 : integer;
  attribute CH0_ADAPT_KH_CFG4 of inst : label is 31648;
  attribute CH0_ADAPT_KH_CFG5 : integer;
  attribute CH0_ADAPT_KH_CFG5 of inst : label is 0;
  attribute CH0_ADAPT_KL_CFG0 : integer;
  attribute CH0_ADAPT_KL_CFG0 of inst : label is 32928;
  attribute CH0_ADAPT_KL_CFG1 : integer;
  attribute CH0_ADAPT_KL_CFG1 of inst : label is 17312;
  attribute CH0_ADAPT_LCK_CFG0 : integer;
  attribute CH0_ADAPT_LCK_CFG0 of inst : label is 16384;
  attribute CH0_ADAPT_LCK_CFG1 : integer;
  attribute CH0_ADAPT_LCK_CFG1 of inst : label is 16384;
  attribute CH0_ADAPT_LCK_CFG2 : integer;
  attribute CH0_ADAPT_LCK_CFG2 of inst : label is 0;
  attribute CH0_ADAPT_LCK_CFG3 : integer;
  attribute CH0_ADAPT_LCK_CFG3 of inst : label is 0;
  attribute CH0_ADAPT_LOP_CFG : integer;
  attribute CH0_ADAPT_LOP_CFG of inst : label is -301988256;
  attribute CH0_ADAPT_OS_CFG : integer;
  attribute CH0_ADAPT_OS_CFG of inst : label is -2147483360;
  attribute CH0_CHCLK_ILO_CFG : integer;
  attribute CH0_CHCLK_ILO_CFG of inst : label is 6553651;
  attribute CH0_CHCLK_MISC_CFG : integer;
  attribute CH0_CHCLK_MISC_CFG of inst : label is -125706465;
  attribute CH0_CHCLK_RSV_CFG : integer;
  attribute CH0_CHCLK_RSV_CFG of inst : label is 0;
  attribute CH0_CHCLK_RXCAL_CFG : integer;
  attribute CH0_CHCLK_RXCAL_CFG of inst : label is 138166272;
  attribute CH0_CHCLK_RXCAL_CFG1 : integer;
  attribute CH0_CHCLK_RXCAL_CFG1 of inst : label is 0;
  attribute CH0_CHCLK_RXCAL_CFG2 : integer;
  attribute CH0_CHCLK_RXCAL_CFG2 of inst : label is 0;
  attribute CH0_CHCLK_RXPI_CFG : integer;
  attribute CH0_CHCLK_RXPI_CFG of inst : label is 5244940;
  attribute CH0_CHCLK_TXCAL_CFG : integer;
  attribute CH0_CHCLK_TXCAL_CFG of inst : label is 4194336;
  attribute CH0_CHCLK_TXPI_CFG0 : integer;
  attribute CH0_CHCLK_TXPI_CFG0 of inst : label is 4655119;
  attribute CH0_CHL_RSV_CFG0 : integer;
  attribute CH0_CHL_RSV_CFG0 of inst : label is -964689911;
  attribute CH0_CHL_RSV_CFG1 : integer;
  attribute CH0_CHL_RSV_CFG1 of inst : label is 1560;
  attribute CH0_CHL_RSV_CFG2 : integer;
  attribute CH0_CHL_RSV_CFG2 of inst : label is 6227344;
  attribute CH0_CHL_RSV_CFG3 : integer;
  attribute CH0_CHL_RSV_CFG3 of inst : label is 0;
  attribute CH0_CHL_RSV_CFG4 : integer;
  attribute CH0_CHL_RSV_CFG4 of inst : label is 0;
  attribute CH0_DA_CFG : integer;
  attribute CH0_DA_CFG of inst : label is 655370;
  attribute CH0_EYESCAN_CFG0 : integer;
  attribute CH0_EYESCAN_CFG0 of inst : label is 2048;
  attribute CH0_EYESCAN_CFG1 : integer;
  attribute CH0_EYESCAN_CFG1 of inst : label is 0;
  attribute CH0_EYESCAN_CFG10 : integer;
  attribute CH0_EYESCAN_CFG10 of inst : label is 0;
  attribute CH0_EYESCAN_CFG11 : integer;
  attribute CH0_EYESCAN_CFG11 of inst : label is 0;
  attribute CH0_EYESCAN_CFG12 : integer;
  attribute CH0_EYESCAN_CFG12 of inst : label is 0;
  attribute CH0_EYESCAN_CFG13 : integer;
  attribute CH0_EYESCAN_CFG13 of inst : label is 0;
  attribute CH0_EYESCAN_CFG14 : integer;
  attribute CH0_EYESCAN_CFG14 of inst : label is 0;
  attribute CH0_EYESCAN_CFG15 : integer;
  attribute CH0_EYESCAN_CFG15 of inst : label is 0;
  attribute CH0_EYESCAN_CFG16 : integer;
  attribute CH0_EYESCAN_CFG16 of inst : label is 0;
  attribute CH0_EYESCAN_CFG2 : integer;
  attribute CH0_EYESCAN_CFG2 of inst : label is 0;
  attribute CH0_EYESCAN_CFG3 : integer;
  attribute CH0_EYESCAN_CFG3 of inst : label is 0;
  attribute CH0_EYESCAN_CFG4 : integer;
  attribute CH0_EYESCAN_CFG4 of inst : label is 0;
  attribute CH0_EYESCAN_CFG5 : integer;
  attribute CH0_EYESCAN_CFG5 of inst : label is 0;
  attribute CH0_EYESCAN_CFG6 : integer;
  attribute CH0_EYESCAN_CFG6 of inst : label is 0;
  attribute CH0_EYESCAN_CFG7 : integer;
  attribute CH0_EYESCAN_CFG7 of inst : label is 0;
  attribute CH0_EYESCAN_CFG8 : integer;
  attribute CH0_EYESCAN_CFG8 of inst : label is 0;
  attribute CH0_EYESCAN_CFG9 : integer;
  attribute CH0_EYESCAN_CFG9 of inst : label is 0;
  attribute CH0_FABRIC_INTF_CFG0 : integer;
  attribute CH0_FABRIC_INTF_CFG0 of inst : label is -20973573;
  attribute CH0_FABRIC_INTF_CFG1 : integer;
  attribute CH0_FABRIC_INTF_CFG1 of inst : label is 1024;
  attribute CH0_FABRIC_INTF_CFG2 : integer;
  attribute CH0_FABRIC_INTF_CFG2 of inst : label is 537919472;
  attribute CH0_FABRIC_INTF_CFG3 : integer;
  attribute CH0_FABRIC_INTF_CFG3 of inst : label is 0;
  attribute CH0_FABRIC_INTF_CFG4 : integer;
  attribute CH0_FABRIC_INTF_CFG4 of inst : label is 20480;
  attribute CH0_FABRIC_INTF_CFG5 : integer;
  attribute CH0_FABRIC_INTF_CFG5 of inst : label is 25602;
  attribute CH0_INSTANTIATED : integer;
  attribute CH0_INSTANTIATED of inst : label is 1;
  attribute CH0_MONITOR_CFG : integer;
  attribute CH0_MONITOR_CFG of inst : label is 0;
  attribute CH0_PIPE_CTRL_CFG0 : integer;
  attribute CH0_PIPE_CTRL_CFG0 of inst : label is 262240;
  attribute CH0_PIPE_CTRL_CFG1 : integer;
  attribute CH0_PIPE_CTRL_CFG1 of inst : label is 2097811;
  attribute CH0_PIPE_CTRL_CFG10 : integer;
  attribute CH0_PIPE_CTRL_CFG10 of inst : label is 85983215;
  attribute CH0_PIPE_CTRL_CFG2 : integer;
  attribute CH0_PIPE_CTRL_CFG2 of inst : label is 9950092;
  attribute CH0_PIPE_CTRL_CFG3 : integer;
  attribute CH0_PIPE_CTRL_CFG3 of inst : label is 77070639;
  attribute CH0_PIPE_CTRL_CFG4 : integer;
  attribute CH0_PIPE_CTRL_CFG4 of inst : label is 4456448;
  attribute CH0_PIPE_CTRL_CFG5 : integer;
  attribute CH0_PIPE_CTRL_CFG5 of inst : label is -1610612736;
  attribute CH0_PIPE_CTRL_CFG6 : integer;
  attribute CH0_PIPE_CTRL_CFG6 of inst : label is 1007681636;
  attribute CH0_PIPE_CTRL_CFG7 : integer;
  attribute CH0_PIPE_CTRL_CFG7 of inst : label is 67149834;
  attribute CH0_PIPE_CTRL_CFG8 : integer;
  attribute CH0_PIPE_CTRL_CFG8 of inst : label is 33677432;
  attribute CH0_PIPE_CTRL_CFG9 : integer;
  attribute CH0_PIPE_CTRL_CFG9 of inst : label is 0;
  attribute CH0_PIPE_TX_EQ_CFG0 : integer;
  attribute CH0_PIPE_TX_EQ_CFG0 of inst : label is 175467487;
  attribute CH0_PIPE_TX_EQ_CFG1 : integer;
  attribute CH0_PIPE_TX_EQ_CFG1 of inst : label is 152233553;
  attribute CH0_PIPE_TX_EQ_CFG2 : integer;
  attribute CH0_PIPE_TX_EQ_CFG2 of inst : label is 8258;
  attribute CH0_PIPE_TX_EQ_CFG3 : integer;
  attribute CH0_PIPE_TX_EQ_CFG3 of inst : label is 393618;
  attribute CH0_RESET_BYP_HDSHK_CFG : integer;
  attribute CH0_RESET_BYP_HDSHK_CFG of inst : label is 0;
  attribute CH0_RESET_CFG : integer;
  attribute CH0_RESET_CFG of inst : label is 135266357;
  attribute CH0_RESET_LOOPER_ID_CFG : integer;
  attribute CH0_RESET_LOOPER_ID_CFG of inst : label is 2113632;
  attribute CH0_RESET_LOOP_ID_CFG0 : integer;
  attribute CH0_RESET_LOOP_ID_CFG0 of inst : label is 528;
  attribute CH0_RESET_LOOP_ID_CFG1 : integer;
  attribute CH0_RESET_LOOP_ID_CFG1 of inst : label is 106181136;
  attribute CH0_RESET_LOOP_ID_CFG2 : integer;
  attribute CH0_RESET_LOOP_ID_CFG2 of inst : label is 17185;
  attribute CH0_RESET_TIME_CFG0 : integer;
  attribute CH0_RESET_TIME_CFG0 of inst : label is 34636801;
  attribute CH0_RESET_TIME_CFG1 : integer;
  attribute CH0_RESET_TIME_CFG1 of inst : label is 34636833;
  attribute CH0_RESET_TIME_CFG2 : integer;
  attribute CH0_RESET_TIME_CFG2 of inst : label is 34636833;
  attribute CH0_RESET_TIME_CFG3 : integer;
  attribute CH0_RESET_TIME_CFG3 of inst : label is -2063064031;
  attribute CH0_RXOUTCLK_FREQ : integer;
  attribute CH0_RXOUTCLK_FREQ of inst : label is 150;
  attribute CH0_RXOUTCLK_REF_FREQ : integer;
  attribute CH0_RXOUTCLK_REF_FREQ of inst : label is 100;
  attribute CH0_RXOUTCLK_REF_SOURCE : string;
  attribute CH0_RXOUTCLK_REF_SOURCE of inst : label is "HSCLK0_LCPLLGTREFCLK0";
  attribute CH0_RX_CDR_CFG0 : integer;
  attribute CH0_RX_CDR_CFG0 of inst : label is -1409286078;
  attribute CH0_RX_CDR_CFG1 : integer;
  attribute CH0_RX_CDR_CFG1 of inst : label is 1610612992;
  attribute CH0_RX_CDR_CFG2 : integer;
  attribute CH0_RX_CDR_CFG2 of inst : label is 134236745;
  attribute CH0_RX_CDR_CFG3 : integer;
  attribute CH0_RX_CDR_CFG3 of inst : label is 744694;
  attribute CH0_RX_CDR_CFG4 : integer;
  attribute CH0_RX_CDR_CFG4 of inst : label is 607924224;
  attribute CH0_RX_CRC_CFG0 : integer;
  attribute CH0_RX_CRC_CFG0 of inst : label is 30848;
  attribute CH0_RX_CRC_CFG1 : integer;
  attribute CH0_RX_CRC_CFG1 of inst : label is 505290270;
  attribute CH0_RX_CRC_CFG2 : integer;
  attribute CH0_RX_CRC_CFG2 of inst : label is 505290270;
  attribute CH0_RX_CRC_CFG3 : integer;
  attribute CH0_RX_CRC_CFG3 of inst : label is -1;
  attribute CH0_RX_CTLE_CFG0 : integer;
  attribute CH0_RX_CTLE_CFG0 of inst : label is 31195392;
  attribute CH0_RX_CTLE_CFG1 : integer;
  attribute CH0_RX_CTLE_CFG1 of inst : label is 1073741824;
  attribute CH0_RX_DACI2V_CFG0 : integer;
  attribute CH0_RX_DACI2V_CFG0 of inst : label is 67145418;
  attribute CH0_RX_DFE_CFG0 : integer;
  attribute CH0_RX_DFE_CFG0 of inst : label is -805153784;
  attribute CH0_RX_ELASTIC_BUF_CFG0 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG0 of inst : label is 4202594;
  attribute CH0_RX_ELASTIC_BUF_CFG1 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG1 of inst : label is 533522418;
  attribute CH0_RX_ELASTIC_BUF_CFG2 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG2 of inst : label is -1073741697;
  attribute CH0_RX_ELASTIC_BUF_CFG3 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG3 of inst : label is -538968064;
  attribute CH0_RX_ELASTIC_BUF_CFG4 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG4 of inst : label is 0;
  attribute CH0_RX_ELASTIC_BUF_CFG5 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG5 of inst : label is 0;
  attribute CH0_RX_ELASTIC_BUF_CFG6 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG6 of inst : label is -1048576;
  attribute CH0_RX_ELASTIC_BUF_CFG7 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG7 of inst : label is 67108868;
  attribute CH0_RX_ELASTIC_BUF_CFG8 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG8 of inst : label is 2033040;
  attribute CH0_RX_ELASTIC_BUF_CFG9 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG9 of inst : label is 2033040;
  attribute CH0_RX_MISC_CFG0 : integer;
  attribute CH0_RX_MISC_CFG0 of inst : label is 1342177281;
  attribute CH0_RX_OOB_CFG0 : integer;
  attribute CH0_RX_OOB_CFG0 of inst : label is 609534468;
  attribute CH0_RX_OOB_CFG1 : integer;
  attribute CH0_RX_OOB_CFG1 of inst : label is 16925124;
  attribute CH0_RX_PAD_CFG0 : integer;
  attribute CH0_RX_PAD_CFG0 of inst : label is 0;
  attribute CH0_RX_PAD_CFG1 : integer;
  attribute CH0_RX_PAD_CFG1 of inst : label is 272910714;
  attribute CH0_RX_PCS_CFG0 : integer;
  attribute CH0_RX_PCS_CFG0 of inst : label is -399118161;
  attribute CH0_RX_PCS_CFG1 : integer;
  attribute CH0_RX_PCS_CFG1 of inst : label is 605036671;
  attribute CH0_RX_PCS_CFG2 : integer;
  attribute CH0_RX_PCS_CFG2 of inst : label is 1074118912;
  attribute CH0_RX_PCS_CFG3 : integer;
  attribute CH0_RX_PCS_CFG3 of inst : label is 471666447;
  attribute CH0_RX_PCS_CFG4 : integer;
  attribute CH0_RX_PCS_CFG4 of inst : label is -1031757822;
  attribute CH0_RX_PHALIGN_CFG0 : integer;
  attribute CH0_RX_PHALIGN_CFG0 of inst : label is 3;
  attribute CH0_RX_PHALIGN_CFG1 : integer;
  attribute CH0_RX_PHALIGN_CFG1 of inst : label is 8617984;
  attribute CH0_RX_PHALIGN_CFG2 : integer;
  attribute CH0_RX_PHALIGN_CFG2 of inst : label is 117248;
  attribute CH0_RX_PHALIGN_CFG3 : integer;
  attribute CH0_RX_PHALIGN_CFG3 of inst : label is 229376;
  attribute CH0_RX_PHALIGN_CFG4 : integer;
  attribute CH0_RX_PHALIGN_CFG4 of inst : label is 522;
  attribute CH0_RX_PHALIGN_CFG5 : integer;
  attribute CH0_RX_PHALIGN_CFG5 of inst : label is 50462720;
  attribute CH0_SIM_MODE : string;
  attribute CH0_SIM_MODE of inst : label is "FAST";
  attribute CH0_SIM_RECEIVER_DETECT_PASS : string;
  attribute CH0_SIM_RECEIVER_DETECT_PASS of inst : label is "TRUE";
  attribute CH0_SIM_RESET_SPEEDUP : string;
  attribute CH0_SIM_RESET_SPEEDUP of inst : label is "TRUE";
  attribute CH0_SIM_TX_EIDLE_DRIVE_LEVEL : string;
  attribute CH0_SIM_TX_EIDLE_DRIVE_LEVEL of inst : label is "Z";
  attribute CH0_TXOUTCLK_FREQ : integer;
  attribute CH0_TXOUTCLK_FREQ of inst : label is 150;
  attribute CH0_TXOUTCLK_REF_FREQ : integer;
  attribute CH0_TXOUTCLK_REF_FREQ of inst : label is 100;
  attribute CH0_TXOUTCLK_REF_SOURCE : string;
  attribute CH0_TXOUTCLK_REF_SOURCE of inst : label is "HSCLK0_LCPLLGTREFCLK0";
  attribute CH0_TX_10G_CFG0 : integer;
  attribute CH0_TX_10G_CFG0 of inst : label is 0;
  attribute CH0_TX_10G_CFG1 : integer;
  attribute CH0_TX_10G_CFG1 of inst : label is 1073741824;
  attribute CH0_TX_10G_CFG2 : integer;
  attribute CH0_TX_10G_CFG2 of inst : label is 0;
  attribute CH0_TX_10G_CFG3 : integer;
  attribute CH0_TX_10G_CFG3 of inst : label is 0;
  attribute CH0_TX_ANA_CFG0 : integer;
  attribute CH0_TX_ANA_CFG0 of inst : label is 208;
  attribute CH0_TX_CRC_CFG0 : integer;
  attribute CH0_TX_CRC_CFG0 of inst : label is 30720;
  attribute CH0_TX_CRC_CFG1 : integer;
  attribute CH0_TX_CRC_CFG1 of inst : label is 505290270;
  attribute CH0_TX_CRC_CFG2 : integer;
  attribute CH0_TX_CRC_CFG2 of inst : label is 505290270;
  attribute CH0_TX_CRC_CFG3 : integer;
  attribute CH0_TX_CRC_CFG3 of inst : label is -1;
  attribute CH0_TX_DRV_CFG0 : integer;
  attribute CH0_TX_DRV_CFG0 of inst : label is 4194304;
  attribute CH0_TX_DRV_CFG1 : integer;
  attribute CH0_TX_DRV_CFG1 of inst : label is 6144;
  attribute CH0_TX_PCS_CFG0 : integer;
  attribute CH0_TX_PCS_CFG0 of inst : label is 559022336;
  attribute CH0_TX_PCS_CFG1 : integer;
  attribute CH0_TX_PCS_CFG1 of inst : label is 674583932;
  attribute CH0_TX_PCS_CFG2 : integer;
  attribute CH0_TX_PCS_CFG2 of inst : label is 357954218;
  attribute CH0_TX_PCS_CFG3 : integer;
  attribute CH0_TX_PCS_CFG3 of inst : label is 1747587;
  attribute CH0_TX_PHALIGN_CFG0 : integer;
  attribute CH0_TX_PHALIGN_CFG0 of inst : label is 0;
  attribute CH0_TX_PHALIGN_CFG1 : integer;
  attribute CH0_TX_PHALIGN_CFG1 of inst : label is 290816;
  attribute CH0_TX_PHALIGN_CFG2 : integer;
  attribute CH0_TX_PHALIGN_CFG2 of inst : label is 229432;
  attribute CH0_TX_PHALIGN_CFG3 : integer;
  attribute CH0_TX_PHALIGN_CFG3 of inst : label is 0;
  attribute CH0_TX_PHALIGN_CFG4 : integer;
  attribute CH0_TX_PHALIGN_CFG4 of inst : label is 402653408;
  attribute CH0_TX_PHALIGN_CFG5 : integer;
  attribute CH0_TX_PHALIGN_CFG5 of inst : label is 160;
  attribute CH0_TX_PIPPM_CFG : integer;
  attribute CH0_TX_PIPPM_CFG of inst : label is 33554432;
  attribute CH0_TX_SER_CFG0 : integer;
  attribute CH0_TX_SER_CFG0 of inst : label is 0;
  attribute CH1_ADAPT_APT_CFG : integer;
  attribute CH1_ADAPT_APT_CFG of inst : label is 0;
  attribute CH1_ADAPT_CAL_CFG : integer;
  attribute CH1_ADAPT_CAL_CFG of inst : label is -2115083264;
  attribute CH1_ADAPT_DFE_CFG : integer;
  attribute CH1_ADAPT_DFE_CFG of inst : label is 64;
  attribute CH1_ADAPT_GC_CFG0 : integer;
  attribute CH1_ADAPT_GC_CFG0 of inst : label is 9441392;
  attribute CH1_ADAPT_GC_CFG1 : integer;
  attribute CH1_ADAPT_GC_CFG1 of inst : label is 178259936;
  attribute CH1_ADAPT_GC_CFG2 : integer;
  attribute CH1_ADAPT_GC_CFG2 of inst : label is 2097384;
  attribute CH1_ADAPT_GC_CFG3 : integer;
  attribute CH1_ADAPT_GC_CFG3 of inst : label is 178258912;
  attribute CH1_ADAPT_GEN_CFG0 : integer;
  attribute CH1_ADAPT_GEN_CFG0 of inst : label is 1179648;
  attribute CH1_ADAPT_GEN_CFG1 : integer;
  attribute CH1_ADAPT_GEN_CFG1 of inst : label is 0;
  attribute CH1_ADAPT_GEN_CFG2 : integer;
  attribute CH1_ADAPT_GEN_CFG2 of inst : label is -2013265921;
  attribute CH1_ADAPT_GEN_CFG3 : integer;
  attribute CH1_ADAPT_GEN_CFG3 of inst : label is 268435456;
  attribute CH1_ADAPT_H01_CFG : integer;
  attribute CH1_ADAPT_H01_CFG of inst : label is 18875040;
  attribute CH1_ADAPT_H23_CFG : integer;
  attribute CH1_ADAPT_H23_CFG of inst : label is 27263392;
  attribute CH1_ADAPT_H45_CFG : integer;
  attribute CH1_ADAPT_H45_CFG of inst : label is 27263392;
  attribute CH1_ADAPT_H67_CFG : integer;
  attribute CH1_ADAPT_H67_CFG of inst : label is 27263392;
  attribute CH1_ADAPT_H89_CFG : integer;
  attribute CH1_ADAPT_H89_CFG of inst : label is 27263392;
  attribute CH1_ADAPT_HAB_CFG : integer;
  attribute CH1_ADAPT_HAB_CFG of inst : label is 27263392;
  attribute CH1_ADAPT_HCD_CFG : integer;
  attribute CH1_ADAPT_HCD_CFG of inst : label is 27263392;
  attribute CH1_ADAPT_HEF_CFG : integer;
  attribute CH1_ADAPT_HEF_CFG of inst : label is 27263904;
  attribute CH1_ADAPT_KH_CFG0 : integer;
  attribute CH1_ADAPT_KH_CFG0 of inst : label is 537426239;
  attribute CH1_ADAPT_KH_CFG1 : integer;
  attribute CH1_ADAPT_KH_CFG1 of inst : label is 0;
  attribute CH1_ADAPT_KH_CFG2 : integer;
  attribute CH1_ADAPT_KH_CFG2 of inst : label is 17312;
  attribute CH1_ADAPT_KH_CFG3 : integer;
  attribute CH1_ADAPT_KH_CFG3 of inst : label is 0;
  attribute CH1_ADAPT_KH_CFG4 : integer;
  attribute CH1_ADAPT_KH_CFG4 of inst : label is 31648;
  attribute CH1_ADAPT_KH_CFG5 : integer;
  attribute CH1_ADAPT_KH_CFG5 of inst : label is 0;
  attribute CH1_ADAPT_KL_CFG0 : integer;
  attribute CH1_ADAPT_KL_CFG0 of inst : label is 32928;
  attribute CH1_ADAPT_KL_CFG1 : integer;
  attribute CH1_ADAPT_KL_CFG1 of inst : label is 17312;
  attribute CH1_ADAPT_LCK_CFG0 : integer;
  attribute CH1_ADAPT_LCK_CFG0 of inst : label is 16384;
  attribute CH1_ADAPT_LCK_CFG1 : integer;
  attribute CH1_ADAPT_LCK_CFG1 of inst : label is 16384;
  attribute CH1_ADAPT_LCK_CFG2 : integer;
  attribute CH1_ADAPT_LCK_CFG2 of inst : label is 0;
  attribute CH1_ADAPT_LCK_CFG3 : integer;
  attribute CH1_ADAPT_LCK_CFG3 of inst : label is 0;
  attribute CH1_ADAPT_LOP_CFG : integer;
  attribute CH1_ADAPT_LOP_CFG of inst : label is -301988256;
  attribute CH1_ADAPT_OS_CFG : integer;
  attribute CH1_ADAPT_OS_CFG of inst : label is -2147483360;
  attribute CH1_CHCLK_ILO_CFG : integer;
  attribute CH1_CHCLK_ILO_CFG of inst : label is 6553651;
  attribute CH1_CHCLK_MISC_CFG : integer;
  attribute CH1_CHCLK_MISC_CFG of inst : label is -125706465;
  attribute CH1_CHCLK_RSV_CFG : integer;
  attribute CH1_CHCLK_RSV_CFG of inst : label is 0;
  attribute CH1_CHCLK_RXCAL_CFG : integer;
  attribute CH1_CHCLK_RXCAL_CFG of inst : label is 138166272;
  attribute CH1_CHCLK_RXCAL_CFG1 : integer;
  attribute CH1_CHCLK_RXCAL_CFG1 of inst : label is 0;
  attribute CH1_CHCLK_RXCAL_CFG2 : integer;
  attribute CH1_CHCLK_RXCAL_CFG2 of inst : label is 0;
  attribute CH1_CHCLK_RXPI_CFG : integer;
  attribute CH1_CHCLK_RXPI_CFG of inst : label is 5244940;
  attribute CH1_CHCLK_TXCAL_CFG : integer;
  attribute CH1_CHCLK_TXCAL_CFG of inst : label is 4194336;
  attribute CH1_CHCLK_TXPI_CFG0 : integer;
  attribute CH1_CHCLK_TXPI_CFG0 of inst : label is 4655119;
  attribute CH1_CHL_RSV_CFG0 : integer;
  attribute CH1_CHL_RSV_CFG0 of inst : label is -964689911;
  attribute CH1_CHL_RSV_CFG1 : integer;
  attribute CH1_CHL_RSV_CFG1 of inst : label is 1560;
  attribute CH1_CHL_RSV_CFG2 : integer;
  attribute CH1_CHL_RSV_CFG2 of inst : label is 6227344;
  attribute CH1_CHL_RSV_CFG3 : integer;
  attribute CH1_CHL_RSV_CFG3 of inst : label is 0;
  attribute CH1_CHL_RSV_CFG4 : integer;
  attribute CH1_CHL_RSV_CFG4 of inst : label is 0;
  attribute CH1_DA_CFG : integer;
  attribute CH1_DA_CFG of inst : label is 655370;
  attribute CH1_EYESCAN_CFG0 : integer;
  attribute CH1_EYESCAN_CFG0 of inst : label is 2048;
  attribute CH1_EYESCAN_CFG1 : integer;
  attribute CH1_EYESCAN_CFG1 of inst : label is 0;
  attribute CH1_EYESCAN_CFG10 : integer;
  attribute CH1_EYESCAN_CFG10 of inst : label is 0;
  attribute CH1_EYESCAN_CFG11 : integer;
  attribute CH1_EYESCAN_CFG11 of inst : label is 0;
  attribute CH1_EYESCAN_CFG12 : integer;
  attribute CH1_EYESCAN_CFG12 of inst : label is 0;
  attribute CH1_EYESCAN_CFG13 : integer;
  attribute CH1_EYESCAN_CFG13 of inst : label is 0;
  attribute CH1_EYESCAN_CFG14 : integer;
  attribute CH1_EYESCAN_CFG14 of inst : label is 0;
  attribute CH1_EYESCAN_CFG15 : integer;
  attribute CH1_EYESCAN_CFG15 of inst : label is 0;
  attribute CH1_EYESCAN_CFG16 : integer;
  attribute CH1_EYESCAN_CFG16 of inst : label is 0;
  attribute CH1_EYESCAN_CFG2 : integer;
  attribute CH1_EYESCAN_CFG2 of inst : label is 0;
  attribute CH1_EYESCAN_CFG3 : integer;
  attribute CH1_EYESCAN_CFG3 of inst : label is 0;
  attribute CH1_EYESCAN_CFG4 : integer;
  attribute CH1_EYESCAN_CFG4 of inst : label is 0;
  attribute CH1_EYESCAN_CFG5 : integer;
  attribute CH1_EYESCAN_CFG5 of inst : label is 0;
  attribute CH1_EYESCAN_CFG6 : integer;
  attribute CH1_EYESCAN_CFG6 of inst : label is 0;
  attribute CH1_EYESCAN_CFG7 : integer;
  attribute CH1_EYESCAN_CFG7 of inst : label is 0;
  attribute CH1_EYESCAN_CFG8 : integer;
  attribute CH1_EYESCAN_CFG8 of inst : label is 0;
  attribute CH1_EYESCAN_CFG9 : integer;
  attribute CH1_EYESCAN_CFG9 of inst : label is 0;
  attribute CH1_FABRIC_INTF_CFG0 : integer;
  attribute CH1_FABRIC_INTF_CFG0 of inst : label is -20973573;
  attribute CH1_FABRIC_INTF_CFG1 : integer;
  attribute CH1_FABRIC_INTF_CFG1 of inst : label is 197632;
  attribute CH1_FABRIC_INTF_CFG2 : integer;
  attribute CH1_FABRIC_INTF_CFG2 of inst : label is 537919472;
  attribute CH1_FABRIC_INTF_CFG3 : integer;
  attribute CH1_FABRIC_INTF_CFG3 of inst : label is 786432;
  attribute CH1_FABRIC_INTF_CFG4 : integer;
  attribute CH1_FABRIC_INTF_CFG4 of inst : label is 20480;
  attribute CH1_FABRIC_INTF_CFG5 : integer;
  attribute CH1_FABRIC_INTF_CFG5 of inst : label is 25602;
  attribute CH1_INSTANTIATED : integer;
  attribute CH1_INSTANTIATED of inst : label is 0;
  attribute CH1_MONITOR_CFG : integer;
  attribute CH1_MONITOR_CFG of inst : label is 0;
  attribute CH1_PIPE_CTRL_CFG0 : integer;
  attribute CH1_PIPE_CTRL_CFG0 of inst : label is 262240;
  attribute CH1_PIPE_CTRL_CFG1 : integer;
  attribute CH1_PIPE_CTRL_CFG1 of inst : label is 2097811;
  attribute CH1_PIPE_CTRL_CFG10 : integer;
  attribute CH1_PIPE_CTRL_CFG10 of inst : label is 85983215;
  attribute CH1_PIPE_CTRL_CFG2 : integer;
  attribute CH1_PIPE_CTRL_CFG2 of inst : label is 9950092;
  attribute CH1_PIPE_CTRL_CFG3 : integer;
  attribute CH1_PIPE_CTRL_CFG3 of inst : label is 1573167;
  attribute CH1_PIPE_CTRL_CFG4 : integer;
  attribute CH1_PIPE_CTRL_CFG4 of inst : label is 1078198272;
  attribute CH1_PIPE_CTRL_CFG5 : integer;
  attribute CH1_PIPE_CTRL_CFG5 of inst : label is -1610612736;
  attribute CH1_PIPE_CTRL_CFG6 : integer;
  attribute CH1_PIPE_CTRL_CFG6 of inst : label is 1007681636;
  attribute CH1_PIPE_CTRL_CFG7 : integer;
  attribute CH1_PIPE_CTRL_CFG7 of inst : label is 67149834;
  attribute CH1_PIPE_CTRL_CFG8 : integer;
  attribute CH1_PIPE_CTRL_CFG8 of inst : label is 33554432;
  attribute CH1_PIPE_CTRL_CFG9 : integer;
  attribute CH1_PIPE_CTRL_CFG9 of inst : label is 0;
  attribute CH1_PIPE_TX_EQ_CFG0 : integer;
  attribute CH1_PIPE_TX_EQ_CFG0 of inst : label is 175467487;
  attribute CH1_PIPE_TX_EQ_CFG1 : integer;
  attribute CH1_PIPE_TX_EQ_CFG1 of inst : label is 152233553;
  attribute CH1_PIPE_TX_EQ_CFG2 : integer;
  attribute CH1_PIPE_TX_EQ_CFG2 of inst : label is 8258;
  attribute CH1_PIPE_TX_EQ_CFG3 : integer;
  attribute CH1_PIPE_TX_EQ_CFG3 of inst : label is 393618;
  attribute CH1_RESET_BYP_HDSHK_CFG : integer;
  attribute CH1_RESET_BYP_HDSHK_CFG of inst : label is 0;
  attribute CH1_RESET_CFG : integer;
  attribute CH1_RESET_CFG of inst : label is 135266341;
  attribute CH1_RESET_LOOPER_ID_CFG : integer;
  attribute CH1_RESET_LOOPER_ID_CFG of inst : label is 2113632;
  attribute CH1_RESET_LOOP_ID_CFG0 : integer;
  attribute CH1_RESET_LOOP_ID_CFG0 of inst : label is 528;
  attribute CH1_RESET_LOOP_ID_CFG1 : integer;
  attribute CH1_RESET_LOOP_ID_CFG1 of inst : label is 106181136;
  attribute CH1_RESET_LOOP_ID_CFG2 : integer;
  attribute CH1_RESET_LOOP_ID_CFG2 of inst : label is 17185;
  attribute CH1_RESET_TIME_CFG0 : integer;
  attribute CH1_RESET_TIME_CFG0 of inst : label is 34636801;
  attribute CH1_RESET_TIME_CFG1 : integer;
  attribute CH1_RESET_TIME_CFG1 of inst : label is 34636833;
  attribute CH1_RESET_TIME_CFG2 : integer;
  attribute CH1_RESET_TIME_CFG2 of inst : label is 34636833;
  attribute CH1_RESET_TIME_CFG3 : integer;
  attribute CH1_RESET_TIME_CFG3 of inst : label is -2063064031;
  attribute CH1_RXOUTCLK_FREQ : string;
  attribute CH1_RXOUTCLK_FREQ of inst : label is "390.625000";
  attribute CH1_RXOUTCLK_REF_FREQ : integer;
  attribute CH1_RXOUTCLK_REF_FREQ of inst : label is 100;
  attribute CH1_RXOUTCLK_REF_SOURCE : string;
  attribute CH1_RXOUTCLK_REF_SOURCE of inst : label is "HSCLK0_LCPLLGTREFCLK0";
  attribute CH1_RX_CDR_CFG0 : integer;
  attribute CH1_RX_CDR_CFG0 of inst : label is -1275068350;
  attribute CH1_RX_CDR_CFG1 : integer;
  attribute CH1_RX_CDR_CFG1 of inst : label is 1610612992;
  attribute CH1_RX_CDR_CFG2 : integer;
  attribute CH1_RX_CDR_CFG2 of inst : label is 134236777;
  attribute CH1_RX_CDR_CFG3 : integer;
  attribute CH1_RX_CDR_CFG3 of inst : label is 744694;
  attribute CH1_RX_CDR_CFG4 : integer;
  attribute CH1_RX_CDR_CFG4 of inst : label is 607924224;
  attribute CH1_RX_CRC_CFG0 : integer;
  attribute CH1_RX_CRC_CFG0 of inst : label is 30848;
  attribute CH1_RX_CRC_CFG1 : integer;
  attribute CH1_RX_CRC_CFG1 of inst : label is 505290270;
  attribute CH1_RX_CRC_CFG2 : integer;
  attribute CH1_RX_CRC_CFG2 of inst : label is 505290270;
  attribute CH1_RX_CRC_CFG3 : integer;
  attribute CH1_RX_CRC_CFG3 of inst : label is -1;
  attribute CH1_RX_CTLE_CFG0 : integer;
  attribute CH1_RX_CTLE_CFG0 of inst : label is 31195392;
  attribute CH1_RX_CTLE_CFG1 : integer;
  attribute CH1_RX_CTLE_CFG1 of inst : label is 1073741824;
  attribute CH1_RX_DACI2V_CFG0 : integer;
  attribute CH1_RX_DACI2V_CFG0 of inst : label is 67145418;
  attribute CH1_RX_DFE_CFG0 : integer;
  attribute CH1_RX_DFE_CFG0 of inst : label is -805153784;
  attribute CH1_RX_ELASTIC_BUF_CFG0 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG0 of inst : label is -2139334592;
  attribute CH1_RX_ELASTIC_BUF_CFG1 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG1 of inst : label is 2;
  attribute CH1_RX_ELASTIC_BUF_CFG2 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG2 of inst : label is 0;
  attribute CH1_RX_ELASTIC_BUF_CFG3 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG3 of inst : label is -1612709888;
  attribute CH1_RX_ELASTIC_BUF_CFG4 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG4 of inst : label is 0;
  attribute CH1_RX_ELASTIC_BUF_CFG5 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG5 of inst : label is 0;
  attribute CH1_RX_ELASTIC_BUF_CFG6 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG6 of inst : label is -1048576;
  attribute CH1_RX_ELASTIC_BUF_CFG7 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG7 of inst : label is 67108869;
  attribute CH1_RX_ELASTIC_BUF_CFG8 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG8 of inst : label is 2033040;
  attribute CH1_RX_ELASTIC_BUF_CFG9 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG9 of inst : label is 2033040;
  attribute CH1_RX_MISC_CFG0 : integer;
  attribute CH1_RX_MISC_CFG0 of inst : label is 1342177280;
  attribute CH1_RX_OOB_CFG0 : integer;
  attribute CH1_RX_OOB_CFG0 of inst : label is 609534468;
  attribute CH1_RX_OOB_CFG1 : integer;
  attribute CH1_RX_OOB_CFG1 of inst : label is 16925124;
  attribute CH1_RX_PAD_CFG0 : integer;
  attribute CH1_RX_PAD_CFG0 of inst : label is 0;
  attribute CH1_RX_PAD_CFG1 : integer;
  attribute CH1_RX_PAD_CFG1 of inst : label is 272910714;
  attribute CH1_RX_PCS_CFG0 : integer;
  attribute CH1_RX_PCS_CFG0 of inst : label is 674623792;
  attribute CH1_RX_PCS_CFG1 : integer;
  attribute CH1_RX_PCS_CFG1 of inst : label is 1812204543;
  attribute CH1_RX_PCS_CFG2 : integer;
  attribute CH1_RX_PCS_CFG2 of inst : label is 1073742049;
  attribute CH1_RX_PCS_CFG3 : integer;
  attribute CH1_RX_PCS_CFG3 of inst : label is 471666447;
  attribute CH1_RX_PCS_CFG4 : integer;
  attribute CH1_RX_PCS_CFG4 of inst : label is 1115725826;
  attribute CH1_RX_PHALIGN_CFG0 : integer;
  attribute CH1_RX_PHALIGN_CFG0 of inst : label is 3;
  attribute CH1_RX_PHALIGN_CFG1 : integer;
  attribute CH1_RX_PHALIGN_CFG1 of inst : label is 8617984;
  attribute CH1_RX_PHALIGN_CFG2 : integer;
  attribute CH1_RX_PHALIGN_CFG2 of inst : label is 117248;
  attribute CH1_RX_PHALIGN_CFG3 : integer;
  attribute CH1_RX_PHALIGN_CFG3 of inst : label is 229376;
  attribute CH1_RX_PHALIGN_CFG4 : integer;
  attribute CH1_RX_PHALIGN_CFG4 of inst : label is 522;
  attribute CH1_RX_PHALIGN_CFG5 : integer;
  attribute CH1_RX_PHALIGN_CFG5 of inst : label is 50462720;
  attribute CH1_SIM_MODE : string;
  attribute CH1_SIM_MODE of inst : label is "FAST";
  attribute CH1_SIM_RECEIVER_DETECT_PASS : string;
  attribute CH1_SIM_RECEIVER_DETECT_PASS of inst : label is "TRUE";
  attribute CH1_SIM_RESET_SPEEDUP : string;
  attribute CH1_SIM_RESET_SPEEDUP of inst : label is "TRUE";
  attribute CH1_SIM_TX_EIDLE_DRIVE_LEVEL : string;
  attribute CH1_SIM_TX_EIDLE_DRIVE_LEVEL of inst : label is "Z";
  attribute CH1_TXOUTCLK_FREQ : string;
  attribute CH1_TXOUTCLK_FREQ of inst : label is "390.625000";
  attribute CH1_TXOUTCLK_REF_FREQ : integer;
  attribute CH1_TXOUTCLK_REF_FREQ of inst : label is 100;
  attribute CH1_TXOUTCLK_REF_SOURCE : string;
  attribute CH1_TXOUTCLK_REF_SOURCE of inst : label is "HSCLK0_LCPLLGTREFCLK0";
  attribute CH1_TX_10G_CFG0 : integer;
  attribute CH1_TX_10G_CFG0 of inst : label is 0;
  attribute CH1_TX_10G_CFG1 : integer;
  attribute CH1_TX_10G_CFG1 of inst : label is 1073741824;
  attribute CH1_TX_10G_CFG2 : integer;
  attribute CH1_TX_10G_CFG2 of inst : label is 0;
  attribute CH1_TX_10G_CFG3 : integer;
  attribute CH1_TX_10G_CFG3 of inst : label is 0;
  attribute CH1_TX_ANA_CFG0 : integer;
  attribute CH1_TX_ANA_CFG0 of inst : label is 208;
  attribute CH1_TX_CRC_CFG0 : integer;
  attribute CH1_TX_CRC_CFG0 of inst : label is 30720;
  attribute CH1_TX_CRC_CFG1 : integer;
  attribute CH1_TX_CRC_CFG1 of inst : label is 505290270;
  attribute CH1_TX_CRC_CFG2 : integer;
  attribute CH1_TX_CRC_CFG2 of inst : label is 505290270;
  attribute CH1_TX_CRC_CFG3 : integer;
  attribute CH1_TX_CRC_CFG3 of inst : label is -1;
  attribute CH1_TX_DRV_CFG0 : integer;
  attribute CH1_TX_DRV_CFG0 of inst : label is 4194304;
  attribute CH1_TX_DRV_CFG1 : integer;
  attribute CH1_TX_DRV_CFG1 of inst : label is 6144;
  attribute CH1_TX_PCS_CFG0 : integer;
  attribute CH1_TX_PCS_CFG0 of inst : label is -2107637471;
  attribute CH1_TX_PCS_CFG1 : integer;
  attribute CH1_TX_PCS_CFG1 of inst : label is 674583932;
  attribute CH1_TX_PCS_CFG2 : integer;
  attribute CH1_TX_PCS_CFG2 of inst : label is 357954218;
  attribute CH1_TX_PCS_CFG3 : integer;
  attribute CH1_TX_PCS_CFG3 of inst : label is 1747587;
  attribute CH1_TX_PHALIGN_CFG0 : integer;
  attribute CH1_TX_PHALIGN_CFG0 of inst : label is 0;
  attribute CH1_TX_PHALIGN_CFG1 : integer;
  attribute CH1_TX_PHALIGN_CFG1 of inst : label is 290816;
  attribute CH1_TX_PHALIGN_CFG2 : integer;
  attribute CH1_TX_PHALIGN_CFG2 of inst : label is 229432;
  attribute CH1_TX_PHALIGN_CFG3 : integer;
  attribute CH1_TX_PHALIGN_CFG3 of inst : label is 0;
  attribute CH1_TX_PHALIGN_CFG4 : integer;
  attribute CH1_TX_PHALIGN_CFG4 of inst : label is 402653408;
  attribute CH1_TX_PHALIGN_CFG5 : integer;
  attribute CH1_TX_PHALIGN_CFG5 of inst : label is 128;
  attribute CH1_TX_PIPPM_CFG : integer;
  attribute CH1_TX_PIPPM_CFG of inst : label is 33554432;
  attribute CH1_TX_SER_CFG0 : integer;
  attribute CH1_TX_SER_CFG0 of inst : label is 0;
  attribute CH2_ADAPT_APT_CFG : integer;
  attribute CH2_ADAPT_APT_CFG of inst : label is 0;
  attribute CH2_ADAPT_CAL_CFG : integer;
  attribute CH2_ADAPT_CAL_CFG of inst : label is -2115083264;
  attribute CH2_ADAPT_DFE_CFG : integer;
  attribute CH2_ADAPT_DFE_CFG of inst : label is 64;
  attribute CH2_ADAPT_GC_CFG0 : integer;
  attribute CH2_ADAPT_GC_CFG0 of inst : label is 9441392;
  attribute CH2_ADAPT_GC_CFG1 : integer;
  attribute CH2_ADAPT_GC_CFG1 of inst : label is 178259936;
  attribute CH2_ADAPT_GC_CFG2 : integer;
  attribute CH2_ADAPT_GC_CFG2 of inst : label is 2097384;
  attribute CH2_ADAPT_GC_CFG3 : integer;
  attribute CH2_ADAPT_GC_CFG3 of inst : label is 178258912;
  attribute CH2_ADAPT_GEN_CFG0 : integer;
  attribute CH2_ADAPT_GEN_CFG0 of inst : label is 1179648;
  attribute CH2_ADAPT_GEN_CFG1 : integer;
  attribute CH2_ADAPT_GEN_CFG1 of inst : label is 0;
  attribute CH2_ADAPT_GEN_CFG2 : integer;
  attribute CH2_ADAPT_GEN_CFG2 of inst : label is -2013265921;
  attribute CH2_ADAPT_GEN_CFG3 : integer;
  attribute CH2_ADAPT_GEN_CFG3 of inst : label is 268435456;
  attribute CH2_ADAPT_H01_CFG : integer;
  attribute CH2_ADAPT_H01_CFG of inst : label is 18875040;
  attribute CH2_ADAPT_H23_CFG : integer;
  attribute CH2_ADAPT_H23_CFG of inst : label is 27263392;
  attribute CH2_ADAPT_H45_CFG : integer;
  attribute CH2_ADAPT_H45_CFG of inst : label is 27263392;
  attribute CH2_ADAPT_H67_CFG : integer;
  attribute CH2_ADAPT_H67_CFG of inst : label is 27263392;
  attribute CH2_ADAPT_H89_CFG : integer;
  attribute CH2_ADAPT_H89_CFG of inst : label is 27263392;
  attribute CH2_ADAPT_HAB_CFG : integer;
  attribute CH2_ADAPT_HAB_CFG of inst : label is 27263392;
  attribute CH2_ADAPT_HCD_CFG : integer;
  attribute CH2_ADAPT_HCD_CFG of inst : label is 27263392;
  attribute CH2_ADAPT_HEF_CFG : integer;
  attribute CH2_ADAPT_HEF_CFG of inst : label is 27263904;
  attribute CH2_ADAPT_KH_CFG0 : integer;
  attribute CH2_ADAPT_KH_CFG0 of inst : label is 537426239;
  attribute CH2_ADAPT_KH_CFG1 : integer;
  attribute CH2_ADAPT_KH_CFG1 of inst : label is 0;
  attribute CH2_ADAPT_KH_CFG2 : integer;
  attribute CH2_ADAPT_KH_CFG2 of inst : label is 17312;
  attribute CH2_ADAPT_KH_CFG3 : integer;
  attribute CH2_ADAPT_KH_CFG3 of inst : label is 0;
  attribute CH2_ADAPT_KH_CFG4 : integer;
  attribute CH2_ADAPT_KH_CFG4 of inst : label is 31648;
  attribute CH2_ADAPT_KH_CFG5 : integer;
  attribute CH2_ADAPT_KH_CFG5 of inst : label is 0;
  attribute CH2_ADAPT_KL_CFG0 : integer;
  attribute CH2_ADAPT_KL_CFG0 of inst : label is 32928;
  attribute CH2_ADAPT_KL_CFG1 : integer;
  attribute CH2_ADAPT_KL_CFG1 of inst : label is 17312;
  attribute CH2_ADAPT_LCK_CFG0 : integer;
  attribute CH2_ADAPT_LCK_CFG0 of inst : label is 16384;
  attribute CH2_ADAPT_LCK_CFG1 : integer;
  attribute CH2_ADAPT_LCK_CFG1 of inst : label is 16384;
  attribute CH2_ADAPT_LCK_CFG2 : integer;
  attribute CH2_ADAPT_LCK_CFG2 of inst : label is 0;
  attribute CH2_ADAPT_LCK_CFG3 : integer;
  attribute CH2_ADAPT_LCK_CFG3 of inst : label is 0;
  attribute CH2_ADAPT_LOP_CFG : integer;
  attribute CH2_ADAPT_LOP_CFG of inst : label is -301988256;
  attribute CH2_ADAPT_OS_CFG : integer;
  attribute CH2_ADAPT_OS_CFG of inst : label is -2147483360;
  attribute CH2_CHCLK_ILO_CFG : integer;
  attribute CH2_CHCLK_ILO_CFG of inst : label is 6553651;
  attribute CH2_CHCLK_MISC_CFG : integer;
  attribute CH2_CHCLK_MISC_CFG of inst : label is -125706465;
  attribute CH2_CHCLK_RSV_CFG : integer;
  attribute CH2_CHCLK_RSV_CFG of inst : label is 0;
  attribute CH2_CHCLK_RXCAL_CFG : integer;
  attribute CH2_CHCLK_RXCAL_CFG of inst : label is 138166272;
  attribute CH2_CHCLK_RXCAL_CFG1 : integer;
  attribute CH2_CHCLK_RXCAL_CFG1 of inst : label is 0;
  attribute CH2_CHCLK_RXCAL_CFG2 : integer;
  attribute CH2_CHCLK_RXCAL_CFG2 of inst : label is 0;
  attribute CH2_CHCLK_RXPI_CFG : integer;
  attribute CH2_CHCLK_RXPI_CFG of inst : label is 5244972;
  attribute CH2_CHCLK_TXCAL_CFG : integer;
  attribute CH2_CHCLK_TXCAL_CFG of inst : label is 4194336;
  attribute CH2_CHCLK_TXPI_CFG0 : integer;
  attribute CH2_CHCLK_TXPI_CFG0 of inst : label is 4655151;
  attribute CH2_CHL_RSV_CFG0 : integer;
  attribute CH2_CHL_RSV_CFG0 of inst : label is -964689911;
  attribute CH2_CHL_RSV_CFG1 : integer;
  attribute CH2_CHL_RSV_CFG1 of inst : label is 1560;
  attribute CH2_CHL_RSV_CFG2 : integer;
  attribute CH2_CHL_RSV_CFG2 of inst : label is 6227344;
  attribute CH2_CHL_RSV_CFG3 : integer;
  attribute CH2_CHL_RSV_CFG3 of inst : label is 0;
  attribute CH2_CHL_RSV_CFG4 : integer;
  attribute CH2_CHL_RSV_CFG4 of inst : label is 0;
  attribute CH2_DA_CFG : integer;
  attribute CH2_DA_CFG of inst : label is 655370;
  attribute CH2_EYESCAN_CFG0 : integer;
  attribute CH2_EYESCAN_CFG0 of inst : label is 2048;
  attribute CH2_EYESCAN_CFG1 : integer;
  attribute CH2_EYESCAN_CFG1 of inst : label is 0;
  attribute CH2_EYESCAN_CFG10 : integer;
  attribute CH2_EYESCAN_CFG10 of inst : label is 0;
  attribute CH2_EYESCAN_CFG11 : integer;
  attribute CH2_EYESCAN_CFG11 of inst : label is 0;
  attribute CH2_EYESCAN_CFG12 : integer;
  attribute CH2_EYESCAN_CFG12 of inst : label is 0;
  attribute CH2_EYESCAN_CFG13 : integer;
  attribute CH2_EYESCAN_CFG13 of inst : label is 0;
  attribute CH2_EYESCAN_CFG14 : integer;
  attribute CH2_EYESCAN_CFG14 of inst : label is 0;
  attribute CH2_EYESCAN_CFG15 : integer;
  attribute CH2_EYESCAN_CFG15 of inst : label is 0;
  attribute CH2_EYESCAN_CFG16 : integer;
  attribute CH2_EYESCAN_CFG16 of inst : label is 0;
  attribute CH2_EYESCAN_CFG2 : integer;
  attribute CH2_EYESCAN_CFG2 of inst : label is 0;
  attribute CH2_EYESCAN_CFG3 : integer;
  attribute CH2_EYESCAN_CFG3 of inst : label is 0;
  attribute CH2_EYESCAN_CFG4 : integer;
  attribute CH2_EYESCAN_CFG4 of inst : label is 0;
  attribute CH2_EYESCAN_CFG5 : integer;
  attribute CH2_EYESCAN_CFG5 of inst : label is 0;
  attribute CH2_EYESCAN_CFG6 : integer;
  attribute CH2_EYESCAN_CFG6 of inst : label is 0;
  attribute CH2_EYESCAN_CFG7 : integer;
  attribute CH2_EYESCAN_CFG7 of inst : label is 0;
  attribute CH2_EYESCAN_CFG8 : integer;
  attribute CH2_EYESCAN_CFG8 of inst : label is 0;
  attribute CH2_EYESCAN_CFG9 : integer;
  attribute CH2_EYESCAN_CFG9 of inst : label is 0;
  attribute CH2_FABRIC_INTF_CFG0 : integer;
  attribute CH2_FABRIC_INTF_CFG0 of inst : label is -20973573;
  attribute CH2_FABRIC_INTF_CFG1 : integer;
  attribute CH2_FABRIC_INTF_CFG1 of inst : label is 197632;
  attribute CH2_FABRIC_INTF_CFG2 : integer;
  attribute CH2_FABRIC_INTF_CFG2 of inst : label is 537919472;
  attribute CH2_FABRIC_INTF_CFG3 : integer;
  attribute CH2_FABRIC_INTF_CFG3 of inst : label is 786432;
  attribute CH2_FABRIC_INTF_CFG4 : integer;
  attribute CH2_FABRIC_INTF_CFG4 of inst : label is 20480;
  attribute CH2_FABRIC_INTF_CFG5 : integer;
  attribute CH2_FABRIC_INTF_CFG5 of inst : label is 25602;
  attribute CH2_INSTANTIATED : integer;
  attribute CH2_INSTANTIATED of inst : label is 0;
  attribute CH2_MONITOR_CFG : integer;
  attribute CH2_MONITOR_CFG of inst : label is 0;
  attribute CH2_PIPE_CTRL_CFG0 : integer;
  attribute CH2_PIPE_CTRL_CFG0 of inst : label is 262240;
  attribute CH2_PIPE_CTRL_CFG1 : integer;
  attribute CH2_PIPE_CTRL_CFG1 of inst : label is 2097811;
  attribute CH2_PIPE_CTRL_CFG10 : integer;
  attribute CH2_PIPE_CTRL_CFG10 of inst : label is 85983215;
  attribute CH2_PIPE_CTRL_CFG2 : integer;
  attribute CH2_PIPE_CTRL_CFG2 of inst : label is 9950092;
  attribute CH2_PIPE_CTRL_CFG3 : integer;
  attribute CH2_PIPE_CTRL_CFG3 of inst : label is 1573167;
  attribute CH2_PIPE_CTRL_CFG4 : integer;
  attribute CH2_PIPE_CTRL_CFG4 of inst : label is 1078198272;
  attribute CH2_PIPE_CTRL_CFG5 : integer;
  attribute CH2_PIPE_CTRL_CFG5 of inst : label is -1610612736;
  attribute CH2_PIPE_CTRL_CFG6 : integer;
  attribute CH2_PIPE_CTRL_CFG6 of inst : label is 1007681636;
  attribute CH2_PIPE_CTRL_CFG7 : integer;
  attribute CH2_PIPE_CTRL_CFG7 of inst : label is 67149834;
  attribute CH2_PIPE_CTRL_CFG8 : integer;
  attribute CH2_PIPE_CTRL_CFG8 of inst : label is 33554432;
  attribute CH2_PIPE_CTRL_CFG9 : integer;
  attribute CH2_PIPE_CTRL_CFG9 of inst : label is 0;
  attribute CH2_PIPE_TX_EQ_CFG0 : integer;
  attribute CH2_PIPE_TX_EQ_CFG0 of inst : label is 175467487;
  attribute CH2_PIPE_TX_EQ_CFG1 : integer;
  attribute CH2_PIPE_TX_EQ_CFG1 of inst : label is 152233553;
  attribute CH2_PIPE_TX_EQ_CFG2 : integer;
  attribute CH2_PIPE_TX_EQ_CFG2 of inst : label is 8258;
  attribute CH2_PIPE_TX_EQ_CFG3 : integer;
  attribute CH2_PIPE_TX_EQ_CFG3 of inst : label is 393618;
  attribute CH2_RESET_BYP_HDSHK_CFG : integer;
  attribute CH2_RESET_BYP_HDSHK_CFG of inst : label is 0;
  attribute CH2_RESET_CFG : integer;
  attribute CH2_RESET_CFG of inst : label is 135266341;
  attribute CH2_RESET_LOOPER_ID_CFG : integer;
  attribute CH2_RESET_LOOPER_ID_CFG of inst : label is 2113632;
  attribute CH2_RESET_LOOP_ID_CFG0 : integer;
  attribute CH2_RESET_LOOP_ID_CFG0 of inst : label is 528;
  attribute CH2_RESET_LOOP_ID_CFG1 : integer;
  attribute CH2_RESET_LOOP_ID_CFG1 of inst : label is 106181136;
  attribute CH2_RESET_LOOP_ID_CFG2 : integer;
  attribute CH2_RESET_LOOP_ID_CFG2 of inst : label is 17185;
  attribute CH2_RESET_TIME_CFG0 : integer;
  attribute CH2_RESET_TIME_CFG0 of inst : label is 34636801;
  attribute CH2_RESET_TIME_CFG1 : integer;
  attribute CH2_RESET_TIME_CFG1 of inst : label is 34636833;
  attribute CH2_RESET_TIME_CFG2 : integer;
  attribute CH2_RESET_TIME_CFG2 of inst : label is 34636833;
  attribute CH2_RESET_TIME_CFG3 : integer;
  attribute CH2_RESET_TIME_CFG3 of inst : label is -2063064031;
  attribute CH2_RXOUTCLK_FREQ : string;
  attribute CH2_RXOUTCLK_FREQ of inst : label is "390.625000";
  attribute CH2_RXOUTCLK_REF_FREQ : integer;
  attribute CH2_RXOUTCLK_REF_FREQ of inst : label is 125;
  attribute CH2_RXOUTCLK_REF_SOURCE : string;
  attribute CH2_RXOUTCLK_REF_SOURCE of inst : label is "HSCLK1_LCPLLGTREFCLK0";
  attribute CH2_RX_CDR_CFG0 : integer;
  attribute CH2_RX_CDR_CFG0 of inst : label is -1275068350;
  attribute CH2_RX_CDR_CFG1 : integer;
  attribute CH2_RX_CDR_CFG1 of inst : label is 1610612992;
  attribute CH2_RX_CDR_CFG2 : integer;
  attribute CH2_RX_CDR_CFG2 of inst : label is 134236777;
  attribute CH2_RX_CDR_CFG3 : integer;
  attribute CH2_RX_CDR_CFG3 of inst : label is 744694;
  attribute CH2_RX_CDR_CFG4 : integer;
  attribute CH2_RX_CDR_CFG4 of inst : label is 607924224;
  attribute CH2_RX_CRC_CFG0 : integer;
  attribute CH2_RX_CRC_CFG0 of inst : label is 30848;
  attribute CH2_RX_CRC_CFG1 : integer;
  attribute CH2_RX_CRC_CFG1 of inst : label is 505290270;
  attribute CH2_RX_CRC_CFG2 : integer;
  attribute CH2_RX_CRC_CFG2 of inst : label is 505290270;
  attribute CH2_RX_CRC_CFG3 : integer;
  attribute CH2_RX_CRC_CFG3 of inst : label is -1;
  attribute CH2_RX_CTLE_CFG0 : integer;
  attribute CH2_RX_CTLE_CFG0 of inst : label is 31195392;
  attribute CH2_RX_CTLE_CFG1 : integer;
  attribute CH2_RX_CTLE_CFG1 of inst : label is 1073741824;
  attribute CH2_RX_DACI2V_CFG0 : integer;
  attribute CH2_RX_DACI2V_CFG0 of inst : label is 67145418;
  attribute CH2_RX_DFE_CFG0 : integer;
  attribute CH2_RX_DFE_CFG0 of inst : label is -805153784;
  attribute CH2_RX_ELASTIC_BUF_CFG0 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG0 of inst : label is -2139334592;
  attribute CH2_RX_ELASTIC_BUF_CFG1 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG1 of inst : label is 2;
  attribute CH2_RX_ELASTIC_BUF_CFG2 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG2 of inst : label is 0;
  attribute CH2_RX_ELASTIC_BUF_CFG3 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG3 of inst : label is -1612709888;
  attribute CH2_RX_ELASTIC_BUF_CFG4 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG4 of inst : label is 0;
  attribute CH2_RX_ELASTIC_BUF_CFG5 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG5 of inst : label is 0;
  attribute CH2_RX_ELASTIC_BUF_CFG6 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG6 of inst : label is -1048576;
  attribute CH2_RX_ELASTIC_BUF_CFG7 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG7 of inst : label is 67108869;
  attribute CH2_RX_ELASTIC_BUF_CFG8 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG8 of inst : label is 2033040;
  attribute CH2_RX_ELASTIC_BUF_CFG9 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG9 of inst : label is 2033040;
  attribute CH2_RX_MISC_CFG0 : integer;
  attribute CH2_RX_MISC_CFG0 of inst : label is 1342177280;
  attribute CH2_RX_OOB_CFG0 : integer;
  attribute CH2_RX_OOB_CFG0 of inst : label is 609534468;
  attribute CH2_RX_OOB_CFG1 : integer;
  attribute CH2_RX_OOB_CFG1 of inst : label is 16925124;
  attribute CH2_RX_PAD_CFG0 : integer;
  attribute CH2_RX_PAD_CFG0 of inst : label is 0;
  attribute CH2_RX_PAD_CFG1 : integer;
  attribute CH2_RX_PAD_CFG1 of inst : label is 272910714;
  attribute CH2_RX_PCS_CFG0 : integer;
  attribute CH2_RX_PCS_CFG0 of inst : label is 674623792;
  attribute CH2_RX_PCS_CFG1 : integer;
  attribute CH2_RX_PCS_CFG1 of inst : label is 1812204543;
  attribute CH2_RX_PCS_CFG2 : integer;
  attribute CH2_RX_PCS_CFG2 of inst : label is 1073742049;
  attribute CH2_RX_PCS_CFG3 : integer;
  attribute CH2_RX_PCS_CFG3 of inst : label is 471666447;
  attribute CH2_RX_PCS_CFG4 : integer;
  attribute CH2_RX_PCS_CFG4 of inst : label is 1115725826;
  attribute CH2_RX_PHALIGN_CFG0 : integer;
  attribute CH2_RX_PHALIGN_CFG0 of inst : label is 3;
  attribute CH2_RX_PHALIGN_CFG1 : integer;
  attribute CH2_RX_PHALIGN_CFG1 of inst : label is 8617984;
  attribute CH2_RX_PHALIGN_CFG2 : integer;
  attribute CH2_RX_PHALIGN_CFG2 of inst : label is 117248;
  attribute CH2_RX_PHALIGN_CFG3 : integer;
  attribute CH2_RX_PHALIGN_CFG3 of inst : label is 229376;
  attribute CH2_RX_PHALIGN_CFG4 : integer;
  attribute CH2_RX_PHALIGN_CFG4 of inst : label is 522;
  attribute CH2_RX_PHALIGN_CFG5 : integer;
  attribute CH2_RX_PHALIGN_CFG5 of inst : label is 50462720;
  attribute CH2_SIM_MODE : string;
  attribute CH2_SIM_MODE of inst : label is "FAST";
  attribute CH2_SIM_RECEIVER_DETECT_PASS : string;
  attribute CH2_SIM_RECEIVER_DETECT_PASS of inst : label is "TRUE";
  attribute CH2_SIM_RESET_SPEEDUP : string;
  attribute CH2_SIM_RESET_SPEEDUP of inst : label is "TRUE";
  attribute CH2_SIM_TX_EIDLE_DRIVE_LEVEL : string;
  attribute CH2_SIM_TX_EIDLE_DRIVE_LEVEL of inst : label is "Z";
  attribute CH2_TXOUTCLK_FREQ : string;
  attribute CH2_TXOUTCLK_FREQ of inst : label is "390.625000";
  attribute CH2_TXOUTCLK_REF_FREQ : integer;
  attribute CH2_TXOUTCLK_REF_FREQ of inst : label is 125;
  attribute CH2_TXOUTCLK_REF_SOURCE : string;
  attribute CH2_TXOUTCLK_REF_SOURCE of inst : label is "HSCLK1_LCPLLGTREFCLK0";
  attribute CH2_TX_10G_CFG0 : integer;
  attribute CH2_TX_10G_CFG0 of inst : label is 0;
  attribute CH2_TX_10G_CFG1 : integer;
  attribute CH2_TX_10G_CFG1 of inst : label is 1073741824;
  attribute CH2_TX_10G_CFG2 : integer;
  attribute CH2_TX_10G_CFG2 of inst : label is 0;
  attribute CH2_TX_10G_CFG3 : integer;
  attribute CH2_TX_10G_CFG3 of inst : label is 0;
  attribute CH2_TX_ANA_CFG0 : integer;
  attribute CH2_TX_ANA_CFG0 of inst : label is 208;
  attribute CH2_TX_CRC_CFG0 : integer;
  attribute CH2_TX_CRC_CFG0 of inst : label is 30720;
  attribute CH2_TX_CRC_CFG1 : integer;
  attribute CH2_TX_CRC_CFG1 of inst : label is 505290270;
  attribute CH2_TX_CRC_CFG2 : integer;
  attribute CH2_TX_CRC_CFG2 of inst : label is 505290270;
  attribute CH2_TX_CRC_CFG3 : integer;
  attribute CH2_TX_CRC_CFG3 of inst : label is -1;
  attribute CH2_TX_DRV_CFG0 : integer;
  attribute CH2_TX_DRV_CFG0 of inst : label is 4194304;
  attribute CH2_TX_DRV_CFG1 : integer;
  attribute CH2_TX_DRV_CFG1 of inst : label is 6144;
  attribute CH2_TX_PCS_CFG0 : integer;
  attribute CH2_TX_PCS_CFG0 of inst : label is -2107637471;
  attribute CH2_TX_PCS_CFG1 : integer;
  attribute CH2_TX_PCS_CFG1 of inst : label is 674583932;
  attribute CH2_TX_PCS_CFG2 : integer;
  attribute CH2_TX_PCS_CFG2 of inst : label is 357954218;
  attribute CH2_TX_PCS_CFG3 : integer;
  attribute CH2_TX_PCS_CFG3 of inst : label is 1747587;
  attribute CH2_TX_PHALIGN_CFG0 : integer;
  attribute CH2_TX_PHALIGN_CFG0 of inst : label is 0;
  attribute CH2_TX_PHALIGN_CFG1 : integer;
  attribute CH2_TX_PHALIGN_CFG1 of inst : label is 290816;
  attribute CH2_TX_PHALIGN_CFG2 : integer;
  attribute CH2_TX_PHALIGN_CFG2 of inst : label is 229432;
  attribute CH2_TX_PHALIGN_CFG3 : integer;
  attribute CH2_TX_PHALIGN_CFG3 of inst : label is 0;
  attribute CH2_TX_PHALIGN_CFG4 : integer;
  attribute CH2_TX_PHALIGN_CFG4 of inst : label is 402653408;
  attribute CH2_TX_PHALIGN_CFG5 : integer;
  attribute CH2_TX_PHALIGN_CFG5 of inst : label is 128;
  attribute CH2_TX_PIPPM_CFG : integer;
  attribute CH2_TX_PIPPM_CFG of inst : label is 33554432;
  attribute CH2_TX_SER_CFG0 : integer;
  attribute CH2_TX_SER_CFG0 of inst : label is 0;
  attribute CH3_ADAPT_APT_CFG : integer;
  attribute CH3_ADAPT_APT_CFG of inst : label is 0;
  attribute CH3_ADAPT_CAL_CFG : integer;
  attribute CH3_ADAPT_CAL_CFG of inst : label is -2115083264;
  attribute CH3_ADAPT_DFE_CFG : integer;
  attribute CH3_ADAPT_DFE_CFG of inst : label is 64;
  attribute CH3_ADAPT_GC_CFG0 : integer;
  attribute CH3_ADAPT_GC_CFG0 of inst : label is 9441392;
  attribute CH3_ADAPT_GC_CFG1 : integer;
  attribute CH3_ADAPT_GC_CFG1 of inst : label is 178259936;
  attribute CH3_ADAPT_GC_CFG2 : integer;
  attribute CH3_ADAPT_GC_CFG2 of inst : label is 2097384;
  attribute CH3_ADAPT_GC_CFG3 : integer;
  attribute CH3_ADAPT_GC_CFG3 of inst : label is 178258912;
  attribute CH3_ADAPT_GEN_CFG0 : integer;
  attribute CH3_ADAPT_GEN_CFG0 of inst : label is 1179648;
  attribute CH3_ADAPT_GEN_CFG1 : integer;
  attribute CH3_ADAPT_GEN_CFG1 of inst : label is 0;
  attribute CH3_ADAPT_GEN_CFG2 : integer;
  attribute CH3_ADAPT_GEN_CFG2 of inst : label is -2013265921;
  attribute CH3_ADAPT_GEN_CFG3 : integer;
  attribute CH3_ADAPT_GEN_CFG3 of inst : label is 268435456;
  attribute CH3_ADAPT_H01_CFG : integer;
  attribute CH3_ADAPT_H01_CFG of inst : label is 18875040;
  attribute CH3_ADAPT_H23_CFG : integer;
  attribute CH3_ADAPT_H23_CFG of inst : label is 27263392;
  attribute CH3_ADAPT_H45_CFG : integer;
  attribute CH3_ADAPT_H45_CFG of inst : label is 27263392;
  attribute CH3_ADAPT_H67_CFG : integer;
  attribute CH3_ADAPT_H67_CFG of inst : label is 27263392;
  attribute CH3_ADAPT_H89_CFG : integer;
  attribute CH3_ADAPT_H89_CFG of inst : label is 27263392;
  attribute CH3_ADAPT_HAB_CFG : integer;
  attribute CH3_ADAPT_HAB_CFG of inst : label is 27263392;
  attribute CH3_ADAPT_HCD_CFG : integer;
  attribute CH3_ADAPT_HCD_CFG of inst : label is 27263392;
  attribute CH3_ADAPT_HEF_CFG : integer;
  attribute CH3_ADAPT_HEF_CFG of inst : label is 27263904;
  attribute CH3_ADAPT_KH_CFG0 : integer;
  attribute CH3_ADAPT_KH_CFG0 of inst : label is 537426239;
  attribute CH3_ADAPT_KH_CFG1 : integer;
  attribute CH3_ADAPT_KH_CFG1 of inst : label is 0;
  attribute CH3_ADAPT_KH_CFG2 : integer;
  attribute CH3_ADAPT_KH_CFG2 of inst : label is 17312;
  attribute CH3_ADAPT_KH_CFG3 : integer;
  attribute CH3_ADAPT_KH_CFG3 of inst : label is 0;
  attribute CH3_ADAPT_KH_CFG4 : integer;
  attribute CH3_ADAPT_KH_CFG4 of inst : label is 31648;
  attribute CH3_ADAPT_KH_CFG5 : integer;
  attribute CH3_ADAPT_KH_CFG5 of inst : label is 0;
  attribute CH3_ADAPT_KL_CFG0 : integer;
  attribute CH3_ADAPT_KL_CFG0 of inst : label is 32928;
  attribute CH3_ADAPT_KL_CFG1 : integer;
  attribute CH3_ADAPT_KL_CFG1 of inst : label is 17312;
  attribute CH3_ADAPT_LCK_CFG0 : integer;
  attribute CH3_ADAPT_LCK_CFG0 of inst : label is 16384;
  attribute CH3_ADAPT_LCK_CFG1 : integer;
  attribute CH3_ADAPT_LCK_CFG1 of inst : label is 16384;
  attribute CH3_ADAPT_LCK_CFG2 : integer;
  attribute CH3_ADAPT_LCK_CFG2 of inst : label is 0;
  attribute CH3_ADAPT_LCK_CFG3 : integer;
  attribute CH3_ADAPT_LCK_CFG3 of inst : label is 0;
  attribute CH3_ADAPT_LOP_CFG : integer;
  attribute CH3_ADAPT_LOP_CFG of inst : label is -301988256;
  attribute CH3_ADAPT_OS_CFG : integer;
  attribute CH3_ADAPT_OS_CFG of inst : label is -2147483360;
  attribute CH3_CHCLK_ILO_CFG : integer;
  attribute CH3_CHCLK_ILO_CFG of inst : label is 6553651;
  attribute CH3_CHCLK_MISC_CFG : integer;
  attribute CH3_CHCLK_MISC_CFG of inst : label is -125706465;
  attribute CH3_CHCLK_RSV_CFG : integer;
  attribute CH3_CHCLK_RSV_CFG of inst : label is 0;
  attribute CH3_CHCLK_RXCAL_CFG : integer;
  attribute CH3_CHCLK_RXCAL_CFG of inst : label is 138166272;
  attribute CH3_CHCLK_RXCAL_CFG1 : integer;
  attribute CH3_CHCLK_RXCAL_CFG1 of inst : label is 0;
  attribute CH3_CHCLK_RXCAL_CFG2 : integer;
  attribute CH3_CHCLK_RXCAL_CFG2 of inst : label is 0;
  attribute CH3_CHCLK_RXPI_CFG : integer;
  attribute CH3_CHCLK_RXPI_CFG of inst : label is 5244972;
  attribute CH3_CHCLK_TXCAL_CFG : integer;
  attribute CH3_CHCLK_TXCAL_CFG of inst : label is 4194336;
  attribute CH3_CHCLK_TXPI_CFG0 : integer;
  attribute CH3_CHCLK_TXPI_CFG0 of inst : label is 4655151;
  attribute CH3_CHL_RSV_CFG0 : integer;
  attribute CH3_CHL_RSV_CFG0 of inst : label is -964689911;
  attribute CH3_CHL_RSV_CFG1 : integer;
  attribute CH3_CHL_RSV_CFG1 of inst : label is 1560;
  attribute CH3_CHL_RSV_CFG2 : integer;
  attribute CH3_CHL_RSV_CFG2 of inst : label is 6227344;
  attribute CH3_CHL_RSV_CFG3 : integer;
  attribute CH3_CHL_RSV_CFG3 of inst : label is 0;
  attribute CH3_CHL_RSV_CFG4 : integer;
  attribute CH3_CHL_RSV_CFG4 of inst : label is 0;
  attribute CH3_DA_CFG : integer;
  attribute CH3_DA_CFG of inst : label is 655370;
  attribute CH3_EYESCAN_CFG0 : integer;
  attribute CH3_EYESCAN_CFG0 of inst : label is 2048;
  attribute CH3_EYESCAN_CFG1 : integer;
  attribute CH3_EYESCAN_CFG1 of inst : label is 0;
  attribute CH3_EYESCAN_CFG10 : integer;
  attribute CH3_EYESCAN_CFG10 of inst : label is 0;
  attribute CH3_EYESCAN_CFG11 : integer;
  attribute CH3_EYESCAN_CFG11 of inst : label is 0;
  attribute CH3_EYESCAN_CFG12 : integer;
  attribute CH3_EYESCAN_CFG12 of inst : label is 0;
  attribute CH3_EYESCAN_CFG13 : integer;
  attribute CH3_EYESCAN_CFG13 of inst : label is 0;
  attribute CH3_EYESCAN_CFG14 : integer;
  attribute CH3_EYESCAN_CFG14 of inst : label is 0;
  attribute CH3_EYESCAN_CFG15 : integer;
  attribute CH3_EYESCAN_CFG15 of inst : label is 0;
  attribute CH3_EYESCAN_CFG16 : integer;
  attribute CH3_EYESCAN_CFG16 of inst : label is 0;
  attribute CH3_EYESCAN_CFG2 : integer;
  attribute CH3_EYESCAN_CFG2 of inst : label is 0;
  attribute CH3_EYESCAN_CFG3 : integer;
  attribute CH3_EYESCAN_CFG3 of inst : label is 0;
  attribute CH3_EYESCAN_CFG4 : integer;
  attribute CH3_EYESCAN_CFG4 of inst : label is 0;
  attribute CH3_EYESCAN_CFG5 : integer;
  attribute CH3_EYESCAN_CFG5 of inst : label is 0;
  attribute CH3_EYESCAN_CFG6 : integer;
  attribute CH3_EYESCAN_CFG6 of inst : label is 0;
  attribute CH3_EYESCAN_CFG7 : integer;
  attribute CH3_EYESCAN_CFG7 of inst : label is 0;
  attribute CH3_EYESCAN_CFG8 : integer;
  attribute CH3_EYESCAN_CFG8 of inst : label is 0;
  attribute CH3_EYESCAN_CFG9 : integer;
  attribute CH3_EYESCAN_CFG9 of inst : label is 0;
  attribute CH3_FABRIC_INTF_CFG0 : integer;
  attribute CH3_FABRIC_INTF_CFG0 of inst : label is -20973573;
  attribute CH3_FABRIC_INTF_CFG1 : integer;
  attribute CH3_FABRIC_INTF_CFG1 of inst : label is 197632;
  attribute CH3_FABRIC_INTF_CFG2 : integer;
  attribute CH3_FABRIC_INTF_CFG2 of inst : label is 537919472;
  attribute CH3_FABRIC_INTF_CFG3 : integer;
  attribute CH3_FABRIC_INTF_CFG3 of inst : label is 786432;
  attribute CH3_FABRIC_INTF_CFG4 : integer;
  attribute CH3_FABRIC_INTF_CFG4 of inst : label is 20480;
  attribute CH3_FABRIC_INTF_CFG5 : integer;
  attribute CH3_FABRIC_INTF_CFG5 of inst : label is 25602;
  attribute CH3_INSTANTIATED : integer;
  attribute CH3_INSTANTIATED of inst : label is 0;
  attribute CH3_MONITOR_CFG : integer;
  attribute CH3_MONITOR_CFG of inst : label is 0;
  attribute CH3_PIPE_CTRL_CFG0 : integer;
  attribute CH3_PIPE_CTRL_CFG0 of inst : label is 262240;
  attribute CH3_PIPE_CTRL_CFG1 : integer;
  attribute CH3_PIPE_CTRL_CFG1 of inst : label is 2097811;
  attribute CH3_PIPE_CTRL_CFG10 : integer;
  attribute CH3_PIPE_CTRL_CFG10 of inst : label is 85983215;
  attribute CH3_PIPE_CTRL_CFG2 : integer;
  attribute CH3_PIPE_CTRL_CFG2 of inst : label is 9950092;
  attribute CH3_PIPE_CTRL_CFG3 : integer;
  attribute CH3_PIPE_CTRL_CFG3 of inst : label is 1573167;
  attribute CH3_PIPE_CTRL_CFG4 : integer;
  attribute CH3_PIPE_CTRL_CFG4 of inst : label is 1078198272;
  attribute CH3_PIPE_CTRL_CFG5 : integer;
  attribute CH3_PIPE_CTRL_CFG5 of inst : label is -1610612736;
  attribute CH3_PIPE_CTRL_CFG6 : integer;
  attribute CH3_PIPE_CTRL_CFG6 of inst : label is 1007681636;
  attribute CH3_PIPE_CTRL_CFG7 : integer;
  attribute CH3_PIPE_CTRL_CFG7 of inst : label is 67149834;
  attribute CH3_PIPE_CTRL_CFG8 : integer;
  attribute CH3_PIPE_CTRL_CFG8 of inst : label is 33554432;
  attribute CH3_PIPE_CTRL_CFG9 : integer;
  attribute CH3_PIPE_CTRL_CFG9 of inst : label is 0;
  attribute CH3_PIPE_TX_EQ_CFG0 : integer;
  attribute CH3_PIPE_TX_EQ_CFG0 of inst : label is 175467487;
  attribute CH3_PIPE_TX_EQ_CFG1 : integer;
  attribute CH3_PIPE_TX_EQ_CFG1 of inst : label is 152233553;
  attribute CH3_PIPE_TX_EQ_CFG2 : integer;
  attribute CH3_PIPE_TX_EQ_CFG2 of inst : label is 8258;
  attribute CH3_PIPE_TX_EQ_CFG3 : integer;
  attribute CH3_PIPE_TX_EQ_CFG3 of inst : label is 393618;
  attribute CH3_RESET_BYP_HDSHK_CFG : integer;
  attribute CH3_RESET_BYP_HDSHK_CFG of inst : label is 0;
  attribute CH3_RESET_CFG : integer;
  attribute CH3_RESET_CFG of inst : label is 135266341;
  attribute CH3_RESET_LOOPER_ID_CFG : integer;
  attribute CH3_RESET_LOOPER_ID_CFG of inst : label is 2113632;
  attribute CH3_RESET_LOOP_ID_CFG0 : integer;
  attribute CH3_RESET_LOOP_ID_CFG0 of inst : label is 528;
  attribute CH3_RESET_LOOP_ID_CFG1 : integer;
  attribute CH3_RESET_LOOP_ID_CFG1 of inst : label is 106181136;
  attribute CH3_RESET_LOOP_ID_CFG2 : integer;
  attribute CH3_RESET_LOOP_ID_CFG2 of inst : label is 17185;
  attribute CH3_RESET_TIME_CFG0 : integer;
  attribute CH3_RESET_TIME_CFG0 of inst : label is 34636801;
  attribute CH3_RESET_TIME_CFG1 : integer;
  attribute CH3_RESET_TIME_CFG1 of inst : label is 34636833;
  attribute CH3_RESET_TIME_CFG2 : integer;
  attribute CH3_RESET_TIME_CFG2 of inst : label is 34636833;
  attribute CH3_RESET_TIME_CFG3 : integer;
  attribute CH3_RESET_TIME_CFG3 of inst : label is -2063064031;
  attribute CH3_RXOUTCLK_FREQ : string;
  attribute CH3_RXOUTCLK_FREQ of inst : label is "390.625000";
  attribute CH3_RXOUTCLK_REF_FREQ : integer;
  attribute CH3_RXOUTCLK_REF_FREQ of inst : label is 125;
  attribute CH3_RXOUTCLK_REF_SOURCE : string;
  attribute CH3_RXOUTCLK_REF_SOURCE of inst : label is "HSCLK1_LCPLLGTREFCLK0";
  attribute CH3_RX_CDR_CFG0 : integer;
  attribute CH3_RX_CDR_CFG0 of inst : label is -1275068350;
  attribute CH3_RX_CDR_CFG1 : integer;
  attribute CH3_RX_CDR_CFG1 of inst : label is 1610612992;
  attribute CH3_RX_CDR_CFG2 : integer;
  attribute CH3_RX_CDR_CFG2 of inst : label is 134236777;
  attribute CH3_RX_CDR_CFG3 : integer;
  attribute CH3_RX_CDR_CFG3 of inst : label is 744694;
  attribute CH3_RX_CDR_CFG4 : integer;
  attribute CH3_RX_CDR_CFG4 of inst : label is 607924224;
  attribute CH3_RX_CRC_CFG0 : integer;
  attribute CH3_RX_CRC_CFG0 of inst : label is 30848;
  attribute CH3_RX_CRC_CFG1 : integer;
  attribute CH3_RX_CRC_CFG1 of inst : label is 505290270;
  attribute CH3_RX_CRC_CFG2 : integer;
  attribute CH3_RX_CRC_CFG2 of inst : label is 505290270;
  attribute CH3_RX_CRC_CFG3 : integer;
  attribute CH3_RX_CRC_CFG3 of inst : label is -1;
  attribute CH3_RX_CTLE_CFG0 : integer;
  attribute CH3_RX_CTLE_CFG0 of inst : label is 31195392;
  attribute CH3_RX_CTLE_CFG1 : integer;
  attribute CH3_RX_CTLE_CFG1 of inst : label is 1073741824;
  attribute CH3_RX_DACI2V_CFG0 : integer;
  attribute CH3_RX_DACI2V_CFG0 of inst : label is 67145418;
  attribute CH3_RX_DFE_CFG0 : integer;
  attribute CH3_RX_DFE_CFG0 of inst : label is -805153784;
  attribute CH3_RX_ELASTIC_BUF_CFG0 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG0 of inst : label is -2139334592;
  attribute CH3_RX_ELASTIC_BUF_CFG1 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG1 of inst : label is 2;
  attribute CH3_RX_ELASTIC_BUF_CFG2 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG2 of inst : label is 0;
  attribute CH3_RX_ELASTIC_BUF_CFG3 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG3 of inst : label is -1612709888;
  attribute CH3_RX_ELASTIC_BUF_CFG4 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG4 of inst : label is 0;
  attribute CH3_RX_ELASTIC_BUF_CFG5 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG5 of inst : label is 0;
  attribute CH3_RX_ELASTIC_BUF_CFG6 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG6 of inst : label is -1048576;
  attribute CH3_RX_ELASTIC_BUF_CFG7 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG7 of inst : label is 67108869;
  attribute CH3_RX_ELASTIC_BUF_CFG8 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG8 of inst : label is 2033040;
  attribute CH3_RX_ELASTIC_BUF_CFG9 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG9 of inst : label is 2033040;
  attribute CH3_RX_MISC_CFG0 : integer;
  attribute CH3_RX_MISC_CFG0 of inst : label is 1342177280;
  attribute CH3_RX_OOB_CFG0 : integer;
  attribute CH3_RX_OOB_CFG0 of inst : label is 609534468;
  attribute CH3_RX_OOB_CFG1 : integer;
  attribute CH3_RX_OOB_CFG1 of inst : label is 16925124;
  attribute CH3_RX_PAD_CFG0 : integer;
  attribute CH3_RX_PAD_CFG0 of inst : label is 0;
  attribute CH3_RX_PAD_CFG1 : integer;
  attribute CH3_RX_PAD_CFG1 of inst : label is 272910714;
  attribute CH3_RX_PCS_CFG0 : integer;
  attribute CH3_RX_PCS_CFG0 of inst : label is 674623792;
  attribute CH3_RX_PCS_CFG1 : integer;
  attribute CH3_RX_PCS_CFG1 of inst : label is 1812204543;
  attribute CH3_RX_PCS_CFG2 : integer;
  attribute CH3_RX_PCS_CFG2 of inst : label is 1073742049;
  attribute CH3_RX_PCS_CFG3 : integer;
  attribute CH3_RX_PCS_CFG3 of inst : label is 471666447;
  attribute CH3_RX_PCS_CFG4 : integer;
  attribute CH3_RX_PCS_CFG4 of inst : label is 1115725826;
  attribute CH3_RX_PHALIGN_CFG0 : integer;
  attribute CH3_RX_PHALIGN_CFG0 of inst : label is 3;
  attribute CH3_RX_PHALIGN_CFG1 : integer;
  attribute CH3_RX_PHALIGN_CFG1 of inst : label is 8617984;
  attribute CH3_RX_PHALIGN_CFG2 : integer;
  attribute CH3_RX_PHALIGN_CFG2 of inst : label is 117248;
  attribute CH3_RX_PHALIGN_CFG3 : integer;
  attribute CH3_RX_PHALIGN_CFG3 of inst : label is 229376;
  attribute CH3_RX_PHALIGN_CFG4 : integer;
  attribute CH3_RX_PHALIGN_CFG4 of inst : label is 522;
  attribute CH3_RX_PHALIGN_CFG5 : integer;
  attribute CH3_RX_PHALIGN_CFG5 of inst : label is 50462720;
  attribute CH3_SIM_MODE : string;
  attribute CH3_SIM_MODE of inst : label is "FAST";
  attribute CH3_SIM_RECEIVER_DETECT_PASS : string;
  attribute CH3_SIM_RECEIVER_DETECT_PASS of inst : label is "TRUE";
  attribute CH3_SIM_RESET_SPEEDUP : string;
  attribute CH3_SIM_RESET_SPEEDUP of inst : label is "TRUE";
  attribute CH3_SIM_TX_EIDLE_DRIVE_LEVEL : string;
  attribute CH3_SIM_TX_EIDLE_DRIVE_LEVEL of inst : label is "Z";
  attribute CH3_TXOUTCLK_FREQ : string;
  attribute CH3_TXOUTCLK_FREQ of inst : label is "390.625000";
  attribute CH3_TXOUTCLK_REF_FREQ : integer;
  attribute CH3_TXOUTCLK_REF_FREQ of inst : label is 125;
  attribute CH3_TXOUTCLK_REF_SOURCE : string;
  attribute CH3_TXOUTCLK_REF_SOURCE of inst : label is "HSCLK1_LCPLLGTREFCLK0";
  attribute CH3_TX_10G_CFG0 : integer;
  attribute CH3_TX_10G_CFG0 of inst : label is 0;
  attribute CH3_TX_10G_CFG1 : integer;
  attribute CH3_TX_10G_CFG1 of inst : label is 1073741824;
  attribute CH3_TX_10G_CFG2 : integer;
  attribute CH3_TX_10G_CFG2 of inst : label is 0;
  attribute CH3_TX_10G_CFG3 : integer;
  attribute CH3_TX_10G_CFG3 of inst : label is 0;
  attribute CH3_TX_ANA_CFG0 : integer;
  attribute CH3_TX_ANA_CFG0 of inst : label is 208;
  attribute CH3_TX_CRC_CFG0 : integer;
  attribute CH3_TX_CRC_CFG0 of inst : label is 30720;
  attribute CH3_TX_CRC_CFG1 : integer;
  attribute CH3_TX_CRC_CFG1 of inst : label is 505290270;
  attribute CH3_TX_CRC_CFG2 : integer;
  attribute CH3_TX_CRC_CFG2 of inst : label is 505290270;
  attribute CH3_TX_CRC_CFG3 : integer;
  attribute CH3_TX_CRC_CFG3 of inst : label is -1;
  attribute CH3_TX_DRV_CFG0 : integer;
  attribute CH3_TX_DRV_CFG0 of inst : label is 4194304;
  attribute CH3_TX_DRV_CFG1 : integer;
  attribute CH3_TX_DRV_CFG1 of inst : label is 6144;
  attribute CH3_TX_PCS_CFG0 : integer;
  attribute CH3_TX_PCS_CFG0 of inst : label is -2107637471;
  attribute CH3_TX_PCS_CFG1 : integer;
  attribute CH3_TX_PCS_CFG1 of inst : label is 674583932;
  attribute CH3_TX_PCS_CFG2 : integer;
  attribute CH3_TX_PCS_CFG2 of inst : label is 357954218;
  attribute CH3_TX_PCS_CFG3 : integer;
  attribute CH3_TX_PCS_CFG3 of inst : label is 1747587;
  attribute CH3_TX_PHALIGN_CFG0 : integer;
  attribute CH3_TX_PHALIGN_CFG0 of inst : label is 0;
  attribute CH3_TX_PHALIGN_CFG1 : integer;
  attribute CH3_TX_PHALIGN_CFG1 of inst : label is 290816;
  attribute CH3_TX_PHALIGN_CFG2 : integer;
  attribute CH3_TX_PHALIGN_CFG2 of inst : label is 229432;
  attribute CH3_TX_PHALIGN_CFG3 : integer;
  attribute CH3_TX_PHALIGN_CFG3 of inst : label is 0;
  attribute CH3_TX_PHALIGN_CFG4 : integer;
  attribute CH3_TX_PHALIGN_CFG4 of inst : label is 402653408;
  attribute CH3_TX_PHALIGN_CFG5 : integer;
  attribute CH3_TX_PHALIGN_CFG5 of inst : label is 128;
  attribute CH3_TX_PIPPM_CFG : integer;
  attribute CH3_TX_PIPPM_CFG of inst : label is 33554432;
  attribute CH3_TX_SER_CFG0 : integer;
  attribute CH3_TX_SER_CFG0 of inst : label is 0;
  attribute CHANNEL_BONDING_EN : string;
  attribute CHANNEL_BONDING_EN of inst : label is "";
  attribute CTRL_RSV_CFG0 : integer;
  attribute CTRL_RSV_CFG0 of inst : label is 30744;
  attribute CTRL_RSV_CFG1 : integer;
  attribute CTRL_RSV_CFG1 of inst : label is 0;
  attribute EGW_CHANNEL_ORDERING : string;
  attribute EGW_CHANNEL_ORDERING of inst : label is " ";
  attribute EGW_COMP_NAME : string;
  attribute EGW_COMP_NAME of inst : label is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0";
  attribute EGW_IS_QUAD : string;
  attribute EGW_IS_QUAD of inst : label is "1";
  attribute EGW_REFCLK_LIST : string;
  attribute EGW_REFCLK_LIST of inst : label is "1_2_3";
  attribute ENABLE_APB3 : string;
  attribute ENABLE_APB3 of inst : label is "1'b1";
  attribute GT_REFCLK_INFO : string;
  attribute GT_REFCLK_INFO of inst : label is "refclk_PROT0_R0_100_MHz_unique1";
  attribute HS0_LCPLL_IPS_PIN_EN : integer;
  attribute HS0_LCPLL_IPS_PIN_EN of inst : label is 0;
  attribute HS0_LCPLL_IPS_REFCLK_SEL : integer;
  attribute HS0_LCPLL_IPS_REFCLK_SEL of inst : label is 1;
  attribute HS0_LCPLL_REFCLK_MAP0 : integer;
  attribute HS0_LCPLL_REFCLK_MAP0 of inst : label is 0;
  attribute HS0_LCPLL_REFCLK_MAP1 : integer;
  attribute HS0_LCPLL_REFCLK_MAP1 of inst : label is 1;
  attribute HS0_LCPLL_REFCLK_MAP2 : integer;
  attribute HS0_LCPLL_REFCLK_MAP2 of inst : label is 2;
  attribute HS0_LCPLL_REFCLK_MAP3 : integer;
  attribute HS0_LCPLL_REFCLK_MAP3 of inst : label is 3;
  attribute HS0_LCPLL_REFCLK_MAP4 : integer;
  attribute HS0_LCPLL_REFCLK_MAP4 of inst : label is 4;
  attribute HS0_LCPLL_REFCLK_MAP5 : integer;
  attribute HS0_LCPLL_REFCLK_MAP5 of inst : label is 5;
  attribute HS0_LCPLL_REFCLK_MAP6 : integer;
  attribute HS0_LCPLL_REFCLK_MAP6 of inst : label is 6;
  attribute HS0_LCPLL_REFCLK_MAP7 : integer;
  attribute HS0_LCPLL_REFCLK_MAP7 of inst : label is 7;
  attribute HS0_RPLL_IPS_PIN_EN : integer;
  attribute HS0_RPLL_IPS_PIN_EN of inst : label is 0;
  attribute HS0_RPLL_IPS_REFCLK_SEL : integer;
  attribute HS0_RPLL_IPS_REFCLK_SEL of inst : label is 1;
  attribute HS0_RPLL_REFCLK_MAP0 : integer;
  attribute HS0_RPLL_REFCLK_MAP0 of inst : label is 0;
  attribute HS0_RPLL_REFCLK_MAP1 : integer;
  attribute HS0_RPLL_REFCLK_MAP1 of inst : label is 1;
  attribute HS0_RPLL_REFCLK_MAP2 : integer;
  attribute HS0_RPLL_REFCLK_MAP2 of inst : label is 2;
  attribute HS0_RPLL_REFCLK_MAP3 : integer;
  attribute HS0_RPLL_REFCLK_MAP3 of inst : label is 3;
  attribute HS0_RPLL_REFCLK_MAP4 : integer;
  attribute HS0_RPLL_REFCLK_MAP4 of inst : label is 4;
  attribute HS0_RPLL_REFCLK_MAP5 : integer;
  attribute HS0_RPLL_REFCLK_MAP5 of inst : label is 5;
  attribute HS0_RPLL_REFCLK_MAP6 : integer;
  attribute HS0_RPLL_REFCLK_MAP6 of inst : label is 6;
  attribute HS0_RPLL_REFCLK_MAP7 : integer;
  attribute HS0_RPLL_REFCLK_MAP7 of inst : label is 7;
  attribute HS1_LCPLL_IPS_PIN_EN : integer;
  attribute HS1_LCPLL_IPS_PIN_EN of inst : label is 0;
  attribute HS1_LCPLL_IPS_REFCLK_SEL : integer;
  attribute HS1_LCPLL_IPS_REFCLK_SEL of inst : label is 1;
  attribute HS1_LCPLL_REFCLK_MAP0 : integer;
  attribute HS1_LCPLL_REFCLK_MAP0 of inst : label is 0;
  attribute HS1_LCPLL_REFCLK_MAP1 : integer;
  attribute HS1_LCPLL_REFCLK_MAP1 of inst : label is 2;
  attribute HS1_LCPLL_REFCLK_MAP2 : integer;
  attribute HS1_LCPLL_REFCLK_MAP2 of inst : label is 1;
  attribute HS1_LCPLL_REFCLK_MAP3 : integer;
  attribute HS1_LCPLL_REFCLK_MAP3 of inst : label is 3;
  attribute HS1_LCPLL_REFCLK_MAP4 : integer;
  attribute HS1_LCPLL_REFCLK_MAP4 of inst : label is 4;
  attribute HS1_LCPLL_REFCLK_MAP5 : integer;
  attribute HS1_LCPLL_REFCLK_MAP5 of inst : label is 5;
  attribute HS1_LCPLL_REFCLK_MAP6 : integer;
  attribute HS1_LCPLL_REFCLK_MAP6 of inst : label is 6;
  attribute HS1_LCPLL_REFCLK_MAP7 : integer;
  attribute HS1_LCPLL_REFCLK_MAP7 of inst : label is 7;
  attribute HS1_RPLL_IPS_PIN_EN : integer;
  attribute HS1_RPLL_IPS_PIN_EN of inst : label is 0;
  attribute HS1_RPLL_IPS_REFCLK_SEL : integer;
  attribute HS1_RPLL_IPS_REFCLK_SEL of inst : label is 1;
  attribute HS1_RPLL_REFCLK_MAP0 : integer;
  attribute HS1_RPLL_REFCLK_MAP0 of inst : label is 0;
  attribute HS1_RPLL_REFCLK_MAP1 : integer;
  attribute HS1_RPLL_REFCLK_MAP1 of inst : label is 2;
  attribute HS1_RPLL_REFCLK_MAP2 : integer;
  attribute HS1_RPLL_REFCLK_MAP2 of inst : label is 1;
  attribute HS1_RPLL_REFCLK_MAP3 : integer;
  attribute HS1_RPLL_REFCLK_MAP3 of inst : label is 3;
  attribute HS1_RPLL_REFCLK_MAP4 : integer;
  attribute HS1_RPLL_REFCLK_MAP4 of inst : label is 4;
  attribute HS1_RPLL_REFCLK_MAP5 : integer;
  attribute HS1_RPLL_REFCLK_MAP5 of inst : label is 5;
  attribute HS1_RPLL_REFCLK_MAP6 : integer;
  attribute HS1_RPLL_REFCLK_MAP6 of inst : label is 6;
  attribute HS1_RPLL_REFCLK_MAP7 : integer;
  attribute HS1_RPLL_REFCLK_MAP7 of inst : label is 7;
  attribute HSCLK0_HSDIST_CFG : integer;
  attribute HSCLK0_HSDIST_CFG of inst : label is 65566;
  attribute HSCLK0_INSTANTIATED : integer;
  attribute HSCLK0_INSTANTIATED of inst : label is 1;
  attribute HSCLK0_LCPLL_CFG0 : integer;
  attribute HSCLK0_LCPLL_CFG0 of inst : label is 4210436;
  attribute HSCLK0_LCPLL_CFG1 : integer;
  attribute HSCLK0_LCPLL_CFG1 of inst : label is 68701952;
  attribute HSCLK0_LCPLL_CFG2 : integer;
  attribute HSCLK0_LCPLL_CFG2 of inst : label is -2109996536;
  attribute HSCLK0_LCPLL_LGC_CFG0 : integer;
  attribute HSCLK0_LCPLL_LGC_CFG0 of inst : label is -439055600;
  attribute HSCLK0_LCPLL_LGC_CFG1 : integer;
  attribute HSCLK0_LCPLL_LGC_CFG1 of inst : label is -1810753408;
  attribute HSCLK0_LCPLL_LGC_CFG2 : integer;
  attribute HSCLK0_LCPLL_LGC_CFG2 of inst : label is 1114385;
  attribute HSCLK0_RPLL_CFG0 : integer;
  attribute HSCLK0_RPLL_CFG0 of inst : label is -2147450940;
  attribute HSCLK0_RPLL_CFG1 : integer;
  attribute HSCLK0_RPLL_CFG1 of inst : label is 132267816;
  attribute HSCLK0_RPLL_CFG2 : integer;
  attribute HSCLK0_RPLL_CFG2 of inst : label is 11740105;
  attribute HSCLK0_RPLL_LGC_CFG0 : integer;
  attribute HSCLK0_RPLL_LGC_CFG0 of inst : label is -439054960;
  attribute HSCLK0_RPLL_LGC_CFG1 : integer;
  attribute HSCLK0_RPLL_LGC_CFG1 of inst : label is -1810753408;
  attribute HSCLK0_RPLL_LGC_CFG2 : integer;
  attribute HSCLK0_RPLL_LGC_CFG2 of inst : label is 1114385;
  attribute HSCLK1_HSDIST_CFG : integer;
  attribute HSCLK1_HSDIST_CFG of inst : label is 30;
  attribute HSCLK1_INSTANTIATED : integer;
  attribute HSCLK1_INSTANTIATED of inst : label is 0;
  attribute HSCLK1_LCPLL_CFG0 : integer;
  attribute HSCLK1_LCPLL_CFG0 of inst : label is 4210436;
  attribute HSCLK1_LCPLL_CFG1 : integer;
  attribute HSCLK1_LCPLL_CFG1 of inst : label is 68701952;
  attribute HSCLK1_LCPLL_CFG2 : integer;
  attribute HSCLK1_LCPLL_CFG2 of inst : label is -2109537784;
  attribute HSCLK1_LCPLL_LGC_CFG0 : integer;
  attribute HSCLK1_LCPLL_LGC_CFG0 of inst : label is -439055600;
  attribute HSCLK1_LCPLL_LGC_CFG1 : integer;
  attribute HSCLK1_LCPLL_LGC_CFG1 of inst : label is -1810753408;
  attribute HSCLK1_LCPLL_LGC_CFG2 : integer;
  attribute HSCLK1_LCPLL_LGC_CFG2 of inst : label is 1114385;
  attribute HSCLK1_RPLL_CFG0 : integer;
  attribute HSCLK1_RPLL_CFG0 of inst : label is -2147450940;
  attribute HSCLK1_RPLL_CFG1 : integer;
  attribute HSCLK1_RPLL_CFG1 of inst : label is 132267816;
  attribute HSCLK1_RPLL_CFG2 : integer;
  attribute HSCLK1_RPLL_CFG2 of inst : label is 11740105;
  attribute HSCLK1_RPLL_LGC_CFG0 : integer;
  attribute HSCLK1_RPLL_LGC_CFG0 of inst : label is -439054960;
  attribute HSCLK1_RPLL_LGC_CFG1 : integer;
  attribute HSCLK1_RPLL_LGC_CFG1 of inst : label is -1810753408;
  attribute HSCLK1_RPLL_LGC_CFG2 : integer;
  attribute HSCLK1_RPLL_LGC_CFG2 of inst : label is 1114385;
  attribute IDLE : string;
  attribute IDLE of inst : label is "2'b00";
  attribute IS_GTYE5 : string;
  attribute IS_GTYE5 of inst : label is "1'b0";
  attribute IS_GTYP : string;
  attribute IS_GTYP of inst : label is "1'b1";
  attribute IS_KSB : string;
  attribute IS_KSB of inst : label is "1'b0";
  attribute LANEUSAGE : string;
  attribute LANEUSAGE of inst : label is "PROT0 {group A rates 0 txrate PROT0.D1 tx 0 rxrate PROT0.D1 rx 0}";
  attribute LANE_SATISFIED : string;
  attribute LANE_SATISFIED of inst : label is "1 {}";
  attribute LANE_SEL_DICT : string;
  attribute LANE_SEL_DICT of inst : label is "PROT0 {RX0 TX0} unconnected {RX1 RX2 RX3 TX1 TX2 TX3}";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of inst : label is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0.mem";
  attribute MSTCLK_SRC_DICT : string;
  attribute MSTCLK_SRC_DICT of inst : label is "TX 1,0,0,0 RX 1,0,0,0";
  attribute MST_RESET_CFG : integer;
  attribute MST_RESET_CFG of inst : label is 441619457;
  attribute PIN_CFG0 : integer;
  attribute PIN_CFG0 of inst : label is 8929817;
  attribute POR_CFG : integer;
  attribute POR_CFG of inst : label is 285440;
  attribute PROT0_SETTINGS : string;
  attribute PROT0_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute PROT1_SETTINGS : string;
  attribute PROT1_SETTINGS of inst : label is "LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute PROT2_SETTINGS : string;
  attribute PROT2_SETTINGS of inst : label is "LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute PROT3_SETTINGS : string;
  attribute PROT3_SETTINGS of inst : label is "LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute PROT4_SETTINGS : string;
  attribute PROT4_SETTINGS of inst : label is "LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute PROT5_SETTINGS : string;
  attribute PROT5_SETTINGS of inst : label is "LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute PROT6_SETTINGS : string;
  attribute PROT6_SETTINGS of inst : label is "LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute PROT7_SETTINGS : string;
  attribute PROT7_SETTINGS of inst : label is "LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute PROTO_IS_FABRIC_BRAMN_NEEDED : string;
  attribute PROTO_IS_FABRIC_BRAMN_NEEDED of inst : label is "1'b0";
  attribute PROT_DUAL_OCCUPIED : string;
  attribute PROT_DUAL_OCCUPIED of inst : label is "PROT0 DUAL0";
  attribute PWR_RX0_SETTINGS : string;
  attribute PWR_RX0_SETTINGS of inst : label is "{LR0_SETTING {rx_data_rate=6,rx_pll_type=LCPLL,rx_user_data_width=32,rx_int_data_width=40,rx_data_encoding=8B10B,rx_eq_mode=AUTO,rx_oob_en=false,rx_pam_sel=NRZ,}                }";
  attribute PWR_RX1_SETTINGS : string;
  attribute PWR_RX1_SETTINGS of inst : label is "{}";
  attribute PWR_RX2_SETTINGS : string;
  attribute PWR_RX2_SETTINGS of inst : label is "{}";
  attribute PWR_RX3_SETTINGS : string;
  attribute PWR_RX3_SETTINGS of inst : label is "{}";
  attribute PWR_RX_DEF_SETTINGS : string;
  attribute PWR_RX_DEF_SETTINGS of inst : label is "{LR0_SETTING {rx_data_rate=10.3125,rx_pll_type=LCPLL,rx_user_data_width=32,rx_int_data_width=32,rx_data_encoding=RAW,rx_eq_mode=AUTO,rx_oob_en=false,rx_pam_sel=NRZ,}}";
  attribute PWR_TX0_SETTINGS : string;
  attribute PWR_TX0_SETTINGS of inst : label is "{LR0_SETTING {tx_data_rate=6,tx_pll_type=LCPLL,tx_user_data_width=32,tx_int_data_width=40,tx_data_encoding=8B10B,tx_pam_sel=NRZ,}                }";
  attribute PWR_TX1_SETTINGS : string;
  attribute PWR_TX1_SETTINGS of inst : label is "{}";
  attribute PWR_TX2_SETTINGS : string;
  attribute PWR_TX2_SETTINGS of inst : label is "{}";
  attribute PWR_TX3_SETTINGS : string;
  attribute PWR_TX3_SETTINGS of inst : label is "{}";
  attribute PWR_TX_DEF_SETTINGS : string;
  attribute PWR_TX_DEF_SETTINGS of inst : label is "{LR0_SETTING {tx_data_rate=10.3125,tx_pll_type=LCPLL,tx_user_data_width=32,tx_int_data_width=32,tx_data_encoding=RAW,tx_pam_sel=NRZ,}}";
  attribute QUAD_COMMON_SETTINGS : string;
  attribute QUAD_COMMON_SETTINGS of inst : label is "mode full bonded true LANEUSAGE {PROT0 {group A rates 0 txrate PROT0.D1 tx 0 rxrate PROT0.D1 rx 0}}";
  attribute QUAD_INSTANTIATED : integer;
  attribute QUAD_INSTANTIATED of inst : label is 1;
  attribute QUAD_PACK : string;
  attribute QUAD_PACK of inst : label is "";
  attribute QUAD_SIM_MODE : string;
  attribute QUAD_SIM_MODE of inst : label is "FAST";
  attribute QUAD_SIM_RESET_SPEEDUP : string;
  attribute QUAD_SIM_RESET_SPEEDUP of inst : label is "TRUE";
  attribute QUAD_USAGE : string;
  attribute QUAD_USAGE of inst : label is "TX_QUAD_CH {TXQuad_0_/extended_phy_layer_gtwiz_versal_0_0/extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0 {/extended_phy_layer_gtwiz_versal_0_0/extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0 PROT0.IP_CH0,undef,undef,undef MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}} RX_QUAD_CH {RXQuad_0_/extended_phy_layer_gtwiz_versal_0_0/extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0 {/extended_phy_layer_gtwiz_versal_0_0/extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0 PROT0.IP_CH0,undef,undef,undef MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}}";
  attribute RCALBG0_CFG0 : integer;
  attribute RCALBG0_CFG0 of inst : label is 976;
  attribute RCALBG0_CFG1 : integer;
  attribute RCALBG0_CFG1 of inst : label is 64;
  attribute RCALBG0_CFG2 : integer;
  attribute RCALBG0_CFG2 of inst : label is 0;
  attribute RCALBG0_CFG3 : integer;
  attribute RCALBG0_CFG3 of inst : label is -2147483646;
  attribute RCALBG0_CFG4 : integer;
  attribute RCALBG0_CFG4 of inst : label is 279;
  attribute RCALBG0_CFG5 : integer;
  attribute RCALBG0_CFG5 of inst : label is 691;
  attribute RCALBG1_CFG0 : integer;
  attribute RCALBG1_CFG0 of inst : label is 976;
  attribute RCALBG1_CFG1 : integer;
  attribute RCALBG1_CFG1 of inst : label is 64;
  attribute RCALBG1_CFG2 : integer;
  attribute RCALBG1_CFG2 of inst : label is 0;
  attribute RCALBG1_CFG3 : integer;
  attribute RCALBG1_CFG3 of inst : label is -2147483646;
  attribute RCALBG1_CFG4 : integer;
  attribute RCALBG1_CFG4 of inst : label is 279;
  attribute RCALBG1_CFG5 : integer;
  attribute RCALBG1_CFG5 of inst : label is 691;
  attribute REFCLK_SEL : string;
  attribute REFCLK_SEL of inst : label is "HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_100_MHz_unique1";
  attribute RXRSTDONE_DIST_SEL : integer;
  attribute RXRSTDONE_DIST_SEL of inst : label is 0;
  attribute SIM_DEVICE : string;
  attribute SIM_DEVICE of inst : label is "";
  attribute SIM_VERSION : string;
  attribute SIM_VERSION of inst : label is "2";
  attribute STAT_NPI_REG_LIST : string;
  attribute STAT_NPI_REG_LIST of inst : label is "3000:3004,3010:3014,3020:3024,3034:304C,3070:3098,30A8:30B4,30BC:30EC,30F4:3178,3180:3184,318C:3190,3198:31A0,31B0:31D8,31E0:31E8,31F0:3228,3230:3264,326C:3274,3280,3294:329C,32A8,32BC:32E4,32FC,3430:3444,344C,3470:3498,34A8:34B4,34BC:34EC,34F4:3578,3580:3584,358C:3590,3598:35A0,35B0:35D8,35E0:35E8,35F0:3628,3630:3664,366C:3674,3680,3694:369C,36A8,36BC:36E4,3834:383C,3848,3870:3898,38A8:38B4,38BC:38EC,38F4:3978,3980:3984,398C:3990,3998:39A0,39B0:39D8,39E0:39E8,39F0:3A28,3A30:3A64,3A6C:3A74,3A80,3A94:3A9C,3AA8,3ABC:3AE4,3AFC,3C08,3C30:3C3C,3C48:3C4C,3C70:3C98,3CA8:3CB4,3CBC:3CEC,3CF4:3D78,3D80:3D84,3D8C:3D90,3D98:3DA0,3DB0:3DD8,3DE0:3DE8,3DF0:3E28,3E30:3E64,3E6C:3E74,3E80,3E94:3E9C,3EA8,3EBC:3EE4";
  attribute TERMPROG_CFG : integer;
  attribute TERMPROG_CFG of inst : label is 0;
  attribute TLAST : string;
  attribute TLAST of inst : label is "2'b10";
  attribute TREADY : string;
  attribute TREADY of inst : label is "2'b01";
  attribute TXRSTDONE_DIST_SEL : integer;
  attribute TXRSTDONE_DIST_SEL of inst : label is 0;
  attribute UB_CFG0 : integer;
  attribute UB_CFG0 of inst : label is 1933574144;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of GT_REFCLK0 : signal is "xilinx.com:signal:clock:1.0 GT_REFCLK0 CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of GT_REFCLK0 : signal is "XIL_INTERFACENAME GT_REFCLK0, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of apb3clk : signal is "xilinx.com:signal:clock:1.0 apb3clk CLK";
  attribute X_INTERFACE_PARAMETER of apb3clk : signal is "XIL_INTERFACENAME apb3clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of apb3penable : signal is "xilinx.com:interface:apb:1.0 APB3_INTF PENABLE";
  attribute X_INTERFACE_INFO of apb3pready : signal is "xilinx.com:interface:apb:1.0 APB3_INTF PREADY";
  attribute X_INTERFACE_INFO of apb3presetn : signal is "xilinx.com:signal:reset:1.0 apb3presetn RST";
  attribute X_INTERFACE_PARAMETER of apb3presetn : signal is "XIL_INTERFACENAME apb3presetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of apb3psel : signal is "xilinx.com:interface:apb:1.0 APB3_INTF PSEL";
  attribute X_INTERFACE_INFO of apb3pslverr : signal is "xilinx.com:interface:apb:1.0 APB3_INTF PSLVERR";
  attribute X_INTERFACE_INFO of apb3pwrite : signal is "xilinx.com:interface:apb:1.0 APB3_INTF PWRITE";
  attribute X_INTERFACE_INFO of bgbypassb : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG bgbypassb";
  attribute X_INTERFACE_INFO of bgmonitorenb : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG bgmonitorenb";
  attribute X_INTERFACE_INFO of bgpdb : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG bgpdb";
  attribute X_INTERFACE_INFO of bgrcalovrdenb : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG bgrcalovrdenb";
  attribute X_INTERFACE_INFO of ch0_bufgtce : signal is "xilinx.com:interface:gt_bufgt:1.0 GT0_BUFGT ch_bufgtce";
  attribute X_INTERFACE_INFO of ch0_bufgtrst : signal is "xilinx.com:interface:gt_bufgt:1.0 GT0_BUFGT ch_bufgtrst";
  attribute X_INTERFACE_INFO of ch0_cdrbmcdrreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_cdrbmcdrreq";
  attribute X_INTERFACE_INFO of ch0_cdrfreqos : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_cdrfreqos";
  attribute X_INTERFACE_INFO of ch0_cdrincpctrl : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_cdrincpctrl";
  attribute X_INTERFACE_INFO of ch0_cdrstepdir : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_cdrstepdir";
  attribute X_INTERFACE_INFO of ch0_cdrstepsq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_cdrstepsq";
  attribute X_INTERFACE_INFO of ch0_cdrstepsx : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_cdrstepsx";
  attribute X_INTERFACE_INFO of ch0_clkrsvd0 : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH0_DEBUG ch_clkrsvd0";
  attribute X_INTERFACE_INFO of ch0_clkrsvd1 : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH0_DEBUG ch_clkrsvd1";
  attribute X_INTERFACE_INFO of ch0_dfehold : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_dfehold";
  attribute X_INTERFACE_INFO of ch0_dfeovrd : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_dfeovrd";
  attribute X_INTERFACE_INFO of ch0_dmonfiforeset : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH0_DEBUG ch_dmonfiforeset";
  attribute X_INTERFACE_INFO of ch0_dmonitorclk : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH0_DEBUG ch_dmonitorclk";
  attribute X_INTERFACE_INFO of ch0_dmonitoroutclk : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH0_DEBUG ch_dmonitoroutclk";
  attribute X_INTERFACE_INFO of ch0_eyescandataerror : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_eyescandataerror";
  attribute X_INTERFACE_INFO of ch0_eyescanreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_eyescanreset";
  attribute X_INTERFACE_INFO of ch0_eyescantrigger : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_eyescantrigger";
  attribute X_INTERFACE_INFO of ch0_gtrxreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_gtrxreset";
  attribute X_INTERFACE_INFO of ch0_gttxreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_gttxreset";
  attribute X_INTERFACE_INFO of ch0_hsdppcsreset : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH0_DEBUG ch_hsdppcsreset";
  attribute X_INTERFACE_INFO of ch0_iloreset : signal is "xilinx.com:signal:reset:1.0 ch0_iloreset RST";
  attribute X_INTERFACE_PARAMETER of ch0_iloreset : signal is "XIL_INTERFACENAME ch0_iloreset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ch0_iloresetmask : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH0_DEBUG ch_iloresetmask";
  attribute X_INTERFACE_INFO of ch0_phyesmadaptsave : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH0_DEBUG ch_phyesmadaptsave";
  attribute X_INTERFACE_INFO of ch0_phyready : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH0_DEBUG ch_phyready";
  attribute X_INTERFACE_INFO of ch0_resetexception : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH0_DEBUG ch_resetexception";
  attribute X_INTERFACE_INFO of ch0_rxbyteisaligned : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxbyteisaligned";
  attribute X_INTERFACE_INFO of ch0_rxbyterealign : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxbyterealign";
  attribute X_INTERFACE_INFO of ch0_rxcdrhold : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxcdrhold";
  attribute X_INTERFACE_INFO of ch0_rxcdrlock : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxcdrlock";
  attribute X_INTERFACE_INFO of ch0_rxcdrovrden : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxcdrovrden";
  attribute X_INTERFACE_INFO of ch0_rxcdrphdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxcdrphdone";
  attribute X_INTERFACE_INFO of ch0_rxcdrreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxcdrreset";
  attribute X_INTERFACE_INFO of ch0_rxchanbondseq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxchanbondseq";
  attribute X_INTERFACE_INFO of ch0_rxchanisaligned : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxchanisaligned";
  attribute X_INTERFACE_INFO of ch0_rxchanrealign : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxchanrealign";
  attribute X_INTERFACE_INFO of ch0_rxcominitdet : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxcominitdet";
  attribute X_INTERFACE_INFO of ch0_rxcommadet : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxcommadet";
  attribute X_INTERFACE_INFO of ch0_rxcomsasdet : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxcomsasdet";
  attribute X_INTERFACE_INFO of ch0_rxcomwakedet : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxcomwakedet";
  attribute X_INTERFACE_INFO of ch0_rxdapicodeovrden : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxdapicodeovrden";
  attribute X_INTERFACE_INFO of ch0_rxdapicodereset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxdapicodereset";
  attribute X_INTERFACE_INFO of ch0_rxdapireset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxdapireset";
  attribute X_INTERFACE_INFO of ch0_rxdapiresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxdapiresetdone";
  attribute X_INTERFACE_INFO of ch0_rxdebugpcsout : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxdebugpcsout";
  attribute X_INTERFACE_INFO of ch0_rxdlyalignerr : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxdlyalignerr";
  attribute X_INTERFACE_INFO of ch0_rxdlyalignprog : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxdlyalignprog";
  attribute X_INTERFACE_INFO of ch0_rxdlyalignreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxdlyalignreq";
  attribute X_INTERFACE_INFO of ch0_rxelecidle : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxelecidle";
  attribute X_INTERFACE_INFO of ch0_rxeqtraining : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxeqtraining";
  attribute X_INTERFACE_INFO of ch0_rxfinealigndone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxfinealigndone";
  attribute X_INTERFACE_INFO of ch0_rxgearboxslip : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxgearboxslip";
  attribute X_INTERFACE_INFO of ch0_rxlatclk : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxlatclk";
  attribute X_INTERFACE_INFO of ch0_rxlpmen : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxlpmen";
  attribute X_INTERFACE_INFO of ch0_rxmldchaindone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxmldchaindone";
  attribute X_INTERFACE_INFO of ch0_rxmldchainreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxmldchainreq";
  attribute X_INTERFACE_INFO of ch0_rxmlfinealignreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxmlfinealignreq";
  attribute X_INTERFACE_INFO of ch0_rxmstdatapathreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxmstdatapathreset";
  attribute X_INTERFACE_INFO of ch0_rxmstreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxmstreset";
  attribute X_INTERFACE_INFO of ch0_rxmstresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxmstresetdone";
  attribute X_INTERFACE_INFO of ch0_rxoobreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxoobreset";
  attribute X_INTERFACE_INFO of ch0_rxosintdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxosintdone";
  attribute X_INTERFACE_INFO of ch0_rxoutclk : signal is "xilinx.com:signal:gt_outclk:1.0 RX0_OUTCLK CLK";
  attribute X_INTERFACE_PARAMETER of ch0_rxoutclk : signal is "XIL_INTERFACENAME RX0_OUTCLK, FREQ_HZ 156250000, IS_MASTER false, PARENT_ID undef, PHASE 0.0";
  attribute X_INTERFACE_INFO of ch0_rxphaligndone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxphaligndone";
  attribute X_INTERFACE_INFO of ch0_rxphalignerr : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxphalignerr";
  attribute X_INTERFACE_INFO of ch0_rxphalignreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxphalignreq";
  attribute X_INTERFACE_INFO of ch0_rxphdlypd : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxphdlypd";
  attribute X_INTERFACE_INFO of ch0_rxphdlyreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxphdlyreset";
  attribute X_INTERFACE_INFO of ch0_rxphdlyresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxphdlyresetdone";
  attribute X_INTERFACE_INFO of ch0_rxphsetinitdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxphsetinitdone";
  attribute X_INTERFACE_INFO of ch0_rxphsetinitreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxphsetinitreq";
  attribute X_INTERFACE_INFO of ch0_rxphshift180 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxphshift180";
  attribute X_INTERFACE_INFO of ch0_rxphshift180done : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxphshift180done";
  attribute X_INTERFACE_INFO of ch0_rxpkdet : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxpkdet";
  attribute X_INTERFACE_INFO of ch0_rxpmaresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxpmaresetdone";
  attribute X_INTERFACE_INFO of ch0_rxpolarity : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxpolarity";
  attribute X_INTERFACE_INFO of ch0_rxprbscntreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxprbscntreset";
  attribute X_INTERFACE_INFO of ch0_rxprbserr : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxprbserr";
  attribute X_INTERFACE_INFO of ch0_rxprbslocked : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxprbslocked";
  attribute X_INTERFACE_INFO of ch0_rxprogdivreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxprogdivreset";
  attribute X_INTERFACE_INFO of ch0_rxprogdivresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxprogdivresetdone";
  attribute X_INTERFACE_INFO of ch0_rxqpien : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxqpien";
  attribute X_INTERFACE_PARAMETER of ch0_rxqpien : signal is "XIL_INTERFACENAME RX0_GT_IP_Interface, PARENT_ID undef, CHNL_NUMBER undef, MASTERCLK_SRC undef, GT_DIRECTION undef, RX_SETTINGS undef, ADDITIONAL_QUAD_SETTINGS undef, ADDITIONAL_CONFIG_FILE undef, ADDITIONAL_CONFIG_ENABLE undef";
  attribute X_INTERFACE_INFO of ch0_rxqpisenn : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxqpisenn";
  attribute X_INTERFACE_INFO of ch0_rxqpisenp : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxqpisenp";
  attribute X_INTERFACE_INFO of ch0_rxresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxresetdone";
  attribute X_INTERFACE_INFO of ch0_rxsimplexphystatus : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxsimplexphystatus";
  attribute X_INTERFACE_INFO of ch0_rxslide : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxslide";
  attribute X_INTERFACE_INFO of ch0_rxsliderdy : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxsliderdy";
  attribute X_INTERFACE_INFO of ch0_rxslipdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxslipdone";
  attribute X_INTERFACE_INFO of ch0_rxsyncallin : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxsyncallin";
  attribute X_INTERFACE_INFO of ch0_rxsyncdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxsyncdone";
  attribute X_INTERFACE_INFO of ch0_rxtermination : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxtermination";
  attribute X_INTERFACE_INFO of ch0_rxuserrdy : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxuserrdy";
  attribute X_INTERFACE_INFO of ch0_rxusrclk : signal is "xilinx.com:signal:gt_usrclk:1.0 RX0_USRCLK CLK";
  attribute X_INTERFACE_PARAMETER of ch0_rxusrclk : signal is "XIL_INTERFACENAME RX0_USRCLK, FREQ_HZ 156250000, PARENT_ID undef, PHASE 0.0";
  attribute X_INTERFACE_INFO of ch0_rxvalid : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxvalid";
  attribute X_INTERFACE_INFO of ch0_tx10gstat : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_tx10gstat";
  attribute X_INTERFACE_INFO of ch0_txcomfinish : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txcomfinish";
  attribute X_INTERFACE_INFO of ch0_txcominit : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txcominit";
  attribute X_INTERFACE_INFO of ch0_txcomsas : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txcomsas";
  attribute X_INTERFACE_INFO of ch0_txcomwake : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txcomwake";
  attribute X_INTERFACE_INFO of ch0_txdapicodeovrden : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txdapicodeovrden";
  attribute X_INTERFACE_INFO of ch0_txdapicodereset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txdapicodereset";
  attribute X_INTERFACE_INFO of ch0_txdapireset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txdapireset";
  attribute X_INTERFACE_INFO of ch0_txdapiresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txdapiresetdone";
  attribute X_INTERFACE_INFO of ch0_txdccdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txdccdone";
  attribute X_INTERFACE_INFO of ch0_txdebugpcsout : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txdebugpcsout";
  attribute X_INTERFACE_INFO of ch0_txdetectrx : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txdetectrx";
  attribute X_INTERFACE_INFO of ch0_txdlyalignerr : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txdlyalignerr";
  attribute X_INTERFACE_INFO of ch0_txdlyalignprog : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txdlyalignprog";
  attribute X_INTERFACE_INFO of ch0_txdlyalignreq : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txdlyalignreq";
  attribute X_INTERFACE_INFO of ch0_txelecidle : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txelecidle";
  attribute X_INTERFACE_INFO of ch0_txinhibit : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txinhibit";
  attribute X_INTERFACE_INFO of ch0_txlatclk : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txlatclk";
  attribute X_INTERFACE_INFO of ch0_txmldchaindone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txmldchaindone";
  attribute X_INTERFACE_INFO of ch0_txmldchainreq : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txmldchainreq";
  attribute X_INTERFACE_INFO of ch0_txmstdatapathreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txmstdatapathreset";
  attribute X_INTERFACE_INFO of ch0_txmstreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txmstreset";
  attribute X_INTERFACE_INFO of ch0_txmstresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txmstresetdone";
  attribute X_INTERFACE_INFO of ch0_txoneszeros : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txoneszeros";
  attribute X_INTERFACE_INFO of ch0_txoutclk : signal is "xilinx.com:signal:gt_outclk:1.0 TX0_OUTCLK CLK";
  attribute X_INTERFACE_PARAMETER of ch0_txoutclk : signal is "XIL_INTERFACENAME TX0_OUTCLK, FREQ_HZ 156250000, IS_MASTER false, PARENT_ID undef, PHASE 0.0";
  attribute X_INTERFACE_INFO of ch0_txpausedelayalign : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txpausedelayalign";
  attribute X_INTERFACE_INFO of ch0_txpcsresetmask : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txpcsresetmask";
  attribute X_INTERFACE_INFO of ch0_txphaligndone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txphaligndone";
  attribute X_INTERFACE_INFO of ch0_txphalignerr : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txphalignerr";
  attribute X_INTERFACE_INFO of ch0_txphalignoutrsvd : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txphalignoutrsvd";
  attribute X_INTERFACE_INFO of ch0_txphalignreq : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txphalignreq";
  attribute X_INTERFACE_INFO of ch0_txphdlypd : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txphdlypd";
  attribute X_INTERFACE_INFO of ch0_txphdlyreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txphdlyreset";
  attribute X_INTERFACE_INFO of ch0_txphdlyresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txphdlyresetdone";
  attribute X_INTERFACE_INFO of ch0_txphdlytstclk : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txphdlytstclk";
  attribute X_INTERFACE_INFO of ch0_txphsetinitdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txphsetinitdone";
  attribute X_INTERFACE_INFO of ch0_txphsetinitreq : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txphsetinitreq";
  attribute X_INTERFACE_INFO of ch0_txphshift180 : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txphshift180";
  attribute X_INTERFACE_INFO of ch0_txphshift180done : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txphshift180done";
  attribute X_INTERFACE_INFO of ch0_txpicodeovrden : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txpicodeovrden";
  attribute X_INTERFACE_INFO of ch0_txpicodereset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txpicodereset";
  attribute X_INTERFACE_INFO of ch0_txpippmen : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txpippmen";
  attribute X_INTERFACE_INFO of ch0_txpisopd : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txpisopd";
  attribute X_INTERFACE_INFO of ch0_txpmaresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txpmaresetdone";
  attribute X_INTERFACE_INFO of ch0_txpolarity : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txpolarity";
  attribute X_INTERFACE_INFO of ch0_txprbsforceerr : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txprbsforceerr";
  attribute X_INTERFACE_INFO of ch0_txprogdivreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txprogdivreset";
  attribute X_INTERFACE_INFO of ch0_txprogdivresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txprogdivresetdone";
  attribute X_INTERFACE_INFO of ch0_txqpibiasen : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txqpibiasen";
  attribute X_INTERFACE_INFO of ch0_txqpisenn : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txqpisenn";
  attribute X_INTERFACE_INFO of ch0_txqpisenp : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txqpisenp";
  attribute X_INTERFACE_INFO of ch0_txqpiweakpu : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txqpiweakpu";
  attribute X_INTERFACE_PARAMETER of ch0_txqpiweakpu : signal is "XIL_INTERFACENAME TX0_GT_IP_Interface, PARENT_ID undef, CHNL_NUMBER undef, MASTERCLK_SRC undef, GT_DIRECTION undef, TX_SETTINGS undef, ADDITIONAL_QUAD_SETTINGS undef, ADDITIONAL_CONFIG_FILE undef, ADDITIONAL_CONFIG_ENABLE undef";
  attribute X_INTERFACE_INFO of ch0_txresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txresetdone";
  attribute X_INTERFACE_INFO of ch0_txsimplexphystatus : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txsimplexphystatus";
  attribute X_INTERFACE_INFO of ch0_txswing : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txswing";
  attribute X_INTERFACE_INFO of ch0_txswingouthigh : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txswingouthigh";
  attribute X_INTERFACE_INFO of ch0_txswingoutlow : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txswingoutlow";
  attribute X_INTERFACE_INFO of ch0_txsyncallin : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txsyncallin";
  attribute X_INTERFACE_INFO of ch0_txsyncdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txsyncdone";
  attribute X_INTERFACE_INFO of ch0_txuserrdy : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txuserrdy";
  attribute X_INTERFACE_INFO of ch0_txusrclk : signal is "xilinx.com:signal:gt_usrclk:1.0 TX0_USRCLK CLK";
  attribute X_INTERFACE_PARAMETER of ch0_txusrclk : signal is "XIL_INTERFACENAME TX0_USRCLK, FREQ_HZ 156250000, PARENT_ID undef, PHASE 0.0";
  attribute X_INTERFACE_INFO of ch1_bufgtce : signal is "xilinx.com:interface:gt_bufgt:1.0 GT1_BUFGT ch_bufgtce";
  attribute X_INTERFACE_INFO of ch1_bufgtrst : signal is "xilinx.com:interface:gt_bufgt:1.0 GT1_BUFGT ch_bufgtrst";
  attribute X_INTERFACE_INFO of ch1_cdrbmcdrreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_cdrbmcdrreq";
  attribute X_INTERFACE_INFO of ch1_cdrfreqos : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_cdrfreqos";
  attribute X_INTERFACE_INFO of ch1_cdrincpctrl : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_cdrincpctrl";
  attribute X_INTERFACE_INFO of ch1_cdrstepdir : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_cdrstepdir";
  attribute X_INTERFACE_INFO of ch1_cdrstepsq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_cdrstepsq";
  attribute X_INTERFACE_INFO of ch1_cdrstepsx : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_cdrstepsx";
  attribute X_INTERFACE_INFO of ch1_clkrsvd0 : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH1_DEBUG ch_clkrsvd0";
  attribute X_INTERFACE_INFO of ch1_clkrsvd1 : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH1_DEBUG ch_clkrsvd1";
  attribute X_INTERFACE_INFO of ch1_dfehold : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_dfehold";
  attribute X_INTERFACE_INFO of ch1_dfeovrd : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_dfeovrd";
  attribute X_INTERFACE_INFO of ch1_dmonfiforeset : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH1_DEBUG ch_dmonfiforeset";
  attribute X_INTERFACE_INFO of ch1_dmonitorclk : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH1_DEBUG ch_dmonitorclk";
  attribute X_INTERFACE_INFO of ch1_dmonitoroutclk : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH1_DEBUG ch_dmonitoroutclk";
  attribute X_INTERFACE_INFO of ch1_eyescandataerror : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_eyescandataerror";
  attribute X_INTERFACE_INFO of ch1_eyescanreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_eyescanreset";
  attribute X_INTERFACE_INFO of ch1_eyescantrigger : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_eyescantrigger";
  attribute X_INTERFACE_INFO of ch1_gtrxreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_gtrxreset";
  attribute X_INTERFACE_INFO of ch1_gttxreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_gttxreset";
  attribute X_INTERFACE_INFO of ch1_hsdppcsreset : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH1_DEBUG ch_hsdppcsreset";
  attribute X_INTERFACE_INFO of ch1_iloreset : signal is "xilinx.com:signal:reset:1.0 ch1_iloreset RST";
  attribute X_INTERFACE_PARAMETER of ch1_iloreset : signal is "XIL_INTERFACENAME ch1_iloreset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ch1_iloresetmask : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH1_DEBUG ch_iloresetmask";
  attribute X_INTERFACE_INFO of ch1_phyesmadaptsave : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH1_DEBUG ch_phyesmadaptsave";
  attribute X_INTERFACE_INFO of ch1_phyready : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH1_DEBUG ch_phyready";
  attribute X_INTERFACE_INFO of ch1_resetexception : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH1_DEBUG ch_resetexception";
  attribute X_INTERFACE_INFO of ch1_rxbyteisaligned : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxbyteisaligned";
  attribute X_INTERFACE_INFO of ch1_rxbyterealign : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxbyterealign";
  attribute X_INTERFACE_INFO of ch1_rxcdrhold : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxcdrhold";
  attribute X_INTERFACE_INFO of ch1_rxcdrlock : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxcdrlock";
  attribute X_INTERFACE_INFO of ch1_rxcdrovrden : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxcdrovrden";
  attribute X_INTERFACE_INFO of ch1_rxcdrphdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxcdrphdone";
  attribute X_INTERFACE_INFO of ch1_rxcdrreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxcdrreset";
  attribute X_INTERFACE_INFO of ch1_rxchanbondseq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxchanbondseq";
  attribute X_INTERFACE_INFO of ch1_rxchanisaligned : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxchanisaligned";
  attribute X_INTERFACE_INFO of ch1_rxchanrealign : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxchanrealign";
  attribute X_INTERFACE_INFO of ch1_rxcominitdet : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxcominitdet";
  attribute X_INTERFACE_INFO of ch1_rxcommadet : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxcommadet";
  attribute X_INTERFACE_INFO of ch1_rxcomsasdet : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxcomsasdet";
  attribute X_INTERFACE_INFO of ch1_rxcomwakedet : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxcomwakedet";
  attribute X_INTERFACE_INFO of ch1_rxdapicodeovrden : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxdapicodeovrden";
  attribute X_INTERFACE_INFO of ch1_rxdapicodereset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxdapicodereset";
  attribute X_INTERFACE_INFO of ch1_rxdapireset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxdapireset";
  attribute X_INTERFACE_INFO of ch1_rxdapiresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxdapiresetdone";
  attribute X_INTERFACE_INFO of ch1_rxdebugpcsout : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxdebugpcsout";
  attribute X_INTERFACE_INFO of ch1_rxdlyalignerr : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxdlyalignerr";
  attribute X_INTERFACE_INFO of ch1_rxdlyalignprog : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxdlyalignprog";
  attribute X_INTERFACE_INFO of ch1_rxdlyalignreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxdlyalignreq";
  attribute X_INTERFACE_INFO of ch1_rxelecidle : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxelecidle";
  attribute X_INTERFACE_INFO of ch1_rxeqtraining : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxeqtraining";
  attribute X_INTERFACE_INFO of ch1_rxfinealigndone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxfinealigndone";
  attribute X_INTERFACE_INFO of ch1_rxgearboxslip : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxgearboxslip";
  attribute X_INTERFACE_INFO of ch1_rxlatclk : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxlatclk";
  attribute X_INTERFACE_INFO of ch1_rxlpmen : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxlpmen";
  attribute X_INTERFACE_INFO of ch1_rxmldchaindone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxmldchaindone";
  attribute X_INTERFACE_INFO of ch1_rxmldchainreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxmldchainreq";
  attribute X_INTERFACE_INFO of ch1_rxmlfinealignreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxmlfinealignreq";
  attribute X_INTERFACE_INFO of ch1_rxmstdatapathreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxmstdatapathreset";
  attribute X_INTERFACE_INFO of ch1_rxmstreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxmstreset";
  attribute X_INTERFACE_INFO of ch1_rxmstresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxmstresetdone";
  attribute X_INTERFACE_INFO of ch1_rxoobreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxoobreset";
  attribute X_INTERFACE_INFO of ch1_rxosintdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxosintdone";
  attribute X_INTERFACE_INFO of ch1_rxoutclk : signal is "xilinx.com:signal:gt_outclk:1.0 RX1_OUTCLK CLK";
  attribute X_INTERFACE_PARAMETER of ch1_rxoutclk : signal is "XIL_INTERFACENAME RX1_OUTCLK, FREQ_HZ 156250000, IS_MASTER false, PARENT_ID undef, PHASE 0.0";
  attribute X_INTERFACE_INFO of ch1_rxphaligndone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxphaligndone";
  attribute X_INTERFACE_INFO of ch1_rxphalignerr : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxphalignerr";
  attribute X_INTERFACE_INFO of ch1_rxphalignreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxphalignreq";
  attribute X_INTERFACE_INFO of ch1_rxphdlypd : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxphdlypd";
  attribute X_INTERFACE_INFO of ch1_rxphdlyreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxphdlyreset";
  attribute X_INTERFACE_INFO of ch1_rxphdlyresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxphdlyresetdone";
  attribute X_INTERFACE_INFO of ch1_rxphsetinitdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxphsetinitdone";
  attribute X_INTERFACE_INFO of ch1_rxphsetinitreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxphsetinitreq";
  attribute X_INTERFACE_INFO of ch1_rxphshift180 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxphshift180";
  attribute X_INTERFACE_INFO of ch1_rxphshift180done : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxphshift180done";
  attribute X_INTERFACE_INFO of ch1_rxpkdet : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxpkdet";
  attribute X_INTERFACE_INFO of ch1_rxpmaresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxpmaresetdone";
  attribute X_INTERFACE_INFO of ch1_rxpolarity : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxpolarity";
  attribute X_INTERFACE_INFO of ch1_rxprbscntreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxprbscntreset";
  attribute X_INTERFACE_INFO of ch1_rxprbserr : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxprbserr";
  attribute X_INTERFACE_INFO of ch1_rxprbslocked : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxprbslocked";
  attribute X_INTERFACE_INFO of ch1_rxprogdivreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxprogdivreset";
  attribute X_INTERFACE_INFO of ch1_rxprogdivresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxprogdivresetdone";
  attribute X_INTERFACE_INFO of ch1_rxqpien : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxqpien";
  attribute X_INTERFACE_PARAMETER of ch1_rxqpien : signal is "XIL_INTERFACENAME RX1_GT_IP_Interface, PARENT_ID undef, CHNL_NUMBER undef, MASTERCLK_SRC undef, GT_DIRECTION undef, RX_SETTINGS undef, ADDITIONAL_QUAD_SETTINGS undef, ADDITIONAL_CONFIG_FILE undef, ADDITIONAL_CONFIG_ENABLE undef";
  attribute X_INTERFACE_INFO of ch1_rxqpisenn : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxqpisenn";
  attribute X_INTERFACE_INFO of ch1_rxqpisenp : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxqpisenp";
  attribute X_INTERFACE_INFO of ch1_rxresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxresetdone";
  attribute X_INTERFACE_INFO of ch1_rxsimplexphystatus : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxsimplexphystatus";
  attribute X_INTERFACE_INFO of ch1_rxslide : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxslide";
  attribute X_INTERFACE_INFO of ch1_rxsliderdy : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxsliderdy";
  attribute X_INTERFACE_INFO of ch1_rxslipdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxslipdone";
  attribute X_INTERFACE_INFO of ch1_rxsyncallin : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxsyncallin";
  attribute X_INTERFACE_INFO of ch1_rxsyncdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxsyncdone";
  attribute X_INTERFACE_INFO of ch1_rxtermination : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxtermination";
  attribute X_INTERFACE_INFO of ch1_rxuserrdy : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxuserrdy";
  attribute X_INTERFACE_INFO of ch1_rxvalid : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxvalid";
  attribute X_INTERFACE_INFO of ch1_tx10gstat : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_tx10gstat";
  attribute X_INTERFACE_INFO of ch1_txcomfinish : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txcomfinish";
  attribute X_INTERFACE_INFO of ch1_txcominit : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txcominit";
  attribute X_INTERFACE_INFO of ch1_txcomsas : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txcomsas";
  attribute X_INTERFACE_INFO of ch1_txcomwake : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txcomwake";
  attribute X_INTERFACE_INFO of ch1_txdapicodeovrden : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txdapicodeovrden";
  attribute X_INTERFACE_INFO of ch1_txdapicodereset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txdapicodereset";
  attribute X_INTERFACE_INFO of ch1_txdapireset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txdapireset";
  attribute X_INTERFACE_INFO of ch1_txdapiresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txdapiresetdone";
  attribute X_INTERFACE_INFO of ch1_txdccdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txdccdone";
  attribute X_INTERFACE_INFO of ch1_txdebugpcsout : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txdebugpcsout";
  attribute X_INTERFACE_INFO of ch1_txdetectrx : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txdetectrx";
  attribute X_INTERFACE_INFO of ch1_txdlyalignerr : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txdlyalignerr";
  attribute X_INTERFACE_INFO of ch1_txdlyalignprog : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txdlyalignprog";
  attribute X_INTERFACE_INFO of ch1_txdlyalignreq : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txdlyalignreq";
  attribute X_INTERFACE_INFO of ch1_txelecidle : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txelecidle";
  attribute X_INTERFACE_INFO of ch1_txinhibit : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txinhibit";
  attribute X_INTERFACE_INFO of ch1_txlatclk : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txlatclk";
  attribute X_INTERFACE_INFO of ch1_txmldchaindone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txmldchaindone";
  attribute X_INTERFACE_INFO of ch1_txmldchainreq : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txmldchainreq";
  attribute X_INTERFACE_INFO of ch1_txmstdatapathreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txmstdatapathreset";
  attribute X_INTERFACE_INFO of ch1_txmstreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txmstreset";
  attribute X_INTERFACE_INFO of ch1_txmstresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txmstresetdone";
  attribute X_INTERFACE_INFO of ch1_txoneszeros : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txoneszeros";
  attribute X_INTERFACE_INFO of ch1_txoutclk : signal is "xilinx.com:signal:gt_outclk:1.0 TX1_OUTCLK CLK";
  attribute X_INTERFACE_PARAMETER of ch1_txoutclk : signal is "XIL_INTERFACENAME TX1_OUTCLK, FREQ_HZ 156250000, IS_MASTER false, PARENT_ID undef, PHASE 0.0";
  attribute X_INTERFACE_INFO of ch1_txpausedelayalign : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txpausedelayalign";
  attribute X_INTERFACE_INFO of ch1_txpcsresetmask : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txpcsresetmask";
  attribute X_INTERFACE_INFO of ch1_txphaligndone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txphaligndone";
  attribute X_INTERFACE_INFO of ch1_txphalignerr : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txphalignerr";
  attribute X_INTERFACE_INFO of ch1_txphalignoutrsvd : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txphalignoutrsvd";
  attribute X_INTERFACE_INFO of ch1_txphalignreq : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txphalignreq";
  attribute X_INTERFACE_INFO of ch1_txphdlypd : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txphdlypd";
  attribute X_INTERFACE_INFO of ch1_txphdlyreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txphdlyreset";
  attribute X_INTERFACE_INFO of ch1_txphdlyresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txphdlyresetdone";
  attribute X_INTERFACE_INFO of ch1_txphdlytstclk : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txphdlytstclk";
  attribute X_INTERFACE_INFO of ch1_txphsetinitdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txphsetinitdone";
  attribute X_INTERFACE_INFO of ch1_txphsetinitreq : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txphsetinitreq";
  attribute X_INTERFACE_INFO of ch1_txphshift180 : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txphshift180";
  attribute X_INTERFACE_INFO of ch1_txphshift180done : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txphshift180done";
  attribute X_INTERFACE_INFO of ch1_txpicodeovrden : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txpicodeovrden";
  attribute X_INTERFACE_INFO of ch1_txpicodereset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txpicodereset";
  attribute X_INTERFACE_INFO of ch1_txpippmen : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txpippmen";
  attribute X_INTERFACE_INFO of ch1_txpisopd : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txpisopd";
  attribute X_INTERFACE_INFO of ch1_txpmaresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txpmaresetdone";
  attribute X_INTERFACE_INFO of ch1_txpolarity : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txpolarity";
  attribute X_INTERFACE_INFO of ch1_txprbsforceerr : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txprbsforceerr";
  attribute X_INTERFACE_INFO of ch1_txprogdivreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txprogdivreset";
  attribute X_INTERFACE_INFO of ch1_txprogdivresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txprogdivresetdone";
  attribute X_INTERFACE_INFO of ch1_txqpibiasen : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txqpibiasen";
  attribute X_INTERFACE_INFO of ch1_txqpisenn : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txqpisenn";
  attribute X_INTERFACE_INFO of ch1_txqpisenp : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txqpisenp";
  attribute X_INTERFACE_INFO of ch1_txqpiweakpu : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txqpiweakpu";
  attribute X_INTERFACE_PARAMETER of ch1_txqpiweakpu : signal is "XIL_INTERFACENAME TX1_GT_IP_Interface, PARENT_ID undef, CHNL_NUMBER undef, MASTERCLK_SRC undef, GT_DIRECTION undef, TX_SETTINGS undef, ADDITIONAL_QUAD_SETTINGS undef, ADDITIONAL_CONFIG_FILE undef, ADDITIONAL_CONFIG_ENABLE undef";
  attribute X_INTERFACE_INFO of ch1_txresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txresetdone";
  attribute X_INTERFACE_INFO of ch1_txsimplexphystatus : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txsimplexphystatus";
  attribute X_INTERFACE_INFO of ch1_txswing : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txswing";
  attribute X_INTERFACE_INFO of ch1_txswingouthigh : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txswingouthigh";
  attribute X_INTERFACE_INFO of ch1_txswingoutlow : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txswingoutlow";
  attribute X_INTERFACE_INFO of ch1_txsyncallin : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txsyncallin";
  attribute X_INTERFACE_INFO of ch1_txsyncdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txsyncdone";
  attribute X_INTERFACE_INFO of ch1_txuserrdy : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txuserrdy";
  attribute X_INTERFACE_INFO of ch2_bufgtce : signal is "xilinx.com:interface:gt_bufgt:1.0 GT2_BUFGT ch_bufgtce";
  attribute X_INTERFACE_INFO of ch2_bufgtrst : signal is "xilinx.com:interface:gt_bufgt:1.0 GT2_BUFGT ch_bufgtrst";
  attribute X_INTERFACE_INFO of ch2_cdrbmcdrreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_cdrbmcdrreq";
  attribute X_INTERFACE_INFO of ch2_cdrfreqos : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_cdrfreqos";
  attribute X_INTERFACE_INFO of ch2_cdrincpctrl : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_cdrincpctrl";
  attribute X_INTERFACE_INFO of ch2_cdrstepdir : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_cdrstepdir";
  attribute X_INTERFACE_INFO of ch2_cdrstepsq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_cdrstepsq";
  attribute X_INTERFACE_INFO of ch2_cdrstepsx : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_cdrstepsx";
  attribute X_INTERFACE_INFO of ch2_clkrsvd0 : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH2_DEBUG ch_clkrsvd0";
  attribute X_INTERFACE_INFO of ch2_clkrsvd1 : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH2_DEBUG ch_clkrsvd1";
  attribute X_INTERFACE_INFO of ch2_dfehold : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_dfehold";
  attribute X_INTERFACE_INFO of ch2_dfeovrd : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_dfeovrd";
  attribute X_INTERFACE_INFO of ch2_dmonfiforeset : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH2_DEBUG ch_dmonfiforeset";
  attribute X_INTERFACE_INFO of ch2_dmonitorclk : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH2_DEBUG ch_dmonitorclk";
  attribute X_INTERFACE_INFO of ch2_dmonitoroutclk : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH2_DEBUG ch_dmonitoroutclk";
  attribute X_INTERFACE_INFO of ch2_eyescandataerror : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_eyescandataerror";
  attribute X_INTERFACE_INFO of ch2_eyescanreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_eyescanreset";
  attribute X_INTERFACE_INFO of ch2_eyescantrigger : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_eyescantrigger";
  attribute X_INTERFACE_INFO of ch2_gtrxreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_gtrxreset";
  attribute X_INTERFACE_INFO of ch2_gttxreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_gttxreset";
  attribute X_INTERFACE_INFO of ch2_hsdppcsreset : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH2_DEBUG ch_hsdppcsreset";
  attribute X_INTERFACE_INFO of ch2_iloreset : signal is "xilinx.com:signal:reset:1.0 ch2_iloreset RST";
  attribute X_INTERFACE_PARAMETER of ch2_iloreset : signal is "XIL_INTERFACENAME ch2_iloreset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ch2_iloresetmask : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH2_DEBUG ch_iloresetmask";
  attribute X_INTERFACE_INFO of ch2_phyesmadaptsave : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH2_DEBUG ch_phyesmadaptsave";
  attribute X_INTERFACE_INFO of ch2_phyready : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH2_DEBUG ch_phyready";
  attribute X_INTERFACE_INFO of ch2_resetexception : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH2_DEBUG ch_resetexception";
  attribute X_INTERFACE_INFO of ch2_rxbyteisaligned : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxbyteisaligned";
  attribute X_INTERFACE_INFO of ch2_rxbyterealign : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxbyterealign";
  attribute X_INTERFACE_INFO of ch2_rxcdrhold : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxcdrhold";
  attribute X_INTERFACE_INFO of ch2_rxcdrlock : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxcdrlock";
  attribute X_INTERFACE_INFO of ch2_rxcdrovrden : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxcdrovrden";
  attribute X_INTERFACE_INFO of ch2_rxcdrphdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxcdrphdone";
  attribute X_INTERFACE_INFO of ch2_rxcdrreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxcdrreset";
  attribute X_INTERFACE_INFO of ch2_rxchanbondseq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxchanbondseq";
  attribute X_INTERFACE_INFO of ch2_rxchanisaligned : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxchanisaligned";
  attribute X_INTERFACE_INFO of ch2_rxchanrealign : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxchanrealign";
  attribute X_INTERFACE_INFO of ch2_rxcominitdet : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxcominitdet";
  attribute X_INTERFACE_INFO of ch2_rxcommadet : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxcommadet";
  attribute X_INTERFACE_INFO of ch2_rxcomsasdet : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxcomsasdet";
  attribute X_INTERFACE_INFO of ch2_rxcomwakedet : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxcomwakedet";
  attribute X_INTERFACE_INFO of ch2_rxdapicodeovrden : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxdapicodeovrden";
  attribute X_INTERFACE_INFO of ch2_rxdapicodereset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxdapicodereset";
  attribute X_INTERFACE_INFO of ch2_rxdapireset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxdapireset";
  attribute X_INTERFACE_INFO of ch2_rxdapiresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxdapiresetdone";
  attribute X_INTERFACE_INFO of ch2_rxdebugpcsout : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxdebugpcsout";
  attribute X_INTERFACE_INFO of ch2_rxdlyalignerr : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxdlyalignerr";
  attribute X_INTERFACE_INFO of ch2_rxdlyalignprog : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxdlyalignprog";
  attribute X_INTERFACE_INFO of ch2_rxdlyalignreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxdlyalignreq";
  attribute X_INTERFACE_INFO of ch2_rxelecidle : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxelecidle";
  attribute X_INTERFACE_INFO of ch2_rxeqtraining : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxeqtraining";
  attribute X_INTERFACE_INFO of ch2_rxfinealigndone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxfinealigndone";
  attribute X_INTERFACE_INFO of ch2_rxgearboxslip : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxgearboxslip";
  attribute X_INTERFACE_INFO of ch2_rxlatclk : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxlatclk";
  attribute X_INTERFACE_INFO of ch2_rxlpmen : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxlpmen";
  attribute X_INTERFACE_INFO of ch2_rxmldchaindone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxmldchaindone";
  attribute X_INTERFACE_INFO of ch2_rxmldchainreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxmldchainreq";
  attribute X_INTERFACE_INFO of ch2_rxmlfinealignreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxmlfinealignreq";
  attribute X_INTERFACE_INFO of ch2_rxmstdatapathreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxmstdatapathreset";
  attribute X_INTERFACE_INFO of ch2_rxmstreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxmstreset";
  attribute X_INTERFACE_INFO of ch2_rxmstresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxmstresetdone";
  attribute X_INTERFACE_INFO of ch2_rxoobreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxoobreset";
  attribute X_INTERFACE_INFO of ch2_rxosintdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxosintdone";
  attribute X_INTERFACE_INFO of ch2_rxoutclk : signal is "xilinx.com:signal:gt_outclk:1.0 RX2_OUTCLK CLK";
  attribute X_INTERFACE_PARAMETER of ch2_rxoutclk : signal is "XIL_INTERFACENAME RX2_OUTCLK, FREQ_HZ 156250000, IS_MASTER false, PARENT_ID undef, PHASE 0.0";
  attribute X_INTERFACE_INFO of ch2_rxphaligndone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxphaligndone";
  attribute X_INTERFACE_INFO of ch2_rxphalignerr : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxphalignerr";
  attribute X_INTERFACE_INFO of ch2_rxphalignreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxphalignreq";
  attribute X_INTERFACE_INFO of ch2_rxphdlypd : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxphdlypd";
  attribute X_INTERFACE_INFO of ch2_rxphdlyreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxphdlyreset";
  attribute X_INTERFACE_INFO of ch2_rxphdlyresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxphdlyresetdone";
  attribute X_INTERFACE_INFO of ch2_rxphsetinitdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxphsetinitdone";
  attribute X_INTERFACE_INFO of ch2_rxphsetinitreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxphsetinitreq";
  attribute X_INTERFACE_INFO of ch2_rxphshift180 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxphshift180";
  attribute X_INTERFACE_INFO of ch2_rxphshift180done : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxphshift180done";
  attribute X_INTERFACE_INFO of ch2_rxpkdet : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxpkdet";
  attribute X_INTERFACE_INFO of ch2_rxpmaresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxpmaresetdone";
  attribute X_INTERFACE_INFO of ch2_rxpolarity : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxpolarity";
  attribute X_INTERFACE_INFO of ch2_rxprbscntreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxprbscntreset";
  attribute X_INTERFACE_INFO of ch2_rxprbserr : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxprbserr";
  attribute X_INTERFACE_INFO of ch2_rxprbslocked : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxprbslocked";
  attribute X_INTERFACE_INFO of ch2_rxprogdivreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxprogdivreset";
  attribute X_INTERFACE_INFO of ch2_rxprogdivresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxprogdivresetdone";
  attribute X_INTERFACE_INFO of ch2_rxqpien : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxqpien";
  attribute X_INTERFACE_PARAMETER of ch2_rxqpien : signal is "XIL_INTERFACENAME RX2_GT_IP_Interface, PARENT_ID undef, CHNL_NUMBER undef, MASTERCLK_SRC undef, GT_DIRECTION undef, RX_SETTINGS undef, ADDITIONAL_QUAD_SETTINGS undef, ADDITIONAL_CONFIG_FILE undef, ADDITIONAL_CONFIG_ENABLE undef";
  attribute X_INTERFACE_INFO of ch2_rxqpisenn : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxqpisenn";
  attribute X_INTERFACE_INFO of ch2_rxqpisenp : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxqpisenp";
  attribute X_INTERFACE_INFO of ch2_rxresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxresetdone";
  attribute X_INTERFACE_INFO of ch2_rxsimplexphystatus : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxsimplexphystatus";
  attribute X_INTERFACE_INFO of ch2_rxslide : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxslide";
  attribute X_INTERFACE_INFO of ch2_rxsliderdy : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxsliderdy";
  attribute X_INTERFACE_INFO of ch2_rxslipdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxslipdone";
  attribute X_INTERFACE_INFO of ch2_rxsyncallin : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxsyncallin";
  attribute X_INTERFACE_INFO of ch2_rxsyncdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxsyncdone";
  attribute X_INTERFACE_INFO of ch2_rxtermination : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxtermination";
  attribute X_INTERFACE_INFO of ch2_rxuserrdy : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxuserrdy";
  attribute X_INTERFACE_INFO of ch2_rxvalid : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxvalid";
  attribute X_INTERFACE_INFO of ch2_tx10gstat : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_tx10gstat";
  attribute X_INTERFACE_INFO of ch2_txcomfinish : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txcomfinish";
  attribute X_INTERFACE_INFO of ch2_txcominit : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txcominit";
  attribute X_INTERFACE_INFO of ch2_txcomsas : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txcomsas";
  attribute X_INTERFACE_INFO of ch2_txcomwake : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txcomwake";
  attribute X_INTERFACE_INFO of ch2_txdapicodeovrden : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txdapicodeovrden";
  attribute X_INTERFACE_INFO of ch2_txdapicodereset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txdapicodereset";
  attribute X_INTERFACE_INFO of ch2_txdapireset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txdapireset";
  attribute X_INTERFACE_INFO of ch2_txdapiresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txdapiresetdone";
  attribute X_INTERFACE_INFO of ch2_txdccdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txdccdone";
  attribute X_INTERFACE_INFO of ch2_txdebugpcsout : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txdebugpcsout";
  attribute X_INTERFACE_INFO of ch2_txdetectrx : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txdetectrx";
  attribute X_INTERFACE_INFO of ch2_txdlyalignerr : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txdlyalignerr";
  attribute X_INTERFACE_INFO of ch2_txdlyalignprog : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txdlyalignprog";
  attribute X_INTERFACE_INFO of ch2_txdlyalignreq : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txdlyalignreq";
  attribute X_INTERFACE_INFO of ch2_txelecidle : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txelecidle";
  attribute X_INTERFACE_INFO of ch2_txinhibit : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txinhibit";
  attribute X_INTERFACE_INFO of ch2_txlatclk : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txlatclk";
  attribute X_INTERFACE_INFO of ch2_txmldchaindone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txmldchaindone";
  attribute X_INTERFACE_INFO of ch2_txmldchainreq : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txmldchainreq";
  attribute X_INTERFACE_INFO of ch2_txmstdatapathreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txmstdatapathreset";
  attribute X_INTERFACE_INFO of ch2_txmstreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txmstreset";
  attribute X_INTERFACE_INFO of ch2_txmstresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txmstresetdone";
  attribute X_INTERFACE_INFO of ch2_txoneszeros : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txoneszeros";
  attribute X_INTERFACE_INFO of ch2_txoutclk : signal is "xilinx.com:signal:gt_outclk:1.0 TX2_OUTCLK CLK";
  attribute X_INTERFACE_PARAMETER of ch2_txoutclk : signal is "XIL_INTERFACENAME TX2_OUTCLK, FREQ_HZ 156250000, IS_MASTER false, PARENT_ID undef, PHASE 0.0";
  attribute X_INTERFACE_INFO of ch2_txpausedelayalign : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txpausedelayalign";
  attribute X_INTERFACE_INFO of ch2_txpcsresetmask : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txpcsresetmask";
  attribute X_INTERFACE_INFO of ch2_txphaligndone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txphaligndone";
  attribute X_INTERFACE_INFO of ch2_txphalignerr : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txphalignerr";
  attribute X_INTERFACE_INFO of ch2_txphalignoutrsvd : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txphalignoutrsvd";
  attribute X_INTERFACE_INFO of ch2_txphalignreq : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txphalignreq";
  attribute X_INTERFACE_INFO of ch2_txphdlypd : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txphdlypd";
  attribute X_INTERFACE_INFO of ch2_txphdlyreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txphdlyreset";
  attribute X_INTERFACE_INFO of ch2_txphdlyresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txphdlyresetdone";
  attribute X_INTERFACE_INFO of ch2_txphdlytstclk : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txphdlytstclk";
  attribute X_INTERFACE_INFO of ch2_txphsetinitdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txphsetinitdone";
  attribute X_INTERFACE_INFO of ch2_txphsetinitreq : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txphsetinitreq";
  attribute X_INTERFACE_INFO of ch2_txphshift180 : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txphshift180";
  attribute X_INTERFACE_INFO of ch2_txphshift180done : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txphshift180done";
  attribute X_INTERFACE_INFO of ch2_txpicodeovrden : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txpicodeovrden";
  attribute X_INTERFACE_INFO of ch2_txpicodereset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txpicodereset";
  attribute X_INTERFACE_INFO of ch2_txpippmen : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txpippmen";
  attribute X_INTERFACE_INFO of ch2_txpisopd : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txpisopd";
  attribute X_INTERFACE_INFO of ch2_txpmaresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txpmaresetdone";
  attribute X_INTERFACE_INFO of ch2_txpolarity : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txpolarity";
  attribute X_INTERFACE_INFO of ch2_txprbsforceerr : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txprbsforceerr";
  attribute X_INTERFACE_INFO of ch2_txprogdivreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txprogdivreset";
  attribute X_INTERFACE_INFO of ch2_txprogdivresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txprogdivresetdone";
  attribute X_INTERFACE_INFO of ch2_txqpibiasen : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txqpibiasen";
  attribute X_INTERFACE_INFO of ch2_txqpisenn : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txqpisenn";
  attribute X_INTERFACE_INFO of ch2_txqpisenp : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txqpisenp";
  attribute X_INTERFACE_INFO of ch2_txqpiweakpu : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txqpiweakpu";
  attribute X_INTERFACE_PARAMETER of ch2_txqpiweakpu : signal is "XIL_INTERFACENAME TX2_GT_IP_Interface, PARENT_ID undef, CHNL_NUMBER undef, MASTERCLK_SRC undef, GT_DIRECTION undef, TX_SETTINGS undef, ADDITIONAL_QUAD_SETTINGS undef, ADDITIONAL_CONFIG_FILE undef, ADDITIONAL_CONFIG_ENABLE undef";
  attribute X_INTERFACE_INFO of ch2_txresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txresetdone";
  attribute X_INTERFACE_INFO of ch2_txsimplexphystatus : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txsimplexphystatus";
  attribute X_INTERFACE_INFO of ch2_txswing : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txswing";
  attribute X_INTERFACE_INFO of ch2_txswingouthigh : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txswingouthigh";
  attribute X_INTERFACE_INFO of ch2_txswingoutlow : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txswingoutlow";
  attribute X_INTERFACE_INFO of ch2_txsyncallin : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txsyncallin";
  attribute X_INTERFACE_INFO of ch2_txsyncdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txsyncdone";
  attribute X_INTERFACE_INFO of ch2_txuserrdy : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txuserrdy";
  attribute X_INTERFACE_INFO of ch3_bufgtce : signal is "xilinx.com:interface:gt_bufgt:1.0 GT3_BUFGT ch_bufgtce";
  attribute X_INTERFACE_INFO of ch3_bufgtrst : signal is "xilinx.com:interface:gt_bufgt:1.0 GT3_BUFGT ch_bufgtrst";
  attribute X_INTERFACE_INFO of ch3_cdrbmcdrreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_cdrbmcdrreq";
  attribute X_INTERFACE_INFO of ch3_cdrfreqos : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_cdrfreqos";
  attribute X_INTERFACE_INFO of ch3_cdrincpctrl : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_cdrincpctrl";
  attribute X_INTERFACE_INFO of ch3_cdrstepdir : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_cdrstepdir";
  attribute X_INTERFACE_INFO of ch3_cdrstepsq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_cdrstepsq";
  attribute X_INTERFACE_INFO of ch3_cdrstepsx : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_cdrstepsx";
  attribute X_INTERFACE_INFO of ch3_clkrsvd0 : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH3_DEBUG ch_clkrsvd0";
  attribute X_INTERFACE_INFO of ch3_clkrsvd1 : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH3_DEBUG ch_clkrsvd1";
  attribute X_INTERFACE_INFO of ch3_dfehold : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_dfehold";
  attribute X_INTERFACE_INFO of ch3_dfeovrd : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_dfeovrd";
  attribute X_INTERFACE_INFO of ch3_dmonfiforeset : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH3_DEBUG ch_dmonfiforeset";
  attribute X_INTERFACE_INFO of ch3_dmonitorclk : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH3_DEBUG ch_dmonitorclk";
  attribute X_INTERFACE_INFO of ch3_dmonitoroutclk : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH3_DEBUG ch_dmonitoroutclk";
  attribute X_INTERFACE_INFO of ch3_eyescandataerror : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_eyescandataerror";
  attribute X_INTERFACE_INFO of ch3_eyescanreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_eyescanreset";
  attribute X_INTERFACE_INFO of ch3_eyescantrigger : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_eyescantrigger";
  attribute X_INTERFACE_INFO of ch3_gtrxreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_gtrxreset";
  attribute X_INTERFACE_INFO of ch3_gttxreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_gttxreset";
  attribute X_INTERFACE_INFO of ch3_hsdppcsreset : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH3_DEBUG ch_hsdppcsreset";
  attribute X_INTERFACE_INFO of ch3_iloreset : signal is "xilinx.com:signal:reset:1.0 ch3_iloreset RST";
  attribute X_INTERFACE_PARAMETER of ch3_iloreset : signal is "XIL_INTERFACENAME ch3_iloreset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ch3_iloresetmask : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH3_DEBUG ch_iloresetmask";
  attribute X_INTERFACE_INFO of ch3_phyesmadaptsave : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH3_DEBUG ch_phyesmadaptsave";
  attribute X_INTERFACE_INFO of ch3_phyready : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH3_DEBUG ch_phyready";
  attribute X_INTERFACE_INFO of ch3_resetexception : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH3_DEBUG ch_resetexception";
  attribute X_INTERFACE_INFO of ch3_rxbyteisaligned : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxbyteisaligned";
  attribute X_INTERFACE_INFO of ch3_rxbyterealign : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxbyterealign";
  attribute X_INTERFACE_INFO of ch3_rxcdrhold : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxcdrhold";
  attribute X_INTERFACE_INFO of ch3_rxcdrlock : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxcdrlock";
  attribute X_INTERFACE_INFO of ch3_rxcdrovrden : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxcdrovrden";
  attribute X_INTERFACE_INFO of ch3_rxcdrphdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxcdrphdone";
  attribute X_INTERFACE_INFO of ch3_rxcdrreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxcdrreset";
  attribute X_INTERFACE_INFO of ch3_rxchanbondseq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxchanbondseq";
  attribute X_INTERFACE_INFO of ch3_rxchanisaligned : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxchanisaligned";
  attribute X_INTERFACE_INFO of ch3_rxchanrealign : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxchanrealign";
  attribute X_INTERFACE_INFO of ch3_rxcominitdet : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxcominitdet";
  attribute X_INTERFACE_INFO of ch3_rxcommadet : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxcommadet";
  attribute X_INTERFACE_INFO of ch3_rxcomsasdet : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxcomsasdet";
  attribute X_INTERFACE_INFO of ch3_rxcomwakedet : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxcomwakedet";
  attribute X_INTERFACE_INFO of ch3_rxdapicodeovrden : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxdapicodeovrden";
  attribute X_INTERFACE_INFO of ch3_rxdapicodereset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxdapicodereset";
  attribute X_INTERFACE_INFO of ch3_rxdapireset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxdapireset";
  attribute X_INTERFACE_INFO of ch3_rxdapiresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxdapiresetdone";
  attribute X_INTERFACE_INFO of ch3_rxdebugpcsout : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxdebugpcsout";
  attribute X_INTERFACE_INFO of ch3_rxdlyalignerr : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxdlyalignerr";
  attribute X_INTERFACE_INFO of ch3_rxdlyalignprog : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxdlyalignprog";
  attribute X_INTERFACE_INFO of ch3_rxdlyalignreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxdlyalignreq";
  attribute X_INTERFACE_INFO of ch3_rxelecidle : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxelecidle";
  attribute X_INTERFACE_INFO of ch3_rxeqtraining : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxeqtraining";
  attribute X_INTERFACE_INFO of ch3_rxfinealigndone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxfinealigndone";
  attribute X_INTERFACE_INFO of ch3_rxgearboxslip : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxgearboxslip";
  attribute X_INTERFACE_INFO of ch3_rxlatclk : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxlatclk";
  attribute X_INTERFACE_INFO of ch3_rxlpmen : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxlpmen";
  attribute X_INTERFACE_INFO of ch3_rxmldchaindone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxmldchaindone";
  attribute X_INTERFACE_INFO of ch3_rxmldchainreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxmldchainreq";
  attribute X_INTERFACE_INFO of ch3_rxmlfinealignreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxmlfinealignreq";
  attribute X_INTERFACE_INFO of ch3_rxmstdatapathreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxmstdatapathreset";
  attribute X_INTERFACE_INFO of ch3_rxmstreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxmstreset";
  attribute X_INTERFACE_INFO of ch3_rxmstresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxmstresetdone";
  attribute X_INTERFACE_INFO of ch3_rxoobreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxoobreset";
  attribute X_INTERFACE_INFO of ch3_rxosintdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxosintdone";
  attribute X_INTERFACE_INFO of ch3_rxoutclk : signal is "xilinx.com:signal:gt_outclk:1.0 RX3_OUTCLK CLK";
  attribute X_INTERFACE_PARAMETER of ch3_rxoutclk : signal is "XIL_INTERFACENAME RX3_OUTCLK, FREQ_HZ 156250000, IS_MASTER false, PARENT_ID undef, PHASE 0.0";
  attribute X_INTERFACE_INFO of ch3_rxphaligndone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxphaligndone";
  attribute X_INTERFACE_INFO of ch3_rxphalignerr : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxphalignerr";
  attribute X_INTERFACE_INFO of ch3_rxphalignreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxphalignreq";
  attribute X_INTERFACE_INFO of ch3_rxphdlypd : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxphdlypd";
  attribute X_INTERFACE_INFO of ch3_rxphdlyreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxphdlyreset";
  attribute X_INTERFACE_INFO of ch3_rxphdlyresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxphdlyresetdone";
  attribute X_INTERFACE_INFO of ch3_rxphsetinitdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxphsetinitdone";
  attribute X_INTERFACE_INFO of ch3_rxphsetinitreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxphsetinitreq";
  attribute X_INTERFACE_INFO of ch3_rxphshift180 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxphshift180";
  attribute X_INTERFACE_INFO of ch3_rxphshift180done : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxphshift180done";
  attribute X_INTERFACE_INFO of ch3_rxpkdet : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxpkdet";
  attribute X_INTERFACE_INFO of ch3_rxpmaresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxpmaresetdone";
  attribute X_INTERFACE_INFO of ch3_rxpolarity : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxpolarity";
  attribute X_INTERFACE_INFO of ch3_rxprbscntreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxprbscntreset";
  attribute X_INTERFACE_INFO of ch3_rxprbserr : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxprbserr";
  attribute X_INTERFACE_INFO of ch3_rxprbslocked : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxprbslocked";
  attribute X_INTERFACE_INFO of ch3_rxprogdivreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxprogdivreset";
  attribute X_INTERFACE_INFO of ch3_rxprogdivresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxprogdivresetdone";
  attribute X_INTERFACE_INFO of ch3_rxqpien : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxqpien";
  attribute X_INTERFACE_PARAMETER of ch3_rxqpien : signal is "XIL_INTERFACENAME RX3_GT_IP_Interface, PARENT_ID undef, CHNL_NUMBER undef, MASTERCLK_SRC undef, GT_DIRECTION undef, RX_SETTINGS undef, ADDITIONAL_QUAD_SETTINGS undef, ADDITIONAL_CONFIG_FILE undef, ADDITIONAL_CONFIG_ENABLE undef";
  attribute X_INTERFACE_INFO of ch3_rxqpisenn : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxqpisenn";
  attribute X_INTERFACE_INFO of ch3_rxqpisenp : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxqpisenp";
  attribute X_INTERFACE_INFO of ch3_rxresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxresetdone";
  attribute X_INTERFACE_INFO of ch3_rxsimplexphystatus : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxsimplexphystatus";
  attribute X_INTERFACE_INFO of ch3_rxslide : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxslide";
  attribute X_INTERFACE_INFO of ch3_rxsliderdy : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxsliderdy";
  attribute X_INTERFACE_INFO of ch3_rxslipdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxslipdone";
  attribute X_INTERFACE_INFO of ch3_rxsyncallin : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxsyncallin";
  attribute X_INTERFACE_INFO of ch3_rxsyncdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxsyncdone";
  attribute X_INTERFACE_INFO of ch3_rxtermination : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxtermination";
  attribute X_INTERFACE_INFO of ch3_rxuserrdy : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxuserrdy";
  attribute X_INTERFACE_INFO of ch3_rxvalid : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxvalid";
  attribute X_INTERFACE_INFO of ch3_tx10gstat : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_tx10gstat";
  attribute X_INTERFACE_INFO of ch3_txcomfinish : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txcomfinish";
  attribute X_INTERFACE_INFO of ch3_txcominit : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txcominit";
  attribute X_INTERFACE_INFO of ch3_txcomsas : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txcomsas";
  attribute X_INTERFACE_INFO of ch3_txcomwake : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txcomwake";
  attribute X_INTERFACE_INFO of ch3_txdapicodeovrden : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txdapicodeovrden";
  attribute X_INTERFACE_INFO of ch3_txdapicodereset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txdapicodereset";
  attribute X_INTERFACE_INFO of ch3_txdapireset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txdapireset";
  attribute X_INTERFACE_INFO of ch3_txdapiresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txdapiresetdone";
  attribute X_INTERFACE_INFO of ch3_txdccdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txdccdone";
  attribute X_INTERFACE_INFO of ch3_txdebugpcsout : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txdebugpcsout";
  attribute X_INTERFACE_INFO of ch3_txdetectrx : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txdetectrx";
  attribute X_INTERFACE_INFO of ch3_txdlyalignerr : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txdlyalignerr";
  attribute X_INTERFACE_INFO of ch3_txdlyalignprog : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txdlyalignprog";
  attribute X_INTERFACE_INFO of ch3_txdlyalignreq : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txdlyalignreq";
  attribute X_INTERFACE_INFO of ch3_txelecidle : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txelecidle";
  attribute X_INTERFACE_INFO of ch3_txinhibit : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txinhibit";
  attribute X_INTERFACE_INFO of ch3_txlatclk : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txlatclk";
  attribute X_INTERFACE_INFO of ch3_txmldchaindone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txmldchaindone";
  attribute X_INTERFACE_INFO of ch3_txmldchainreq : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txmldchainreq";
  attribute X_INTERFACE_INFO of ch3_txmstdatapathreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txmstdatapathreset";
  attribute X_INTERFACE_INFO of ch3_txmstreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txmstreset";
  attribute X_INTERFACE_INFO of ch3_txmstresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txmstresetdone";
  attribute X_INTERFACE_INFO of ch3_txoneszeros : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txoneszeros";
  attribute X_INTERFACE_INFO of ch3_txoutclk : signal is "xilinx.com:signal:gt_outclk:1.0 TX3_OUTCLK CLK";
  attribute X_INTERFACE_PARAMETER of ch3_txoutclk : signal is "XIL_INTERFACENAME TX3_OUTCLK, FREQ_HZ 156250000, IS_MASTER false, PARENT_ID undef, PHASE 0.0";
  attribute X_INTERFACE_INFO of ch3_txpausedelayalign : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txpausedelayalign";
  attribute X_INTERFACE_INFO of ch3_txpcsresetmask : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txpcsresetmask";
  attribute X_INTERFACE_INFO of ch3_txphaligndone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txphaligndone";
  attribute X_INTERFACE_INFO of ch3_txphalignerr : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txphalignerr";
  attribute X_INTERFACE_INFO of ch3_txphalignoutrsvd : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txphalignoutrsvd";
  attribute X_INTERFACE_INFO of ch3_txphalignreq : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txphalignreq";
  attribute X_INTERFACE_INFO of ch3_txphdlypd : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txphdlypd";
  attribute X_INTERFACE_INFO of ch3_txphdlyreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txphdlyreset";
  attribute X_INTERFACE_INFO of ch3_txphdlyresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txphdlyresetdone";
  attribute X_INTERFACE_INFO of ch3_txphdlytstclk : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txphdlytstclk";
  attribute X_INTERFACE_INFO of ch3_txphsetinitdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txphsetinitdone";
  attribute X_INTERFACE_INFO of ch3_txphsetinitreq : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txphsetinitreq";
  attribute X_INTERFACE_INFO of ch3_txphshift180 : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txphshift180";
  attribute X_INTERFACE_INFO of ch3_txphshift180done : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txphshift180done";
  attribute X_INTERFACE_INFO of ch3_txpicodeovrden : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txpicodeovrden";
  attribute X_INTERFACE_INFO of ch3_txpicodereset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txpicodereset";
  attribute X_INTERFACE_INFO of ch3_txpippmen : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txpippmen";
  attribute X_INTERFACE_INFO of ch3_txpisopd : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txpisopd";
  attribute X_INTERFACE_INFO of ch3_txpmaresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txpmaresetdone";
  attribute X_INTERFACE_INFO of ch3_txpolarity : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txpolarity";
  attribute X_INTERFACE_INFO of ch3_txprbsforceerr : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txprbsforceerr";
  attribute X_INTERFACE_INFO of ch3_txprogdivreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txprogdivreset";
  attribute X_INTERFACE_INFO of ch3_txprogdivresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txprogdivresetdone";
  attribute X_INTERFACE_INFO of ch3_txqpibiasen : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txqpibiasen";
  attribute X_INTERFACE_INFO of ch3_txqpisenn : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txqpisenn";
  attribute X_INTERFACE_INFO of ch3_txqpisenp : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txqpisenp";
  attribute X_INTERFACE_INFO of ch3_txqpiweakpu : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txqpiweakpu";
  attribute X_INTERFACE_PARAMETER of ch3_txqpiweakpu : signal is "XIL_INTERFACENAME TX3_GT_IP_Interface, PARENT_ID undef, CHNL_NUMBER undef, MASTERCLK_SRC undef, GT_DIRECTION undef, TX_SETTINGS undef, ADDITIONAL_QUAD_SETTINGS undef, ADDITIONAL_CONFIG_FILE undef, ADDITIONAL_CONFIG_ENABLE undef";
  attribute X_INTERFACE_INFO of ch3_txresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txresetdone";
  attribute X_INTERFACE_INFO of ch3_txsimplexphystatus : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txsimplexphystatus";
  attribute X_INTERFACE_INFO of ch3_txswing : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txswing";
  attribute X_INTERFACE_INFO of ch3_txswingouthigh : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txswingouthigh";
  attribute X_INTERFACE_INFO of ch3_txswingoutlow : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txswingoutlow";
  attribute X_INTERFACE_INFO of ch3_txsyncallin : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txsyncallin";
  attribute X_INTERFACE_INFO of ch3_txsyncdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txsyncdone";
  attribute X_INTERFACE_INFO of ch3_txuserrdy : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txuserrdy";
  attribute X_INTERFACE_INFO of coestatusdebug : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG coestatusdebug";
  attribute X_INTERFACE_INFO of correcterr : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG correcterr";
  attribute X_INTERFACE_INFO of debugtraceclk : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG debugtraceclk";
  attribute X_INTERFACE_INFO of debugtraceready : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG debugtraceready";
  attribute X_INTERFACE_INFO of debugtracetvalid : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG debugtracetvalid";
  attribute X_INTERFACE_INFO of hsclk0_lcpllfbclklost : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_LCPLLFBCLKLOST";
  attribute X_INTERFACE_INFO of hsclk0_lcpllpd : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_LCPLLPD";
  attribute X_INTERFACE_INFO of hsclk0_lcpllrefclklost : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_LCPLLREFCLKLOST";
  attribute X_INTERFACE_INFO of hsclk0_lcpllrefclkmonitor : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_LCPLLREFCLKMONITOR";
  attribute X_INTERFACE_INFO of hsclk0_lcpllreset : signal is "xilinx.com:signal:reset:1.0 hsclk0_lcpllreset RST";
  attribute X_INTERFACE_PARAMETER of hsclk0_lcpllreset : signal is "XIL_INTERFACENAME hsclk0_lcpllreset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of hsclk0_lcpllresetbypassmode : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_LCPLLRESETBYPASSMODE";
  attribute X_INTERFACE_INFO of hsclk0_lcpllsdmtoggle : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_LCPLLSDMTOGGLE";
  attribute X_INTERFACE_INFO of hsclk0_rpllfbclklost : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_RPLLFBCLKLOST";
  attribute X_INTERFACE_INFO of hsclk0_rpllpd : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_RPLLPD";
  attribute X_INTERFACE_INFO of hsclk0_rpllrefclklost : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_RPLLREFCLKLOST";
  attribute X_INTERFACE_INFO of hsclk0_rpllrefclkmonitor : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_RPLLREFCLKMONITOR";
  attribute X_INTERFACE_INFO of hsclk0_rpllreset : signal is "xilinx.com:signal:reset:1.0 hsclk0_rpllreset RST";
  attribute X_INTERFACE_PARAMETER of hsclk0_rpllreset : signal is "XIL_INTERFACENAME hsclk0_rpllreset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of hsclk0_rpllresetbypassmode : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_RPLLRESETBYPASSMODE";
  attribute X_INTERFACE_INFO of hsclk0_rpllsdmtoggle : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_RPLLSDMTOGGLE";
  attribute X_INTERFACE_INFO of hsclk0_rxrecclkout0 : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_RXRECCLKOUT0";
  attribute X_INTERFACE_INFO of hsclk0_rxrecclkout1 : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_RXRECCLKOUT1";
  attribute X_INTERFACE_INFO of hsclk1_lcpllfbclklost : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_LCPLLFBCLKLOST";
  attribute X_INTERFACE_INFO of hsclk1_lcpllpd : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_LCPLLPD";
  attribute X_INTERFACE_INFO of hsclk1_lcpllrefclklost : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_LCPLLREFCLKLOST";
  attribute X_INTERFACE_INFO of hsclk1_lcpllrefclkmonitor : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_LCPLLREFCLKMONITOR";
  attribute X_INTERFACE_INFO of hsclk1_lcpllreset : signal is "xilinx.com:signal:reset:1.0 hsclk1_lcpllreset RST";
  attribute X_INTERFACE_PARAMETER of hsclk1_lcpllreset : signal is "XIL_INTERFACENAME hsclk1_lcpllreset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of hsclk1_lcpllresetbypassmode : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_LCPLLRESETBYPASSMODE";
  attribute X_INTERFACE_INFO of hsclk1_lcpllsdmtoggle : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_LCPLLSDMTOGGLE";
  attribute X_INTERFACE_INFO of hsclk1_rpllfbclklost : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_RPLLFBCLKLOST";
  attribute X_INTERFACE_INFO of hsclk1_rpllpd : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_RPLLPD";
  attribute X_INTERFACE_INFO of hsclk1_rpllrefclklost : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_RPLLREFCLKLOST";
  attribute X_INTERFACE_INFO of hsclk1_rpllrefclkmonitor : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_RPLLREFCLKMONITOR";
  attribute X_INTERFACE_INFO of hsclk1_rpllreset : signal is "xilinx.com:signal:reset:1.0 hsclk1_rpllreset RST";
  attribute X_INTERFACE_PARAMETER of hsclk1_rpllreset : signal is "XIL_INTERFACENAME hsclk1_rpllreset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of hsclk1_rpllresetbypassmode : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_RPLLRESETBYPASSMODE";
  attribute X_INTERFACE_INFO of hsclk1_rpllsdmtoggle : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_RPLLSDMTOGGLE";
  attribute X_INTERFACE_INFO of hsclk1_rxrecclkout0 : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_RXRECCLKOUT0";
  attribute X_INTERFACE_INFO of hsclk1_rxrecclkout1 : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_RXRECCLKOUT1";
  attribute X_INTERFACE_INFO of rcalenb : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG rcalenb";
  attribute X_INTERFACE_INFO of refclk0_clktestsig : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG refclk0_clktestsig";
  attribute X_INTERFACE_INFO of refclk0_clktestsigint : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG refclk0_clktestsigint";
  attribute X_INTERFACE_INFO of refclk0_gtrefclkpdint : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG refclk0_gtrefclkpdint";
  attribute X_INTERFACE_INFO of refclk1_clktestsig : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG refclk1_clktestsig";
  attribute X_INTERFACE_INFO of refclk1_clktestsigint : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG refclk1_clktestsigint";
  attribute X_INTERFACE_INFO of refclk1_gtrefclkpdint : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG refclk1_gtrefclkpdint";
  attribute X_INTERFACE_INFO of rxmarginclk : signal is "xilinx.com:interface:gt_rxmargin_intf:1.0 gt_rxmargin_intf rxmarginclk";
  attribute X_INTERFACE_INFO of rxmarginreqack : signal is "xilinx.com:interface:gt_rxmargin_intf:1.0 gt_rxmargin_intf rxmarginreqack";
  attribute X_INTERFACE_INFO of rxmarginreqreq : signal is "xilinx.com:interface:gt_rxmargin_intf:1.0 gt_rxmargin_intf rxmarginreqreq";
  attribute X_INTERFACE_INFO of rxmarginresack : signal is "xilinx.com:interface:gt_rxmargin_intf:1.0 gt_rxmargin_intf rxmarginresack";
  attribute X_INTERFACE_INFO of rxmarginresreq : signal is "xilinx.com:interface:gt_rxmargin_intf:1.0 gt_rxmargin_intf rxmarginresreq";
  attribute X_INTERFACE_INFO of trigackin0 : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG trigackin0";
  attribute X_INTERFACE_INFO of trigackout0 : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG trigackout0";
  attribute X_INTERFACE_INFO of trigin0 : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG trigin0";
  attribute X_INTERFACE_INFO of trigout0 : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG trigout0";
  attribute X_INTERFACE_INFO of ubenable : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG ubenable";
  attribute X_INTERFACE_INFO of ubinterrupt : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG ubinterrupt";
  attribute X_INTERFACE_INFO of ubiolmbrst : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG ubiolmbrst";
  attribute X_INTERFACE_INFO of ubmbrst : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG ubmbrst";
  attribute X_INTERFACE_INFO of ubrxuart : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG ubrxuart";
  attribute X_INTERFACE_INFO of ubtxuart : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG ubtxuart";
  attribute X_INTERFACE_INFO of uncorrecterr : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG uncorrecterr";
  attribute X_INTERFACE_INFO of apb3paddr : signal is "xilinx.com:interface:apb:1.0 APB3_INTF PADDR";
  attribute X_INTERFACE_INFO of apb3prdata : signal is "xilinx.com:interface:apb:1.0 APB3_INTF PRDATA";
  attribute X_INTERFACE_INFO of apb3pwdata : signal is "xilinx.com:interface:apb:1.0 APB3_INTF PWDATA";
  attribute X_INTERFACE_INFO of bgrcalovrd : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG bgrcalovrd";
  attribute X_INTERFACE_INFO of ch0_bufgtcemask : signal is "xilinx.com:interface:gt_bufgt:1.0 GT0_BUFGT ch_bufgtcemask";
  attribute X_INTERFACE_INFO of ch0_bufgtdiv : signal is "xilinx.com:interface:gt_bufgt:1.0 GT0_BUFGT ch_bufgtdiv";
  attribute X_INTERFACE_INFO of ch0_bufgtrstmask : signal is "xilinx.com:interface:gt_bufgt:1.0 GT0_BUFGT ch_bufgtrstmask";
  attribute X_INTERFACE_INFO of ch0_dmonitorout : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH0_DEBUG ch_dmonitorout";
  attribute X_INTERFACE_INFO of ch0_gtrsvd : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH0_DEBUG ch_gtrsvd";
  attribute X_INTERFACE_INFO of ch0_loopback : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH0_DEBUG ch_loopback";
  attribute X_INTERFACE_INFO of ch0_pcsrsvdin : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH0_DEBUG ch_pcsrsvdin";
  attribute X_INTERFACE_INFO of ch0_pcsrsvdout : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH0_DEBUG ch_pcsrsvdout";
  attribute X_INTERFACE_INFO of ch0_pinrsvdas : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH0_DEBUG ch_pinrsvdas";
  attribute X_INTERFACE_INFO of ch0_refdebugout : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_refdebugout";
  attribute X_INTERFACE_INFO of ch0_rx10gstat : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rx10gstat";
  attribute X_INTERFACE_INFO of ch0_rxbufstatus : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxbufstatus";
  attribute X_INTERFACE_INFO of ch0_rxchbondi : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxchbondi";
  attribute X_INTERFACE_INFO of ch0_rxchbondo : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxchbondo";
  attribute X_INTERFACE_INFO of ch0_rxclkcorcnt : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxclkcorcnt";
  attribute X_INTERFACE_INFO of ch0_rxctrl0 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxctrl0";
  attribute X_INTERFACE_INFO of ch0_rxctrl1 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxctrl1";
  attribute X_INTERFACE_INFO of ch0_rxctrl2 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxctrl2";
  attribute X_INTERFACE_INFO of ch0_rxctrl3 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxctrl3";
  attribute X_INTERFACE_INFO of ch0_rxdapiresetmask : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxdapiresetmask";
  attribute X_INTERFACE_INFO of ch0_rxdata : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxdata";
  attribute X_INTERFACE_INFO of ch0_rxdatavalid : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxdatavalid";
  attribute X_INTERFACE_INFO of ch0_rxheader : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxheader";
  attribute X_INTERFACE_INFO of ch0_rxheadervalid : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxheadervalid";
  attribute X_INTERFACE_INFO of ch0_rxpcsresetmask : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxpcsresetmask";
  attribute X_INTERFACE_INFO of ch0_rxpd : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxpd";
  attribute X_INTERFACE_INFO of ch0_rxphalignresetmask : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxphalignresetmask";
  attribute X_INTERFACE_INFO of ch0_rxpmaresetmask : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxpmaresetmask";
  attribute X_INTERFACE_INFO of ch0_rxprbssel : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxprbssel";
  attribute X_INTERFACE_INFO of ch0_rxrate : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxrate";
  attribute X_INTERFACE_INFO of ch0_rxresetmode : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxresetmode";
  attribute X_INTERFACE_INFO of ch0_rxstartofseq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxstartofseq";
  attribute X_INTERFACE_INFO of ch0_rxstatus : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxstatus";
  attribute X_INTERFACE_INFO of ch0_txbufstatus : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txbufstatus";
  attribute X_INTERFACE_INFO of ch0_txctrl0 : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txctrl0";
  attribute X_INTERFACE_INFO of ch0_txctrl1 : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txctrl1";
  attribute X_INTERFACE_INFO of ch0_txctrl2 : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txctrl2";
  attribute X_INTERFACE_INFO of ch0_txdapiresetmask : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txdapiresetmask";
  attribute X_INTERFACE_INFO of ch0_txdata : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txdata";
  attribute X_INTERFACE_INFO of ch0_txdeemph : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txdeemph";
  attribute X_INTERFACE_INFO of ch0_txdiffctrl : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txdiffctrl";
  attribute X_INTERFACE_INFO of ch0_txheader : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txheader";
  attribute X_INTERFACE_INFO of ch0_txmaincursor : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txmaincursor";
  attribute X_INTERFACE_INFO of ch0_txmargin : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txmargin";
  attribute X_INTERFACE_INFO of ch0_txpd : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txpd";
  attribute X_INTERFACE_INFO of ch0_txphalignresetmask : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txphalignresetmask";
  attribute X_INTERFACE_INFO of ch0_txpippmstepsize : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txpippmstepsize";
  attribute X_INTERFACE_INFO of ch0_txpmaresetmask : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txpmaresetmask";
  attribute X_INTERFACE_INFO of ch0_txpostcursor : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txpostcursor";
  attribute X_INTERFACE_INFO of ch0_txprbssel : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txprbssel";
  attribute X_INTERFACE_INFO of ch0_txprecursor : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txprecursor";
  attribute X_INTERFACE_INFO of ch0_txrate : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txrate";
  attribute X_INTERFACE_INFO of ch0_txresetmode : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txresetmode";
  attribute X_INTERFACE_INFO of ch0_txsequence : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txsequence";
  attribute X_INTERFACE_INFO of ch1_bufgtcemask : signal is "xilinx.com:interface:gt_bufgt:1.0 GT1_BUFGT ch_bufgtcemask";
  attribute X_INTERFACE_INFO of ch1_bufgtdiv : signal is "xilinx.com:interface:gt_bufgt:1.0 GT1_BUFGT ch_bufgtdiv";
  attribute X_INTERFACE_INFO of ch1_bufgtrstmask : signal is "xilinx.com:interface:gt_bufgt:1.0 GT1_BUFGT ch_bufgtrstmask";
  attribute X_INTERFACE_INFO of ch1_dmonitorout : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH1_DEBUG ch_dmonitorout";
  attribute X_INTERFACE_INFO of ch1_gtrsvd : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH1_DEBUG ch_gtrsvd";
  attribute X_INTERFACE_INFO of ch1_loopback : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH1_DEBUG ch_loopback";
  attribute X_INTERFACE_INFO of ch1_pcsrsvdin : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH1_DEBUG ch_pcsrsvdin";
  attribute X_INTERFACE_INFO of ch1_pcsrsvdout : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH1_DEBUG ch_pcsrsvdout";
  attribute X_INTERFACE_INFO of ch1_pinrsvdas : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH1_DEBUG ch_pinrsvdas";
  attribute X_INTERFACE_INFO of ch1_refdebugout : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_refdebugout";
  attribute X_INTERFACE_INFO of ch1_rx10gstat : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rx10gstat";
  attribute X_INTERFACE_INFO of ch1_rxbufstatus : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxbufstatus";
  attribute X_INTERFACE_INFO of ch1_rxchbondi : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxchbondi";
  attribute X_INTERFACE_INFO of ch1_rxchbondo : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxchbondo";
  attribute X_INTERFACE_INFO of ch1_rxclkcorcnt : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxclkcorcnt";
  attribute X_INTERFACE_INFO of ch1_rxctrl0 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxctrl0";
  attribute X_INTERFACE_INFO of ch1_rxctrl1 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxctrl1";
  attribute X_INTERFACE_INFO of ch1_rxctrl2 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxctrl2";
  attribute X_INTERFACE_INFO of ch1_rxctrl3 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxctrl3";
  attribute X_INTERFACE_INFO of ch1_rxdapiresetmask : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxdapiresetmask";
  attribute X_INTERFACE_INFO of ch1_rxdata : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxdata";
  attribute X_INTERFACE_INFO of ch1_rxdatavalid : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxdatavalid";
  attribute X_INTERFACE_INFO of ch1_rxheader : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxheader";
  attribute X_INTERFACE_INFO of ch1_rxheadervalid : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxheadervalid";
  attribute X_INTERFACE_INFO of ch1_rxpcsresetmask : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxpcsresetmask";
  attribute X_INTERFACE_INFO of ch1_rxpd : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxpd";
  attribute X_INTERFACE_INFO of ch1_rxphalignresetmask : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxphalignresetmask";
  attribute X_INTERFACE_INFO of ch1_rxpmaresetmask : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxpmaresetmask";
  attribute X_INTERFACE_INFO of ch1_rxprbssel : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxprbssel";
  attribute X_INTERFACE_INFO of ch1_rxrate : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxrate";
  attribute X_INTERFACE_INFO of ch1_rxresetmode : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxresetmode";
  attribute X_INTERFACE_INFO of ch1_rxstartofseq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxstartofseq";
  attribute X_INTERFACE_INFO of ch1_rxstatus : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxstatus";
  attribute X_INTERFACE_INFO of ch1_txbufstatus : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txbufstatus";
  attribute X_INTERFACE_INFO of ch1_txctrl0 : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txctrl0";
  attribute X_INTERFACE_INFO of ch1_txctrl1 : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txctrl1";
  attribute X_INTERFACE_INFO of ch1_txctrl2 : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txctrl2";
  attribute X_INTERFACE_INFO of ch1_txdapiresetmask : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txdapiresetmask";
  attribute X_INTERFACE_INFO of ch1_txdata : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txdata";
  attribute X_INTERFACE_INFO of ch1_txdeemph : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txdeemph";
  attribute X_INTERFACE_INFO of ch1_txdiffctrl : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txdiffctrl";
  attribute X_INTERFACE_INFO of ch1_txheader : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txheader";
  attribute X_INTERFACE_INFO of ch1_txmaincursor : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txmaincursor";
  attribute X_INTERFACE_INFO of ch1_txmargin : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txmargin";
  attribute X_INTERFACE_INFO of ch1_txpd : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txpd";
  attribute X_INTERFACE_INFO of ch1_txphalignresetmask : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txphalignresetmask";
  attribute X_INTERFACE_INFO of ch1_txpippmstepsize : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txpippmstepsize";
  attribute X_INTERFACE_INFO of ch1_txpmaresetmask : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txpmaresetmask";
  attribute X_INTERFACE_INFO of ch1_txpostcursor : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txpostcursor";
  attribute X_INTERFACE_INFO of ch1_txprbssel : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txprbssel";
  attribute X_INTERFACE_INFO of ch1_txprecursor : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txprecursor";
  attribute X_INTERFACE_INFO of ch1_txrate : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txrate";
  attribute X_INTERFACE_INFO of ch1_txresetmode : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txresetmode";
  attribute X_INTERFACE_INFO of ch1_txsequence : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txsequence";
  attribute X_INTERFACE_INFO of ch2_bufgtcemask : signal is "xilinx.com:interface:gt_bufgt:1.0 GT2_BUFGT ch_bufgtcemask";
  attribute X_INTERFACE_INFO of ch2_bufgtdiv : signal is "xilinx.com:interface:gt_bufgt:1.0 GT2_BUFGT ch_bufgtdiv";
  attribute X_INTERFACE_INFO of ch2_bufgtrstmask : signal is "xilinx.com:interface:gt_bufgt:1.0 GT2_BUFGT ch_bufgtrstmask";
  attribute X_INTERFACE_INFO of ch2_dmonitorout : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH2_DEBUG ch_dmonitorout";
  attribute X_INTERFACE_INFO of ch2_gtrsvd : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH2_DEBUG ch_gtrsvd";
  attribute X_INTERFACE_INFO of ch2_loopback : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH2_DEBUG ch_loopback";
  attribute X_INTERFACE_INFO of ch2_pcsrsvdin : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH2_DEBUG ch_pcsrsvdin";
  attribute X_INTERFACE_INFO of ch2_pcsrsvdout : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH2_DEBUG ch_pcsrsvdout";
  attribute X_INTERFACE_INFO of ch2_pinrsvdas : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH2_DEBUG ch_pinrsvdas";
  attribute X_INTERFACE_INFO of ch2_refdebugout : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_refdebugout";
  attribute X_INTERFACE_INFO of ch2_rx10gstat : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rx10gstat";
  attribute X_INTERFACE_INFO of ch2_rxbufstatus : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxbufstatus";
  attribute X_INTERFACE_INFO of ch2_rxchbondi : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxchbondi";
  attribute X_INTERFACE_INFO of ch2_rxchbondo : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxchbondo";
  attribute X_INTERFACE_INFO of ch2_rxclkcorcnt : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxclkcorcnt";
  attribute X_INTERFACE_INFO of ch2_rxctrl0 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxctrl0";
  attribute X_INTERFACE_INFO of ch2_rxctrl1 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxctrl1";
  attribute X_INTERFACE_INFO of ch2_rxctrl2 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxctrl2";
  attribute X_INTERFACE_INFO of ch2_rxctrl3 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxctrl3";
  attribute X_INTERFACE_INFO of ch2_rxdapiresetmask : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxdapiresetmask";
  attribute X_INTERFACE_INFO of ch2_rxdata : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxdata";
  attribute X_INTERFACE_INFO of ch2_rxdatavalid : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxdatavalid";
  attribute X_INTERFACE_INFO of ch2_rxheader : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxheader";
  attribute X_INTERFACE_INFO of ch2_rxheadervalid : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxheadervalid";
  attribute X_INTERFACE_INFO of ch2_rxpcsresetmask : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxpcsresetmask";
  attribute X_INTERFACE_INFO of ch2_rxpd : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxpd";
  attribute X_INTERFACE_INFO of ch2_rxphalignresetmask : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxphalignresetmask";
  attribute X_INTERFACE_INFO of ch2_rxpmaresetmask : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxpmaresetmask";
  attribute X_INTERFACE_INFO of ch2_rxprbssel : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxprbssel";
  attribute X_INTERFACE_INFO of ch2_rxrate : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxrate";
  attribute X_INTERFACE_INFO of ch2_rxresetmode : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxresetmode";
  attribute X_INTERFACE_INFO of ch2_rxstartofseq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxstartofseq";
  attribute X_INTERFACE_INFO of ch2_rxstatus : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxstatus";
  attribute X_INTERFACE_INFO of ch2_txbufstatus : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txbufstatus";
  attribute X_INTERFACE_INFO of ch2_txctrl0 : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txctrl0";
  attribute X_INTERFACE_INFO of ch2_txctrl1 : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txctrl1";
  attribute X_INTERFACE_INFO of ch2_txctrl2 : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txctrl2";
  attribute X_INTERFACE_INFO of ch2_txdapiresetmask : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txdapiresetmask";
  attribute X_INTERFACE_INFO of ch2_txdata : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txdata";
  attribute X_INTERFACE_INFO of ch2_txdeemph : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txdeemph";
  attribute X_INTERFACE_INFO of ch2_txdiffctrl : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txdiffctrl";
  attribute X_INTERFACE_INFO of ch2_txheader : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txheader";
  attribute X_INTERFACE_INFO of ch2_txmaincursor : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txmaincursor";
  attribute X_INTERFACE_INFO of ch2_txmargin : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txmargin";
  attribute X_INTERFACE_INFO of ch2_txpd : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txpd";
  attribute X_INTERFACE_INFO of ch2_txphalignresetmask : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txphalignresetmask";
  attribute X_INTERFACE_INFO of ch2_txpippmstepsize : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txpippmstepsize";
  attribute X_INTERFACE_INFO of ch2_txpmaresetmask : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txpmaresetmask";
  attribute X_INTERFACE_INFO of ch2_txpostcursor : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txpostcursor";
  attribute X_INTERFACE_INFO of ch2_txprbssel : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txprbssel";
  attribute X_INTERFACE_INFO of ch2_txprecursor : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txprecursor";
  attribute X_INTERFACE_INFO of ch2_txrate : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txrate";
  attribute X_INTERFACE_INFO of ch2_txresetmode : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txresetmode";
  attribute X_INTERFACE_INFO of ch2_txsequence : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txsequence";
  attribute X_INTERFACE_INFO of ch3_bufgtcemask : signal is "xilinx.com:interface:gt_bufgt:1.0 GT3_BUFGT ch_bufgtcemask";
  attribute X_INTERFACE_INFO of ch3_bufgtdiv : signal is "xilinx.com:interface:gt_bufgt:1.0 GT3_BUFGT ch_bufgtdiv";
  attribute X_INTERFACE_INFO of ch3_bufgtrstmask : signal is "xilinx.com:interface:gt_bufgt:1.0 GT3_BUFGT ch_bufgtrstmask";
  attribute X_INTERFACE_INFO of ch3_dmonitorout : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH3_DEBUG ch_dmonitorout";
  attribute X_INTERFACE_INFO of ch3_gtrsvd : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH3_DEBUG ch_gtrsvd";
  attribute X_INTERFACE_INFO of ch3_loopback : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH3_DEBUG ch_loopback";
  attribute X_INTERFACE_INFO of ch3_pcsrsvdin : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH3_DEBUG ch_pcsrsvdin";
  attribute X_INTERFACE_INFO of ch3_pcsrsvdout : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH3_DEBUG ch_pcsrsvdout";
  attribute X_INTERFACE_INFO of ch3_pinrsvdas : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH3_DEBUG ch_pinrsvdas";
  attribute X_INTERFACE_INFO of ch3_refdebugout : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_refdebugout";
  attribute X_INTERFACE_INFO of ch3_rx10gstat : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rx10gstat";
  attribute X_INTERFACE_INFO of ch3_rxbufstatus : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxbufstatus";
  attribute X_INTERFACE_INFO of ch3_rxchbondi : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxchbondi";
  attribute X_INTERFACE_INFO of ch3_rxchbondo : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxchbondo";
  attribute X_INTERFACE_INFO of ch3_rxclkcorcnt : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxclkcorcnt";
  attribute X_INTERFACE_INFO of ch3_rxctrl0 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxctrl0";
  attribute X_INTERFACE_INFO of ch3_rxctrl1 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxctrl1";
  attribute X_INTERFACE_INFO of ch3_rxctrl2 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxctrl2";
  attribute X_INTERFACE_INFO of ch3_rxctrl3 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxctrl3";
  attribute X_INTERFACE_INFO of ch3_rxdapiresetmask : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxdapiresetmask";
  attribute X_INTERFACE_INFO of ch3_rxdata : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxdata";
  attribute X_INTERFACE_INFO of ch3_rxdatavalid : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxdatavalid";
  attribute X_INTERFACE_INFO of ch3_rxheader : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxheader";
  attribute X_INTERFACE_INFO of ch3_rxheadervalid : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxheadervalid";
  attribute X_INTERFACE_INFO of ch3_rxpcsresetmask : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxpcsresetmask";
  attribute X_INTERFACE_INFO of ch3_rxpd : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxpd";
  attribute X_INTERFACE_INFO of ch3_rxphalignresetmask : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxphalignresetmask";
  attribute X_INTERFACE_INFO of ch3_rxpmaresetmask : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxpmaresetmask";
  attribute X_INTERFACE_INFO of ch3_rxprbssel : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxprbssel";
  attribute X_INTERFACE_INFO of ch3_rxrate : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxrate";
  attribute X_INTERFACE_INFO of ch3_rxresetmode : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxresetmode";
  attribute X_INTERFACE_INFO of ch3_rxstartofseq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxstartofseq";
  attribute X_INTERFACE_INFO of ch3_rxstatus : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxstatus";
  attribute X_INTERFACE_INFO of ch3_txbufstatus : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txbufstatus";
  attribute X_INTERFACE_INFO of ch3_txctrl0 : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txctrl0";
  attribute X_INTERFACE_INFO of ch3_txctrl1 : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txctrl1";
  attribute X_INTERFACE_INFO of ch3_txctrl2 : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txctrl2";
  attribute X_INTERFACE_INFO of ch3_txdapiresetmask : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txdapiresetmask";
  attribute X_INTERFACE_INFO of ch3_txdata : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txdata";
  attribute X_INTERFACE_INFO of ch3_txdeemph : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txdeemph";
  attribute X_INTERFACE_INFO of ch3_txdiffctrl : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txdiffctrl";
  attribute X_INTERFACE_INFO of ch3_txheader : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txheader";
  attribute X_INTERFACE_INFO of ch3_txmaincursor : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txmaincursor";
  attribute X_INTERFACE_INFO of ch3_txmargin : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txmargin";
  attribute X_INTERFACE_INFO of ch3_txpd : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txpd";
  attribute X_INTERFACE_INFO of ch3_txphalignresetmask : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txphalignresetmask";
  attribute X_INTERFACE_INFO of ch3_txpippmstepsize : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txpippmstepsize";
  attribute X_INTERFACE_INFO of ch3_txpmaresetmask : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txpmaresetmask";
  attribute X_INTERFACE_INFO of ch3_txpostcursor : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txpostcursor";
  attribute X_INTERFACE_INFO of ch3_txprbssel : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txprbssel";
  attribute X_INTERFACE_INFO of ch3_txprecursor : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txprecursor";
  attribute X_INTERFACE_INFO of ch3_txrate : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txrate";
  attribute X_INTERFACE_INFO of ch3_txresetmode : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txresetmode";
  attribute X_INTERFACE_INFO of ch3_txsequence : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txsequence";
  attribute X_INTERFACE_INFO of ctrlrsvdin : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG ctrlrsvdin0";
  attribute X_INTERFACE_INFO of ctrlrsvdout : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG ctrlrsvdout";
  attribute X_INTERFACE_INFO of debugtracetdata : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG debugtracedata";
  attribute X_INTERFACE_INFO of gpi : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG gpi";
  attribute X_INTERFACE_INFO of gpo : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG gpo";
  attribute X_INTERFACE_INFO of hsclk0_lcpllfbdiv : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_LCPLLFBDIV";
  attribute X_INTERFACE_INFO of hsclk0_lcpllrefclksel : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_LCPLLREFCLKSEL";
  attribute X_INTERFACE_INFO of hsclk0_lcpllresetmask : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_LCPLLRESETMASK";
  attribute X_INTERFACE_INFO of hsclk0_lcpllsdmdata : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_LCPLLSDMDATA";
  attribute X_INTERFACE_INFO of hsclk0_rpllfbdiv : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_RPLLFBDIV";
  attribute X_INTERFACE_INFO of hsclk0_rpllrefclksel : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_RPLLREFCLKSEL";
  attribute X_INTERFACE_INFO of hsclk0_rpllresetmask : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_RPLLRESETMASK";
  attribute X_INTERFACE_INFO of hsclk0_rpllsdmdata : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_RPLLSDMDATA";
  attribute X_INTERFACE_INFO of hsclk0_rxrecclksel : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG hsclk0_rxrecclksel";
  attribute X_INTERFACE_INFO of hsclk1_lcpllfbdiv : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_LCPLLFBDIV";
  attribute X_INTERFACE_INFO of hsclk1_lcpllrefclksel : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_LCPLLREFCLKSEL";
  attribute X_INTERFACE_INFO of hsclk1_lcpllresetmask : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_LCPLLRESETMASK";
  attribute X_INTERFACE_INFO of hsclk1_lcpllsdmdata : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_LCPLLSDMDATA";
  attribute X_INTERFACE_INFO of hsclk1_rpllfbdiv : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_RPLLFBDIV";
  attribute X_INTERFACE_INFO of hsclk1_rpllrefclksel : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_RPLLREFCLKSEL";
  attribute X_INTERFACE_INFO of hsclk1_rpllresetmask : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_RPLLRESETMASK";
  attribute X_INTERFACE_INFO of hsclk1_rpllsdmdata : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_RPLLSDMDATA";
  attribute X_INTERFACE_INFO of hsclk1_rxrecclksel : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG hsclk1_rxrecclksel";
  attribute X_INTERFACE_INFO of pipenorthin : signal is "xilinx.com:interface:gt_northsouth:1.0 GT_NORTHIN_SOUTHOUT PIPENORTHIN";
  attribute X_INTERFACE_INFO of pipenorthout : signal is "xilinx.com:interface:gt_northsouth:1.0 GT_NORTHOUT_SOUTHIN PIPENORTHIN";
  attribute X_INTERFACE_INFO of pipesouthin : signal is "xilinx.com:interface:gt_northsouth:1.0 GT_NORTHOUT_SOUTHIN PIPESOUTHOUT";
  attribute X_INTERFACE_INFO of pipesouthout : signal is "xilinx.com:interface:gt_northsouth:1.0 GT_NORTHIN_SOUTHOUT PIPESOUTHOUT";
  attribute X_INTERFACE_INFO of resetdone_northin : signal is "xilinx.com:interface:gt_northsouth:1.0 GT_NORTHIN_SOUTHOUT RESETDONE_NORTHIN";
  attribute X_INTERFACE_INFO of resetdone_northout : signal is "xilinx.com:interface:gt_northsouth:1.0 GT_NORTHOUT_SOUTHIN RESETDONE_NORTHIN";
  attribute X_INTERFACE_INFO of resetdone_southin : signal is "xilinx.com:interface:gt_northsouth:1.0 GT_NORTHOUT_SOUTHIN RESETDONE_SOUTHOUT";
  attribute X_INTERFACE_INFO of resetdone_southout : signal is "xilinx.com:interface:gt_northsouth:1.0 GT_NORTHIN_SOUTHOUT RESETDONE_SOUTHOUT";
  attribute X_INTERFACE_INFO of rxmarginreqcmd : signal is "xilinx.com:interface:gt_rxmargin_intf:1.0 gt_rxmargin_intf rxmarginreqcmd";
  attribute X_INTERFACE_INFO of rxmarginreqlanenum : signal is "xilinx.com:interface:gt_rxmargin_intf:1.0 gt_rxmargin_intf rxmarginreqlanenum";
  attribute X_INTERFACE_INFO of rxmarginreqpayld : signal is "xilinx.com:interface:gt_rxmargin_intf:1.0 gt_rxmargin_intf rxmarginreqpayld";
  attribute X_INTERFACE_INFO of rxmarginrescmd : signal is "xilinx.com:interface:gt_rxmargin_intf:1.0 gt_rxmargin_intf rxmarginrescmd";
  attribute X_INTERFACE_INFO of rxmarginreslanenum : signal is "xilinx.com:interface:gt_rxmargin_intf:1.0 gt_rxmargin_intf rxmarginreslanenum";
  attribute X_INTERFACE_INFO of rxmarginrespayld : signal is "xilinx.com:interface:gt_rxmargin_intf:1.0 gt_rxmargin_intf rxmarginrespayld";
  attribute X_INTERFACE_INFO of rxn : signal is "xilinx.com:interface:gt:1.0 GT_Serial GRX_N";
  attribute X_INTERFACE_INFO of rxp : signal is "xilinx.com:interface:gt:1.0 GT_Serial GRX_P";
  attribute X_INTERFACE_INFO of rxpinorthin : signal is "xilinx.com:interface:gt_northsouth:1.0 GT_NORTHIN_SOUTHOUT RXPINORTHIN";
  attribute X_INTERFACE_INFO of rxpinorthout : signal is "xilinx.com:interface:gt_northsouth:1.0 GT_NORTHOUT_SOUTHIN RXPINORTHIN";
  attribute X_INTERFACE_INFO of rxpisouthin : signal is "xilinx.com:interface:gt_northsouth:1.0 GT_NORTHOUT_SOUTHIN RXPISOUTHOUT";
  attribute X_INTERFACE_INFO of rxpisouthout : signal is "xilinx.com:interface:gt_northsouth:1.0 GT_NORTHIN_SOUTHOUT RXPISOUTHOUT";
  attribute X_INTERFACE_INFO of txn : signal is "xilinx.com:interface:gt:1.0 GT_Serial GTX_N";
  attribute X_INTERFACE_PARAMETER of txn : signal is "XIL_INTERFACENAME GT_Serial, CAN_DEBUG false";
  attribute X_INTERFACE_INFO of txp : signal is "xilinx.com:interface:gt:1.0 GT_Serial GTX_P";
  attribute X_INTERFACE_INFO of txpinorthin : signal is "xilinx.com:interface:gt_northsouth:1.0 GT_NORTHIN_SOUTHOUT TXPINORTHIN";
  attribute X_INTERFACE_INFO of txpinorthout : signal is "xilinx.com:interface:gt_northsouth:1.0 GT_NORTHOUT_SOUTHIN txpinorthin";
  attribute X_INTERFACE_INFO of txpisouthin : signal is "xilinx.com:interface:gt_northsouth:1.0 GT_NORTHOUT_SOUTHIN TXPISOUTHOUT";
  attribute X_INTERFACE_INFO of txpisouthout : signal is "xilinx.com:interface:gt_northsouth:1.0 GT_NORTHIN_SOUTHOUT TXPISOUTHOUT";
  attribute X_INTERFACE_INFO of ubintr : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG ubintr";
begin
  apb3prdata(31) <= \<const0>\;
  apb3prdata(30) <= \<const0>\;
  apb3prdata(29) <= \<const0>\;
  apb3prdata(28) <= \<const0>\;
  apb3prdata(27) <= \<const0>\;
  apb3prdata(26) <= \<const0>\;
  apb3prdata(25) <= \<const0>\;
  apb3prdata(24) <= \<const0>\;
  apb3prdata(23) <= \<const0>\;
  apb3prdata(22) <= \<const0>\;
  apb3prdata(21) <= \<const0>\;
  apb3prdata(20) <= \<const0>\;
  apb3prdata(19) <= \<const0>\;
  apb3prdata(18) <= \<const0>\;
  apb3prdata(17) <= \<const0>\;
  apb3prdata(16) <= \<const0>\;
  apb3prdata(15) <= \<const0>\;
  apb3prdata(14) <= \<const0>\;
  apb3prdata(13) <= \<const0>\;
  apb3prdata(12) <= \<const0>\;
  apb3prdata(11) <= \<const0>\;
  apb3prdata(10) <= \<const0>\;
  apb3prdata(9) <= \<const0>\;
  apb3prdata(8) <= \<const0>\;
  apb3prdata(7) <= \<const0>\;
  apb3prdata(6) <= \<const0>\;
  apb3prdata(5) <= \<const0>\;
  apb3prdata(4) <= \<const0>\;
  apb3prdata(3) <= \<const0>\;
  apb3prdata(2) <= \<const0>\;
  apb3prdata(1) <= \<const0>\;
  apb3prdata(0) <= \<const0>\;
  apb3pready <= \<const0>\;
  apb3pslverr <= \<const0>\;
  ch0_bufgtce <= \<const0>\;
  ch0_bufgtcemask(3) <= \<const0>\;
  ch0_bufgtcemask(2) <= \<const0>\;
  ch0_bufgtcemask(1) <= \<const0>\;
  ch0_bufgtcemask(0) <= \<const0>\;
  ch0_bufgtdiv(11) <= \<const0>\;
  ch0_bufgtdiv(10) <= \<const0>\;
  ch0_bufgtdiv(9) <= \<const0>\;
  ch0_bufgtdiv(8) <= \<const0>\;
  ch0_bufgtdiv(7) <= \<const0>\;
  ch0_bufgtdiv(6) <= \<const0>\;
  ch0_bufgtdiv(5) <= \<const0>\;
  ch0_bufgtdiv(4) <= \<const0>\;
  ch0_bufgtdiv(3) <= \<const0>\;
  ch0_bufgtdiv(2) <= \<const0>\;
  ch0_bufgtdiv(1) <= \<const0>\;
  ch0_bufgtdiv(0) <= \<const0>\;
  ch0_bufgtrst <= \<const0>\;
  ch0_bufgtrstmask(3) <= \<const0>\;
  ch0_bufgtrstmask(2) <= \<const0>\;
  ch0_bufgtrstmask(1) <= \<const0>\;
  ch0_bufgtrstmask(0) <= \<const0>\;
  ch0_dmonitorout(31) <= \<const0>\;
  ch0_dmonitorout(30) <= \<const0>\;
  ch0_dmonitorout(29) <= \<const0>\;
  ch0_dmonitorout(28) <= \<const0>\;
  ch0_dmonitorout(27) <= \<const0>\;
  ch0_dmonitorout(26) <= \<const0>\;
  ch0_dmonitorout(25) <= \<const0>\;
  ch0_dmonitorout(24) <= \<const0>\;
  ch0_dmonitorout(23) <= \<const0>\;
  ch0_dmonitorout(22) <= \<const0>\;
  ch0_dmonitorout(21) <= \<const0>\;
  ch0_dmonitorout(20) <= \<const0>\;
  ch0_dmonitorout(19) <= \<const0>\;
  ch0_dmonitorout(18) <= \<const0>\;
  ch0_dmonitorout(17) <= \<const0>\;
  ch0_dmonitorout(16) <= \<const0>\;
  ch0_dmonitorout(15) <= \<const0>\;
  ch0_dmonitorout(14) <= \<const0>\;
  ch0_dmonitorout(13) <= \<const0>\;
  ch0_dmonitorout(12) <= \<const0>\;
  ch0_dmonitorout(11) <= \<const0>\;
  ch0_dmonitorout(10) <= \<const0>\;
  ch0_dmonitorout(9) <= \<const0>\;
  ch0_dmonitorout(8) <= \<const0>\;
  ch0_dmonitorout(7) <= \<const0>\;
  ch0_dmonitorout(6) <= \<const0>\;
  ch0_dmonitorout(5) <= \<const0>\;
  ch0_dmonitorout(4) <= \<const0>\;
  ch0_dmonitorout(3) <= \<const0>\;
  ch0_dmonitorout(2) <= \<const0>\;
  ch0_dmonitorout(1) <= \<const0>\;
  ch0_dmonitorout(0) <= \<const0>\;
  ch0_dmonitoroutclk <= \<const0>\;
  ch0_iloresetdone <= \<const0>\;
  ch0_pcsrsvdout(15) <= \<const0>\;
  ch0_pcsrsvdout(14) <= \<const0>\;
  ch0_pcsrsvdout(13) <= \<const0>\;
  ch0_pcsrsvdout(12) <= \<const0>\;
  ch0_pcsrsvdout(11) <= \<const0>\;
  ch0_pcsrsvdout(10) <= \<const0>\;
  ch0_pcsrsvdout(9) <= \<const0>\;
  ch0_pcsrsvdout(8) <= \<const0>\;
  ch0_pcsrsvdout(7) <= \<const0>\;
  ch0_pcsrsvdout(6) <= \<const0>\;
  ch0_pcsrsvdout(5) <= \<const0>\;
  ch0_pcsrsvdout(4) <= \<const0>\;
  ch0_pcsrsvdout(3) <= \<const0>\;
  ch0_pcsrsvdout(2) <= \<const0>\;
  ch0_pcsrsvdout(1) <= \<const0>\;
  ch0_pcsrsvdout(0) <= \<const0>\;
  ch0_phyready <= \<const0>\;
  ch0_phystatus <= \<const0>\;
  ch0_pinrsvdas(15) <= \<const0>\;
  ch0_pinrsvdas(14) <= \<const0>\;
  ch0_pinrsvdas(13) <= \<const0>\;
  ch0_pinrsvdas(12) <= \<const0>\;
  ch0_pinrsvdas(11) <= \<const0>\;
  ch0_pinrsvdas(10) <= \<const0>\;
  ch0_pinrsvdas(9) <= \<const0>\;
  ch0_pinrsvdas(8) <= \<const0>\;
  ch0_pinrsvdas(7) <= \<const0>\;
  ch0_pinrsvdas(6) <= \<const0>\;
  ch0_pinrsvdas(5) <= \<const0>\;
  ch0_pinrsvdas(4) <= \<const0>\;
  ch0_pinrsvdas(3) <= \<const0>\;
  ch0_pinrsvdas(2) <= \<const0>\;
  ch0_pinrsvdas(1) <= \<const0>\;
  ch0_pinrsvdas(0) <= \<const0>\;
  ch0_resetexception <= \<const0>\;
  ch0_txsimplexphystatus <= \<const0>\;
  ch0_xpipe5_pipeline_en <= \<const0>\;
  ch1_bufgtce <= \<const0>\;
  ch1_bufgtcemask(3) <= \<const0>\;
  ch1_bufgtcemask(2) <= \<const0>\;
  ch1_bufgtcemask(1) <= \<const0>\;
  ch1_bufgtcemask(0) <= \<const0>\;
  ch1_bufgtdiv(11) <= \<const0>\;
  ch1_bufgtdiv(10) <= \<const0>\;
  ch1_bufgtdiv(9) <= \<const0>\;
  ch1_bufgtdiv(8) <= \<const0>\;
  ch1_bufgtdiv(7) <= \<const0>\;
  ch1_bufgtdiv(6) <= \<const0>\;
  ch1_bufgtdiv(5) <= \<const0>\;
  ch1_bufgtdiv(4) <= \<const0>\;
  ch1_bufgtdiv(3) <= \<const0>\;
  ch1_bufgtdiv(2) <= \<const0>\;
  ch1_bufgtdiv(1) <= \<const0>\;
  ch1_bufgtdiv(0) <= \<const0>\;
  ch1_bufgtrst <= \<const0>\;
  ch1_bufgtrstmask(3) <= \<const0>\;
  ch1_bufgtrstmask(2) <= \<const0>\;
  ch1_bufgtrstmask(1) <= \<const0>\;
  ch1_bufgtrstmask(0) <= \<const0>\;
  ch1_dmonitorout(31) <= \<const0>\;
  ch1_dmonitorout(30) <= \<const0>\;
  ch1_dmonitorout(29) <= \<const0>\;
  ch1_dmonitorout(28) <= \<const0>\;
  ch1_dmonitorout(27) <= \<const0>\;
  ch1_dmonitorout(26) <= \<const0>\;
  ch1_dmonitorout(25) <= \<const0>\;
  ch1_dmonitorout(24) <= \<const0>\;
  ch1_dmonitorout(23) <= \<const0>\;
  ch1_dmonitorout(22) <= \<const0>\;
  ch1_dmonitorout(21) <= \<const0>\;
  ch1_dmonitorout(20) <= \<const0>\;
  ch1_dmonitorout(19) <= \<const0>\;
  ch1_dmonitorout(18) <= \<const0>\;
  ch1_dmonitorout(17) <= \<const0>\;
  ch1_dmonitorout(16) <= \<const0>\;
  ch1_dmonitorout(15) <= \<const0>\;
  ch1_dmonitorout(14) <= \<const0>\;
  ch1_dmonitorout(13) <= \<const0>\;
  ch1_dmonitorout(12) <= \<const0>\;
  ch1_dmonitorout(11) <= \<const0>\;
  ch1_dmonitorout(10) <= \<const0>\;
  ch1_dmonitorout(9) <= \<const0>\;
  ch1_dmonitorout(8) <= \<const0>\;
  ch1_dmonitorout(7) <= \<const0>\;
  ch1_dmonitorout(6) <= \<const0>\;
  ch1_dmonitorout(5) <= \<const0>\;
  ch1_dmonitorout(4) <= \<const0>\;
  ch1_dmonitorout(3) <= \<const0>\;
  ch1_dmonitorout(2) <= \<const0>\;
  ch1_dmonitorout(1) <= \<const0>\;
  ch1_dmonitorout(0) <= \<const0>\;
  ch1_dmonitoroutclk <= \<const0>\;
  ch1_eyescandataerror <= \<const0>\;
  ch1_iloresetdone <= \<const0>\;
  ch1_pcsrsvdout(15) <= \<const0>\;
  ch1_pcsrsvdout(14) <= \<const0>\;
  ch1_pcsrsvdout(13) <= \<const0>\;
  ch1_pcsrsvdout(12) <= \<const0>\;
  ch1_pcsrsvdout(11) <= \<const0>\;
  ch1_pcsrsvdout(10) <= \<const0>\;
  ch1_pcsrsvdout(9) <= \<const0>\;
  ch1_pcsrsvdout(8) <= \<const0>\;
  ch1_pcsrsvdout(7) <= \<const0>\;
  ch1_pcsrsvdout(6) <= \<const0>\;
  ch1_pcsrsvdout(5) <= \<const0>\;
  ch1_pcsrsvdout(4) <= \<const0>\;
  ch1_pcsrsvdout(3) <= \<const0>\;
  ch1_pcsrsvdout(2) <= \<const0>\;
  ch1_pcsrsvdout(1) <= \<const0>\;
  ch1_pcsrsvdout(0) <= \<const0>\;
  ch1_phyready <= \<const0>\;
  ch1_phystatus <= \<const0>\;
  ch1_pinrsvdas(15) <= \<const0>\;
  ch1_pinrsvdas(14) <= \<const0>\;
  ch1_pinrsvdas(13) <= \<const0>\;
  ch1_pinrsvdas(12) <= \<const0>\;
  ch1_pinrsvdas(11) <= \<const0>\;
  ch1_pinrsvdas(10) <= \<const0>\;
  ch1_pinrsvdas(9) <= \<const0>\;
  ch1_pinrsvdas(8) <= \<const0>\;
  ch1_pinrsvdas(7) <= \<const0>\;
  ch1_pinrsvdas(6) <= \<const0>\;
  ch1_pinrsvdas(5) <= \<const0>\;
  ch1_pinrsvdas(4) <= \<const0>\;
  ch1_pinrsvdas(3) <= \<const0>\;
  ch1_pinrsvdas(2) <= \<const0>\;
  ch1_pinrsvdas(1) <= \<const0>\;
  ch1_pinrsvdas(0) <= \<const0>\;
  ch1_refdebugout(1) <= \<const0>\;
  ch1_refdebugout(0) <= \<const0>\;
  ch1_resetexception <= \<const0>\;
  ch1_rx10gstat(7) <= \<const0>\;
  ch1_rx10gstat(6) <= \<const0>\;
  ch1_rx10gstat(5) <= \<const0>\;
  ch1_rx10gstat(4) <= \<const0>\;
  ch1_rx10gstat(3) <= \<const0>\;
  ch1_rx10gstat(2) <= \<const0>\;
  ch1_rx10gstat(1) <= \<const0>\;
  ch1_rx10gstat(0) <= \<const0>\;
  ch1_rxbufstatus(2) <= \<const0>\;
  ch1_rxbufstatus(1) <= \<const0>\;
  ch1_rxbufstatus(0) <= \<const0>\;
  ch1_rxbyteisaligned <= \<const0>\;
  ch1_rxbyterealign <= \<const0>\;
  ch1_rxcdrlock <= \<const0>\;
  ch1_rxcdrphdone <= \<const0>\;
  ch1_rxchanbondseq <= \<const0>\;
  ch1_rxchanisaligned <= \<const0>\;
  ch1_rxchanrealign <= \<const0>\;
  ch1_rxchbondo(4) <= \<const0>\;
  ch1_rxchbondo(3) <= \<const0>\;
  ch1_rxchbondo(2) <= \<const0>\;
  ch1_rxchbondo(1) <= \<const0>\;
  ch1_rxchbondo(0) <= \<const0>\;
  ch1_rxclkcorcnt(1) <= \<const0>\;
  ch1_rxclkcorcnt(0) <= \<const0>\;
  ch1_rxcominitdet <= \<const0>\;
  ch1_rxcommadet <= \<const0>\;
  ch1_rxcomsasdet <= \<const0>\;
  ch1_rxcomwakedet <= \<const0>\;
  ch1_rxctrl0(15) <= \<const0>\;
  ch1_rxctrl0(14) <= \<const0>\;
  ch1_rxctrl0(13) <= \<const0>\;
  ch1_rxctrl0(12) <= \<const0>\;
  ch1_rxctrl0(11) <= \<const0>\;
  ch1_rxctrl0(10) <= \<const0>\;
  ch1_rxctrl0(9) <= \<const0>\;
  ch1_rxctrl0(8) <= \<const0>\;
  ch1_rxctrl0(7) <= \<const0>\;
  ch1_rxctrl0(6) <= \<const0>\;
  ch1_rxctrl0(5) <= \<const0>\;
  ch1_rxctrl0(4) <= \<const0>\;
  ch1_rxctrl0(3) <= \<const0>\;
  ch1_rxctrl0(2) <= \<const0>\;
  ch1_rxctrl0(1) <= \<const0>\;
  ch1_rxctrl0(0) <= \<const0>\;
  ch1_rxctrl1(15) <= \<const0>\;
  ch1_rxctrl1(14) <= \<const0>\;
  ch1_rxctrl1(13) <= \<const0>\;
  ch1_rxctrl1(12) <= \<const0>\;
  ch1_rxctrl1(11) <= \<const0>\;
  ch1_rxctrl1(10) <= \<const0>\;
  ch1_rxctrl1(9) <= \<const0>\;
  ch1_rxctrl1(8) <= \<const0>\;
  ch1_rxctrl1(7) <= \<const0>\;
  ch1_rxctrl1(6) <= \<const0>\;
  ch1_rxctrl1(5) <= \<const0>\;
  ch1_rxctrl1(4) <= \<const0>\;
  ch1_rxctrl1(3) <= \<const0>\;
  ch1_rxctrl1(2) <= \<const0>\;
  ch1_rxctrl1(1) <= \<const0>\;
  ch1_rxctrl1(0) <= \<const0>\;
  ch1_rxctrl2(7) <= \<const0>\;
  ch1_rxctrl2(6) <= \<const0>\;
  ch1_rxctrl2(5) <= \<const0>\;
  ch1_rxctrl2(4) <= \<const0>\;
  ch1_rxctrl2(3) <= \<const0>\;
  ch1_rxctrl2(2) <= \<const0>\;
  ch1_rxctrl2(1) <= \<const0>\;
  ch1_rxctrl2(0) <= \<const0>\;
  ch1_rxctrl3(7) <= \<const0>\;
  ch1_rxctrl3(6) <= \<const0>\;
  ch1_rxctrl3(5) <= \<const0>\;
  ch1_rxctrl3(4) <= \<const0>\;
  ch1_rxctrl3(3) <= \<const0>\;
  ch1_rxctrl3(2) <= \<const0>\;
  ch1_rxctrl3(1) <= \<const0>\;
  ch1_rxctrl3(0) <= \<const0>\;
  ch1_rxdapiresetdone <= \<const0>\;
  ch1_rxdata(127) <= \<const0>\;
  ch1_rxdata(126) <= \<const0>\;
  ch1_rxdata(125) <= \<const0>\;
  ch1_rxdata(124) <= \<const0>\;
  ch1_rxdata(123) <= \<const0>\;
  ch1_rxdata(122) <= \<const0>\;
  ch1_rxdata(121) <= \<const0>\;
  ch1_rxdata(120) <= \<const0>\;
  ch1_rxdata(119) <= \<const0>\;
  ch1_rxdata(118) <= \<const0>\;
  ch1_rxdata(117) <= \<const0>\;
  ch1_rxdata(116) <= \<const0>\;
  ch1_rxdata(115) <= \<const0>\;
  ch1_rxdata(114) <= \<const0>\;
  ch1_rxdata(113) <= \<const0>\;
  ch1_rxdata(112) <= \<const0>\;
  ch1_rxdata(111) <= \<const0>\;
  ch1_rxdata(110) <= \<const0>\;
  ch1_rxdata(109) <= \<const0>\;
  ch1_rxdata(108) <= \<const0>\;
  ch1_rxdata(107) <= \<const0>\;
  ch1_rxdata(106) <= \<const0>\;
  ch1_rxdata(105) <= \<const0>\;
  ch1_rxdata(104) <= \<const0>\;
  ch1_rxdata(103) <= \<const0>\;
  ch1_rxdata(102) <= \<const0>\;
  ch1_rxdata(101) <= \<const0>\;
  ch1_rxdata(100) <= \<const0>\;
  ch1_rxdata(99) <= \<const0>\;
  ch1_rxdata(98) <= \<const0>\;
  ch1_rxdata(97) <= \<const0>\;
  ch1_rxdata(96) <= \<const0>\;
  ch1_rxdata(95) <= \<const0>\;
  ch1_rxdata(94) <= \<const0>\;
  ch1_rxdata(93) <= \<const0>\;
  ch1_rxdata(92) <= \<const0>\;
  ch1_rxdata(91) <= \<const0>\;
  ch1_rxdata(90) <= \<const0>\;
  ch1_rxdata(89) <= \<const0>\;
  ch1_rxdata(88) <= \<const0>\;
  ch1_rxdata(87) <= \<const0>\;
  ch1_rxdata(86) <= \<const0>\;
  ch1_rxdata(85) <= \<const0>\;
  ch1_rxdata(84) <= \<const0>\;
  ch1_rxdata(83) <= \<const0>\;
  ch1_rxdata(82) <= \<const0>\;
  ch1_rxdata(81) <= \<const0>\;
  ch1_rxdata(80) <= \<const0>\;
  ch1_rxdata(79) <= \<const0>\;
  ch1_rxdata(78) <= \<const0>\;
  ch1_rxdata(77) <= \<const0>\;
  ch1_rxdata(76) <= \<const0>\;
  ch1_rxdata(75) <= \<const0>\;
  ch1_rxdata(74) <= \<const0>\;
  ch1_rxdata(73) <= \<const0>\;
  ch1_rxdata(72) <= \<const0>\;
  ch1_rxdata(71) <= \<const0>\;
  ch1_rxdata(70) <= \<const0>\;
  ch1_rxdata(69) <= \<const0>\;
  ch1_rxdata(68) <= \<const0>\;
  ch1_rxdata(67) <= \<const0>\;
  ch1_rxdata(66) <= \<const0>\;
  ch1_rxdata(65) <= \<const0>\;
  ch1_rxdata(64) <= \<const0>\;
  ch1_rxdata(63) <= \<const0>\;
  ch1_rxdata(62) <= \<const0>\;
  ch1_rxdata(61) <= \<const0>\;
  ch1_rxdata(60) <= \<const0>\;
  ch1_rxdata(59) <= \<const0>\;
  ch1_rxdata(58) <= \<const0>\;
  ch1_rxdata(57) <= \<const0>\;
  ch1_rxdata(56) <= \<const0>\;
  ch1_rxdata(55) <= \<const0>\;
  ch1_rxdata(54) <= \<const0>\;
  ch1_rxdata(53) <= \<const0>\;
  ch1_rxdata(52) <= \<const0>\;
  ch1_rxdata(51) <= \<const0>\;
  ch1_rxdata(50) <= \<const0>\;
  ch1_rxdata(49) <= \<const0>\;
  ch1_rxdata(48) <= \<const0>\;
  ch1_rxdata(47) <= \<const0>\;
  ch1_rxdata(46) <= \<const0>\;
  ch1_rxdata(45) <= \<const0>\;
  ch1_rxdata(44) <= \<const0>\;
  ch1_rxdata(43) <= \<const0>\;
  ch1_rxdata(42) <= \<const0>\;
  ch1_rxdata(41) <= \<const0>\;
  ch1_rxdata(40) <= \<const0>\;
  ch1_rxdata(39) <= \<const0>\;
  ch1_rxdata(38) <= \<const0>\;
  ch1_rxdata(37) <= \<const0>\;
  ch1_rxdata(36) <= \<const0>\;
  ch1_rxdata(35) <= \<const0>\;
  ch1_rxdata(34) <= \<const0>\;
  ch1_rxdata(33) <= \<const0>\;
  ch1_rxdata(32) <= \<const0>\;
  ch1_rxdata(31) <= \<const0>\;
  ch1_rxdata(30) <= \<const0>\;
  ch1_rxdata(29) <= \<const0>\;
  ch1_rxdata(28) <= \<const0>\;
  ch1_rxdata(27) <= \<const0>\;
  ch1_rxdata(26) <= \<const0>\;
  ch1_rxdata(25) <= \<const0>\;
  ch1_rxdata(24) <= \<const0>\;
  ch1_rxdata(23) <= \<const0>\;
  ch1_rxdata(22) <= \<const0>\;
  ch1_rxdata(21) <= \<const0>\;
  ch1_rxdata(20) <= \<const0>\;
  ch1_rxdata(19) <= \<const0>\;
  ch1_rxdata(18) <= \<const0>\;
  ch1_rxdata(17) <= \<const0>\;
  ch1_rxdata(16) <= \<const0>\;
  ch1_rxdata(15) <= \<const0>\;
  ch1_rxdata(14) <= \<const0>\;
  ch1_rxdata(13) <= \<const0>\;
  ch1_rxdata(12) <= \<const0>\;
  ch1_rxdata(11) <= \<const0>\;
  ch1_rxdata(10) <= \<const0>\;
  ch1_rxdata(9) <= \<const0>\;
  ch1_rxdata(8) <= \<const0>\;
  ch1_rxdata(7) <= \<const0>\;
  ch1_rxdata(6) <= \<const0>\;
  ch1_rxdata(5) <= \<const0>\;
  ch1_rxdata(4) <= \<const0>\;
  ch1_rxdata(3) <= \<const0>\;
  ch1_rxdata(2) <= \<const0>\;
  ch1_rxdata(1) <= \<const0>\;
  ch1_rxdata(0) <= \<const0>\;
  ch1_rxdatavalid(1) <= \<const0>\;
  ch1_rxdatavalid(0) <= \<const0>\;
  ch1_rxdebugpcsout <= \<const0>\;
  ch1_rxdlyalignerr <= \<const0>\;
  ch1_rxdlyalignprog <= \<const0>\;
  ch1_rxelecidle <= \<const0>\;
  ch1_rxfinealigndone <= \<const0>\;
  ch1_rxheader(5) <= \<const0>\;
  ch1_rxheader(4) <= \<const0>\;
  ch1_rxheader(3) <= \<const0>\;
  ch1_rxheader(2) <= \<const0>\;
  ch1_rxheader(1) <= \<const0>\;
  ch1_rxheader(0) <= \<const0>\;
  ch1_rxheadervalid(1) <= \<const0>\;
  ch1_rxheadervalid(0) <= \<const0>\;
  ch1_rxmstresetdone <= \<const0>\;
  ch1_rxosintdone <= \<const0>\;
  ch1_rxoutclk <= \<const0>\;
  ch1_rxphaligndone <= \<const0>\;
  ch1_rxphalignerr <= \<const0>\;
  ch1_rxphdlyresetdone <= \<const0>\;
  ch1_rxphsetinitdone <= \<const0>\;
  ch1_rxphshift180done <= \<const0>\;
  ch1_rxpkdet <= \<const0>\;
  ch1_rxpmaresetdone <= \<const0>\;
  ch1_rxprbserr <= \<const0>\;
  ch1_rxprbslocked <= \<const0>\;
  ch1_rxprogdivresetdone <= \<const0>\;
  ch1_rxqpisenn <= \<const0>\;
  ch1_rxqpisenp <= \<const0>\;
  ch1_rxresetdone <= \<const0>\;
  ch1_rxsimplexphystatus <= \<const0>\;
  ch1_rxsliderdy <= \<const0>\;
  ch1_rxslipdone <= \<const0>\;
  ch1_rxstartofseq(1) <= \<const0>\;
  ch1_rxstartofseq(0) <= \<const0>\;
  ch1_rxstatus(2) <= \<const0>\;
  ch1_rxstatus(1) <= \<const0>\;
  ch1_rxstatus(0) <= \<const0>\;
  ch1_rxsyncdone <= \<const0>\;
  ch1_rxvalid <= \<const0>\;
  ch1_tx10gstat <= \<const0>\;
  ch1_txbufstatus(1) <= \<const0>\;
  ch1_txbufstatus(0) <= \<const0>\;
  ch1_txcomfinish <= \<const0>\;
  ch1_txdapiresetdone <= \<const0>\;
  ch1_txdccdone <= \<const0>\;
  ch1_txdebugpcsout <= \<const0>\;
  ch1_txdlyalignerr <= \<const0>\;
  ch1_txdlyalignprog <= \<const0>\;
  ch1_txmstresetdone <= \<const0>\;
  ch1_txoutclk <= \<const0>\;
  ch1_txphaligndone <= \<const0>\;
  ch1_txphalignerr <= \<const0>\;
  ch1_txphalignoutrsvd <= \<const0>\;
  ch1_txphdlyresetdone <= \<const0>\;
  ch1_txphsetinitdone <= \<const0>\;
  ch1_txphshift180done <= \<const0>\;
  ch1_txpmaresetdone <= \<const0>\;
  ch1_txprogdivresetdone <= \<const0>\;
  ch1_txqpisenn <= \<const0>\;
  ch1_txqpisenp <= \<const0>\;
  ch1_txresetdone <= \<const0>\;
  ch1_txsimplexphystatus <= \<const0>\;
  ch1_txswingouthigh <= \<const0>\;
  ch1_txswingoutlow <= \<const0>\;
  ch1_txsyncdone <= \<const0>\;
  ch1_xpipe5_pipeline_en <= \<const0>\;
  ch2_bufgtce <= \<const0>\;
  ch2_bufgtcemask(3) <= \<const0>\;
  ch2_bufgtcemask(2) <= \<const0>\;
  ch2_bufgtcemask(1) <= \<const0>\;
  ch2_bufgtcemask(0) <= \<const0>\;
  ch2_bufgtdiv(11) <= \<const0>\;
  ch2_bufgtdiv(10) <= \<const0>\;
  ch2_bufgtdiv(9) <= \<const0>\;
  ch2_bufgtdiv(8) <= \<const0>\;
  ch2_bufgtdiv(7) <= \<const0>\;
  ch2_bufgtdiv(6) <= \<const0>\;
  ch2_bufgtdiv(5) <= \<const0>\;
  ch2_bufgtdiv(4) <= \<const0>\;
  ch2_bufgtdiv(3) <= \<const0>\;
  ch2_bufgtdiv(2) <= \<const0>\;
  ch2_bufgtdiv(1) <= \<const0>\;
  ch2_bufgtdiv(0) <= \<const0>\;
  ch2_bufgtrst <= \<const0>\;
  ch2_bufgtrstmask(3) <= \<const0>\;
  ch2_bufgtrstmask(2) <= \<const0>\;
  ch2_bufgtrstmask(1) <= \<const0>\;
  ch2_bufgtrstmask(0) <= \<const0>\;
  ch2_dmonitorout(31) <= \<const0>\;
  ch2_dmonitorout(30) <= \<const0>\;
  ch2_dmonitorout(29) <= \<const0>\;
  ch2_dmonitorout(28) <= \<const0>\;
  ch2_dmonitorout(27) <= \<const0>\;
  ch2_dmonitorout(26) <= \<const0>\;
  ch2_dmonitorout(25) <= \<const0>\;
  ch2_dmonitorout(24) <= \<const0>\;
  ch2_dmonitorout(23) <= \<const0>\;
  ch2_dmonitorout(22) <= \<const0>\;
  ch2_dmonitorout(21) <= \<const0>\;
  ch2_dmonitorout(20) <= \<const0>\;
  ch2_dmonitorout(19) <= \<const0>\;
  ch2_dmonitorout(18) <= \<const0>\;
  ch2_dmonitorout(17) <= \<const0>\;
  ch2_dmonitorout(16) <= \<const0>\;
  ch2_dmonitorout(15) <= \<const0>\;
  ch2_dmonitorout(14) <= \<const0>\;
  ch2_dmonitorout(13) <= \<const0>\;
  ch2_dmonitorout(12) <= \<const0>\;
  ch2_dmonitorout(11) <= \<const0>\;
  ch2_dmonitorout(10) <= \<const0>\;
  ch2_dmonitorout(9) <= \<const0>\;
  ch2_dmonitorout(8) <= \<const0>\;
  ch2_dmonitorout(7) <= \<const0>\;
  ch2_dmonitorout(6) <= \<const0>\;
  ch2_dmonitorout(5) <= \<const0>\;
  ch2_dmonitorout(4) <= \<const0>\;
  ch2_dmonitorout(3) <= \<const0>\;
  ch2_dmonitorout(2) <= \<const0>\;
  ch2_dmonitorout(1) <= \<const0>\;
  ch2_dmonitorout(0) <= \<const0>\;
  ch2_dmonitoroutclk <= \<const0>\;
  ch2_eyescandataerror <= \<const0>\;
  ch2_iloresetdone <= \<const0>\;
  ch2_pcsrsvdout(15) <= \<const0>\;
  ch2_pcsrsvdout(14) <= \<const0>\;
  ch2_pcsrsvdout(13) <= \<const0>\;
  ch2_pcsrsvdout(12) <= \<const0>\;
  ch2_pcsrsvdout(11) <= \<const0>\;
  ch2_pcsrsvdout(10) <= \<const0>\;
  ch2_pcsrsvdout(9) <= \<const0>\;
  ch2_pcsrsvdout(8) <= \<const0>\;
  ch2_pcsrsvdout(7) <= \<const0>\;
  ch2_pcsrsvdout(6) <= \<const0>\;
  ch2_pcsrsvdout(5) <= \<const0>\;
  ch2_pcsrsvdout(4) <= \<const0>\;
  ch2_pcsrsvdout(3) <= \<const0>\;
  ch2_pcsrsvdout(2) <= \<const0>\;
  ch2_pcsrsvdout(1) <= \<const0>\;
  ch2_pcsrsvdout(0) <= \<const0>\;
  ch2_phyready <= \<const0>\;
  ch2_phystatus <= \<const0>\;
  ch2_pinrsvdas(15) <= \<const0>\;
  ch2_pinrsvdas(14) <= \<const0>\;
  ch2_pinrsvdas(13) <= \<const0>\;
  ch2_pinrsvdas(12) <= \<const0>\;
  ch2_pinrsvdas(11) <= \<const0>\;
  ch2_pinrsvdas(10) <= \<const0>\;
  ch2_pinrsvdas(9) <= \<const0>\;
  ch2_pinrsvdas(8) <= \<const0>\;
  ch2_pinrsvdas(7) <= \<const0>\;
  ch2_pinrsvdas(6) <= \<const0>\;
  ch2_pinrsvdas(5) <= \<const0>\;
  ch2_pinrsvdas(4) <= \<const0>\;
  ch2_pinrsvdas(3) <= \<const0>\;
  ch2_pinrsvdas(2) <= \<const0>\;
  ch2_pinrsvdas(1) <= \<const0>\;
  ch2_pinrsvdas(0) <= \<const0>\;
  ch2_refdebugout(1) <= \<const0>\;
  ch2_refdebugout(0) <= \<const0>\;
  ch2_resetexception <= \<const0>\;
  ch2_rx10gstat(7) <= \<const0>\;
  ch2_rx10gstat(6) <= \<const0>\;
  ch2_rx10gstat(5) <= \<const0>\;
  ch2_rx10gstat(4) <= \<const0>\;
  ch2_rx10gstat(3) <= \<const0>\;
  ch2_rx10gstat(2) <= \<const0>\;
  ch2_rx10gstat(1) <= \<const0>\;
  ch2_rx10gstat(0) <= \<const0>\;
  ch2_rxbufstatus(2) <= \<const0>\;
  ch2_rxbufstatus(1) <= \<const0>\;
  ch2_rxbufstatus(0) <= \<const0>\;
  ch2_rxbyteisaligned <= \<const0>\;
  ch2_rxbyterealign <= \<const0>\;
  ch2_rxcdrlock <= \<const0>\;
  ch2_rxcdrphdone <= \<const0>\;
  ch2_rxchanbondseq <= \<const0>\;
  ch2_rxchanisaligned <= \<const0>\;
  ch2_rxchanrealign <= \<const0>\;
  ch2_rxchbondo(4) <= \<const0>\;
  ch2_rxchbondo(3) <= \<const0>\;
  ch2_rxchbondo(2) <= \<const0>\;
  ch2_rxchbondo(1) <= \<const0>\;
  ch2_rxchbondo(0) <= \<const0>\;
  ch2_rxclkcorcnt(1) <= \<const0>\;
  ch2_rxclkcorcnt(0) <= \<const0>\;
  ch2_rxcominitdet <= \<const0>\;
  ch2_rxcommadet <= \<const0>\;
  ch2_rxcomsasdet <= \<const0>\;
  ch2_rxcomwakedet <= \<const0>\;
  ch2_rxctrl0(15) <= \<const0>\;
  ch2_rxctrl0(14) <= \<const0>\;
  ch2_rxctrl0(13) <= \<const0>\;
  ch2_rxctrl0(12) <= \<const0>\;
  ch2_rxctrl0(11) <= \<const0>\;
  ch2_rxctrl0(10) <= \<const0>\;
  ch2_rxctrl0(9) <= \<const0>\;
  ch2_rxctrl0(8) <= \<const0>\;
  ch2_rxctrl0(7) <= \<const0>\;
  ch2_rxctrl0(6) <= \<const0>\;
  ch2_rxctrl0(5) <= \<const0>\;
  ch2_rxctrl0(4) <= \<const0>\;
  ch2_rxctrl0(3) <= \<const0>\;
  ch2_rxctrl0(2) <= \<const0>\;
  ch2_rxctrl0(1) <= \<const0>\;
  ch2_rxctrl0(0) <= \<const0>\;
  ch2_rxctrl1(15) <= \<const0>\;
  ch2_rxctrl1(14) <= \<const0>\;
  ch2_rxctrl1(13) <= \<const0>\;
  ch2_rxctrl1(12) <= \<const0>\;
  ch2_rxctrl1(11) <= \<const0>\;
  ch2_rxctrl1(10) <= \<const0>\;
  ch2_rxctrl1(9) <= \<const0>\;
  ch2_rxctrl1(8) <= \<const0>\;
  ch2_rxctrl1(7) <= \<const0>\;
  ch2_rxctrl1(6) <= \<const0>\;
  ch2_rxctrl1(5) <= \<const0>\;
  ch2_rxctrl1(4) <= \<const0>\;
  ch2_rxctrl1(3) <= \<const0>\;
  ch2_rxctrl1(2) <= \<const0>\;
  ch2_rxctrl1(1) <= \<const0>\;
  ch2_rxctrl1(0) <= \<const0>\;
  ch2_rxctrl2(7) <= \<const0>\;
  ch2_rxctrl2(6) <= \<const0>\;
  ch2_rxctrl2(5) <= \<const0>\;
  ch2_rxctrl2(4) <= \<const0>\;
  ch2_rxctrl2(3) <= \<const0>\;
  ch2_rxctrl2(2) <= \<const0>\;
  ch2_rxctrl2(1) <= \<const0>\;
  ch2_rxctrl2(0) <= \<const0>\;
  ch2_rxctrl3(7) <= \<const0>\;
  ch2_rxctrl3(6) <= \<const0>\;
  ch2_rxctrl3(5) <= \<const0>\;
  ch2_rxctrl3(4) <= \<const0>\;
  ch2_rxctrl3(3) <= \<const0>\;
  ch2_rxctrl3(2) <= \<const0>\;
  ch2_rxctrl3(1) <= \<const0>\;
  ch2_rxctrl3(0) <= \<const0>\;
  ch2_rxdapiresetdone <= \<const0>\;
  ch2_rxdata(127) <= \<const0>\;
  ch2_rxdata(126) <= \<const0>\;
  ch2_rxdata(125) <= \<const0>\;
  ch2_rxdata(124) <= \<const0>\;
  ch2_rxdata(123) <= \<const0>\;
  ch2_rxdata(122) <= \<const0>\;
  ch2_rxdata(121) <= \<const0>\;
  ch2_rxdata(120) <= \<const0>\;
  ch2_rxdata(119) <= \<const0>\;
  ch2_rxdata(118) <= \<const0>\;
  ch2_rxdata(117) <= \<const0>\;
  ch2_rxdata(116) <= \<const0>\;
  ch2_rxdata(115) <= \<const0>\;
  ch2_rxdata(114) <= \<const0>\;
  ch2_rxdata(113) <= \<const0>\;
  ch2_rxdata(112) <= \<const0>\;
  ch2_rxdata(111) <= \<const0>\;
  ch2_rxdata(110) <= \<const0>\;
  ch2_rxdata(109) <= \<const0>\;
  ch2_rxdata(108) <= \<const0>\;
  ch2_rxdata(107) <= \<const0>\;
  ch2_rxdata(106) <= \<const0>\;
  ch2_rxdata(105) <= \<const0>\;
  ch2_rxdata(104) <= \<const0>\;
  ch2_rxdata(103) <= \<const0>\;
  ch2_rxdata(102) <= \<const0>\;
  ch2_rxdata(101) <= \<const0>\;
  ch2_rxdata(100) <= \<const0>\;
  ch2_rxdata(99) <= \<const0>\;
  ch2_rxdata(98) <= \<const0>\;
  ch2_rxdata(97) <= \<const0>\;
  ch2_rxdata(96) <= \<const0>\;
  ch2_rxdata(95) <= \<const0>\;
  ch2_rxdata(94) <= \<const0>\;
  ch2_rxdata(93) <= \<const0>\;
  ch2_rxdata(92) <= \<const0>\;
  ch2_rxdata(91) <= \<const0>\;
  ch2_rxdata(90) <= \<const0>\;
  ch2_rxdata(89) <= \<const0>\;
  ch2_rxdata(88) <= \<const0>\;
  ch2_rxdata(87) <= \<const0>\;
  ch2_rxdata(86) <= \<const0>\;
  ch2_rxdata(85) <= \<const0>\;
  ch2_rxdata(84) <= \<const0>\;
  ch2_rxdata(83) <= \<const0>\;
  ch2_rxdata(82) <= \<const0>\;
  ch2_rxdata(81) <= \<const0>\;
  ch2_rxdata(80) <= \<const0>\;
  ch2_rxdata(79) <= \<const0>\;
  ch2_rxdata(78) <= \<const0>\;
  ch2_rxdata(77) <= \<const0>\;
  ch2_rxdata(76) <= \<const0>\;
  ch2_rxdata(75) <= \<const0>\;
  ch2_rxdata(74) <= \<const0>\;
  ch2_rxdata(73) <= \<const0>\;
  ch2_rxdata(72) <= \<const0>\;
  ch2_rxdata(71) <= \<const0>\;
  ch2_rxdata(70) <= \<const0>\;
  ch2_rxdata(69) <= \<const0>\;
  ch2_rxdata(68) <= \<const0>\;
  ch2_rxdata(67) <= \<const0>\;
  ch2_rxdata(66) <= \<const0>\;
  ch2_rxdata(65) <= \<const0>\;
  ch2_rxdata(64) <= \<const0>\;
  ch2_rxdata(63) <= \<const0>\;
  ch2_rxdata(62) <= \<const0>\;
  ch2_rxdata(61) <= \<const0>\;
  ch2_rxdata(60) <= \<const0>\;
  ch2_rxdata(59) <= \<const0>\;
  ch2_rxdata(58) <= \<const0>\;
  ch2_rxdata(57) <= \<const0>\;
  ch2_rxdata(56) <= \<const0>\;
  ch2_rxdata(55) <= \<const0>\;
  ch2_rxdata(54) <= \<const0>\;
  ch2_rxdata(53) <= \<const0>\;
  ch2_rxdata(52) <= \<const0>\;
  ch2_rxdata(51) <= \<const0>\;
  ch2_rxdata(50) <= \<const0>\;
  ch2_rxdata(49) <= \<const0>\;
  ch2_rxdata(48) <= \<const0>\;
  ch2_rxdata(47) <= \<const0>\;
  ch2_rxdata(46) <= \<const0>\;
  ch2_rxdata(45) <= \<const0>\;
  ch2_rxdata(44) <= \<const0>\;
  ch2_rxdata(43) <= \<const0>\;
  ch2_rxdata(42) <= \<const0>\;
  ch2_rxdata(41) <= \<const0>\;
  ch2_rxdata(40) <= \<const0>\;
  ch2_rxdata(39) <= \<const0>\;
  ch2_rxdata(38) <= \<const0>\;
  ch2_rxdata(37) <= \<const0>\;
  ch2_rxdata(36) <= \<const0>\;
  ch2_rxdata(35) <= \<const0>\;
  ch2_rxdata(34) <= \<const0>\;
  ch2_rxdata(33) <= \<const0>\;
  ch2_rxdata(32) <= \<const0>\;
  ch2_rxdata(31) <= \<const0>\;
  ch2_rxdata(30) <= \<const0>\;
  ch2_rxdata(29) <= \<const0>\;
  ch2_rxdata(28) <= \<const0>\;
  ch2_rxdata(27) <= \<const0>\;
  ch2_rxdata(26) <= \<const0>\;
  ch2_rxdata(25) <= \<const0>\;
  ch2_rxdata(24) <= \<const0>\;
  ch2_rxdata(23) <= \<const0>\;
  ch2_rxdata(22) <= \<const0>\;
  ch2_rxdata(21) <= \<const0>\;
  ch2_rxdata(20) <= \<const0>\;
  ch2_rxdata(19) <= \<const0>\;
  ch2_rxdata(18) <= \<const0>\;
  ch2_rxdata(17) <= \<const0>\;
  ch2_rxdata(16) <= \<const0>\;
  ch2_rxdata(15) <= \<const0>\;
  ch2_rxdata(14) <= \<const0>\;
  ch2_rxdata(13) <= \<const0>\;
  ch2_rxdata(12) <= \<const0>\;
  ch2_rxdata(11) <= \<const0>\;
  ch2_rxdata(10) <= \<const0>\;
  ch2_rxdata(9) <= \<const0>\;
  ch2_rxdata(8) <= \<const0>\;
  ch2_rxdata(7) <= \<const0>\;
  ch2_rxdata(6) <= \<const0>\;
  ch2_rxdata(5) <= \<const0>\;
  ch2_rxdata(4) <= \<const0>\;
  ch2_rxdata(3) <= \<const0>\;
  ch2_rxdata(2) <= \<const0>\;
  ch2_rxdata(1) <= \<const0>\;
  ch2_rxdata(0) <= \<const0>\;
  ch2_rxdatavalid(1) <= \<const0>\;
  ch2_rxdatavalid(0) <= \<const0>\;
  ch2_rxdebugpcsout <= \<const0>\;
  ch2_rxdlyalignerr <= \<const0>\;
  ch2_rxdlyalignprog <= \<const0>\;
  ch2_rxelecidle <= \<const0>\;
  ch2_rxfinealigndone <= \<const0>\;
  ch2_rxheader(5) <= \<const0>\;
  ch2_rxheader(4) <= \<const0>\;
  ch2_rxheader(3) <= \<const0>\;
  ch2_rxheader(2) <= \<const0>\;
  ch2_rxheader(1) <= \<const0>\;
  ch2_rxheader(0) <= \<const0>\;
  ch2_rxheadervalid(1) <= \<const0>\;
  ch2_rxheadervalid(0) <= \<const0>\;
  ch2_rxmstresetdone <= \<const0>\;
  ch2_rxosintdone <= \<const0>\;
  ch2_rxoutclk <= \<const0>\;
  ch2_rxphaligndone <= \<const0>\;
  ch2_rxphalignerr <= \<const0>\;
  ch2_rxphdlyresetdone <= \<const0>\;
  ch2_rxphsetinitdone <= \<const0>\;
  ch2_rxphshift180done <= \<const0>\;
  ch2_rxpkdet <= \<const0>\;
  ch2_rxpmaresetdone <= \<const0>\;
  ch2_rxprbserr <= \<const0>\;
  ch2_rxprbslocked <= \<const0>\;
  ch2_rxprogdivresetdone <= \<const0>\;
  ch2_rxqpisenn <= \<const0>\;
  ch2_rxqpisenp <= \<const0>\;
  ch2_rxresetdone <= \<const0>\;
  ch2_rxsimplexphystatus <= \<const0>\;
  ch2_rxsliderdy <= \<const0>\;
  ch2_rxslipdone <= \<const0>\;
  ch2_rxstartofseq(1) <= \<const0>\;
  ch2_rxstartofseq(0) <= \<const0>\;
  ch2_rxstatus(2) <= \<const0>\;
  ch2_rxstatus(1) <= \<const0>\;
  ch2_rxstatus(0) <= \<const0>\;
  ch2_rxsyncdone <= \<const0>\;
  ch2_rxvalid <= \<const0>\;
  ch2_tx10gstat <= \<const0>\;
  ch2_txbufstatus(1) <= \<const0>\;
  ch2_txbufstatus(0) <= \<const0>\;
  ch2_txcomfinish <= \<const0>\;
  ch2_txdapiresetdone <= \<const0>\;
  ch2_txdccdone <= \<const0>\;
  ch2_txdebugpcsout <= \<const0>\;
  ch2_txdlyalignerr <= \<const0>\;
  ch2_txdlyalignprog <= \<const0>\;
  ch2_txmstresetdone <= \<const0>\;
  ch2_txoutclk <= \<const0>\;
  ch2_txphaligndone <= \<const0>\;
  ch2_txphalignerr <= \<const0>\;
  ch2_txphalignoutrsvd <= \<const0>\;
  ch2_txphdlyresetdone <= \<const0>\;
  ch2_txphsetinitdone <= \<const0>\;
  ch2_txphshift180done <= \<const0>\;
  ch2_txpmaresetdone <= \<const0>\;
  ch2_txprogdivresetdone <= \<const0>\;
  ch2_txqpisenn <= \<const0>\;
  ch2_txqpisenp <= \<const0>\;
  ch2_txresetdone <= \<const0>\;
  ch2_txsimplexphystatus <= \<const0>\;
  ch2_txswingouthigh <= \<const0>\;
  ch2_txswingoutlow <= \<const0>\;
  ch2_txsyncdone <= \<const0>\;
  ch2_xpipe5_pipeline_en <= \<const0>\;
  ch3_bufgtce <= \<const0>\;
  ch3_bufgtcemask(3) <= \<const0>\;
  ch3_bufgtcemask(2) <= \<const0>\;
  ch3_bufgtcemask(1) <= \<const0>\;
  ch3_bufgtcemask(0) <= \<const0>\;
  ch3_bufgtdiv(11) <= \<const0>\;
  ch3_bufgtdiv(10) <= \<const0>\;
  ch3_bufgtdiv(9) <= \<const0>\;
  ch3_bufgtdiv(8) <= \<const0>\;
  ch3_bufgtdiv(7) <= \<const0>\;
  ch3_bufgtdiv(6) <= \<const0>\;
  ch3_bufgtdiv(5) <= \<const0>\;
  ch3_bufgtdiv(4) <= \<const0>\;
  ch3_bufgtdiv(3) <= \<const0>\;
  ch3_bufgtdiv(2) <= \<const0>\;
  ch3_bufgtdiv(1) <= \<const0>\;
  ch3_bufgtdiv(0) <= \<const0>\;
  ch3_bufgtrst <= \<const0>\;
  ch3_bufgtrstmask(3) <= \<const0>\;
  ch3_bufgtrstmask(2) <= \<const0>\;
  ch3_bufgtrstmask(1) <= \<const0>\;
  ch3_bufgtrstmask(0) <= \<const0>\;
  ch3_dmonitorout(31) <= \<const0>\;
  ch3_dmonitorout(30) <= \<const0>\;
  ch3_dmonitorout(29) <= \<const0>\;
  ch3_dmonitorout(28) <= \<const0>\;
  ch3_dmonitorout(27) <= \<const0>\;
  ch3_dmonitorout(26) <= \<const0>\;
  ch3_dmonitorout(25) <= \<const0>\;
  ch3_dmonitorout(24) <= \<const0>\;
  ch3_dmonitorout(23) <= \<const0>\;
  ch3_dmonitorout(22) <= \<const0>\;
  ch3_dmonitorout(21) <= \<const0>\;
  ch3_dmonitorout(20) <= \<const0>\;
  ch3_dmonitorout(19) <= \<const0>\;
  ch3_dmonitorout(18) <= \<const0>\;
  ch3_dmonitorout(17) <= \<const0>\;
  ch3_dmonitorout(16) <= \<const0>\;
  ch3_dmonitorout(15) <= \<const0>\;
  ch3_dmonitorout(14) <= \<const0>\;
  ch3_dmonitorout(13) <= \<const0>\;
  ch3_dmonitorout(12) <= \<const0>\;
  ch3_dmonitorout(11) <= \<const0>\;
  ch3_dmonitorout(10) <= \<const0>\;
  ch3_dmonitorout(9) <= \<const0>\;
  ch3_dmonitorout(8) <= \<const0>\;
  ch3_dmonitorout(7) <= \<const0>\;
  ch3_dmonitorout(6) <= \<const0>\;
  ch3_dmonitorout(5) <= \<const0>\;
  ch3_dmonitorout(4) <= \<const0>\;
  ch3_dmonitorout(3) <= \<const0>\;
  ch3_dmonitorout(2) <= \<const0>\;
  ch3_dmonitorout(1) <= \<const0>\;
  ch3_dmonitorout(0) <= \<const0>\;
  ch3_dmonitoroutclk <= \<const0>\;
  ch3_eyescandataerror <= \<const0>\;
  ch3_iloresetdone <= \<const0>\;
  ch3_pcsrsvdout(15) <= \<const0>\;
  ch3_pcsrsvdout(14) <= \<const0>\;
  ch3_pcsrsvdout(13) <= \<const0>\;
  ch3_pcsrsvdout(12) <= \<const0>\;
  ch3_pcsrsvdout(11) <= \<const0>\;
  ch3_pcsrsvdout(10) <= \<const0>\;
  ch3_pcsrsvdout(9) <= \<const0>\;
  ch3_pcsrsvdout(8) <= \<const0>\;
  ch3_pcsrsvdout(7) <= \<const0>\;
  ch3_pcsrsvdout(6) <= \<const0>\;
  ch3_pcsrsvdout(5) <= \<const0>\;
  ch3_pcsrsvdout(4) <= \<const0>\;
  ch3_pcsrsvdout(3) <= \<const0>\;
  ch3_pcsrsvdout(2) <= \<const0>\;
  ch3_pcsrsvdout(1) <= \<const0>\;
  ch3_pcsrsvdout(0) <= \<const0>\;
  ch3_phyready <= \<const0>\;
  ch3_phystatus <= \<const0>\;
  ch3_pinrsvdas(15) <= \<const0>\;
  ch3_pinrsvdas(14) <= \<const0>\;
  ch3_pinrsvdas(13) <= \<const0>\;
  ch3_pinrsvdas(12) <= \<const0>\;
  ch3_pinrsvdas(11) <= \<const0>\;
  ch3_pinrsvdas(10) <= \<const0>\;
  ch3_pinrsvdas(9) <= \<const0>\;
  ch3_pinrsvdas(8) <= \<const0>\;
  ch3_pinrsvdas(7) <= \<const0>\;
  ch3_pinrsvdas(6) <= \<const0>\;
  ch3_pinrsvdas(5) <= \<const0>\;
  ch3_pinrsvdas(4) <= \<const0>\;
  ch3_pinrsvdas(3) <= \<const0>\;
  ch3_pinrsvdas(2) <= \<const0>\;
  ch3_pinrsvdas(1) <= \<const0>\;
  ch3_pinrsvdas(0) <= \<const0>\;
  ch3_refdebugout(1) <= \<const0>\;
  ch3_refdebugout(0) <= \<const0>\;
  ch3_resetexception <= \<const0>\;
  ch3_rx10gstat(7) <= \<const0>\;
  ch3_rx10gstat(6) <= \<const0>\;
  ch3_rx10gstat(5) <= \<const0>\;
  ch3_rx10gstat(4) <= \<const0>\;
  ch3_rx10gstat(3) <= \<const0>\;
  ch3_rx10gstat(2) <= \<const0>\;
  ch3_rx10gstat(1) <= \<const0>\;
  ch3_rx10gstat(0) <= \<const0>\;
  ch3_rxbufstatus(2) <= \<const0>\;
  ch3_rxbufstatus(1) <= \<const0>\;
  ch3_rxbufstatus(0) <= \<const0>\;
  ch3_rxbyteisaligned <= \<const0>\;
  ch3_rxbyterealign <= \<const0>\;
  ch3_rxcdrlock <= \<const0>\;
  ch3_rxcdrphdone <= \<const0>\;
  ch3_rxchanbondseq <= \<const0>\;
  ch3_rxchanisaligned <= \<const0>\;
  ch3_rxchanrealign <= \<const0>\;
  ch3_rxchbondo(4) <= \<const0>\;
  ch3_rxchbondo(3) <= \<const0>\;
  ch3_rxchbondo(2) <= \<const0>\;
  ch3_rxchbondo(1) <= \<const0>\;
  ch3_rxchbondo(0) <= \<const0>\;
  ch3_rxclkcorcnt(1) <= \<const0>\;
  ch3_rxclkcorcnt(0) <= \<const0>\;
  ch3_rxcominitdet <= \<const0>\;
  ch3_rxcommadet <= \<const0>\;
  ch3_rxcomsasdet <= \<const0>\;
  ch3_rxcomwakedet <= \<const0>\;
  ch3_rxctrl0(15) <= \<const0>\;
  ch3_rxctrl0(14) <= \<const0>\;
  ch3_rxctrl0(13) <= \<const0>\;
  ch3_rxctrl0(12) <= \<const0>\;
  ch3_rxctrl0(11) <= \<const0>\;
  ch3_rxctrl0(10) <= \<const0>\;
  ch3_rxctrl0(9) <= \<const0>\;
  ch3_rxctrl0(8) <= \<const0>\;
  ch3_rxctrl0(7) <= \<const0>\;
  ch3_rxctrl0(6) <= \<const0>\;
  ch3_rxctrl0(5) <= \<const0>\;
  ch3_rxctrl0(4) <= \<const0>\;
  ch3_rxctrl0(3) <= \<const0>\;
  ch3_rxctrl0(2) <= \<const0>\;
  ch3_rxctrl0(1) <= \<const0>\;
  ch3_rxctrl0(0) <= \<const0>\;
  ch3_rxctrl1(15) <= \<const0>\;
  ch3_rxctrl1(14) <= \<const0>\;
  ch3_rxctrl1(13) <= \<const0>\;
  ch3_rxctrl1(12) <= \<const0>\;
  ch3_rxctrl1(11) <= \<const0>\;
  ch3_rxctrl1(10) <= \<const0>\;
  ch3_rxctrl1(9) <= \<const0>\;
  ch3_rxctrl1(8) <= \<const0>\;
  ch3_rxctrl1(7) <= \<const0>\;
  ch3_rxctrl1(6) <= \<const0>\;
  ch3_rxctrl1(5) <= \<const0>\;
  ch3_rxctrl1(4) <= \<const0>\;
  ch3_rxctrl1(3) <= \<const0>\;
  ch3_rxctrl1(2) <= \<const0>\;
  ch3_rxctrl1(1) <= \<const0>\;
  ch3_rxctrl1(0) <= \<const0>\;
  ch3_rxctrl2(7) <= \<const0>\;
  ch3_rxctrl2(6) <= \<const0>\;
  ch3_rxctrl2(5) <= \<const0>\;
  ch3_rxctrl2(4) <= \<const0>\;
  ch3_rxctrl2(3) <= \<const0>\;
  ch3_rxctrl2(2) <= \<const0>\;
  ch3_rxctrl2(1) <= \<const0>\;
  ch3_rxctrl2(0) <= \<const0>\;
  ch3_rxctrl3(7) <= \<const0>\;
  ch3_rxctrl3(6) <= \<const0>\;
  ch3_rxctrl3(5) <= \<const0>\;
  ch3_rxctrl3(4) <= \<const0>\;
  ch3_rxctrl3(3) <= \<const0>\;
  ch3_rxctrl3(2) <= \<const0>\;
  ch3_rxctrl3(1) <= \<const0>\;
  ch3_rxctrl3(0) <= \<const0>\;
  ch3_rxdapiresetdone <= \<const0>\;
  ch3_rxdata(127) <= \<const0>\;
  ch3_rxdata(126) <= \<const0>\;
  ch3_rxdata(125) <= \<const0>\;
  ch3_rxdata(124) <= \<const0>\;
  ch3_rxdata(123) <= \<const0>\;
  ch3_rxdata(122) <= \<const0>\;
  ch3_rxdata(121) <= \<const0>\;
  ch3_rxdata(120) <= \<const0>\;
  ch3_rxdata(119) <= \<const0>\;
  ch3_rxdata(118) <= \<const0>\;
  ch3_rxdata(117) <= \<const0>\;
  ch3_rxdata(116) <= \<const0>\;
  ch3_rxdata(115) <= \<const0>\;
  ch3_rxdata(114) <= \<const0>\;
  ch3_rxdata(113) <= \<const0>\;
  ch3_rxdata(112) <= \<const0>\;
  ch3_rxdata(111) <= \<const0>\;
  ch3_rxdata(110) <= \<const0>\;
  ch3_rxdata(109) <= \<const0>\;
  ch3_rxdata(108) <= \<const0>\;
  ch3_rxdata(107) <= \<const0>\;
  ch3_rxdata(106) <= \<const0>\;
  ch3_rxdata(105) <= \<const0>\;
  ch3_rxdata(104) <= \<const0>\;
  ch3_rxdata(103) <= \<const0>\;
  ch3_rxdata(102) <= \<const0>\;
  ch3_rxdata(101) <= \<const0>\;
  ch3_rxdata(100) <= \<const0>\;
  ch3_rxdata(99) <= \<const0>\;
  ch3_rxdata(98) <= \<const0>\;
  ch3_rxdata(97) <= \<const0>\;
  ch3_rxdata(96) <= \<const0>\;
  ch3_rxdata(95) <= \<const0>\;
  ch3_rxdata(94) <= \<const0>\;
  ch3_rxdata(93) <= \<const0>\;
  ch3_rxdata(92) <= \<const0>\;
  ch3_rxdata(91) <= \<const0>\;
  ch3_rxdata(90) <= \<const0>\;
  ch3_rxdata(89) <= \<const0>\;
  ch3_rxdata(88) <= \<const0>\;
  ch3_rxdata(87) <= \<const0>\;
  ch3_rxdata(86) <= \<const0>\;
  ch3_rxdata(85) <= \<const0>\;
  ch3_rxdata(84) <= \<const0>\;
  ch3_rxdata(83) <= \<const0>\;
  ch3_rxdata(82) <= \<const0>\;
  ch3_rxdata(81) <= \<const0>\;
  ch3_rxdata(80) <= \<const0>\;
  ch3_rxdata(79) <= \<const0>\;
  ch3_rxdata(78) <= \<const0>\;
  ch3_rxdata(77) <= \<const0>\;
  ch3_rxdata(76) <= \<const0>\;
  ch3_rxdata(75) <= \<const0>\;
  ch3_rxdata(74) <= \<const0>\;
  ch3_rxdata(73) <= \<const0>\;
  ch3_rxdata(72) <= \<const0>\;
  ch3_rxdata(71) <= \<const0>\;
  ch3_rxdata(70) <= \<const0>\;
  ch3_rxdata(69) <= \<const0>\;
  ch3_rxdata(68) <= \<const0>\;
  ch3_rxdata(67) <= \<const0>\;
  ch3_rxdata(66) <= \<const0>\;
  ch3_rxdata(65) <= \<const0>\;
  ch3_rxdata(64) <= \<const0>\;
  ch3_rxdata(63) <= \<const0>\;
  ch3_rxdata(62) <= \<const0>\;
  ch3_rxdata(61) <= \<const0>\;
  ch3_rxdata(60) <= \<const0>\;
  ch3_rxdata(59) <= \<const0>\;
  ch3_rxdata(58) <= \<const0>\;
  ch3_rxdata(57) <= \<const0>\;
  ch3_rxdata(56) <= \<const0>\;
  ch3_rxdata(55) <= \<const0>\;
  ch3_rxdata(54) <= \<const0>\;
  ch3_rxdata(53) <= \<const0>\;
  ch3_rxdata(52) <= \<const0>\;
  ch3_rxdata(51) <= \<const0>\;
  ch3_rxdata(50) <= \<const0>\;
  ch3_rxdata(49) <= \<const0>\;
  ch3_rxdata(48) <= \<const0>\;
  ch3_rxdata(47) <= \<const0>\;
  ch3_rxdata(46) <= \<const0>\;
  ch3_rxdata(45) <= \<const0>\;
  ch3_rxdata(44) <= \<const0>\;
  ch3_rxdata(43) <= \<const0>\;
  ch3_rxdata(42) <= \<const0>\;
  ch3_rxdata(41) <= \<const0>\;
  ch3_rxdata(40) <= \<const0>\;
  ch3_rxdata(39) <= \<const0>\;
  ch3_rxdata(38) <= \<const0>\;
  ch3_rxdata(37) <= \<const0>\;
  ch3_rxdata(36) <= \<const0>\;
  ch3_rxdata(35) <= \<const0>\;
  ch3_rxdata(34) <= \<const0>\;
  ch3_rxdata(33) <= \<const0>\;
  ch3_rxdata(32) <= \<const0>\;
  ch3_rxdata(31) <= \<const0>\;
  ch3_rxdata(30) <= \<const0>\;
  ch3_rxdata(29) <= \<const0>\;
  ch3_rxdata(28) <= \<const0>\;
  ch3_rxdata(27) <= \<const0>\;
  ch3_rxdata(26) <= \<const0>\;
  ch3_rxdata(25) <= \<const0>\;
  ch3_rxdata(24) <= \<const0>\;
  ch3_rxdata(23) <= \<const0>\;
  ch3_rxdata(22) <= \<const0>\;
  ch3_rxdata(21) <= \<const0>\;
  ch3_rxdata(20) <= \<const0>\;
  ch3_rxdata(19) <= \<const0>\;
  ch3_rxdata(18) <= \<const0>\;
  ch3_rxdata(17) <= \<const0>\;
  ch3_rxdata(16) <= \<const0>\;
  ch3_rxdata(15) <= \<const0>\;
  ch3_rxdata(14) <= \<const0>\;
  ch3_rxdata(13) <= \<const0>\;
  ch3_rxdata(12) <= \<const0>\;
  ch3_rxdata(11) <= \<const0>\;
  ch3_rxdata(10) <= \<const0>\;
  ch3_rxdata(9) <= \<const0>\;
  ch3_rxdata(8) <= \<const0>\;
  ch3_rxdata(7) <= \<const0>\;
  ch3_rxdata(6) <= \<const0>\;
  ch3_rxdata(5) <= \<const0>\;
  ch3_rxdata(4) <= \<const0>\;
  ch3_rxdata(3) <= \<const0>\;
  ch3_rxdata(2) <= \<const0>\;
  ch3_rxdata(1) <= \<const0>\;
  ch3_rxdata(0) <= \<const0>\;
  ch3_rxdatavalid(1) <= \<const0>\;
  ch3_rxdatavalid(0) <= \<const0>\;
  ch3_rxdebugpcsout <= \<const0>\;
  ch3_rxdlyalignerr <= \<const0>\;
  ch3_rxdlyalignprog <= \<const0>\;
  ch3_rxelecidle <= \<const0>\;
  ch3_rxfinealigndone <= \<const0>\;
  ch3_rxheader(5) <= \<const0>\;
  ch3_rxheader(4) <= \<const0>\;
  ch3_rxheader(3) <= \<const0>\;
  ch3_rxheader(2) <= \<const0>\;
  ch3_rxheader(1) <= \<const0>\;
  ch3_rxheader(0) <= \<const0>\;
  ch3_rxheadervalid(1) <= \<const0>\;
  ch3_rxheadervalid(0) <= \<const0>\;
  ch3_rxmstresetdone <= \<const0>\;
  ch3_rxosintdone <= \<const0>\;
  ch3_rxoutclk <= \<const0>\;
  ch3_rxphaligndone <= \<const0>\;
  ch3_rxphalignerr <= \<const0>\;
  ch3_rxphdlyresetdone <= \<const0>\;
  ch3_rxphsetinitdone <= \<const0>\;
  ch3_rxphshift180done <= \<const0>\;
  ch3_rxpkdet <= \<const0>\;
  ch3_rxpmaresetdone <= \<const0>\;
  ch3_rxprbserr <= \<const0>\;
  ch3_rxprbslocked <= \<const0>\;
  ch3_rxprogdivresetdone <= \<const0>\;
  ch3_rxqpisenn <= \<const0>\;
  ch3_rxqpisenp <= \<const0>\;
  ch3_rxresetdone <= \<const0>\;
  ch3_rxsimplexphystatus <= \<const0>\;
  ch3_rxsliderdy <= \<const0>\;
  ch3_rxslipdone <= \<const0>\;
  ch3_rxstartofseq(1) <= \<const0>\;
  ch3_rxstartofseq(0) <= \<const0>\;
  ch3_rxstatus(2) <= \<const0>\;
  ch3_rxstatus(1) <= \<const0>\;
  ch3_rxstatus(0) <= \<const0>\;
  ch3_rxsyncdone <= \<const0>\;
  ch3_rxvalid <= \<const0>\;
  ch3_tx10gstat <= \<const0>\;
  ch3_txbufstatus(1) <= \<const0>\;
  ch3_txbufstatus(0) <= \<const0>\;
  ch3_txcomfinish <= \<const0>\;
  ch3_txdapiresetdone <= \<const0>\;
  ch3_txdccdone <= \<const0>\;
  ch3_txdebugpcsout <= \<const0>\;
  ch3_txdlyalignerr <= \<const0>\;
  ch3_txdlyalignprog <= \<const0>\;
  ch3_txmstresetdone <= \<const0>\;
  ch3_txoutclk <= \<const0>\;
  ch3_txphaligndone <= \<const0>\;
  ch3_txphalignerr <= \<const0>\;
  ch3_txphalignoutrsvd <= \<const0>\;
  ch3_txphdlyresetdone <= \<const0>\;
  ch3_txphsetinitdone <= \<const0>\;
  ch3_txphshift180done <= \<const0>\;
  ch3_txpmaresetdone <= \<const0>\;
  ch3_txprogdivresetdone <= \<const0>\;
  ch3_txqpisenn <= \<const0>\;
  ch3_txqpisenp <= \<const0>\;
  ch3_txresetdone <= \<const0>\;
  ch3_txsimplexphystatus <= \<const0>\;
  ch3_txswingouthigh <= \<const0>\;
  ch3_txswingoutlow <= \<const0>\;
  ch3_txsyncdone <= \<const0>\;
  ch3_xpipe5_pipeline_en <= \<const0>\;
  correcterr <= \<const0>\;
  ctrlrsvdout(7) <= \<const0>\;
  ctrlrsvdout(6) <= \<const0>\;
  ctrlrsvdout(5) <= \<const0>\;
  ctrlrsvdout(4) <= \<const0>\;
  ctrlrsvdout(3) <= \<const0>\;
  ctrlrsvdout(2) <= \<const0>\;
  ctrlrsvdout(1) <= \<const0>\;
  ctrlrsvdout(0) <= \<const0>\;
  debugtracetdata(15) <= \<const0>\;
  debugtracetdata(14) <= \<const0>\;
  debugtracetdata(13) <= \<const0>\;
  debugtracetdata(12) <= \<const0>\;
  debugtracetdata(11) <= \<const0>\;
  debugtracetdata(10) <= \<const0>\;
  debugtracetdata(9) <= \<const0>\;
  debugtracetdata(8) <= \<const0>\;
  debugtracetdata(7) <= \<const0>\;
  debugtracetdata(6) <= \<const0>\;
  debugtracetdata(5) <= \<const0>\;
  debugtracetdata(4) <= \<const0>\;
  debugtracetdata(3) <= \<const0>\;
  debugtracetdata(2) <= \<const0>\;
  debugtracetdata(1) <= \<const0>\;
  debugtracetdata(0) <= \<const0>\;
  debugtracetvalid <= \<const0>\;
  hsclk0_lcpllfbclklost <= \<const0>\;
  hsclk0_lcpllrefclklost <= \<const0>\;
  hsclk0_lcpllrefclkmonitor <= \<const0>\;
  hsclk0_rpllfbclklost <= \<const0>\;
  hsclk0_rplllock <= \<const0>\;
  hsclk0_rpllrefclklost <= \<const0>\;
  hsclk0_rpllrefclkmonitor <= \<const0>\;
  hsclk0_rxrecclkout0 <= \<const0>\;
  hsclk0_rxrecclkout1 <= \<const0>\;
  hsclk0_rxrecclksel(1) <= \<const0>\;
  hsclk0_rxrecclksel(0) <= \<const0>\;
  hsclk1_lcpllfbclklost <= \<const0>\;
  hsclk1_lcplllock <= \<const0>\;
  hsclk1_lcpllrefclklost <= \<const0>\;
  hsclk1_lcpllrefclkmonitor <= \<const0>\;
  hsclk1_rpllfbclklost <= \<const0>\;
  hsclk1_rplllock <= \<const0>\;
  hsclk1_rpllrefclklost <= \<const0>\;
  hsclk1_rpllrefclkmonitor <= \<const0>\;
  hsclk1_rxrecclkout0 <= \<const0>\;
  hsclk1_rxrecclkout1 <= \<const0>\;
  hsclk1_rxrecclksel(1) <= \<const0>\;
  hsclk1_rxrecclksel(0) <= \<const0>\;
  pipenorthout(5) <= \<const0>\;
  pipenorthout(4) <= \<const0>\;
  pipenorthout(3) <= \<const0>\;
  pipenorthout(2) <= \<const0>\;
  pipenorthout(1) <= \<const0>\;
  pipenorthout(0) <= \<const0>\;
  pipesouthout(5) <= \<const0>\;
  pipesouthout(4) <= \<const0>\;
  pipesouthout(3) <= \<const0>\;
  pipesouthout(2) <= \<const0>\;
  pipesouthout(1) <= \<const0>\;
  pipesouthout(0) <= \<const0>\;
  refclk0_clktestsigint <= \<const0>\;
  refclk0_gtrefclkpdint <= \<const0>\;
  refclk1_clktestsigint <= \<const0>\;
  refclk1_gtrefclkpdint <= \<const0>\;
  resetdone_northout(1) <= \<const0>\;
  resetdone_northout(0) <= \<const0>\;
  resetdone_southout(1) <= \<const0>\;
  resetdone_southout(0) <= \<const0>\;
  rxmarginreqack <= \<const0>\;
  rxmarginrescmd(3) <= \<const0>\;
  rxmarginrescmd(2) <= \<const0>\;
  rxmarginrescmd(1) <= \<const0>\;
  rxmarginrescmd(0) <= \<const0>\;
  rxmarginreslanenum(1) <= \<const0>\;
  rxmarginreslanenum(0) <= \<const0>\;
  rxmarginrespayld(7) <= \<const0>\;
  rxmarginrespayld(6) <= \<const0>\;
  rxmarginrespayld(5) <= \<const0>\;
  rxmarginrespayld(4) <= \<const0>\;
  rxmarginrespayld(3) <= \<const0>\;
  rxmarginrespayld(2) <= \<const0>\;
  rxmarginrespayld(1) <= \<const0>\;
  rxmarginrespayld(0) <= \<const0>\;
  rxmarginresreq <= \<const0>\;
  rxpinorthout(3) <= \<const0>\;
  rxpinorthout(2) <= \<const0>\;
  rxpinorthout(1) <= \<const0>\;
  rxpinorthout(0) <= \<const0>\;
  rxpisouthout(3) <= \<const0>\;
  rxpisouthout(2) <= \<const0>\;
  rxpisouthout(1) <= \<const0>\;
  rxpisouthout(0) <= \<const0>\;
  trigackin0 <= \<const0>\;
  trigout0 <= \<const0>\;
  txpinorthout(3) <= \<const0>\;
  txpinorthout(2) <= \<const0>\;
  txpinorthout(1) <= \<const0>\;
  txpinorthout(0) <= \<const0>\;
  txpisouthout(3) <= \<const0>\;
  txpisouthout(2) <= \<const0>\;
  txpisouthout(1) <= \<const0>\;
  txpisouthout(0) <= \<const0>\;
  ubinterrupt <= \<const0>\;
  ubtxuart <= \<const0>\;
  uncorrecterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst
     port map (
      GT_REFCLK0 => GT_REFCLK0,
      altclk => '0',
      apb3clk => apb3clk,
      apb3paddr(15 downto 0) => B"0000000000000000",
      apb3penable => '0',
      apb3prdata(31 downto 0) => NLW_inst_apb3prdata_UNCONNECTED(31 downto 0),
      apb3pready => NLW_inst_apb3pready_UNCONNECTED,
      apb3presetn => '1',
      apb3psel => '0',
      apb3pslverr => NLW_inst_apb3pslverr_UNCONNECTED,
      apb3pwdata(31 downto 0) => B"00000000000000000000000000000000",
      apb3pwrite => '0',
      bgbypassb => '0',
      bgmonitorenb => '0',
      bgpdb => '0',
      bgrcalovrd(4 downto 0) => B"00000",
      bgrcalovrdenb => '0',
      ch0_bufgtce => NLW_inst_ch0_bufgtce_UNCONNECTED,
      ch0_bufgtcemask(3 downto 0) => NLW_inst_ch0_bufgtcemask_UNCONNECTED(3 downto 0),
      ch0_bufgtdiv(11 downto 0) => NLW_inst_ch0_bufgtdiv_UNCONNECTED(11 downto 0),
      ch0_bufgtrst => NLW_inst_ch0_bufgtrst_UNCONNECTED,
      ch0_bufgtrstmask(3 downto 0) => NLW_inst_ch0_bufgtrstmask_UNCONNECTED(3 downto 0),
      ch0_cdrbmcdrreq => ch0_cdrbmcdrreq,
      ch0_cdrfreqos => ch0_cdrfreqos,
      ch0_cdrincpctrl => ch0_cdrincpctrl,
      ch0_cdrstepdir => ch0_cdrstepdir,
      ch0_cdrstepsq => ch0_cdrstepsq,
      ch0_cdrstepsx => ch0_cdrstepsx,
      ch0_clkrsvd0 => '0',
      ch0_clkrsvd1 => '0',
      ch0_dfehold => ch0_dfehold,
      ch0_dfeovrd => ch0_dfeovrd,
      ch0_dmonfiforeset => '0',
      ch0_dmonitorclk => '0',
      ch0_dmonitorout(31 downto 0) => NLW_inst_ch0_dmonitorout_UNCONNECTED(31 downto 0),
      ch0_dmonitoroutclk => NLW_inst_ch0_dmonitoroutclk_UNCONNECTED,
      ch0_eyescandataerror => ch0_eyescandataerror,
      ch0_eyescanreset => ch0_eyescanreset,
      ch0_eyescantrigger => ch0_eyescantrigger,
      ch0_gtrsvd(15 downto 0) => B"0000000000000000",
      ch0_gtrxreset => ch0_gtrxreset,
      ch0_gttxreset => ch0_gttxreset,
      ch0_hsdppcsreset => '0',
      ch0_iloreset => '0',
      ch0_iloresetdone => NLW_inst_ch0_iloresetdone_UNCONNECTED,
      ch0_iloresetmask => '1',
      ch0_loopback(2 downto 0) => ch0_loopback(2 downto 0),
      ch0_pcierstb => '1',
      ch0_pcsrsvdin(15 downto 0) => B"0000001001000000",
      ch0_pcsrsvdout(15 downto 0) => NLW_inst_ch0_pcsrsvdout_UNCONNECTED(15 downto 0),
      ch0_phyesmadaptsave => '0',
      ch0_phyready => NLW_inst_ch0_phyready_UNCONNECTED,
      ch0_phystatus => NLW_inst_ch0_phystatus_UNCONNECTED,
      ch0_pinrsvdas(15 downto 0) => NLW_inst_ch0_pinrsvdas_UNCONNECTED(15 downto 0),
      ch0_refdebugout(1 downto 0) => ch0_refdebugout(1 downto 0),
      ch0_resetexception => NLW_inst_ch0_resetexception_UNCONNECTED,
      ch0_rx10gstat(7 downto 0) => ch0_rx10gstat(7 downto 0),
      ch0_rxbufstatus(2 downto 0) => ch0_rxbufstatus(2 downto 0),
      ch0_rxbyteisaligned => ch0_rxbyteisaligned,
      ch0_rxbyterealign => ch0_rxbyterealign,
      ch0_rxcdrhold => ch0_rxcdrhold,
      ch0_rxcdrlock => ch0_rxcdrlock,
      ch0_rxcdrovrden => ch0_rxcdrovrden,
      ch0_rxcdrphdone => ch0_rxcdrphdone,
      ch0_rxcdrreset => ch0_rxcdrreset,
      ch0_rxchanbondseq => ch0_rxchanbondseq,
      ch0_rxchanisaligned => ch0_rxchanisaligned,
      ch0_rxchanrealign => ch0_rxchanrealign,
      ch0_rxchbondi(4 downto 0) => ch0_rxchbondi(4 downto 0),
      ch0_rxchbondo(4 downto 0) => ch0_rxchbondo(4 downto 0),
      ch0_rxclkcorcnt(1 downto 0) => ch0_rxclkcorcnt(1 downto 0),
      ch0_rxcominitdet => ch0_rxcominitdet,
      ch0_rxcommadet => ch0_rxcommadet,
      ch0_rxcomsasdet => ch0_rxcomsasdet,
      ch0_rxcomwakedet => ch0_rxcomwakedet,
      ch0_rxctrl0(15 downto 0) => ch0_rxctrl0(15 downto 0),
      ch0_rxctrl1(15 downto 0) => ch0_rxctrl1(15 downto 0),
      ch0_rxctrl2(7 downto 0) => ch0_rxctrl2(7 downto 0),
      ch0_rxctrl3(7 downto 0) => ch0_rxctrl3(7 downto 0),
      ch0_rxdapicodeovrden => ch0_rxdapicodeovrden,
      ch0_rxdapicodereset => ch0_rxdapicodereset,
      ch0_rxdapireset => ch0_rxdapireset,
      ch0_rxdapiresetdone => ch0_rxdapiresetdone,
      ch0_rxdapiresetmask(1 downto 0) => ch0_rxdapiresetmask(1 downto 0),
      ch0_rxdata(127 downto 0) => ch0_rxdata(127 downto 0),
      ch0_rxdatavalid(1 downto 0) => ch0_rxdatavalid(1 downto 0),
      ch0_rxdebugpcsout => ch0_rxdebugpcsout,
      ch0_rxdlyalignerr => ch0_rxdlyalignerr,
      ch0_rxdlyalignprog => ch0_rxdlyalignprog,
      ch0_rxdlyalignreq => ch0_rxdlyalignreq,
      ch0_rxelecidle => ch0_rxelecidle,
      ch0_rxeqtraining => ch0_rxeqtraining,
      ch0_rxfinealigndone => ch0_rxfinealigndone,
      ch0_rxgearboxslip => ch0_rxgearboxslip,
      ch0_rxheader(5 downto 0) => ch0_rxheader(5 downto 0),
      ch0_rxheadervalid(1 downto 0) => ch0_rxheadervalid(1 downto 0),
      ch0_rxlatclk => ch0_rxlatclk,
      ch0_rxlpmen => ch0_rxlpmen,
      ch0_rxmldchaindone => ch0_rxmldchaindone,
      ch0_rxmldchainreq => ch0_rxmldchainreq,
      ch0_rxmlfinealignreq => ch0_rxmlfinealignreq,
      ch0_rxmstdatapathreset => ch0_rxmstdatapathreset,
      ch0_rxmstreset => ch0_rxmstreset,
      ch0_rxmstresetdone => ch0_rxmstresetdone,
      ch0_rxoobreset => ch0_rxoobreset,
      ch0_rxosintdone => ch0_rxosintdone,
      ch0_rxoutclk => ch0_rxoutclk,
      ch0_rxpcsresetmask(4 downto 0) => ch0_rxpcsresetmask(4 downto 0),
      ch0_rxpd(1 downto 0) => ch0_rxpd(1 downto 0),
      ch0_rxphaligndone => ch0_rxphaligndone,
      ch0_rxphalignerr => ch0_rxphalignerr,
      ch0_rxphalignreq => ch0_rxphalignreq,
      ch0_rxphalignresetmask(1 downto 0) => ch0_rxphalignresetmask(1 downto 0),
      ch0_rxphdlypd => ch0_rxphdlypd,
      ch0_rxphdlyreset => ch0_rxphdlyreset,
      ch0_rxphdlyresetdone => ch0_rxphdlyresetdone,
      ch0_rxphsetinitdone => ch0_rxphsetinitdone,
      ch0_rxphsetinitreq => ch0_rxphsetinitreq,
      ch0_rxphshift180 => ch0_rxphshift180,
      ch0_rxphshift180done => ch0_rxphshift180done,
      ch0_rxpkdet => ch0_rxpkdet,
      ch0_rxpmaresetdone => ch0_rxpmaresetdone,
      ch0_rxpmaresetmask(6 downto 0) => ch0_rxpmaresetmask(6 downto 0),
      ch0_rxpolarity => ch0_rxpolarity,
      ch0_rxprbscntreset => ch0_rxprbscntreset,
      ch0_rxprbserr => ch0_rxprbserr,
      ch0_rxprbslocked => ch0_rxprbslocked,
      ch0_rxprbssel(3 downto 0) => ch0_rxprbssel(3 downto 0),
      ch0_rxprogdivreset => ch0_rxprogdivreset,
      ch0_rxprogdivresetdone => ch0_rxprogdivresetdone,
      ch0_rxqpien => ch0_rxqpien,
      ch0_rxqpisenn => ch0_rxqpisenn,
      ch0_rxqpisenp => ch0_rxqpisenp,
      ch0_rxrate(7 downto 0) => ch0_rxrate(7 downto 0),
      ch0_rxresetdone => ch0_rxresetdone,
      ch0_rxresetmode(1 downto 0) => ch0_rxresetmode(1 downto 0),
      ch0_rxsimplexphystatus => ch0_rxsimplexphystatus,
      ch0_rxslide => ch0_rxslide,
      ch0_rxsliderdy => ch0_rxsliderdy,
      ch0_rxslipdone => ch0_rxslipdone,
      ch0_rxstartofseq(1 downto 0) => ch0_rxstartofseq(1 downto 0),
      ch0_rxstatus(2 downto 0) => ch0_rxstatus(2 downto 0),
      ch0_rxsyncallin => ch0_rxsyncallin,
      ch0_rxsyncdone => ch0_rxsyncdone,
      ch0_rxtermination => ch0_rxtermination,
      ch0_rxuserrdy => ch0_rxuserrdy,
      ch0_rxusrclk => ch0_rxusrclk,
      ch0_rxvalid => ch0_rxvalid,
      ch0_tx10gstat => ch0_tx10gstat,
      ch0_txbufstatus(1 downto 0) => ch0_txbufstatus(1 downto 0),
      ch0_txcomfinish => ch0_txcomfinish,
      ch0_txcominit => ch0_txcominit,
      ch0_txcomsas => ch0_txcomsas,
      ch0_txcomwake => ch0_txcomwake,
      ch0_txctrl0(15 downto 0) => ch0_txctrl0(15 downto 0),
      ch0_txctrl1(15 downto 0) => ch0_txctrl1(15 downto 0),
      ch0_txctrl2(7 downto 0) => ch0_txctrl2(7 downto 0),
      ch0_txdapicodeovrden => ch0_txdapicodeovrden,
      ch0_txdapicodereset => ch0_txdapicodereset,
      ch0_txdapireset => ch0_txdapireset,
      ch0_txdapiresetdone => ch0_txdapiresetdone,
      ch0_txdapiresetmask(1 downto 0) => ch0_txdapiresetmask(1 downto 0),
      ch0_txdata(127 downto 0) => ch0_txdata(127 downto 0),
      ch0_txdccdone => ch0_txdccdone,
      ch0_txdebugpcsout => ch0_txdebugpcsout,
      ch0_txdeemph(1 downto 0) => ch0_txdeemph(1 downto 0),
      ch0_txdetectrx => ch0_txdetectrx,
      ch0_txdiffctrl(4 downto 0) => ch0_txdiffctrl(4 downto 0),
      ch0_txdlyalignerr => ch0_txdlyalignerr,
      ch0_txdlyalignprog => ch0_txdlyalignprog,
      ch0_txdlyalignreq => ch0_txdlyalignreq,
      ch0_txelecidle => ch0_txelecidle,
      ch0_txheader(5 downto 0) => ch0_txheader(5 downto 0),
      ch0_txinhibit => ch0_txinhibit,
      ch0_txlatclk => ch0_txlatclk,
      ch0_txmaincursor(6 downto 0) => ch0_txmaincursor(6 downto 0),
      ch0_txmargin(2 downto 0) => ch0_txmargin(2 downto 0),
      ch0_txmldchaindone => ch0_txmldchaindone,
      ch0_txmldchainreq => ch0_txmldchainreq,
      ch0_txmstdatapathreset => ch0_txmstdatapathreset,
      ch0_txmstreset => ch0_txmstreset,
      ch0_txmstresetdone => ch0_txmstresetdone,
      ch0_txoneszeros => ch0_txoneszeros,
      ch0_txoutclk => ch0_txoutclk,
      ch0_txpausedelayalign => ch0_txpausedelayalign,
      ch0_txpcsresetmask => ch0_txpcsresetmask,
      ch0_txpd(1 downto 0) => ch0_txpd(1 downto 0),
      ch0_txphaligndone => ch0_txphaligndone,
      ch0_txphalignerr => ch0_txphalignerr,
      ch0_txphalignoutrsvd => ch0_txphalignoutrsvd,
      ch0_txphalignreq => ch0_txphalignreq,
      ch0_txphalignresetmask(1 downto 0) => ch0_txphalignresetmask(1 downto 0),
      ch0_txphdlypd => ch0_txphdlypd,
      ch0_txphdlyreset => ch0_txphdlyreset,
      ch0_txphdlyresetdone => ch0_txphdlyresetdone,
      ch0_txphdlytstclk => ch0_txphdlytstclk,
      ch0_txphsetinitdone => ch0_txphsetinitdone,
      ch0_txphsetinitreq => ch0_txphsetinitreq,
      ch0_txphshift180 => ch0_txphshift180,
      ch0_txphshift180done => ch0_txphshift180done,
      ch0_txpicodeovrden => ch0_txpicodeovrden,
      ch0_txpicodereset => ch0_txpicodereset,
      ch0_txpippmen => ch0_txpippmen,
      ch0_txpippmstepsize(4 downto 0) => ch0_txpippmstepsize(4 downto 0),
      ch0_txpisopd => ch0_txpisopd,
      ch0_txpmaresetdone => ch0_txpmaresetdone,
      ch0_txpmaresetmask(2 downto 0) => ch0_txpmaresetmask(2 downto 0),
      ch0_txpolarity => ch0_txpolarity,
      ch0_txpostcursor(4 downto 0) => ch0_txpostcursor(4 downto 0),
      ch0_txprbsforceerr => ch0_txprbsforceerr,
      ch0_txprbssel(3 downto 0) => ch0_txprbssel(3 downto 0),
      ch0_txprecursor(4 downto 0) => ch0_txprecursor(4 downto 0),
      ch0_txprogdivreset => ch0_txprogdivreset,
      ch0_txprogdivresetdone => ch0_txprogdivresetdone,
      ch0_txqpibiasen => ch0_txqpibiasen,
      ch0_txqpisenn => ch0_txqpisenn,
      ch0_txqpisenp => ch0_txqpisenp,
      ch0_txqpiweakpu => ch0_txqpiweakpu,
      ch0_txrate(7 downto 0) => ch0_txrate(7 downto 0),
      ch0_txresetdone => ch0_txresetdone,
      ch0_txresetmode(1 downto 0) => ch0_txresetmode(1 downto 0),
      ch0_txsequence(6 downto 0) => ch0_txsequence(6 downto 0),
      ch0_txsimplexphystatus => NLW_inst_ch0_txsimplexphystatus_UNCONNECTED,
      ch0_txswing => ch0_txswing,
      ch0_txswingouthigh => ch0_txswingouthigh,
      ch0_txswingoutlow => ch0_txswingoutlow,
      ch0_txsyncallin => ch0_txsyncallin,
      ch0_txsyncdone => ch0_txsyncdone,
      ch0_txuserrdy => ch0_txuserrdy,
      ch0_txusrclk => ch0_txusrclk,
      ch0_xpipe5_pipeline_en => NLW_inst_ch0_xpipe5_pipeline_en_UNCONNECTED,
      ch1_bufgtce => NLW_inst_ch1_bufgtce_UNCONNECTED,
      ch1_bufgtcemask(3 downto 0) => NLW_inst_ch1_bufgtcemask_UNCONNECTED(3 downto 0),
      ch1_bufgtdiv(11 downto 0) => NLW_inst_ch1_bufgtdiv_UNCONNECTED(11 downto 0),
      ch1_bufgtrst => NLW_inst_ch1_bufgtrst_UNCONNECTED,
      ch1_bufgtrstmask(3 downto 0) => NLW_inst_ch1_bufgtrstmask_UNCONNECTED(3 downto 0),
      ch1_cdrbmcdrreq => '0',
      ch1_cdrfreqos => '0',
      ch1_cdrincpctrl => '0',
      ch1_cdrstepdir => '0',
      ch1_cdrstepsq => '0',
      ch1_cdrstepsx => '0',
      ch1_clkrsvd0 => '0',
      ch1_clkrsvd1 => '0',
      ch1_dfehold => '0',
      ch1_dfeovrd => '0',
      ch1_dmonfiforeset => '0',
      ch1_dmonitorclk => '0',
      ch1_dmonitorout(31 downto 0) => NLW_inst_ch1_dmonitorout_UNCONNECTED(31 downto 0),
      ch1_dmonitoroutclk => NLW_inst_ch1_dmonitoroutclk_UNCONNECTED,
      ch1_eyescandataerror => NLW_inst_ch1_eyescandataerror_UNCONNECTED,
      ch1_eyescanreset => '0',
      ch1_eyescantrigger => '0',
      ch1_gtrsvd(15 downto 0) => B"0000000000000000",
      ch1_gtrxreset => '0',
      ch1_gttxreset => '0',
      ch1_hsdppcsreset => '0',
      ch1_iloreset => '0',
      ch1_iloresetdone => NLW_inst_ch1_iloresetdone_UNCONNECTED,
      ch1_iloresetmask => '1',
      ch1_loopback(2 downto 0) => B"000",
      ch1_pcierstb => '1',
      ch1_pcsrsvdin(15 downto 0) => B"0000001001000000",
      ch1_pcsrsvdout(15 downto 0) => NLW_inst_ch1_pcsrsvdout_UNCONNECTED(15 downto 0),
      ch1_phyesmadaptsave => '0',
      ch1_phyready => NLW_inst_ch1_phyready_UNCONNECTED,
      ch1_phystatus => NLW_inst_ch1_phystatus_UNCONNECTED,
      ch1_pinrsvdas(15 downto 0) => NLW_inst_ch1_pinrsvdas_UNCONNECTED(15 downto 0),
      ch1_refdebugout(1 downto 0) => NLW_inst_ch1_refdebugout_UNCONNECTED(1 downto 0),
      ch1_resetexception => NLW_inst_ch1_resetexception_UNCONNECTED,
      ch1_rx10gstat(7 downto 0) => NLW_inst_ch1_rx10gstat_UNCONNECTED(7 downto 0),
      ch1_rxbufstatus(2 downto 0) => NLW_inst_ch1_rxbufstatus_UNCONNECTED(2 downto 0),
      ch1_rxbyteisaligned => NLW_inst_ch1_rxbyteisaligned_UNCONNECTED,
      ch1_rxbyterealign => NLW_inst_ch1_rxbyterealign_UNCONNECTED,
      ch1_rxcdrhold => '0',
      ch1_rxcdrlock => NLW_inst_ch1_rxcdrlock_UNCONNECTED,
      ch1_rxcdrovrden => '0',
      ch1_rxcdrphdone => NLW_inst_ch1_rxcdrphdone_UNCONNECTED,
      ch1_rxcdrreset => '0',
      ch1_rxchanbondseq => NLW_inst_ch1_rxchanbondseq_UNCONNECTED,
      ch1_rxchanisaligned => NLW_inst_ch1_rxchanisaligned_UNCONNECTED,
      ch1_rxchanrealign => NLW_inst_ch1_rxchanrealign_UNCONNECTED,
      ch1_rxchbondi(4 downto 0) => B"00000",
      ch1_rxchbondo(4 downto 0) => NLW_inst_ch1_rxchbondo_UNCONNECTED(4 downto 0),
      ch1_rxclkcorcnt(1 downto 0) => NLW_inst_ch1_rxclkcorcnt_UNCONNECTED(1 downto 0),
      ch1_rxcominitdet => NLW_inst_ch1_rxcominitdet_UNCONNECTED,
      ch1_rxcommadet => NLW_inst_ch1_rxcommadet_UNCONNECTED,
      ch1_rxcomsasdet => NLW_inst_ch1_rxcomsasdet_UNCONNECTED,
      ch1_rxcomwakedet => NLW_inst_ch1_rxcomwakedet_UNCONNECTED,
      ch1_rxctrl0(15 downto 0) => NLW_inst_ch1_rxctrl0_UNCONNECTED(15 downto 0),
      ch1_rxctrl1(15 downto 0) => NLW_inst_ch1_rxctrl1_UNCONNECTED(15 downto 0),
      ch1_rxctrl2(7 downto 0) => NLW_inst_ch1_rxctrl2_UNCONNECTED(7 downto 0),
      ch1_rxctrl3(7 downto 0) => NLW_inst_ch1_rxctrl3_UNCONNECTED(7 downto 0),
      ch1_rxdapicodeovrden => '0',
      ch1_rxdapicodereset => '0',
      ch1_rxdapireset => '0',
      ch1_rxdapiresetdone => NLW_inst_ch1_rxdapiresetdone_UNCONNECTED,
      ch1_rxdapiresetmask(1 downto 0) => B"00",
      ch1_rxdata(127 downto 0) => NLW_inst_ch1_rxdata_UNCONNECTED(127 downto 0),
      ch1_rxdatavalid(1 downto 0) => NLW_inst_ch1_rxdatavalid_UNCONNECTED(1 downto 0),
      ch1_rxdebugpcsout => NLW_inst_ch1_rxdebugpcsout_UNCONNECTED,
      ch1_rxdlyalignerr => NLW_inst_ch1_rxdlyalignerr_UNCONNECTED,
      ch1_rxdlyalignprog => NLW_inst_ch1_rxdlyalignprog_UNCONNECTED,
      ch1_rxdlyalignreq => '0',
      ch1_rxelecidle => NLW_inst_ch1_rxelecidle_UNCONNECTED,
      ch1_rxeqtraining => '0',
      ch1_rxfinealigndone => NLW_inst_ch1_rxfinealigndone_UNCONNECTED,
      ch1_rxgearboxslip => '0',
      ch1_rxheader(5 downto 0) => NLW_inst_ch1_rxheader_UNCONNECTED(5 downto 0),
      ch1_rxheadervalid(1 downto 0) => NLW_inst_ch1_rxheadervalid_UNCONNECTED(1 downto 0),
      ch1_rxlatclk => '0',
      ch1_rxlpmen => '0',
      ch1_rxmldchaindone => '0',
      ch1_rxmldchainreq => '0',
      ch1_rxmlfinealignreq => '0',
      ch1_rxmstdatapathreset => '0',
      ch1_rxmstreset => '0',
      ch1_rxmstresetdone => NLW_inst_ch1_rxmstresetdone_UNCONNECTED,
      ch1_rxoobreset => '0',
      ch1_rxosintdone => NLW_inst_ch1_rxosintdone_UNCONNECTED,
      ch1_rxoutclk => NLW_inst_ch1_rxoutclk_UNCONNECTED,
      ch1_rxpcsresetmask(4 downto 0) => B"11111",
      ch1_rxpd(1 downto 0) => B"00",
      ch1_rxphaligndone => NLW_inst_ch1_rxphaligndone_UNCONNECTED,
      ch1_rxphalignerr => NLW_inst_ch1_rxphalignerr_UNCONNECTED,
      ch1_rxphalignreq => '0',
      ch1_rxphalignresetmask(1 downto 0) => B"11",
      ch1_rxphdlypd => '0',
      ch1_rxphdlyreset => '0',
      ch1_rxphdlyresetdone => NLW_inst_ch1_rxphdlyresetdone_UNCONNECTED,
      ch1_rxphsetinitdone => NLW_inst_ch1_rxphsetinitdone_UNCONNECTED,
      ch1_rxphsetinitreq => '0',
      ch1_rxphshift180 => '0',
      ch1_rxphshift180done => NLW_inst_ch1_rxphshift180done_UNCONNECTED,
      ch1_rxpkdet => NLW_inst_ch1_rxpkdet_UNCONNECTED,
      ch1_rxpmaresetdone => NLW_inst_ch1_rxpmaresetdone_UNCONNECTED,
      ch1_rxpmaresetmask(6 downto 0) => B"1111111",
      ch1_rxpolarity => '0',
      ch1_rxprbscntreset => '0',
      ch1_rxprbserr => NLW_inst_ch1_rxprbserr_UNCONNECTED,
      ch1_rxprbslocked => NLW_inst_ch1_rxprbslocked_UNCONNECTED,
      ch1_rxprbssel(3 downto 0) => B"0000",
      ch1_rxprogdivreset => '0',
      ch1_rxprogdivresetdone => NLW_inst_ch1_rxprogdivresetdone_UNCONNECTED,
      ch1_rxqpien => '0',
      ch1_rxqpisenn => NLW_inst_ch1_rxqpisenn_UNCONNECTED,
      ch1_rxqpisenp => NLW_inst_ch1_rxqpisenp_UNCONNECTED,
      ch1_rxrate(7 downto 0) => B"00000000",
      ch1_rxresetdone => NLW_inst_ch1_rxresetdone_UNCONNECTED,
      ch1_rxresetmode(1 downto 0) => B"00",
      ch1_rxsimplexphystatus => NLW_inst_ch1_rxsimplexphystatus_UNCONNECTED,
      ch1_rxslide => '0',
      ch1_rxsliderdy => NLW_inst_ch1_rxsliderdy_UNCONNECTED,
      ch1_rxslipdone => NLW_inst_ch1_rxslipdone_UNCONNECTED,
      ch1_rxstartofseq(1 downto 0) => NLW_inst_ch1_rxstartofseq_UNCONNECTED(1 downto 0),
      ch1_rxstatus(2 downto 0) => NLW_inst_ch1_rxstatus_UNCONNECTED(2 downto 0),
      ch1_rxsyncallin => '0',
      ch1_rxsyncdone => NLW_inst_ch1_rxsyncdone_UNCONNECTED,
      ch1_rxtermination => '0',
      ch1_rxuserrdy => '0',
      ch1_rxusrclk => '0',
      ch1_rxvalid => NLW_inst_ch1_rxvalid_UNCONNECTED,
      ch1_tx10gstat => NLW_inst_ch1_tx10gstat_UNCONNECTED,
      ch1_txbufstatus(1 downto 0) => NLW_inst_ch1_txbufstatus_UNCONNECTED(1 downto 0),
      ch1_txcomfinish => NLW_inst_ch1_txcomfinish_UNCONNECTED,
      ch1_txcominit => '0',
      ch1_txcomsas => '0',
      ch1_txcomwake => '0',
      ch1_txctrl0(15 downto 0) => B"0000000000000000",
      ch1_txctrl1(15 downto 0) => B"0000000000000000",
      ch1_txctrl2(7 downto 0) => B"00000000",
      ch1_txdapicodeovrden => '0',
      ch1_txdapicodereset => '0',
      ch1_txdapireset => '0',
      ch1_txdapiresetdone => NLW_inst_ch1_txdapiresetdone_UNCONNECTED,
      ch1_txdapiresetmask(1 downto 0) => B"00",
      ch1_txdata(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      ch1_txdccdone => NLW_inst_ch1_txdccdone_UNCONNECTED,
      ch1_txdebugpcsout => NLW_inst_ch1_txdebugpcsout_UNCONNECTED,
      ch1_txdeemph(1 downto 0) => B"00",
      ch1_txdetectrx => '0',
      ch1_txdiffctrl(4 downto 0) => B"11001",
      ch1_txdlyalignerr => NLW_inst_ch1_txdlyalignerr_UNCONNECTED,
      ch1_txdlyalignprog => NLW_inst_ch1_txdlyalignprog_UNCONNECTED,
      ch1_txdlyalignreq => '0',
      ch1_txelecidle => '0',
      ch1_txheader(5 downto 0) => B"000000",
      ch1_txinhibit => '0',
      ch1_txlatclk => '0',
      ch1_txmaincursor(6 downto 0) => B"1001101",
      ch1_txmargin(2 downto 0) => B"000",
      ch1_txmldchaindone => '0',
      ch1_txmldchainreq => '0',
      ch1_txmstdatapathreset => '0',
      ch1_txmstreset => '0',
      ch1_txmstresetdone => NLW_inst_ch1_txmstresetdone_UNCONNECTED,
      ch1_txoneszeros => '0',
      ch1_txoutclk => NLW_inst_ch1_txoutclk_UNCONNECTED,
      ch1_txpausedelayalign => '0',
      ch1_txpcsresetmask => '1',
      ch1_txpd(1 downto 0) => B"00",
      ch1_txphaligndone => NLW_inst_ch1_txphaligndone_UNCONNECTED,
      ch1_txphalignerr => NLW_inst_ch1_txphalignerr_UNCONNECTED,
      ch1_txphalignoutrsvd => NLW_inst_ch1_txphalignoutrsvd_UNCONNECTED,
      ch1_txphalignreq => '0',
      ch1_txphalignresetmask(1 downto 0) => B"11",
      ch1_txphdlypd => '0',
      ch1_txphdlyreset => '0',
      ch1_txphdlyresetdone => NLW_inst_ch1_txphdlyresetdone_UNCONNECTED,
      ch1_txphdlytstclk => '0',
      ch1_txphsetinitdone => NLW_inst_ch1_txphsetinitdone_UNCONNECTED,
      ch1_txphsetinitreq => '0',
      ch1_txphshift180 => '0',
      ch1_txphshift180done => NLW_inst_ch1_txphshift180done_UNCONNECTED,
      ch1_txpicodeovrden => '0',
      ch1_txpicodereset => '0',
      ch1_txpippmen => '0',
      ch1_txpippmstepsize(4 downto 0) => B"00000",
      ch1_txpisopd => '0',
      ch1_txpmaresetdone => NLW_inst_ch1_txpmaresetdone_UNCONNECTED,
      ch1_txpmaresetmask(2 downto 0) => B"111",
      ch1_txpolarity => '0',
      ch1_txpostcursor(4 downto 0) => B"00000",
      ch1_txprbsforceerr => '0',
      ch1_txprbssel(3 downto 0) => B"0000",
      ch1_txprecursor(4 downto 0) => B"00000",
      ch1_txprogdivreset => '0',
      ch1_txprogdivresetdone => NLW_inst_ch1_txprogdivresetdone_UNCONNECTED,
      ch1_txqpibiasen => '0',
      ch1_txqpisenn => NLW_inst_ch1_txqpisenn_UNCONNECTED,
      ch1_txqpisenp => NLW_inst_ch1_txqpisenp_UNCONNECTED,
      ch1_txqpiweakpu => '0',
      ch1_txrate(7 downto 0) => B"00000000",
      ch1_txresetdone => NLW_inst_ch1_txresetdone_UNCONNECTED,
      ch1_txresetmode(1 downto 0) => B"00",
      ch1_txsequence(6 downto 0) => B"0000000",
      ch1_txsimplexphystatus => NLW_inst_ch1_txsimplexphystatus_UNCONNECTED,
      ch1_txswing => '0',
      ch1_txswingouthigh => NLW_inst_ch1_txswingouthigh_UNCONNECTED,
      ch1_txswingoutlow => NLW_inst_ch1_txswingoutlow_UNCONNECTED,
      ch1_txsyncallin => '0',
      ch1_txsyncdone => NLW_inst_ch1_txsyncdone_UNCONNECTED,
      ch1_txuserrdy => '0',
      ch1_txusrclk => '0',
      ch1_xpipe5_pipeline_en => NLW_inst_ch1_xpipe5_pipeline_en_UNCONNECTED,
      ch2_bufgtce => NLW_inst_ch2_bufgtce_UNCONNECTED,
      ch2_bufgtcemask(3 downto 0) => NLW_inst_ch2_bufgtcemask_UNCONNECTED(3 downto 0),
      ch2_bufgtdiv(11 downto 0) => NLW_inst_ch2_bufgtdiv_UNCONNECTED(11 downto 0),
      ch2_bufgtrst => NLW_inst_ch2_bufgtrst_UNCONNECTED,
      ch2_bufgtrstmask(3 downto 0) => NLW_inst_ch2_bufgtrstmask_UNCONNECTED(3 downto 0),
      ch2_cdrbmcdrreq => '0',
      ch2_cdrfreqos => '0',
      ch2_cdrincpctrl => '0',
      ch2_cdrstepdir => '0',
      ch2_cdrstepsq => '0',
      ch2_cdrstepsx => '0',
      ch2_clkrsvd0 => '0',
      ch2_clkrsvd1 => '0',
      ch2_dfehold => '0',
      ch2_dfeovrd => '0',
      ch2_dmonfiforeset => '0',
      ch2_dmonitorclk => '0',
      ch2_dmonitorout(31 downto 0) => NLW_inst_ch2_dmonitorout_UNCONNECTED(31 downto 0),
      ch2_dmonitoroutclk => NLW_inst_ch2_dmonitoroutclk_UNCONNECTED,
      ch2_eyescandataerror => NLW_inst_ch2_eyescandataerror_UNCONNECTED,
      ch2_eyescanreset => '0',
      ch2_eyescantrigger => '0',
      ch2_gtrsvd(15 downto 0) => B"0000000000000000",
      ch2_gtrxreset => '0',
      ch2_gttxreset => '0',
      ch2_hsdppcsreset => '0',
      ch2_iloreset => '0',
      ch2_iloresetdone => NLW_inst_ch2_iloresetdone_UNCONNECTED,
      ch2_iloresetmask => '1',
      ch2_loopback(2 downto 0) => B"000",
      ch2_pcierstb => '1',
      ch2_pcsrsvdin(15 downto 0) => B"0000001001000000",
      ch2_pcsrsvdout(15 downto 0) => NLW_inst_ch2_pcsrsvdout_UNCONNECTED(15 downto 0),
      ch2_phyesmadaptsave => '0',
      ch2_phyready => NLW_inst_ch2_phyready_UNCONNECTED,
      ch2_phystatus => NLW_inst_ch2_phystatus_UNCONNECTED,
      ch2_pinrsvdas(15 downto 0) => NLW_inst_ch2_pinrsvdas_UNCONNECTED(15 downto 0),
      ch2_refdebugout(1 downto 0) => NLW_inst_ch2_refdebugout_UNCONNECTED(1 downto 0),
      ch2_resetexception => NLW_inst_ch2_resetexception_UNCONNECTED,
      ch2_rx10gstat(7 downto 0) => NLW_inst_ch2_rx10gstat_UNCONNECTED(7 downto 0),
      ch2_rxbufstatus(2 downto 0) => NLW_inst_ch2_rxbufstatus_UNCONNECTED(2 downto 0),
      ch2_rxbyteisaligned => NLW_inst_ch2_rxbyteisaligned_UNCONNECTED,
      ch2_rxbyterealign => NLW_inst_ch2_rxbyterealign_UNCONNECTED,
      ch2_rxcdrhold => '0',
      ch2_rxcdrlock => NLW_inst_ch2_rxcdrlock_UNCONNECTED,
      ch2_rxcdrovrden => '0',
      ch2_rxcdrphdone => NLW_inst_ch2_rxcdrphdone_UNCONNECTED,
      ch2_rxcdrreset => '0',
      ch2_rxchanbondseq => NLW_inst_ch2_rxchanbondseq_UNCONNECTED,
      ch2_rxchanisaligned => NLW_inst_ch2_rxchanisaligned_UNCONNECTED,
      ch2_rxchanrealign => NLW_inst_ch2_rxchanrealign_UNCONNECTED,
      ch2_rxchbondi(4 downto 0) => B"00000",
      ch2_rxchbondo(4 downto 0) => NLW_inst_ch2_rxchbondo_UNCONNECTED(4 downto 0),
      ch2_rxclkcorcnt(1 downto 0) => NLW_inst_ch2_rxclkcorcnt_UNCONNECTED(1 downto 0),
      ch2_rxcominitdet => NLW_inst_ch2_rxcominitdet_UNCONNECTED,
      ch2_rxcommadet => NLW_inst_ch2_rxcommadet_UNCONNECTED,
      ch2_rxcomsasdet => NLW_inst_ch2_rxcomsasdet_UNCONNECTED,
      ch2_rxcomwakedet => NLW_inst_ch2_rxcomwakedet_UNCONNECTED,
      ch2_rxctrl0(15 downto 0) => NLW_inst_ch2_rxctrl0_UNCONNECTED(15 downto 0),
      ch2_rxctrl1(15 downto 0) => NLW_inst_ch2_rxctrl1_UNCONNECTED(15 downto 0),
      ch2_rxctrl2(7 downto 0) => NLW_inst_ch2_rxctrl2_UNCONNECTED(7 downto 0),
      ch2_rxctrl3(7 downto 0) => NLW_inst_ch2_rxctrl3_UNCONNECTED(7 downto 0),
      ch2_rxdapicodeovrden => '0',
      ch2_rxdapicodereset => '0',
      ch2_rxdapireset => '0',
      ch2_rxdapiresetdone => NLW_inst_ch2_rxdapiresetdone_UNCONNECTED,
      ch2_rxdapiresetmask(1 downto 0) => B"00",
      ch2_rxdata(127 downto 0) => NLW_inst_ch2_rxdata_UNCONNECTED(127 downto 0),
      ch2_rxdatavalid(1 downto 0) => NLW_inst_ch2_rxdatavalid_UNCONNECTED(1 downto 0),
      ch2_rxdebugpcsout => NLW_inst_ch2_rxdebugpcsout_UNCONNECTED,
      ch2_rxdlyalignerr => NLW_inst_ch2_rxdlyalignerr_UNCONNECTED,
      ch2_rxdlyalignprog => NLW_inst_ch2_rxdlyalignprog_UNCONNECTED,
      ch2_rxdlyalignreq => '0',
      ch2_rxelecidle => NLW_inst_ch2_rxelecidle_UNCONNECTED,
      ch2_rxeqtraining => '0',
      ch2_rxfinealigndone => NLW_inst_ch2_rxfinealigndone_UNCONNECTED,
      ch2_rxgearboxslip => '0',
      ch2_rxheader(5 downto 0) => NLW_inst_ch2_rxheader_UNCONNECTED(5 downto 0),
      ch2_rxheadervalid(1 downto 0) => NLW_inst_ch2_rxheadervalid_UNCONNECTED(1 downto 0),
      ch2_rxlatclk => '0',
      ch2_rxlpmen => '0',
      ch2_rxmldchaindone => '0',
      ch2_rxmldchainreq => '0',
      ch2_rxmlfinealignreq => '0',
      ch2_rxmstdatapathreset => '0',
      ch2_rxmstreset => '0',
      ch2_rxmstresetdone => NLW_inst_ch2_rxmstresetdone_UNCONNECTED,
      ch2_rxoobreset => '0',
      ch2_rxosintdone => NLW_inst_ch2_rxosintdone_UNCONNECTED,
      ch2_rxoutclk => NLW_inst_ch2_rxoutclk_UNCONNECTED,
      ch2_rxpcsresetmask(4 downto 0) => B"11111",
      ch2_rxpd(1 downto 0) => B"00",
      ch2_rxphaligndone => NLW_inst_ch2_rxphaligndone_UNCONNECTED,
      ch2_rxphalignerr => NLW_inst_ch2_rxphalignerr_UNCONNECTED,
      ch2_rxphalignreq => '0',
      ch2_rxphalignresetmask(1 downto 0) => B"11",
      ch2_rxphdlypd => '0',
      ch2_rxphdlyreset => '0',
      ch2_rxphdlyresetdone => NLW_inst_ch2_rxphdlyresetdone_UNCONNECTED,
      ch2_rxphsetinitdone => NLW_inst_ch2_rxphsetinitdone_UNCONNECTED,
      ch2_rxphsetinitreq => '0',
      ch2_rxphshift180 => '0',
      ch2_rxphshift180done => NLW_inst_ch2_rxphshift180done_UNCONNECTED,
      ch2_rxpkdet => NLW_inst_ch2_rxpkdet_UNCONNECTED,
      ch2_rxpmaresetdone => NLW_inst_ch2_rxpmaresetdone_UNCONNECTED,
      ch2_rxpmaresetmask(6 downto 0) => B"1111111",
      ch2_rxpolarity => '0',
      ch2_rxprbscntreset => '0',
      ch2_rxprbserr => NLW_inst_ch2_rxprbserr_UNCONNECTED,
      ch2_rxprbslocked => NLW_inst_ch2_rxprbslocked_UNCONNECTED,
      ch2_rxprbssel(3 downto 0) => B"0000",
      ch2_rxprogdivreset => '0',
      ch2_rxprogdivresetdone => NLW_inst_ch2_rxprogdivresetdone_UNCONNECTED,
      ch2_rxqpien => '0',
      ch2_rxqpisenn => NLW_inst_ch2_rxqpisenn_UNCONNECTED,
      ch2_rxqpisenp => NLW_inst_ch2_rxqpisenp_UNCONNECTED,
      ch2_rxrate(7 downto 0) => B"00000000",
      ch2_rxresetdone => NLW_inst_ch2_rxresetdone_UNCONNECTED,
      ch2_rxresetmode(1 downto 0) => B"00",
      ch2_rxsimplexphystatus => NLW_inst_ch2_rxsimplexphystatus_UNCONNECTED,
      ch2_rxslide => '0',
      ch2_rxsliderdy => NLW_inst_ch2_rxsliderdy_UNCONNECTED,
      ch2_rxslipdone => NLW_inst_ch2_rxslipdone_UNCONNECTED,
      ch2_rxstartofseq(1 downto 0) => NLW_inst_ch2_rxstartofseq_UNCONNECTED(1 downto 0),
      ch2_rxstatus(2 downto 0) => NLW_inst_ch2_rxstatus_UNCONNECTED(2 downto 0),
      ch2_rxsyncallin => '0',
      ch2_rxsyncdone => NLW_inst_ch2_rxsyncdone_UNCONNECTED,
      ch2_rxtermination => '0',
      ch2_rxuserrdy => '0',
      ch2_rxusrclk => '0',
      ch2_rxvalid => NLW_inst_ch2_rxvalid_UNCONNECTED,
      ch2_tx10gstat => NLW_inst_ch2_tx10gstat_UNCONNECTED,
      ch2_txbufstatus(1 downto 0) => NLW_inst_ch2_txbufstatus_UNCONNECTED(1 downto 0),
      ch2_txcomfinish => NLW_inst_ch2_txcomfinish_UNCONNECTED,
      ch2_txcominit => '0',
      ch2_txcomsas => '0',
      ch2_txcomwake => '0',
      ch2_txctrl0(15 downto 0) => B"0000000000000000",
      ch2_txctrl1(15 downto 0) => B"0000000000000000",
      ch2_txctrl2(7 downto 0) => B"00000000",
      ch2_txdapicodeovrden => '0',
      ch2_txdapicodereset => '0',
      ch2_txdapireset => '0',
      ch2_txdapiresetdone => NLW_inst_ch2_txdapiresetdone_UNCONNECTED,
      ch2_txdapiresetmask(1 downto 0) => B"00",
      ch2_txdata(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      ch2_txdccdone => NLW_inst_ch2_txdccdone_UNCONNECTED,
      ch2_txdebugpcsout => NLW_inst_ch2_txdebugpcsout_UNCONNECTED,
      ch2_txdeemph(1 downto 0) => B"00",
      ch2_txdetectrx => '0',
      ch2_txdiffctrl(4 downto 0) => B"11001",
      ch2_txdlyalignerr => NLW_inst_ch2_txdlyalignerr_UNCONNECTED,
      ch2_txdlyalignprog => NLW_inst_ch2_txdlyalignprog_UNCONNECTED,
      ch2_txdlyalignreq => '0',
      ch2_txelecidle => '0',
      ch2_txheader(5 downto 0) => B"000000",
      ch2_txinhibit => '0',
      ch2_txlatclk => '0',
      ch2_txmaincursor(6 downto 0) => B"1001101",
      ch2_txmargin(2 downto 0) => B"000",
      ch2_txmldchaindone => '0',
      ch2_txmldchainreq => '0',
      ch2_txmstdatapathreset => '0',
      ch2_txmstreset => '0',
      ch2_txmstresetdone => NLW_inst_ch2_txmstresetdone_UNCONNECTED,
      ch2_txoneszeros => '0',
      ch2_txoutclk => NLW_inst_ch2_txoutclk_UNCONNECTED,
      ch2_txpausedelayalign => '0',
      ch2_txpcsresetmask => '1',
      ch2_txpd(1 downto 0) => B"00",
      ch2_txphaligndone => NLW_inst_ch2_txphaligndone_UNCONNECTED,
      ch2_txphalignerr => NLW_inst_ch2_txphalignerr_UNCONNECTED,
      ch2_txphalignoutrsvd => NLW_inst_ch2_txphalignoutrsvd_UNCONNECTED,
      ch2_txphalignreq => '0',
      ch2_txphalignresetmask(1 downto 0) => B"11",
      ch2_txphdlypd => '0',
      ch2_txphdlyreset => '0',
      ch2_txphdlyresetdone => NLW_inst_ch2_txphdlyresetdone_UNCONNECTED,
      ch2_txphdlytstclk => '0',
      ch2_txphsetinitdone => NLW_inst_ch2_txphsetinitdone_UNCONNECTED,
      ch2_txphsetinitreq => '0',
      ch2_txphshift180 => '0',
      ch2_txphshift180done => NLW_inst_ch2_txphshift180done_UNCONNECTED,
      ch2_txpicodeovrden => '0',
      ch2_txpicodereset => '0',
      ch2_txpippmen => '0',
      ch2_txpippmstepsize(4 downto 0) => B"00000",
      ch2_txpisopd => '0',
      ch2_txpmaresetdone => NLW_inst_ch2_txpmaresetdone_UNCONNECTED,
      ch2_txpmaresetmask(2 downto 0) => B"111",
      ch2_txpolarity => '0',
      ch2_txpostcursor(4 downto 0) => B"00000",
      ch2_txprbsforceerr => '0',
      ch2_txprbssel(3 downto 0) => B"0000",
      ch2_txprecursor(4 downto 0) => B"00000",
      ch2_txprogdivreset => '0',
      ch2_txprogdivresetdone => NLW_inst_ch2_txprogdivresetdone_UNCONNECTED,
      ch2_txqpibiasen => '0',
      ch2_txqpisenn => NLW_inst_ch2_txqpisenn_UNCONNECTED,
      ch2_txqpisenp => NLW_inst_ch2_txqpisenp_UNCONNECTED,
      ch2_txqpiweakpu => '0',
      ch2_txrate(7 downto 0) => B"00000000",
      ch2_txresetdone => NLW_inst_ch2_txresetdone_UNCONNECTED,
      ch2_txresetmode(1 downto 0) => B"00",
      ch2_txsequence(6 downto 0) => B"0000000",
      ch2_txsimplexphystatus => NLW_inst_ch2_txsimplexphystatus_UNCONNECTED,
      ch2_txswing => '0',
      ch2_txswingouthigh => NLW_inst_ch2_txswingouthigh_UNCONNECTED,
      ch2_txswingoutlow => NLW_inst_ch2_txswingoutlow_UNCONNECTED,
      ch2_txsyncallin => '0',
      ch2_txsyncdone => NLW_inst_ch2_txsyncdone_UNCONNECTED,
      ch2_txuserrdy => '0',
      ch2_txusrclk => '0',
      ch2_xpipe5_pipeline_en => NLW_inst_ch2_xpipe5_pipeline_en_UNCONNECTED,
      ch3_bufgtce => NLW_inst_ch3_bufgtce_UNCONNECTED,
      ch3_bufgtcemask(3 downto 0) => NLW_inst_ch3_bufgtcemask_UNCONNECTED(3 downto 0),
      ch3_bufgtdiv(11 downto 0) => NLW_inst_ch3_bufgtdiv_UNCONNECTED(11 downto 0),
      ch3_bufgtrst => NLW_inst_ch3_bufgtrst_UNCONNECTED,
      ch3_bufgtrstmask(3 downto 0) => NLW_inst_ch3_bufgtrstmask_UNCONNECTED(3 downto 0),
      ch3_cdrbmcdrreq => '0',
      ch3_cdrfreqos => '0',
      ch3_cdrincpctrl => '0',
      ch3_cdrstepdir => '0',
      ch3_cdrstepsq => '0',
      ch3_cdrstepsx => '0',
      ch3_clkrsvd0 => '0',
      ch3_clkrsvd1 => '0',
      ch3_dfehold => '0',
      ch3_dfeovrd => '0',
      ch3_dmonfiforeset => '0',
      ch3_dmonitorclk => '0',
      ch3_dmonitorout(31 downto 0) => NLW_inst_ch3_dmonitorout_UNCONNECTED(31 downto 0),
      ch3_dmonitoroutclk => NLW_inst_ch3_dmonitoroutclk_UNCONNECTED,
      ch3_eyescandataerror => NLW_inst_ch3_eyescandataerror_UNCONNECTED,
      ch3_eyescanreset => '0',
      ch3_eyescantrigger => '0',
      ch3_gtrsvd(15 downto 0) => B"0000000000000000",
      ch3_gtrxreset => '0',
      ch3_gttxreset => '0',
      ch3_hsdppcsreset => '0',
      ch3_iloreset => '0',
      ch3_iloresetdone => NLW_inst_ch3_iloresetdone_UNCONNECTED,
      ch3_iloresetmask => '1',
      ch3_loopback(2 downto 0) => B"000",
      ch3_pcierstb => '1',
      ch3_pcsrsvdin(15 downto 0) => B"0000001001000000",
      ch3_pcsrsvdout(15 downto 0) => NLW_inst_ch3_pcsrsvdout_UNCONNECTED(15 downto 0),
      ch3_phyesmadaptsave => '0',
      ch3_phyready => NLW_inst_ch3_phyready_UNCONNECTED,
      ch3_phystatus => NLW_inst_ch3_phystatus_UNCONNECTED,
      ch3_pinrsvdas(15 downto 0) => NLW_inst_ch3_pinrsvdas_UNCONNECTED(15 downto 0),
      ch3_refdebugout(1 downto 0) => NLW_inst_ch3_refdebugout_UNCONNECTED(1 downto 0),
      ch3_resetexception => NLW_inst_ch3_resetexception_UNCONNECTED,
      ch3_rx10gstat(7 downto 0) => NLW_inst_ch3_rx10gstat_UNCONNECTED(7 downto 0),
      ch3_rxbufstatus(2 downto 0) => NLW_inst_ch3_rxbufstatus_UNCONNECTED(2 downto 0),
      ch3_rxbyteisaligned => NLW_inst_ch3_rxbyteisaligned_UNCONNECTED,
      ch3_rxbyterealign => NLW_inst_ch3_rxbyterealign_UNCONNECTED,
      ch3_rxcdrhold => '0',
      ch3_rxcdrlock => NLW_inst_ch3_rxcdrlock_UNCONNECTED,
      ch3_rxcdrovrden => '0',
      ch3_rxcdrphdone => NLW_inst_ch3_rxcdrphdone_UNCONNECTED,
      ch3_rxcdrreset => '0',
      ch3_rxchanbondseq => NLW_inst_ch3_rxchanbondseq_UNCONNECTED,
      ch3_rxchanisaligned => NLW_inst_ch3_rxchanisaligned_UNCONNECTED,
      ch3_rxchanrealign => NLW_inst_ch3_rxchanrealign_UNCONNECTED,
      ch3_rxchbondi(4 downto 0) => B"00000",
      ch3_rxchbondo(4 downto 0) => NLW_inst_ch3_rxchbondo_UNCONNECTED(4 downto 0),
      ch3_rxclkcorcnt(1 downto 0) => NLW_inst_ch3_rxclkcorcnt_UNCONNECTED(1 downto 0),
      ch3_rxcominitdet => NLW_inst_ch3_rxcominitdet_UNCONNECTED,
      ch3_rxcommadet => NLW_inst_ch3_rxcommadet_UNCONNECTED,
      ch3_rxcomsasdet => NLW_inst_ch3_rxcomsasdet_UNCONNECTED,
      ch3_rxcomwakedet => NLW_inst_ch3_rxcomwakedet_UNCONNECTED,
      ch3_rxctrl0(15 downto 0) => NLW_inst_ch3_rxctrl0_UNCONNECTED(15 downto 0),
      ch3_rxctrl1(15 downto 0) => NLW_inst_ch3_rxctrl1_UNCONNECTED(15 downto 0),
      ch3_rxctrl2(7 downto 0) => NLW_inst_ch3_rxctrl2_UNCONNECTED(7 downto 0),
      ch3_rxctrl3(7 downto 0) => NLW_inst_ch3_rxctrl3_UNCONNECTED(7 downto 0),
      ch3_rxdapicodeovrden => '0',
      ch3_rxdapicodereset => '0',
      ch3_rxdapireset => '0',
      ch3_rxdapiresetdone => NLW_inst_ch3_rxdapiresetdone_UNCONNECTED,
      ch3_rxdapiresetmask(1 downto 0) => B"00",
      ch3_rxdata(127 downto 0) => NLW_inst_ch3_rxdata_UNCONNECTED(127 downto 0),
      ch3_rxdatavalid(1 downto 0) => NLW_inst_ch3_rxdatavalid_UNCONNECTED(1 downto 0),
      ch3_rxdebugpcsout => NLW_inst_ch3_rxdebugpcsout_UNCONNECTED,
      ch3_rxdlyalignerr => NLW_inst_ch3_rxdlyalignerr_UNCONNECTED,
      ch3_rxdlyalignprog => NLW_inst_ch3_rxdlyalignprog_UNCONNECTED,
      ch3_rxdlyalignreq => '0',
      ch3_rxelecidle => NLW_inst_ch3_rxelecidle_UNCONNECTED,
      ch3_rxeqtraining => '0',
      ch3_rxfinealigndone => NLW_inst_ch3_rxfinealigndone_UNCONNECTED,
      ch3_rxgearboxslip => '0',
      ch3_rxheader(5 downto 0) => NLW_inst_ch3_rxheader_UNCONNECTED(5 downto 0),
      ch3_rxheadervalid(1 downto 0) => NLW_inst_ch3_rxheadervalid_UNCONNECTED(1 downto 0),
      ch3_rxlatclk => '0',
      ch3_rxlpmen => '0',
      ch3_rxmldchaindone => '0',
      ch3_rxmldchainreq => '0',
      ch3_rxmlfinealignreq => '0',
      ch3_rxmstdatapathreset => '0',
      ch3_rxmstreset => '0',
      ch3_rxmstresetdone => NLW_inst_ch3_rxmstresetdone_UNCONNECTED,
      ch3_rxoobreset => '0',
      ch3_rxosintdone => NLW_inst_ch3_rxosintdone_UNCONNECTED,
      ch3_rxoutclk => NLW_inst_ch3_rxoutclk_UNCONNECTED,
      ch3_rxpcsresetmask(4 downto 0) => B"11111",
      ch3_rxpd(1 downto 0) => B"00",
      ch3_rxphaligndone => NLW_inst_ch3_rxphaligndone_UNCONNECTED,
      ch3_rxphalignerr => NLW_inst_ch3_rxphalignerr_UNCONNECTED,
      ch3_rxphalignreq => '0',
      ch3_rxphalignresetmask(1 downto 0) => B"11",
      ch3_rxphdlypd => '0',
      ch3_rxphdlyreset => '0',
      ch3_rxphdlyresetdone => NLW_inst_ch3_rxphdlyresetdone_UNCONNECTED,
      ch3_rxphsetinitdone => NLW_inst_ch3_rxphsetinitdone_UNCONNECTED,
      ch3_rxphsetinitreq => '0',
      ch3_rxphshift180 => '0',
      ch3_rxphshift180done => NLW_inst_ch3_rxphshift180done_UNCONNECTED,
      ch3_rxpkdet => NLW_inst_ch3_rxpkdet_UNCONNECTED,
      ch3_rxpmaresetdone => NLW_inst_ch3_rxpmaresetdone_UNCONNECTED,
      ch3_rxpmaresetmask(6 downto 0) => B"1111111",
      ch3_rxpolarity => '0',
      ch3_rxprbscntreset => '0',
      ch3_rxprbserr => NLW_inst_ch3_rxprbserr_UNCONNECTED,
      ch3_rxprbslocked => NLW_inst_ch3_rxprbslocked_UNCONNECTED,
      ch3_rxprbssel(3 downto 0) => B"0000",
      ch3_rxprogdivreset => '0',
      ch3_rxprogdivresetdone => NLW_inst_ch3_rxprogdivresetdone_UNCONNECTED,
      ch3_rxqpien => '0',
      ch3_rxqpisenn => NLW_inst_ch3_rxqpisenn_UNCONNECTED,
      ch3_rxqpisenp => NLW_inst_ch3_rxqpisenp_UNCONNECTED,
      ch3_rxrate(7 downto 0) => B"00000000",
      ch3_rxresetdone => NLW_inst_ch3_rxresetdone_UNCONNECTED,
      ch3_rxresetmode(1 downto 0) => B"00",
      ch3_rxsimplexphystatus => NLW_inst_ch3_rxsimplexphystatus_UNCONNECTED,
      ch3_rxslide => '0',
      ch3_rxsliderdy => NLW_inst_ch3_rxsliderdy_UNCONNECTED,
      ch3_rxslipdone => NLW_inst_ch3_rxslipdone_UNCONNECTED,
      ch3_rxstartofseq(1 downto 0) => NLW_inst_ch3_rxstartofseq_UNCONNECTED(1 downto 0),
      ch3_rxstatus(2 downto 0) => NLW_inst_ch3_rxstatus_UNCONNECTED(2 downto 0),
      ch3_rxsyncallin => '0',
      ch3_rxsyncdone => NLW_inst_ch3_rxsyncdone_UNCONNECTED,
      ch3_rxtermination => '0',
      ch3_rxuserrdy => '0',
      ch3_rxusrclk => '0',
      ch3_rxvalid => NLW_inst_ch3_rxvalid_UNCONNECTED,
      ch3_tx10gstat => NLW_inst_ch3_tx10gstat_UNCONNECTED,
      ch3_txbufstatus(1 downto 0) => NLW_inst_ch3_txbufstatus_UNCONNECTED(1 downto 0),
      ch3_txcomfinish => NLW_inst_ch3_txcomfinish_UNCONNECTED,
      ch3_txcominit => '0',
      ch3_txcomsas => '0',
      ch3_txcomwake => '0',
      ch3_txctrl0(15 downto 0) => B"0000000000000000",
      ch3_txctrl1(15 downto 0) => B"0000000000000000",
      ch3_txctrl2(7 downto 0) => B"00000000",
      ch3_txdapicodeovrden => '0',
      ch3_txdapicodereset => '0',
      ch3_txdapireset => '0',
      ch3_txdapiresetdone => NLW_inst_ch3_txdapiresetdone_UNCONNECTED,
      ch3_txdapiresetmask(1 downto 0) => B"00",
      ch3_txdata(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      ch3_txdccdone => NLW_inst_ch3_txdccdone_UNCONNECTED,
      ch3_txdebugpcsout => NLW_inst_ch3_txdebugpcsout_UNCONNECTED,
      ch3_txdeemph(1 downto 0) => B"00",
      ch3_txdetectrx => '0',
      ch3_txdiffctrl(4 downto 0) => B"11001",
      ch3_txdlyalignerr => NLW_inst_ch3_txdlyalignerr_UNCONNECTED,
      ch3_txdlyalignprog => NLW_inst_ch3_txdlyalignprog_UNCONNECTED,
      ch3_txdlyalignreq => '0',
      ch3_txelecidle => '0',
      ch3_txheader(5 downto 0) => B"000000",
      ch3_txinhibit => '0',
      ch3_txlatclk => '0',
      ch3_txmaincursor(6 downto 0) => B"1001101",
      ch3_txmargin(2 downto 0) => B"000",
      ch3_txmldchaindone => '0',
      ch3_txmldchainreq => '0',
      ch3_txmstdatapathreset => '0',
      ch3_txmstreset => '0',
      ch3_txmstresetdone => NLW_inst_ch3_txmstresetdone_UNCONNECTED,
      ch3_txoneszeros => '0',
      ch3_txoutclk => NLW_inst_ch3_txoutclk_UNCONNECTED,
      ch3_txpausedelayalign => '0',
      ch3_txpcsresetmask => '1',
      ch3_txpd(1 downto 0) => B"00",
      ch3_txphaligndone => NLW_inst_ch3_txphaligndone_UNCONNECTED,
      ch3_txphalignerr => NLW_inst_ch3_txphalignerr_UNCONNECTED,
      ch3_txphalignoutrsvd => NLW_inst_ch3_txphalignoutrsvd_UNCONNECTED,
      ch3_txphalignreq => '0',
      ch3_txphalignresetmask(1 downto 0) => B"11",
      ch3_txphdlypd => '0',
      ch3_txphdlyreset => '0',
      ch3_txphdlyresetdone => NLW_inst_ch3_txphdlyresetdone_UNCONNECTED,
      ch3_txphdlytstclk => '0',
      ch3_txphsetinitdone => NLW_inst_ch3_txphsetinitdone_UNCONNECTED,
      ch3_txphsetinitreq => '0',
      ch3_txphshift180 => '0',
      ch3_txphshift180done => NLW_inst_ch3_txphshift180done_UNCONNECTED,
      ch3_txpicodeovrden => '0',
      ch3_txpicodereset => '0',
      ch3_txpippmen => '0',
      ch3_txpippmstepsize(4 downto 0) => B"00000",
      ch3_txpisopd => '0',
      ch3_txpmaresetdone => NLW_inst_ch3_txpmaresetdone_UNCONNECTED,
      ch3_txpmaresetmask(2 downto 0) => B"111",
      ch3_txpolarity => '0',
      ch3_txpostcursor(4 downto 0) => B"00000",
      ch3_txprbsforceerr => '0',
      ch3_txprbssel(3 downto 0) => B"0000",
      ch3_txprecursor(4 downto 0) => B"00000",
      ch3_txprogdivreset => '0',
      ch3_txprogdivresetdone => NLW_inst_ch3_txprogdivresetdone_UNCONNECTED,
      ch3_txqpibiasen => '0',
      ch3_txqpisenn => NLW_inst_ch3_txqpisenn_UNCONNECTED,
      ch3_txqpisenp => NLW_inst_ch3_txqpisenp_UNCONNECTED,
      ch3_txqpiweakpu => '0',
      ch3_txrate(7 downto 0) => B"00000000",
      ch3_txresetdone => NLW_inst_ch3_txresetdone_UNCONNECTED,
      ch3_txresetmode(1 downto 0) => B"00",
      ch3_txsequence(6 downto 0) => B"0000000",
      ch3_txsimplexphystatus => NLW_inst_ch3_txsimplexphystatus_UNCONNECTED,
      ch3_txswing => '0',
      ch3_txswingouthigh => NLW_inst_ch3_txswingouthigh_UNCONNECTED,
      ch3_txswingoutlow => NLW_inst_ch3_txswingoutlow_UNCONNECTED,
      ch3_txsyncallin => '0',
      ch3_txsyncdone => NLW_inst_ch3_txsyncdone_UNCONNECTED,
      ch3_txuserrdy => '0',
      ch3_txusrclk => '0',
      ch3_xpipe5_pipeline_en => NLW_inst_ch3_xpipe5_pipeline_en_UNCONNECTED,
      coestatusdebug => '0',
      correcterr => NLW_inst_correcterr_UNCONNECTED,
      ctrlrsvdin(7 downto 0) => B"00000000",
      ctrlrsvdout(7 downto 0) => NLW_inst_ctrlrsvdout_UNCONNECTED(7 downto 0),
      debugtraceclk => '0',
      debugtraceready => '0',
      debugtracetdata(15 downto 0) => NLW_inst_debugtracetdata_UNCONNECTED(15 downto 0),
      debugtracetvalid => NLW_inst_debugtracetvalid_UNCONNECTED,
      gpi(31 downto 0) => gpi(31 downto 0),
      gpo(31 downto 0) => gpo(31 downto 0),
      gtpowergood => gtpowergood,
      hsclk0_lcpllclkrsvd0 => '0',
      hsclk0_lcpllclkrsvd1 => '0',
      hsclk0_lcpllfbclklost => NLW_inst_hsclk0_lcpllfbclklost_UNCONNECTED,
      hsclk0_lcpllfbdiv(7 downto 0) => B"00000000",
      hsclk0_lcpllgtgrefclk => '0',
      hsclk0_lcplllock => hsclk0_lcplllock,
      hsclk0_lcpllpd => '0',
      hsclk0_lcpllrefclklost => NLW_inst_hsclk0_lcpllrefclklost_UNCONNECTED,
      hsclk0_lcpllrefclkmonitor => NLW_inst_hsclk0_lcpllrefclkmonitor_UNCONNECTED,
      hsclk0_lcpllrefclksel(2 downto 0) => B"001",
      hsclk0_lcpllreset => '0',
      hsclk0_lcpllresetbypassmode => '0',
      hsclk0_lcpllresetmask(1 downto 0) => B"11",
      hsclk0_lcpllrsvd0(7 downto 0) => B"00000000",
      hsclk0_lcpllrsvd1(7 downto 0) => B"00000000",
      hsclk0_lcpllrsvdout(7 downto 0) => NLW_inst_hsclk0_lcpllrsvdout_UNCONNECTED(7 downto 0),
      hsclk0_lcpllsdmdata(25 downto 0) => B"01000111011100101111000001",
      hsclk0_lcpllsdmtoggle => '0',
      hsclk0_rpllclkrsvd0 => '0',
      hsclk0_rpllclkrsvd1 => '0',
      hsclk0_rpllfbclklost => NLW_inst_hsclk0_rpllfbclklost_UNCONNECTED,
      hsclk0_rpllfbdiv(7 downto 0) => B"00000000",
      hsclk0_rpllgtgrefclk => '0',
      hsclk0_rplllock => NLW_inst_hsclk0_rplllock_UNCONNECTED,
      hsclk0_rpllpd => '0',
      hsclk0_rpllrefclklost => NLW_inst_hsclk0_rpllrefclklost_UNCONNECTED,
      hsclk0_rpllrefclkmonitor => NLW_inst_hsclk0_rpllrefclkmonitor_UNCONNECTED,
      hsclk0_rpllrefclksel(2 downto 0) => B"001",
      hsclk0_rpllreset => '0',
      hsclk0_rpllresetbypassmode => '0',
      hsclk0_rpllresetmask(1 downto 0) => B"11",
      hsclk0_rpllrsvd0(7 downto 0) => B"00000000",
      hsclk0_rpllrsvd1(7 downto 0) => B"00000000",
      hsclk0_rpllrsvdout(7 downto 0) => NLW_inst_hsclk0_rpllrsvdout_UNCONNECTED(7 downto 0),
      hsclk0_rpllsdmdata(25 downto 0) => B"00010001010011010001000000",
      hsclk0_rpllsdmtoggle => '0',
      hsclk0_rxrecclkout0 => NLW_inst_hsclk0_rxrecclkout0_UNCONNECTED,
      hsclk0_rxrecclkout1 => NLW_inst_hsclk0_rxrecclkout1_UNCONNECTED,
      hsclk0_rxrecclksel(1 downto 0) => NLW_inst_hsclk0_rxrecclksel_UNCONNECTED(1 downto 0),
      hsclk1_lcpllclkrsvd0 => '0',
      hsclk1_lcpllclkrsvd1 => '0',
      hsclk1_lcpllfbclklost => NLW_inst_hsclk1_lcpllfbclklost_UNCONNECTED,
      hsclk1_lcpllfbdiv(7 downto 0) => B"00000000",
      hsclk1_lcpllgtgrefclk => '0',
      hsclk1_lcplllock => NLW_inst_hsclk1_lcplllock_UNCONNECTED,
      hsclk1_lcpllpd => '0',
      hsclk1_lcpllrefclklost => NLW_inst_hsclk1_lcpllrefclklost_UNCONNECTED,
      hsclk1_lcpllrefclkmonitor => NLW_inst_hsclk1_lcpllrefclkmonitor_UNCONNECTED,
      hsclk1_lcpllrefclksel(2 downto 0) => B"001",
      hsclk1_lcpllreset => '0',
      hsclk1_lcpllresetbypassmode => '0',
      hsclk1_lcpllresetmask(1 downto 0) => B"11",
      hsclk1_lcpllrsvd0(7 downto 0) => B"00000000",
      hsclk1_lcpllrsvd1(7 downto 0) => B"00000000",
      hsclk1_lcpllrsvdout(7 downto 0) => NLW_inst_hsclk1_lcpllrsvdout_UNCONNECTED(7 downto 0),
      hsclk1_lcpllsdmdata(25 downto 0) => B"01000111011100101111000001",
      hsclk1_lcpllsdmtoggle => '0',
      hsclk1_rpllclkrsvd0 => '0',
      hsclk1_rpllclkrsvd1 => '0',
      hsclk1_rpllfbclklost => NLW_inst_hsclk1_rpllfbclklost_UNCONNECTED,
      hsclk1_rpllfbdiv(7 downto 0) => B"00000000",
      hsclk1_rpllgtgrefclk => '0',
      hsclk1_rplllock => NLW_inst_hsclk1_rplllock_UNCONNECTED,
      hsclk1_rpllpd => '0',
      hsclk1_rpllrefclklost => NLW_inst_hsclk1_rpllrefclklost_UNCONNECTED,
      hsclk1_rpllrefclkmonitor => NLW_inst_hsclk1_rpllrefclkmonitor_UNCONNECTED,
      hsclk1_rpllrefclksel(2 downto 0) => B"001",
      hsclk1_rpllreset => '0',
      hsclk1_rpllresetbypassmode => '0',
      hsclk1_rpllresetmask(1 downto 0) => B"11",
      hsclk1_rpllrsvd0(7 downto 0) => B"00000000",
      hsclk1_rpllrsvd1(7 downto 0) => B"00000000",
      hsclk1_rpllrsvdout(7 downto 0) => NLW_inst_hsclk1_rpllrsvdout_UNCONNECTED(7 downto 0),
      hsclk1_rpllsdmdata(25 downto 0) => B"00010001010011010001000000",
      hsclk1_rpllsdmtoggle => '0',
      hsclk1_rxrecclkout0 => NLW_inst_hsclk1_rxrecclkout0_UNCONNECTED,
      hsclk1_rxrecclkout1 => NLW_inst_hsclk1_rxrecclkout1_UNCONNECTED,
      hsclk1_rxrecclksel(1 downto 0) => NLW_inst_hsclk1_rxrecclksel_UNCONNECTED(1 downto 0),
      pcielinkreachtarget => '0',
      pcieltssm(5 downto 0) => B"000000",
      pipenorthin(5 downto 0) => B"000000",
      pipenorthout(5 downto 0) => NLW_inst_pipenorthout_UNCONNECTED(5 downto 0),
      pipesouthin(5 downto 0) => B"000000",
      pipesouthout(5 downto 0) => NLW_inst_pipesouthout_UNCONNECTED(5 downto 0),
      rcalenb => '0',
      refclk0_clktestsig => '0',
      refclk0_clktestsigint => NLW_inst_refclk0_clktestsigint_UNCONNECTED,
      refclk0_gtrefclkpd => '0',
      refclk0_gtrefclkpdint => NLW_inst_refclk0_gtrefclkpdint_UNCONNECTED,
      refclk1_clktestsig => '0',
      refclk1_clktestsigint => NLW_inst_refclk1_clktestsigint_UNCONNECTED,
      refclk1_gtrefclkpd => '0',
      refclk1_gtrefclkpdint => NLW_inst_refclk1_gtrefclkpdint_UNCONNECTED,
      resetdone_northin(1 downto 0) => B"00",
      resetdone_northout(1 downto 0) => NLW_inst_resetdone_northout_UNCONNECTED(1 downto 0),
      resetdone_southin(1 downto 0) => B"00",
      resetdone_southout(1 downto 0) => NLW_inst_resetdone_southout_UNCONNECTED(1 downto 0),
      rxmarginclk => '0',
      rxmarginreqack => NLW_inst_rxmarginreqack_UNCONNECTED,
      rxmarginreqcmd(3 downto 0) => B"0000",
      rxmarginreqlanenum(1 downto 0) => B"00",
      rxmarginreqpayld(7 downto 0) => B"00000000",
      rxmarginreqreq => '0',
      rxmarginresack => '0',
      rxmarginrescmd(3 downto 0) => NLW_inst_rxmarginrescmd_UNCONNECTED(3 downto 0),
      rxmarginreslanenum(1 downto 0) => NLW_inst_rxmarginreslanenum_UNCONNECTED(1 downto 0),
      rxmarginrespayld(7 downto 0) => NLW_inst_rxmarginrespayld_UNCONNECTED(7 downto 0),
      rxmarginresreq => NLW_inst_rxmarginresreq_UNCONNECTED,
      rxn(3 downto 0) => rxn(3 downto 0),
      rxp(3 downto 0) => rxp(3 downto 0),
      rxpinorthin(3 downto 0) => B"0000",
      rxpinorthout(3 downto 0) => NLW_inst_rxpinorthout_UNCONNECTED(3 downto 0),
      rxpisouthin(3 downto 0) => B"0000",
      rxpisouthout(3 downto 0) => NLW_inst_rxpisouthout_UNCONNECTED(3 downto 0),
      s_axi_lite_araddr(17 downto 0) => B"000000000000000000",
      s_axi_lite_arready => NLW_inst_s_axi_lite_arready_UNCONNECTED,
      s_axi_lite_arvalid => '0',
      s_axi_lite_awaddr(17 downto 0) => B"000000000000000000",
      s_axi_lite_awready => NLW_inst_s_axi_lite_awready_UNCONNECTED,
      s_axi_lite_awvalid => '0',
      s_axi_lite_bready => '0',
      s_axi_lite_bresp(1 downto 0) => NLW_inst_s_axi_lite_bresp_UNCONNECTED(1 downto 0),
      s_axi_lite_bvalid => NLW_inst_s_axi_lite_bvalid_UNCONNECTED,
      s_axi_lite_clk => '0',
      s_axi_lite_rdata(31 downto 0) => NLW_inst_s_axi_lite_rdata_UNCONNECTED(31 downto 0),
      s_axi_lite_resetn => '0',
      s_axi_lite_rready => '0',
      s_axi_lite_rresp(1 downto 0) => NLW_inst_s_axi_lite_rresp_UNCONNECTED(1 downto 0),
      s_axi_lite_rvalid => NLW_inst_s_axi_lite_rvalid_UNCONNECTED,
      s_axi_lite_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_lite_wready => NLW_inst_s_axi_lite_wready_UNCONNECTED,
      s_axi_lite_wvalid => '0',
      trigackin0 => NLW_inst_trigackin0_UNCONNECTED,
      trigackout0 => '0',
      trigin0 => '0',
      trigout0 => NLW_inst_trigout0_UNCONNECTED,
      txn(3 downto 0) => txn(3 downto 0),
      txp(3 downto 0) => txp(3 downto 0),
      txpinorthin(3 downto 0) => B"0000",
      txpinorthout(3 downto 0) => NLW_inst_txpinorthout_UNCONNECTED(3 downto 0),
      txpisouthin(3 downto 0) => B"0000",
      txpisouthout(3 downto 0) => NLW_inst_txpisouthout_UNCONNECTED(3 downto 0),
      ubenable => '1',
      ubinterrupt => NLW_inst_ubinterrupt_UNCONNECTED,
      ubintr(11 downto 0) => B"000000000000",
      ubiolmbrst => '0',
      ubmbrst => '0',
      ubrxuart => '0',
      ubtxuart => NLW_inst_ubtxuart_UNCONNECTED,
      uncorrecterr => NLW_inst_uncorrecterr_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_quad_top is
  port (
    QUAD0_hsclk0_lcplllock : out STD_LOGIC;
    gtpowergood : out STD_LOGIC;
    INTF0_TX0_ch_tx10gstat : out STD_LOGIC;
    INTF0_TX0_ch_txcomfinish : out STD_LOGIC;
    INTF0_TX0_ch_txdccdone : out STD_LOGIC;
    INTF0_TX0_ch_txdlyalignerr : out STD_LOGIC;
    INTF0_TX0_ch_txdlyalignprog : out STD_LOGIC;
    INTF0_TX0_ch_txphaligndone : out STD_LOGIC;
    INTF0_TX0_ch_txphalignerr : out STD_LOGIC;
    INTF0_TX0_ch_txphalignoutrsvd : out STD_LOGIC;
    INTF0_TX0_ch_txphdlyresetdone : out STD_LOGIC;
    INTF0_TX0_ch_txphsetinitdone : out STD_LOGIC;
    INTF0_TX0_ch_txphshift180done : out STD_LOGIC;
    INTF0_TX0_ch_txsyncdone : out STD_LOGIC;
    INTF0_TX0_ch_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_txmstresetdone : out STD_LOGIC;
    INTF0_TX0_ch_txprogdivresetdone : out STD_LOGIC;
    ch0_txpmaresetdone : out STD_LOGIC;
    INTF0_TX0_ch_txresetdone : out STD_LOGIC;
    INTF0_TX0_ch_txdapiresetdone : out STD_LOGIC;
    INTF0_TX0_ch_txdebugpcsout : out STD_LOGIC;
    INTF0_TX0_ch_txqpisenn : out STD_LOGIC;
    INTF0_TX0_ch_txqpisenp : out STD_LOGIC;
    INTF0_TX0_ch_txswingouthigh : out STD_LOGIC;
    INTF0_TX0_ch_txswingoutlow : out STD_LOGIC;
    QUAD0_TX0_outclk : out STD_LOGIC;
    INTF0_RX0_ch_rxdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    INTF0_RX0_ch_rxdatavalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_RX0_ch_rxheader : out STD_LOGIC_VECTOR ( 5 downto 0 );
    INTF0_RX0_ch_rxprogdivresetdone : out STD_LOGIC;
    ch0_rxpmaresetdone : out STD_LOGIC;
    INTF0_RX0_ch_rxresetdone : out STD_LOGIC;
    INTF0_RX0_ch_rx10gstat : out STD_LOGIC_VECTOR ( 7 downto 0 );
    INTF0_RX0_ch_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    INTF0_RX0_ch_rxbyteisaligned : out STD_LOGIC;
    INTF0_RX0_ch_rxbyterealign : out STD_LOGIC;
    INTF0_RX0_ch_rxcdrlock : out STD_LOGIC;
    INTF0_RX0_ch_rxcdrphdone : out STD_LOGIC;
    INTF0_RX0_ch_rxchanbondseq : out STD_LOGIC;
    INTF0_RX0_ch_rxchanisaligned : out STD_LOGIC;
    INTF0_RX0_ch_rxchanrealign : out STD_LOGIC;
    INTF0_RX0_ch_rxchbondo : out STD_LOGIC_VECTOR ( 4 downto 0 );
    INTF0_RX0_ch_rxclkcorcnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_RX0_ch_rxcominitdet : out STD_LOGIC;
    INTF0_RX0_ch_rxcommadet : out STD_LOGIC;
    INTF0_RX0_ch_rxcomsasdet : out STD_LOGIC;
    INTF0_RX0_ch_rxcomwakedet : out STD_LOGIC;
    INTF0_RX0_ch_rxctrl0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    INTF0_RX0_ch_rxctrl1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    INTF0_RX0_ch_rxctrl2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    INTF0_RX0_ch_rxctrl3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    INTF0_RX0_ch_rxdlyalignerr : out STD_LOGIC;
    INTF0_RX0_ch_rxdlyalignprog : out STD_LOGIC;
    INTF0_RX0_ch_rxelecidle : out STD_LOGIC;
    INTF0_RX0_ch_rxfinealigndone : out STD_LOGIC;
    INTF0_RX0_ch_rxheadervalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_RX0_ch_rxosintdone : out STD_LOGIC;
    INTF0_RX0_ch_rxphaligndone : out STD_LOGIC;
    INTF0_RX0_ch_rxphalignerr : out STD_LOGIC;
    INTF0_RX0_ch_rxphdlyresetdone : out STD_LOGIC;
    INTF0_RX0_ch_rxphsetinitdone : out STD_LOGIC;
    INTF0_RX0_ch_rxphshift180done : out STD_LOGIC;
    INTF0_RX0_ch_rxprbserr : out STD_LOGIC;
    INTF0_RX0_ch_rxprbslocked : out STD_LOGIC;
    ch0_rxmstresetdone : out STD_LOGIC;
    INTF0_RX0_ch_rxsliderdy : out STD_LOGIC;
    INTF0_RX0_ch_rxstartofseq : out STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_RX0_ch_rxstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    INTF0_RX0_ch_rxsyncdone : out STD_LOGIC;
    INTF0_RX0_ch_rxvalid : out STD_LOGIC;
    INTF0_RX0_ch_eyescandataerror : out STD_LOGIC;
    INTF0_RX0_ch_refdebugout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_RX0_ch_rxdapiresetdone : out STD_LOGIC;
    INTF0_RX0_ch_rxdebugpcsout : out STD_LOGIC;
    INTF0_RX0_ch_rxpkdet : out STD_LOGIC;
    INTF0_RX0_ch_rxqpisenn : out STD_LOGIC;
    INTF0_RX0_ch_rxqpisenp : out STD_LOGIC;
    INTF0_RX0_ch_rxsimplexphystatus : out STD_LOGIC;
    INTF0_RX0_ch_rxslipdone : out STD_LOGIC;
    QUAD0_RX0_outclk : out STD_LOGIC;
    QUAD0_gpo : out STD_LOGIC_VECTOR ( 31 downto 0 );
    QUAD0_txp : out STD_LOGIC_VECTOR ( 3 downto 0 );
    QUAD0_txn : out STD_LOGIC_VECTOR ( 3 downto 0 );
    INTF0_TX0_ch_txdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    INTF0_TX0_ch_txheader : in STD_LOGIC_VECTOR ( 5 downto 0 );
    INTF0_TX0_ch_txsequence : in STD_LOGIC_VECTOR ( 6 downto 0 );
    INTF0_TX0_ch_gttxreset : in STD_LOGIC;
    INTF0_TX0_ch_txprogdivreset : in STD_LOGIC;
    ch0_txuserrdy : in STD_LOGIC;
    INTF0_TX0_ch_txphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_TX0_ch_txcominit : in STD_LOGIC;
    INTF0_TX0_ch_txcomsas : in STD_LOGIC;
    INTF0_TX0_ch_txcomwake : in STD_LOGIC;
    INTF0_TX0_ch_txdapicodeovrden : in STD_LOGIC;
    INTF0_TX0_ch_txdapicodereset : in STD_LOGIC;
    INTF0_TX0_ch_txdetectrx : in STD_LOGIC;
    INTF0_TX0_ch_txlatclk : in STD_LOGIC;
    INTF0_TX0_ch_txphdlytstclk : in STD_LOGIC;
    INTF0_TX0_ch_txdlyalignreq : in STD_LOGIC;
    INTF0_TX0_ch_txelecidle : in STD_LOGIC;
    INTF0_TX0_ch_txinhibit : in STD_LOGIC;
    INTF0_TX0_ch_txmldchaindone : in STD_LOGIC;
    INTF0_TX0_ch_txmldchainreq : in STD_LOGIC;
    INTF0_TX0_ch_txoneszeros : in STD_LOGIC;
    INTF0_TX0_ch_txpausedelayalign : in STD_LOGIC;
    INTF0_TX0_ch_txpcsresetmask : in STD_LOGIC;
    INTF0_TX0_ch_txphalignreq : in STD_LOGIC;
    INTF0_TX0_ch_txphdlypd : in STD_LOGIC;
    INTF0_TX0_ch_txphdlyreset : in STD_LOGIC;
    INTF0_TX0_ch_txphsetinitreq : in STD_LOGIC;
    INTF0_TX0_ch_txphshift180 : in STD_LOGIC;
    INTF0_TX0_ch_txpicodeovrden : in STD_LOGIC;
    INTF0_TX0_ch_txpicodereset : in STD_LOGIC;
    INTF0_TX0_ch_txpippmen : in STD_LOGIC;
    INTF0_TX0_ch_txpisopd : in STD_LOGIC;
    INTF0_TX0_ch_txpolarity : in STD_LOGIC;
    INTF0_TX0_ch_txprbsforceerr : in STD_LOGIC;
    INTF0_TX0_ch_txswing : in STD_LOGIC;
    INTF0_TX0_ch_txsyncallin : in STD_LOGIC;
    INTF0_TX0_ch_txctrl0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    INTF0_TX0_ch_txctrl1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    INTF0_TX0_ch_txdeemph : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_TX0_ch_txpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_TX0_ch_txresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mst_tx_reset : in STD_LOGIC;
    mst_tx_dp_reset : in STD_LOGIC;
    INTF0_TX0_ch_txmargin : in STD_LOGIC_VECTOR ( 2 downto 0 );
    INTF0_TX0_ch_txpmaresetmask : in STD_LOGIC_VECTOR ( 2 downto 0 );
    INTF0_TX0_ch_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    INTF0_TX0_ch_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    INTF0_TX0_ch_txpippmstepsize : in STD_LOGIC_VECTOR ( 4 downto 0 );
    INTF0_TX0_ch_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    INTF0_TX0_ch_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    INTF0_TX0_ch_txmaincursor : in STD_LOGIC_VECTOR ( 6 downto 0 );
    INTF0_TX0_ch_txctrl2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    INTF0_TX0_ch_txrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    INTF0_TX0_ch_txdapireset : in STD_LOGIC;
    INTF0_TX0_ch_txdapiresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_TX0_ch_txqpibiasen : in STD_LOGIC;
    INTF0_TX0_ch_txqpiweakpu : in STD_LOGIC;
    QUAD0_TX0_usrclk : in STD_LOGIC;
    INTF0_RX0_ch_rxgearboxslip : in STD_LOGIC;
    INTF0_RX0_ch_rxlatclk : in STD_LOGIC;
    INTF0_RX0_ch_gtrxreset : in STD_LOGIC;
    INTF0_RX0_ch_rxprogdivreset : in STD_LOGIC;
    ch0_rxuserrdy : in STD_LOGIC;
    INTF0_RX0_ch_rxcdrhold : in STD_LOGIC;
    INTF0_RX0_ch_rxcdrovrden : in STD_LOGIC;
    INTF0_RX0_ch_rxcdrreset : in STD_LOGIC;
    INTF0_RX0_ch_rxchbondi : in STD_LOGIC_VECTOR ( 4 downto 0 );
    INTF0_RX0_ch_rxdapicodeovrden : in STD_LOGIC;
    INTF0_RX0_ch_rxdapicodereset : in STD_LOGIC;
    INTF0_RX0_ch_rxdlyalignreq : in STD_LOGIC;
    INTF0_RX0_ch_rxeqtraining : in STD_LOGIC;
    INTF0_RX0_ch_rxlpmen : in STD_LOGIC;
    INTF0_RX0_ch_rxmldchaindone : in STD_LOGIC;
    INTF0_RX0_ch_rxmldchainreq : in STD_LOGIC;
    INTF0_RX0_ch_rxmlfinealignreq : in STD_LOGIC;
    INTF0_RX0_ch_rxoobreset : in STD_LOGIC;
    INTF0_RX0_ch_rxpcsresetmask : in STD_LOGIC_VECTOR ( 4 downto 0 );
    INTF0_RX0_ch_rxpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_RX0_ch_rxphalignreq : in STD_LOGIC;
    INTF0_RX0_ch_rxphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_RX0_ch_rxphdlypd : in STD_LOGIC;
    INTF0_RX0_ch_rxphdlyreset : in STD_LOGIC;
    INTF0_RX0_ch_rxphsetinitreq : in STD_LOGIC;
    INTF0_RX0_ch_rxphshift180 : in STD_LOGIC;
    INTF0_RX0_ch_rxpmaresetmask : in STD_LOGIC_VECTOR ( 6 downto 0 );
    INTF0_RX0_ch_rxpolarity : in STD_LOGIC;
    INTF0_RX0_ch_rxprbscntreset : in STD_LOGIC;
    INTF0_RX0_ch_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    INTF0_RX0_ch_rxrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    INTF0_RX0_ch_rxresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mst_rx_reset : in STD_LOGIC;
    mst_rx_dp_reset : in STD_LOGIC;
    INTF0_RX0_ch_rxslide : in STD_LOGIC;
    INTF0_RX0_ch_rxsyncallin : in STD_LOGIC;
    INTF0_RX0_ch_rxtermination : in STD_LOGIC;
    INTF0_RX0_ch_cdrbmcdrreq : in STD_LOGIC;
    INTF0_RX0_ch_cdrfreqos : in STD_LOGIC;
    INTF0_RX0_ch_cdrincpctrl : in STD_LOGIC;
    INTF0_RX0_ch_cdrstepdir : in STD_LOGIC;
    INTF0_RX0_ch_cdrstepsq : in STD_LOGIC;
    INTF0_RX0_ch_cdrstepsx : in STD_LOGIC;
    INTF0_RX0_ch_eyescanreset : in STD_LOGIC;
    INTF0_RX0_ch_eyescantrigger : in STD_LOGIC;
    INTF0_RX0_ch_dfehold : in STD_LOGIC;
    INTF0_RX0_ch_dfeovrd : in STD_LOGIC;
    INTF0_RX0_ch_rxdapireset : in STD_LOGIC;
    INTF0_RX0_ch_rxdapiresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_RX0_ch_rxqpien : in STD_LOGIC;
    QUAD0_RX0_usrclk : in STD_LOGIC;
    QUAD0_ch0_loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    QUAD0_GTREFCLK0 : in STD_LOGIC;
    QUAD0_gpi : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gtwiz_freerun_clk : in STD_LOGIC;
    QUAD0_rxp : in STD_LOGIC_VECTOR ( 3 downto 0 );
    QUAD0_rxn : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_quad_top;

architecture STRUCTURE of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_quad_top is
  signal NLW_gt_quad_base_0_inst_apb3pready_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_apb3pslverr_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch0_bufgtce_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch0_bufgtrst_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch0_dmonitoroutclk_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch0_iloresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch0_phyready_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch0_phystatus_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch0_resetexception_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch0_txsimplexphystatus_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch0_xpipe5_pipeline_en_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_bufgtce_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_bufgtrst_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_dmonitoroutclk_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_eyescandataerror_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_iloresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_phyready_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_phystatus_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_resetexception_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxbyteisaligned_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxbyterealign_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxcdrlock_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxcdrphdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxchanbondseq_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxchanisaligned_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxchanrealign_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxcominitdet_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxcommadet_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxcomsasdet_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxcomwakedet_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxdapiresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxdebugpcsout_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxdlyalignerr_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxdlyalignprog_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxelecidle_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxfinealigndone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxmstresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxosintdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxoutclk_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxphaligndone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxphalignerr_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxphdlyresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxphsetinitdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxphshift180done_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxpkdet_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxpmaresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxprbserr_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxprbslocked_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxprogdivresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxqpisenn_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxqpisenp_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxsimplexphystatus_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxsliderdy_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxslipdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxsyncdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_rxvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_tx10gstat_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_txcomfinish_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_txdapiresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_txdccdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_txdebugpcsout_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_txdlyalignerr_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_txdlyalignprog_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_txmstresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_txoutclk_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_txphaligndone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_txphalignerr_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_txphalignoutrsvd_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_txphdlyresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_txphsetinitdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_txphshift180done_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_txpmaresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_txprogdivresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_txqpisenn_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_txqpisenp_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_txresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_txsimplexphystatus_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_txswingouthigh_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_txswingoutlow_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_txsyncdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch1_xpipe5_pipeline_en_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_bufgtce_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_bufgtrst_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_dmonitoroutclk_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_eyescandataerror_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_iloresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_phyready_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_phystatus_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_resetexception_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxbyteisaligned_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxbyterealign_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxcdrlock_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxcdrphdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxchanbondseq_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxchanisaligned_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxchanrealign_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxcominitdet_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxcommadet_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxcomsasdet_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxcomwakedet_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxdapiresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxdebugpcsout_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxdlyalignerr_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxdlyalignprog_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxelecidle_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxfinealigndone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxmstresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxosintdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxoutclk_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxphaligndone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxphalignerr_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxphdlyresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxphsetinitdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxphshift180done_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxpkdet_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxpmaresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxprbserr_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxprbslocked_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxprogdivresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxqpisenn_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxqpisenp_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxsimplexphystatus_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxsliderdy_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxslipdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxsyncdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_rxvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_tx10gstat_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_txcomfinish_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_txdapiresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_txdccdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_txdebugpcsout_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_txdlyalignerr_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_txdlyalignprog_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_txmstresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_txoutclk_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_txphaligndone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_txphalignerr_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_txphalignoutrsvd_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_txphdlyresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_txphsetinitdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_txphshift180done_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_txpmaresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_txprogdivresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_txqpisenn_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_txqpisenp_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_txresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_txsimplexphystatus_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_txswingouthigh_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_txswingoutlow_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_txsyncdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch2_xpipe5_pipeline_en_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_bufgtce_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_bufgtrst_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_dmonitoroutclk_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_eyescandataerror_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_iloresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_phyready_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_phystatus_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_resetexception_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxbyteisaligned_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxbyterealign_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxcdrlock_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxcdrphdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxchanbondseq_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxchanisaligned_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxchanrealign_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxcominitdet_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxcommadet_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxcomsasdet_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxcomwakedet_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxdapiresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxdebugpcsout_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxdlyalignerr_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxdlyalignprog_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxelecidle_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxfinealigndone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxmstresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxosintdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxoutclk_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxphaligndone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxphalignerr_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxphdlyresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxphsetinitdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxphshift180done_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxpkdet_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxpmaresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxprbserr_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxprbslocked_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxprogdivresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxqpisenn_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxqpisenp_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxsimplexphystatus_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxsliderdy_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxslipdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxsyncdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_rxvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_tx10gstat_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_txcomfinish_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_txdapiresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_txdccdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_txdebugpcsout_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_txdlyalignerr_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_txdlyalignprog_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_txmstresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_txoutclk_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_txphaligndone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_txphalignerr_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_txphalignoutrsvd_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_txphdlyresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_txphsetinitdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_txphshift180done_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_txpmaresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_txprogdivresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_txqpisenn_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_txqpisenp_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_txresetdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_txsimplexphystatus_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_txswingouthigh_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_txswingoutlow_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_txsyncdone_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ch3_xpipe5_pipeline_en_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_correcterr_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_debugtracetvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_hsclk0_lcpllfbclklost_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_hsclk0_lcpllrefclklost_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_hsclk0_lcpllrefclkmonitor_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_hsclk0_rpllfbclklost_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_hsclk0_rplllock_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_hsclk0_rpllrefclklost_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_hsclk0_rpllrefclkmonitor_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_hsclk0_rxrecclkout0_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_hsclk0_rxrecclkout1_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_hsclk1_lcpllfbclklost_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_hsclk1_lcplllock_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_hsclk1_lcpllrefclklost_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_hsclk1_lcpllrefclkmonitor_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_hsclk1_rpllfbclklost_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_hsclk1_rplllock_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_hsclk1_rpllrefclklost_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_hsclk1_rpllrefclkmonitor_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_hsclk1_rxrecclkout0_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_hsclk1_rxrecclkout1_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_refclk0_clktestsigint_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_refclk0_gtrefclkpdint_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_refclk1_clktestsigint_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_refclk1_gtrefclkpdint_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_rxmarginreqack_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_rxmarginresreq_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_trigackin0_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_trigout0_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ubinterrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_ubtxuart_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_uncorrecterr_UNCONNECTED : STD_LOGIC;
  signal NLW_gt_quad_base_0_inst_apb3prdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch0_bufgtcemask_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch0_bufgtdiv_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch0_bufgtrstmask_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch0_dmonitorout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch0_pcsrsvdout_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch0_pinrsvdas_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch1_bufgtcemask_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch1_bufgtdiv_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch1_bufgtrstmask_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch1_dmonitorout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch1_pcsrsvdout_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch1_pinrsvdas_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch1_refdebugout_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch1_rx10gstat_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch1_rxbufstatus_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch1_rxchbondo_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch1_rxclkcorcnt_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch1_rxctrl0_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch1_rxctrl1_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch1_rxctrl2_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch1_rxctrl3_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch1_rxdata_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch1_rxdatavalid_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch1_rxheader_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch1_rxheadervalid_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch1_rxstartofseq_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch1_rxstatus_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch1_txbufstatus_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch2_bufgtcemask_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch2_bufgtdiv_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch2_bufgtrstmask_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch2_dmonitorout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch2_pcsrsvdout_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch2_pinrsvdas_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch2_refdebugout_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch2_rx10gstat_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch2_rxbufstatus_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch2_rxchbondo_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch2_rxclkcorcnt_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch2_rxctrl0_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch2_rxctrl1_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch2_rxctrl2_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch2_rxctrl3_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch2_rxdata_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch2_rxdatavalid_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch2_rxheader_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch2_rxheadervalid_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch2_rxstartofseq_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch2_rxstatus_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch2_txbufstatus_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch3_bufgtcemask_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch3_bufgtdiv_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch3_bufgtrstmask_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch3_dmonitorout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch3_pcsrsvdout_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch3_pinrsvdas_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch3_refdebugout_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch3_rx10gstat_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch3_rxbufstatus_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch3_rxchbondo_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch3_rxclkcorcnt_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch3_rxctrl0_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch3_rxctrl1_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch3_rxctrl2_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch3_rxctrl3_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch3_rxdata_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch3_rxdatavalid_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch3_rxheader_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch3_rxheadervalid_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch3_rxstartofseq_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch3_rxstatus_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gt_quad_base_0_inst_ch3_txbufstatus_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gt_quad_base_0_inst_ctrlrsvdout_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gt_quad_base_0_inst_debugtracetdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gt_quad_base_0_inst_hsclk0_rxrecclksel_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gt_quad_base_0_inst_hsclk1_rxrecclksel_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gt_quad_base_0_inst_pipenorthout_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_gt_quad_base_0_inst_pipesouthout_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_gt_quad_base_0_inst_resetdone_northout_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gt_quad_base_0_inst_resetdone_southout_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gt_quad_base_0_inst_rxmarginrescmd_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gt_quad_base_0_inst_rxmarginreslanenum_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gt_quad_base_0_inst_rxmarginrespayld_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gt_quad_base_0_inst_rxpinorthout_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gt_quad_base_0_inst_rxpisouthout_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gt_quad_base_0_inst_txpinorthout_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gt_quad_base_0_inst_txpisouthout_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of gt_quad_base_0_inst : label is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0,extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of gt_quad_base_0_inst : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of gt_quad_base_0_inst : label is "extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0_inst,Vivado 2024.1";
begin
gt_quad_base_0_inst: entity work.extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0
     port map (
      GT_REFCLK0 => QUAD0_GTREFCLK0,
      apb3clk => gtwiz_freerun_clk,
      apb3paddr(15 downto 0) => B"0000000000000000",
      apb3penable => '0',
      apb3prdata(31 downto 0) => NLW_gt_quad_base_0_inst_apb3prdata_UNCONNECTED(31 downto 0),
      apb3pready => NLW_gt_quad_base_0_inst_apb3pready_UNCONNECTED,
      apb3presetn => '1',
      apb3psel => '0',
      apb3pslverr => NLW_gt_quad_base_0_inst_apb3pslverr_UNCONNECTED,
      apb3pwdata(31 downto 0) => B"00000000000000000000000000000000",
      apb3pwrite => '0',
      bgbypassb => '0',
      bgmonitorenb => '0',
      bgpdb => '0',
      bgrcalovrd(4 downto 0) => B"00000",
      bgrcalovrdenb => '0',
      ch0_bufgtce => NLW_gt_quad_base_0_inst_ch0_bufgtce_UNCONNECTED,
      ch0_bufgtcemask(3 downto 0) => NLW_gt_quad_base_0_inst_ch0_bufgtcemask_UNCONNECTED(3 downto 0),
      ch0_bufgtdiv(11 downto 0) => NLW_gt_quad_base_0_inst_ch0_bufgtdiv_UNCONNECTED(11 downto 0),
      ch0_bufgtrst => NLW_gt_quad_base_0_inst_ch0_bufgtrst_UNCONNECTED,
      ch0_bufgtrstmask(3 downto 0) => NLW_gt_quad_base_0_inst_ch0_bufgtrstmask_UNCONNECTED(3 downto 0),
      ch0_cdrbmcdrreq => INTF0_RX0_ch_cdrbmcdrreq,
      ch0_cdrfreqos => INTF0_RX0_ch_cdrfreqos,
      ch0_cdrincpctrl => INTF0_RX0_ch_cdrincpctrl,
      ch0_cdrstepdir => INTF0_RX0_ch_cdrstepdir,
      ch0_cdrstepsq => INTF0_RX0_ch_cdrstepsq,
      ch0_cdrstepsx => INTF0_RX0_ch_cdrstepsx,
      ch0_clkrsvd0 => '0',
      ch0_clkrsvd1 => '0',
      ch0_dfehold => INTF0_RX0_ch_dfehold,
      ch0_dfeovrd => INTF0_RX0_ch_dfeovrd,
      ch0_dmonfiforeset => '0',
      ch0_dmonitorclk => '0',
      ch0_dmonitorout(31 downto 0) => NLW_gt_quad_base_0_inst_ch0_dmonitorout_UNCONNECTED(31 downto 0),
      ch0_dmonitoroutclk => NLW_gt_quad_base_0_inst_ch0_dmonitoroutclk_UNCONNECTED,
      ch0_eyescandataerror => INTF0_RX0_ch_eyescandataerror,
      ch0_eyescanreset => INTF0_RX0_ch_eyescanreset,
      ch0_eyescantrigger => INTF0_RX0_ch_eyescantrigger,
      ch0_gtrsvd(15 downto 0) => B"0000000000000000",
      ch0_gtrxreset => INTF0_RX0_ch_gtrxreset,
      ch0_gttxreset => INTF0_TX0_ch_gttxreset,
      ch0_hsdppcsreset => '0',
      ch0_iloreset => '0',
      ch0_iloresetdone => NLW_gt_quad_base_0_inst_ch0_iloresetdone_UNCONNECTED,
      ch0_iloresetmask => '1',
      ch0_loopback(2 downto 0) => QUAD0_ch0_loopback(2 downto 0),
      ch0_pcierstb => '1',
      ch0_pcsrsvdin(15 downto 0) => B"0000001001000000",
      ch0_pcsrsvdout(15 downto 0) => NLW_gt_quad_base_0_inst_ch0_pcsrsvdout_UNCONNECTED(15 downto 0),
      ch0_phyesmadaptsave => '0',
      ch0_phyready => NLW_gt_quad_base_0_inst_ch0_phyready_UNCONNECTED,
      ch0_phystatus => NLW_gt_quad_base_0_inst_ch0_phystatus_UNCONNECTED,
      ch0_pinrsvdas(15 downto 0) => NLW_gt_quad_base_0_inst_ch0_pinrsvdas_UNCONNECTED(15 downto 0),
      ch0_refdebugout(1 downto 0) => INTF0_RX0_ch_refdebugout(1 downto 0),
      ch0_resetexception => NLW_gt_quad_base_0_inst_ch0_resetexception_UNCONNECTED,
      ch0_rx10gstat(7 downto 0) => INTF0_RX0_ch_rx10gstat(7 downto 0),
      ch0_rxbufstatus(2 downto 0) => INTF0_RX0_ch_rxbufstatus(2 downto 0),
      ch0_rxbyteisaligned => INTF0_RX0_ch_rxbyteisaligned,
      ch0_rxbyterealign => INTF0_RX0_ch_rxbyterealign,
      ch0_rxcdrhold => INTF0_RX0_ch_rxcdrhold,
      ch0_rxcdrlock => INTF0_RX0_ch_rxcdrlock,
      ch0_rxcdrovrden => INTF0_RX0_ch_rxcdrovrden,
      ch0_rxcdrphdone => INTF0_RX0_ch_rxcdrphdone,
      ch0_rxcdrreset => INTF0_RX0_ch_rxcdrreset,
      ch0_rxchanbondseq => INTF0_RX0_ch_rxchanbondseq,
      ch0_rxchanisaligned => INTF0_RX0_ch_rxchanisaligned,
      ch0_rxchanrealign => INTF0_RX0_ch_rxchanrealign,
      ch0_rxchbondi(4 downto 0) => INTF0_RX0_ch_rxchbondi(4 downto 0),
      ch0_rxchbondo(4 downto 0) => INTF0_RX0_ch_rxchbondo(4 downto 0),
      ch0_rxclkcorcnt(1 downto 0) => INTF0_RX0_ch_rxclkcorcnt(1 downto 0),
      ch0_rxcominitdet => INTF0_RX0_ch_rxcominitdet,
      ch0_rxcommadet => INTF0_RX0_ch_rxcommadet,
      ch0_rxcomsasdet => INTF0_RX0_ch_rxcomsasdet,
      ch0_rxcomwakedet => INTF0_RX0_ch_rxcomwakedet,
      ch0_rxctrl0(15 downto 0) => INTF0_RX0_ch_rxctrl0(15 downto 0),
      ch0_rxctrl1(15 downto 0) => INTF0_RX0_ch_rxctrl1(15 downto 0),
      ch0_rxctrl2(7 downto 0) => INTF0_RX0_ch_rxctrl2(7 downto 0),
      ch0_rxctrl3(7 downto 0) => INTF0_RX0_ch_rxctrl3(7 downto 0),
      ch0_rxdapicodeovrden => INTF0_RX0_ch_rxdapicodeovrden,
      ch0_rxdapicodereset => INTF0_RX0_ch_rxdapicodereset,
      ch0_rxdapireset => INTF0_RX0_ch_rxdapireset,
      ch0_rxdapiresetdone => INTF0_RX0_ch_rxdapiresetdone,
      ch0_rxdapiresetmask(1 downto 0) => INTF0_RX0_ch_rxdapiresetmask(1 downto 0),
      ch0_rxdata(127 downto 0) => INTF0_RX0_ch_rxdata(127 downto 0),
      ch0_rxdatavalid(1 downto 0) => INTF0_RX0_ch_rxdatavalid(1 downto 0),
      ch0_rxdebugpcsout => INTF0_RX0_ch_rxdebugpcsout,
      ch0_rxdlyalignerr => INTF0_RX0_ch_rxdlyalignerr,
      ch0_rxdlyalignprog => INTF0_RX0_ch_rxdlyalignprog,
      ch0_rxdlyalignreq => INTF0_RX0_ch_rxdlyalignreq,
      ch0_rxelecidle => INTF0_RX0_ch_rxelecidle,
      ch0_rxeqtraining => INTF0_RX0_ch_rxeqtraining,
      ch0_rxfinealigndone => INTF0_RX0_ch_rxfinealigndone,
      ch0_rxgearboxslip => INTF0_RX0_ch_rxgearboxslip,
      ch0_rxheader(5 downto 0) => INTF0_RX0_ch_rxheader(5 downto 0),
      ch0_rxheadervalid(1 downto 0) => INTF0_RX0_ch_rxheadervalid(1 downto 0),
      ch0_rxlatclk => INTF0_RX0_ch_rxlatclk,
      ch0_rxlpmen => INTF0_RX0_ch_rxlpmen,
      ch0_rxmldchaindone => INTF0_RX0_ch_rxmldchaindone,
      ch0_rxmldchainreq => INTF0_RX0_ch_rxmldchainreq,
      ch0_rxmlfinealignreq => INTF0_RX0_ch_rxmlfinealignreq,
      ch0_rxmstdatapathreset => mst_rx_dp_reset,
      ch0_rxmstreset => mst_rx_reset,
      ch0_rxmstresetdone => ch0_rxmstresetdone,
      ch0_rxoobreset => INTF0_RX0_ch_rxoobreset,
      ch0_rxosintdone => INTF0_RX0_ch_rxosintdone,
      ch0_rxoutclk => QUAD0_RX0_outclk,
      ch0_rxpcsresetmask(4 downto 0) => INTF0_RX0_ch_rxpcsresetmask(4 downto 0),
      ch0_rxpd(1 downto 0) => INTF0_RX0_ch_rxpd(1 downto 0),
      ch0_rxphaligndone => INTF0_RX0_ch_rxphaligndone,
      ch0_rxphalignerr => INTF0_RX0_ch_rxphalignerr,
      ch0_rxphalignreq => INTF0_RX0_ch_rxphalignreq,
      ch0_rxphalignresetmask(1 downto 0) => INTF0_RX0_ch_rxphalignresetmask(1 downto 0),
      ch0_rxphdlypd => INTF0_RX0_ch_rxphdlypd,
      ch0_rxphdlyreset => INTF0_RX0_ch_rxphdlyreset,
      ch0_rxphdlyresetdone => INTF0_RX0_ch_rxphdlyresetdone,
      ch0_rxphsetinitdone => INTF0_RX0_ch_rxphsetinitdone,
      ch0_rxphsetinitreq => INTF0_RX0_ch_rxphsetinitreq,
      ch0_rxphshift180 => INTF0_RX0_ch_rxphshift180,
      ch0_rxphshift180done => INTF0_RX0_ch_rxphshift180done,
      ch0_rxpkdet => INTF0_RX0_ch_rxpkdet,
      ch0_rxpmaresetdone => ch0_rxpmaresetdone,
      ch0_rxpmaresetmask(6 downto 0) => INTF0_RX0_ch_rxpmaresetmask(6 downto 0),
      ch0_rxpolarity => INTF0_RX0_ch_rxpolarity,
      ch0_rxprbscntreset => INTF0_RX0_ch_rxprbscntreset,
      ch0_rxprbserr => INTF0_RX0_ch_rxprbserr,
      ch0_rxprbslocked => INTF0_RX0_ch_rxprbslocked,
      ch0_rxprbssel(3 downto 0) => INTF0_RX0_ch_rxprbssel(3 downto 0),
      ch0_rxprogdivreset => INTF0_RX0_ch_rxprogdivreset,
      ch0_rxprogdivresetdone => INTF0_RX0_ch_rxprogdivresetdone,
      ch0_rxqpien => INTF0_RX0_ch_rxqpien,
      ch0_rxqpisenn => INTF0_RX0_ch_rxqpisenn,
      ch0_rxqpisenp => INTF0_RX0_ch_rxqpisenp,
      ch0_rxrate(7 downto 0) => INTF0_RX0_ch_rxrate(7 downto 0),
      ch0_rxresetdone => INTF0_RX0_ch_rxresetdone,
      ch0_rxresetmode(1 downto 0) => INTF0_RX0_ch_rxresetmode(1 downto 0),
      ch0_rxsimplexphystatus => INTF0_RX0_ch_rxsimplexphystatus,
      ch0_rxslide => INTF0_RX0_ch_rxslide,
      ch0_rxsliderdy => INTF0_RX0_ch_rxsliderdy,
      ch0_rxslipdone => INTF0_RX0_ch_rxslipdone,
      ch0_rxstartofseq(1 downto 0) => INTF0_RX0_ch_rxstartofseq(1 downto 0),
      ch0_rxstatus(2 downto 0) => INTF0_RX0_ch_rxstatus(2 downto 0),
      ch0_rxsyncallin => INTF0_RX0_ch_rxsyncallin,
      ch0_rxsyncdone => INTF0_RX0_ch_rxsyncdone,
      ch0_rxtermination => INTF0_RX0_ch_rxtermination,
      ch0_rxuserrdy => ch0_rxuserrdy,
      ch0_rxusrclk => QUAD0_RX0_usrclk,
      ch0_rxvalid => INTF0_RX0_ch_rxvalid,
      ch0_tx10gstat => INTF0_TX0_ch_tx10gstat,
      ch0_txbufstatus(1 downto 0) => INTF0_TX0_ch_txbufstatus(1 downto 0),
      ch0_txcomfinish => INTF0_TX0_ch_txcomfinish,
      ch0_txcominit => INTF0_TX0_ch_txcominit,
      ch0_txcomsas => INTF0_TX0_ch_txcomsas,
      ch0_txcomwake => INTF0_TX0_ch_txcomwake,
      ch0_txctrl0(15 downto 0) => INTF0_TX0_ch_txctrl0(15 downto 0),
      ch0_txctrl1(15 downto 0) => INTF0_TX0_ch_txctrl1(15 downto 0),
      ch0_txctrl2(7 downto 0) => INTF0_TX0_ch_txctrl2(7 downto 0),
      ch0_txdapicodeovrden => INTF0_TX0_ch_txdapicodeovrden,
      ch0_txdapicodereset => INTF0_TX0_ch_txdapicodereset,
      ch0_txdapireset => INTF0_TX0_ch_txdapireset,
      ch0_txdapiresetdone => INTF0_TX0_ch_txdapiresetdone,
      ch0_txdapiresetmask(1 downto 0) => INTF0_TX0_ch_txdapiresetmask(1 downto 0),
      ch0_txdata(127 downto 0) => INTF0_TX0_ch_txdata(127 downto 0),
      ch0_txdccdone => INTF0_TX0_ch_txdccdone,
      ch0_txdebugpcsout => INTF0_TX0_ch_txdebugpcsout,
      ch0_txdeemph(1 downto 0) => INTF0_TX0_ch_txdeemph(1 downto 0),
      ch0_txdetectrx => INTF0_TX0_ch_txdetectrx,
      ch0_txdiffctrl(4 downto 0) => INTF0_TX0_ch_txdiffctrl(4 downto 0),
      ch0_txdlyalignerr => INTF0_TX0_ch_txdlyalignerr,
      ch0_txdlyalignprog => INTF0_TX0_ch_txdlyalignprog,
      ch0_txdlyalignreq => INTF0_TX0_ch_txdlyalignreq,
      ch0_txelecidle => INTF0_TX0_ch_txelecidle,
      ch0_txheader(5 downto 0) => INTF0_TX0_ch_txheader(5 downto 0),
      ch0_txinhibit => INTF0_TX0_ch_txinhibit,
      ch0_txlatclk => INTF0_TX0_ch_txlatclk,
      ch0_txmaincursor(6 downto 0) => INTF0_TX0_ch_txmaincursor(6 downto 0),
      ch0_txmargin(2 downto 0) => INTF0_TX0_ch_txmargin(2 downto 0),
      ch0_txmldchaindone => INTF0_TX0_ch_txmldchaindone,
      ch0_txmldchainreq => INTF0_TX0_ch_txmldchainreq,
      ch0_txmstdatapathreset => mst_tx_dp_reset,
      ch0_txmstreset => mst_tx_reset,
      ch0_txmstresetdone => ch0_txmstresetdone,
      ch0_txoneszeros => INTF0_TX0_ch_txoneszeros,
      ch0_txoutclk => QUAD0_TX0_outclk,
      ch0_txpausedelayalign => INTF0_TX0_ch_txpausedelayalign,
      ch0_txpcsresetmask => INTF0_TX0_ch_txpcsresetmask,
      ch0_txpd(1 downto 0) => INTF0_TX0_ch_txpd(1 downto 0),
      ch0_txphaligndone => INTF0_TX0_ch_txphaligndone,
      ch0_txphalignerr => INTF0_TX0_ch_txphalignerr,
      ch0_txphalignoutrsvd => INTF0_TX0_ch_txphalignoutrsvd,
      ch0_txphalignreq => INTF0_TX0_ch_txphalignreq,
      ch0_txphalignresetmask(1 downto 0) => INTF0_TX0_ch_txphalignresetmask(1 downto 0),
      ch0_txphdlypd => INTF0_TX0_ch_txphdlypd,
      ch0_txphdlyreset => INTF0_TX0_ch_txphdlyreset,
      ch0_txphdlyresetdone => INTF0_TX0_ch_txphdlyresetdone,
      ch0_txphdlytstclk => INTF0_TX0_ch_txphdlytstclk,
      ch0_txphsetinitdone => INTF0_TX0_ch_txphsetinitdone,
      ch0_txphsetinitreq => INTF0_TX0_ch_txphsetinitreq,
      ch0_txphshift180 => INTF0_TX0_ch_txphshift180,
      ch0_txphshift180done => INTF0_TX0_ch_txphshift180done,
      ch0_txpicodeovrden => INTF0_TX0_ch_txpicodeovrden,
      ch0_txpicodereset => INTF0_TX0_ch_txpicodereset,
      ch0_txpippmen => INTF0_TX0_ch_txpippmen,
      ch0_txpippmstepsize(4 downto 0) => INTF0_TX0_ch_txpippmstepsize(4 downto 0),
      ch0_txpisopd => INTF0_TX0_ch_txpisopd,
      ch0_txpmaresetdone => ch0_txpmaresetdone,
      ch0_txpmaresetmask(2 downto 0) => INTF0_TX0_ch_txpmaresetmask(2 downto 0),
      ch0_txpolarity => INTF0_TX0_ch_txpolarity,
      ch0_txpostcursor(4 downto 0) => INTF0_TX0_ch_txpostcursor(4 downto 0),
      ch0_txprbsforceerr => INTF0_TX0_ch_txprbsforceerr,
      ch0_txprbssel(3 downto 0) => INTF0_TX0_ch_txprbssel(3 downto 0),
      ch0_txprecursor(4 downto 0) => INTF0_TX0_ch_txprecursor(4 downto 0),
      ch0_txprogdivreset => INTF0_TX0_ch_txprogdivreset,
      ch0_txprogdivresetdone => INTF0_TX0_ch_txprogdivresetdone,
      ch0_txqpibiasen => INTF0_TX0_ch_txqpibiasen,
      ch0_txqpisenn => INTF0_TX0_ch_txqpisenn,
      ch0_txqpisenp => INTF0_TX0_ch_txqpisenp,
      ch0_txqpiweakpu => INTF0_TX0_ch_txqpiweakpu,
      ch0_txrate(7 downto 0) => INTF0_TX0_ch_txrate(7 downto 0),
      ch0_txresetdone => INTF0_TX0_ch_txresetdone,
      ch0_txresetmode(1 downto 0) => INTF0_TX0_ch_txresetmode(1 downto 0),
      ch0_txsequence(6 downto 0) => INTF0_TX0_ch_txsequence(6 downto 0),
      ch0_txsimplexphystatus => NLW_gt_quad_base_0_inst_ch0_txsimplexphystatus_UNCONNECTED,
      ch0_txswing => INTF0_TX0_ch_txswing,
      ch0_txswingouthigh => INTF0_TX0_ch_txswingouthigh,
      ch0_txswingoutlow => INTF0_TX0_ch_txswingoutlow,
      ch0_txsyncallin => INTF0_TX0_ch_txsyncallin,
      ch0_txsyncdone => INTF0_TX0_ch_txsyncdone,
      ch0_txuserrdy => ch0_txuserrdy,
      ch0_txusrclk => QUAD0_TX0_usrclk,
      ch0_xpipe5_pipeline_en => NLW_gt_quad_base_0_inst_ch0_xpipe5_pipeline_en_UNCONNECTED,
      ch1_bufgtce => NLW_gt_quad_base_0_inst_ch1_bufgtce_UNCONNECTED,
      ch1_bufgtcemask(3 downto 0) => NLW_gt_quad_base_0_inst_ch1_bufgtcemask_UNCONNECTED(3 downto 0),
      ch1_bufgtdiv(11 downto 0) => NLW_gt_quad_base_0_inst_ch1_bufgtdiv_UNCONNECTED(11 downto 0),
      ch1_bufgtrst => NLW_gt_quad_base_0_inst_ch1_bufgtrst_UNCONNECTED,
      ch1_bufgtrstmask(3 downto 0) => NLW_gt_quad_base_0_inst_ch1_bufgtrstmask_UNCONNECTED(3 downto 0),
      ch1_cdrbmcdrreq => '0',
      ch1_cdrfreqos => '0',
      ch1_cdrincpctrl => '0',
      ch1_cdrstepdir => '0',
      ch1_cdrstepsq => '0',
      ch1_cdrstepsx => '0',
      ch1_clkrsvd0 => '0',
      ch1_clkrsvd1 => '0',
      ch1_dfehold => '0',
      ch1_dfeovrd => '0',
      ch1_dmonfiforeset => '0',
      ch1_dmonitorclk => '0',
      ch1_dmonitorout(31 downto 0) => NLW_gt_quad_base_0_inst_ch1_dmonitorout_UNCONNECTED(31 downto 0),
      ch1_dmonitoroutclk => NLW_gt_quad_base_0_inst_ch1_dmonitoroutclk_UNCONNECTED,
      ch1_eyescandataerror => NLW_gt_quad_base_0_inst_ch1_eyescandataerror_UNCONNECTED,
      ch1_eyescanreset => '0',
      ch1_eyescantrigger => '0',
      ch1_gtrsvd(15 downto 0) => B"0000000000000000",
      ch1_gtrxreset => '0',
      ch1_gttxreset => '0',
      ch1_hsdppcsreset => '0',
      ch1_iloreset => '0',
      ch1_iloresetdone => NLW_gt_quad_base_0_inst_ch1_iloresetdone_UNCONNECTED,
      ch1_iloresetmask => '1',
      ch1_loopback(2 downto 0) => B"000",
      ch1_pcierstb => '1',
      ch1_pcsrsvdin(15 downto 0) => B"0000001001000000",
      ch1_pcsrsvdout(15 downto 0) => NLW_gt_quad_base_0_inst_ch1_pcsrsvdout_UNCONNECTED(15 downto 0),
      ch1_phyesmadaptsave => '0',
      ch1_phyready => NLW_gt_quad_base_0_inst_ch1_phyready_UNCONNECTED,
      ch1_phystatus => NLW_gt_quad_base_0_inst_ch1_phystatus_UNCONNECTED,
      ch1_pinrsvdas(15 downto 0) => NLW_gt_quad_base_0_inst_ch1_pinrsvdas_UNCONNECTED(15 downto 0),
      ch1_refdebugout(1 downto 0) => NLW_gt_quad_base_0_inst_ch1_refdebugout_UNCONNECTED(1 downto 0),
      ch1_resetexception => NLW_gt_quad_base_0_inst_ch1_resetexception_UNCONNECTED,
      ch1_rx10gstat(7 downto 0) => NLW_gt_quad_base_0_inst_ch1_rx10gstat_UNCONNECTED(7 downto 0),
      ch1_rxbufstatus(2 downto 0) => NLW_gt_quad_base_0_inst_ch1_rxbufstatus_UNCONNECTED(2 downto 0),
      ch1_rxbyteisaligned => NLW_gt_quad_base_0_inst_ch1_rxbyteisaligned_UNCONNECTED,
      ch1_rxbyterealign => NLW_gt_quad_base_0_inst_ch1_rxbyterealign_UNCONNECTED,
      ch1_rxcdrhold => '0',
      ch1_rxcdrlock => NLW_gt_quad_base_0_inst_ch1_rxcdrlock_UNCONNECTED,
      ch1_rxcdrovrden => '0',
      ch1_rxcdrphdone => NLW_gt_quad_base_0_inst_ch1_rxcdrphdone_UNCONNECTED,
      ch1_rxcdrreset => '0',
      ch1_rxchanbondseq => NLW_gt_quad_base_0_inst_ch1_rxchanbondseq_UNCONNECTED,
      ch1_rxchanisaligned => NLW_gt_quad_base_0_inst_ch1_rxchanisaligned_UNCONNECTED,
      ch1_rxchanrealign => NLW_gt_quad_base_0_inst_ch1_rxchanrealign_UNCONNECTED,
      ch1_rxchbondi(4 downto 0) => B"00000",
      ch1_rxchbondo(4 downto 0) => NLW_gt_quad_base_0_inst_ch1_rxchbondo_UNCONNECTED(4 downto 0),
      ch1_rxclkcorcnt(1 downto 0) => NLW_gt_quad_base_0_inst_ch1_rxclkcorcnt_UNCONNECTED(1 downto 0),
      ch1_rxcominitdet => NLW_gt_quad_base_0_inst_ch1_rxcominitdet_UNCONNECTED,
      ch1_rxcommadet => NLW_gt_quad_base_0_inst_ch1_rxcommadet_UNCONNECTED,
      ch1_rxcomsasdet => NLW_gt_quad_base_0_inst_ch1_rxcomsasdet_UNCONNECTED,
      ch1_rxcomwakedet => NLW_gt_quad_base_0_inst_ch1_rxcomwakedet_UNCONNECTED,
      ch1_rxctrl0(15 downto 0) => NLW_gt_quad_base_0_inst_ch1_rxctrl0_UNCONNECTED(15 downto 0),
      ch1_rxctrl1(15 downto 0) => NLW_gt_quad_base_0_inst_ch1_rxctrl1_UNCONNECTED(15 downto 0),
      ch1_rxctrl2(7 downto 0) => NLW_gt_quad_base_0_inst_ch1_rxctrl2_UNCONNECTED(7 downto 0),
      ch1_rxctrl3(7 downto 0) => NLW_gt_quad_base_0_inst_ch1_rxctrl3_UNCONNECTED(7 downto 0),
      ch1_rxdapicodeovrden => '0',
      ch1_rxdapicodereset => '0',
      ch1_rxdapireset => '0',
      ch1_rxdapiresetdone => NLW_gt_quad_base_0_inst_ch1_rxdapiresetdone_UNCONNECTED,
      ch1_rxdapiresetmask(1 downto 0) => B"00",
      ch1_rxdata(127 downto 0) => NLW_gt_quad_base_0_inst_ch1_rxdata_UNCONNECTED(127 downto 0),
      ch1_rxdatavalid(1 downto 0) => NLW_gt_quad_base_0_inst_ch1_rxdatavalid_UNCONNECTED(1 downto 0),
      ch1_rxdebugpcsout => NLW_gt_quad_base_0_inst_ch1_rxdebugpcsout_UNCONNECTED,
      ch1_rxdlyalignerr => NLW_gt_quad_base_0_inst_ch1_rxdlyalignerr_UNCONNECTED,
      ch1_rxdlyalignprog => NLW_gt_quad_base_0_inst_ch1_rxdlyalignprog_UNCONNECTED,
      ch1_rxdlyalignreq => '0',
      ch1_rxelecidle => NLW_gt_quad_base_0_inst_ch1_rxelecidle_UNCONNECTED,
      ch1_rxeqtraining => '0',
      ch1_rxfinealigndone => NLW_gt_quad_base_0_inst_ch1_rxfinealigndone_UNCONNECTED,
      ch1_rxgearboxslip => '0',
      ch1_rxheader(5 downto 0) => NLW_gt_quad_base_0_inst_ch1_rxheader_UNCONNECTED(5 downto 0),
      ch1_rxheadervalid(1 downto 0) => NLW_gt_quad_base_0_inst_ch1_rxheadervalid_UNCONNECTED(1 downto 0),
      ch1_rxlatclk => '0',
      ch1_rxlpmen => '0',
      ch1_rxmldchaindone => '0',
      ch1_rxmldchainreq => '0',
      ch1_rxmlfinealignreq => '0',
      ch1_rxmstdatapathreset => '0',
      ch1_rxmstreset => '0',
      ch1_rxmstresetdone => NLW_gt_quad_base_0_inst_ch1_rxmstresetdone_UNCONNECTED,
      ch1_rxoobreset => '0',
      ch1_rxosintdone => NLW_gt_quad_base_0_inst_ch1_rxosintdone_UNCONNECTED,
      ch1_rxoutclk => NLW_gt_quad_base_0_inst_ch1_rxoutclk_UNCONNECTED,
      ch1_rxpcsresetmask(4 downto 0) => B"11111",
      ch1_rxpd(1 downto 0) => B"00",
      ch1_rxphaligndone => NLW_gt_quad_base_0_inst_ch1_rxphaligndone_UNCONNECTED,
      ch1_rxphalignerr => NLW_gt_quad_base_0_inst_ch1_rxphalignerr_UNCONNECTED,
      ch1_rxphalignreq => '0',
      ch1_rxphalignresetmask(1 downto 0) => B"11",
      ch1_rxphdlypd => '0',
      ch1_rxphdlyreset => '0',
      ch1_rxphdlyresetdone => NLW_gt_quad_base_0_inst_ch1_rxphdlyresetdone_UNCONNECTED,
      ch1_rxphsetinitdone => NLW_gt_quad_base_0_inst_ch1_rxphsetinitdone_UNCONNECTED,
      ch1_rxphsetinitreq => '0',
      ch1_rxphshift180 => '0',
      ch1_rxphshift180done => NLW_gt_quad_base_0_inst_ch1_rxphshift180done_UNCONNECTED,
      ch1_rxpkdet => NLW_gt_quad_base_0_inst_ch1_rxpkdet_UNCONNECTED,
      ch1_rxpmaresetdone => NLW_gt_quad_base_0_inst_ch1_rxpmaresetdone_UNCONNECTED,
      ch1_rxpmaresetmask(6 downto 0) => B"1111111",
      ch1_rxpolarity => '0',
      ch1_rxprbscntreset => '0',
      ch1_rxprbserr => NLW_gt_quad_base_0_inst_ch1_rxprbserr_UNCONNECTED,
      ch1_rxprbslocked => NLW_gt_quad_base_0_inst_ch1_rxprbslocked_UNCONNECTED,
      ch1_rxprbssel(3 downto 0) => B"0000",
      ch1_rxprogdivreset => '0',
      ch1_rxprogdivresetdone => NLW_gt_quad_base_0_inst_ch1_rxprogdivresetdone_UNCONNECTED,
      ch1_rxqpien => '0',
      ch1_rxqpisenn => NLW_gt_quad_base_0_inst_ch1_rxqpisenn_UNCONNECTED,
      ch1_rxqpisenp => NLW_gt_quad_base_0_inst_ch1_rxqpisenp_UNCONNECTED,
      ch1_rxrate(7 downto 0) => B"00000000",
      ch1_rxresetdone => NLW_gt_quad_base_0_inst_ch1_rxresetdone_UNCONNECTED,
      ch1_rxresetmode(1 downto 0) => B"00",
      ch1_rxsimplexphystatus => NLW_gt_quad_base_0_inst_ch1_rxsimplexphystatus_UNCONNECTED,
      ch1_rxslide => '0',
      ch1_rxsliderdy => NLW_gt_quad_base_0_inst_ch1_rxsliderdy_UNCONNECTED,
      ch1_rxslipdone => NLW_gt_quad_base_0_inst_ch1_rxslipdone_UNCONNECTED,
      ch1_rxstartofseq(1 downto 0) => NLW_gt_quad_base_0_inst_ch1_rxstartofseq_UNCONNECTED(1 downto 0),
      ch1_rxstatus(2 downto 0) => NLW_gt_quad_base_0_inst_ch1_rxstatus_UNCONNECTED(2 downto 0),
      ch1_rxsyncallin => '0',
      ch1_rxsyncdone => NLW_gt_quad_base_0_inst_ch1_rxsyncdone_UNCONNECTED,
      ch1_rxtermination => '0',
      ch1_rxuserrdy => '0',
      ch1_rxusrclk => '0',
      ch1_rxvalid => NLW_gt_quad_base_0_inst_ch1_rxvalid_UNCONNECTED,
      ch1_tx10gstat => NLW_gt_quad_base_0_inst_ch1_tx10gstat_UNCONNECTED,
      ch1_txbufstatus(1 downto 0) => NLW_gt_quad_base_0_inst_ch1_txbufstatus_UNCONNECTED(1 downto 0),
      ch1_txcomfinish => NLW_gt_quad_base_0_inst_ch1_txcomfinish_UNCONNECTED,
      ch1_txcominit => '0',
      ch1_txcomsas => '0',
      ch1_txcomwake => '0',
      ch1_txctrl0(15 downto 0) => B"0000000000000000",
      ch1_txctrl1(15 downto 0) => B"0000000000000000",
      ch1_txctrl2(7 downto 0) => B"00000000",
      ch1_txdapicodeovrden => '0',
      ch1_txdapicodereset => '0',
      ch1_txdapireset => '0',
      ch1_txdapiresetdone => NLW_gt_quad_base_0_inst_ch1_txdapiresetdone_UNCONNECTED,
      ch1_txdapiresetmask(1 downto 0) => B"00",
      ch1_txdata(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      ch1_txdccdone => NLW_gt_quad_base_0_inst_ch1_txdccdone_UNCONNECTED,
      ch1_txdebugpcsout => NLW_gt_quad_base_0_inst_ch1_txdebugpcsout_UNCONNECTED,
      ch1_txdeemph(1 downto 0) => B"00",
      ch1_txdetectrx => '0',
      ch1_txdiffctrl(4 downto 0) => B"11001",
      ch1_txdlyalignerr => NLW_gt_quad_base_0_inst_ch1_txdlyalignerr_UNCONNECTED,
      ch1_txdlyalignprog => NLW_gt_quad_base_0_inst_ch1_txdlyalignprog_UNCONNECTED,
      ch1_txdlyalignreq => '0',
      ch1_txelecidle => '0',
      ch1_txheader(5 downto 0) => B"000000",
      ch1_txinhibit => '0',
      ch1_txlatclk => '0',
      ch1_txmaincursor(6 downto 0) => B"1001101",
      ch1_txmargin(2 downto 0) => B"000",
      ch1_txmldchaindone => '0',
      ch1_txmldchainreq => '0',
      ch1_txmstdatapathreset => '0',
      ch1_txmstreset => '0',
      ch1_txmstresetdone => NLW_gt_quad_base_0_inst_ch1_txmstresetdone_UNCONNECTED,
      ch1_txoneszeros => '0',
      ch1_txoutclk => NLW_gt_quad_base_0_inst_ch1_txoutclk_UNCONNECTED,
      ch1_txpausedelayalign => '0',
      ch1_txpcsresetmask => '1',
      ch1_txpd(1 downto 0) => B"00",
      ch1_txphaligndone => NLW_gt_quad_base_0_inst_ch1_txphaligndone_UNCONNECTED,
      ch1_txphalignerr => NLW_gt_quad_base_0_inst_ch1_txphalignerr_UNCONNECTED,
      ch1_txphalignoutrsvd => NLW_gt_quad_base_0_inst_ch1_txphalignoutrsvd_UNCONNECTED,
      ch1_txphalignreq => '0',
      ch1_txphalignresetmask(1 downto 0) => B"11",
      ch1_txphdlypd => '0',
      ch1_txphdlyreset => '0',
      ch1_txphdlyresetdone => NLW_gt_quad_base_0_inst_ch1_txphdlyresetdone_UNCONNECTED,
      ch1_txphdlytstclk => '0',
      ch1_txphsetinitdone => NLW_gt_quad_base_0_inst_ch1_txphsetinitdone_UNCONNECTED,
      ch1_txphsetinitreq => '0',
      ch1_txphshift180 => '0',
      ch1_txphshift180done => NLW_gt_quad_base_0_inst_ch1_txphshift180done_UNCONNECTED,
      ch1_txpicodeovrden => '0',
      ch1_txpicodereset => '0',
      ch1_txpippmen => '0',
      ch1_txpippmstepsize(4 downto 0) => B"00000",
      ch1_txpisopd => '0',
      ch1_txpmaresetdone => NLW_gt_quad_base_0_inst_ch1_txpmaresetdone_UNCONNECTED,
      ch1_txpmaresetmask(2 downto 0) => B"111",
      ch1_txpolarity => '0',
      ch1_txpostcursor(4 downto 0) => B"00000",
      ch1_txprbsforceerr => '0',
      ch1_txprbssel(3 downto 0) => B"0000",
      ch1_txprecursor(4 downto 0) => B"00000",
      ch1_txprogdivreset => '0',
      ch1_txprogdivresetdone => NLW_gt_quad_base_0_inst_ch1_txprogdivresetdone_UNCONNECTED,
      ch1_txqpibiasen => '0',
      ch1_txqpisenn => NLW_gt_quad_base_0_inst_ch1_txqpisenn_UNCONNECTED,
      ch1_txqpisenp => NLW_gt_quad_base_0_inst_ch1_txqpisenp_UNCONNECTED,
      ch1_txqpiweakpu => '0',
      ch1_txrate(7 downto 0) => B"00000000",
      ch1_txresetdone => NLW_gt_quad_base_0_inst_ch1_txresetdone_UNCONNECTED,
      ch1_txresetmode(1 downto 0) => B"00",
      ch1_txsequence(6 downto 0) => B"0000000",
      ch1_txsimplexphystatus => NLW_gt_quad_base_0_inst_ch1_txsimplexphystatus_UNCONNECTED,
      ch1_txswing => '0',
      ch1_txswingouthigh => NLW_gt_quad_base_0_inst_ch1_txswingouthigh_UNCONNECTED,
      ch1_txswingoutlow => NLW_gt_quad_base_0_inst_ch1_txswingoutlow_UNCONNECTED,
      ch1_txsyncallin => '0',
      ch1_txsyncdone => NLW_gt_quad_base_0_inst_ch1_txsyncdone_UNCONNECTED,
      ch1_txuserrdy => '0',
      ch1_txusrclk => '0',
      ch1_xpipe5_pipeline_en => NLW_gt_quad_base_0_inst_ch1_xpipe5_pipeline_en_UNCONNECTED,
      ch2_bufgtce => NLW_gt_quad_base_0_inst_ch2_bufgtce_UNCONNECTED,
      ch2_bufgtcemask(3 downto 0) => NLW_gt_quad_base_0_inst_ch2_bufgtcemask_UNCONNECTED(3 downto 0),
      ch2_bufgtdiv(11 downto 0) => NLW_gt_quad_base_0_inst_ch2_bufgtdiv_UNCONNECTED(11 downto 0),
      ch2_bufgtrst => NLW_gt_quad_base_0_inst_ch2_bufgtrst_UNCONNECTED,
      ch2_bufgtrstmask(3 downto 0) => NLW_gt_quad_base_0_inst_ch2_bufgtrstmask_UNCONNECTED(3 downto 0),
      ch2_cdrbmcdrreq => '0',
      ch2_cdrfreqos => '0',
      ch2_cdrincpctrl => '0',
      ch2_cdrstepdir => '0',
      ch2_cdrstepsq => '0',
      ch2_cdrstepsx => '0',
      ch2_clkrsvd0 => '0',
      ch2_clkrsvd1 => '0',
      ch2_dfehold => '0',
      ch2_dfeovrd => '0',
      ch2_dmonfiforeset => '0',
      ch2_dmonitorclk => '0',
      ch2_dmonitorout(31 downto 0) => NLW_gt_quad_base_0_inst_ch2_dmonitorout_UNCONNECTED(31 downto 0),
      ch2_dmonitoroutclk => NLW_gt_quad_base_0_inst_ch2_dmonitoroutclk_UNCONNECTED,
      ch2_eyescandataerror => NLW_gt_quad_base_0_inst_ch2_eyescandataerror_UNCONNECTED,
      ch2_eyescanreset => '0',
      ch2_eyescantrigger => '0',
      ch2_gtrsvd(15 downto 0) => B"0000000000000000",
      ch2_gtrxreset => '0',
      ch2_gttxreset => '0',
      ch2_hsdppcsreset => '0',
      ch2_iloreset => '0',
      ch2_iloresetdone => NLW_gt_quad_base_0_inst_ch2_iloresetdone_UNCONNECTED,
      ch2_iloresetmask => '1',
      ch2_loopback(2 downto 0) => B"000",
      ch2_pcierstb => '1',
      ch2_pcsrsvdin(15 downto 0) => B"0000001001000000",
      ch2_pcsrsvdout(15 downto 0) => NLW_gt_quad_base_0_inst_ch2_pcsrsvdout_UNCONNECTED(15 downto 0),
      ch2_phyesmadaptsave => '0',
      ch2_phyready => NLW_gt_quad_base_0_inst_ch2_phyready_UNCONNECTED,
      ch2_phystatus => NLW_gt_quad_base_0_inst_ch2_phystatus_UNCONNECTED,
      ch2_pinrsvdas(15 downto 0) => NLW_gt_quad_base_0_inst_ch2_pinrsvdas_UNCONNECTED(15 downto 0),
      ch2_refdebugout(1 downto 0) => NLW_gt_quad_base_0_inst_ch2_refdebugout_UNCONNECTED(1 downto 0),
      ch2_resetexception => NLW_gt_quad_base_0_inst_ch2_resetexception_UNCONNECTED,
      ch2_rx10gstat(7 downto 0) => NLW_gt_quad_base_0_inst_ch2_rx10gstat_UNCONNECTED(7 downto 0),
      ch2_rxbufstatus(2 downto 0) => NLW_gt_quad_base_0_inst_ch2_rxbufstatus_UNCONNECTED(2 downto 0),
      ch2_rxbyteisaligned => NLW_gt_quad_base_0_inst_ch2_rxbyteisaligned_UNCONNECTED,
      ch2_rxbyterealign => NLW_gt_quad_base_0_inst_ch2_rxbyterealign_UNCONNECTED,
      ch2_rxcdrhold => '0',
      ch2_rxcdrlock => NLW_gt_quad_base_0_inst_ch2_rxcdrlock_UNCONNECTED,
      ch2_rxcdrovrden => '0',
      ch2_rxcdrphdone => NLW_gt_quad_base_0_inst_ch2_rxcdrphdone_UNCONNECTED,
      ch2_rxcdrreset => '0',
      ch2_rxchanbondseq => NLW_gt_quad_base_0_inst_ch2_rxchanbondseq_UNCONNECTED,
      ch2_rxchanisaligned => NLW_gt_quad_base_0_inst_ch2_rxchanisaligned_UNCONNECTED,
      ch2_rxchanrealign => NLW_gt_quad_base_0_inst_ch2_rxchanrealign_UNCONNECTED,
      ch2_rxchbondi(4 downto 0) => B"00000",
      ch2_rxchbondo(4 downto 0) => NLW_gt_quad_base_0_inst_ch2_rxchbondo_UNCONNECTED(4 downto 0),
      ch2_rxclkcorcnt(1 downto 0) => NLW_gt_quad_base_0_inst_ch2_rxclkcorcnt_UNCONNECTED(1 downto 0),
      ch2_rxcominitdet => NLW_gt_quad_base_0_inst_ch2_rxcominitdet_UNCONNECTED,
      ch2_rxcommadet => NLW_gt_quad_base_0_inst_ch2_rxcommadet_UNCONNECTED,
      ch2_rxcomsasdet => NLW_gt_quad_base_0_inst_ch2_rxcomsasdet_UNCONNECTED,
      ch2_rxcomwakedet => NLW_gt_quad_base_0_inst_ch2_rxcomwakedet_UNCONNECTED,
      ch2_rxctrl0(15 downto 0) => NLW_gt_quad_base_0_inst_ch2_rxctrl0_UNCONNECTED(15 downto 0),
      ch2_rxctrl1(15 downto 0) => NLW_gt_quad_base_0_inst_ch2_rxctrl1_UNCONNECTED(15 downto 0),
      ch2_rxctrl2(7 downto 0) => NLW_gt_quad_base_0_inst_ch2_rxctrl2_UNCONNECTED(7 downto 0),
      ch2_rxctrl3(7 downto 0) => NLW_gt_quad_base_0_inst_ch2_rxctrl3_UNCONNECTED(7 downto 0),
      ch2_rxdapicodeovrden => '0',
      ch2_rxdapicodereset => '0',
      ch2_rxdapireset => '0',
      ch2_rxdapiresetdone => NLW_gt_quad_base_0_inst_ch2_rxdapiresetdone_UNCONNECTED,
      ch2_rxdapiresetmask(1 downto 0) => B"00",
      ch2_rxdata(127 downto 0) => NLW_gt_quad_base_0_inst_ch2_rxdata_UNCONNECTED(127 downto 0),
      ch2_rxdatavalid(1 downto 0) => NLW_gt_quad_base_0_inst_ch2_rxdatavalid_UNCONNECTED(1 downto 0),
      ch2_rxdebugpcsout => NLW_gt_quad_base_0_inst_ch2_rxdebugpcsout_UNCONNECTED,
      ch2_rxdlyalignerr => NLW_gt_quad_base_0_inst_ch2_rxdlyalignerr_UNCONNECTED,
      ch2_rxdlyalignprog => NLW_gt_quad_base_0_inst_ch2_rxdlyalignprog_UNCONNECTED,
      ch2_rxdlyalignreq => '0',
      ch2_rxelecidle => NLW_gt_quad_base_0_inst_ch2_rxelecidle_UNCONNECTED,
      ch2_rxeqtraining => '0',
      ch2_rxfinealigndone => NLW_gt_quad_base_0_inst_ch2_rxfinealigndone_UNCONNECTED,
      ch2_rxgearboxslip => '0',
      ch2_rxheader(5 downto 0) => NLW_gt_quad_base_0_inst_ch2_rxheader_UNCONNECTED(5 downto 0),
      ch2_rxheadervalid(1 downto 0) => NLW_gt_quad_base_0_inst_ch2_rxheadervalid_UNCONNECTED(1 downto 0),
      ch2_rxlatclk => '0',
      ch2_rxlpmen => '0',
      ch2_rxmldchaindone => '0',
      ch2_rxmldchainreq => '0',
      ch2_rxmlfinealignreq => '0',
      ch2_rxmstdatapathreset => '0',
      ch2_rxmstreset => '0',
      ch2_rxmstresetdone => NLW_gt_quad_base_0_inst_ch2_rxmstresetdone_UNCONNECTED,
      ch2_rxoobreset => '0',
      ch2_rxosintdone => NLW_gt_quad_base_0_inst_ch2_rxosintdone_UNCONNECTED,
      ch2_rxoutclk => NLW_gt_quad_base_0_inst_ch2_rxoutclk_UNCONNECTED,
      ch2_rxpcsresetmask(4 downto 0) => B"11111",
      ch2_rxpd(1 downto 0) => B"00",
      ch2_rxphaligndone => NLW_gt_quad_base_0_inst_ch2_rxphaligndone_UNCONNECTED,
      ch2_rxphalignerr => NLW_gt_quad_base_0_inst_ch2_rxphalignerr_UNCONNECTED,
      ch2_rxphalignreq => '0',
      ch2_rxphalignresetmask(1 downto 0) => B"11",
      ch2_rxphdlypd => '0',
      ch2_rxphdlyreset => '0',
      ch2_rxphdlyresetdone => NLW_gt_quad_base_0_inst_ch2_rxphdlyresetdone_UNCONNECTED,
      ch2_rxphsetinitdone => NLW_gt_quad_base_0_inst_ch2_rxphsetinitdone_UNCONNECTED,
      ch2_rxphsetinitreq => '0',
      ch2_rxphshift180 => '0',
      ch2_rxphshift180done => NLW_gt_quad_base_0_inst_ch2_rxphshift180done_UNCONNECTED,
      ch2_rxpkdet => NLW_gt_quad_base_0_inst_ch2_rxpkdet_UNCONNECTED,
      ch2_rxpmaresetdone => NLW_gt_quad_base_0_inst_ch2_rxpmaresetdone_UNCONNECTED,
      ch2_rxpmaresetmask(6 downto 0) => B"1111111",
      ch2_rxpolarity => '0',
      ch2_rxprbscntreset => '0',
      ch2_rxprbserr => NLW_gt_quad_base_0_inst_ch2_rxprbserr_UNCONNECTED,
      ch2_rxprbslocked => NLW_gt_quad_base_0_inst_ch2_rxprbslocked_UNCONNECTED,
      ch2_rxprbssel(3 downto 0) => B"0000",
      ch2_rxprogdivreset => '0',
      ch2_rxprogdivresetdone => NLW_gt_quad_base_0_inst_ch2_rxprogdivresetdone_UNCONNECTED,
      ch2_rxqpien => '0',
      ch2_rxqpisenn => NLW_gt_quad_base_0_inst_ch2_rxqpisenn_UNCONNECTED,
      ch2_rxqpisenp => NLW_gt_quad_base_0_inst_ch2_rxqpisenp_UNCONNECTED,
      ch2_rxrate(7 downto 0) => B"00000000",
      ch2_rxresetdone => NLW_gt_quad_base_0_inst_ch2_rxresetdone_UNCONNECTED,
      ch2_rxresetmode(1 downto 0) => B"00",
      ch2_rxsimplexphystatus => NLW_gt_quad_base_0_inst_ch2_rxsimplexphystatus_UNCONNECTED,
      ch2_rxslide => '0',
      ch2_rxsliderdy => NLW_gt_quad_base_0_inst_ch2_rxsliderdy_UNCONNECTED,
      ch2_rxslipdone => NLW_gt_quad_base_0_inst_ch2_rxslipdone_UNCONNECTED,
      ch2_rxstartofseq(1 downto 0) => NLW_gt_quad_base_0_inst_ch2_rxstartofseq_UNCONNECTED(1 downto 0),
      ch2_rxstatus(2 downto 0) => NLW_gt_quad_base_0_inst_ch2_rxstatus_UNCONNECTED(2 downto 0),
      ch2_rxsyncallin => '0',
      ch2_rxsyncdone => NLW_gt_quad_base_0_inst_ch2_rxsyncdone_UNCONNECTED,
      ch2_rxtermination => '0',
      ch2_rxuserrdy => '0',
      ch2_rxusrclk => '0',
      ch2_rxvalid => NLW_gt_quad_base_0_inst_ch2_rxvalid_UNCONNECTED,
      ch2_tx10gstat => NLW_gt_quad_base_0_inst_ch2_tx10gstat_UNCONNECTED,
      ch2_txbufstatus(1 downto 0) => NLW_gt_quad_base_0_inst_ch2_txbufstatus_UNCONNECTED(1 downto 0),
      ch2_txcomfinish => NLW_gt_quad_base_0_inst_ch2_txcomfinish_UNCONNECTED,
      ch2_txcominit => '0',
      ch2_txcomsas => '0',
      ch2_txcomwake => '0',
      ch2_txctrl0(15 downto 0) => B"0000000000000000",
      ch2_txctrl1(15 downto 0) => B"0000000000000000",
      ch2_txctrl2(7 downto 0) => B"00000000",
      ch2_txdapicodeovrden => '0',
      ch2_txdapicodereset => '0',
      ch2_txdapireset => '0',
      ch2_txdapiresetdone => NLW_gt_quad_base_0_inst_ch2_txdapiresetdone_UNCONNECTED,
      ch2_txdapiresetmask(1 downto 0) => B"00",
      ch2_txdata(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      ch2_txdccdone => NLW_gt_quad_base_0_inst_ch2_txdccdone_UNCONNECTED,
      ch2_txdebugpcsout => NLW_gt_quad_base_0_inst_ch2_txdebugpcsout_UNCONNECTED,
      ch2_txdeemph(1 downto 0) => B"00",
      ch2_txdetectrx => '0',
      ch2_txdiffctrl(4 downto 0) => B"11001",
      ch2_txdlyalignerr => NLW_gt_quad_base_0_inst_ch2_txdlyalignerr_UNCONNECTED,
      ch2_txdlyalignprog => NLW_gt_quad_base_0_inst_ch2_txdlyalignprog_UNCONNECTED,
      ch2_txdlyalignreq => '0',
      ch2_txelecidle => '0',
      ch2_txheader(5 downto 0) => B"000000",
      ch2_txinhibit => '0',
      ch2_txlatclk => '0',
      ch2_txmaincursor(6 downto 0) => B"1001101",
      ch2_txmargin(2 downto 0) => B"000",
      ch2_txmldchaindone => '0',
      ch2_txmldchainreq => '0',
      ch2_txmstdatapathreset => '0',
      ch2_txmstreset => '0',
      ch2_txmstresetdone => NLW_gt_quad_base_0_inst_ch2_txmstresetdone_UNCONNECTED,
      ch2_txoneszeros => '0',
      ch2_txoutclk => NLW_gt_quad_base_0_inst_ch2_txoutclk_UNCONNECTED,
      ch2_txpausedelayalign => '0',
      ch2_txpcsresetmask => '1',
      ch2_txpd(1 downto 0) => B"00",
      ch2_txphaligndone => NLW_gt_quad_base_0_inst_ch2_txphaligndone_UNCONNECTED,
      ch2_txphalignerr => NLW_gt_quad_base_0_inst_ch2_txphalignerr_UNCONNECTED,
      ch2_txphalignoutrsvd => NLW_gt_quad_base_0_inst_ch2_txphalignoutrsvd_UNCONNECTED,
      ch2_txphalignreq => '0',
      ch2_txphalignresetmask(1 downto 0) => B"11",
      ch2_txphdlypd => '0',
      ch2_txphdlyreset => '0',
      ch2_txphdlyresetdone => NLW_gt_quad_base_0_inst_ch2_txphdlyresetdone_UNCONNECTED,
      ch2_txphdlytstclk => '0',
      ch2_txphsetinitdone => NLW_gt_quad_base_0_inst_ch2_txphsetinitdone_UNCONNECTED,
      ch2_txphsetinitreq => '0',
      ch2_txphshift180 => '0',
      ch2_txphshift180done => NLW_gt_quad_base_0_inst_ch2_txphshift180done_UNCONNECTED,
      ch2_txpicodeovrden => '0',
      ch2_txpicodereset => '0',
      ch2_txpippmen => '0',
      ch2_txpippmstepsize(4 downto 0) => B"00000",
      ch2_txpisopd => '0',
      ch2_txpmaresetdone => NLW_gt_quad_base_0_inst_ch2_txpmaresetdone_UNCONNECTED,
      ch2_txpmaresetmask(2 downto 0) => B"111",
      ch2_txpolarity => '0',
      ch2_txpostcursor(4 downto 0) => B"00000",
      ch2_txprbsforceerr => '0',
      ch2_txprbssel(3 downto 0) => B"0000",
      ch2_txprecursor(4 downto 0) => B"00000",
      ch2_txprogdivreset => '0',
      ch2_txprogdivresetdone => NLW_gt_quad_base_0_inst_ch2_txprogdivresetdone_UNCONNECTED,
      ch2_txqpibiasen => '0',
      ch2_txqpisenn => NLW_gt_quad_base_0_inst_ch2_txqpisenn_UNCONNECTED,
      ch2_txqpisenp => NLW_gt_quad_base_0_inst_ch2_txqpisenp_UNCONNECTED,
      ch2_txqpiweakpu => '0',
      ch2_txrate(7 downto 0) => B"00000000",
      ch2_txresetdone => NLW_gt_quad_base_0_inst_ch2_txresetdone_UNCONNECTED,
      ch2_txresetmode(1 downto 0) => B"00",
      ch2_txsequence(6 downto 0) => B"0000000",
      ch2_txsimplexphystatus => NLW_gt_quad_base_0_inst_ch2_txsimplexphystatus_UNCONNECTED,
      ch2_txswing => '0',
      ch2_txswingouthigh => NLW_gt_quad_base_0_inst_ch2_txswingouthigh_UNCONNECTED,
      ch2_txswingoutlow => NLW_gt_quad_base_0_inst_ch2_txswingoutlow_UNCONNECTED,
      ch2_txsyncallin => '0',
      ch2_txsyncdone => NLW_gt_quad_base_0_inst_ch2_txsyncdone_UNCONNECTED,
      ch2_txuserrdy => '0',
      ch2_txusrclk => '0',
      ch2_xpipe5_pipeline_en => NLW_gt_quad_base_0_inst_ch2_xpipe5_pipeline_en_UNCONNECTED,
      ch3_bufgtce => NLW_gt_quad_base_0_inst_ch3_bufgtce_UNCONNECTED,
      ch3_bufgtcemask(3 downto 0) => NLW_gt_quad_base_0_inst_ch3_bufgtcemask_UNCONNECTED(3 downto 0),
      ch3_bufgtdiv(11 downto 0) => NLW_gt_quad_base_0_inst_ch3_bufgtdiv_UNCONNECTED(11 downto 0),
      ch3_bufgtrst => NLW_gt_quad_base_0_inst_ch3_bufgtrst_UNCONNECTED,
      ch3_bufgtrstmask(3 downto 0) => NLW_gt_quad_base_0_inst_ch3_bufgtrstmask_UNCONNECTED(3 downto 0),
      ch3_cdrbmcdrreq => '0',
      ch3_cdrfreqos => '0',
      ch3_cdrincpctrl => '0',
      ch3_cdrstepdir => '0',
      ch3_cdrstepsq => '0',
      ch3_cdrstepsx => '0',
      ch3_clkrsvd0 => '0',
      ch3_clkrsvd1 => '0',
      ch3_dfehold => '0',
      ch3_dfeovrd => '0',
      ch3_dmonfiforeset => '0',
      ch3_dmonitorclk => '0',
      ch3_dmonitorout(31 downto 0) => NLW_gt_quad_base_0_inst_ch3_dmonitorout_UNCONNECTED(31 downto 0),
      ch3_dmonitoroutclk => NLW_gt_quad_base_0_inst_ch3_dmonitoroutclk_UNCONNECTED,
      ch3_eyescandataerror => NLW_gt_quad_base_0_inst_ch3_eyescandataerror_UNCONNECTED,
      ch3_eyescanreset => '0',
      ch3_eyescantrigger => '0',
      ch3_gtrsvd(15 downto 0) => B"0000000000000000",
      ch3_gtrxreset => '0',
      ch3_gttxreset => '0',
      ch3_hsdppcsreset => '0',
      ch3_iloreset => '0',
      ch3_iloresetdone => NLW_gt_quad_base_0_inst_ch3_iloresetdone_UNCONNECTED,
      ch3_iloresetmask => '1',
      ch3_loopback(2 downto 0) => B"000",
      ch3_pcierstb => '1',
      ch3_pcsrsvdin(15 downto 0) => B"0000001001000000",
      ch3_pcsrsvdout(15 downto 0) => NLW_gt_quad_base_0_inst_ch3_pcsrsvdout_UNCONNECTED(15 downto 0),
      ch3_phyesmadaptsave => '0',
      ch3_phyready => NLW_gt_quad_base_0_inst_ch3_phyready_UNCONNECTED,
      ch3_phystatus => NLW_gt_quad_base_0_inst_ch3_phystatus_UNCONNECTED,
      ch3_pinrsvdas(15 downto 0) => NLW_gt_quad_base_0_inst_ch3_pinrsvdas_UNCONNECTED(15 downto 0),
      ch3_refdebugout(1 downto 0) => NLW_gt_quad_base_0_inst_ch3_refdebugout_UNCONNECTED(1 downto 0),
      ch3_resetexception => NLW_gt_quad_base_0_inst_ch3_resetexception_UNCONNECTED,
      ch3_rx10gstat(7 downto 0) => NLW_gt_quad_base_0_inst_ch3_rx10gstat_UNCONNECTED(7 downto 0),
      ch3_rxbufstatus(2 downto 0) => NLW_gt_quad_base_0_inst_ch3_rxbufstatus_UNCONNECTED(2 downto 0),
      ch3_rxbyteisaligned => NLW_gt_quad_base_0_inst_ch3_rxbyteisaligned_UNCONNECTED,
      ch3_rxbyterealign => NLW_gt_quad_base_0_inst_ch3_rxbyterealign_UNCONNECTED,
      ch3_rxcdrhold => '0',
      ch3_rxcdrlock => NLW_gt_quad_base_0_inst_ch3_rxcdrlock_UNCONNECTED,
      ch3_rxcdrovrden => '0',
      ch3_rxcdrphdone => NLW_gt_quad_base_0_inst_ch3_rxcdrphdone_UNCONNECTED,
      ch3_rxcdrreset => '0',
      ch3_rxchanbondseq => NLW_gt_quad_base_0_inst_ch3_rxchanbondseq_UNCONNECTED,
      ch3_rxchanisaligned => NLW_gt_quad_base_0_inst_ch3_rxchanisaligned_UNCONNECTED,
      ch3_rxchanrealign => NLW_gt_quad_base_0_inst_ch3_rxchanrealign_UNCONNECTED,
      ch3_rxchbondi(4 downto 0) => B"00000",
      ch3_rxchbondo(4 downto 0) => NLW_gt_quad_base_0_inst_ch3_rxchbondo_UNCONNECTED(4 downto 0),
      ch3_rxclkcorcnt(1 downto 0) => NLW_gt_quad_base_0_inst_ch3_rxclkcorcnt_UNCONNECTED(1 downto 0),
      ch3_rxcominitdet => NLW_gt_quad_base_0_inst_ch3_rxcominitdet_UNCONNECTED,
      ch3_rxcommadet => NLW_gt_quad_base_0_inst_ch3_rxcommadet_UNCONNECTED,
      ch3_rxcomsasdet => NLW_gt_quad_base_0_inst_ch3_rxcomsasdet_UNCONNECTED,
      ch3_rxcomwakedet => NLW_gt_quad_base_0_inst_ch3_rxcomwakedet_UNCONNECTED,
      ch3_rxctrl0(15 downto 0) => NLW_gt_quad_base_0_inst_ch3_rxctrl0_UNCONNECTED(15 downto 0),
      ch3_rxctrl1(15 downto 0) => NLW_gt_quad_base_0_inst_ch3_rxctrl1_UNCONNECTED(15 downto 0),
      ch3_rxctrl2(7 downto 0) => NLW_gt_quad_base_0_inst_ch3_rxctrl2_UNCONNECTED(7 downto 0),
      ch3_rxctrl3(7 downto 0) => NLW_gt_quad_base_0_inst_ch3_rxctrl3_UNCONNECTED(7 downto 0),
      ch3_rxdapicodeovrden => '0',
      ch3_rxdapicodereset => '0',
      ch3_rxdapireset => '0',
      ch3_rxdapiresetdone => NLW_gt_quad_base_0_inst_ch3_rxdapiresetdone_UNCONNECTED,
      ch3_rxdapiresetmask(1 downto 0) => B"00",
      ch3_rxdata(127 downto 0) => NLW_gt_quad_base_0_inst_ch3_rxdata_UNCONNECTED(127 downto 0),
      ch3_rxdatavalid(1 downto 0) => NLW_gt_quad_base_0_inst_ch3_rxdatavalid_UNCONNECTED(1 downto 0),
      ch3_rxdebugpcsout => NLW_gt_quad_base_0_inst_ch3_rxdebugpcsout_UNCONNECTED,
      ch3_rxdlyalignerr => NLW_gt_quad_base_0_inst_ch3_rxdlyalignerr_UNCONNECTED,
      ch3_rxdlyalignprog => NLW_gt_quad_base_0_inst_ch3_rxdlyalignprog_UNCONNECTED,
      ch3_rxdlyalignreq => '0',
      ch3_rxelecidle => NLW_gt_quad_base_0_inst_ch3_rxelecidle_UNCONNECTED,
      ch3_rxeqtraining => '0',
      ch3_rxfinealigndone => NLW_gt_quad_base_0_inst_ch3_rxfinealigndone_UNCONNECTED,
      ch3_rxgearboxslip => '0',
      ch3_rxheader(5 downto 0) => NLW_gt_quad_base_0_inst_ch3_rxheader_UNCONNECTED(5 downto 0),
      ch3_rxheadervalid(1 downto 0) => NLW_gt_quad_base_0_inst_ch3_rxheadervalid_UNCONNECTED(1 downto 0),
      ch3_rxlatclk => '0',
      ch3_rxlpmen => '0',
      ch3_rxmldchaindone => '0',
      ch3_rxmldchainreq => '0',
      ch3_rxmlfinealignreq => '0',
      ch3_rxmstdatapathreset => '0',
      ch3_rxmstreset => '0',
      ch3_rxmstresetdone => NLW_gt_quad_base_0_inst_ch3_rxmstresetdone_UNCONNECTED,
      ch3_rxoobreset => '0',
      ch3_rxosintdone => NLW_gt_quad_base_0_inst_ch3_rxosintdone_UNCONNECTED,
      ch3_rxoutclk => NLW_gt_quad_base_0_inst_ch3_rxoutclk_UNCONNECTED,
      ch3_rxpcsresetmask(4 downto 0) => B"11111",
      ch3_rxpd(1 downto 0) => B"00",
      ch3_rxphaligndone => NLW_gt_quad_base_0_inst_ch3_rxphaligndone_UNCONNECTED,
      ch3_rxphalignerr => NLW_gt_quad_base_0_inst_ch3_rxphalignerr_UNCONNECTED,
      ch3_rxphalignreq => '0',
      ch3_rxphalignresetmask(1 downto 0) => B"11",
      ch3_rxphdlypd => '0',
      ch3_rxphdlyreset => '0',
      ch3_rxphdlyresetdone => NLW_gt_quad_base_0_inst_ch3_rxphdlyresetdone_UNCONNECTED,
      ch3_rxphsetinitdone => NLW_gt_quad_base_0_inst_ch3_rxphsetinitdone_UNCONNECTED,
      ch3_rxphsetinitreq => '0',
      ch3_rxphshift180 => '0',
      ch3_rxphshift180done => NLW_gt_quad_base_0_inst_ch3_rxphshift180done_UNCONNECTED,
      ch3_rxpkdet => NLW_gt_quad_base_0_inst_ch3_rxpkdet_UNCONNECTED,
      ch3_rxpmaresetdone => NLW_gt_quad_base_0_inst_ch3_rxpmaresetdone_UNCONNECTED,
      ch3_rxpmaresetmask(6 downto 0) => B"1111111",
      ch3_rxpolarity => '0',
      ch3_rxprbscntreset => '0',
      ch3_rxprbserr => NLW_gt_quad_base_0_inst_ch3_rxprbserr_UNCONNECTED,
      ch3_rxprbslocked => NLW_gt_quad_base_0_inst_ch3_rxprbslocked_UNCONNECTED,
      ch3_rxprbssel(3 downto 0) => B"0000",
      ch3_rxprogdivreset => '0',
      ch3_rxprogdivresetdone => NLW_gt_quad_base_0_inst_ch3_rxprogdivresetdone_UNCONNECTED,
      ch3_rxqpien => '0',
      ch3_rxqpisenn => NLW_gt_quad_base_0_inst_ch3_rxqpisenn_UNCONNECTED,
      ch3_rxqpisenp => NLW_gt_quad_base_0_inst_ch3_rxqpisenp_UNCONNECTED,
      ch3_rxrate(7 downto 0) => B"00000000",
      ch3_rxresetdone => NLW_gt_quad_base_0_inst_ch3_rxresetdone_UNCONNECTED,
      ch3_rxresetmode(1 downto 0) => B"00",
      ch3_rxsimplexphystatus => NLW_gt_quad_base_0_inst_ch3_rxsimplexphystatus_UNCONNECTED,
      ch3_rxslide => '0',
      ch3_rxsliderdy => NLW_gt_quad_base_0_inst_ch3_rxsliderdy_UNCONNECTED,
      ch3_rxslipdone => NLW_gt_quad_base_0_inst_ch3_rxslipdone_UNCONNECTED,
      ch3_rxstartofseq(1 downto 0) => NLW_gt_quad_base_0_inst_ch3_rxstartofseq_UNCONNECTED(1 downto 0),
      ch3_rxstatus(2 downto 0) => NLW_gt_quad_base_0_inst_ch3_rxstatus_UNCONNECTED(2 downto 0),
      ch3_rxsyncallin => '0',
      ch3_rxsyncdone => NLW_gt_quad_base_0_inst_ch3_rxsyncdone_UNCONNECTED,
      ch3_rxtermination => '0',
      ch3_rxuserrdy => '0',
      ch3_rxusrclk => '0',
      ch3_rxvalid => NLW_gt_quad_base_0_inst_ch3_rxvalid_UNCONNECTED,
      ch3_tx10gstat => NLW_gt_quad_base_0_inst_ch3_tx10gstat_UNCONNECTED,
      ch3_txbufstatus(1 downto 0) => NLW_gt_quad_base_0_inst_ch3_txbufstatus_UNCONNECTED(1 downto 0),
      ch3_txcomfinish => NLW_gt_quad_base_0_inst_ch3_txcomfinish_UNCONNECTED,
      ch3_txcominit => '0',
      ch3_txcomsas => '0',
      ch3_txcomwake => '0',
      ch3_txctrl0(15 downto 0) => B"0000000000000000",
      ch3_txctrl1(15 downto 0) => B"0000000000000000",
      ch3_txctrl2(7 downto 0) => B"00000000",
      ch3_txdapicodeovrden => '0',
      ch3_txdapicodereset => '0',
      ch3_txdapireset => '0',
      ch3_txdapiresetdone => NLW_gt_quad_base_0_inst_ch3_txdapiresetdone_UNCONNECTED,
      ch3_txdapiresetmask(1 downto 0) => B"00",
      ch3_txdata(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      ch3_txdccdone => NLW_gt_quad_base_0_inst_ch3_txdccdone_UNCONNECTED,
      ch3_txdebugpcsout => NLW_gt_quad_base_0_inst_ch3_txdebugpcsout_UNCONNECTED,
      ch3_txdeemph(1 downto 0) => B"00",
      ch3_txdetectrx => '0',
      ch3_txdiffctrl(4 downto 0) => B"11001",
      ch3_txdlyalignerr => NLW_gt_quad_base_0_inst_ch3_txdlyalignerr_UNCONNECTED,
      ch3_txdlyalignprog => NLW_gt_quad_base_0_inst_ch3_txdlyalignprog_UNCONNECTED,
      ch3_txdlyalignreq => '0',
      ch3_txelecidle => '0',
      ch3_txheader(5 downto 0) => B"000000",
      ch3_txinhibit => '0',
      ch3_txlatclk => '0',
      ch3_txmaincursor(6 downto 0) => B"1001101",
      ch3_txmargin(2 downto 0) => B"000",
      ch3_txmldchaindone => '0',
      ch3_txmldchainreq => '0',
      ch3_txmstdatapathreset => '0',
      ch3_txmstreset => '0',
      ch3_txmstresetdone => NLW_gt_quad_base_0_inst_ch3_txmstresetdone_UNCONNECTED,
      ch3_txoneszeros => '0',
      ch3_txoutclk => NLW_gt_quad_base_0_inst_ch3_txoutclk_UNCONNECTED,
      ch3_txpausedelayalign => '0',
      ch3_txpcsresetmask => '1',
      ch3_txpd(1 downto 0) => B"00",
      ch3_txphaligndone => NLW_gt_quad_base_0_inst_ch3_txphaligndone_UNCONNECTED,
      ch3_txphalignerr => NLW_gt_quad_base_0_inst_ch3_txphalignerr_UNCONNECTED,
      ch3_txphalignoutrsvd => NLW_gt_quad_base_0_inst_ch3_txphalignoutrsvd_UNCONNECTED,
      ch3_txphalignreq => '0',
      ch3_txphalignresetmask(1 downto 0) => B"11",
      ch3_txphdlypd => '0',
      ch3_txphdlyreset => '0',
      ch3_txphdlyresetdone => NLW_gt_quad_base_0_inst_ch3_txphdlyresetdone_UNCONNECTED,
      ch3_txphdlytstclk => '0',
      ch3_txphsetinitdone => NLW_gt_quad_base_0_inst_ch3_txphsetinitdone_UNCONNECTED,
      ch3_txphsetinitreq => '0',
      ch3_txphshift180 => '0',
      ch3_txphshift180done => NLW_gt_quad_base_0_inst_ch3_txphshift180done_UNCONNECTED,
      ch3_txpicodeovrden => '0',
      ch3_txpicodereset => '0',
      ch3_txpippmen => '0',
      ch3_txpippmstepsize(4 downto 0) => B"00000",
      ch3_txpisopd => '0',
      ch3_txpmaresetdone => NLW_gt_quad_base_0_inst_ch3_txpmaresetdone_UNCONNECTED,
      ch3_txpmaresetmask(2 downto 0) => B"111",
      ch3_txpolarity => '0',
      ch3_txpostcursor(4 downto 0) => B"00000",
      ch3_txprbsforceerr => '0',
      ch3_txprbssel(3 downto 0) => B"0000",
      ch3_txprecursor(4 downto 0) => B"00000",
      ch3_txprogdivreset => '0',
      ch3_txprogdivresetdone => NLW_gt_quad_base_0_inst_ch3_txprogdivresetdone_UNCONNECTED,
      ch3_txqpibiasen => '0',
      ch3_txqpisenn => NLW_gt_quad_base_0_inst_ch3_txqpisenn_UNCONNECTED,
      ch3_txqpisenp => NLW_gt_quad_base_0_inst_ch3_txqpisenp_UNCONNECTED,
      ch3_txqpiweakpu => '0',
      ch3_txrate(7 downto 0) => B"00000000",
      ch3_txresetdone => NLW_gt_quad_base_0_inst_ch3_txresetdone_UNCONNECTED,
      ch3_txresetmode(1 downto 0) => B"00",
      ch3_txsequence(6 downto 0) => B"0000000",
      ch3_txsimplexphystatus => NLW_gt_quad_base_0_inst_ch3_txsimplexphystatus_UNCONNECTED,
      ch3_txswing => '0',
      ch3_txswingouthigh => NLW_gt_quad_base_0_inst_ch3_txswingouthigh_UNCONNECTED,
      ch3_txswingoutlow => NLW_gt_quad_base_0_inst_ch3_txswingoutlow_UNCONNECTED,
      ch3_txsyncallin => '0',
      ch3_txsyncdone => NLW_gt_quad_base_0_inst_ch3_txsyncdone_UNCONNECTED,
      ch3_txuserrdy => '0',
      ch3_txusrclk => '0',
      ch3_xpipe5_pipeline_en => NLW_gt_quad_base_0_inst_ch3_xpipe5_pipeline_en_UNCONNECTED,
      coestatusdebug => '0',
      correcterr => NLW_gt_quad_base_0_inst_correcterr_UNCONNECTED,
      ctrlrsvdin(7 downto 0) => B"00000000",
      ctrlrsvdout(7 downto 0) => NLW_gt_quad_base_0_inst_ctrlrsvdout_UNCONNECTED(7 downto 0),
      debugtraceclk => '0',
      debugtraceready => '0',
      debugtracetdata(15 downto 0) => NLW_gt_quad_base_0_inst_debugtracetdata_UNCONNECTED(15 downto 0),
      debugtracetvalid => NLW_gt_quad_base_0_inst_debugtracetvalid_UNCONNECTED,
      gpi(31 downto 0) => QUAD0_gpi(31 downto 0),
      gpo(31 downto 0) => QUAD0_gpo(31 downto 0),
      gtpowergood => gtpowergood,
      hsclk0_lcpllfbclklost => NLW_gt_quad_base_0_inst_hsclk0_lcpllfbclklost_UNCONNECTED,
      hsclk0_lcpllfbdiv(7 downto 0) => B"00000000",
      hsclk0_lcplllock => QUAD0_hsclk0_lcplllock,
      hsclk0_lcpllpd => '0',
      hsclk0_lcpllrefclklost => NLW_gt_quad_base_0_inst_hsclk0_lcpllrefclklost_UNCONNECTED,
      hsclk0_lcpllrefclkmonitor => NLW_gt_quad_base_0_inst_hsclk0_lcpllrefclkmonitor_UNCONNECTED,
      hsclk0_lcpllrefclksel(2 downto 0) => B"001",
      hsclk0_lcpllreset => '0',
      hsclk0_lcpllresetbypassmode => '0',
      hsclk0_lcpllresetmask(1 downto 0) => B"11",
      hsclk0_lcpllsdmdata(25 downto 0) => B"01000111011100101111000001",
      hsclk0_lcpllsdmtoggle => '0',
      hsclk0_rpllfbclklost => NLW_gt_quad_base_0_inst_hsclk0_rpllfbclklost_UNCONNECTED,
      hsclk0_rpllfbdiv(7 downto 0) => B"00000000",
      hsclk0_rplllock => NLW_gt_quad_base_0_inst_hsclk0_rplllock_UNCONNECTED,
      hsclk0_rpllpd => '0',
      hsclk0_rpllrefclklost => NLW_gt_quad_base_0_inst_hsclk0_rpllrefclklost_UNCONNECTED,
      hsclk0_rpllrefclkmonitor => NLW_gt_quad_base_0_inst_hsclk0_rpllrefclkmonitor_UNCONNECTED,
      hsclk0_rpllrefclksel(2 downto 0) => B"001",
      hsclk0_rpllreset => '0',
      hsclk0_rpllresetbypassmode => '0',
      hsclk0_rpllresetmask(1 downto 0) => B"11",
      hsclk0_rpllsdmdata(25 downto 0) => B"00010001010011010001000000",
      hsclk0_rpllsdmtoggle => '0',
      hsclk0_rxrecclkout0 => NLW_gt_quad_base_0_inst_hsclk0_rxrecclkout0_UNCONNECTED,
      hsclk0_rxrecclkout1 => NLW_gt_quad_base_0_inst_hsclk0_rxrecclkout1_UNCONNECTED,
      hsclk0_rxrecclksel(1 downto 0) => NLW_gt_quad_base_0_inst_hsclk0_rxrecclksel_UNCONNECTED(1 downto 0),
      hsclk1_lcpllfbclklost => NLW_gt_quad_base_0_inst_hsclk1_lcpllfbclklost_UNCONNECTED,
      hsclk1_lcpllfbdiv(7 downto 0) => B"00000000",
      hsclk1_lcplllock => NLW_gt_quad_base_0_inst_hsclk1_lcplllock_UNCONNECTED,
      hsclk1_lcpllpd => '0',
      hsclk1_lcpllrefclklost => NLW_gt_quad_base_0_inst_hsclk1_lcpllrefclklost_UNCONNECTED,
      hsclk1_lcpllrefclkmonitor => NLW_gt_quad_base_0_inst_hsclk1_lcpllrefclkmonitor_UNCONNECTED,
      hsclk1_lcpllrefclksel(2 downto 0) => B"001",
      hsclk1_lcpllreset => '0',
      hsclk1_lcpllresetbypassmode => '0',
      hsclk1_lcpllresetmask(1 downto 0) => B"11",
      hsclk1_lcpllsdmdata(25 downto 0) => B"01000111011100101111000001",
      hsclk1_lcpllsdmtoggle => '0',
      hsclk1_rpllfbclklost => NLW_gt_quad_base_0_inst_hsclk1_rpllfbclklost_UNCONNECTED,
      hsclk1_rpllfbdiv(7 downto 0) => B"00000000",
      hsclk1_rplllock => NLW_gt_quad_base_0_inst_hsclk1_rplllock_UNCONNECTED,
      hsclk1_rpllpd => '0',
      hsclk1_rpllrefclklost => NLW_gt_quad_base_0_inst_hsclk1_rpllrefclklost_UNCONNECTED,
      hsclk1_rpllrefclkmonitor => NLW_gt_quad_base_0_inst_hsclk1_rpllrefclkmonitor_UNCONNECTED,
      hsclk1_rpllrefclksel(2 downto 0) => B"001",
      hsclk1_rpllreset => '0',
      hsclk1_rpllresetbypassmode => '0',
      hsclk1_rpllresetmask(1 downto 0) => B"11",
      hsclk1_rpllsdmdata(25 downto 0) => B"00010001010011010001000000",
      hsclk1_rpllsdmtoggle => '0',
      hsclk1_rxrecclkout0 => NLW_gt_quad_base_0_inst_hsclk1_rxrecclkout0_UNCONNECTED,
      hsclk1_rxrecclkout1 => NLW_gt_quad_base_0_inst_hsclk1_rxrecclkout1_UNCONNECTED,
      hsclk1_rxrecclksel(1 downto 0) => NLW_gt_quad_base_0_inst_hsclk1_rxrecclksel_UNCONNECTED(1 downto 0),
      pcielinkreachtarget => '0',
      pcieltssm(5 downto 0) => B"000000",
      pipenorthin(5 downto 0) => B"000000",
      pipenorthout(5 downto 0) => NLW_gt_quad_base_0_inst_pipenorthout_UNCONNECTED(5 downto 0),
      pipesouthin(5 downto 0) => B"000000",
      pipesouthout(5 downto 0) => NLW_gt_quad_base_0_inst_pipesouthout_UNCONNECTED(5 downto 0),
      rcalenb => '0',
      refclk0_clktestsig => '0',
      refclk0_clktestsigint => NLW_gt_quad_base_0_inst_refclk0_clktestsigint_UNCONNECTED,
      refclk0_gtrefclkpd => '0',
      refclk0_gtrefclkpdint => NLW_gt_quad_base_0_inst_refclk0_gtrefclkpdint_UNCONNECTED,
      refclk1_clktestsig => '0',
      refclk1_clktestsigint => NLW_gt_quad_base_0_inst_refclk1_clktestsigint_UNCONNECTED,
      refclk1_gtrefclkpd => '0',
      refclk1_gtrefclkpdint => NLW_gt_quad_base_0_inst_refclk1_gtrefclkpdint_UNCONNECTED,
      resetdone_northin(1 downto 0) => B"00",
      resetdone_northout(1 downto 0) => NLW_gt_quad_base_0_inst_resetdone_northout_UNCONNECTED(1 downto 0),
      resetdone_southin(1 downto 0) => B"00",
      resetdone_southout(1 downto 0) => NLW_gt_quad_base_0_inst_resetdone_southout_UNCONNECTED(1 downto 0),
      rxmarginclk => '0',
      rxmarginreqack => NLW_gt_quad_base_0_inst_rxmarginreqack_UNCONNECTED,
      rxmarginreqcmd(3 downto 0) => B"0000",
      rxmarginreqlanenum(1 downto 0) => B"00",
      rxmarginreqpayld(7 downto 0) => B"00000000",
      rxmarginreqreq => '0',
      rxmarginresack => '0',
      rxmarginrescmd(3 downto 0) => NLW_gt_quad_base_0_inst_rxmarginrescmd_UNCONNECTED(3 downto 0),
      rxmarginreslanenum(1 downto 0) => NLW_gt_quad_base_0_inst_rxmarginreslanenum_UNCONNECTED(1 downto 0),
      rxmarginrespayld(7 downto 0) => NLW_gt_quad_base_0_inst_rxmarginrespayld_UNCONNECTED(7 downto 0),
      rxmarginresreq => NLW_gt_quad_base_0_inst_rxmarginresreq_UNCONNECTED,
      rxn(3 downto 0) => QUAD0_rxn(3 downto 0),
      rxp(3 downto 0) => QUAD0_rxp(3 downto 0),
      rxpinorthin(3 downto 0) => B"0000",
      rxpinorthout(3 downto 0) => NLW_gt_quad_base_0_inst_rxpinorthout_UNCONNECTED(3 downto 0),
      rxpisouthin(3 downto 0) => B"0000",
      rxpisouthout(3 downto 0) => NLW_gt_quad_base_0_inst_rxpisouthout_UNCONNECTED(3 downto 0),
      trigackin0 => NLW_gt_quad_base_0_inst_trigackin0_UNCONNECTED,
      trigackout0 => '0',
      trigin0 => '0',
      trigout0 => NLW_gt_quad_base_0_inst_trigout0_UNCONNECTED,
      txn(3 downto 0) => QUAD0_txn(3 downto 0),
      txp(3 downto 0) => QUAD0_txp(3 downto 0),
      txpinorthin(3 downto 0) => B"0000",
      txpinorthout(3 downto 0) => NLW_gt_quad_base_0_inst_txpinorthout_UNCONNECTED(3 downto 0),
      txpisouthin(3 downto 0) => B"0000",
      txpisouthout(3 downto 0) => NLW_gt_quad_base_0_inst_txpisouthout_UNCONNECTED(3 downto 0),
      ubenable => '1',
      ubinterrupt => NLW_gt_quad_base_0_inst_ubinterrupt_UNCONNECTED,
      ubintr(11 downto 0) => B"000000000000",
      ubiolmbrst => '0',
      ubmbrst => '0',
      ubrxuart => '0',
      ubtxuart => NLW_gt_quad_base_0_inst_ubtxuart_UNCONNECTED,
      uncorrecterr => NLW_gt_quad_base_0_inst_uncorrecterr_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_intf_quad_map is
  port (
    QUAD0_hsclk0_lcplllock : out STD_LOGIC;
    gtpowergood : out STD_LOGIC;
    INTF0_TX0_ch_tx10gstat : out STD_LOGIC;
    INTF0_TX0_ch_txcomfinish : out STD_LOGIC;
    INTF0_TX0_ch_txdccdone : out STD_LOGIC;
    INTF0_TX0_ch_txdlyalignerr : out STD_LOGIC;
    INTF0_TX0_ch_txdlyalignprog : out STD_LOGIC;
    INTF0_TX0_ch_txphaligndone : out STD_LOGIC;
    INTF0_TX0_ch_txphalignerr : out STD_LOGIC;
    INTF0_TX0_ch_txphalignoutrsvd : out STD_LOGIC;
    INTF0_TX0_ch_txphdlyresetdone : out STD_LOGIC;
    INTF0_TX0_ch_txphsetinitdone : out STD_LOGIC;
    INTF0_TX0_ch_txphshift180done : out STD_LOGIC;
    INTF0_TX0_ch_txsyncdone : out STD_LOGIC;
    INTF0_TX0_ch_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_txmstresetdone : out STD_LOGIC;
    INTF0_TX0_ch_txprogdivresetdone : out STD_LOGIC;
    ch0_txpmaresetdone : out STD_LOGIC;
    INTF0_TX0_ch_txresetdone : out STD_LOGIC;
    INTF0_TX0_ch_txdapiresetdone : out STD_LOGIC;
    INTF0_TX0_ch_txdebugpcsout : out STD_LOGIC;
    INTF0_TX0_ch_txqpisenn : out STD_LOGIC;
    INTF0_TX0_ch_txqpisenp : out STD_LOGIC;
    INTF0_TX0_ch_txswingouthigh : out STD_LOGIC;
    INTF0_TX0_ch_txswingoutlow : out STD_LOGIC;
    QUAD0_TX0_outclk : out STD_LOGIC;
    INTF0_RX0_ch_rxdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    INTF0_RX0_ch_rxdatavalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_RX0_ch_rxheader : out STD_LOGIC_VECTOR ( 5 downto 0 );
    INTF0_RX0_ch_rxprogdivresetdone : out STD_LOGIC;
    ch0_rxpmaresetdone : out STD_LOGIC;
    INTF0_RX0_ch_rxresetdone : out STD_LOGIC;
    INTF0_RX0_ch_rx10gstat : out STD_LOGIC_VECTOR ( 7 downto 0 );
    INTF0_RX0_ch_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    INTF0_RX0_ch_rxbyteisaligned : out STD_LOGIC;
    INTF0_RX0_ch_rxbyterealign : out STD_LOGIC;
    INTF0_RX0_ch_rxcdrlock : out STD_LOGIC;
    INTF0_RX0_ch_rxcdrphdone : out STD_LOGIC;
    INTF0_RX0_ch_rxchanbondseq : out STD_LOGIC;
    INTF0_RX0_ch_rxchanisaligned : out STD_LOGIC;
    INTF0_RX0_ch_rxchanrealign : out STD_LOGIC;
    INTF0_RX0_ch_rxchbondo : out STD_LOGIC_VECTOR ( 4 downto 0 );
    INTF0_RX0_ch_rxclkcorcnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_RX0_ch_rxcominitdet : out STD_LOGIC;
    INTF0_RX0_ch_rxcommadet : out STD_LOGIC;
    INTF0_RX0_ch_rxcomsasdet : out STD_LOGIC;
    INTF0_RX0_ch_rxcomwakedet : out STD_LOGIC;
    INTF0_RX0_ch_rxctrl0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    INTF0_RX0_ch_rxctrl1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    INTF0_RX0_ch_rxctrl2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    INTF0_RX0_ch_rxctrl3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    INTF0_RX0_ch_rxdlyalignerr : out STD_LOGIC;
    INTF0_RX0_ch_rxdlyalignprog : out STD_LOGIC;
    INTF0_RX0_ch_rxelecidle : out STD_LOGIC;
    INTF0_RX0_ch_rxfinealigndone : out STD_LOGIC;
    INTF0_RX0_ch_rxheadervalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_RX0_ch_rxosintdone : out STD_LOGIC;
    INTF0_RX0_ch_rxphaligndone : out STD_LOGIC;
    INTF0_RX0_ch_rxphalignerr : out STD_LOGIC;
    INTF0_RX0_ch_rxphdlyresetdone : out STD_LOGIC;
    INTF0_RX0_ch_rxphsetinitdone : out STD_LOGIC;
    INTF0_RX0_ch_rxphshift180done : out STD_LOGIC;
    INTF0_RX0_ch_rxprbserr : out STD_LOGIC;
    INTF0_RX0_ch_rxprbslocked : out STD_LOGIC;
    ch0_rxmstresetdone : out STD_LOGIC;
    INTF0_RX0_ch_rxsliderdy : out STD_LOGIC;
    INTF0_RX0_ch_rxstartofseq : out STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_RX0_ch_rxstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    INTF0_RX0_ch_rxsyncdone : out STD_LOGIC;
    INTF0_RX0_ch_rxvalid : out STD_LOGIC;
    INTF0_RX0_ch_eyescandataerror : out STD_LOGIC;
    INTF0_RX0_ch_refdebugout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_RX0_ch_rxdapiresetdone : out STD_LOGIC;
    INTF0_RX0_ch_rxdebugpcsout : out STD_LOGIC;
    INTF0_RX0_ch_rxpkdet : out STD_LOGIC;
    INTF0_RX0_ch_rxqpisenn : out STD_LOGIC;
    INTF0_RX0_ch_rxqpisenp : out STD_LOGIC;
    INTF0_RX0_ch_rxsimplexphystatus : out STD_LOGIC;
    INTF0_RX0_ch_rxslipdone : out STD_LOGIC;
    QUAD0_RX0_outclk : out STD_LOGIC;
    QUAD0_gpo : out STD_LOGIC_VECTOR ( 31 downto 0 );
    QUAD0_txp : out STD_LOGIC_VECTOR ( 3 downto 0 );
    QUAD0_txn : out STD_LOGIC_VECTOR ( 3 downto 0 );
    INTF0_TX0_ch_txdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    INTF0_TX0_ch_txheader : in STD_LOGIC_VECTOR ( 5 downto 0 );
    INTF0_TX0_ch_txsequence : in STD_LOGIC_VECTOR ( 6 downto 0 );
    INTF0_TX0_ch_gttxreset : in STD_LOGIC;
    INTF0_TX0_ch_txprogdivreset : in STD_LOGIC;
    ch0_txuserrdy : in STD_LOGIC;
    INTF0_TX0_ch_txphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_TX0_ch_txcominit : in STD_LOGIC;
    INTF0_TX0_ch_txcomsas : in STD_LOGIC;
    INTF0_TX0_ch_txcomwake : in STD_LOGIC;
    INTF0_TX0_ch_txdapicodeovrden : in STD_LOGIC;
    INTF0_TX0_ch_txdapicodereset : in STD_LOGIC;
    INTF0_TX0_ch_txdetectrx : in STD_LOGIC;
    INTF0_TX0_ch_txlatclk : in STD_LOGIC;
    INTF0_TX0_ch_txphdlytstclk : in STD_LOGIC;
    INTF0_TX0_ch_txdlyalignreq : in STD_LOGIC;
    INTF0_TX0_ch_txelecidle : in STD_LOGIC;
    INTF0_TX0_ch_txinhibit : in STD_LOGIC;
    INTF0_TX0_ch_txmldchaindone : in STD_LOGIC;
    INTF0_TX0_ch_txmldchainreq : in STD_LOGIC;
    INTF0_TX0_ch_txoneszeros : in STD_LOGIC;
    INTF0_TX0_ch_txpausedelayalign : in STD_LOGIC;
    INTF0_TX0_ch_txpcsresetmask : in STD_LOGIC;
    INTF0_TX0_ch_txphalignreq : in STD_LOGIC;
    INTF0_TX0_ch_txphdlypd : in STD_LOGIC;
    INTF0_TX0_ch_txphdlyreset : in STD_LOGIC;
    INTF0_TX0_ch_txphsetinitreq : in STD_LOGIC;
    INTF0_TX0_ch_txphshift180 : in STD_LOGIC;
    INTF0_TX0_ch_txpicodeovrden : in STD_LOGIC;
    INTF0_TX0_ch_txpicodereset : in STD_LOGIC;
    INTF0_TX0_ch_txpippmen : in STD_LOGIC;
    INTF0_TX0_ch_txpisopd : in STD_LOGIC;
    INTF0_TX0_ch_txpolarity : in STD_LOGIC;
    INTF0_TX0_ch_txprbsforceerr : in STD_LOGIC;
    INTF0_TX0_ch_txswing : in STD_LOGIC;
    INTF0_TX0_ch_txsyncallin : in STD_LOGIC;
    INTF0_TX0_ch_txctrl0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    INTF0_TX0_ch_txctrl1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    INTF0_TX0_ch_txdeemph : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_TX0_ch_txpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_TX0_ch_txresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mst_tx_reset : in STD_LOGIC;
    mst_tx_dp_reset : in STD_LOGIC;
    INTF0_TX0_ch_txmargin : in STD_LOGIC_VECTOR ( 2 downto 0 );
    INTF0_TX0_ch_txpmaresetmask : in STD_LOGIC_VECTOR ( 2 downto 0 );
    INTF0_TX0_ch_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    INTF0_TX0_ch_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    INTF0_TX0_ch_txpippmstepsize : in STD_LOGIC_VECTOR ( 4 downto 0 );
    INTF0_TX0_ch_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    INTF0_TX0_ch_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    INTF0_TX0_ch_txmaincursor : in STD_LOGIC_VECTOR ( 6 downto 0 );
    INTF0_TX0_ch_txctrl2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    INTF0_TX0_ch_txrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    INTF0_TX0_ch_txdapireset : in STD_LOGIC;
    INTF0_TX0_ch_txdapiresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_TX0_ch_txqpibiasen : in STD_LOGIC;
    INTF0_TX0_ch_txqpiweakpu : in STD_LOGIC;
    QUAD0_TX0_usrclk : in STD_LOGIC;
    INTF0_RX0_ch_rxgearboxslip : in STD_LOGIC;
    INTF0_RX0_ch_rxlatclk : in STD_LOGIC;
    INTF0_RX0_ch_gtrxreset : in STD_LOGIC;
    INTF0_RX0_ch_rxprogdivreset : in STD_LOGIC;
    ch0_rxuserrdy : in STD_LOGIC;
    INTF0_RX0_ch_rxcdrhold : in STD_LOGIC;
    INTF0_RX0_ch_rxcdrovrden : in STD_LOGIC;
    INTF0_RX0_ch_rxcdrreset : in STD_LOGIC;
    INTF0_RX0_ch_rxchbondi : in STD_LOGIC_VECTOR ( 4 downto 0 );
    INTF0_RX0_ch_rxdapicodeovrden : in STD_LOGIC;
    INTF0_RX0_ch_rxdapicodereset : in STD_LOGIC;
    INTF0_RX0_ch_rxdlyalignreq : in STD_LOGIC;
    INTF0_RX0_ch_rxeqtraining : in STD_LOGIC;
    INTF0_RX0_ch_rxlpmen : in STD_LOGIC;
    INTF0_RX0_ch_rxmldchaindone : in STD_LOGIC;
    INTF0_RX0_ch_rxmldchainreq : in STD_LOGIC;
    INTF0_RX0_ch_rxmlfinealignreq : in STD_LOGIC;
    INTF0_RX0_ch_rxoobreset : in STD_LOGIC;
    INTF0_RX0_ch_rxpcsresetmask : in STD_LOGIC_VECTOR ( 4 downto 0 );
    INTF0_RX0_ch_rxpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_RX0_ch_rxphalignreq : in STD_LOGIC;
    INTF0_RX0_ch_rxphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_RX0_ch_rxphdlypd : in STD_LOGIC;
    INTF0_RX0_ch_rxphdlyreset : in STD_LOGIC;
    INTF0_RX0_ch_rxphsetinitreq : in STD_LOGIC;
    INTF0_RX0_ch_rxphshift180 : in STD_LOGIC;
    INTF0_RX0_ch_rxpmaresetmask : in STD_LOGIC_VECTOR ( 6 downto 0 );
    INTF0_RX0_ch_rxpolarity : in STD_LOGIC;
    INTF0_RX0_ch_rxprbscntreset : in STD_LOGIC;
    INTF0_RX0_ch_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    INTF0_RX0_ch_rxrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    INTF0_RX0_ch_rxresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mst_rx_reset : in STD_LOGIC;
    mst_rx_dp_reset : in STD_LOGIC;
    INTF0_RX0_ch_rxslide : in STD_LOGIC;
    INTF0_RX0_ch_rxsyncallin : in STD_LOGIC;
    INTF0_RX0_ch_rxtermination : in STD_LOGIC;
    INTF0_RX0_ch_cdrbmcdrreq : in STD_LOGIC;
    INTF0_RX0_ch_cdrfreqos : in STD_LOGIC;
    INTF0_RX0_ch_cdrincpctrl : in STD_LOGIC;
    INTF0_RX0_ch_cdrstepdir : in STD_LOGIC;
    INTF0_RX0_ch_cdrstepsq : in STD_LOGIC;
    INTF0_RX0_ch_cdrstepsx : in STD_LOGIC;
    INTF0_RX0_ch_eyescanreset : in STD_LOGIC;
    INTF0_RX0_ch_eyescantrigger : in STD_LOGIC;
    INTF0_RX0_ch_dfehold : in STD_LOGIC;
    INTF0_RX0_ch_dfeovrd : in STD_LOGIC;
    INTF0_RX0_ch_rxdapireset : in STD_LOGIC;
    INTF0_RX0_ch_rxdapiresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_RX0_ch_rxqpien : in STD_LOGIC;
    QUAD0_RX0_usrclk : in STD_LOGIC;
    QUAD0_ch0_loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    QUAD0_GTREFCLK0 : in STD_LOGIC;
    QUAD0_gpi : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gtwiz_freerun_clk : in STD_LOGIC;
    QUAD0_rxp : in STD_LOGIC_VECTOR ( 3 downto 0 );
    QUAD0_rxn : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_intf_quad_map;

architecture STRUCTURE of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_intf_quad_map is
begin
quad_top_inst: entity work.extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_quad_top
     port map (
      INTF0_RX0_ch_cdrbmcdrreq => INTF0_RX0_ch_cdrbmcdrreq,
      INTF0_RX0_ch_cdrfreqos => INTF0_RX0_ch_cdrfreqos,
      INTF0_RX0_ch_cdrincpctrl => INTF0_RX0_ch_cdrincpctrl,
      INTF0_RX0_ch_cdrstepdir => INTF0_RX0_ch_cdrstepdir,
      INTF0_RX0_ch_cdrstepsq => INTF0_RX0_ch_cdrstepsq,
      INTF0_RX0_ch_cdrstepsx => INTF0_RX0_ch_cdrstepsx,
      INTF0_RX0_ch_dfehold => INTF0_RX0_ch_dfehold,
      INTF0_RX0_ch_dfeovrd => INTF0_RX0_ch_dfeovrd,
      INTF0_RX0_ch_eyescandataerror => INTF0_RX0_ch_eyescandataerror,
      INTF0_RX0_ch_eyescanreset => INTF0_RX0_ch_eyescanreset,
      INTF0_RX0_ch_eyescantrigger => INTF0_RX0_ch_eyescantrigger,
      INTF0_RX0_ch_gtrxreset => INTF0_RX0_ch_gtrxreset,
      INTF0_RX0_ch_refdebugout(1 downto 0) => INTF0_RX0_ch_refdebugout(1 downto 0),
      INTF0_RX0_ch_rx10gstat(7 downto 0) => INTF0_RX0_ch_rx10gstat(7 downto 0),
      INTF0_RX0_ch_rxbufstatus(2 downto 0) => INTF0_RX0_ch_rxbufstatus(2 downto 0),
      INTF0_RX0_ch_rxbyteisaligned => INTF0_RX0_ch_rxbyteisaligned,
      INTF0_RX0_ch_rxbyterealign => INTF0_RX0_ch_rxbyterealign,
      INTF0_RX0_ch_rxcdrhold => INTF0_RX0_ch_rxcdrhold,
      INTF0_RX0_ch_rxcdrlock => INTF0_RX0_ch_rxcdrlock,
      INTF0_RX0_ch_rxcdrovrden => INTF0_RX0_ch_rxcdrovrden,
      INTF0_RX0_ch_rxcdrphdone => INTF0_RX0_ch_rxcdrphdone,
      INTF0_RX0_ch_rxcdrreset => INTF0_RX0_ch_rxcdrreset,
      INTF0_RX0_ch_rxchanbondseq => INTF0_RX0_ch_rxchanbondseq,
      INTF0_RX0_ch_rxchanisaligned => INTF0_RX0_ch_rxchanisaligned,
      INTF0_RX0_ch_rxchanrealign => INTF0_RX0_ch_rxchanrealign,
      INTF0_RX0_ch_rxchbondi(4 downto 0) => INTF0_RX0_ch_rxchbondi(4 downto 0),
      INTF0_RX0_ch_rxchbondo(4 downto 0) => INTF0_RX0_ch_rxchbondo(4 downto 0),
      INTF0_RX0_ch_rxclkcorcnt(1 downto 0) => INTF0_RX0_ch_rxclkcorcnt(1 downto 0),
      INTF0_RX0_ch_rxcominitdet => INTF0_RX0_ch_rxcominitdet,
      INTF0_RX0_ch_rxcommadet => INTF0_RX0_ch_rxcommadet,
      INTF0_RX0_ch_rxcomsasdet => INTF0_RX0_ch_rxcomsasdet,
      INTF0_RX0_ch_rxcomwakedet => INTF0_RX0_ch_rxcomwakedet,
      INTF0_RX0_ch_rxctrl0(15 downto 0) => INTF0_RX0_ch_rxctrl0(15 downto 0),
      INTF0_RX0_ch_rxctrl1(15 downto 0) => INTF0_RX0_ch_rxctrl1(15 downto 0),
      INTF0_RX0_ch_rxctrl2(7 downto 0) => INTF0_RX0_ch_rxctrl2(7 downto 0),
      INTF0_RX0_ch_rxctrl3(7 downto 0) => INTF0_RX0_ch_rxctrl3(7 downto 0),
      INTF0_RX0_ch_rxdapicodeovrden => INTF0_RX0_ch_rxdapicodeovrden,
      INTF0_RX0_ch_rxdapicodereset => INTF0_RX0_ch_rxdapicodereset,
      INTF0_RX0_ch_rxdapireset => INTF0_RX0_ch_rxdapireset,
      INTF0_RX0_ch_rxdapiresetdone => INTF0_RX0_ch_rxdapiresetdone,
      INTF0_RX0_ch_rxdapiresetmask(1 downto 0) => INTF0_RX0_ch_rxdapiresetmask(1 downto 0),
      INTF0_RX0_ch_rxdata(127 downto 0) => INTF0_RX0_ch_rxdata(127 downto 0),
      INTF0_RX0_ch_rxdatavalid(1 downto 0) => INTF0_RX0_ch_rxdatavalid(1 downto 0),
      INTF0_RX0_ch_rxdebugpcsout => INTF0_RX0_ch_rxdebugpcsout,
      INTF0_RX0_ch_rxdlyalignerr => INTF0_RX0_ch_rxdlyalignerr,
      INTF0_RX0_ch_rxdlyalignprog => INTF0_RX0_ch_rxdlyalignprog,
      INTF0_RX0_ch_rxdlyalignreq => INTF0_RX0_ch_rxdlyalignreq,
      INTF0_RX0_ch_rxelecidle => INTF0_RX0_ch_rxelecidle,
      INTF0_RX0_ch_rxeqtraining => INTF0_RX0_ch_rxeqtraining,
      INTF0_RX0_ch_rxfinealigndone => INTF0_RX0_ch_rxfinealigndone,
      INTF0_RX0_ch_rxgearboxslip => INTF0_RX0_ch_rxgearboxslip,
      INTF0_RX0_ch_rxheader(5 downto 0) => INTF0_RX0_ch_rxheader(5 downto 0),
      INTF0_RX0_ch_rxheadervalid(1 downto 0) => INTF0_RX0_ch_rxheadervalid(1 downto 0),
      INTF0_RX0_ch_rxlatclk => INTF0_RX0_ch_rxlatclk,
      INTF0_RX0_ch_rxlpmen => INTF0_RX0_ch_rxlpmen,
      INTF0_RX0_ch_rxmldchaindone => INTF0_RX0_ch_rxmldchaindone,
      INTF0_RX0_ch_rxmldchainreq => INTF0_RX0_ch_rxmldchainreq,
      INTF0_RX0_ch_rxmlfinealignreq => INTF0_RX0_ch_rxmlfinealignreq,
      INTF0_RX0_ch_rxoobreset => INTF0_RX0_ch_rxoobreset,
      INTF0_RX0_ch_rxosintdone => INTF0_RX0_ch_rxosintdone,
      INTF0_RX0_ch_rxpcsresetmask(4 downto 0) => INTF0_RX0_ch_rxpcsresetmask(4 downto 0),
      INTF0_RX0_ch_rxpd(1 downto 0) => INTF0_RX0_ch_rxpd(1 downto 0),
      INTF0_RX0_ch_rxphaligndone => INTF0_RX0_ch_rxphaligndone,
      INTF0_RX0_ch_rxphalignerr => INTF0_RX0_ch_rxphalignerr,
      INTF0_RX0_ch_rxphalignreq => INTF0_RX0_ch_rxphalignreq,
      INTF0_RX0_ch_rxphalignresetmask(1 downto 0) => INTF0_RX0_ch_rxphalignresetmask(1 downto 0),
      INTF0_RX0_ch_rxphdlypd => INTF0_RX0_ch_rxphdlypd,
      INTF0_RX0_ch_rxphdlyreset => INTF0_RX0_ch_rxphdlyreset,
      INTF0_RX0_ch_rxphdlyresetdone => INTF0_RX0_ch_rxphdlyresetdone,
      INTF0_RX0_ch_rxphsetinitdone => INTF0_RX0_ch_rxphsetinitdone,
      INTF0_RX0_ch_rxphsetinitreq => INTF0_RX0_ch_rxphsetinitreq,
      INTF0_RX0_ch_rxphshift180 => INTF0_RX0_ch_rxphshift180,
      INTF0_RX0_ch_rxphshift180done => INTF0_RX0_ch_rxphshift180done,
      INTF0_RX0_ch_rxpkdet => INTF0_RX0_ch_rxpkdet,
      INTF0_RX0_ch_rxpmaresetmask(6 downto 0) => INTF0_RX0_ch_rxpmaresetmask(6 downto 0),
      INTF0_RX0_ch_rxpolarity => INTF0_RX0_ch_rxpolarity,
      INTF0_RX0_ch_rxprbscntreset => INTF0_RX0_ch_rxprbscntreset,
      INTF0_RX0_ch_rxprbserr => INTF0_RX0_ch_rxprbserr,
      INTF0_RX0_ch_rxprbslocked => INTF0_RX0_ch_rxprbslocked,
      INTF0_RX0_ch_rxprbssel(3 downto 0) => INTF0_RX0_ch_rxprbssel(3 downto 0),
      INTF0_RX0_ch_rxprogdivreset => INTF0_RX0_ch_rxprogdivreset,
      INTF0_RX0_ch_rxprogdivresetdone => INTF0_RX0_ch_rxprogdivresetdone,
      INTF0_RX0_ch_rxqpien => INTF0_RX0_ch_rxqpien,
      INTF0_RX0_ch_rxqpisenn => INTF0_RX0_ch_rxqpisenn,
      INTF0_RX0_ch_rxqpisenp => INTF0_RX0_ch_rxqpisenp,
      INTF0_RX0_ch_rxrate(7 downto 0) => INTF0_RX0_ch_rxrate(7 downto 0),
      INTF0_RX0_ch_rxresetdone => INTF0_RX0_ch_rxresetdone,
      INTF0_RX0_ch_rxresetmode(1 downto 0) => INTF0_RX0_ch_rxresetmode(1 downto 0),
      INTF0_RX0_ch_rxsimplexphystatus => INTF0_RX0_ch_rxsimplexphystatus,
      INTF0_RX0_ch_rxslide => INTF0_RX0_ch_rxslide,
      INTF0_RX0_ch_rxsliderdy => INTF0_RX0_ch_rxsliderdy,
      INTF0_RX0_ch_rxslipdone => INTF0_RX0_ch_rxslipdone,
      INTF0_RX0_ch_rxstartofseq(1 downto 0) => INTF0_RX0_ch_rxstartofseq(1 downto 0),
      INTF0_RX0_ch_rxstatus(2 downto 0) => INTF0_RX0_ch_rxstatus(2 downto 0),
      INTF0_RX0_ch_rxsyncallin => INTF0_RX0_ch_rxsyncallin,
      INTF0_RX0_ch_rxsyncdone => INTF0_RX0_ch_rxsyncdone,
      INTF0_RX0_ch_rxtermination => INTF0_RX0_ch_rxtermination,
      INTF0_RX0_ch_rxvalid => INTF0_RX0_ch_rxvalid,
      INTF0_TX0_ch_gttxreset => INTF0_TX0_ch_gttxreset,
      INTF0_TX0_ch_tx10gstat => INTF0_TX0_ch_tx10gstat,
      INTF0_TX0_ch_txbufstatus(1 downto 0) => INTF0_TX0_ch_txbufstatus(1 downto 0),
      INTF0_TX0_ch_txcomfinish => INTF0_TX0_ch_txcomfinish,
      INTF0_TX0_ch_txcominit => INTF0_TX0_ch_txcominit,
      INTF0_TX0_ch_txcomsas => INTF0_TX0_ch_txcomsas,
      INTF0_TX0_ch_txcomwake => INTF0_TX0_ch_txcomwake,
      INTF0_TX0_ch_txctrl0(15 downto 0) => INTF0_TX0_ch_txctrl0(15 downto 0),
      INTF0_TX0_ch_txctrl1(15 downto 0) => INTF0_TX0_ch_txctrl1(15 downto 0),
      INTF0_TX0_ch_txctrl2(7 downto 0) => INTF0_TX0_ch_txctrl2(7 downto 0),
      INTF0_TX0_ch_txdapicodeovrden => INTF0_TX0_ch_txdapicodeovrden,
      INTF0_TX0_ch_txdapicodereset => INTF0_TX0_ch_txdapicodereset,
      INTF0_TX0_ch_txdapireset => INTF0_TX0_ch_txdapireset,
      INTF0_TX0_ch_txdapiresetdone => INTF0_TX0_ch_txdapiresetdone,
      INTF0_TX0_ch_txdapiresetmask(1 downto 0) => INTF0_TX0_ch_txdapiresetmask(1 downto 0),
      INTF0_TX0_ch_txdata(127 downto 0) => INTF0_TX0_ch_txdata(127 downto 0),
      INTF0_TX0_ch_txdccdone => INTF0_TX0_ch_txdccdone,
      INTF0_TX0_ch_txdebugpcsout => INTF0_TX0_ch_txdebugpcsout,
      INTF0_TX0_ch_txdeemph(1 downto 0) => INTF0_TX0_ch_txdeemph(1 downto 0),
      INTF0_TX0_ch_txdetectrx => INTF0_TX0_ch_txdetectrx,
      INTF0_TX0_ch_txdiffctrl(4 downto 0) => INTF0_TX0_ch_txdiffctrl(4 downto 0),
      INTF0_TX0_ch_txdlyalignerr => INTF0_TX0_ch_txdlyalignerr,
      INTF0_TX0_ch_txdlyalignprog => INTF0_TX0_ch_txdlyalignprog,
      INTF0_TX0_ch_txdlyalignreq => INTF0_TX0_ch_txdlyalignreq,
      INTF0_TX0_ch_txelecidle => INTF0_TX0_ch_txelecidle,
      INTF0_TX0_ch_txheader(5 downto 0) => INTF0_TX0_ch_txheader(5 downto 0),
      INTF0_TX0_ch_txinhibit => INTF0_TX0_ch_txinhibit,
      INTF0_TX0_ch_txlatclk => INTF0_TX0_ch_txlatclk,
      INTF0_TX0_ch_txmaincursor(6 downto 0) => INTF0_TX0_ch_txmaincursor(6 downto 0),
      INTF0_TX0_ch_txmargin(2 downto 0) => INTF0_TX0_ch_txmargin(2 downto 0),
      INTF0_TX0_ch_txmldchaindone => INTF0_TX0_ch_txmldchaindone,
      INTF0_TX0_ch_txmldchainreq => INTF0_TX0_ch_txmldchainreq,
      INTF0_TX0_ch_txoneszeros => INTF0_TX0_ch_txoneszeros,
      INTF0_TX0_ch_txpausedelayalign => INTF0_TX0_ch_txpausedelayalign,
      INTF0_TX0_ch_txpcsresetmask => INTF0_TX0_ch_txpcsresetmask,
      INTF0_TX0_ch_txpd(1 downto 0) => INTF0_TX0_ch_txpd(1 downto 0),
      INTF0_TX0_ch_txphaligndone => INTF0_TX0_ch_txphaligndone,
      INTF0_TX0_ch_txphalignerr => INTF0_TX0_ch_txphalignerr,
      INTF0_TX0_ch_txphalignoutrsvd => INTF0_TX0_ch_txphalignoutrsvd,
      INTF0_TX0_ch_txphalignreq => INTF0_TX0_ch_txphalignreq,
      INTF0_TX0_ch_txphalignresetmask(1 downto 0) => INTF0_TX0_ch_txphalignresetmask(1 downto 0),
      INTF0_TX0_ch_txphdlypd => INTF0_TX0_ch_txphdlypd,
      INTF0_TX0_ch_txphdlyreset => INTF0_TX0_ch_txphdlyreset,
      INTF0_TX0_ch_txphdlyresetdone => INTF0_TX0_ch_txphdlyresetdone,
      INTF0_TX0_ch_txphdlytstclk => INTF0_TX0_ch_txphdlytstclk,
      INTF0_TX0_ch_txphsetinitdone => INTF0_TX0_ch_txphsetinitdone,
      INTF0_TX0_ch_txphsetinitreq => INTF0_TX0_ch_txphsetinitreq,
      INTF0_TX0_ch_txphshift180 => INTF0_TX0_ch_txphshift180,
      INTF0_TX0_ch_txphshift180done => INTF0_TX0_ch_txphshift180done,
      INTF0_TX0_ch_txpicodeovrden => INTF0_TX0_ch_txpicodeovrden,
      INTF0_TX0_ch_txpicodereset => INTF0_TX0_ch_txpicodereset,
      INTF0_TX0_ch_txpippmen => INTF0_TX0_ch_txpippmen,
      INTF0_TX0_ch_txpippmstepsize(4 downto 0) => INTF0_TX0_ch_txpippmstepsize(4 downto 0),
      INTF0_TX0_ch_txpisopd => INTF0_TX0_ch_txpisopd,
      INTF0_TX0_ch_txpmaresetmask(2 downto 0) => INTF0_TX0_ch_txpmaresetmask(2 downto 0),
      INTF0_TX0_ch_txpolarity => INTF0_TX0_ch_txpolarity,
      INTF0_TX0_ch_txpostcursor(4 downto 0) => INTF0_TX0_ch_txpostcursor(4 downto 0),
      INTF0_TX0_ch_txprbsforceerr => INTF0_TX0_ch_txprbsforceerr,
      INTF0_TX0_ch_txprbssel(3 downto 0) => INTF0_TX0_ch_txprbssel(3 downto 0),
      INTF0_TX0_ch_txprecursor(4 downto 0) => INTF0_TX0_ch_txprecursor(4 downto 0),
      INTF0_TX0_ch_txprogdivreset => INTF0_TX0_ch_txprogdivreset,
      INTF0_TX0_ch_txprogdivresetdone => INTF0_TX0_ch_txprogdivresetdone,
      INTF0_TX0_ch_txqpibiasen => INTF0_TX0_ch_txqpibiasen,
      INTF0_TX0_ch_txqpisenn => INTF0_TX0_ch_txqpisenn,
      INTF0_TX0_ch_txqpisenp => INTF0_TX0_ch_txqpisenp,
      INTF0_TX0_ch_txqpiweakpu => INTF0_TX0_ch_txqpiweakpu,
      INTF0_TX0_ch_txrate(7 downto 0) => INTF0_TX0_ch_txrate(7 downto 0),
      INTF0_TX0_ch_txresetdone => INTF0_TX0_ch_txresetdone,
      INTF0_TX0_ch_txresetmode(1 downto 0) => INTF0_TX0_ch_txresetmode(1 downto 0),
      INTF0_TX0_ch_txsequence(6 downto 0) => INTF0_TX0_ch_txsequence(6 downto 0),
      INTF0_TX0_ch_txswing => INTF0_TX0_ch_txswing,
      INTF0_TX0_ch_txswingouthigh => INTF0_TX0_ch_txswingouthigh,
      INTF0_TX0_ch_txswingoutlow => INTF0_TX0_ch_txswingoutlow,
      INTF0_TX0_ch_txsyncallin => INTF0_TX0_ch_txsyncallin,
      INTF0_TX0_ch_txsyncdone => INTF0_TX0_ch_txsyncdone,
      QUAD0_GTREFCLK0 => QUAD0_GTREFCLK0,
      QUAD0_RX0_outclk => QUAD0_RX0_outclk,
      QUAD0_RX0_usrclk => QUAD0_RX0_usrclk,
      QUAD0_TX0_outclk => QUAD0_TX0_outclk,
      QUAD0_TX0_usrclk => QUAD0_TX0_usrclk,
      QUAD0_ch0_loopback(2 downto 0) => QUAD0_ch0_loopback(2 downto 0),
      QUAD0_gpi(31 downto 0) => QUAD0_gpi(31 downto 0),
      QUAD0_gpo(31 downto 0) => QUAD0_gpo(31 downto 0),
      QUAD0_hsclk0_lcplllock => QUAD0_hsclk0_lcplllock,
      QUAD0_rxn(3 downto 0) => QUAD0_rxn(3 downto 0),
      QUAD0_rxp(3 downto 0) => QUAD0_rxp(3 downto 0),
      QUAD0_txn(3 downto 0) => QUAD0_txn(3 downto 0),
      QUAD0_txp(3 downto 0) => QUAD0_txp(3 downto 0),
      ch0_rxmstresetdone => ch0_rxmstresetdone,
      ch0_rxpmaresetdone => ch0_rxpmaresetdone,
      ch0_rxuserrdy => ch0_rxuserrdy,
      ch0_txmstresetdone => ch0_txmstresetdone,
      ch0_txpmaresetdone => ch0_txpmaresetdone,
      ch0_txuserrdy => ch0_txuserrdy,
      gtpowergood => gtpowergood,
      gtwiz_freerun_clk => gtwiz_freerun_clk,
      mst_rx_dp_reset => mst_rx_dp_reset,
      mst_rx_reset => mst_rx_reset,
      mst_tx_dp_reset => mst_tx_dp_reset,
      mst_tx_reset => mst_tx_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst is
  port (
    QUAD0_GTREFCLK0 : in STD_LOGIC;
    INTF0_TX0_ch_txdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    INTF0_TX0_ch_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_TX0_ch_txdccdone : out STD_LOGIC;
    INTF0_TX0_ch_gttxreset : in STD_LOGIC;
    INTF0_TX0_ch_txdebugpcsout : out STD_LOGIC;
    INTF0_TX0_ch_txprogdivresetdone : out STD_LOGIC;
    INTF0_TX0_ch_txresetdone : out STD_LOGIC;
    INTF0_TX0_ch_txinhibit : in STD_LOGIC;
    INTF0_TX0_ch_txlatclk : in STD_LOGIC;
    INTF0_TX0_ch_txmaincursor : in STD_LOGIC_VECTOR ( 6 downto 0 );
    INTF0_TX0_ch_txpcsresetmask : in STD_LOGIC;
    INTF0_TX0_ch_txpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_TX0_ch_txpisopd : in STD_LOGIC;
    INTF0_TX0_ch_txpmaresetmask : in STD_LOGIC_VECTOR ( 2 downto 0 );
    INTF0_TX0_ch_txpolarity : in STD_LOGIC;
    INTF0_TX0_ch_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    INTF0_TX0_ch_txprbsforceerr : in STD_LOGIC;
    INTF0_TX0_ch_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    INTF0_TX0_ch_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    INTF0_TX0_ch_txprogdivreset : in STD_LOGIC;
    INTF0_TX0_ch_txrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    INTF0_TX0_ch_txresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_TX0_ch_txheader : in STD_LOGIC_VECTOR ( 5 downto 0 );
    INTF0_TX0_ch_txsequence : in STD_LOGIC_VECTOR ( 6 downto 0 );
    INTF0_TX0_ch_txphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_TX0_ch_txcominit : in STD_LOGIC;
    INTF0_TX0_ch_txcomsas : in STD_LOGIC;
    INTF0_TX0_ch_txcomwake : in STD_LOGIC;
    INTF0_TX0_ch_txdapicodeovrden : in STD_LOGIC;
    INTF0_TX0_ch_txdapicodereset : in STD_LOGIC;
    INTF0_TX0_ch_txdetectrx : in STD_LOGIC;
    INTF0_TX0_ch_txphdlytstclk : in STD_LOGIC;
    INTF0_TX0_ch_txdlyalignreq : in STD_LOGIC;
    INTF0_TX0_ch_txelecidle : in STD_LOGIC;
    INTF0_TX0_ch_txmldchaindone : in STD_LOGIC;
    INTF0_TX0_ch_txmldchainreq : in STD_LOGIC;
    INTF0_TX0_ch_txoneszeros : in STD_LOGIC;
    INTF0_TX0_ch_txpausedelayalign : in STD_LOGIC;
    INTF0_TX0_ch_txphalignreq : in STD_LOGIC;
    INTF0_TX0_ch_txphdlypd : in STD_LOGIC;
    INTF0_TX0_ch_txphdlyreset : in STD_LOGIC;
    INTF0_TX0_ch_txphsetinitreq : in STD_LOGIC;
    INTF0_TX0_ch_txphshift180 : in STD_LOGIC;
    INTF0_TX0_ch_txpicodeovrden : in STD_LOGIC;
    INTF0_TX0_ch_txpicodereset : in STD_LOGIC;
    INTF0_TX0_ch_txpippmen : in STD_LOGIC;
    INTF0_TX0_ch_txswing : in STD_LOGIC;
    INTF0_TX0_ch_txsyncallin : in STD_LOGIC;
    INTF0_TX0_ch_tx10gstat : out STD_LOGIC;
    INTF0_TX0_ch_txcomfinish : out STD_LOGIC;
    INTF0_TX0_ch_txdlyalignerr : out STD_LOGIC;
    INTF0_TX0_ch_txdlyalignprog : out STD_LOGIC;
    INTF0_TX0_ch_txphaligndone : out STD_LOGIC;
    INTF0_TX0_ch_txphalignerr : out STD_LOGIC;
    INTF0_TX0_ch_txphalignoutrsvd : out STD_LOGIC;
    INTF0_TX0_ch_txphdlyresetdone : out STD_LOGIC;
    INTF0_TX0_ch_txphsetinitdone : out STD_LOGIC;
    INTF0_TX0_ch_txphshift180done : out STD_LOGIC;
    INTF0_TX0_ch_txsyncdone : out STD_LOGIC;
    INTF0_TX0_ch_txctrl0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    INTF0_TX0_ch_txctrl1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    INTF0_TX0_ch_txctrl2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    INTF0_TX0_ch_txdeemph : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_TX0_ch_txmargin : in STD_LOGIC_VECTOR ( 2 downto 0 );
    INTF0_TX0_ch_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    INTF0_TX0_ch_txpippmstepsize : in STD_LOGIC_VECTOR ( 4 downto 0 );
    INTF0_TX0_ch_txdapiresetdone : out STD_LOGIC;
    INTF0_TX0_ch_txqpisenn : out STD_LOGIC;
    INTF0_TX0_ch_txqpisenp : out STD_LOGIC;
    INTF0_TX0_ch_txswingouthigh : out STD_LOGIC;
    INTF0_TX0_ch_txswingoutlow : out STD_LOGIC;
    INTF0_TX0_ch_txdapireset : in STD_LOGIC;
    INTF0_TX0_ch_txdapiresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_TX0_ch_txqpibiasen : in STD_LOGIC;
    INTF0_TX0_ch_txqpiweakpu : in STD_LOGIC;
    INTF0_RX0_ch_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    INTF0_RX0_ch_rxcdrlock : out STD_LOGIC;
    INTF0_RX0_ch_rxdebugpcsout : out STD_LOGIC;
    INTF0_RX0_ch_rxprbserr : out STD_LOGIC;
    INTF0_RX0_ch_rxprbslocked : out STD_LOGIC;
    INTF0_RX0_ch_rxcdrhold : in STD_LOGIC;
    INTF0_RX0_ch_rxcdrovrden : in STD_LOGIC;
    INTF0_RX0_ch_rxlatclk : in STD_LOGIC;
    INTF0_RX0_ch_rxpcsresetmask : in STD_LOGIC_VECTOR ( 4 downto 0 );
    INTF0_RX0_ch_rxpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_RX0_ch_rxpmaresetmask : in STD_LOGIC_VECTOR ( 6 downto 0 );
    INTF0_RX0_ch_rxpolarity : in STD_LOGIC;
    INTF0_RX0_ch_rxprbscntreset : in STD_LOGIC;
    INTF0_RX0_ch_rxrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    INTF0_RX0_ch_rxresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_RX0_ch_rxdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    INTF0_RX0_ch_rx10gstat : out STD_LOGIC_VECTOR ( 7 downto 0 );
    INTF0_RX0_ch_rxdatavalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_RX0_ch_rxheader : out STD_LOGIC_VECTOR ( 5 downto 0 );
    INTF0_RX0_ch_rxchanisaligned : out STD_LOGIC;
    INTF0_RX0_ch_rxchanrealign : out STD_LOGIC;
    INTF0_RX0_ch_rxchbondi : in STD_LOGIC_VECTOR ( 4 downto 0 );
    INTF0_RX0_ch_rxchbondo : out STD_LOGIC_VECTOR ( 4 downto 0 );
    INTF0_RX0_ch_rxclkcorcnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_RX0_ch_rxcominitdet : out STD_LOGIC;
    INTF0_RX0_ch_rxcommadet : out STD_LOGIC;
    INTF0_RX0_ch_rxbyteisaligned : out STD_LOGIC;
    INTF0_RX0_ch_rxbyterealign : out STD_LOGIC;
    INTF0_RX0_ch_rxcomsasdet : out STD_LOGIC;
    INTF0_RX0_ch_rxcomwakedet : out STD_LOGIC;
    INTF0_RX0_ch_rxctrl0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    INTF0_RX0_ch_rxctrl1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    INTF0_RX0_ch_rxctrl2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    INTF0_RX0_ch_rxctrl3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    INTF0_RX0_ch_rxdapicodeovrden : in STD_LOGIC;
    INTF0_RX0_ch_rxdapicodereset : in STD_LOGIC;
    INTF0_RX0_ch_rxdlyalignerr : out STD_LOGIC;
    INTF0_RX0_ch_rxdlyalignprog : out STD_LOGIC;
    INTF0_RX0_ch_rxdlyalignreq : in STD_LOGIC;
    INTF0_RX0_ch_rxelecidle : out STD_LOGIC;
    INTF0_RX0_ch_rxeqtraining : in STD_LOGIC;
    INTF0_RX0_ch_rxfinealigndone : out STD_LOGIC;
    INTF0_RX0_ch_rxgearboxslip : in STD_LOGIC;
    INTF0_RX0_ch_rxheadervalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_RX0_ch_rxlpmen : in STD_LOGIC;
    INTF0_RX0_ch_rxmldchaindone : in STD_LOGIC;
    INTF0_RX0_ch_rxmldchainreq : in STD_LOGIC;
    INTF0_RX0_ch_rxmlfinealignreq : in STD_LOGIC;
    INTF0_RX0_ch_rxoobreset : in STD_LOGIC;
    INTF0_RX0_ch_rxosintdone : out STD_LOGIC;
    INTF0_RX0_ch_rxphaligndone : out STD_LOGIC;
    INTF0_RX0_ch_rxphalignerr : out STD_LOGIC;
    INTF0_RX0_ch_rxphalignreq : in STD_LOGIC;
    INTF0_RX0_ch_rxphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_RX0_ch_rxphdlypd : in STD_LOGIC;
    INTF0_RX0_ch_rxphdlyreset : in STD_LOGIC;
    INTF0_RX0_ch_rxphdlyresetdone : out STD_LOGIC;
    INTF0_RX0_ch_rxphsetinitreq : in STD_LOGIC;
    INTF0_RX0_ch_rxphshift180 : in STD_LOGIC;
    INTF0_RX0_ch_rxphshift180done : out STD_LOGIC;
    INTF0_RX0_ch_rxphsetinitdone : out STD_LOGIC;
    INTF0_RX0_ch_rxslide : in STD_LOGIC;
    INTF0_RX0_ch_rxsliderdy : out STD_LOGIC;
    INTF0_RX0_ch_rxstartofseq : out STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_RX0_ch_rxstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    INTF0_RX0_ch_rxsyncallin : in STD_LOGIC;
    INTF0_RX0_ch_rxsyncdone : out STD_LOGIC;
    INTF0_RX0_ch_rxtermination : in STD_LOGIC;
    INTF0_RX0_ch_rxvalid : out STD_LOGIC;
    INTF0_RX0_ch_rxchanbondseq : out STD_LOGIC;
    INTF0_RX0_ch_rxchanbond_busy : out STD_LOGIC;
    INTF0_RX0_ch_rxchanbond_en : in STD_LOGIC;
    INTF0_RX0_ch_rxchanbond_master : in STD_LOGIC;
    INTF0_RX0_ch_rxchanbond_slave : in STD_LOGIC;
    INTF0_RX0_ch_rxchanbond_level : in STD_LOGIC_VECTOR ( 2 downto 0 );
    INTF0_RX0_ch_cdrbmcdrreq : in STD_LOGIC;
    INTF0_RX0_ch_cdrfreqos : in STD_LOGIC;
    INTF0_RX0_ch_cdrincpctrl : in STD_LOGIC;
    INTF0_RX0_ch_cdrstepdir : in STD_LOGIC;
    INTF0_RX0_ch_cdrstepsq : in STD_LOGIC;
    INTF0_RX0_ch_cdrstepsx : in STD_LOGIC;
    INTF0_RX0_ch_eyescanreset : in STD_LOGIC;
    INTF0_RX0_ch_eyescantrigger : in STD_LOGIC;
    INTF0_RX0_ch_eyescandataerror : out STD_LOGIC;
    INTF0_RX0_ch_refdebugout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_RX0_ch_rxdapiresetdone : out STD_LOGIC;
    INTF0_RX0_ch_rxpkdet : out STD_LOGIC;
    INTF0_RX0_ch_rxqpisenn : out STD_LOGIC;
    INTF0_RX0_ch_rxqpisenp : out STD_LOGIC;
    INTF0_RX0_ch_rxsimplexphystatus : out STD_LOGIC;
    INTF0_RX0_ch_rxslipdone : out STD_LOGIC;
    INTF0_RX0_ch_dfehold : in STD_LOGIC;
    INTF0_RX0_ch_dfeovrd : in STD_LOGIC;
    INTF0_RX0_ch_rxdapireset : in STD_LOGIC;
    INTF0_RX0_ch_rxdapiresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_RX0_ch_rxqpien : in STD_LOGIC;
    INTF0_RX0_ch_rxcdrphdone : out STD_LOGIC;
    INTF0_RX0_ch_gtrxreset : in STD_LOGIC;
    INTF0_RX0_ch_rxprogdivresetdone : out STD_LOGIC;
    INTF0_RX0_ch_rxresetdone : out STD_LOGIC;
    INTF0_RX0_ch_rxcdrreset : in STD_LOGIC;
    INTF0_RX0_ch_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    INTF0_RX0_ch_rxprogdivreset : in STD_LOGIC;
    gtwiz_freerun_clk : in STD_LOGIC;
    QUAD0_gpi : in STD_LOGIC_VECTOR ( 31 downto 0 );
    QUAD0_gpo : out STD_LOGIC_VECTOR ( 31 downto 0 );
    QUAD0_ch0_loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    QUAD0_hsclk0_lcplllock : out STD_LOGIC;
    QUAD0_rxp : in STD_LOGIC_VECTOR ( 3 downto 0 );
    QUAD0_rxn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    QUAD0_txp : out STD_LOGIC_VECTOR ( 3 downto 0 );
    QUAD0_txn : out STD_LOGIC_VECTOR ( 3 downto 0 );
    QUAD0_TX0_outclk : out STD_LOGIC;
    QUAD0_RX0_outclk : out STD_LOGIC;
    INTF0_TX_clr_out : out STD_LOGIC;
    INTF0_TX_clrb_leaf_out : out STD_LOGIC;
    INTF0_RX_clr_out : out STD_LOGIC;
    INTF0_RX_clrb_leaf_out : out STD_LOGIC;
    INTF0_rst_all_in : in STD_LOGIC;
    INTF0_rst_tx_pll_and_datapath_in : in STD_LOGIC;
    INTF0_rst_tx_datapath_in : in STD_LOGIC;
    INTF0_rst_tx_done_out : out STD_LOGIC;
    INTF0_rst_rx_pll_and_datapath_in : in STD_LOGIC;
    INTF0_rst_rx_datapath_in : in STD_LOGIC;
    INTF0_rst_rx_done_out : out STD_LOGIC;
    QUAD0_TX0_usrclk : in STD_LOGIC;
    QUAD0_RX0_usrclk : in STD_LOGIC;
    gtpowergood : out STD_LOGIC
  );
  attribute C_Component_Name : string;
  attribute C_Component_Name of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "extended_phy_layer_gtwiz_versal_0_0";
  attribute INTF0_CHANNEL_MAPING : string;
  attribute INTF0_CHANNEL_MAPING of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "INTF0_RX0 QUAD0_RX0 INTF0_TX0 QUAD0_TX0";
  attribute INTF0_LANE_MAPING : string;
  attribute INTF0_LANE_MAPING of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "INTF0 {QUAD0_RX0 QUAD0_TX0}";
  attribute INTF1_CHANNEL_MAPING : string;
  attribute INTF1_CHANNEL_MAPING of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "INTF1_RX0 QUAD0_RX0 INTF1_RX1 QUAD0_RX1 INTF1_RX2 QUAD0_RX2 INTF1_RX3 QUAD0_RX3 INTF1_TX0 QUAD0_TX0 INTF1_TX1 QUAD0_TX1 INTF1_TX2 QUAD0_TX2 INTF1_TX3 QUAD0_TX3";
  attribute INTF1_LANE_MAPING : string;
  attribute INTF1_LANE_MAPING of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "INTF1 {QUAD0_RX0 QUAD0_RX1 QUAD0_RX2 QUAD0_RX3 QUAD0_TX0 QUAD0_TX1 QUAD0_TX2 QUAD0_TX3}";
  attribute INTF2_CHANNEL_MAPING : string;
  attribute INTF2_CHANNEL_MAPING of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "INTF2_RX0 QUAD0_RX0 INTF2_RX1 QUAD0_RX1 INTF2_RX2 QUAD0_RX2 INTF2_RX3 QUAD0_RX3 INTF2_TX0 QUAD0_TX0 INTF2_TX1 QUAD0_TX1 INTF2_TX2 QUAD0_TX2 INTF2_TX3 QUAD0_TX3";
  attribute INTF2_LANE_MAPING : string;
  attribute INTF2_LANE_MAPING of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "INTF2 {QUAD0_RX0 QUAD0_RX1 QUAD0_RX2 QUAD0_RX3 QUAD0_TX0 QUAD0_TX1 QUAD0_TX2 QUAD0_TX3}";
  attribute INTF3_CHANNEL_MAPING : string;
  attribute INTF3_CHANNEL_MAPING of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "INTF3_RX0 QUAD0_RX0 INTF3_RX1 QUAD0_RX1 INTF3_RX2 QUAD0_RX2 INTF3_RX3 QUAD0_RX3 INTF3_TX0 QUAD0_TX0 INTF3_TX1 QUAD0_TX1 INTF3_TX2 QUAD0_TX2 INTF3_TX3 QUAD0_TX3";
  attribute INTF3_LANE_MAPING : string;
  attribute INTF3_LANE_MAPING of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "INTF3 {QUAD0_RX0 QUAD0_RX1 QUAD0_RX2 QUAD0_RX3 QUAD0_TX0 QUAD0_TX1 QUAD0_TX2 QUAD0_TX3}";
  attribute INTF4_CHANNEL_MAPING : string;
  attribute INTF4_CHANNEL_MAPING of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "INTF4_RX0 QUAD0_RX0 INTF4_RX1 QUAD0_RX1 INTF4_RX2 QUAD0_RX2 INTF4_RX3 QUAD0_RX3 INTF4_TX0 QUAD0_TX0 INTF4_TX1 QUAD0_TX1 INTF4_TX2 QUAD0_TX2 INTF4_TX3 QUAD0_TX3";
  attribute INTF4_LANE_MAPING : string;
  attribute INTF4_LANE_MAPING of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "INTF4 {QUAD0_RX0 QUAD0_RX1 QUAD0_RX2 QUAD0_RX3 QUAD0_TX0 QUAD0_TX1 QUAD0_TX2 QUAD0_TX3}";
  attribute INTF5_CHANNEL_MAPING : string;
  attribute INTF5_CHANNEL_MAPING of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "INTF5_RX0 QUAD0_RX0 INTF5_RX1 QUAD0_RX1 INTF5_RX2 QUAD0_RX2 INTF5_RX3 QUAD0_RX3 INTF5_TX0 QUAD0_TX0 INTF5_TX1 QUAD0_TX1 INTF5_TX2 QUAD0_TX2 INTF5_TX3 QUAD0_TX3";
  attribute INTF5_LANE_MAPING : string;
  attribute INTF5_LANE_MAPING of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "INTF5 {QUAD0_RX0 QUAD0_RX1 QUAD0_RX2 QUAD0_RX3 QUAD0_TX0 QUAD0_TX1 QUAD0_TX2 QUAD0_TX3}";
  attribute INTF6_CHANNEL_MAPING : string;
  attribute INTF6_CHANNEL_MAPING of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "INTF6_RX0 QUAD0_RX0 INTF6_RX1 QUAD0_RX1 INTF6_RX2 QUAD0_RX2 INTF6_RX3 QUAD0_RX3 INTF6_TX0 QUAD0_TX0 INTF6_TX1 QUAD0_TX1 INTF6_TX2 QUAD0_TX2 INTF6_TX3 QUAD0_TX3";
  attribute INTF6_LANE_MAPING : string;
  attribute INTF6_LANE_MAPING of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "INTF6 {QUAD0_RX0 QUAD0_RX1 QUAD0_RX2 QUAD0_RX3 QUAD0_TX0 QUAD0_TX1 QUAD0_TX2 QUAD0_TX3}";
  attribute INTF7_CHANNEL_MAPING : string;
  attribute INTF7_CHANNEL_MAPING of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "INTF7_RX0 QUAD0_RX0 INTF7_RX1 QUAD0_RX1 INTF7_RX2 QUAD0_RX2 INTF7_RX3 QUAD0_RX3 INTF7_TX0 QUAD0_TX0 INTF7_TX1 QUAD0_TX1 INTF7_TX2 QUAD0_TX2 INTF7_TX3 QUAD0_TX3";
  attribute INTF7_LANE_MAPING : string;
  attribute INTF7_LANE_MAPING of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "INTF7 {QUAD0_RX0 QUAD0_RX1 QUAD0_RX2 QUAD0_RX3 QUAD0_TX0 QUAD0_TX1 QUAD0_TX2 QUAD0_TX3}";
  attribute INTF_CHANNEL_NUMBERING : string;
  attribute INTF_CHANNEL_NUMBERING of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "QUAD0_RX0 0 QUAD0_TX0 0";
  attribute INTF_LANE_MAP_LIST : string;
  attribute INTF_LANE_MAP_LIST of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "QUAD0_RX0 QUAD0_TX0";
  attribute INTF_PARENT_PIN_LIST : string;
  attribute INTF_PARENT_PIN_LIST of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "QUAD0_RX0 {{}} QUAD0_TX0 {{}}";
  attribute INTF_QUAD_MAP_CKECK : string;
  attribute INTF_QUAD_MAP_CKECK of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "";
  attribute IS_KSB : string;
  attribute IS_KSB of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "1'b0";
  attribute QUAD0_COMMON_SETTINGS : string;
  attribute QUAD0_COMMON_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "mode full bonded true LANEUSAGE {PROT0 {group A rates 0 txrate PROT0.D1 tx 0 rxrate PROT0.D1 rx 0}}";
  attribute QUAD0_INTF_LANESEL_DICT : string;
  attribute QUAD0_INTF_LANESEL_DICT of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "INTF0 {{RX0 TX0}} unconnected {{RX1 RX2 RX3 TX1 TX2 TX3}}";
  attribute QUAD0_LANEUSAGE : string;
  attribute QUAD0_LANEUSAGE of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0 {group A rates 0 txrate PROT0.D1 tx 0 rxrate PROT0.D1 rx 0}";
  attribute QUAD0_LANE_SATISFIED : string;
  attribute QUAD0_LANE_SATISFIED of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "1 {}";
  attribute QUAD0_LANE_SEL_DICT : string;
  attribute QUAD0_LANE_SEL_DICT of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0 {RX0 TX0} unconnected {RX1 RX2 RX3 TX1 TX2 TX3}";
  attribute QUAD0_MSTCLK_SRC_DICT : string;
  attribute QUAD0_MSTCLK_SRC_DICT of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "TX 1,0,0,0 RX 1,0,0,0";
  attribute QUAD0_PACK : string;
  attribute QUAD0_PACK of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "";
  attribute QUAD0_PROT0_SETTINGS : string;
  attribute QUAD0_PROT0_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD0_PROT1_SETTINGS : string;
  attribute QUAD0_PROT1_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD0_PROT2_SETTINGS : string;
  attribute QUAD0_PROT2_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD0_PROT3_SETTINGS : string;
  attribute QUAD0_PROT3_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD0_PROT4_SETTINGS : string;
  attribute QUAD0_PROT4_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD0_PROT5_SETTINGS : string;
  attribute QUAD0_PROT5_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD0_PROT6_SETTINGS : string;
  attribute QUAD0_PROT6_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD0_PROT7_SETTINGS : string;
  attribute QUAD0_PROT7_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD0_REFCLK_SEL : string;
  attribute QUAD0_REFCLK_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_100_MHz_unique1";
  attribute QUAD0_RX0_LANE_SEL : string;
  attribute QUAD0_RX0_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0";
  attribute QUAD0_RX1_LANE_SEL : string;
  attribute QUAD0_RX1_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "unconnected";
  attribute QUAD0_RX2_LANE_SEL : string;
  attribute QUAD0_RX2_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "unconnected";
  attribute QUAD0_RX3_LANE_SEL : string;
  attribute QUAD0_RX3_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "unconnected";
  attribute QUAD0_TX0_LANE_SEL : string;
  attribute QUAD0_TX0_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0";
  attribute QUAD0_TX1_LANE_SEL : string;
  attribute QUAD0_TX1_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "unconnected";
  attribute QUAD0_TX2_LANE_SEL : string;
  attribute QUAD0_TX2_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "unconnected";
  attribute QUAD0_TX3_LANE_SEL : string;
  attribute QUAD0_TX3_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "unconnected";
  attribute QUAD1_COMMON_SETTINGS : string;
  attribute QUAD1_COMMON_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "mode full bonded true LANEUSAGE {PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}}";
  attribute QUAD1_INTF_LANESEL_DICT : string;
  attribute QUAD1_INTF_LANESEL_DICT of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "INTF0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}";
  attribute QUAD1_LANEUSAGE : string;
  attribute QUAD1_LANEUSAGE of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}";
  attribute QUAD1_LANE_SATISFIED : string;
  attribute QUAD1_LANE_SATISFIED of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "1 {}";
  attribute QUAD1_LANE_SEL_DICT : string;
  attribute QUAD1_LANE_SEL_DICT of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}";
  attribute QUAD1_MSTCLK_SRC_DICT : string;
  attribute QUAD1_MSTCLK_SRC_DICT of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "TX {1,0,0,0,} RX {1,0,0,0,} ";
  attribute QUAD1_PACK : string;
  attribute QUAD1_PACK of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "";
  attribute QUAD1_PROT0_SETTINGS : string;
  attribute QUAD1_PROT0_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD1_PROT1_SETTINGS : string;
  attribute QUAD1_PROT1_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD1_PROT2_SETTINGS : string;
  attribute QUAD1_PROT2_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD1_PROT3_SETTINGS : string;
  attribute QUAD1_PROT3_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD1_PROT4_SETTINGS : string;
  attribute QUAD1_PROT4_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD1_PROT5_SETTINGS : string;
  attribute QUAD1_PROT5_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD1_PROT6_SETTINGS : string;
  attribute QUAD1_PROT6_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD1_PROT7_SETTINGS : string;
  attribute QUAD1_PROT7_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD1_REFCLK_SEL : string;
  attribute QUAD1_REFCLK_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_156.250000_MHz_unique1 HSCLK1_LCPLLGTREFCLK0 refclk_PROT0_156.250000_MHz_unique1";
  attribute QUAD1_RX0_LANE_SEL : string;
  attribute QUAD1_RX0_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0";
  attribute QUAD1_RX1_LANE_SEL : string;
  attribute QUAD1_RX1_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0";
  attribute QUAD1_RX2_LANE_SEL : string;
  attribute QUAD1_RX2_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0";
  attribute QUAD1_RX3_LANE_SEL : string;
  attribute QUAD1_RX3_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0";
  attribute QUAD1_TX0_LANE_SEL : string;
  attribute QUAD1_TX0_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0";
  attribute QUAD1_TX1_LANE_SEL : string;
  attribute QUAD1_TX1_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0";
  attribute QUAD1_TX2_LANE_SEL : string;
  attribute QUAD1_TX2_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0";
  attribute QUAD1_TX3_LANE_SEL : string;
  attribute QUAD1_TX3_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0";
  attribute QUAD2_COMMON_SETTINGS : string;
  attribute QUAD2_COMMON_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "mode full bonded true LANEUSAGE {PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}}";
  attribute QUAD2_INTF_LANESEL_DICT : string;
  attribute QUAD2_INTF_LANESEL_DICT of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "INTF0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}";
  attribute QUAD2_LANEUSAGE : string;
  attribute QUAD2_LANEUSAGE of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}";
  attribute QUAD2_LANE_SATISFIED : string;
  attribute QUAD2_LANE_SATISFIED of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "1 {}";
  attribute QUAD2_LANE_SEL_DICT : string;
  attribute QUAD2_LANE_SEL_DICT of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}";
  attribute QUAD2_MSTCLK_SRC_DICT : string;
  attribute QUAD2_MSTCLK_SRC_DICT of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "TX {1,0,0,0,} RX {1,0,0,0,} ";
  attribute QUAD2_PACK : string;
  attribute QUAD2_PACK of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "";
  attribute QUAD2_PROT0_SETTINGS : string;
  attribute QUAD2_PROT0_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD2_PROT1_SETTINGS : string;
  attribute QUAD2_PROT1_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD2_PROT2_SETTINGS : string;
  attribute QUAD2_PROT2_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD2_PROT3_SETTINGS : string;
  attribute QUAD2_PROT3_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD2_PROT4_SETTINGS : string;
  attribute QUAD2_PROT4_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD2_PROT5_SETTINGS : string;
  attribute QUAD2_PROT5_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD2_PROT6_SETTINGS : string;
  attribute QUAD2_PROT6_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD2_PROT7_SETTINGS : string;
  attribute QUAD2_PROT7_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD2_REFCLK_SEL : string;
  attribute QUAD2_REFCLK_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_156.250000_MHz_unique1 HSCLK1_LCPLLGTREFCLK0 refclk_PROT0_156.250000_MHz_unique1";
  attribute QUAD2_RX0_LANE_SEL : string;
  attribute QUAD2_RX0_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0";
  attribute QUAD2_RX1_LANE_SEL : string;
  attribute QUAD2_RX1_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0";
  attribute QUAD2_RX2_LANE_SEL : string;
  attribute QUAD2_RX2_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0";
  attribute QUAD2_RX3_LANE_SEL : string;
  attribute QUAD2_RX3_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0";
  attribute QUAD2_TX0_LANE_SEL : string;
  attribute QUAD2_TX0_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0";
  attribute QUAD2_TX1_LANE_SEL : string;
  attribute QUAD2_TX1_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0";
  attribute QUAD2_TX2_LANE_SEL : string;
  attribute QUAD2_TX2_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0";
  attribute QUAD2_TX3_LANE_SEL : string;
  attribute QUAD2_TX3_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0";
  attribute QUAD3_COMMON_SETTINGS : string;
  attribute QUAD3_COMMON_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "mode full bonded true LANEUSAGE {PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}}";
  attribute QUAD3_INTF_LANESEL_DICT : string;
  attribute QUAD3_INTF_LANESEL_DICT of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "INTF0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}";
  attribute QUAD3_LANEUSAGE : string;
  attribute QUAD3_LANEUSAGE of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}";
  attribute QUAD3_LANE_SATISFIED : string;
  attribute QUAD3_LANE_SATISFIED of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "1 {}";
  attribute QUAD3_LANE_SEL_DICT : string;
  attribute QUAD3_LANE_SEL_DICT of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}";
  attribute QUAD3_MSTCLK_SRC_DICT : string;
  attribute QUAD3_MSTCLK_SRC_DICT of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "TX {1,0,0,0,} RX {1,0,0,0,} ";
  attribute QUAD3_PACK : string;
  attribute QUAD3_PACK of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "";
  attribute QUAD3_PROT0_SETTINGS : string;
  attribute QUAD3_PROT0_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD3_PROT1_SETTINGS : string;
  attribute QUAD3_PROT1_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD3_PROT2_SETTINGS : string;
  attribute QUAD3_PROT2_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD3_PROT3_SETTINGS : string;
  attribute QUAD3_PROT3_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD3_PROT4_SETTINGS : string;
  attribute QUAD3_PROT4_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD3_PROT5_SETTINGS : string;
  attribute QUAD3_PROT5_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD3_PROT6_SETTINGS : string;
  attribute QUAD3_PROT6_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD3_PROT7_SETTINGS : string;
  attribute QUAD3_PROT7_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD3_REFCLK_SEL : string;
  attribute QUAD3_REFCLK_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_156.250000_MHz_unique1 HSCLK1_LCPLLGTREFCLK0 refclk_PROT0_156.250000_MHz_unique1";
  attribute QUAD3_RX0_LANE_SEL : string;
  attribute QUAD3_RX0_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0";
  attribute QUAD3_RX1_LANE_SEL : string;
  attribute QUAD3_RX1_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0";
  attribute QUAD3_RX2_LANE_SEL : string;
  attribute QUAD3_RX2_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0";
  attribute QUAD3_RX3_LANE_SEL : string;
  attribute QUAD3_RX3_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0";
  attribute QUAD3_TX0_LANE_SEL : string;
  attribute QUAD3_TX0_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0";
  attribute QUAD3_TX1_LANE_SEL : string;
  attribute QUAD3_TX1_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0";
  attribute QUAD3_TX2_LANE_SEL : string;
  attribute QUAD3_TX2_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0";
  attribute QUAD3_TX3_LANE_SEL : string;
  attribute QUAD3_TX3_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0";
  attribute QUAD4_COMMON_SETTINGS : string;
  attribute QUAD4_COMMON_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "mode full bonded true LANEUSAGE {PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}}";
  attribute QUAD4_INTF_LANESEL_DICT : string;
  attribute QUAD4_INTF_LANESEL_DICT of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "INTF0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}";
  attribute QUAD4_LANEUSAGE : string;
  attribute QUAD4_LANEUSAGE of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}";
  attribute QUAD4_LANE_SATISFIED : string;
  attribute QUAD4_LANE_SATISFIED of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "1 {}";
  attribute QUAD4_LANE_SEL_DICT : string;
  attribute QUAD4_LANE_SEL_DICT of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}";
  attribute QUAD4_MSTCLK_SRC_DICT : string;
  attribute QUAD4_MSTCLK_SRC_DICT of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "TX {1,0,0,0,} RX {1,0,0,0,} ";
  attribute QUAD4_PACK : string;
  attribute QUAD4_PACK of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "";
  attribute QUAD4_PROT0_SETTINGS : string;
  attribute QUAD4_PROT0_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD4_PROT1_SETTINGS : string;
  attribute QUAD4_PROT1_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD4_PROT2_SETTINGS : string;
  attribute QUAD4_PROT2_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD4_PROT3_SETTINGS : string;
  attribute QUAD4_PROT3_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD4_PROT4_SETTINGS : string;
  attribute QUAD4_PROT4_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD4_PROT5_SETTINGS : string;
  attribute QUAD4_PROT5_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD4_PROT6_SETTINGS : string;
  attribute QUAD4_PROT6_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD4_PROT7_SETTINGS : string;
  attribute QUAD4_PROT7_SETTINGS of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD4_REFCLK_SEL : string;
  attribute QUAD4_REFCLK_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_156.250000_MHz_unique1 HSCLK1_LCPLLGTREFCLK0 refclk_PROT0_156.250000_MHz_unique1";
  attribute QUAD4_RX0_LANE_SEL : string;
  attribute QUAD4_RX0_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0";
  attribute QUAD4_RX1_LANE_SEL : string;
  attribute QUAD4_RX1_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0";
  attribute QUAD4_RX2_LANE_SEL : string;
  attribute QUAD4_RX2_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0";
  attribute QUAD4_RX3_LANE_SEL : string;
  attribute QUAD4_RX3_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0";
  attribute QUAD4_TX0_LANE_SEL : string;
  attribute QUAD4_TX0_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0";
  attribute QUAD4_TX1_LANE_SEL : string;
  attribute QUAD4_TX1_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0";
  attribute QUAD4_TX2_LANE_SEL : string;
  attribute QUAD4_TX2_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0";
  attribute QUAD4_TX3_LANE_SEL : string;
  attribute QUAD4_TX3_LANE_SEL of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "PROT0";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst : entity is "soft";
end extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst;

architecture STRUCTURE of extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst is
  signal \<const0>\ : STD_LOGIC;
  signal INTF0_mst_rx_dp_reset : STD_LOGIC;
  signal INTF0_mst_rx_reset : STD_LOGIC;
  signal INTF0_mst_rx_resetdone_int : STD_LOGIC;
  signal INTF0_mst_tx_dp_reset : STD_LOGIC;
  signal INTF0_mst_tx_reset : STD_LOGIC;
  signal INTF0_mst_tx_resetdone_int : STD_LOGIC;
  signal INTF0_rst_rxuserrdy : STD_LOGIC;
  signal INTF0_rst_txuserrdy : STD_LOGIC;
  signal INTF0_rst_userclk_rx_active_int : STD_LOGIC;
  signal INTF0_rst_userclk_tx_active_int : STD_LOGIC;
  signal \^gtpowergood\ : STD_LOGIC;
begin
  INTF0_RX0_ch_rxchanbond_busy <= \<const0>\;
  gtpowergood <= \^gtpowergood\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
extended_phy_layer_gtwiz_versal_0_0_gtreset_inst_0: entity work.extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_reset_ip
     port map (
      INTF0_RX_clr_out => INTF0_RX_clr_out,
      INTF0_RX_clrb_leaf_out => INTF0_RX_clrb_leaf_out,
      INTF0_TX_clr_out => INTF0_TX_clr_out,
      INTF0_TX_clrb_leaf_out => INTF0_TX_clrb_leaf_out,
      INTF0_rst_all_in => INTF0_rst_all_in,
      INTF0_rst_rx_datapath_in => INTF0_rst_rx_datapath_in,
      INTF0_rst_rx_pll_and_datapath_in => INTF0_rst_rx_pll_and_datapath_in,
      INTF0_rst_tx_datapath_in => INTF0_rst_tx_datapath_in,
      INTF0_rst_tx_done_out => INTF0_rst_tx_done_out,
      INTF0_rst_tx_pll_and_datapath_in => INTF0_rst_tx_pll_and_datapath_in,
      ch0_rxuserrdy => INTF0_rst_rxuserrdy,
      ch0_txuserrdy => INTF0_rst_txuserrdy,
      gtpowergood => \^gtpowergood\,
      gtwiz_freerun_clk => gtwiz_freerun_clk,
      gtwiz_reset_rx_done_out => INTF0_rst_rx_done_out,
      gtwiz_reset_userclk_rx_active_in => INTF0_rst_userclk_rx_active_int,
      gtwiz_reset_userclk_tx_active_in => INTF0_rst_userclk_tx_active_int,
      mst_rx_dp_reset => INTF0_mst_rx_dp_reset,
      mst_rx_reset => INTF0_mst_rx_reset,
      mst_rx_resetdone => INTF0_mst_rx_resetdone_int,
      mst_tx_dp_reset => INTF0_mst_tx_dp_reset,
      mst_tx_reset => INTF0_mst_tx_reset,
      mst_tx_resetdone => INTF0_mst_tx_resetdone_int
    );
intf_quad_map_inst: entity work.extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_intf_quad_map
     port map (
      INTF0_RX0_ch_cdrbmcdrreq => INTF0_RX0_ch_cdrbmcdrreq,
      INTF0_RX0_ch_cdrfreqos => INTF0_RX0_ch_cdrfreqos,
      INTF0_RX0_ch_cdrincpctrl => INTF0_RX0_ch_cdrincpctrl,
      INTF0_RX0_ch_cdrstepdir => INTF0_RX0_ch_cdrstepdir,
      INTF0_RX0_ch_cdrstepsq => INTF0_RX0_ch_cdrstepsq,
      INTF0_RX0_ch_cdrstepsx => INTF0_RX0_ch_cdrstepsx,
      INTF0_RX0_ch_dfehold => INTF0_RX0_ch_dfehold,
      INTF0_RX0_ch_dfeovrd => INTF0_RX0_ch_dfeovrd,
      INTF0_RX0_ch_eyescandataerror => INTF0_RX0_ch_eyescandataerror,
      INTF0_RX0_ch_eyescanreset => INTF0_RX0_ch_eyescanreset,
      INTF0_RX0_ch_eyescantrigger => INTF0_RX0_ch_eyescantrigger,
      INTF0_RX0_ch_gtrxreset => INTF0_RX0_ch_gtrxreset,
      INTF0_RX0_ch_refdebugout(1 downto 0) => INTF0_RX0_ch_refdebugout(1 downto 0),
      INTF0_RX0_ch_rx10gstat(7 downto 0) => INTF0_RX0_ch_rx10gstat(7 downto 0),
      INTF0_RX0_ch_rxbufstatus(2 downto 0) => INTF0_RX0_ch_rxbufstatus(2 downto 0),
      INTF0_RX0_ch_rxbyteisaligned => INTF0_RX0_ch_rxbyteisaligned,
      INTF0_RX0_ch_rxbyterealign => INTF0_RX0_ch_rxbyterealign,
      INTF0_RX0_ch_rxcdrhold => INTF0_RX0_ch_rxcdrhold,
      INTF0_RX0_ch_rxcdrlock => INTF0_RX0_ch_rxcdrlock,
      INTF0_RX0_ch_rxcdrovrden => INTF0_RX0_ch_rxcdrovrden,
      INTF0_RX0_ch_rxcdrphdone => INTF0_RX0_ch_rxcdrphdone,
      INTF0_RX0_ch_rxcdrreset => INTF0_RX0_ch_rxcdrreset,
      INTF0_RX0_ch_rxchanbondseq => INTF0_RX0_ch_rxchanbondseq,
      INTF0_RX0_ch_rxchanisaligned => INTF0_RX0_ch_rxchanisaligned,
      INTF0_RX0_ch_rxchanrealign => INTF0_RX0_ch_rxchanrealign,
      INTF0_RX0_ch_rxchbondi(4 downto 0) => INTF0_RX0_ch_rxchbondi(4 downto 0),
      INTF0_RX0_ch_rxchbondo(4 downto 0) => INTF0_RX0_ch_rxchbondo(4 downto 0),
      INTF0_RX0_ch_rxclkcorcnt(1 downto 0) => INTF0_RX0_ch_rxclkcorcnt(1 downto 0),
      INTF0_RX0_ch_rxcominitdet => INTF0_RX0_ch_rxcominitdet,
      INTF0_RX0_ch_rxcommadet => INTF0_RX0_ch_rxcommadet,
      INTF0_RX0_ch_rxcomsasdet => INTF0_RX0_ch_rxcomsasdet,
      INTF0_RX0_ch_rxcomwakedet => INTF0_RX0_ch_rxcomwakedet,
      INTF0_RX0_ch_rxctrl0(15 downto 0) => INTF0_RX0_ch_rxctrl0(15 downto 0),
      INTF0_RX0_ch_rxctrl1(15 downto 0) => INTF0_RX0_ch_rxctrl1(15 downto 0),
      INTF0_RX0_ch_rxctrl2(7 downto 0) => INTF0_RX0_ch_rxctrl2(7 downto 0),
      INTF0_RX0_ch_rxctrl3(7 downto 0) => INTF0_RX0_ch_rxctrl3(7 downto 0),
      INTF0_RX0_ch_rxdapicodeovrden => INTF0_RX0_ch_rxdapicodeovrden,
      INTF0_RX0_ch_rxdapicodereset => INTF0_RX0_ch_rxdapicodereset,
      INTF0_RX0_ch_rxdapireset => INTF0_RX0_ch_rxdapireset,
      INTF0_RX0_ch_rxdapiresetdone => INTF0_RX0_ch_rxdapiresetdone,
      INTF0_RX0_ch_rxdapiresetmask(1 downto 0) => INTF0_RX0_ch_rxdapiresetmask(1 downto 0),
      INTF0_RX0_ch_rxdata(127 downto 0) => INTF0_RX0_ch_rxdata(127 downto 0),
      INTF0_RX0_ch_rxdatavalid(1 downto 0) => INTF0_RX0_ch_rxdatavalid(1 downto 0),
      INTF0_RX0_ch_rxdebugpcsout => INTF0_RX0_ch_rxdebugpcsout,
      INTF0_RX0_ch_rxdlyalignerr => INTF0_RX0_ch_rxdlyalignerr,
      INTF0_RX0_ch_rxdlyalignprog => INTF0_RX0_ch_rxdlyalignprog,
      INTF0_RX0_ch_rxdlyalignreq => INTF0_RX0_ch_rxdlyalignreq,
      INTF0_RX0_ch_rxelecidle => INTF0_RX0_ch_rxelecidle,
      INTF0_RX0_ch_rxeqtraining => INTF0_RX0_ch_rxeqtraining,
      INTF0_RX0_ch_rxfinealigndone => INTF0_RX0_ch_rxfinealigndone,
      INTF0_RX0_ch_rxgearboxslip => INTF0_RX0_ch_rxgearboxslip,
      INTF0_RX0_ch_rxheader(5 downto 0) => INTF0_RX0_ch_rxheader(5 downto 0),
      INTF0_RX0_ch_rxheadervalid(1 downto 0) => INTF0_RX0_ch_rxheadervalid(1 downto 0),
      INTF0_RX0_ch_rxlatclk => INTF0_RX0_ch_rxlatclk,
      INTF0_RX0_ch_rxlpmen => INTF0_RX0_ch_rxlpmen,
      INTF0_RX0_ch_rxmldchaindone => INTF0_RX0_ch_rxmldchaindone,
      INTF0_RX0_ch_rxmldchainreq => INTF0_RX0_ch_rxmldchainreq,
      INTF0_RX0_ch_rxmlfinealignreq => INTF0_RX0_ch_rxmlfinealignreq,
      INTF0_RX0_ch_rxoobreset => INTF0_RX0_ch_rxoobreset,
      INTF0_RX0_ch_rxosintdone => INTF0_RX0_ch_rxosintdone,
      INTF0_RX0_ch_rxpcsresetmask(4 downto 0) => INTF0_RX0_ch_rxpcsresetmask(4 downto 0),
      INTF0_RX0_ch_rxpd(1 downto 0) => INTF0_RX0_ch_rxpd(1 downto 0),
      INTF0_RX0_ch_rxphaligndone => INTF0_RX0_ch_rxphaligndone,
      INTF0_RX0_ch_rxphalignerr => INTF0_RX0_ch_rxphalignerr,
      INTF0_RX0_ch_rxphalignreq => INTF0_RX0_ch_rxphalignreq,
      INTF0_RX0_ch_rxphalignresetmask(1 downto 0) => INTF0_RX0_ch_rxphalignresetmask(1 downto 0),
      INTF0_RX0_ch_rxphdlypd => INTF0_RX0_ch_rxphdlypd,
      INTF0_RX0_ch_rxphdlyreset => INTF0_RX0_ch_rxphdlyreset,
      INTF0_RX0_ch_rxphdlyresetdone => INTF0_RX0_ch_rxphdlyresetdone,
      INTF0_RX0_ch_rxphsetinitdone => INTF0_RX0_ch_rxphsetinitdone,
      INTF0_RX0_ch_rxphsetinitreq => INTF0_RX0_ch_rxphsetinitreq,
      INTF0_RX0_ch_rxphshift180 => INTF0_RX0_ch_rxphshift180,
      INTF0_RX0_ch_rxphshift180done => INTF0_RX0_ch_rxphshift180done,
      INTF0_RX0_ch_rxpkdet => INTF0_RX0_ch_rxpkdet,
      INTF0_RX0_ch_rxpmaresetmask(6 downto 0) => INTF0_RX0_ch_rxpmaresetmask(6 downto 0),
      INTF0_RX0_ch_rxpolarity => INTF0_RX0_ch_rxpolarity,
      INTF0_RX0_ch_rxprbscntreset => INTF0_RX0_ch_rxprbscntreset,
      INTF0_RX0_ch_rxprbserr => INTF0_RX0_ch_rxprbserr,
      INTF0_RX0_ch_rxprbslocked => INTF0_RX0_ch_rxprbslocked,
      INTF0_RX0_ch_rxprbssel(3 downto 0) => INTF0_RX0_ch_rxprbssel(3 downto 0),
      INTF0_RX0_ch_rxprogdivreset => INTF0_RX0_ch_rxprogdivreset,
      INTF0_RX0_ch_rxprogdivresetdone => INTF0_RX0_ch_rxprogdivresetdone,
      INTF0_RX0_ch_rxqpien => INTF0_RX0_ch_rxqpien,
      INTF0_RX0_ch_rxqpisenn => INTF0_RX0_ch_rxqpisenn,
      INTF0_RX0_ch_rxqpisenp => INTF0_RX0_ch_rxqpisenp,
      INTF0_RX0_ch_rxrate(7 downto 0) => INTF0_RX0_ch_rxrate(7 downto 0),
      INTF0_RX0_ch_rxresetdone => INTF0_RX0_ch_rxresetdone,
      INTF0_RX0_ch_rxresetmode(1 downto 0) => INTF0_RX0_ch_rxresetmode(1 downto 0),
      INTF0_RX0_ch_rxsimplexphystatus => INTF0_RX0_ch_rxsimplexphystatus,
      INTF0_RX0_ch_rxslide => INTF0_RX0_ch_rxslide,
      INTF0_RX0_ch_rxsliderdy => INTF0_RX0_ch_rxsliderdy,
      INTF0_RX0_ch_rxslipdone => INTF0_RX0_ch_rxslipdone,
      INTF0_RX0_ch_rxstartofseq(1 downto 0) => INTF0_RX0_ch_rxstartofseq(1 downto 0),
      INTF0_RX0_ch_rxstatus(2 downto 0) => INTF0_RX0_ch_rxstatus(2 downto 0),
      INTF0_RX0_ch_rxsyncallin => INTF0_RX0_ch_rxsyncallin,
      INTF0_RX0_ch_rxsyncdone => INTF0_RX0_ch_rxsyncdone,
      INTF0_RX0_ch_rxtermination => INTF0_RX0_ch_rxtermination,
      INTF0_RX0_ch_rxvalid => INTF0_RX0_ch_rxvalid,
      INTF0_TX0_ch_gttxreset => INTF0_TX0_ch_gttxreset,
      INTF0_TX0_ch_tx10gstat => INTF0_TX0_ch_tx10gstat,
      INTF0_TX0_ch_txbufstatus(1 downto 0) => INTF0_TX0_ch_txbufstatus(1 downto 0),
      INTF0_TX0_ch_txcomfinish => INTF0_TX0_ch_txcomfinish,
      INTF0_TX0_ch_txcominit => INTF0_TX0_ch_txcominit,
      INTF0_TX0_ch_txcomsas => INTF0_TX0_ch_txcomsas,
      INTF0_TX0_ch_txcomwake => INTF0_TX0_ch_txcomwake,
      INTF0_TX0_ch_txctrl0(15 downto 0) => INTF0_TX0_ch_txctrl0(15 downto 0),
      INTF0_TX0_ch_txctrl1(15 downto 0) => INTF0_TX0_ch_txctrl1(15 downto 0),
      INTF0_TX0_ch_txctrl2(7 downto 0) => INTF0_TX0_ch_txctrl2(7 downto 0),
      INTF0_TX0_ch_txdapicodeovrden => INTF0_TX0_ch_txdapicodeovrden,
      INTF0_TX0_ch_txdapicodereset => INTF0_TX0_ch_txdapicodereset,
      INTF0_TX0_ch_txdapireset => INTF0_TX0_ch_txdapireset,
      INTF0_TX0_ch_txdapiresetdone => INTF0_TX0_ch_txdapiresetdone,
      INTF0_TX0_ch_txdapiresetmask(1 downto 0) => INTF0_TX0_ch_txdapiresetmask(1 downto 0),
      INTF0_TX0_ch_txdata(127 downto 0) => INTF0_TX0_ch_txdata(127 downto 0),
      INTF0_TX0_ch_txdccdone => INTF0_TX0_ch_txdccdone,
      INTF0_TX0_ch_txdebugpcsout => INTF0_TX0_ch_txdebugpcsout,
      INTF0_TX0_ch_txdeemph(1 downto 0) => INTF0_TX0_ch_txdeemph(1 downto 0),
      INTF0_TX0_ch_txdetectrx => INTF0_TX0_ch_txdetectrx,
      INTF0_TX0_ch_txdiffctrl(4 downto 0) => INTF0_TX0_ch_txdiffctrl(4 downto 0),
      INTF0_TX0_ch_txdlyalignerr => INTF0_TX0_ch_txdlyalignerr,
      INTF0_TX0_ch_txdlyalignprog => INTF0_TX0_ch_txdlyalignprog,
      INTF0_TX0_ch_txdlyalignreq => INTF0_TX0_ch_txdlyalignreq,
      INTF0_TX0_ch_txelecidle => INTF0_TX0_ch_txelecidle,
      INTF0_TX0_ch_txheader(5 downto 0) => INTF0_TX0_ch_txheader(5 downto 0),
      INTF0_TX0_ch_txinhibit => INTF0_TX0_ch_txinhibit,
      INTF0_TX0_ch_txlatclk => INTF0_TX0_ch_txlatclk,
      INTF0_TX0_ch_txmaincursor(6 downto 0) => INTF0_TX0_ch_txmaincursor(6 downto 0),
      INTF0_TX0_ch_txmargin(2 downto 0) => INTF0_TX0_ch_txmargin(2 downto 0),
      INTF0_TX0_ch_txmldchaindone => INTF0_TX0_ch_txmldchaindone,
      INTF0_TX0_ch_txmldchainreq => INTF0_TX0_ch_txmldchainreq,
      INTF0_TX0_ch_txoneszeros => INTF0_TX0_ch_txoneszeros,
      INTF0_TX0_ch_txpausedelayalign => INTF0_TX0_ch_txpausedelayalign,
      INTF0_TX0_ch_txpcsresetmask => INTF0_TX0_ch_txpcsresetmask,
      INTF0_TX0_ch_txpd(1 downto 0) => INTF0_TX0_ch_txpd(1 downto 0),
      INTF0_TX0_ch_txphaligndone => INTF0_TX0_ch_txphaligndone,
      INTF0_TX0_ch_txphalignerr => INTF0_TX0_ch_txphalignerr,
      INTF0_TX0_ch_txphalignoutrsvd => INTF0_TX0_ch_txphalignoutrsvd,
      INTF0_TX0_ch_txphalignreq => INTF0_TX0_ch_txphalignreq,
      INTF0_TX0_ch_txphalignresetmask(1 downto 0) => INTF0_TX0_ch_txphalignresetmask(1 downto 0),
      INTF0_TX0_ch_txphdlypd => INTF0_TX0_ch_txphdlypd,
      INTF0_TX0_ch_txphdlyreset => INTF0_TX0_ch_txphdlyreset,
      INTF0_TX0_ch_txphdlyresetdone => INTF0_TX0_ch_txphdlyresetdone,
      INTF0_TX0_ch_txphdlytstclk => INTF0_TX0_ch_txphdlytstclk,
      INTF0_TX0_ch_txphsetinitdone => INTF0_TX0_ch_txphsetinitdone,
      INTF0_TX0_ch_txphsetinitreq => INTF0_TX0_ch_txphsetinitreq,
      INTF0_TX0_ch_txphshift180 => INTF0_TX0_ch_txphshift180,
      INTF0_TX0_ch_txphshift180done => INTF0_TX0_ch_txphshift180done,
      INTF0_TX0_ch_txpicodeovrden => INTF0_TX0_ch_txpicodeovrden,
      INTF0_TX0_ch_txpicodereset => INTF0_TX0_ch_txpicodereset,
      INTF0_TX0_ch_txpippmen => INTF0_TX0_ch_txpippmen,
      INTF0_TX0_ch_txpippmstepsize(4 downto 0) => INTF0_TX0_ch_txpippmstepsize(4 downto 0),
      INTF0_TX0_ch_txpisopd => INTF0_TX0_ch_txpisopd,
      INTF0_TX0_ch_txpmaresetmask(2 downto 0) => INTF0_TX0_ch_txpmaresetmask(2 downto 0),
      INTF0_TX0_ch_txpolarity => INTF0_TX0_ch_txpolarity,
      INTF0_TX0_ch_txpostcursor(4 downto 0) => INTF0_TX0_ch_txpostcursor(4 downto 0),
      INTF0_TX0_ch_txprbsforceerr => INTF0_TX0_ch_txprbsforceerr,
      INTF0_TX0_ch_txprbssel(3 downto 0) => INTF0_TX0_ch_txprbssel(3 downto 0),
      INTF0_TX0_ch_txprecursor(4 downto 0) => INTF0_TX0_ch_txprecursor(4 downto 0),
      INTF0_TX0_ch_txprogdivreset => INTF0_TX0_ch_txprogdivreset,
      INTF0_TX0_ch_txprogdivresetdone => INTF0_TX0_ch_txprogdivresetdone,
      INTF0_TX0_ch_txqpibiasen => INTF0_TX0_ch_txqpibiasen,
      INTF0_TX0_ch_txqpisenn => INTF0_TX0_ch_txqpisenn,
      INTF0_TX0_ch_txqpisenp => INTF0_TX0_ch_txqpisenp,
      INTF0_TX0_ch_txqpiweakpu => INTF0_TX0_ch_txqpiweakpu,
      INTF0_TX0_ch_txrate(7 downto 0) => INTF0_TX0_ch_txrate(7 downto 0),
      INTF0_TX0_ch_txresetdone => INTF0_TX0_ch_txresetdone,
      INTF0_TX0_ch_txresetmode(1 downto 0) => INTF0_TX0_ch_txresetmode(1 downto 0),
      INTF0_TX0_ch_txsequence(6 downto 0) => INTF0_TX0_ch_txsequence(6 downto 0),
      INTF0_TX0_ch_txswing => INTF0_TX0_ch_txswing,
      INTF0_TX0_ch_txswingouthigh => INTF0_TX0_ch_txswingouthigh,
      INTF0_TX0_ch_txswingoutlow => INTF0_TX0_ch_txswingoutlow,
      INTF0_TX0_ch_txsyncallin => INTF0_TX0_ch_txsyncallin,
      INTF0_TX0_ch_txsyncdone => INTF0_TX0_ch_txsyncdone,
      QUAD0_GTREFCLK0 => QUAD0_GTREFCLK0,
      QUAD0_RX0_outclk => QUAD0_RX0_outclk,
      QUAD0_RX0_usrclk => QUAD0_RX0_usrclk,
      QUAD0_TX0_outclk => QUAD0_TX0_outclk,
      QUAD0_TX0_usrclk => QUAD0_TX0_usrclk,
      QUAD0_ch0_loopback(2 downto 0) => QUAD0_ch0_loopback(2 downto 0),
      QUAD0_gpi(31 downto 0) => QUAD0_gpi(31 downto 0),
      QUAD0_gpo(31 downto 0) => QUAD0_gpo(31 downto 0),
      QUAD0_hsclk0_lcplllock => QUAD0_hsclk0_lcplllock,
      QUAD0_rxn(3 downto 0) => QUAD0_rxn(3 downto 0),
      QUAD0_rxp(3 downto 0) => QUAD0_rxp(3 downto 0),
      QUAD0_txn(3 downto 0) => QUAD0_txn(3 downto 0),
      QUAD0_txp(3 downto 0) => QUAD0_txp(3 downto 0),
      ch0_rxmstresetdone => INTF0_mst_rx_resetdone_int,
      ch0_rxpmaresetdone => INTF0_rst_userclk_rx_active_int,
      ch0_rxuserrdy => INTF0_rst_rxuserrdy,
      ch0_txmstresetdone => INTF0_mst_tx_resetdone_int,
      ch0_txpmaresetdone => INTF0_rst_userclk_tx_active_int,
      ch0_txuserrdy => INTF0_rst_txuserrdy,
      gtpowergood => \^gtpowergood\,
      gtwiz_freerun_clk => gtwiz_freerun_clk,
      mst_rx_dp_reset => INTF0_mst_rx_dp_reset,
      mst_rx_reset => INTF0_mst_rx_reset,
      mst_tx_dp_reset => INTF0_mst_tx_dp_reset,
      mst_tx_reset => INTF0_mst_tx_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity extended_phy_layer_gtwiz_versal_0_0 is
  port (
    gtpowergood : out STD_LOGIC;
    gtwiz_freerun_clk : in STD_LOGIC;
    QUAD0_GTREFCLK0 : in STD_LOGIC;
    QUAD0_TX0_outclk : out STD_LOGIC;
    QUAD0_RX0_outclk : out STD_LOGIC;
    QUAD0_rxp : in STD_LOGIC_VECTOR ( 3 downto 0 );
    QUAD0_rxn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    QUAD0_txp : out STD_LOGIC_VECTOR ( 3 downto 0 );
    QUAD0_txn : out STD_LOGIC_VECTOR ( 3 downto 0 );
    QUAD0_ch0_loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    QUAD0_gpi : in STD_LOGIC_VECTOR ( 31 downto 0 );
    QUAD0_gpo : out STD_LOGIC_VECTOR ( 31 downto 0 );
    QUAD0_hsclk0_lcplllock : out STD_LOGIC;
    QUAD0_TX0_usrclk : in STD_LOGIC;
    QUAD0_RX0_usrclk : in STD_LOGIC;
    INTF0_TX0_ch_txdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    INTF0_TX0_ch_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_TX0_ch_txdccdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_gttxreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txdebugpcsout : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txprogdivresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txinhibit : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txlatclk : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txmaincursor : in STD_LOGIC_VECTOR ( 6 downto 0 );
    INTF0_TX0_ch_txpcsresetmask : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_TX0_ch_txpisopd : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txpmaresetmask : in STD_LOGIC_VECTOR ( 2 downto 0 );
    INTF0_TX0_ch_txpolarity : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    INTF0_TX0_ch_txprbsforceerr : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    INTF0_TX0_ch_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    INTF0_TX0_ch_txprogdivreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    INTF0_TX0_ch_txresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_TX0_ch_txheader : in STD_LOGIC_VECTOR ( 5 downto 0 );
    INTF0_TX0_ch_txsequence : in STD_LOGIC_VECTOR ( 6 downto 0 );
    INTF0_TX0_ch_txphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_TX0_ch_txcominit : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txcomsas : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txcomwake : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txdapicodeovrden : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txdapicodereset : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txdetectrx : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txphdlytstclk : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txdlyalignreq : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txelecidle : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txmldchaindone : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txmldchainreq : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txoneszeros : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txpausedelayalign : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txphalignreq : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txphdlypd : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txphdlyreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txphsetinitreq : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txphshift180 : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txpicodeovrden : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txpicodereset : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txpippmen : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txswing : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txsyncallin : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_tx10gstat : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txcomfinish : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txdlyalignerr : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txdlyalignprog : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txphaligndone : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txphalignerr : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txphalignoutrsvd : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txphdlyresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txphsetinitdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txphshift180done : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txsyncdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txctrl0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    INTF0_TX0_ch_txctrl1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    INTF0_TX0_ch_txctrl2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    INTF0_TX0_ch_txdeemph : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_TX0_ch_txmargin : in STD_LOGIC_VECTOR ( 2 downto 0 );
    INTF0_TX0_ch_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    INTF0_TX0_ch_txpippmstepsize : in STD_LOGIC_VECTOR ( 4 downto 0 );
    INTF0_TX0_ch_txdapiresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txqpisenn : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txqpisenp : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txswingouthigh : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txswingoutlow : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txdapireset : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txdapiresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_TX0_ch_txqpibiasen : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX0_ch_txqpiweakpu : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    INTF0_RX0_ch_rxcdrlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxdebugpcsout : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxprbserr : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxprbslocked : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxcdrhold : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxcdrovrden : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxlatclk : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxpcsresetmask : in STD_LOGIC_VECTOR ( 4 downto 0 );
    INTF0_RX0_ch_rxpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_RX0_ch_rxpmaresetmask : in STD_LOGIC_VECTOR ( 6 downto 0 );
    INTF0_RX0_ch_rxpolarity : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxprbscntreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    INTF0_RX0_ch_rxresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_RX0_ch_rxdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    INTF0_RX0_ch_rx10gstat : out STD_LOGIC_VECTOR ( 7 downto 0 );
    INTF0_RX0_ch_rxdatavalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_RX0_ch_rxheader : out STD_LOGIC_VECTOR ( 5 downto 0 );
    INTF0_RX0_ch_rxchanisaligned : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxchanrealign : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxchbondi : in STD_LOGIC_VECTOR ( 4 downto 0 );
    INTF0_RX0_ch_rxchbondo : out STD_LOGIC_VECTOR ( 4 downto 0 );
    INTF0_RX0_ch_rxclkcorcnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_RX0_ch_rxcominitdet : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxcommadet : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxbyteisaligned : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxbyterealign : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxcomsasdet : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxcomwakedet : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxctrl0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    INTF0_RX0_ch_rxctrl1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    INTF0_RX0_ch_rxctrl2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    INTF0_RX0_ch_rxctrl3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    INTF0_RX0_ch_rxdapicodeovrden : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxdapicodereset : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxdlyalignerr : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxdlyalignprog : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxdlyalignreq : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxelecidle : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxeqtraining : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxfinealigndone : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxgearboxslip : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxheadervalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_RX0_ch_rxlpmen : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxmldchaindone : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxmldchainreq : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxmlfinealignreq : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxoobreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxosintdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxphaligndone : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxphalignerr : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxphalignreq : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_RX0_ch_rxphdlypd : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxphdlyreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxphdlyresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxphsetinitreq : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxphshift180 : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxphshift180done : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxphsetinitdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxslide : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxsliderdy : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxstartofseq : out STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_RX0_ch_rxstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    INTF0_RX0_ch_rxsyncallin : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxsyncdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxtermination : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxchanbondseq : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxchanbond_busy : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxchanbond_en : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxchanbond_master : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxchanbond_slave : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxchanbond_level : in STD_LOGIC_VECTOR ( 2 downto 0 );
    INTF0_RX0_ch_cdrbmcdrreq : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_cdrfreqos : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_cdrincpctrl : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_cdrstepdir : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_cdrstepsq : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_cdrstepsx : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_eyescanreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_eyescantrigger : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_eyescandataerror : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_refdebugout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_RX0_ch_rxdapiresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxpkdet : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxqpisenn : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxqpisenp : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxsimplexphystatus : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxslipdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_dfehold : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_dfeovrd : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxdapireset : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxdapiresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTF0_RX0_ch_rxqpien : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxcdrphdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_gtrxreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxprogdivresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxcdrreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_RX0_ch_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    INTF0_RX0_ch_rxprogdivreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTF0_TX_clr_out : out STD_LOGIC;
    INTF0_TX_clrb_leaf_out : out STD_LOGIC;
    INTF0_RX_clr_out : out STD_LOGIC;
    INTF0_RX_clrb_leaf_out : out STD_LOGIC;
    INTF0_rst_all_in : in STD_LOGIC;
    INTF0_rst_tx_pll_and_datapath_in : in STD_LOGIC;
    INTF0_rst_tx_datapath_in : in STD_LOGIC;
    INTF0_rst_tx_done_out : out STD_LOGIC;
    INTF0_rst_rx_pll_and_datapath_in : in STD_LOGIC;
    INTF0_rst_rx_datapath_in : in STD_LOGIC;
    INTF0_rst_rx_done_out : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of extended_phy_layer_gtwiz_versal_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of extended_phy_layer_gtwiz_versal_0_0 : entity is "extended_phy_layer_gtwiz_versal_0_0,extended_phy_layer_gtwiz_versal_0_0_inst,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of extended_phy_layer_gtwiz_versal_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of extended_phy_layer_gtwiz_versal_0_0 : entity is "extended_phy_layer_gtwiz_versal_0_0_inst,Vivado 2024.1";
end extended_phy_layer_gtwiz_versal_0_0;

architecture STRUCTURE of extended_phy_layer_gtwiz_versal_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_inst_INTF0_RX0_ch_rxchanbond_busy_UNCONNECTED : STD_LOGIC;
  attribute C_Component_Name : string;
  attribute C_Component_Name of inst : label is "extended_phy_layer_gtwiz_versal_0_0";
  attribute INTF0_CHANNEL_MAPING : string;
  attribute INTF0_CHANNEL_MAPING of inst : label is "INTF0_RX0 QUAD0_RX0 INTF0_TX0 QUAD0_TX0";
  attribute INTF0_LANE_MAPING : string;
  attribute INTF0_LANE_MAPING of inst : label is "INTF0 {QUAD0_RX0 QUAD0_TX0}";
  attribute INTF1_CHANNEL_MAPING : string;
  attribute INTF1_CHANNEL_MAPING of inst : label is "INTF1_RX0 QUAD0_RX0 INTF1_RX1 QUAD0_RX1 INTF1_RX2 QUAD0_RX2 INTF1_RX3 QUAD0_RX3 INTF1_TX0 QUAD0_TX0 INTF1_TX1 QUAD0_TX1 INTF1_TX2 QUAD0_TX2 INTF1_TX3 QUAD0_TX3";
  attribute INTF1_LANE_MAPING : string;
  attribute INTF1_LANE_MAPING of inst : label is "INTF1 {QUAD0_RX0 QUAD0_RX1 QUAD0_RX2 QUAD0_RX3 QUAD0_TX0 QUAD0_TX1 QUAD0_TX2 QUAD0_TX3}";
  attribute INTF2_CHANNEL_MAPING : string;
  attribute INTF2_CHANNEL_MAPING of inst : label is "INTF2_RX0 QUAD0_RX0 INTF2_RX1 QUAD0_RX1 INTF2_RX2 QUAD0_RX2 INTF2_RX3 QUAD0_RX3 INTF2_TX0 QUAD0_TX0 INTF2_TX1 QUAD0_TX1 INTF2_TX2 QUAD0_TX2 INTF2_TX3 QUAD0_TX3";
  attribute INTF2_LANE_MAPING : string;
  attribute INTF2_LANE_MAPING of inst : label is "INTF2 {QUAD0_RX0 QUAD0_RX1 QUAD0_RX2 QUAD0_RX3 QUAD0_TX0 QUAD0_TX1 QUAD0_TX2 QUAD0_TX3}";
  attribute INTF3_CHANNEL_MAPING : string;
  attribute INTF3_CHANNEL_MAPING of inst : label is "INTF3_RX0 QUAD0_RX0 INTF3_RX1 QUAD0_RX1 INTF3_RX2 QUAD0_RX2 INTF3_RX3 QUAD0_RX3 INTF3_TX0 QUAD0_TX0 INTF3_TX1 QUAD0_TX1 INTF3_TX2 QUAD0_TX2 INTF3_TX3 QUAD0_TX3";
  attribute INTF3_LANE_MAPING : string;
  attribute INTF3_LANE_MAPING of inst : label is "INTF3 {QUAD0_RX0 QUAD0_RX1 QUAD0_RX2 QUAD0_RX3 QUAD0_TX0 QUAD0_TX1 QUAD0_TX2 QUAD0_TX3}";
  attribute INTF4_CHANNEL_MAPING : string;
  attribute INTF4_CHANNEL_MAPING of inst : label is "INTF4_RX0 QUAD0_RX0 INTF4_RX1 QUAD0_RX1 INTF4_RX2 QUAD0_RX2 INTF4_RX3 QUAD0_RX3 INTF4_TX0 QUAD0_TX0 INTF4_TX1 QUAD0_TX1 INTF4_TX2 QUAD0_TX2 INTF4_TX3 QUAD0_TX3";
  attribute INTF4_LANE_MAPING : string;
  attribute INTF4_LANE_MAPING of inst : label is "INTF4 {QUAD0_RX0 QUAD0_RX1 QUAD0_RX2 QUAD0_RX3 QUAD0_TX0 QUAD0_TX1 QUAD0_TX2 QUAD0_TX3}";
  attribute INTF5_CHANNEL_MAPING : string;
  attribute INTF5_CHANNEL_MAPING of inst : label is "INTF5_RX0 QUAD0_RX0 INTF5_RX1 QUAD0_RX1 INTF5_RX2 QUAD0_RX2 INTF5_RX3 QUAD0_RX3 INTF5_TX0 QUAD0_TX0 INTF5_TX1 QUAD0_TX1 INTF5_TX2 QUAD0_TX2 INTF5_TX3 QUAD0_TX3";
  attribute INTF5_LANE_MAPING : string;
  attribute INTF5_LANE_MAPING of inst : label is "INTF5 {QUAD0_RX0 QUAD0_RX1 QUAD0_RX2 QUAD0_RX3 QUAD0_TX0 QUAD0_TX1 QUAD0_TX2 QUAD0_TX3}";
  attribute INTF6_CHANNEL_MAPING : string;
  attribute INTF6_CHANNEL_MAPING of inst : label is "INTF6_RX0 QUAD0_RX0 INTF6_RX1 QUAD0_RX1 INTF6_RX2 QUAD0_RX2 INTF6_RX3 QUAD0_RX3 INTF6_TX0 QUAD0_TX0 INTF6_TX1 QUAD0_TX1 INTF6_TX2 QUAD0_TX2 INTF6_TX3 QUAD0_TX3";
  attribute INTF6_LANE_MAPING : string;
  attribute INTF6_LANE_MAPING of inst : label is "INTF6 {QUAD0_RX0 QUAD0_RX1 QUAD0_RX2 QUAD0_RX3 QUAD0_TX0 QUAD0_TX1 QUAD0_TX2 QUAD0_TX3}";
  attribute INTF7_CHANNEL_MAPING : string;
  attribute INTF7_CHANNEL_MAPING of inst : label is "INTF7_RX0 QUAD0_RX0 INTF7_RX1 QUAD0_RX1 INTF7_RX2 QUAD0_RX2 INTF7_RX3 QUAD0_RX3 INTF7_TX0 QUAD0_TX0 INTF7_TX1 QUAD0_TX1 INTF7_TX2 QUAD0_TX2 INTF7_TX3 QUAD0_TX3";
  attribute INTF7_LANE_MAPING : string;
  attribute INTF7_LANE_MAPING of inst : label is "INTF7 {QUAD0_RX0 QUAD0_RX1 QUAD0_RX2 QUAD0_RX3 QUAD0_TX0 QUAD0_TX1 QUAD0_TX2 QUAD0_TX3}";
  attribute INTF_CHANNEL_NUMBERING : string;
  attribute INTF_CHANNEL_NUMBERING of inst : label is "QUAD0_RX0 0 QUAD0_TX0 0";
  attribute INTF_LANE_MAP_LIST : string;
  attribute INTF_LANE_MAP_LIST of inst : label is "QUAD0_RX0 QUAD0_TX0";
  attribute INTF_PARENT_PIN_LIST : string;
  attribute INTF_PARENT_PIN_LIST of inst : label is "QUAD0_RX0 {{}} QUAD0_TX0 {{}}";
  attribute INTF_QUAD_MAP_CKECK : string;
  attribute INTF_QUAD_MAP_CKECK of inst : label is "";
  attribute IS_KSB : string;
  attribute IS_KSB of inst : label is "1'b0";
  attribute QUAD0_COMMON_SETTINGS : string;
  attribute QUAD0_COMMON_SETTINGS of inst : label is "mode full bonded true LANEUSAGE {PROT0 {group A rates 0 txrate PROT0.D1 tx 0 rxrate PROT0.D1 rx 0}}";
  attribute QUAD0_INTF_LANESEL_DICT : string;
  attribute QUAD0_INTF_LANESEL_DICT of inst : label is "INTF0 {{RX0 TX0}} unconnected {{RX1 RX2 RX3 TX1 TX2 TX3}}";
  attribute QUAD0_LANEUSAGE : string;
  attribute QUAD0_LANEUSAGE of inst : label is "PROT0 {group A rates 0 txrate PROT0.D1 tx 0 rxrate PROT0.D1 rx 0}";
  attribute QUAD0_LANE_SATISFIED : string;
  attribute QUAD0_LANE_SATISFIED of inst : label is "1 {}";
  attribute QUAD0_LANE_SEL_DICT : string;
  attribute QUAD0_LANE_SEL_DICT of inst : label is "PROT0 {RX0 TX0} unconnected {RX1 RX2 RX3 TX1 TX2 TX3}";
  attribute QUAD0_MSTCLK_SRC_DICT : string;
  attribute QUAD0_MSTCLK_SRC_DICT of inst : label is "TX 1,0,0,0 RX 1,0,0,0";
  attribute QUAD0_PACK : string;
  attribute QUAD0_PACK of inst : label is "";
  attribute QUAD0_PROT0_SETTINGS : string;
  attribute QUAD0_PROT0_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD0_PROT1_SETTINGS : string;
  attribute QUAD0_PROT1_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD0_PROT2_SETTINGS : string;
  attribute QUAD0_PROT2_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD0_PROT3_SETTINGS : string;
  attribute QUAD0_PROT3_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD0_PROT4_SETTINGS : string;
  attribute QUAD0_PROT4_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD0_PROT5_SETTINGS : string;
  attribute QUAD0_PROT5_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD0_PROT6_SETTINGS : string;
  attribute QUAD0_PROT6_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD0_PROT7_SETTINGS : string;
  attribute QUAD0_PROT7_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD0_REFCLK_SEL : string;
  attribute QUAD0_REFCLK_SEL of inst : label is "HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_100_MHz_unique1";
  attribute QUAD0_RX0_LANE_SEL : string;
  attribute QUAD0_RX0_LANE_SEL of inst : label is "PROT0";
  attribute QUAD0_RX1_LANE_SEL : string;
  attribute QUAD0_RX1_LANE_SEL of inst : label is "unconnected";
  attribute QUAD0_RX2_LANE_SEL : string;
  attribute QUAD0_RX2_LANE_SEL of inst : label is "unconnected";
  attribute QUAD0_RX3_LANE_SEL : string;
  attribute QUAD0_RX3_LANE_SEL of inst : label is "unconnected";
  attribute QUAD0_TX0_LANE_SEL : string;
  attribute QUAD0_TX0_LANE_SEL of inst : label is "PROT0";
  attribute QUAD0_TX1_LANE_SEL : string;
  attribute QUAD0_TX1_LANE_SEL of inst : label is "unconnected";
  attribute QUAD0_TX2_LANE_SEL : string;
  attribute QUAD0_TX2_LANE_SEL of inst : label is "unconnected";
  attribute QUAD0_TX3_LANE_SEL : string;
  attribute QUAD0_TX3_LANE_SEL of inst : label is "unconnected";
  attribute QUAD1_COMMON_SETTINGS : string;
  attribute QUAD1_COMMON_SETTINGS of inst : label is "mode full bonded true LANEUSAGE {PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}}";
  attribute QUAD1_INTF_LANESEL_DICT : string;
  attribute QUAD1_INTF_LANESEL_DICT of inst : label is "INTF0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}";
  attribute QUAD1_LANEUSAGE : string;
  attribute QUAD1_LANEUSAGE of inst : label is "PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}";
  attribute QUAD1_LANE_SATISFIED : string;
  attribute QUAD1_LANE_SATISFIED of inst : label is "1 {}";
  attribute QUAD1_LANE_SEL_DICT : string;
  attribute QUAD1_LANE_SEL_DICT of inst : label is "PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}";
  attribute QUAD1_MSTCLK_SRC_DICT : string;
  attribute QUAD1_MSTCLK_SRC_DICT of inst : label is "TX {1,0,0,0,} RX {1,0,0,0,} ";
  attribute QUAD1_PACK : string;
  attribute QUAD1_PACK of inst : label is "";
  attribute QUAD1_PROT0_SETTINGS : string;
  attribute QUAD1_PROT0_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD1_PROT1_SETTINGS : string;
  attribute QUAD1_PROT1_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD1_PROT2_SETTINGS : string;
  attribute QUAD1_PROT2_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD1_PROT3_SETTINGS : string;
  attribute QUAD1_PROT3_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD1_PROT4_SETTINGS : string;
  attribute QUAD1_PROT4_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD1_PROT5_SETTINGS : string;
  attribute QUAD1_PROT5_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD1_PROT6_SETTINGS : string;
  attribute QUAD1_PROT6_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD1_PROT7_SETTINGS : string;
  attribute QUAD1_PROT7_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD1_REFCLK_SEL : string;
  attribute QUAD1_REFCLK_SEL of inst : label is "HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_156.250000_MHz_unique1 HSCLK1_LCPLLGTREFCLK0 refclk_PROT0_156.250000_MHz_unique1";
  attribute QUAD1_RX0_LANE_SEL : string;
  attribute QUAD1_RX0_LANE_SEL of inst : label is "PROT0";
  attribute QUAD1_RX1_LANE_SEL : string;
  attribute QUAD1_RX1_LANE_SEL of inst : label is "PROT0";
  attribute QUAD1_RX2_LANE_SEL : string;
  attribute QUAD1_RX2_LANE_SEL of inst : label is "PROT0";
  attribute QUAD1_RX3_LANE_SEL : string;
  attribute QUAD1_RX3_LANE_SEL of inst : label is "PROT0";
  attribute QUAD1_TX0_LANE_SEL : string;
  attribute QUAD1_TX0_LANE_SEL of inst : label is "PROT0";
  attribute QUAD1_TX1_LANE_SEL : string;
  attribute QUAD1_TX1_LANE_SEL of inst : label is "PROT0";
  attribute QUAD1_TX2_LANE_SEL : string;
  attribute QUAD1_TX2_LANE_SEL of inst : label is "PROT0";
  attribute QUAD1_TX3_LANE_SEL : string;
  attribute QUAD1_TX3_LANE_SEL of inst : label is "PROT0";
  attribute QUAD2_COMMON_SETTINGS : string;
  attribute QUAD2_COMMON_SETTINGS of inst : label is "mode full bonded true LANEUSAGE {PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}}";
  attribute QUAD2_INTF_LANESEL_DICT : string;
  attribute QUAD2_INTF_LANESEL_DICT of inst : label is "INTF0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}";
  attribute QUAD2_LANEUSAGE : string;
  attribute QUAD2_LANEUSAGE of inst : label is "PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}";
  attribute QUAD2_LANE_SATISFIED : string;
  attribute QUAD2_LANE_SATISFIED of inst : label is "1 {}";
  attribute QUAD2_LANE_SEL_DICT : string;
  attribute QUAD2_LANE_SEL_DICT of inst : label is "PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}";
  attribute QUAD2_MSTCLK_SRC_DICT : string;
  attribute QUAD2_MSTCLK_SRC_DICT of inst : label is "TX {1,0,0,0,} RX {1,0,0,0,} ";
  attribute QUAD2_PACK : string;
  attribute QUAD2_PACK of inst : label is "";
  attribute QUAD2_PROT0_SETTINGS : string;
  attribute QUAD2_PROT0_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD2_PROT1_SETTINGS : string;
  attribute QUAD2_PROT1_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD2_PROT2_SETTINGS : string;
  attribute QUAD2_PROT2_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD2_PROT3_SETTINGS : string;
  attribute QUAD2_PROT3_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD2_PROT4_SETTINGS : string;
  attribute QUAD2_PROT4_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD2_PROT5_SETTINGS : string;
  attribute QUAD2_PROT5_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD2_PROT6_SETTINGS : string;
  attribute QUAD2_PROT6_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD2_PROT7_SETTINGS : string;
  attribute QUAD2_PROT7_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD2_REFCLK_SEL : string;
  attribute QUAD2_REFCLK_SEL of inst : label is "HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_156.250000_MHz_unique1 HSCLK1_LCPLLGTREFCLK0 refclk_PROT0_156.250000_MHz_unique1";
  attribute QUAD2_RX0_LANE_SEL : string;
  attribute QUAD2_RX0_LANE_SEL of inst : label is "PROT0";
  attribute QUAD2_RX1_LANE_SEL : string;
  attribute QUAD2_RX1_LANE_SEL of inst : label is "PROT0";
  attribute QUAD2_RX2_LANE_SEL : string;
  attribute QUAD2_RX2_LANE_SEL of inst : label is "PROT0";
  attribute QUAD2_RX3_LANE_SEL : string;
  attribute QUAD2_RX3_LANE_SEL of inst : label is "PROT0";
  attribute QUAD2_TX0_LANE_SEL : string;
  attribute QUAD2_TX0_LANE_SEL of inst : label is "PROT0";
  attribute QUAD2_TX1_LANE_SEL : string;
  attribute QUAD2_TX1_LANE_SEL of inst : label is "PROT0";
  attribute QUAD2_TX2_LANE_SEL : string;
  attribute QUAD2_TX2_LANE_SEL of inst : label is "PROT0";
  attribute QUAD2_TX3_LANE_SEL : string;
  attribute QUAD2_TX3_LANE_SEL of inst : label is "PROT0";
  attribute QUAD3_COMMON_SETTINGS : string;
  attribute QUAD3_COMMON_SETTINGS of inst : label is "mode full bonded true LANEUSAGE {PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}}";
  attribute QUAD3_INTF_LANESEL_DICT : string;
  attribute QUAD3_INTF_LANESEL_DICT of inst : label is "INTF0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}";
  attribute QUAD3_LANEUSAGE : string;
  attribute QUAD3_LANEUSAGE of inst : label is "PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}";
  attribute QUAD3_LANE_SATISFIED : string;
  attribute QUAD3_LANE_SATISFIED of inst : label is "1 {}";
  attribute QUAD3_LANE_SEL_DICT : string;
  attribute QUAD3_LANE_SEL_DICT of inst : label is "PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}";
  attribute QUAD3_MSTCLK_SRC_DICT : string;
  attribute QUAD3_MSTCLK_SRC_DICT of inst : label is "TX {1,0,0,0,} RX {1,0,0,0,} ";
  attribute QUAD3_PACK : string;
  attribute QUAD3_PACK of inst : label is "";
  attribute QUAD3_PROT0_SETTINGS : string;
  attribute QUAD3_PROT0_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD3_PROT1_SETTINGS : string;
  attribute QUAD3_PROT1_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD3_PROT2_SETTINGS : string;
  attribute QUAD3_PROT2_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD3_PROT3_SETTINGS : string;
  attribute QUAD3_PROT3_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD3_PROT4_SETTINGS : string;
  attribute QUAD3_PROT4_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD3_PROT5_SETTINGS : string;
  attribute QUAD3_PROT5_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD3_PROT6_SETTINGS : string;
  attribute QUAD3_PROT6_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD3_PROT7_SETTINGS : string;
  attribute QUAD3_PROT7_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD3_REFCLK_SEL : string;
  attribute QUAD3_REFCLK_SEL of inst : label is "HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_156.250000_MHz_unique1 HSCLK1_LCPLLGTREFCLK0 refclk_PROT0_156.250000_MHz_unique1";
  attribute QUAD3_RX0_LANE_SEL : string;
  attribute QUAD3_RX0_LANE_SEL of inst : label is "PROT0";
  attribute QUAD3_RX1_LANE_SEL : string;
  attribute QUAD3_RX1_LANE_SEL of inst : label is "PROT0";
  attribute QUAD3_RX2_LANE_SEL : string;
  attribute QUAD3_RX2_LANE_SEL of inst : label is "PROT0";
  attribute QUAD3_RX3_LANE_SEL : string;
  attribute QUAD3_RX3_LANE_SEL of inst : label is "PROT0";
  attribute QUAD3_TX0_LANE_SEL : string;
  attribute QUAD3_TX0_LANE_SEL of inst : label is "PROT0";
  attribute QUAD3_TX1_LANE_SEL : string;
  attribute QUAD3_TX1_LANE_SEL of inst : label is "PROT0";
  attribute QUAD3_TX2_LANE_SEL : string;
  attribute QUAD3_TX2_LANE_SEL of inst : label is "PROT0";
  attribute QUAD3_TX3_LANE_SEL : string;
  attribute QUAD3_TX3_LANE_SEL of inst : label is "PROT0";
  attribute QUAD4_COMMON_SETTINGS : string;
  attribute QUAD4_COMMON_SETTINGS of inst : label is "mode full bonded true LANEUSAGE {PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}}";
  attribute QUAD4_INTF_LANESEL_DICT : string;
  attribute QUAD4_INTF_LANESEL_DICT of inst : label is "INTF0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}";
  attribute QUAD4_LANEUSAGE : string;
  attribute QUAD4_LANEUSAGE of inst : label is "PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}";
  attribute QUAD4_LANE_SATISFIED : string;
  attribute QUAD4_LANE_SATISFIED of inst : label is "1 {}";
  attribute QUAD4_LANE_SEL_DICT : string;
  attribute QUAD4_LANE_SEL_DICT of inst : label is "PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}";
  attribute QUAD4_MSTCLK_SRC_DICT : string;
  attribute QUAD4_MSTCLK_SRC_DICT of inst : label is "TX {1,0,0,0,} RX {1,0,0,0,} ";
  attribute QUAD4_PACK : string;
  attribute QUAD4_PACK of inst : label is "";
  attribute QUAD4_PROT0_SETTINGS : string;
  attribute QUAD4_PROT0_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD4_PROT1_SETTINGS : string;
  attribute QUAD4_PROT1_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD4_PROT2_SETTINGS : string;
  attribute QUAD4_PROT2_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD4_PROT3_SETTINGS : string;
  attribute QUAD4_PROT3_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD4_PROT4_SETTINGS : string;
  attribute QUAD4_PROT4_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD4_PROT5_SETTINGS : string;
  attribute QUAD4_PROT5_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD4_PROT6_SETTINGS : string;
  attribute QUAD4_PROT6_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD4_PROT7_SETTINGS : string;
  attribute QUAD4_PROT7_SETTINGS of inst : label is "LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute QUAD4_REFCLK_SEL : string;
  attribute QUAD4_REFCLK_SEL of inst : label is "HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_156.250000_MHz_unique1 HSCLK1_LCPLLGTREFCLK0 refclk_PROT0_156.250000_MHz_unique1";
  attribute QUAD4_RX0_LANE_SEL : string;
  attribute QUAD4_RX0_LANE_SEL of inst : label is "PROT0";
  attribute QUAD4_RX1_LANE_SEL : string;
  attribute QUAD4_RX1_LANE_SEL of inst : label is "PROT0";
  attribute QUAD4_RX2_LANE_SEL : string;
  attribute QUAD4_RX2_LANE_SEL of inst : label is "PROT0";
  attribute QUAD4_RX3_LANE_SEL : string;
  attribute QUAD4_RX3_LANE_SEL of inst : label is "PROT0";
  attribute QUAD4_TX0_LANE_SEL : string;
  attribute QUAD4_TX0_LANE_SEL of inst : label is "PROT0";
  attribute QUAD4_TX1_LANE_SEL : string;
  attribute QUAD4_TX1_LANE_SEL of inst : label is "PROT0";
  attribute QUAD4_TX2_LANE_SEL : string;
  attribute QUAD4_TX2_LANE_SEL of inst : label is "PROT0";
  attribute QUAD4_TX3_LANE_SEL : string;
  attribute QUAD4_TX3_LANE_SEL of inst : label is "PROT0";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of QUAD0_GTREFCLK0 : signal is "xilinx.com:signal:clock:1.0 Quad0_GTREFCLK0 CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of QUAD0_GTREFCLK0 : signal is "XIL_INTERFACENAME Quad0_GTREFCLK0, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN extended_phy_layer_QUAD0_GTREFCLK0_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of QUAD0_RX0_outclk : signal is "xilinx.com:signal:gt_outclk:1.0 Quad0_RX0_OUTCLK CLK";
  attribute X_INTERFACE_PARAMETER of QUAD0_RX0_outclk : signal is "XIL_INTERFACENAME Quad0_RX0_OUTCLK, FREQ_HZ 322266000.0, IS_MASTER false, PARENT_ID undef, PHASE 0.0, CLK_DOMAIN extended_phy_layer_gtwiz_versal_0_0_QUAD0_RX0_outclk";
  attribute X_INTERFACE_INFO of QUAD0_RX0_usrclk : signal is "xilinx.com:signal:gt_usrclk:1.0 Quad0_RX0_USRCLK CLK";
  attribute X_INTERFACE_PARAMETER of QUAD0_RX0_usrclk : signal is "XIL_INTERFACENAME Quad0_RX0_USRCLK, FREQ_HZ 156250000, PARENT_ID undef, PHASE 0.0, CLK_DOMAIN extended_phy_layer_QUAD0_RX0_usrclk_0";
  attribute X_INTERFACE_INFO of QUAD0_TX0_outclk : signal is "xilinx.com:signal:gt_outclk:1.0 Quad0_TX0_OUTCLK CLK";
  attribute X_INTERFACE_PARAMETER of QUAD0_TX0_outclk : signal is "XIL_INTERFACENAME Quad0_TX0_OUTCLK, FREQ_HZ 322266000.0, IS_MASTER false, PARENT_ID undef, PHASE 0.0, CLK_DOMAIN extended_phy_layer_gtwiz_versal_0_0_QUAD0_TX0_outclk";
  attribute X_INTERFACE_INFO of QUAD0_TX0_usrclk : signal is "xilinx.com:signal:gt_usrclk:1.0 Quad0_TX0_USRCLK CLK";
  attribute X_INTERFACE_PARAMETER of QUAD0_TX0_usrclk : signal is "XIL_INTERFACENAME Quad0_TX0_USRCLK, FREQ_HZ 156250000, PARENT_ID undef, PHASE 0.0, CLK_DOMAIN extended_phy_layer_QUAD0_TX0_usrclk_0";
  attribute X_INTERFACE_INFO of gtwiz_freerun_clk : signal is "xilinx.com:signal:clock:1.0 GTWIZ_FREERUN_CLK CLK";
  attribute X_INTERFACE_PARAMETER of gtwiz_freerun_clk : signal is "XIL_INTERFACENAME GTWIZ_FREERUN_CLK, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN extended_phy_layer_gtwiz_freerun_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_cdrbmcdrreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_cdrbmcdrreq";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_cdrfreqos : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_cdrfreqos";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_cdrincpctrl : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_cdrincpctrl";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_cdrstepdir : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_cdrstepdir";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_cdrstepsq : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_cdrstepsq";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_cdrstepsx : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_cdrstepsx";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_dfehold : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_dfehold";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_dfeovrd : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_dfeovrd";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_eyescandataerror : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_eyescandataerror";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_eyescanreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_eyescanreset";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_eyescantrigger : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_eyescantrigger";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_gtrxreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_gtrxreset";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_refdebugout : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_refdebugout";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rx10gstat : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rx10gstat";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxbufstatus : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxbufstatus";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxbyteisaligned : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxbyteisaligned";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxbyterealign : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxbyterealign";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxcdrhold : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxcdrhold";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxcdrlock : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxcdrlock";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxcdrovrden : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxcdrovrden";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxcdrphdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxcdrphdone";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxcdrreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxcdrreset";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxchanbond_busy : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxchanbond_busy";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxchanbond_en : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxchanbond_en";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxchanbond_level : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxchanbond_level";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxchanbond_master : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxchanbond_master";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxchanbond_slave : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxchanbond_slave";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxchanbondseq : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxchanbondseq";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxchanisaligned : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxchanisaligned";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxchanrealign : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxchanrealign";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxchbondi : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxchbondi";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxchbondo : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxchbondo";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxclkcorcnt : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxclkcorcnt";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxcominitdet : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxcominitdet";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxcommadet : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxcommadet";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxcomsasdet : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxcomsasdet";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxcomwakedet : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxcomwakedet";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxctrl0 : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxctrl0";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxctrl1 : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxctrl1";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxctrl2 : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxctrl2";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxctrl3 : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxctrl3";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxdapicodeovrden : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxdapicodeovrden";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxdapicodereset : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxdapicodereset";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxdapireset : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxdapireset";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxdapiresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxdapiresetdone";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxdapiresetmask : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxdapiresetmask";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxdata : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxdata";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxdatavalid : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxdatavalid";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxdebugpcsout : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxdebugpcsout";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxdlyalignerr : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxdlyalignerr";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxdlyalignprog : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxdlyalignprog";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxdlyalignreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxdlyalignreq";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxelecidle : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxelecidle";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxeqtraining : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxeqtraining";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxfinealigndone : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxfinealigndone";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxgearboxslip : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxgearboxslip";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxheader : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxheader";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxheadervalid : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxheadervalid";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxlatclk : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxlatclk";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxlpmen : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxlpmen";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxmldchaindone : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxmldchaindone";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxmldchainreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxmldchainreq";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxmlfinealignreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxmlfinealignreq";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxoobreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxoobreset";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxosintdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxosintdone";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxpcsresetmask : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxpcsresetmask";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxpd : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxpd";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxphaligndone : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxphaligndone";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxphalignerr : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxphalignerr";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxphalignreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxphalignreq";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxphalignresetmask : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxphalignresetmask";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxphdlypd : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxphdlypd";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxphdlyreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxphdlyreset";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxphdlyresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxphdlyresetdone";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxphsetinitdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxphsetinitdone";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxphsetinitreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxphsetinitreq";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxphshift180 : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxphshift180";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxphshift180done : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxphshift180done";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxpkdet : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxpkdet";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxpmaresetmask : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxpmaresetmask";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxpolarity : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxpolarity";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxprbscntreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxprbscntreset";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxprbserr : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxprbserr";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxprbslocked : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxprbslocked";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxprbssel : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxprbssel";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxprogdivreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxprogdivreset";
  attribute X_INTERFACE_PARAMETER of INTF0_RX0_ch_rxprogdivreset : signal is "XIL_INTERFACENAME INTF0_RX0_GT_IP_Interface, PARENT_ID undef, CHNL_NUMBER undef, MASTERCLK_SRC undef, GT_DIRECTION undef, RX_SETTINGS undef, ADDITIONAL_QUAD_SETTINGS undef, ADDITIONAL_CONFIG_FILE undef, ADDITIONAL_CONFIG_ENABLE undef";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxprogdivresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxprogdivresetdone";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxqpien : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxqpien";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxqpisenn : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxqpisenn";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxqpisenp : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxqpisenp";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxrate : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxrate";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxresetdone";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxresetmode : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxresetmode";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxsimplexphystatus : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxsimplexphystatus";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxslide : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxslide";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxsliderdy : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxsliderdy";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxslipdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxslipdone";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxstartofseq : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxstartofseq";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxstatus : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxstatus";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxsyncallin : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxsyncallin";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxsyncdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxsyncdone";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxtermination : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxtermination";
  attribute X_INTERFACE_INFO of INTF0_RX0_ch_rxvalid : signal is "xilinx.com:interface:gt_rx_interface:1.0 INTF0_RX0_GT_IP_Interface ch_rxvalid";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_gttxreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_gttxreset";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_tx10gstat : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_tx10gstat";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txbufstatus : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txbufstatus";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txcomfinish : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txcomfinish";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txcominit : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txcominit";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txcomsas : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txcomsas";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txcomwake : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txcomwake";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txctrl0 : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txctrl0";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txctrl1 : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txctrl1";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txctrl2 : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txctrl2";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txdapicodeovrden : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txdapicodeovrden";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txdapicodereset : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txdapicodereset";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txdapireset : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txdapireset";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txdapiresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txdapiresetdone";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txdapiresetmask : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txdapiresetmask";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txdata : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txdata";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txdccdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txdccdone";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txdebugpcsout : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txdebugpcsout";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txdeemph : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txdeemph";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txdetectrx : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txdetectrx";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txdiffctrl : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txdiffctrl";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txdlyalignerr : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txdlyalignerr";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txdlyalignprog : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txdlyalignprog";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txdlyalignreq : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txdlyalignreq";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txelecidle : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txelecidle";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txheader : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txheader";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txinhibit : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txinhibit";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txlatclk : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txlatclk";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txmaincursor : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txmaincursor";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txmargin : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txmargin";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txmldchaindone : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txmldchaindone";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txmldchainreq : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txmldchainreq";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txoneszeros : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txoneszeros";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txpausedelayalign : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txpausedelayalign";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txpcsresetmask : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txpcsresetmask";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txpd : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txpd";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txphaligndone : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txphaligndone";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txphalignerr : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txphalignerr";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txphalignoutrsvd : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txphalignoutrsvd";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txphalignreq : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txphalignreq";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txphalignresetmask : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txphalignresetmask";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txphdlypd : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txphdlypd";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txphdlyreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txphdlyreset";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txphdlyresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txphdlyresetdone";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txphdlytstclk : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txphdlytstclk";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txphsetinitdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txphsetinitdone";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txphsetinitreq : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txphsetinitreq";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txphshift180 : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txphshift180";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txphshift180done : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txphshift180done";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txpicodeovrden : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txpicodeovrden";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txpicodereset : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txpicodereset";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txpippmen : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txpippmen";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txpippmstepsize : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txpippmstepsize";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txpisopd : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txpisopd";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txpmaresetmask : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txpmaresetmask";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txpolarity : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txpolarity";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txpostcursor : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txpostcursor";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txprbsforceerr : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txprbsforceerr";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txprbssel : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txprbssel";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txprecursor : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txprecursor";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txprogdivreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txprogdivreset";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txprogdivresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txprogdivresetdone";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txqpibiasen : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txqpibiasen";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txqpisenn : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txqpisenn";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txqpisenp : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txqpisenp";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txqpiweakpu : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txqpiweakpu";
  attribute X_INTERFACE_PARAMETER of INTF0_TX0_ch_txqpiweakpu : signal is "XIL_INTERFACENAME INTF0_TX0_GT_IP_Interface, PARENT_ID undef, CHNL_NUMBER undef, MASTERCLK_SRC undef, GT_DIRECTION undef, TX_SETTINGS undef, ADDITIONAL_QUAD_SETTINGS undef, ADDITIONAL_CONFIG_FILE undef, ADDITIONAL_CONFIG_ENABLE undef";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txrate : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txrate";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txresetdone";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txresetmode : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txresetmode";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txsequence : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txsequence";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txswing : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txswing";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txswingouthigh : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txswingouthigh";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txswingoutlow : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txswingoutlow";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txsyncallin : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txsyncallin";
  attribute X_INTERFACE_INFO of INTF0_TX0_ch_txsyncdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 INTF0_TX0_GT_IP_Interface ch_txsyncdone";
  attribute X_INTERFACE_INFO of QUAD0_ch0_loopback : signal is "xilinx.com:interface:gt_channel_debug:1.0 Quad0_CH0_DEBUG ch_loopback";
  attribute X_INTERFACE_INFO of QUAD0_gpi : signal is "xilinx.com:interface:gt_debug:1.0 QUAD0_GT_DEBUG gpi";
  attribute X_INTERFACE_INFO of QUAD0_gpo : signal is "xilinx.com:interface:gt_debug:1.0 QUAD0_GT_DEBUG gpo";
  attribute X_INTERFACE_INFO of QUAD0_rxn : signal is "xilinx.com:interface:gt:1.0 Quad0_GT_Serial GRX_N";
  attribute X_INTERFACE_INFO of QUAD0_rxp : signal is "xilinx.com:interface:gt:1.0 Quad0_GT_Serial GRX_P";
  attribute X_INTERFACE_INFO of QUAD0_txn : signal is "xilinx.com:interface:gt:1.0 Quad0_GT_Serial GTX_N";
  attribute X_INTERFACE_PARAMETER of QUAD0_txn : signal is "XIL_INTERFACENAME Quad0_GT_Serial, CAN_DEBUG false";
  attribute X_INTERFACE_INFO of QUAD0_txp : signal is "xilinx.com:interface:gt:1.0 Quad0_GT_Serial GTX_P";
begin
  INTF0_RX0_ch_rxchanbond_busy(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.extended_phy_layer_gtwiz_versal_0_0_extended_phy_layer_gtwiz_versal_0_0_inst
     port map (
      INTF0_RX0_ch_cdrbmcdrreq => INTF0_RX0_ch_cdrbmcdrreq(0),
      INTF0_RX0_ch_cdrfreqos => INTF0_RX0_ch_cdrfreqos(0),
      INTF0_RX0_ch_cdrincpctrl => INTF0_RX0_ch_cdrincpctrl(0),
      INTF0_RX0_ch_cdrstepdir => INTF0_RX0_ch_cdrstepdir(0),
      INTF0_RX0_ch_cdrstepsq => INTF0_RX0_ch_cdrstepsq(0),
      INTF0_RX0_ch_cdrstepsx => INTF0_RX0_ch_cdrstepsx(0),
      INTF0_RX0_ch_dfehold => INTF0_RX0_ch_dfehold(0),
      INTF0_RX0_ch_dfeovrd => INTF0_RX0_ch_dfeovrd(0),
      INTF0_RX0_ch_eyescandataerror => INTF0_RX0_ch_eyescandataerror(0),
      INTF0_RX0_ch_eyescanreset => INTF0_RX0_ch_eyescanreset(0),
      INTF0_RX0_ch_eyescantrigger => INTF0_RX0_ch_eyescantrigger(0),
      INTF0_RX0_ch_gtrxreset => INTF0_RX0_ch_gtrxreset(0),
      INTF0_RX0_ch_refdebugout(1 downto 0) => INTF0_RX0_ch_refdebugout(1 downto 0),
      INTF0_RX0_ch_rx10gstat(7 downto 0) => INTF0_RX0_ch_rx10gstat(7 downto 0),
      INTF0_RX0_ch_rxbufstatus(2 downto 0) => INTF0_RX0_ch_rxbufstatus(2 downto 0),
      INTF0_RX0_ch_rxbyteisaligned => INTF0_RX0_ch_rxbyteisaligned(0),
      INTF0_RX0_ch_rxbyterealign => INTF0_RX0_ch_rxbyterealign(0),
      INTF0_RX0_ch_rxcdrhold => INTF0_RX0_ch_rxcdrhold(0),
      INTF0_RX0_ch_rxcdrlock => INTF0_RX0_ch_rxcdrlock(0),
      INTF0_RX0_ch_rxcdrovrden => INTF0_RX0_ch_rxcdrovrden(0),
      INTF0_RX0_ch_rxcdrphdone => INTF0_RX0_ch_rxcdrphdone(0),
      INTF0_RX0_ch_rxcdrreset => INTF0_RX0_ch_rxcdrreset(0),
      INTF0_RX0_ch_rxchanbond_busy => NLW_inst_INTF0_RX0_ch_rxchanbond_busy_UNCONNECTED,
      INTF0_RX0_ch_rxchanbond_en => '0',
      INTF0_RX0_ch_rxchanbond_level(2 downto 0) => B"000",
      INTF0_RX0_ch_rxchanbond_master => '0',
      INTF0_RX0_ch_rxchanbond_slave => '0',
      INTF0_RX0_ch_rxchanbondseq => INTF0_RX0_ch_rxchanbondseq(0),
      INTF0_RX0_ch_rxchanisaligned => INTF0_RX0_ch_rxchanisaligned(0),
      INTF0_RX0_ch_rxchanrealign => INTF0_RX0_ch_rxchanrealign(0),
      INTF0_RX0_ch_rxchbondi(4 downto 0) => INTF0_RX0_ch_rxchbondi(4 downto 0),
      INTF0_RX0_ch_rxchbondo(4 downto 0) => INTF0_RX0_ch_rxchbondo(4 downto 0),
      INTF0_RX0_ch_rxclkcorcnt(1 downto 0) => INTF0_RX0_ch_rxclkcorcnt(1 downto 0),
      INTF0_RX0_ch_rxcominitdet => INTF0_RX0_ch_rxcominitdet(0),
      INTF0_RX0_ch_rxcommadet => INTF0_RX0_ch_rxcommadet(0),
      INTF0_RX0_ch_rxcomsasdet => INTF0_RX0_ch_rxcomsasdet(0),
      INTF0_RX0_ch_rxcomwakedet => INTF0_RX0_ch_rxcomwakedet(0),
      INTF0_RX0_ch_rxctrl0(15 downto 0) => INTF0_RX0_ch_rxctrl0(15 downto 0),
      INTF0_RX0_ch_rxctrl1(15 downto 0) => INTF0_RX0_ch_rxctrl1(15 downto 0),
      INTF0_RX0_ch_rxctrl2(7 downto 0) => INTF0_RX0_ch_rxctrl2(7 downto 0),
      INTF0_RX0_ch_rxctrl3(7 downto 0) => INTF0_RX0_ch_rxctrl3(7 downto 0),
      INTF0_RX0_ch_rxdapicodeovrden => INTF0_RX0_ch_rxdapicodeovrden(0),
      INTF0_RX0_ch_rxdapicodereset => INTF0_RX0_ch_rxdapicodereset(0),
      INTF0_RX0_ch_rxdapireset => INTF0_RX0_ch_rxdapireset(0),
      INTF0_RX0_ch_rxdapiresetdone => INTF0_RX0_ch_rxdapiresetdone(0),
      INTF0_RX0_ch_rxdapiresetmask(1 downto 0) => INTF0_RX0_ch_rxdapiresetmask(1 downto 0),
      INTF0_RX0_ch_rxdata(127 downto 0) => INTF0_RX0_ch_rxdata(127 downto 0),
      INTF0_RX0_ch_rxdatavalid(1 downto 0) => INTF0_RX0_ch_rxdatavalid(1 downto 0),
      INTF0_RX0_ch_rxdebugpcsout => INTF0_RX0_ch_rxdebugpcsout(0),
      INTF0_RX0_ch_rxdlyalignerr => INTF0_RX0_ch_rxdlyalignerr(0),
      INTF0_RX0_ch_rxdlyalignprog => INTF0_RX0_ch_rxdlyalignprog(0),
      INTF0_RX0_ch_rxdlyalignreq => INTF0_RX0_ch_rxdlyalignreq(0),
      INTF0_RX0_ch_rxelecidle => INTF0_RX0_ch_rxelecidle(0),
      INTF0_RX0_ch_rxeqtraining => INTF0_RX0_ch_rxeqtraining(0),
      INTF0_RX0_ch_rxfinealigndone => INTF0_RX0_ch_rxfinealigndone(0),
      INTF0_RX0_ch_rxgearboxslip => INTF0_RX0_ch_rxgearboxslip(0),
      INTF0_RX0_ch_rxheader(5 downto 0) => INTF0_RX0_ch_rxheader(5 downto 0),
      INTF0_RX0_ch_rxheadervalid(1 downto 0) => INTF0_RX0_ch_rxheadervalid(1 downto 0),
      INTF0_RX0_ch_rxlatclk => INTF0_RX0_ch_rxlatclk(0),
      INTF0_RX0_ch_rxlpmen => INTF0_RX0_ch_rxlpmen(0),
      INTF0_RX0_ch_rxmldchaindone => INTF0_RX0_ch_rxmldchaindone(0),
      INTF0_RX0_ch_rxmldchainreq => INTF0_RX0_ch_rxmldchainreq(0),
      INTF0_RX0_ch_rxmlfinealignreq => INTF0_RX0_ch_rxmlfinealignreq(0),
      INTF0_RX0_ch_rxoobreset => INTF0_RX0_ch_rxoobreset(0),
      INTF0_RX0_ch_rxosintdone => INTF0_RX0_ch_rxosintdone(0),
      INTF0_RX0_ch_rxpcsresetmask(4 downto 0) => INTF0_RX0_ch_rxpcsresetmask(4 downto 0),
      INTF0_RX0_ch_rxpd(1 downto 0) => INTF0_RX0_ch_rxpd(1 downto 0),
      INTF0_RX0_ch_rxphaligndone => INTF0_RX0_ch_rxphaligndone(0),
      INTF0_RX0_ch_rxphalignerr => INTF0_RX0_ch_rxphalignerr(0),
      INTF0_RX0_ch_rxphalignreq => INTF0_RX0_ch_rxphalignreq(0),
      INTF0_RX0_ch_rxphalignresetmask(1 downto 0) => INTF0_RX0_ch_rxphalignresetmask(1 downto 0),
      INTF0_RX0_ch_rxphdlypd => INTF0_RX0_ch_rxphdlypd(0),
      INTF0_RX0_ch_rxphdlyreset => INTF0_RX0_ch_rxphdlyreset(0),
      INTF0_RX0_ch_rxphdlyresetdone => INTF0_RX0_ch_rxphdlyresetdone(0),
      INTF0_RX0_ch_rxphsetinitdone => INTF0_RX0_ch_rxphsetinitdone(0),
      INTF0_RX0_ch_rxphsetinitreq => INTF0_RX0_ch_rxphsetinitreq(0),
      INTF0_RX0_ch_rxphshift180 => INTF0_RX0_ch_rxphshift180(0),
      INTF0_RX0_ch_rxphshift180done => INTF0_RX0_ch_rxphshift180done(0),
      INTF0_RX0_ch_rxpkdet => INTF0_RX0_ch_rxpkdet(0),
      INTF0_RX0_ch_rxpmaresetmask(6 downto 0) => INTF0_RX0_ch_rxpmaresetmask(6 downto 0),
      INTF0_RX0_ch_rxpolarity => INTF0_RX0_ch_rxpolarity(0),
      INTF0_RX0_ch_rxprbscntreset => INTF0_RX0_ch_rxprbscntreset(0),
      INTF0_RX0_ch_rxprbserr => INTF0_RX0_ch_rxprbserr(0),
      INTF0_RX0_ch_rxprbslocked => INTF0_RX0_ch_rxprbslocked(0),
      INTF0_RX0_ch_rxprbssel(3 downto 0) => INTF0_RX0_ch_rxprbssel(3 downto 0),
      INTF0_RX0_ch_rxprogdivreset => INTF0_RX0_ch_rxprogdivreset(0),
      INTF0_RX0_ch_rxprogdivresetdone => INTF0_RX0_ch_rxprogdivresetdone(0),
      INTF0_RX0_ch_rxqpien => INTF0_RX0_ch_rxqpien(0),
      INTF0_RX0_ch_rxqpisenn => INTF0_RX0_ch_rxqpisenn(0),
      INTF0_RX0_ch_rxqpisenp => INTF0_RX0_ch_rxqpisenp(0),
      INTF0_RX0_ch_rxrate(7 downto 0) => INTF0_RX0_ch_rxrate(7 downto 0),
      INTF0_RX0_ch_rxresetdone => INTF0_RX0_ch_rxresetdone(0),
      INTF0_RX0_ch_rxresetmode(1 downto 0) => INTF0_RX0_ch_rxresetmode(1 downto 0),
      INTF0_RX0_ch_rxsimplexphystatus => INTF0_RX0_ch_rxsimplexphystatus(0),
      INTF0_RX0_ch_rxslide => INTF0_RX0_ch_rxslide(0),
      INTF0_RX0_ch_rxsliderdy => INTF0_RX0_ch_rxsliderdy(0),
      INTF0_RX0_ch_rxslipdone => INTF0_RX0_ch_rxslipdone(0),
      INTF0_RX0_ch_rxstartofseq(1 downto 0) => INTF0_RX0_ch_rxstartofseq(1 downto 0),
      INTF0_RX0_ch_rxstatus(2 downto 0) => INTF0_RX0_ch_rxstatus(2 downto 0),
      INTF0_RX0_ch_rxsyncallin => INTF0_RX0_ch_rxsyncallin(0),
      INTF0_RX0_ch_rxsyncdone => INTF0_RX0_ch_rxsyncdone(0),
      INTF0_RX0_ch_rxtermination => INTF0_RX0_ch_rxtermination(0),
      INTF0_RX0_ch_rxvalid => INTF0_RX0_ch_rxvalid(0),
      INTF0_RX_clr_out => INTF0_RX_clr_out,
      INTF0_RX_clrb_leaf_out => INTF0_RX_clrb_leaf_out,
      INTF0_TX0_ch_gttxreset => INTF0_TX0_ch_gttxreset(0),
      INTF0_TX0_ch_tx10gstat => INTF0_TX0_ch_tx10gstat(0),
      INTF0_TX0_ch_txbufstatus(1 downto 0) => INTF0_TX0_ch_txbufstatus(1 downto 0),
      INTF0_TX0_ch_txcomfinish => INTF0_TX0_ch_txcomfinish(0),
      INTF0_TX0_ch_txcominit => INTF0_TX0_ch_txcominit(0),
      INTF0_TX0_ch_txcomsas => INTF0_TX0_ch_txcomsas(0),
      INTF0_TX0_ch_txcomwake => INTF0_TX0_ch_txcomwake(0),
      INTF0_TX0_ch_txctrl0(15 downto 0) => INTF0_TX0_ch_txctrl0(15 downto 0),
      INTF0_TX0_ch_txctrl1(15 downto 0) => INTF0_TX0_ch_txctrl1(15 downto 0),
      INTF0_TX0_ch_txctrl2(7 downto 0) => INTF0_TX0_ch_txctrl2(7 downto 0),
      INTF0_TX0_ch_txdapicodeovrden => INTF0_TX0_ch_txdapicodeovrden(0),
      INTF0_TX0_ch_txdapicodereset => INTF0_TX0_ch_txdapicodereset(0),
      INTF0_TX0_ch_txdapireset => INTF0_TX0_ch_txdapireset(0),
      INTF0_TX0_ch_txdapiresetdone => INTF0_TX0_ch_txdapiresetdone(0),
      INTF0_TX0_ch_txdapiresetmask(1 downto 0) => INTF0_TX0_ch_txdapiresetmask(1 downto 0),
      INTF0_TX0_ch_txdata(127 downto 0) => INTF0_TX0_ch_txdata(127 downto 0),
      INTF0_TX0_ch_txdccdone => INTF0_TX0_ch_txdccdone(0),
      INTF0_TX0_ch_txdebugpcsout => INTF0_TX0_ch_txdebugpcsout(0),
      INTF0_TX0_ch_txdeemph(1 downto 0) => INTF0_TX0_ch_txdeemph(1 downto 0),
      INTF0_TX0_ch_txdetectrx => INTF0_TX0_ch_txdetectrx(0),
      INTF0_TX0_ch_txdiffctrl(4 downto 0) => INTF0_TX0_ch_txdiffctrl(4 downto 0),
      INTF0_TX0_ch_txdlyalignerr => INTF0_TX0_ch_txdlyalignerr(0),
      INTF0_TX0_ch_txdlyalignprog => INTF0_TX0_ch_txdlyalignprog(0),
      INTF0_TX0_ch_txdlyalignreq => INTF0_TX0_ch_txdlyalignreq(0),
      INTF0_TX0_ch_txelecidle => INTF0_TX0_ch_txelecidle(0),
      INTF0_TX0_ch_txheader(5 downto 0) => INTF0_TX0_ch_txheader(5 downto 0),
      INTF0_TX0_ch_txinhibit => INTF0_TX0_ch_txinhibit(0),
      INTF0_TX0_ch_txlatclk => INTF0_TX0_ch_txlatclk(0),
      INTF0_TX0_ch_txmaincursor(6 downto 0) => INTF0_TX0_ch_txmaincursor(6 downto 0),
      INTF0_TX0_ch_txmargin(2 downto 0) => INTF0_TX0_ch_txmargin(2 downto 0),
      INTF0_TX0_ch_txmldchaindone => INTF0_TX0_ch_txmldchaindone(0),
      INTF0_TX0_ch_txmldchainreq => INTF0_TX0_ch_txmldchainreq(0),
      INTF0_TX0_ch_txoneszeros => INTF0_TX0_ch_txoneszeros(0),
      INTF0_TX0_ch_txpausedelayalign => INTF0_TX0_ch_txpausedelayalign(0),
      INTF0_TX0_ch_txpcsresetmask => INTF0_TX0_ch_txpcsresetmask(0),
      INTF0_TX0_ch_txpd(1 downto 0) => INTF0_TX0_ch_txpd(1 downto 0),
      INTF0_TX0_ch_txphaligndone => INTF0_TX0_ch_txphaligndone(0),
      INTF0_TX0_ch_txphalignerr => INTF0_TX0_ch_txphalignerr(0),
      INTF0_TX0_ch_txphalignoutrsvd => INTF0_TX0_ch_txphalignoutrsvd(0),
      INTF0_TX0_ch_txphalignreq => INTF0_TX0_ch_txphalignreq(0),
      INTF0_TX0_ch_txphalignresetmask(1 downto 0) => INTF0_TX0_ch_txphalignresetmask(1 downto 0),
      INTF0_TX0_ch_txphdlypd => INTF0_TX0_ch_txphdlypd(0),
      INTF0_TX0_ch_txphdlyreset => INTF0_TX0_ch_txphdlyreset(0),
      INTF0_TX0_ch_txphdlyresetdone => INTF0_TX0_ch_txphdlyresetdone(0),
      INTF0_TX0_ch_txphdlytstclk => INTF0_TX0_ch_txphdlytstclk(0),
      INTF0_TX0_ch_txphsetinitdone => INTF0_TX0_ch_txphsetinitdone(0),
      INTF0_TX0_ch_txphsetinitreq => INTF0_TX0_ch_txphsetinitreq(0),
      INTF0_TX0_ch_txphshift180 => INTF0_TX0_ch_txphshift180(0),
      INTF0_TX0_ch_txphshift180done => INTF0_TX0_ch_txphshift180done(0),
      INTF0_TX0_ch_txpicodeovrden => INTF0_TX0_ch_txpicodeovrden(0),
      INTF0_TX0_ch_txpicodereset => INTF0_TX0_ch_txpicodereset(0),
      INTF0_TX0_ch_txpippmen => INTF0_TX0_ch_txpippmen(0),
      INTF0_TX0_ch_txpippmstepsize(4 downto 0) => INTF0_TX0_ch_txpippmstepsize(4 downto 0),
      INTF0_TX0_ch_txpisopd => INTF0_TX0_ch_txpisopd(0),
      INTF0_TX0_ch_txpmaresetmask(2 downto 0) => INTF0_TX0_ch_txpmaresetmask(2 downto 0),
      INTF0_TX0_ch_txpolarity => INTF0_TX0_ch_txpolarity(0),
      INTF0_TX0_ch_txpostcursor(4 downto 0) => INTF0_TX0_ch_txpostcursor(4 downto 0),
      INTF0_TX0_ch_txprbsforceerr => INTF0_TX0_ch_txprbsforceerr(0),
      INTF0_TX0_ch_txprbssel(3 downto 0) => INTF0_TX0_ch_txprbssel(3 downto 0),
      INTF0_TX0_ch_txprecursor(4 downto 0) => INTF0_TX0_ch_txprecursor(4 downto 0),
      INTF0_TX0_ch_txprogdivreset => INTF0_TX0_ch_txprogdivreset(0),
      INTF0_TX0_ch_txprogdivresetdone => INTF0_TX0_ch_txprogdivresetdone(0),
      INTF0_TX0_ch_txqpibiasen => INTF0_TX0_ch_txqpibiasen(0),
      INTF0_TX0_ch_txqpisenn => INTF0_TX0_ch_txqpisenn(0),
      INTF0_TX0_ch_txqpisenp => INTF0_TX0_ch_txqpisenp(0),
      INTF0_TX0_ch_txqpiweakpu => INTF0_TX0_ch_txqpiweakpu(0),
      INTF0_TX0_ch_txrate(7 downto 0) => INTF0_TX0_ch_txrate(7 downto 0),
      INTF0_TX0_ch_txresetdone => INTF0_TX0_ch_txresetdone(0),
      INTF0_TX0_ch_txresetmode(1 downto 0) => INTF0_TX0_ch_txresetmode(1 downto 0),
      INTF0_TX0_ch_txsequence(6 downto 0) => INTF0_TX0_ch_txsequence(6 downto 0),
      INTF0_TX0_ch_txswing => INTF0_TX0_ch_txswing(0),
      INTF0_TX0_ch_txswingouthigh => INTF0_TX0_ch_txswingouthigh(0),
      INTF0_TX0_ch_txswingoutlow => INTF0_TX0_ch_txswingoutlow(0),
      INTF0_TX0_ch_txsyncallin => INTF0_TX0_ch_txsyncallin(0),
      INTF0_TX0_ch_txsyncdone => INTF0_TX0_ch_txsyncdone(0),
      INTF0_TX_clr_out => INTF0_TX_clr_out,
      INTF0_TX_clrb_leaf_out => INTF0_TX_clrb_leaf_out,
      INTF0_rst_all_in => INTF0_rst_all_in,
      INTF0_rst_rx_datapath_in => INTF0_rst_rx_datapath_in,
      INTF0_rst_rx_done_out => INTF0_rst_rx_done_out,
      INTF0_rst_rx_pll_and_datapath_in => INTF0_rst_rx_pll_and_datapath_in,
      INTF0_rst_tx_datapath_in => INTF0_rst_tx_datapath_in,
      INTF0_rst_tx_done_out => INTF0_rst_tx_done_out,
      INTF0_rst_tx_pll_and_datapath_in => INTF0_rst_tx_pll_and_datapath_in,
      QUAD0_GTREFCLK0 => QUAD0_GTREFCLK0,
      QUAD0_RX0_outclk => QUAD0_RX0_outclk,
      QUAD0_RX0_usrclk => QUAD0_RX0_usrclk,
      QUAD0_TX0_outclk => QUAD0_TX0_outclk,
      QUAD0_TX0_usrclk => QUAD0_TX0_usrclk,
      QUAD0_ch0_loopback(2 downto 0) => QUAD0_ch0_loopback(2 downto 0),
      QUAD0_gpi(31 downto 0) => QUAD0_gpi(31 downto 0),
      QUAD0_gpo(31 downto 0) => QUAD0_gpo(31 downto 0),
      QUAD0_hsclk0_lcplllock => QUAD0_hsclk0_lcplllock,
      QUAD0_rxn(3 downto 0) => QUAD0_rxn(3 downto 0),
      QUAD0_rxp(3 downto 0) => QUAD0_rxp(3 downto 0),
      QUAD0_txn(3 downto 0) => QUAD0_txn(3 downto 0),
      QUAD0_txp(3 downto 0) => QUAD0_txp(3 downto 0),
      gtpowergood => gtpowergood,
      gtwiz_freerun_clk => gtwiz_freerun_clk
    );
end STRUCTURE;
