# Bitonic Mergesort
A generic implementation of **Bitonic mergesort** on the **Xillinx Zynq 7010** using **VHDL**.

<p align="center"> 
    <img src="http://uupload.ir/files/sr2_1686px-bitonicsort1.svg.png">
</p>

<p align="center"> 
    i.e. A bitonic sorting network with 16 inputs
</p>
<br/>
