Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : top
Version: M-2016.12-SP4
Date   : Fri Dec 17 16:06:10 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:    4177889.75
  Critical Path Slack:    -4177889.75
  Critical Path Clk Period:      0.00
  Total Negative Slack:   -4177889.75
  No. of Violating Paths:        1.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                  8
  Buf/Inv Cell Count:               1
  Buf Cell Count:                   0
  Inv Cell Count:                   1
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:         8
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:  2266720.000000
  Noncombinational Area:     0.000000
  Buf/Inv Area:         228420.000000
  Total Buffer Area:             0.00
  Total Inverter Area:      228420.00
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:           2266720.000000
  Design Area:         2266720.000000


  Design Rules
  -----------------------------------
  Total Number of Nets:            16
  Nets With Violations:             7
  Max Trans Violations:             7
  Max Cap Violations:               0
  -----------------------------------


  Hostname: i80r7node1

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.01
  Logic Optimization:                  0.02
  Mapping Optimization:                0.34
  -----------------------------------------
  Overall Compile Time:                0.77
  Overall Compile Wall Clock Time:     1.05

  --------------------------------------------------------------------

  Design  WNS: 4177889.75  TNS: 4177889.75  Number of Violating Paths: 1


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
