Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: Wishbone_Controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Wishbone_Controller.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Wishbone_Controller"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : Wishbone_Controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\ufifo.v" into library work
Parsing module <ufifo>.
Analyzing Verilog file "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\txuart.v" into library work
Parsing module <txuart>.
Analyzing Verilog file "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\rxuart.v" into library work
Parsing module <rxuart>.
Analyzing Verilog file "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\wbuart.v" into library work
Parsing module <wbuart>.
Analyzing Verilog file "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\ipcore_dir\ILA.v" into library work
Parsing module <ILA>.
Analyzing Verilog file "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\ipcore_dir\control.v" into library work
Parsing module <control>.
Analyzing Verilog file "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\Wishbone_Controller.v" into library work
Parsing module <Wishbone_Controller>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\Wishbone_Controller.v" Line 70: Port o_wb_stall is not connected to this instance

Elaborating module <Wishbone_Controller>.

Elaborating module <wbuart>.

Elaborating module <rxuart(INITIAL_SETUP=31'b011001)>.
WARNING:HDLCompiler:413 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\rxuart.v" Line 205: Result of 29-bit expression is truncated to fit in 28-bit target.
WARNING:HDLCompiler:413 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\rxuart.v" Line 345: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\rxuart.v" Line 508: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\rxuart.v" Line 510: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\rxuart.v" Line 511: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\rxuart.v" Line 512: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\rxuart.v" Line 513: Result of 32-bit expression is truncated to fit in 24-bit target.

Elaborating module <ufifo(LGFLEN=4'b0100,RXFIFO=1)>.
WARNING:HDLCompiler:413 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\ufifo.v" Line 86: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\ufifo.v" Line 87: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\ufifo.v" Line 178: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\ufifo.v" Line 179: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <ufifo(LGFLEN=4'b0100,RXFIFO=0)>.
WARNING:HDLCompiler:413 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\ufifo.v" Line 86: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\ufifo.v" Line 87: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\ufifo.v" Line 178: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\ufifo.v" Line 179: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <txuart(INITIAL_SETUP=31'b011001)>.
WARNING:HDLCompiler:413 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\txuart.v" Line 236: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\txuart.v" Line 445: Assignment to unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\wbuart.v" Line 534: Assignment to unused ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\Wishbone_Controller.v" Line 155: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\Wishbone_Controller.v" Line 179: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\Wishbone_Controller.v" Line 190: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\Wishbone_Controller.v" Line 221: Result of 27-bit expression is truncated to fit in 26-bit target.

Elaborating module <ILA>.
WARNING:HDLCompiler:189 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\Wishbone_Controller.v" Line 236: Size mismatch in connection of port <TRIG0>. Formal port size is 8-bit while actual signal size is 3-bit.

Elaborating module <control>.
WARNING:HDLCompiler:634 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\Wishbone_Controller.v" Line 231: Net <DATA[255]> does not have a driver.
WARNING:HDLCompiler:552 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\Wishbone_Controller.v" Line 70: Input port i_uart_rx is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Wishbone_Controller>.
    Related source file is "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\Wishbone_Controller.v".
WARNING:Xst:2898 - Port 'i_uart_rx', unconnected in block instance 'wbu', is tied to GND.
WARNING:Xst:2898 - Port 'i_cts_n', unconnected in block instance 'wbu', is tied to GND.
WARNING:Xst:647 - Input <i_uart_rx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\Wishbone_Controller.v" line 70: Output port <o_wb_stall> of the instance <wbu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\Wishbone_Controller.v" line 70: Output port <o_rts_n> of the instance <wbu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\Wishbone_Controller.v" line 70: Output port <o_uart_rx_int> of the instance <wbu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\Wishbone_Controller.v" line 70: Output port <o_uart_tx_int> of the instance <wbu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\Wishbone_Controller.v" line 70: Output port <o_uart_rxfifo_int> of the instance <wbu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\Wishbone_Controller.v" line 70: Output port <o_uart_txfifo_int> of the instance <wbu> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <DATA<255:115>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DATA<91:81>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DATA<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 26-bit register for signal <t_a_time>.
    Found 1-bit register for signal <o_wb_we>.
    Found 1-bit register for signal <o_wb_cyc>.
    Found 1-bit register for signal <o_wb_stb>.
    Found 2-bit register for signal <o_wb_addr>.
    Found 32-bit register for signal <o_wb_data>.
    Found 4-bit register for signal <location>.
    Found 1-bit register for signal <setup>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | i_clk (rising_edge)                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <location[3]_GND_1_o_add_28_OUT> created at line 179.
    Found 26-bit adder for signal <t_a_time[25]_GND_1_o_add_39_OUT> created at line 221.
    Found 16x8-bit Read Only RAM for signal <DATA<99:92>>
    Found 16x32-bit Read Only RAM for signal <n0124>
    Found 3-bit 8-to-1 multiplexer for signal <state[2]_GND_1_o_wide_mux_40_OUT> created at line 101.
    Found 4-bit comparator greater for signal <n0027> created at line 176
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  71 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  21 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Wishbone_Controller> synthesized.

Synthesizing Unit <wbuart>.
    Related source file is "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\wbuart.v".
        INITIAL_SETUP = 31'b0000000000000000000000000011001
        LGFLEN = 4'b0100
        HARDWARE_FLOW_CONTROL_PRESENT = 1'b1
WARNING:Xst:647 - Input <i_wb_data<31:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <o_rts_n>.
    Found 1-bit register for signal <rxf_wb_read>.
    Found 1-bit register for signal <r_rx_perr>.
    Found 1-bit register for signal <rx_uart_reset>.
    Found 1-bit register for signal <txf_wb_write>.
    Found 8-bit register for signal <txf_wb_data>.
    Found 1-bit register for signal <r_tx_break>.
    Found 1-bit register for signal <tx_uart_reset>.
    Found 2-bit register for signal <r_wb_addr>.
    Found 1-bit register for signal <r_wb_ack>.
    Found 1-bit register for signal <o_wb_ack>.
    Found 32-bit register for signal <o_wb_data>.
    Found 31-bit register for signal <uart_setup>.
    Found 32-bit 4-to-1 multiplexer for signal <r_wb_addr[1]_wb_tx_data[31]_wide_mux_29_OUT> created at line 512.
    Found 4-bit comparator greater for signal <check_cutoff[3]_rxf_status[5]_LessThan_7_o> created at line 227
    Summary:
	inferred  82 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  34 Multiplexer(s).
Unit <wbuart> synthesized.

Synthesizing Unit <rxuart>.
    Related source file is "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\rxuart.v".
        INITIAL_SETUP = 31'b0000000000000000000000000011001
WARNING:Xst:647 - Input <i_setup<30:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 28-bit register for signal <chg_counter>.
    Found 1-bit register for signal <o_break>.
    Found 1-bit register for signal <half_baud_time>.
    Found 30-bit register for signal <r_setup>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <calc_parity>.
    Found 1-bit register for signal <o_parity_err>.
    Found 1-bit register for signal <o_frame_err>.
    Found 1-bit register for signal <pre_wr>.
    Found 8-bit register for signal <o_data>.
    Found 1-bit register for signal <o_wr>.
    Found 24-bit register for signal <baud_counter>.
    Found 1-bit register for signal <zero_baud_counter>.
    Found 24-bit subtractor for signal <half_baud> created at line 165.
    Found 28-bit adder for signal <chg_counter[27]_GND_3_o_add_8_OUT> created at line 205.
    Found 4-bit adder for signal <state[3]_GND_3_o_add_33_OUT> created at line 345.
    Found 24-bit subtractor for signal <GND_3_o_GND_3_o_sub_79_OUT<23:0>> created at line 510.
    Found 24-bit subtractor for signal <GND_3_o_GND_3_o_sub_82_OUT<23:0>> created at line 513.
    Found 4x4-bit Read Only RAM for signal <data_bits[1]_GND_3_o_wide_mux_30_OUT>
    Found 8-bit 4-to-1 multiplexer for signal <data_bits[1]_GND_3_o_wide_mux_69_OUT> created at line 472.
    Found 28-bit comparator greater for signal <chg_counter[27]_break_condition[27]_LessThan_8_o> created at line 204
    Found 28-bit comparator lessequal for signal <n0032> created at line 256
    Found 4-bit comparator greater for signal <n0037> created at line 267
    Found 4-bit comparator greater for signal <state[3]_GND_3_o_LessThan_33_o> created at line 341
    Found 4-bit comparator greater for signal <n0085> created at line 427
    WARNING:Xst:2404 -  FFs/Latches <q_uart<0:0>> (without init value) have a constant value of 0 in block <rxuart>.
    WARNING:Xst:2404 -  FFs/Latches <qq_uart<0:0>> (without init value) have a constant value of 0 in block <rxuart>.
    WARNING:Xst:2404 -  FFs/Latches <ck_uart<0:0>> (without init value) have a constant value of 0 in block <rxuart>.
    WARNING:Xst:2404 -  FFs/Latches <line_synch<0:0>> (without init value) have a constant value of 0 in block <rxuart>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 Adder/Subtractor(s).
	inferred 110 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  17 Multiplexer(s).
Unit <rxuart> synthesized.

Synthesizing Unit <ufifo_1>.
    Related source file is "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\ufifo.v".
        BW = 8
        LGFLEN = 4'b0100
        RXFIFO = 1'b1
    Found 16x8-bit dual-port RAM <Mram_fifo> for signal <fifo>.
    Found 4-bit register for signal <wr_addr>.
    Found 1-bit register for signal <will_underflow>.
    Found 4-bit register for signal <rd_addr>.
    Found 4-bit register for signal <r_next>.
    Found 8-bit register for signal <r_data>.
    Found 8-bit register for signal <last_write>.
    Found 1-bit register for signal <osrc>.
    Found 4-bit register for signal <r_fill>.
    Found 1-bit register for signal <will_overflow>.
    Found 4-bit subtractor for signal <r_fill[3]_GND_4_o_sub_35_OUT> created at line 241.
    Found 4-bit adder for signal <w_waddr_plus_two> created at line 86.
    Found 4-bit adder for signal <w_waddr_plus_one> created at line 87.
    Found 4-bit adder for signal <rd_addr[3]_GND_4_o_add_14_OUT> created at line 178.
    Found 4-bit adder for signal <rd_addr[3]_GND_4_o_add_15_OUT> created at line 179.
    Found 4-bit adder for signal <r_fill[3]_GND_4_o_add_35_OUT> created at line 242.
    Found 4-bit comparator equal for signal <w_waddr_plus_two[3]_rd_addr[3]_equal_4_o> created at line 106
    Found 4-bit comparator equal for signal <w_waddr_plus_one[3]_rd_addr[3]_equal_5_o> created at line 107
    Found 4-bit comparator equal for signal <r_next[3]_wr_addr[3]_equal_13_o> created at line 160
    Summary:
	inferred   1 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <ufifo_1> synthesized.

Synthesizing Unit <ufifo_2>.
    Related source file is "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\ufifo.v".
        BW = 8
        LGFLEN = 4'b0100
        RXFIFO = 1'b0
    Found 16x8-bit dual-port RAM <Mram_fifo> for signal <fifo>.
    Found 4-bit register for signal <wr_addr>.
    Found 1-bit register for signal <will_underflow>.
    Found 4-bit register for signal <rd_addr>.
    Found 4-bit register for signal <r_next>.
    Found 8-bit register for signal <r_data>.
    Found 8-bit register for signal <last_write>.
    Found 1-bit register for signal <osrc>.
    Found 4-bit register for signal <r_fill>.
    Found 1-bit register for signal <will_overflow>.
    Found 4-bit subtractor for signal <r_fill[3]_GND_5_o_sub_36_OUT> created at line 259.
    Found 4-bit adder for signal <w_waddr_plus_two> created at line 86.
    Found 4-bit adder for signal <w_waddr_plus_one> created at line 87.
    Found 4-bit adder for signal <rd_addr[3]_GND_5_o_add_14_OUT> created at line 178.
    Found 4-bit adder for signal <rd_addr[3]_GND_5_o_add_15_OUT> created at line 179.
    Found 4-bit adder for signal <r_fill[3]_GND_5_o_add_34_OUT> created at line 258.
    Found 4-bit comparator equal for signal <w_waddr_plus_two[3]_rd_addr[3]_equal_4_o> created at line 106
    Found 4-bit comparator equal for signal <w_waddr_plus_one[3]_rd_addr[3]_equal_5_o> created at line 107
    Found 4-bit comparator equal for signal <r_next[3]_wr_addr[3]_equal_13_o> created at line 160
    Summary:
	inferred   1 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <ufifo_2> synthesized.

Synthesizing Unit <txuart>.
    Related source file is "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface - v2 string name\txuart.v".
        INITIAL_SETUP = 31'b0000000000000000000000000011001
    Found 1-bit register for signal <qq_cts_n>.
    Found 1-bit register for signal <ck_cts>.
    Found 1-bit register for signal <r_busy>.
    Found 4-bit register for signal <state>.
    Found 31-bit register for signal <r_setup>.
    Found 8-bit register for signal <lcl_data>.
    Found 1-bit register for signal <o_uart_tx>.
    Found 1-bit register for signal <calc_parity>.
    Found 28-bit register for signal <baud_counter>.
    Found 1-bit register for signal <zero_baud_counter>.
    Found 1-bit register for signal <last_state>.
    Found 1-bit register for signal <q_cts_n>.
    Found 28-bit subtractor for signal <baud_counter[27]_GND_6_o_sub_46_OUT> created at line 408.
    Found 25-bit subtractor for signal <GND_6_o_GND_6_o_sub_49_OUT> created at line 419.
    Found 28-bit subtractor for signal <clocks_per_baud[27]_GND_6_o_sub_51_OUT> created at line 423.
    Found 28-bit subtractor for signal <clocks_per_baud[27]_GND_6_o_sub_52_OUT> created at line 425.
    Found 4-bit adder for signal <state[3]_GND_6_o_add_14_OUT> created at line 236.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  79 D-type flip-flop(s).
	inferred  25 Multiplexer(s).
Unit <txuart> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x32-bit single-port Read Only RAM                   : 1
 16x8-bit dual-port RAM                                : 2
 16x8-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 22
 24-bit subtractor                                     : 3
 25-bit subtractor                                     : 1
 26-bit adder                                          : 1
 28-bit adder                                          : 1
 28-bit subtractor                                     : 1
 4-bit adder                                           : 13
 4-bit subtractor                                      : 2
# Registers                                            : 66
 1-bit register                                        : 35
 2-bit register                                        : 2
 24-bit register                                       : 1
 26-bit register                                       : 1
 28-bit register                                       : 2
 3-bit register                                        : 1
 30-bit register                                       : 1
 31-bit register                                       : 2
 32-bit register                                       : 2
 4-bit register                                        : 11
 8-bit register                                        : 8
# Comparators                                          : 13
 28-bit comparator greater                             : 1
 28-bit comparator lessequal                           : 1
 4-bit comparator equal                                : 6
 4-bit comparator greater                              : 5
# Multiplexers                                         : 103
 1-bit 2-to-1 multiplexer                              : 59
 24-bit 2-to-1 multiplexer                             : 3
 26-bit 2-to-1 multiplexer                             : 6
 28-bit 2-to-1 multiplexer                             : 7
 3-bit 2-to-1 multiplexer                              : 2
 3-bit 8-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 3
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 15
 8-bit 2-to-1 multiplexer                              : 4
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ILA.ngc>.
Reading core <ipcore_dir/control.ngc>.
Loading core <ILA> for timing and area information for instance <ila>.
Loading core <control> for timing and area information for instance <cntrl>.
WARNING:Xst:1710 - FF/Latch <data_reg_7> (without init value) has a constant value of 0 in block <rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_cts_n> (without init value) has a constant value of 0 in block <tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ck_cts> (without init value) has a constant value of 1 in block <tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_reg_6> (without init value) has a constant value of 0 in block <rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <qq_cts_n> (without init value) has a constant value of 0 in block <tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_reg_5> (without init value) has a constant value of 0 in block <rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_reg_4> (without init value) has a constant value of 0 in block <rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_reg_3> (without init value) has a constant value of 0 in block <rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_reg_2> (without init value) has a constant value of 0 in block <rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_reg_1> (without init value) has a constant value of 0 in block <rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_reg_0> (without init value) has a constant value of 0 in block <rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <r_setup_27> of sequential type is unconnected in block <rx>.
WARNING:Xst:2677 - Node <r_setup_28> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <r_setup_29> of sequential type is unconnected in block <tx>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <r_setup_30> is unconnected in block <tx>.
WARNING:Xst:2404 -  FFs/Latches <data_reg<7:0>> (without init value) have a constant value of 0 in block <rxuart>.

Synthesizing (advanced) Unit <Wishbone_Controller>.
The following registers are absorbed into counter <location>: 1 register on signal <location>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_DATA<99:92>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <location>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <DATA>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_n0124> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <location>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Wishbone_Controller> synthesized (advanced).

Synthesizing (advanced) Unit <rxuart>.
The following registers are absorbed into counter <chg_counter>: 1 register on signal <chg_counter>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_data_bits[1]_GND_3_o_wide_mux_30_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <r_setup>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <rxuart> synthesized (advanced).

Synthesizing (advanced) Unit <ufifo_1>.
The following registers are absorbed into counter <rd_addr>: 1 register on signal <rd_addr>.
The following registers are absorbed into counter <wr_addr>: 1 register on signal <wr_addr>.
INFO:Xst:3231 - The small RAM <Mram_fifo> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <i_clk>         | rise     |
    |     weA            | connected to signal <w_write>       | high     |
    |     addrA          | connected to signal <wr_addr>       |          |
    |     diA            | connected to signal <i_data>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <r_next>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ufifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <ufifo_2>.
The following registers are absorbed into counter <rd_addr>: 1 register on signal <rd_addr>.
The following registers are absorbed into counter <wr_addr>: 1 register on signal <wr_addr>.
INFO:Xst:3231 - The small RAM <Mram_fifo> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <i_clk>         | rise     |
    |     weA            | connected to signal <w_write>       | high     |
    |     addrA          | connected to signal <wr_addr>       |          |
    |     diA            | connected to signal <i_data>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <r_next>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ufifo_2> synthesized (advanced).
WARNING:Xst:2677 - Node <r_setup_27> of sequential type is unconnected in block <rxuart>.
WARNING:Xst:2677 - Node <r_setup_28> of sequential type is unconnected in block <txuart>.
WARNING:Xst:2677 - Node <r_setup_29> of sequential type is unconnected in block <txuart>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x32-bit single-port distributed Read Only RAM       : 1
 16x8-bit dual-port distributed RAM                    : 2
 16x8-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 18
 24-bit subtractor                                     : 3
 25-bit subtractor                                     : 1
 26-bit adder                                          : 1
 28-bit subtractor                                     : 1
 4-bit adder                                           : 10
 4-bit subtractor                                      : 2
# Counters                                             : 6
 28-bit up counter                                     : 1
 4-bit up counter                                      : 5
# Registers                                            : 353
 Flip-Flops                                            : 353
# Comparators                                          : 13
 28-bit comparator greater                             : 1
 28-bit comparator lessequal                           : 1
 4-bit comparator equal                                : 6
 4-bit comparator greater                              : 5
# Multiplexers                                         : 127
 1-bit 2-to-1 multiplexer                              : 84
 24-bit 2-to-1 multiplexer                             : 3
 26-bit 2-to-1 multiplexer                             : 6
 28-bit 2-to-1 multiplexer                             : 6
 3-bit 2-to-1 multiplexer                              : 2
 3-bit 8-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 3
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 15
 8-bit 2-to-1 multiplexer                              : 4
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <q_cts_n> (without init value) has a constant value of 0 in block <txuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ck_cts> (without init value) has a constant value of 1 in block <txuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <qq_cts_n> (without init value) has a constant value of 0 in block <txuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <r_setup_30> is unconnected in block <txuart>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 101   | 101
 100   | 100
 110   | 110
-------------------
WARNING:Xst:1293 - FF/Latch <o_data_0> has a constant value of 0 in block <rxuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <o_data_1> has a constant value of 0 in block <rxuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <o_data_2> has a constant value of 0 in block <rxuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <o_data_3> has a constant value of 0 in block <rxuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <o_data_4> has a constant value of 0 in block <rxuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <o_data_5> has a constant value of 0 in block <rxuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <o_data_6> has a constant value of 0 in block <rxuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <o_data_7> has a constant value of 0 in block <rxuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <calc_parity> (without init value) has a constant value of 0 in block <rxuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <o_wb_data_31> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <o_wb_data_30> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <o_wb_data_29> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <o_wb_data_28> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <o_wb_data_27> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <o_wb_data_26> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <o_wb_data_25> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <o_wb_data_24> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <o_wb_data_23> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <o_wb_data_22> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <o_wb_data_21> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <o_wb_data_20> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <o_wb_data_19> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <o_wb_data_18> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <o_wb_data_17> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <o_wb_data_16> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <o_wb_data_15> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <o_wb_data_14> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <o_wb_data_13> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <o_wb_data_12> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <o_wb_data_11> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <o_wb_data_10> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <o_wb_data_9> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <o_wb_cyc> in Unit <Wishbone_Controller> is equivalent to the following FF/Latch, which will be removed : <o_wb_stb> 
INFO:Xst:2261 - The FF/Latch <o_wb_data_7> in Unit <Wishbone_Controller> is equivalent to the following FF/Latch, which will be removed : <o_wb_data_8> 
INFO:Xst:2261 - The FF/Latch <o_wb_addr_0> in Unit <Wishbone_Controller> is equivalent to the following FF/Latch, which will be removed : <o_wb_addr_1> 

Optimizing unit <Wishbone_Controller> ...
INFO:Xst:2261 - The FF/Latch <o_wb_cyc> in Unit <Wishbone_Controller> is equivalent to the following FF/Latch, which will be removed : <o_wb_we> 
INFO:Xst:2261 - The FF/Latch <o_wb_cyc> in Unit <Wishbone_Controller> is equivalent to the following FF/Latch, which will be removed : <o_wb_we> 

Optimizing unit <wbuart> ...

Optimizing unit <rxuart> ...

Optimizing unit <ufifo_1> ...

Optimizing unit <ufifo_2> ...

Optimizing unit <txuart> ...
WARNING:Xst:1293 - FF/Latch <wbu/uart_setup_9> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/r_tx_break> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rx/r_setup_29> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rx/r_setup_28> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rx/r_setup_26> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rx/r_setup_25> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rx/r_setup_24> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rx/r_setup_23> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rx/r_setup_22> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rx/r_setup_21> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rx/r_setup_20> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rx/r_setup_19> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rx/r_setup_18> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rx/r_setup_17> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rx/r_setup_16> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rx/r_setup_15> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rx/r_setup_14> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rx/r_setup_13> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rx/r_setup_12> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rx/r_setup_11> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rx/r_setup_10> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rx/r_setup_9> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbu/rxfifo/last_write_7> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbu/rxfifo/last_write_6> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbu/rxfifo/last_write_5> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbu/rxfifo/last_write_4> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbu/rxfifo/last_write_3> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbu/rxfifo/last_write_2> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbu/rxfifo/last_write_1> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbu/rxfifo/last_write_0> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbu/o_wb_data_31> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbu/o_wb_data_29> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbu/o_wb_data_28> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbu/o_wb_data_27> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbu/o_wb_data_26> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbu/o_wb_data_25> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbu/o_wb_data_24> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbu/o_wb_data_23> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbu/o_wb_data_22> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbu/o_wb_data_15> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/uart_setup_30> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/uart_setup_29> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/uart_setup_28> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/uart_setup_27> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/uart_setup_26> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/uart_setup_10> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/uart_setup_11> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/uart_setup_12> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/uart_setup_13> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/uart_setup_14> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/uart_setup_15> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/uart_setup_16> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/uart_setup_17> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/uart_setup_18> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/uart_setup_19> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/uart_setup_20> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/uart_setup_21> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/uart_setup_22> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/uart_setup_23> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/uart_setup_24> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/uart_setup_25> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/r_setup_17> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/r_setup_16> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/r_setup_15> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/r_setup_14> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/r_setup_13> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/r_setup_12> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/r_setup_11> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/r_setup_10> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/r_setup_9> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/r_setup_18> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/r_setup_19> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/r_setup_20> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/r_setup_21> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/r_setup_22> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/r_setup_23> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/r_setup_24> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/r_setup_25> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/r_setup_26> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/r_setup_27> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <wbu/o_rts_n> of sequential type is unconnected in block <Wishbone_Controller>.
WARNING:Xst:1293 - FF/Latch <wbu/rxf_wb_read> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rxfifo/rd_addr_1> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbu/rxfifo/r_data_7> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbu/rxfifo/r_data_6> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbu/rxfifo/r_data_5> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbu/rxfifo/r_data_4> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbu/rxfifo/r_data_3> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbu/rxfifo/r_data_2> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbu/rxfifo/r_data_1> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbu/rxfifo/r_data_0> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <wbu/rxfifo/Mram_fifo22> is unconnected in block <Wishbone_Controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <wbu/rxfifo/Mram_fifo21> is unconnected in block <Wishbone_Controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <wbu/rxfifo/Mram_fifo1> is unconnected in block <Wishbone_Controller>.
WARNING:Xst:1293 - FF/Latch <wbu/rxfifo/rd_addr_3> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rxfifo/rd_addr_2> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rxfifo/rd_addr_0> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rxfifo/r_next_3> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rxfifo/r_next_2> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <wbu/rxfifo/osrc> of sequential type is unconnected in block <Wishbone_Controller>.
WARNING:Xst:1293 - FF/Latch <wbu/rxfifo/r_fill_1> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rxfifo/r_fill_0> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbu/txfifo/last_write_7> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/baud_counter_27> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/baud_counter_26> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/baud_counter_25> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/baud_counter_24> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/baud_counter_23> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/baud_counter_22> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/baud_counter_21> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/baud_counter_20> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/baud_counter_19> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/baud_counter_18> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/baud_counter_17> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/baud_counter_16> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/baud_counter_15> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/baud_counter_14> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/baud_counter_13> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/baud_counter_12> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/baud_counter_11> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/baud_counter_10> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/baud_counter_9> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbu/o_wb_data_30> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wbu/o_wb_data_9> (without init value) has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/uart_setup_6> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/uart_setup_4> has a constant value of 1 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/uart_setup_2> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/r_rx_perr> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rx/state_3> has a constant value of 1 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rx/state_2> has a constant value of 1 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rx/state_1> has a constant value of 1 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rx/state_0> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rx/o_parity_err> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rx/o_wr> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rx/pre_wr> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rx/o_frame_err> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rxfifo/wr_addr_3> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rxfifo/wr_addr_2> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rxfifo/wr_addr_1> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rxfifo/wr_addr_0> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rxfifo/r_next_1> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rxfifo/will_underflow> has a constant value of 1 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rxfifo/will_overflow> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rxfifo/r_fill_3> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rxfifo/r_fill_2> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/r_setup_6> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/r_setup_4> has a constant value of 1 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/tx/r_setup_2> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <wbu/rx/half_baud_time> is unconnected in block <Wishbone_Controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <wbu/rxfifo/r_next_0> is unconnected in block <Wishbone_Controller>.
WARNING:Xst:1293 - FF/Latch <wbu/rx/r_setup_6> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rx/r_setup_4> has a constant value of 1 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbu/rx/r_setup_2> has a constant value of 0 in block <Wishbone_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <wbu/rx/baud_counter_23> of sequential type is unconnected in block <Wishbone_Controller>.
WARNING:Xst:2677 - Node <wbu/rx/baud_counter_22> of sequential type is unconnected in block <Wishbone_Controller>.
WARNING:Xst:2677 - Node <wbu/rx/baud_counter_21> of sequential type is unconnected in block <Wishbone_Controller>.
WARNING:Xst:2677 - Node <wbu/rx/baud_counter_20> of sequential type is unconnected in block <Wishbone_Controller>.
WARNING:Xst:2677 - Node <wbu/rx/baud_counter_19> of sequential type is unconnected in block <Wishbone_Controller>.
WARNING:Xst:2677 - Node <wbu/rx/baud_counter_18> of sequential type is unconnected in block <Wishbone_Controller>.
WARNING:Xst:2677 - Node <wbu/rx/baud_counter_17> of sequential type is unconnected in block <Wishbone_Controller>.
WARNING:Xst:2677 - Node <wbu/rx/baud_counter_16> of sequential type is unconnected in block <Wishbone_Controller>.
WARNING:Xst:2677 - Node <wbu/rx/baud_counter_15> of sequential type is unconnected in block <Wishbone_Controller>.
WARNING:Xst:2677 - Node <wbu/rx/baud_counter_14> of sequential type is unconnected in block <Wishbone_Controller>.
WARNING:Xst:2677 - Node <wbu/rx/baud_counter_13> of sequential type is unconnected in block <Wishbone_Controller>.
WARNING:Xst:2677 - Node <wbu/rx/baud_counter_12> of sequential type is unconnected in block <Wishbone_Controller>.
WARNING:Xst:2677 - Node <wbu/rx/baud_counter_11> of sequential type is unconnected in block <Wishbone_Controller>.
WARNING:Xst:2677 - Node <wbu/rx/baud_counter_10> of sequential type is unconnected in block <Wishbone_Controller>.
WARNING:Xst:2677 - Node <wbu/rx/baud_counter_9> of sequential type is unconnected in block <Wishbone_Controller>.
WARNING:Xst:2677 - Node <wbu/rx/baud_counter_8> of sequential type is unconnected in block <Wishbone_Controller>.
WARNING:Xst:2677 - Node <wbu/rx/baud_counter_7> of sequential type is unconnected in block <Wishbone_Controller>.
WARNING:Xst:2677 - Node <wbu/rx/baud_counter_6> of sequential type is unconnected in block <Wishbone_Controller>.
WARNING:Xst:2677 - Node <wbu/rx/baud_counter_5> of sequential type is unconnected in block <Wishbone_Controller>.
WARNING:Xst:2677 - Node <wbu/rx/baud_counter_4> of sequential type is unconnected in block <Wishbone_Controller>.
WARNING:Xst:2677 - Node <wbu/rx/baud_counter_3> of sequential type is unconnected in block <Wishbone_Controller>.
WARNING:Xst:2677 - Node <wbu/rx/baud_counter_2> of sequential type is unconnected in block <Wishbone_Controller>.
WARNING:Xst:2677 - Node <wbu/rx/baud_counter_1> of sequential type is unconnected in block <Wishbone_Controller>.
WARNING:Xst:2677 - Node <wbu/rx/baud_counter_0> of sequential type is unconnected in block <Wishbone_Controller>.
WARNING:Xst:2677 - Node <wbu/rx/zero_baud_counter> of sequential type is unconnected in block <Wishbone_Controller>.
INFO:Xst:2261 - The FF/Latch <wbu/uart_setup_8> in Unit <Wishbone_Controller> is equivalent to the following 3 FFs/Latches, which will be removed : <wbu/uart_setup_7> <wbu/uart_setup_5> <wbu/uart_setup_1> 
INFO:Xst:2261 - The FF/Latch <fsmfake1_0> in Unit <Wishbone_Controller> is equivalent to the following FF/Latch, which will be removed : <state_FSM_FFd3> 
INFO:Xst:2261 - The FF/Latch <wbu/tx/r_setup_8> in Unit <Wishbone_Controller> is equivalent to the following 3 FFs/Latches, which will be removed : <wbu/tx/r_setup_7> <wbu/tx/r_setup_5> <wbu/tx/r_setup_1> 
INFO:Xst:2261 - The FF/Latch <fsmfake1_1> in Unit <Wishbone_Controller> is equivalent to the following FF/Latch, which will be removed : <state_FSM_FFd2> 
INFO:Xst:2261 - The FF/Latch <fsmfake1_2> in Unit <Wishbone_Controller> is equivalent to the following FF/Latch, which will be removed : <state_FSM_FFd1> 
INFO:Xst:2261 - The FF/Latch <wbu/txf_wb_write> in Unit <Wishbone_Controller> is equivalent to the following FF/Latch, which will be removed : <wbu/r_wb_addr_1> 
INFO:Xst:3203 - The FF/Latch <wbu/uart_setup_8> in Unit <Wishbone_Controller> is the opposite to the following 2 FFs/Latches, which will be removed : <wbu/uart_setup_3> <wbu/uart_setup_0> 
INFO:Xst:3203 - The FF/Latch <wbu/tx/r_setup_8> in Unit <Wishbone_Controller> is the opposite to the following 2 FFs/Latches, which will be removed : <wbu/tx/r_setup_3> <wbu/tx/r_setup_0> 
INFO:Xst:3203 - The FF/Latch <wbu/txfifo/rd_addr_0> in Unit <Wishbone_Controller> is the opposite to the following FF/Latch, which will be removed : <wbu/txfifo/r_next_0> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <wbu/o_wb_data_21> in Unit <Wishbone_Controller> is equivalent to the following FF/Latch, which will be removed : <wbu/o_wb_data_17> 
INFO:Xst:2261 - The FF/Latch <wbu/rx/r_setup_3> in Unit <Wishbone_Controller> is equivalent to the following FF/Latch, which will be removed : <wbu/rx/r_setup_0> 
INFO:Xst:2261 - The FF/Latch <wbu/rx/r_setup_8> in Unit <Wishbone_Controller> is equivalent to the following 3 FFs/Latches, which will be removed : <wbu/rx/r_setup_7> <wbu/rx/r_setup_5> <wbu/rx/r_setup_1> 
Found area constraint ratio of 100 (+ 5) on block Wishbone_Controller, actual ratio is 15.
INFO:Xst:2260 - The FF/Latch <wbu/rx_uart_reset> in Unit <Wishbone_Controller> is equivalent to the following FF/Latch : <wbu/tx_uart_reset> 
INFO:Xst:2261 - The FF/Latch <wbu/rx_uart_reset> in Unit <Wishbone_Controller> is equivalent to the following FF/Latch, which will be removed : <wbu/tx_uart_reset> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 168
 Flip-Flops                                            : 168

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Wishbone_Controller.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 822
#      GND                         : 3
#      INV                         : 17
#      LUT1                        : 108
#      LUT2                        : 50
#      LUT3                        : 42
#      LUT4                        : 124
#      LUT5                        : 27
#      LUT6                        : 169
#      MUXCY                       : 76
#      MUXCY_L                     : 69
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 5
#      VCC                         : 3
#      XORCY                       : 126
# FlipFlops/Latches                : 900
#      FD                          : 567
#      FDC                         : 9
#      FDCE                        : 16
#      FDE                         : 96
#      FDP                         : 18
#      FDR                         : 54
#      FDRE                        : 120
#      FDS                         : 15
#      FDSE                        : 4
#      LDC                         : 1
# RAMS                             : 18
#      RAM16X1D                    : 2
#      RAM32M                      : 1
#      RAMB16BWER                  : 14
#      RAMB8BWER                   : 1
# Shift Registers                  : 286
#      SRL16                       : 256
#      SRL16E                      : 1
#      SRLC16E                     : 10
#      SRLC32E                     : 19
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 44
#      IBUF                        : 2
#      OBUF                        : 42
# Others                           : 1
#      BSCAN_SPARTAN6              : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             900  out of  11440     7%  
 Number of Slice LUTs:                  831  out of   5720    14%  
    Number used as Logic:               537  out of   5720     9%  
    Number used as Memory:              294  out of   1440    20%  
       Number used as RAM:                8
       Number used as SRL:              286

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1249
   Number with an unused Flip Flop:     349  out of   1249    27%  
   Number with an unused LUT:           418  out of   1249    33%  
   Number of fully used LUT-FF pairs:   482  out of   1249    38%  
   Number of unique control sets:        65

IO Utilization: 
 Number of IOs:                          46
 Number of bonded IOBs:                  45  out of    102    44%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               15  out of     32    46%  
    Number using Block RAM only:         15
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------+-------------------------------------------------+-------+
Clock Signal                                                            | Clock buffer(FF name)                           | Load  |
------------------------------------------------------------------------+-------------------------------------------------+-------+
i_clk                                                                   | BUFGP                                           | 1082  |
cntrl/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                            | BUFG                                            | 135   |
cntrl/CONTROL0<13>(cntrl/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)| NONE(*)(ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC)| 1     |
cntrl/U0/iUPDATE_OUT                                                    | NONE(cntrl/U0/U_ICON/U_iDATA_CMD)               | 1     |
------------------------------------------------------------------------+-------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 9.265ns (Maximum Frequency: 107.933MHz)
   Minimum input arrival time before clock: 6.596ns
   Maximum output required time after clock: 4.505ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_clk'
  Clock period: 6.732ns (frequency: 148.539MHz)
  Total number of paths / destination ports: 7662 / 1611
-------------------------------------------------------------------------
Delay:               6.732ns (Levels of Logic = 8)
  Source:            wbu/tx/state_2 (FF)
  Destination:       wbu/tx/baud_counter_2 (FF)
  Source Clock:      i_clk rising
  Destination Clock: i_clk rising

  Data Path: wbu/tx/state_2 to wbu/tx/baud_counter_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q            12   0.525   1.345  wbu/tx/state_2 (wbu/tx/state_2)
     LUT4:I0->O            3   0.254   0.766  wbu/tx/Mmux_baud_counter[27]_baud_counter[27]_MUX_269_o131 (wbu/tx/Mmux_baud_counter[27]_baud_counter[27]_MUX_269_o13)
     LUT4:I3->O            8   0.254   0.944  wbu/tx/mux101191 (wbu/tx/mux10119)
     LUT6:I5->O            1   0.254   0.682  wbu/tx/mux281 (wbu/tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_A<0>)
     LUT4:I3->O            1   0.254   0.000  wbu/tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_lut<0> (wbu/tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_lut<0>)
     MUXCY:S->O            1   0.215   0.000  wbu/tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<0> (wbu/tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  wbu/tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<1> (wbu/tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<1>)
     XORCY:CI->O           1   0.206   0.682  wbu/tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_xor<2> (wbu/tx/clocks_per_baud[27]_baud_counter[27]_mux_55_OUT<2>)
     LUT6:I5->O            1   0.254   0.000  wbu/tx/baud_counter_2_glue_rst (wbu/tx/baud_counter_2_glue_rst)
     FD:D                      0.074          wbu/tx/baud_counter_2
    ----------------------------------------
    Total                      6.732ns (2.313ns logic, 4.419ns route)
                                       (34.4% logic, 65.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cntrl/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Clock period: 9.265ns (frequency: 107.933MHz)
  Total number of paths / destination ports: 2761 / 394
-------------------------------------------------------------------------
Delay:               9.265ns (Levels of Logic = 8)
  Source:            ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18 (RAM)
  Destination:       cntrl/U0/U_ICON/U_TDO_reg (FF)
  Source Clock:      cntrl/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising
  Destination Clock: cntrl/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18 to cntrl/U0/U_ICON/U_TDO_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA7    1   2.100   0.958  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<169>)
     LUT6:I2->O            1   0.254   0.958  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1914 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1914)
     LUT6:I2->O            1   0.254   0.958  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_145 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_145)
     LUT6:I2->O            1   0.254   0.958  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_91 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_91)
     LUT6:I2->O            1   0.254   0.000  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_41 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_4)
     MUXF7:I0->O           1   0.163   0.790  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_2_f7 (U0/I_YES_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.250   0.790  U0/I_YES_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'ila:CONTROL<3>'
     begin scope: 'cntrl:CONTROL0<3>'
     LUT6:I4->O            1   0.250   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11 (U0/U_ICON/iTDO_next)
     FDE:D                     0.074          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      9.265ns (3.853ns logic, 5.412ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cntrl/U0/iUPDATE_OUT'
  Clock period: 2.300ns (frequency: 434.783MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.300ns (Levels of Logic = 1)
  Source:            cntrl/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       cntrl/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      cntrl/U0/iUPDATE_OUT rising
  Destination Clock: cntrl/U0/iUPDATE_OUT rising

  Data Path: cntrl/U0/U_ICON/U_iDATA_CMD to cntrl/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   0.765  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.255   0.681  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.074          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      2.300ns (0.854ns logic, 1.446ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_clk'
  Total number of paths / destination ports: 61 / 61
-------------------------------------------------------------------------
Offset:              5.427ns (Levels of Logic = 4)
  Source:            cntrl/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Destination Clock: i_clk rising

  Data Path: cntrl/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    3   0.000   0.766  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.254   1.796  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            5   0.254   0.841  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE (CONTROL0<13>)
     end scope: 'cntrl:CONTROL0<13>'
     begin scope: 'ila:CONTROL<13>'
     LUT2:I1->O            4   0.254   0.803  U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR (U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR)
     FDCE:CLR                  0.459          U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    ----------------------------------------
    Total                      5.427ns (1.221ns logic, 4.206ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cntrl/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 170 / 159
-------------------------------------------------------------------------
Offset:              6.596ns (Levels of Logic = 5)
  Source:            cntrl/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE (FF)
  Destination Clock: cntrl/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: cntrl/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    3   0.000   0.766  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.254   1.796  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            3   0.254   0.874  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE (CONTROL0<4>)
     end scope: 'cntrl:CONTROL0<4>'
     begin scope: 'ila:CONTROL<4>'
     LUT2:I0->O            1   0.250   0.681  U0/I_YES_D.U_ILA/U_STAT/U_STATCMD (U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE)
     INV:I->O             10   0.255   1.007  U0/I_YES_D.U_ILA/U_STAT/U_STATCMD_n (U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n)
     FDRE:R                    0.459          U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    ----------------------------------------
    Total                      6.596ns (1.472ns logic, 5.124ns route)
                                       (22.3% logic, 77.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cntrl/U0/iUPDATE_OUT'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.120ns (Levels of Logic = 1)
  Source:            cntrl/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL (PAD)
  Destination:       cntrl/U0/U_ICON/U_iDATA_CMD (FF)
  Destination Clock: cntrl/U0/iUPDATE_OUT rising

  Data Path: cntrl/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL to cntrl/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SEL     2   0.000   0.725  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/U_ICON/iSEL)
     INV:I->O              1   0.255   0.681  U0/U_ICON/U_iSEL_n (U0/U_ICON/iSEL_n)
     FDC:CLR                   0.459          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      2.120ns (0.714ns logic, 1.406ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_clk'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              4.505ns (Levels of Logic = 1)
  Source:            o_wb_cyc (FF)
  Destination:       o_wb_we (PAD)
  Source Clock:      i_clk rising

  Data Path: o_wb_cyc to o_wb_we
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             12   0.525   1.068  o_wb_cyc (o_wb_cyc_OBUF)
     OBUF:I->O                 2.912          o_wb_we_OBUF (o_wb_we)
    ----------------------------------------
    Total                      4.505ns (3.437ns logic, 1.068ns route)
                                       (76.3% logic, 23.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cntrl/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.525ns (Levels of Logic = 0)
  Source:            cntrl/U0/U_ICON/U_TDO_reg (FF)
  Destination:       cntrl/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO (PAD)
  Source Clock:      cntrl/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: cntrl/U0/U_ICON/U_TDO_reg to cntrl/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.525   0.000  U0/U_ICON/U_TDO_reg (U0/U_ICON/iTDO)
    BSCAN_SPARTAN6:TDO         0.000          U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS
    ----------------------------------------
    Total                      0.525ns (0.525ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock cntrl/CONTROL0<13>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clk          |         |         |    2.244|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cntrl/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
cntrl/CONTROL0<13>                          |         |    4.308|         |         |
cntrl/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    9.265|         |         |         |
cntrl/U0/iUPDATE_OUT                        |    2.958|         |         |         |
i_clk                                       |    4.168|         |         |         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock cntrl/U0/iUPDATE_OUT
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
cntrl/U0/iUPDATE_OUT|    2.300|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_clk
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
cntrl/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    6.525|         |         |         |
i_clk                                       |    6.732|         |         |         |
--------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.52 secs
 
--> 

Total memory usage is 4504032 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  271 (   0 filtered)
Number of infos    :   32 (   0 filtered)

