{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531196486892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531196486893 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 10 01:21:26 2018 " "Processing started: Tue Jul 10 01:21:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531196486893 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531196486893 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off genius -c genius " "Command: quartus_map --read_settings_files=on --write_settings_files=off genius -c genius" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531196486893 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1531196488627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequence.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sequence.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sequence-rtl " "Found design unit 1: sequence-rtl" {  } { { "sequence.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/sequence.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531196489388 ""} { "Info" "ISGN_ENTITY_NAME" "1 sequence " "Found entity 1: sequence" {  } { { "sequence.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/sequence.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531196489388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531196489388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-arch " "Found design unit 1: control-arch" {  } { { "control.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/control.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531196489399 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531196489399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531196489399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsfr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lsfr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr-rtl " "Found design unit 1: lfsr-rtl" {  } { { "lsfr.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/lsfr.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531196489409 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lsfr.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/lsfr.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531196489409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531196489409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genius.bdf 1 1 " "Found 1 design units, including 1 entities, in source file genius.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 genius " "Found entity 1: genius" {  } { { "genius.bdf" "" { Schematic "C:/Users/Graeff/Documents/git/CD-Final/genius.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531196489418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531196489418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "difficulty_decod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file difficulty_decod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 difficulty_decod-arch " "Found design unit 1: difficulty_decod-arch" {  } { { "difficulty_decod.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/difficulty_decod.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531196489428 ""} { "Info" "ISGN_ENTITY_NAME" "1 difficulty_decod " "Found entity 1: difficulty_decod" {  } { { "difficulty_decod.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/difficulty_decod.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531196489428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531196489428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7seg_decod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 7seg_decod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod_7seg-arch " "Found design unit 1: decod_7seg-arch" {  } { { "7seg_decod.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/7seg_decod.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531196489441 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod_7seg " "Found entity 1: decod_7seg" {  } { { "7seg_decod.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/7seg_decod.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531196489441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531196489441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-rtl " "Found design unit 1: mux21-rtl" {  } { { "mux21.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/mux21.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531196489451 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/mux21.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531196489451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531196489451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_decod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_decod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod_led-arch " "Found design unit 1: decod_led-arch" {  } { { "led_decod.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/led_decod.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531196489461 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod_led " "Found entity 1: decod_led" {  } { { "led_decod.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/led_decod.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531196489461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531196489461 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "genius " "Elaborating entity \"genius\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1531196489548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 mux21:inst5 " "Elaborating entity \"mux21\" for hierarchy \"mux21:inst5\"" {  } { { "genius.bdf" "inst5" { Schematic "C:/Users/Graeff/Documents/git/CD-Final/genius.bdf" { { 464 160 272 576 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531196489574 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o mux21.vhd(15) " "Inferred latch for \"o\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531196489599 "|genius|mux21:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_led decod_led:inst8 " "Elaborating entity \"decod_led\" for hierarchy \"decod_led:inst8\"" {  } { { "genius.bdf" "inst8" { Schematic "C:/Users/Graeff/Documents/git/CD-Final/genius.bdf" { { 384 -608 -480 496 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531196489603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequence sequence:inst1 " "Elaborating entity \"sequence\" for hierarchy \"sequence:inst1\"" {  } { { "genius.bdf" "inst1" { Schematic "C:/Users/Graeff/Documents/git/CD-Final/genius.bdf" { { 120 184 432 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531196489627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst " "Elaborating entity \"control\" for hierarchy \"control:inst\"" {  } { { "genius.bdf" "inst" { Schematic "C:/Users/Graeff/Documents/git/CD-Final/genius.bdf" { { 104 -168 40 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531196489648 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "score control.vhd(16) " "VHDL Signal Declaration warning at control.vhd(16): used implicit default value for signal \"score\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/control.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1531196489721 "|genius|control:inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sel_turn control.vhd(17) " "VHDL Signal Declaration warning at control.vhd(17): used implicit default value for signal \"sel_turn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/control.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1531196489721 "|genius|control:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dif control.vhd(69) " "VHDL Process Statement warning at control.vhd(69): inferring latch(es) for signal or variable \"dif\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/control.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1531196489721 "|genius|control:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_l_sync_reset control.vhd(69) " "VHDL Process Statement warning at control.vhd(69): inferring latch(es) for signal or variable \"r_l_sync_reset\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/control.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1531196489721 "|genius|control:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_l_en control.vhd(69) " "VHDL Process Statement warning at control.vhd(69): inferring latch(es) for signal or variable \"r_l_en\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/control.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1531196489721 "|genius|control:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_s_we control.vhd(69) " "VHDL Process Statement warning at control.vhd(69): inferring latch(es) for signal or variable \"r_s_we\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/control.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1531196489721 "|genius|control:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_s_addr control.vhd(69) " "VHDL Process Statement warning at control.vhd(69): inferring latch(es) for signal or variable \"r_s_addr\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/control.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1531196489721 "|genius|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_s_addr\[0\] control.vhd(69) " "Inferred latch for \"r_s_addr\[0\]\" at control.vhd(69)" {  } { { "control.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/control.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531196489722 "|genius|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_s_addr\[1\] control.vhd(69) " "Inferred latch for \"r_s_addr\[1\]\" at control.vhd(69)" {  } { { "control.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/control.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531196489722 "|genius|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_s_addr\[2\] control.vhd(69) " "Inferred latch for \"r_s_addr\[2\]\" at control.vhd(69)" {  } { { "control.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/control.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531196489722 "|genius|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_s_addr\[3\] control.vhd(69) " "Inferred latch for \"r_s_addr\[3\]\" at control.vhd(69)" {  } { { "control.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/control.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531196489722 "|genius|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_s_addr\[4\] control.vhd(69) " "Inferred latch for \"r_s_addr\[4\]\" at control.vhd(69)" {  } { { "control.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/control.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531196489722 "|genius|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_s_we control.vhd(69) " "Inferred latch for \"r_s_we\" at control.vhd(69)" {  } { { "control.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/control.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531196489722 "|genius|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_l_en control.vhd(69) " "Inferred latch for \"r_l_en\" at control.vhd(69)" {  } { { "control.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/control.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531196489722 "|genius|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_l_sync_reset control.vhd(69) " "Inferred latch for \"r_l_sync_reset\" at control.vhd(69)" {  } { { "control.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/control.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531196489722 "|genius|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif\[0\] control.vhd(69) " "Inferred latch for \"dif\[0\]\" at control.vhd(69)" {  } { { "control.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/control.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531196489722 "|genius|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif\[1\] control.vhd(69) " "Inferred latch for \"dif\[1\]\" at control.vhd(69)" {  } { { "control.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/control.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531196489722 "|genius|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif\[2\] control.vhd(69) " "Inferred latch for \"dif\[2\]\" at control.vhd(69)" {  } { { "control.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/control.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531196489722 "|genius|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif\[3\] control.vhd(69) " "Inferred latch for \"dif\[3\]\" at control.vhd(69)" {  } { { "control.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/control.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531196489722 "|genius|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif\[4\] control.vhd(69) " "Inferred latch for \"dif\[4\]\" at control.vhd(69)" {  } { { "control.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/control.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531196489722 "|genius|control:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "difficulty_decod difficulty_decod:inst9 " "Elaborating entity \"difficulty_decod\" for hierarchy \"difficulty_decod:inst9\"" {  } { { "genius.bdf" "inst9" { Schematic "C:/Users/Graeff/Documents/git/CD-Final/genius.bdf" { { 80 -416 -232 160 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531196489726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:inst2 " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:inst2\"" {  } { { "genius.bdf" "inst2" { Schematic "C:/Users/Graeff/Documents/git/CD-Final/genius.bdf" { { 240 160 344 384 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531196489795 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sequence:inst1\|ram " "RAM logic \"sequence:inst1\|ram\" is uninferred due to inappropriate RAM size" {  } { { "sequence.vhd" "ram" { Text "C:/Users/Graeff/Documents/git/CD-Final/sequence.vhd" 34 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1531196490324 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1531196490324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:inst\|r_s_addr\[4\] " "Latch control:inst\|r_s_addr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:inst\|state.game_over " "Ports D and ENA on the latch are fed by the same signal control:inst\|state.game_over" {  } { { "control.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/control.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1531196490988 ""}  } { { "control.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/control.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1531196490988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:inst\|r_s_addr\[0\] " "Latch control:inst\|r_s_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:inst\|state.game_over " "Ports D and ENA on the latch are fed by the same signal control:inst\|state.game_over" {  } { { "control.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/control.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1531196490988 ""}  } { { "control.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/control.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1531196490988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:inst\|r_s_addr\[1\] " "Latch control:inst\|r_s_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:inst\|state.game_over " "Ports D and ENA on the latch are fed by the same signal control:inst\|state.game_over" {  } { { "control.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/control.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1531196490989 ""}  } { { "control.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/control.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1531196490989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:inst\|r_s_addr\[2\] " "Latch control:inst\|r_s_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:inst\|state.game_over " "Ports D and ENA on the latch are fed by the same signal control:inst\|state.game_over" {  } { { "control.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/control.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1531196490989 ""}  } { { "control.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/control.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1531196490989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:inst\|r_s_addr\[3\] " "Latch control:inst\|r_s_addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:inst\|state.game_over " "Ports D and ENA on the latch are fed by the same signal control:inst\|state.game_over" {  } { { "control.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/control.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1531196490989 ""}  } { { "control.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/control.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1531196490989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:inst\|r_l_en " "Latch control:inst\|r_l_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:inst\|state.gen1 " "Ports D and ENA on the latch are fed by the same signal control:inst\|state.gen1" {  } { { "control.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/control.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1531196490990 ""}  } { { "control.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/control.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1531196490990 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lsfr.vhd" "" { Text "C:/Users/Graeff/Documents/git/CD-Final/lsfr.vhd" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1531196491003 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1531196491004 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "score\[4\] GND " "Pin \"score\[4\]\" is stuck at GND" {  } { { "genius.bdf" "" { Schematic "C:/Users/Graeff/Documents/git/CD-Final/genius.bdf" { { 56 -112 64 72 "score\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531196491075 "|genius|score[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score\[3\] GND " "Pin \"score\[3\]\" is stuck at GND" {  } { { "genius.bdf" "" { Schematic "C:/Users/Graeff/Documents/git/CD-Final/genius.bdf" { { 56 -112 64 72 "score\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531196491075 "|genius|score[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score\[2\] GND " "Pin \"score\[2\]\" is stuck at GND" {  } { { "genius.bdf" "" { Schematic "C:/Users/Graeff/Documents/git/CD-Final/genius.bdf" { { 56 -112 64 72 "score\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531196491075 "|genius|score[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score\[1\] GND " "Pin \"score\[1\]\" is stuck at GND" {  } { { "genius.bdf" "" { Schematic "C:/Users/Graeff/Documents/git/CD-Final/genius.bdf" { { 56 -112 64 72 "score\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531196491075 "|genius|score[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score\[0\] GND " "Pin \"score\[0\]\" is stuck at GND" {  } { { "genius.bdf" "" { Schematic "C:/Users/Graeff/Documents/git/CD-Final/genius.bdf" { { 56 -112 64 72 "score\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531196491075 "|genius|score[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1531196491075 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1531196491396 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1531196492191 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531196492191 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button_0 " "No output dependent on input pin \"button_0\"" {  } { { "genius.bdf" "" { Schematic "C:/Users/Graeff/Documents/git/CD-Final/genius.bdf" { { 192 -584 -416 208 "button_0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531196492326 "|genius|button_0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button_1 " "No output dependent on input pin \"button_1\"" {  } { { "genius.bdf" "" { Schematic "C:/Users/Graeff/Documents/git/CD-Final/genius.bdf" { { 208 -584 -416 224 "button_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531196492326 "|genius|button_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button_2 " "No output dependent on input pin \"button_2\"" {  } { { "genius.bdf" "" { Schematic "C:/Users/Graeff/Documents/git/CD-Final/genius.bdf" { { 224 -584 -416 240 "button_2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531196492326 "|genius|button_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button_3 " "No output dependent on input pin \"button_3\"" {  } { { "genius.bdf" "" { Schematic "C:/Users/Graeff/Documents/git/CD-Final/genius.bdf" { { 240 -584 -416 256 "button_3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531196492326 "|genius|button_3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1531196492326 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "237 " "Implemented 237 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1531196492327 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1531196492327 ""} { "Info" "ICUT_CUT_TM_LCELLS" "213 " "Implemented 213 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1531196492327 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1531196492327 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531196492398 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 10 01:21:32 2018 " "Processing ended: Tue Jul 10 01:21:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531196492398 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531196492398 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531196492398 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531196492398 ""}
