CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - 'C:\Xilinx\13.1\ISE_DS\ISE\coregen\' []
INFO:encore:314 - Created non-GUI application for batch mode execution.
Wrote file for project
'C:\UHD-MirrorE100\UHD-Mirror\fpga\usrp2\top\E1x0\build-E100\_ngo\cs_icon_pro\co
regen.cgp'.
INFO:sim:927 - Generating component instance 'icon_pro' of
   'xilinx.com:ip:chipscope_icon:1.05.a' from
   'C:\Xilinx\13.1\ISE_DS\ISE\coregen\iprepo\Chipscope\pcores\chipscope_icon_v1_
   05_a\chipscope_icon_v1_05_a.xcd'.
Resolving generic values...
Initializing IP model...
Finished initializing IP model.
Finished resolving generic values.
Generating IP...
Configuring files for icon_pro root...
Gathering HDL files for icon_pro root...
Creating XST project for icon_pro...
Creating XST script file for icon_pro...
Creating XST instantiation file for icon_pro...
Running XST for icon_pro...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Generating VHDL simulation model
Not generating a Verilog simulation model
Creating ISE instantiation template for icon_pro...
Skipping Verilog instantiation template for icon_pro...
Finished Generation.
Generating IP instantiation template...
Finished generating IP instantiation template.
Generating metadata file...
Finished generating metadata file.
Generating ISE project...
Finished generating ISE project.Generating README file...
Creating readme './tmp/_cg\icon_pro_readme.txt'.
Finished generating README file.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
