06-07-23 11:57:14 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:57:14 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run3, Board: 999.
06-07-23 11:57:14 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:57:16 - Voltage 1.2 - INFO   

06-07-23 11:57:16 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:57:16 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:57:17 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:57:20 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 11:57:20 - Voltage 1.2 - INFO   

06-07-23 11:57:21 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 11:57:22 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:57:22 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:57:22 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:57:44 - Voltage 1.2 - INFO   

06-07-23 11:57:44 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:57:44 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:57:44 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run3, Board: 999.
06-07-23 11:57:44 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:57:47 - Voltage 1.2 - INFO   

06-07-23 11:57:47 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:57:47 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:57:47 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:57:51 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 11:57:51 - Voltage 1.2 - INFO   

06-07-23 11:57:51 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 11:57:53 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:57:53 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:57:53 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:58:15 - Voltage 1.2 - INFO   

06-07-23 11:58:15 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:58:15 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:58:15 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run3, Board: 999.
06-07-23 11:58:15 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:58:17 - Voltage 1.2 - INFO   

06-07-23 11:58:17 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:58:17 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:58:17 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:58:21 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 11:58:21 - Voltage 1.2 - INFO   

06-07-23 11:58:22 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 11:58:23 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:58:23 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:58:23 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:58:45 - Voltage 1.2 - INFO   

06-07-23 11:58:45 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:58:45 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:58:45 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run3, Board: 999.
06-07-23 11:58:45 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:58:47 - Voltage 1.2 - INFO   

06-07-23 11:58:47 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:58:48 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:58:48 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:58:51 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 11:58:51 - Voltage 1.2 - INFO   

06-07-23 11:58:52 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 11:58:54 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:58:54 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:58:54 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:59:16 - Voltage 1.2 - INFO   

06-07-23 11:59:16 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:59:16 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:59:16 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run3, Board: 999.
06-07-23 11:59:16 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:59:18 - Voltage 1.2 - INFO   

06-07-23 11:59:18 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:59:18 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:59:18 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:59:22 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 11:59:22 - Voltage 1.2 - INFO   

06-07-23 11:59:22 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 11:59:24 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:59:24 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:59:24 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:59:46 - Voltage 1.2 - INFO   

06-07-23 11:59:46 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:59:46 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:59:46 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run3, Board: 999.
06-07-23 11:59:46 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:59:48 - Voltage 1.2 - INFO   

06-07-23 11:59:48 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:59:48 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:59:49 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:59:52 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 11:59:52 - Voltage 1.2 - INFO   

06-07-23 11:59:53 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 11:59:55 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:59:55 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:59:55 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:00:17 - Voltage 1.2 - INFO   

06-07-23 12:00:17 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:00:17 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:00:17 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run3, Board: 999.
06-07-23 12:00:17 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:00:19 - Voltage 1.2 - INFO   

06-07-23 12:00:19 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:00:19 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:00:19 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:00:23 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 12:00:23 - Voltage 1.2 - INFO   

06-07-23 12:00:23 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 12:00:25 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:00:25 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:00:25 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:00:47 - Voltage 1.2 - INFO   

06-07-23 12:00:47 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:00:47 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:00:47 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run3, Board: 999.
06-07-23 12:00:47 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:00:49 - Voltage 1.2 - INFO   

06-07-23 12:00:49 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:00:49 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:00:50 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:00:53 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 12:00:53 - Voltage 1.2 - INFO   

06-07-23 12:00:54 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 12:00:55 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:00:55 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:00:55 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:01:17 - Voltage 1.2 - INFO   

06-07-23 12:01:17 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:01:17 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:01:17 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run3, Board: 999.
06-07-23 12:01:17 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:01:20 - Voltage 1.2 - INFO   

06-07-23 12:01:20 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:01:20 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:01:20 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:01:24 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 12:01:24 - Voltage 1.2 - INFO   

06-07-23 12:01:24 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 12:01:26 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:01:26 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:01:26 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:01:48 - Voltage 1.2 - INFO   

06-07-23 12:01:48 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:01:48 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:01:48 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run3, Board: 999.
06-07-23 12:01:48 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:01:50 - Voltage 1.2 - INFO   

06-07-23 12:01:50 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:01:50 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:01:50 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:01:54 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 12:01:54 - Voltage 1.2 - INFO   

06-07-23 12:01:55 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 12:01:56 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:01:56 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:01:56 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:02:18 - Voltage 1.2 - INFO   

06-07-23 12:02:18 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:02:20 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:02:20 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run3, Board: 999.
06-07-23 12:02:20 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:02:22 - Voltage 1.2 - INFO   

06-07-23 12:02:22 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:02:22 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:02:22 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:02:26 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 8]
06-07-23 12:02:26 - Voltage 1.2 - INFO   

06-07-23 12:02:27 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,8
06-07-23 12:02:28 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:02:28 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:02:28 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:02:50 - Voltage 1.2 - INFO   

06-07-23 12:02:50 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:02:50 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:02:50 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run3, Board: 999.
06-07-23 12:02:50 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:02:53 - Voltage 1.2 - INFO   

06-07-23 12:02:53 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:02:53 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:02:53 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:02:57 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 8]
06-07-23 12:02:57 - Voltage 1.2 - INFO   

06-07-23 12:02:57 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,8
06-07-23 12:02:59 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:02:59 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:02:59 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:03:21 - Voltage 1.2 - INFO   

06-07-23 12:03:21 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:03:21 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:03:21 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run3, Board: 999.
06-07-23 12:03:21 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:03:23 - Voltage 1.2 - INFO   

06-07-23 12:03:23 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:03:23 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:03:23 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:03:27 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-07-23 12:03:27 - Voltage 1.2 - INFO   

06-07-23 12:03:28 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-07-23 12:03:29 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:03:29 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:03:29 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:03:51 - Voltage 1.2 - INFO   

06-07-23 12:03:51 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:03:51 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:03:51 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run3, Board: 999.
06-07-23 12:03:51 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:03:54 - Voltage 1.2 - INFO   

06-07-23 12:03:54 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:03:54 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:03:54 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:03:57 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-07-23 12:03:57 - Voltage 1.2 - INFO   

06-07-23 12:03:58 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-07-23 12:04:00 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:04:00 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:04:00 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:04:22 - Voltage 1.2 - INFO   

06-07-23 12:04:22 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:04:22 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:04:22 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run3, Board: 999.
06-07-23 12:04:22 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:04:24 - Voltage 1.2 - INFO   

06-07-23 12:04:24 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:04:24 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:04:24 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:04:28 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-07-23 12:04:28 - Voltage 1.2 - INFO   

06-07-23 12:04:29 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-07-23 12:04:30 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:04:30 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:04:30 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:04:52 - Voltage 1.2 - INFO   

06-07-23 12:04:52 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:04:52 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:04:52 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run3, Board: 999.
06-07-23 12:04:52 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:04:54 - Voltage 1.2 - INFO   

06-07-23 12:04:54 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:04:55 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:04:55 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:04:58 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-07-23 12:04:58 - Voltage 1.2 - INFO   

06-07-23 12:04:59 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-07-23 12:05:01 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:05:01 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:05:01 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:05:23 - Voltage 1.2 - INFO   

06-07-23 12:05:23 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:05:23 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:05:23 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run3, Board: 999.
06-07-23 12:05:23 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:05:25 - Voltage 1.2 - INFO   

06-07-23 12:05:25 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:05:25 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:05:25 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:05:29 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-07-23 12:05:29 - Voltage 1.2 - INFO   

06-07-23 12:05:29 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-07-23 12:05:31 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:05:31 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:05:31 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:05:53 - Voltage 1.2 - INFO   

06-07-23 12:05:53 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:05:53 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:05:53 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run3, Board: 999.
06-07-23 12:05:53 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:05:55 - Voltage 1.2 - INFO   

06-07-23 12:05:55 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:05:56 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:05:56 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:05:59 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-07-23 12:05:59 - Voltage 1.2 - INFO   

06-07-23 12:06:00 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-07-23 12:06:02 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:06:02 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:06:02 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:06:24 - Voltage 1.2 - INFO   

06-07-23 12:06:24 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:06:24 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:06:24 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run3, Board: 999.
06-07-23 12:06:24 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:06:26 - Voltage 1.2 - INFO   

06-07-23 12:06:26 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:06:26 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:06:26 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:06:30 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-07-23 12:06:30 - Voltage 1.2 - INFO   

06-07-23 12:06:30 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-07-23 12:06:32 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:06:32 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:06:32 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:06:54 - Voltage 1.2 - INFO   

06-07-23 12:06:54 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:06:54 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:06:54 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run3, Board: 999.
06-07-23 12:06:54 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:06:56 - Voltage 1.2 - INFO   

06-07-23 12:06:56 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:06:56 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:06:57 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:07:00 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-07-23 12:07:00 - Voltage 1.2 - INFO   

06-07-23 12:07:01 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-07-23 12:07:03 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:07:03 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:07:03 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:07:25 - Voltage 1.2 - INFO   

06-07-23 12:07:25 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:07:26 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:07:26 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run3, Board: 999.
06-07-23 12:07:26 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:07:28 - Voltage 1.2 - INFO   

06-07-23 12:07:28 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:07:28 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:07:28 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:07:32 - Voltage 1.2 - INFO   Best phase settings found to be [4 4 5 5 5 6 5 7 5 6 6 6]
06-07-23 12:07:32 - Voltage 1.2 - INFO   

06-07-23 12:07:33 - Voltage 1.2 - DEBUG  Set fixed phase 4,4,5,5,5,6,5,7,5,6,6,6
06-07-23 12:07:34 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:07:34 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:07:34 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:07:56 - Voltage 1.2 - INFO   

06-07-23 12:07:56 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:07:56 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:07:56 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run3, Board: 999.
06-07-23 12:07:56 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:07:59 - Voltage 1.2 - INFO   

06-07-23 12:07:59 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:07:59 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:07:59 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:08:03 - Voltage 1.2 - INFO   Best phase settings found to be [4 4 5 5 5 6 5 7 5 6 6 6]
06-07-23 12:08:03 - Voltage 1.2 - INFO   

06-07-23 12:08:03 - Voltage 1.2 - DEBUG  Set fixed phase 4,4,5,5,5,6,5,7,5,6,6,6
06-07-23 12:08:05 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:08:05 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:08:05 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:08:27 - Voltage 1.2 - INFO   

06-07-23 12:08:27 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:08:27 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:08:27 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run3, Board: 999.
06-07-23 12:08:27 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:08:29 - Voltage 1.2 - INFO   

06-07-23 12:08:29 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:08:29 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:08:29 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:08:33 - Voltage 1.2 - INFO   Best phase settings found to be [4 4 5 5 5 6 5 7 5 6 6 6]
06-07-23 12:08:33 - Voltage 1.2 - INFO   

06-07-23 12:08:34 - Voltage 1.2 - DEBUG  Set fixed phase 4,4,5,5,5,6,5,7,5,6,6,6
06-07-23 12:08:35 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:08:35 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:08:35 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:08:57 - Voltage 1.2 - INFO   

06-07-23 12:08:57 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:08:57 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:08:57 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run3, Board: 999.
06-07-23 12:08:57 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:09:00 - Voltage 1.2 - INFO   

06-07-23 12:09:00 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:09:00 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:09:00 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:09:04 - Voltage 1.2 - INFO   Best phase settings found to be [4 4 5 5 5 6 5 7 5 6 6 6]
06-07-23 12:09:04 - Voltage 1.2 - INFO   

06-07-23 12:09:04 - Voltage 1.2 - DEBUG  Set fixed phase 4,4,5,5,5,6,5,7,5,6,6,6
06-07-23 12:09:06 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:09:06 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:09:06 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:09:28 - Voltage 1.2 - INFO   

06-07-23 12:09:28 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:09:28 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:09:28 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run3, Board: 999.
06-07-23 12:09:28 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:09:30 - Voltage 1.2 - INFO   

06-07-23 12:09:30 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:09:30 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:09:30 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:09:34 - Voltage 1.2 - INFO   Best phase settings found to be [12  4  5  5  6  6  5  7  5  6  6  6]
06-07-23 12:09:34 - Voltage 1.2 - INFO   

06-07-23 12:09:35 - Voltage 1.2 - DEBUG  Set fixed phase 12,4,5,5,6,6,5,7,5,6,6,6
06-07-23 12:09:36 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:09:36 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:09:36 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:09:58 - Voltage 1.2 - INFO   

06-07-23 12:09:58 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:09:58 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:09:58 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run3, Board: 999.
06-07-23 12:09:58 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:10:01 - Voltage 1.2 - INFO   

06-07-23 12:10:01 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:10:01 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:10:01 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:10:04 - Voltage 1.2 - INFO   Best phase settings found to be [12  4  5  5  6  6  5  7  5  6  6  6]
06-07-23 12:10:04 - Voltage 1.2 - INFO   

06-07-23 12:10:05 - Voltage 1.2 - DEBUG  Set fixed phase 12,4,5,5,6,6,5,7,5,6,6,6
06-07-23 12:10:07 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:10:07 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:10:07 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:10:29 - Voltage 1.2 - INFO   

06-07-23 12:10:29 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:10:29 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:10:29 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run3, Board: 999.
06-07-23 12:10:29 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:10:31 - Voltage 1.2 - INFO   

06-07-23 12:10:31 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:10:31 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:10:31 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:10:35 - Voltage 1.2 - INFO   Best phase settings found to be [12  4  5  6  6  6  5  7  5  6  6  7]
06-07-23 12:10:35 - Voltage 1.2 - INFO   

06-07-23 12:10:36 - Voltage 1.2 - DEBUG  Set fixed phase 12,4,5,6,6,6,5,7,5,6,6,7
06-07-23 12:10:37 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:10:37 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:10:37 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:10:59 - Voltage 1.2 - INFO   

06-07-23 12:10:59 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:10:59 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:10:59 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run3, Board: 999.
06-07-23 12:10:59 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:11:01 - Voltage 1.2 - INFO   

06-07-23 12:11:01 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:11:02 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:11:02 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:11:05 - Voltage 1.2 - INFO   Best phase settings found to be [4 4 5 5 6 6 5 7 5 6 6 7]
06-07-23 12:11:05 - Voltage 1.2 - INFO   

06-07-23 12:11:06 - Voltage 1.2 - DEBUG  Set fixed phase 4,4,5,5,6,6,5,7,5,6,6,7
06-07-23 12:11:08 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:11:08 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:11:08 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:11:30 - Voltage 1.2 - INFO   

06-07-23 12:11:30 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:11:30 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:11:30 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run3, Board: 999.
06-07-23 12:11:30 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:11:32 - Voltage 1.2 - INFO   

06-07-23 12:11:32 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:11:32 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:11:32 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:11:36 - Voltage 1.2 - INFO   Best phase settings found to be [12  4  5  6  6  6  5  7  5  6  6  7]
06-07-23 12:11:36 - Voltage 1.2 - INFO   

06-07-23 12:11:37 - Voltage 1.2 - DEBUG  Set fixed phase 12,4,5,6,6,6,5,7,5,6,6,7
06-07-23 12:11:38 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:11:38 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:11:38 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:12:00 - Voltage 1.2 - INFO   

06-07-23 12:12:00 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:12:00 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:12:00 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run3, Board: 999.
06-07-23 12:12:00 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:12:02 - Voltage 1.2 - INFO   

06-07-23 12:12:02 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:12:03 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:12:03 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:12:06 - Voltage 1.2 - INFO   Best phase settings found to be [12  4  5  5  6  6  5  7  5  6  6  7]
06-07-23 12:12:06 - Voltage 1.2 - INFO   

06-07-23 12:12:07 - Voltage 1.2 - DEBUG  Set fixed phase 12,4,5,5,6,6,5,7,5,6,6,7
06-07-23 12:12:09 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:12:09 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:12:09 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:12:31 - Voltage 1.2 - INFO   

06-07-23 12:12:31 - Voltage 1.2 - INFO   Finalized test
