
///////////////////////////////////
// Efinity Synthesis Started 
// Oct 09, 2024 12:13:25
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4399)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4757)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4758)
[EFX-0011 VERI-WARNING] port 'probe3' remains unconnected for this instance (VERI-1927) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:116)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:489)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:190)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:5480)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:5480)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011,PIPE=1)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:5685)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=4096)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=12)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4576)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=12,CELL_ADDR_WIDTH=13)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4526)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=12,RAM_INIT_FILE="")' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:399)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:414)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:268)
[EFX-0011 VERI-WARNING] input port 'probe3[0]' remains unconnected for this instance (VDB-1053) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:5486)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:5487)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:5697)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:414)
[EFX-0200 WARNING] Removing redundant signal : din[10]. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4589)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4868)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4869)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:1022)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:1024)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:1025)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:1029)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:1040)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:3452)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:3452)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:3452)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:273)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:274)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:276)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:281)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe3[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe4[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=12,CELL_ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=12,CELL_ADDR_WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=12,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=12,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=4096)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=4096)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 893, ed: 3039, lv: 7, pw: 1567.34
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	100
[EFX-0000 INFO] EFX_LUT4        : 	890
[EFX-0000 INFO] EFX_FF          : 	758
[EFX-0000 INFO] EFX_SRL8        : 	10
[EFX-0000 INFO] EFX_RAM10       : 	6
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 09, 2024 12:13:35
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'csi_ctl0_o' wire 'csi_ctl0_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_ctl1_o' wire 'csi_ctl1_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxc_hs_en_o' wire 'csi_rxc_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxc_hs_term_en_o' wire 'csi_rxc_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd0_rst_o' wire 'csi_rxd0_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd0_hs_en_o' wire 'csi_rxd0_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd0_hs_term_en_o' wire 'csi_rxd0_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd1_rst_o' wire 'csi_rxd1_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd1_hs_en_o' wire 'csi_rxd1_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd1_hs_term_en_o' wire 'csi_rxd1_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd2_rst_o' wire 'csi_rxd2_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd2_hs_en_o' wire 'csi_rxd2_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd2_hs_term_en_o' wire 'csi_rxd2_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd3_rst_o' wire 'csi_rxd3_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd3_hs_en_o' wire 'csi_rxd3_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd3_hs_term_en_o' wire 'csi_rxd3_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_rst_o' wire 'dsi_txc_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_lp_p_oe' wire 'dsi_txc_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_lp_p_o' wire 'dsi_txc_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_lp_n_oe' wire 'dsi_txc_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_lp_n_o' wire 'dsi_txc_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_oe' wire 'dsi_txc_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[7]' wire 'dsi_txc_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[6]' wire 'dsi_txc_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[5]' wire 'dsi_txc_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[4]' wire 'dsi_txc_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[3]' wire 'dsi_txc_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[2]' wire 'dsi_txc_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[1]' wire 'dsi_txc_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[0]' wire 'dsi_txc_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_rst_o' wire 'dsi_txd0_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_oe' wire 'dsi_txd0_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[7]' wire 'dsi_txd0_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[6]' wire 'dsi_txd0_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[5]' wire 'dsi_txd0_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[4]' wire 'dsi_txd0_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[3]' wire 'dsi_txd0_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[2]' wire 'dsi_txd0_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[1]' wire 'dsi_txd0_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[0]' wire 'dsi_txd0_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_lp_p_oe' wire 'dsi_txd0_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_lp_p_o' wire 'dsi_txd0_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_lp_n_oe' wire 'dsi_txd0_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_lp_n_o' wire 'dsi_txd0_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_rst_o' wire 'dsi_txd1_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_lp_p_oe' wire 'dsi_txd1_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_lp_p_o' wire 'dsi_txd1_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_lp_n_oe' wire 'dsi_txd1_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_lp_n_o' wire 'dsi_txd1_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_oe' wire 'dsi_txd1_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[7]' wire 'dsi_txd1_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[6]' wire 'dsi_txd1_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[5]' wire 'dsi_txd1_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[4]' wire 'dsi_txd1_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[3]' wire 'dsi_txd1_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[2]' wire 'dsi_txd1_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[1]' wire 'dsi_txd1_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[0]' wire 'dsi_txd1_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_rst_o' wire 'dsi_txd2_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_lp_p_oe' wire 'dsi_txd2_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_lp_p_o' wire 'dsi_txd2_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_lp_n_oe' wire 'dsi_txd2_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_lp_n_o' wire 'dsi_txd2_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_oe' wire 'dsi_txd2_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[7]' wire 'dsi_txd2_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[6]' wire 'dsi_txd2_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[5]' wire 'dsi_txd2_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[4]' wire 'dsi_txd2_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[3]' wire 'dsi_txd2_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[2]' wire 'dsi_txd2_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[1]' wire 'dsi_txd2_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[0]' wire 'dsi_txd2_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_rst_o' wire 'dsi_txd3_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_lp_p_oe' wire 'dsi_txd3_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_lp_p_o' wire 'dsi_txd3_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_lp_n_oe' wire 'dsi_txd3_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_lp_n_o' wire 'dsi_txd3_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_oe' wire 'dsi_txd3_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[7]' wire 'dsi_txd3_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[6]' wire 'dsi_txd3_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[5]' wire 'dsi_txd3_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[4]' wire 'dsi_txd3_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[3]' wire 'dsi_txd3_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[2]' wire 'dsi_txd3_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[1]' wire 'dsi_txd3_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[0]' wire 'dsi_txd3_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx_o' wire 'uart_tx_o' is not driven.
[EFX-0256 WARNING] The primary output port 'led_o[4]' wire 'led_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_oe' wire 'lvds_txc_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[6]' wire 'lvds_txc_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[5]' wire 'lvds_txc_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[4]' wire 'lvds_txc_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[3]' wire 'lvds_txc_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[2]' wire 'lvds_txc_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[1]' wire 'lvds_txc_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[0]' wire 'lvds_txc_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_rst_o' wire 'lvds_txc_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_oe' wire 'lvds_txd0_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[6]' wire 'lvds_txd0_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[5]' wire 'lvds_txd0_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[4]' wire 'lvds_txd0_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[3]' wire 'lvds_txd0_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[2]' wire 'lvds_txd0_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[1]' wire 'lvds_txd0_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[0]' wire 'lvds_txd0_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_rst_o' wire 'lvds_txd0_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_oe' wire 'lvds_txd1_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[6]' wire 'lvds_txd1_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[5]' wire 'lvds_txd1_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[4]' wire 'lvds_txd1_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[3]' wire 'lvds_txd1_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[2]' wire 'lvds_txd1_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[1]' wire 'lvds_txd1_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[0]' wire 'lvds_txd1_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_rst_o' wire 'lvds_txd1_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_oe' wire 'lvds_txd2_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[6]' wire 'lvds_txd2_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[5]' wire 'lvds_txd2_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[4]' wire 'lvds_txd2_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[3]' wire 'lvds_txd2_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[2]' wire 'lvds_txd2_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[1]' wire 'lvds_txd2_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[0]' wire 'lvds_txd2_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_rst_o' wire 'lvds_txd2_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_oe' wire 'lvds_txd3_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[6]' wire 'lvds_txd3_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[5]' wire 'lvds_txd3_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[4]' wire 'lvds_txd3_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[3]' wire 'lvds_txd3_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[2]' wire 'lvds_txd3_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[1]' wire 'lvds_txd3_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[0]' wire 'lvds_txd3_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_rst_o' wire 'lvds_txd3_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_sda_o' wire 'lcd_tp_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_sda_oe' wire 'lcd_tp_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_scl_o' wire 'lcd_tp_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_scl_oe' wire 'lcd_tp_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_int_o' wire 'lcd_tp_int_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_int_oe' wire 'lcd_tp_int_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_rst_o' wire 'lcd_tp_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_pwm_o' wire 'lcd_pwm_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_blen_o' wire 'lcd_blen_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_vs_o' wire 'lcd_vs_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_hs_o' wire 'lcd_hs_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_de_o' wire 'lcd_de_o' is not driven.
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\asyn_fifo_4kx8\asyn_fifo_4kx8.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\W0_FIFO_8\W0_FIFO_8.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\R0_FIFO_8\R0_FIFO_8.v:719)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_f8e357ee76084051a56be552e4669b77(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_f8e357ee76084051a56be552e4669b77(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_f8e357ee76084051a56be552e4669b77(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_f8e357ee76084051a56be552e4669b77(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_f8e357ee76084051a56be552e4669b77(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_f8e357ee76084051a56be552e4669b77(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_f8e357ee76084051a56be552e4669b77(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_f8e357ee76084051a56be552e4669b77(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_f8e357ee76084051a56be552e4669b77(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_f8e357ee76084051a56be552e4669b77(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_f8e357ee76084051a56be552e4669b77_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_f8e357ee76084051a56be552e4669b77_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_f8e357ee76084051a56be552e4669b77" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_f8e357ee76084051a56be552e4669b77(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_f8e357ee76084051a56be552e4669b77(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_f8e357ee76084051a56be552e4669b77" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(CLK_FREQ=96000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(CLK_FREQ=96000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_SC130GS_12801024_4Lanes_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_SC130GS_12801024_4Lanes_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMLite" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMLite" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=960,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=960,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_e24c45373a754653ae82141e841e38ce(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_e24c45373a754653ae82141e841e38ce(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_e24c45373a754653ae82141e841e38ce(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_e24c45373a754653ae82141e841e38ce(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_e24c45373a754653ae82141e841e38ce(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_e24c45373a754653ae82141e841e38ce(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_e24c45373a754653ae82141e841e38ce_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_e24c45373a754653ae82141e841e38ce_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_e24c45373a754653ae82141e841e38ce_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_e24c45373a754653ae82141e841e38ce_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo_4kx8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo_4kx8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_cfeed6c9bd394ec8aec0af4f2f286661(MODE="FWFT",WR_DEPTH=8192,RDATA_WIDTH=128,WADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_cfeed6c9bd394ec8aec0af4f2f286661(MODE="FWFT",WR_DEPTH=8192,RDATA_WIDTH=128,WADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_cfeed6c9bd394ec8aec0af4f2f286661(STAGE=3,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_cfeed6c9bd394ec8aec0af4f2f286661(STAGE=3,WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_cfeed6c9bd394ec8aec0af4f2f286661(STAGE=3,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_cfeed6c9bd394ec8aec0af4f2f286661(STAGE=3,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_cfeed6c9bd394ec8aec0af4f2f286661_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_cfeed6c9bd394ec8aec0af4f2f286661_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_cfeed6c9bd394ec8aec0af4f2f286661_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_cfeed6c9bd394ec8aec0af4f2f286661_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_862d27dc4a544096b3fddc15152dbf1d(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=131072,WDATA_WIDTH=128,WADDR_WIDTH=13,RADDR_WIDTH=17,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_862d27dc4a544096b3fddc15152dbf1d(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=131072,WDATA_WIDTH=128,WADDR_WIDTH=13,RADDR_WIDTH=17,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_862d27dc4a544096b3fddc15152dbf1d(WIDTH=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_862d27dc4a544096b3fddc15152dbf1d(WIDTH=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_862d27dc4a544096b3fddc15152dbf1d(STAGE=3,WIDTH=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_862d27dc4a544096b3fddc15152dbf1d(STAGE=3,WIDTH=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_862d27dc4a544096b3fddc15152dbf1d(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_862d27dc4a544096b3fddc15152dbf1d(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_862d27dc4a544096b3fddc15152dbf1d(STAGE=3,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_862d27dc4a544096b3fddc15152dbf1d(STAGE=3,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_862d27dc4a544096b3fddc15152dbf1d_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_862d27dc4a544096b3fddc15152dbf1d_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_862d27dc4a544096b3fddc15152dbf1d_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_862d27dc4a544096b3fddc15152dbf1d_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_ID_LEN=4,C_RD_END_ADDR=1382400,C_W_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_ID_LEN=4,C_RD_END_ADDR=1382400,C_W_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FrameBoundCrop(SKIP_ROWS=2,SKIP_COLS=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FrameBoundCrop(SKIP_ROWS=2,SKIP_COLS=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1073 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4226, ed: 12970, lv: 9, pw: 13434.86
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1077
[EFX-0000 INFO] EFX_LUT4        : 	5040
[EFX-0000 INFO] EFX_FF          : 	4955
[EFX-0000 INFO] EFX_SRL8        : 	744
[EFX-0000 INFO] EFX_RAM10       : 	177
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 09, 2024 12:23:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4399)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4757)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4758)
[EFX-0011 VERI-WARNING] port 'probe3' remains unconnected for this instance (VERI-1927) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:116)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:489)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:190)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:5480)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:5480)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011,PIPE=1)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:5685)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=4096)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=12)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4576)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=12,CELL_ADDR_WIDTH=13)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4526)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=12,RAM_INIT_FILE="")' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:399)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:414)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:268)
[EFX-0011 VERI-WARNING] input port 'probe3[0]' remains unconnected for this instance (VDB-1053) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:5486)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:5487)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:5697)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:414)
[EFX-0200 WARNING] Removing redundant signal : din[10]. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4589)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4868)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4869)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:1022)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:1024)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:1025)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:1029)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:1040)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:3452)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:3452)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:3452)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:273)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:274)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:276)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:281)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe3[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe4[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=12,CELL_ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=12,CELL_ADDR_WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=12,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=12,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=4096)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=4096)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 931, ed: 3133, lv: 7, pw: 1606.86
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	100
[EFX-0000 INFO] EFX_LUT4        : 	929
[EFX-0000 INFO] EFX_FF          : 	758
[EFX-0000 INFO] EFX_SRL8        : 	10
[EFX-0000 INFO] EFX_RAM10       : 	6
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 09, 2024 12:23:54
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'csi_ctl0_o' wire 'csi_ctl0_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_ctl1_o' wire 'csi_ctl1_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxc_hs_en_o' wire 'csi_rxc_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxc_hs_term_en_o' wire 'csi_rxc_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd0_rst_o' wire 'csi_rxd0_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd0_hs_en_o' wire 'csi_rxd0_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd0_hs_term_en_o' wire 'csi_rxd0_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd1_rst_o' wire 'csi_rxd1_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd1_hs_en_o' wire 'csi_rxd1_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd1_hs_term_en_o' wire 'csi_rxd1_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd2_rst_o' wire 'csi_rxd2_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd2_hs_en_o' wire 'csi_rxd2_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd2_hs_term_en_o' wire 'csi_rxd2_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd3_rst_o' wire 'csi_rxd3_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd3_hs_en_o' wire 'csi_rxd3_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd3_hs_term_en_o' wire 'csi_rxd3_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_rst_o' wire 'dsi_txc_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_lp_p_oe' wire 'dsi_txc_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_lp_p_o' wire 'dsi_txc_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_lp_n_oe' wire 'dsi_txc_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_lp_n_o' wire 'dsi_txc_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_oe' wire 'dsi_txc_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[7]' wire 'dsi_txc_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[6]' wire 'dsi_txc_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[5]' wire 'dsi_txc_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[4]' wire 'dsi_txc_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[3]' wire 'dsi_txc_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[2]' wire 'dsi_txc_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[1]' wire 'dsi_txc_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[0]' wire 'dsi_txc_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_rst_o' wire 'dsi_txd0_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_oe' wire 'dsi_txd0_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[7]' wire 'dsi_txd0_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[6]' wire 'dsi_txd0_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[5]' wire 'dsi_txd0_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[4]' wire 'dsi_txd0_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[3]' wire 'dsi_txd0_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[2]' wire 'dsi_txd0_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[1]' wire 'dsi_txd0_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[0]' wire 'dsi_txd0_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_lp_p_oe' wire 'dsi_txd0_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_lp_p_o' wire 'dsi_txd0_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_lp_n_oe' wire 'dsi_txd0_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_lp_n_o' wire 'dsi_txd0_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_rst_o' wire 'dsi_txd1_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_lp_p_oe' wire 'dsi_txd1_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_lp_p_o' wire 'dsi_txd1_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_lp_n_oe' wire 'dsi_txd1_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_lp_n_o' wire 'dsi_txd1_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_oe' wire 'dsi_txd1_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[7]' wire 'dsi_txd1_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[6]' wire 'dsi_txd1_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[5]' wire 'dsi_txd1_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[4]' wire 'dsi_txd1_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[3]' wire 'dsi_txd1_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[2]' wire 'dsi_txd1_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[1]' wire 'dsi_txd1_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[0]' wire 'dsi_txd1_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_rst_o' wire 'dsi_txd2_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_lp_p_oe' wire 'dsi_txd2_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_lp_p_o' wire 'dsi_txd2_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_lp_n_oe' wire 'dsi_txd2_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_lp_n_o' wire 'dsi_txd2_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_oe' wire 'dsi_txd2_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[7]' wire 'dsi_txd2_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[6]' wire 'dsi_txd2_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[5]' wire 'dsi_txd2_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[4]' wire 'dsi_txd2_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[3]' wire 'dsi_txd2_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[2]' wire 'dsi_txd2_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[1]' wire 'dsi_txd2_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[0]' wire 'dsi_txd2_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_rst_o' wire 'dsi_txd3_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_lp_p_oe' wire 'dsi_txd3_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_lp_p_o' wire 'dsi_txd3_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_lp_n_oe' wire 'dsi_txd3_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_lp_n_o' wire 'dsi_txd3_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_oe' wire 'dsi_txd3_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[7]' wire 'dsi_txd3_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[6]' wire 'dsi_txd3_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[5]' wire 'dsi_txd3_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[4]' wire 'dsi_txd3_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[3]' wire 'dsi_txd3_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[2]' wire 'dsi_txd3_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[1]' wire 'dsi_txd3_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[0]' wire 'dsi_txd3_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx_o' wire 'uart_tx_o' is not driven.
[EFX-0256 WARNING] The primary output port 'led_o[4]' wire 'led_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_oe' wire 'lvds_txc_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[6]' wire 'lvds_txc_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[5]' wire 'lvds_txc_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[4]' wire 'lvds_txc_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[3]' wire 'lvds_txc_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[2]' wire 'lvds_txc_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[1]' wire 'lvds_txc_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[0]' wire 'lvds_txc_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_rst_o' wire 'lvds_txc_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_oe' wire 'lvds_txd0_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[6]' wire 'lvds_txd0_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[5]' wire 'lvds_txd0_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[4]' wire 'lvds_txd0_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[3]' wire 'lvds_txd0_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[2]' wire 'lvds_txd0_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[1]' wire 'lvds_txd0_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[0]' wire 'lvds_txd0_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_rst_o' wire 'lvds_txd0_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_oe' wire 'lvds_txd1_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[6]' wire 'lvds_txd1_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[5]' wire 'lvds_txd1_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[4]' wire 'lvds_txd1_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[3]' wire 'lvds_txd1_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[2]' wire 'lvds_txd1_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[1]' wire 'lvds_txd1_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[0]' wire 'lvds_txd1_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_rst_o' wire 'lvds_txd1_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_oe' wire 'lvds_txd2_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[6]' wire 'lvds_txd2_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[5]' wire 'lvds_txd2_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[4]' wire 'lvds_txd2_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[3]' wire 'lvds_txd2_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[2]' wire 'lvds_txd2_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[1]' wire 'lvds_txd2_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[0]' wire 'lvds_txd2_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_rst_o' wire 'lvds_txd2_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_oe' wire 'lvds_txd3_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[6]' wire 'lvds_txd3_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[5]' wire 'lvds_txd3_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[4]' wire 'lvds_txd3_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[3]' wire 'lvds_txd3_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[2]' wire 'lvds_txd3_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[1]' wire 'lvds_txd3_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[0]' wire 'lvds_txd3_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_rst_o' wire 'lvds_txd3_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_sda_o' wire 'lcd_tp_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_sda_oe' wire 'lcd_tp_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_scl_o' wire 'lcd_tp_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_scl_oe' wire 'lcd_tp_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_int_o' wire 'lcd_tp_int_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_int_oe' wire 'lcd_tp_int_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_rst_o' wire 'lcd_tp_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_pwm_o' wire 'lcd_pwm_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_blen_o' wire 'lcd_blen_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_vs_o' wire 'lcd_vs_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_hs_o' wire 'lcd_hs_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_de_o' wire 'lcd_de_o' is not driven.
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\asyn_fifo_4kx8\asyn_fifo_4kx8.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\W0_FIFO_8\W0_FIFO_8.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\R0_FIFO_8\R0_FIFO_8.v:719)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_f8e357ee76084051a56be552e4669b77(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_f8e357ee76084051a56be552e4669b77(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_f8e357ee76084051a56be552e4669b77(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_f8e357ee76084051a56be552e4669b77(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_f8e357ee76084051a56be552e4669b77(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_f8e357ee76084051a56be552e4669b77(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_f8e357ee76084051a56be552e4669b77(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_f8e357ee76084051a56be552e4669b77(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_f8e357ee76084051a56be552e4669b77(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_f8e357ee76084051a56be552e4669b77(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_f8e357ee76084051a56be552e4669b77_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_f8e357ee76084051a56be552e4669b77_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_f8e357ee76084051a56be552e4669b77" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_f8e357ee76084051a56be552e4669b77(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_f8e357ee76084051a56be552e4669b77(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_f8e357ee76084051a56be552e4669b77" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(CLK_FREQ=96000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(CLK_FREQ=96000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_SC130GS_12801024_4Lanes_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_SC130GS_12801024_4Lanes_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMLite" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMLite" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=960,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=960,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_e24c45373a754653ae82141e841e38ce(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_e24c45373a754653ae82141e841e38ce(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_e24c45373a754653ae82141e841e38ce(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_e24c45373a754653ae82141e841e38ce(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_e24c45373a754653ae82141e841e38ce(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_e24c45373a754653ae82141e841e38ce(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e24c45373a754653ae82141e841e38ce(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_e24c45373a754653ae82141e841e38ce_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_e24c45373a754653ae82141e841e38ce_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_e24c45373a754653ae82141e841e38ce_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_e24c45373a754653ae82141e841e38ce_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo_4kx8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo_4kx8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_cfeed6c9bd394ec8aec0af4f2f286661(MODE="FWFT",WR_DEPTH=8192,RDATA_WIDTH=128,WADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_cfeed6c9bd394ec8aec0af4f2f286661(MODE="FWFT",WR_DEPTH=8192,RDATA_WIDTH=128,WADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_cfeed6c9bd394ec8aec0af4f2f286661(STAGE=3,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_cfeed6c9bd394ec8aec0af4f2f286661(STAGE=3,WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_cfeed6c9bd394ec8aec0af4f2f286661(STAGE=3,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_cfeed6c9bd394ec8aec0af4f2f286661(STAGE=3,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_cfeed6c9bd394ec8aec0af4f2f286661_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_cfeed6c9bd394ec8aec0af4f2f286661_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_cfeed6c9bd394ec8aec0af4f2f286661_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_cfeed6c9bd394ec8aec0af4f2f286661_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_862d27dc4a544096b3fddc15152dbf1d(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=131072,WDATA_WIDTH=128,WADDR_WIDTH=13,RADDR_WIDTH=17,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_862d27dc4a544096b3fddc15152dbf1d(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=131072,WDATA_WIDTH=128,WADDR_WIDTH=13,RADDR_WIDTH=17,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_862d27dc4a544096b3fddc15152dbf1d(WIDTH=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_862d27dc4a544096b3fddc15152dbf1d(WIDTH=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_862d27dc4a544096b3fddc15152dbf1d(STAGE=3,WIDTH=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_862d27dc4a544096b3fddc15152dbf1d(STAGE=3,WIDTH=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_862d27dc4a544096b3fddc15152dbf1d(WIDTH=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_862d27dc4a544096b3fddc15152dbf1d(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_862d27dc4a544096b3fddc15152dbf1d(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_862d27dc4a544096b3fddc15152dbf1d(STAGE=3,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_862d27dc4a544096b3fddc15152dbf1d(STAGE=3,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_862d27dc4a544096b3fddc15152dbf1d_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_862d27dc4a544096b3fddc15152dbf1d_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_862d27dc4a544096b3fddc15152dbf1d_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_862d27dc4a544096b3fddc15152dbf1d_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_ID_LEN=4,C_RD_END_ADDR=1382400,C_W_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_ID_LEN=4,C_RD_END_ADDR=1382400,C_W_WIDTH=8)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FrameBoundCrop(SKIP_ROWS=2,SKIP_COLS=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FrameBoundCrop(SKIP_ROWS=2,SKIP_COLS=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1073 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4232, ed: 13001, lv: 9, pw: 13517.65
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1077
[EFX-0000 INFO] EFX_LUT4        : 	5084
[EFX-0000 INFO] EFX_FF          : 	4955
[EFX-0000 INFO] EFX_SRL8        : 	744
[EFX-0000 INFO] EFX_RAM10       : 	177
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 09, 2024 12:30:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4399)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4757)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4758)
[EFX-0011 VERI-WARNING] port 'probe3' remains unconnected for this instance (VERI-1927) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:116)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:489)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:190)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:5480)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:5480)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011,PIPE=1)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:5685)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=4096)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=12)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4576)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=12,CELL_ADDR_WIDTH=13)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4526)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=12,RAM_INIT_FILE="")' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:399)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:414)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:268)
[EFX-0011 VERI-WARNING] input port 'probe3[0]' remains unconnected for this instance (VDB-1053) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:5486)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:5487)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:5697)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:414)
[EFX-0200 WARNING] Removing redundant signal : din[10]. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4589)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4868)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4869)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:1022)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:1024)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:1025)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:1029)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:1040)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:3452)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:3452)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:3452)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:273)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:274)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:276)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:281)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe3[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe4[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=12,CELL_ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=12,CELL_ADDR_WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=12,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=12,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=4096)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=4096)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 932, ed: 3132, lv: 7, pw: 1616.09
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	100
[EFX-0000 INFO] EFX_LUT4        : 	929
[EFX-0000 INFO] EFX_FF          : 	758
[EFX-0000 INFO] EFX_SRL8        : 	10
[EFX-0000 INFO] EFX_RAM10       : 	6
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 09, 2024 12:31:09
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'csi_ctl0_o' wire 'csi_ctl0_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_ctl1_o' wire 'csi_ctl1_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxc_hs_en_o' wire 'csi_rxc_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxc_hs_term_en_o' wire 'csi_rxc_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd0_rst_o' wire 'csi_rxd0_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd0_hs_en_o' wire 'csi_rxd0_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd0_hs_term_en_o' wire 'csi_rxd0_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd1_rst_o' wire 'csi_rxd1_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd1_hs_en_o' wire 'csi_rxd1_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd1_hs_term_en_o' wire 'csi_rxd1_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd2_rst_o' wire 'csi_rxd2_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd2_hs_en_o' wire 'csi_rxd2_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd2_hs_term_en_o' wire 'csi_rxd2_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd3_rst_o' wire 'csi_rxd3_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd3_hs_en_o' wire 'csi_rxd3_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd3_hs_term_en_o' wire 'csi_rxd3_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_rst_o' wire 'dsi_txc_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_lp_p_oe' wire 'dsi_txc_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_lp_p_o' wire 'dsi_txc_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_lp_n_oe' wire 'dsi_txc_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_lp_n_o' wire 'dsi_txc_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_oe' wire 'dsi_txc_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[7]' wire 'dsi_txc_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[6]' wire 'dsi_txc_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[5]' wire 'dsi_txc_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[4]' wire 'dsi_txc_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[3]' wire 'dsi_txc_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[2]' wire 'dsi_txc_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[1]' wire 'dsi_txc_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[0]' wire 'dsi_txc_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_rst_o' wire 'dsi_txd0_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_oe' wire 'dsi_txd0_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[7]' wire 'dsi_txd0_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[6]' wire 'dsi_txd0_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[5]' wire 'dsi_txd0_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[4]' wire 'dsi_txd0_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[3]' wire 'dsi_txd0_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[2]' wire 'dsi_txd0_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[1]' wire 'dsi_txd0_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[0]' wire 'dsi_txd0_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_lp_p_oe' wire 'dsi_txd0_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_lp_p_o' wire 'dsi_txd0_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_lp_n_oe' wire 'dsi_txd0_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_lp_n_o' wire 'dsi_txd0_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_rst_o' wire 'dsi_txd1_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_lp_p_oe' wire 'dsi_txd1_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_lp_p_o' wire 'dsi_txd1_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_lp_n_oe' wire 'dsi_txd1_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_lp_n_o' wire 'dsi_txd1_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_oe' wire 'dsi_txd1_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[7]' wire 'dsi_txd1_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[6]' wire 'dsi_txd1_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[5]' wire 'dsi_txd1_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[4]' wire 'dsi_txd1_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[3]' wire 'dsi_txd1_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[2]' wire 'dsi_txd1_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[1]' wire 'dsi_txd1_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[0]' wire 'dsi_txd1_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_rst_o' wire 'dsi_txd2_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_lp_p_oe' wire 'dsi_txd2_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_lp_p_o' wire 'dsi_txd2_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_lp_n_oe' wire 'dsi_txd2_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_lp_n_o' wire 'dsi_txd2_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_oe' wire 'dsi_txd2_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[7]' wire 'dsi_txd2_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[6]' wire 'dsi_txd2_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[5]' wire 'dsi_txd2_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[4]' wire 'dsi_txd2_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[3]' wire 'dsi_txd2_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[2]' wire 'dsi_txd2_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[1]' wire 'dsi_txd2_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[0]' wire 'dsi_txd2_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_rst_o' wire 'dsi_txd3_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_lp_p_oe' wire 'dsi_txd3_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_lp_p_o' wire 'dsi_txd3_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_lp_n_oe' wire 'dsi_txd3_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_lp_n_o' wire 'dsi_txd3_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_oe' wire 'dsi_txd3_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[7]' wire 'dsi_txd3_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[6]' wire 'dsi_txd3_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[5]' wire 'dsi_txd3_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[4]' wire 'dsi_txd3_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[3]' wire 'dsi_txd3_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[2]' wire 'dsi_txd3_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[1]' wire 'dsi_txd3_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[0]' wire 'dsi_txd3_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx_o' wire 'uart_tx_o' is not driven.
[EFX-0256 WARNING] The primary output port 'led_o[4]' wire 'led_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_oe' wire 'lvds_txc_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[6]' wire 'lvds_txc_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[5]' wire 'lvds_txc_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[4]' wire 'lvds_txc_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[3]' wire 'lvds_txc_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[2]' wire 'lvds_txc_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[1]' wire 'lvds_txc_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[0]' wire 'lvds_txc_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_rst_o' wire 'lvds_txc_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_oe' wire 'lvds_txd0_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[6]' wire 'lvds_txd0_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[5]' wire 'lvds_txd0_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[4]' wire 'lvds_txd0_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[3]' wire 'lvds_txd0_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[2]' wire 'lvds_txd0_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[1]' wire 'lvds_txd0_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[0]' wire 'lvds_txd0_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_rst_o' wire 'lvds_txd0_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_oe' wire 'lvds_txd1_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[6]' wire 'lvds_txd1_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[5]' wire 'lvds_txd1_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[4]' wire 'lvds_txd1_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[3]' wire 'lvds_txd1_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[2]' wire 'lvds_txd1_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[1]' wire 'lvds_txd1_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[0]' wire 'lvds_txd1_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_rst_o' wire 'lvds_txd1_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_oe' wire 'lvds_txd2_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[6]' wire 'lvds_txd2_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[5]' wire 'lvds_txd2_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[4]' wire 'lvds_txd2_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[3]' wire 'lvds_txd2_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[2]' wire 'lvds_txd2_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[1]' wire 'lvds_txd2_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[0]' wire 'lvds_txd2_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_rst_o' wire 'lvds_txd2_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_oe' wire 'lvds_txd3_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[6]' wire 'lvds_txd3_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[5]' wire 'lvds_txd3_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[4]' wire 'lvds_txd3_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[3]' wire 'lvds_txd3_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[2]' wire 'lvds_txd3_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[1]' wire 'lvds_txd3_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[0]' wire 'lvds_txd3_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_rst_o' wire 'lvds_txd3_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_sda_o' wire 'lcd_tp_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_sda_oe' wire 'lcd_tp_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_scl_o' wire 'lcd_tp_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_scl_oe' wire 'lcd_tp_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_int_o' wire 'lcd_tp_int_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_int_oe' wire 'lcd_tp_int_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_rst_o' wire 'lcd_tp_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_pwm_o' wire 'lcd_pwm_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_blen_o' wire 'lcd_blen_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_vs_o' wire 'lcd_vs_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_hs_o' wire 'lcd_hs_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_de_o' wire 'lcd_de_o' is not driven.
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\asyn_fifo_4kx8\asyn_fifo_4kx8.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\W0_FIFO_8\W0_FIFO_8.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\R0_FIFO_8\R0_FIFO_8.v:719)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_f8e357ee76084051a56be552e4669b77(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_f8e357ee76084051a56be552e4669b77(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_f8e357ee76084051a56be552e4669b77(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_f8e357ee76084051a56be552e4669b77(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_f8e357ee76084051a56be552e4669b77(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_f8e357ee76084051a56be552e4669b77(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_f8e357ee76084051a56be552e4669b77(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_f8e357ee76084051a56be552e4669b77(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_f8e357ee76084051a56be552e4669b77(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_f8e357ee76084051a56be552e4669b77(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_f8e357ee76084051a56be552e4669b77_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_f8e357ee76084051a56be552e4669b77_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_f8e357ee76084051a56be552e4669b77(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_f8e357ee76084051a56be552e4669b77(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_f8e357ee76084051a56be552e4669b77" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(CLK_FREQ=96000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(CLK_FREQ=96000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_SC130GS_12801024_4Lanes_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_SC130GS_12801024_4Lanes_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMLite" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMLite" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=960,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=960,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_88f7e0cfbd714305b11a3b9d60ff24b0(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_88f7e0cfbd714305b11a3b9d60ff24b0(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_88f7e0cfbd714305b11a3b9d60ff24b0(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_88f7e0cfbd714305b11a3b9d60ff24b0(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_88f7e0cfbd714305b11a3b9d60ff24b0(STAGE=2,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_88f7e0cfbd714305b11a3b9d60ff24b0(STAGE=2,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_88f7e0cfbd714305b11a3b9d60ff24b0(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_88f7e0cfbd714305b11a3b9d60ff24b0(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_88f7e0cfbd714305b11a3b9d60ff24b0(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_88f7e0cfbd714305b11a3b9d60ff24b0(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_88f7e0cfbd714305b11a3b9d60ff24b0(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_88f7e0cfbd714305b11a3b9d60ff24b0(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_88f7e0cfbd714305b11a3b9d60ff24b0" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_88f7e0cfbd714305b11a3b9d60ff24b0" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_88f7e0cfbd714305b11a3b9d60ff24b0(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_88f7e0cfbd714305b11a3b9d60ff24b0(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_88f7e0cfbd714305b11a3b9d60ff24b0(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_88f7e0cfbd714305b11a3b9d60ff24b0(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_88f7e0cfbd714305b11a3b9d60ff24b0(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_88f7e0cfbd714305b11a3b9d60ff24b0(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_88f7e0cfbd714305b11a3b9d60ff24b0(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_88f7e0cfbd714305b11a3b9d60ff24b0(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_88f7e0cfbd714305b11a3b9d60ff24b0(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_88f7e0cfbd714305b11a3b9d60ff24b0(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_88f7e0cfbd714305b11a3b9d60ff24b0(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_88f7e0cfbd714305b11a3b9d60ff24b0(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_88f7e0cfbd714305b11a3b9d60ff24b0(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_88f7e0cfbd714305b11a3b9d60ff24b0(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_88f7e0cfbd714305b11a3b9d60ff24b0(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_88f7e0cfbd714305b11a3b9d60ff24b0(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_88f7e0cfbd714305b11a3b9d60ff24b0(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_88f7e0cfbd714305b11a3b9d60ff24b0(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_88f7e0cfbd714305b11a3b9d60ff24b0_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_88f7e0cfbd714305b11a3b9d60ff24b0_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_88f7e0cfbd714305b11a3b9d60ff24b0_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_88f7e0cfbd714305b11a3b9d60ff24b0_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo_4kx8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo_4kx8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_cfeed6c9bd394ec8aec0af4f2f286661(MODE="FWFT",WR_DEPTH=8192,RDATA_WIDTH=128,WADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_cfeed6c9bd394ec8aec0af4f2f286661(MODE="FWFT",WR_DEPTH=8192,RDATA_WIDTH=128,WADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_cfeed6c9bd394ec8aec0af4f2f286661(STAGE=3,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_cfeed6c9bd394ec8aec0af4f2f286661(STAGE=3,WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_cfeed6c9bd394ec8aec0af4f2f286661(STAGE=3,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_cfeed6c9bd394ec8aec0af4f2f286661(STAGE=3,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_cfeed6c9bd394ec8aec0af4f2f286661_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_cfeed6c9bd394ec8aec0af4f2f286661_renamed_due_excessive_length_5" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_cfeed6c9bd394ec8aec0af4f2f286661_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_cfeed6c9bd394ec8aec0af4f2f286661_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_567a6004e493495294beda4e48350f8b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=16384,WDATA_WIDTH=128,WADDR_WIDTH=10,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_567a6004e493495294beda4e48350f8b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=16384,WDATA_WIDTH=128,WADDR_WIDTH=10,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_567a6004e493495294beda4e48350f8b(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_567a6004e493495294beda4e48350f8b(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_567a6004e493495294beda4e48350f8b(STAGE=3,WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_567a6004e493495294beda4e48350f8b(STAGE=3,WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_567a6004e493495294beda4e48350f8b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_567a6004e493495294beda4e48350f8b(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_567a6004e493495294beda4e48350f8b(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_567a6004e493495294beda4e48350f8b(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_567a6004e493495294beda4e48350f8b_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_567a6004e493495294beda4e48350f8b_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_567a6004e493495294beda4e48350f8b_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_567a6004e493495294beda4e48350f8b_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_ID_LEN=4,C_RD_END_ADDR=1382400,C_W_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_ID_LEN=4,C_RD_END_ADDR=1382400,C_W_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FrameBoundCrop(SKIP_ROWS=2,SKIP_COLS=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FrameBoundCrop(SKIP_ROWS=2,SKIP_COLS=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1073 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4101, ed: 12652, lv: 9, pw: 13086.52
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1074
[EFX-0000 INFO] EFX_LUT4        : 	4953
[EFX-0000 INFO] EFX_FF          : 	4734
[EFX-0000 INFO] EFX_SRL8        : 	716
[EFX-0000 INFO] EFX_RAM10       : 	73
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 09, 2024 12:36:31
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4399)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4757)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4758)
[EFX-0011 VERI-WARNING] port 'probe3' remains unconnected for this instance (VERI-1927) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:116)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:489)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:190)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:5480)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:5480)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011,PIPE=1)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:5685)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=4096)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=12)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4576)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=12,CELL_ADDR_WIDTH=13)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4526)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=12,RAM_INIT_FILE="")' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:399)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:414)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:268)
[EFX-0011 VERI-WARNING] input port 'probe3[0]' remains unconnected for this instance (VDB-1053) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:5486)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:5487)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:5697)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:414)
[EFX-0200 WARNING] Removing redundant signal : din[10]. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4589)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4868)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4869)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:1022)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:1024)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:1025)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:1029)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:1040)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:3452)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:3452)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:3452)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:273)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:274)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:276)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:281)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe3[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe4[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=12,CELL_ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=12,CELL_ADDR_WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=12,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=12,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=4096)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=4096)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 914, ed: 3079, lv: 7, pw: 1595.20
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	100
[EFX-0000 INFO] EFX_LUT4        : 	913
[EFX-0000 INFO] EFX_FF          : 	758
[EFX-0000 INFO] EFX_SRL8        : 	10
[EFX-0000 INFO] EFX_RAM10       : 	6
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 09, 2024 12:36:41
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'csi_ctl0_o' wire 'csi_ctl0_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_ctl1_o' wire 'csi_ctl1_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxc_hs_en_o' wire 'csi_rxc_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxc_hs_term_en_o' wire 'csi_rxc_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd0_rst_o' wire 'csi_rxd0_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd0_hs_en_o' wire 'csi_rxd0_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd0_hs_term_en_o' wire 'csi_rxd0_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd1_rst_o' wire 'csi_rxd1_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd1_hs_en_o' wire 'csi_rxd1_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd1_hs_term_en_o' wire 'csi_rxd1_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd2_rst_o' wire 'csi_rxd2_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd2_hs_en_o' wire 'csi_rxd2_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd2_hs_term_en_o' wire 'csi_rxd2_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd3_rst_o' wire 'csi_rxd3_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd3_hs_en_o' wire 'csi_rxd3_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd3_hs_term_en_o' wire 'csi_rxd3_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_rst_o' wire 'dsi_txc_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_lp_p_oe' wire 'dsi_txc_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_lp_p_o' wire 'dsi_txc_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_lp_n_oe' wire 'dsi_txc_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_lp_n_o' wire 'dsi_txc_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_oe' wire 'dsi_txc_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[7]' wire 'dsi_txc_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[6]' wire 'dsi_txc_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[5]' wire 'dsi_txc_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[4]' wire 'dsi_txc_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[3]' wire 'dsi_txc_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[2]' wire 'dsi_txc_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[1]' wire 'dsi_txc_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[0]' wire 'dsi_txc_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_rst_o' wire 'dsi_txd0_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_oe' wire 'dsi_txd0_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[7]' wire 'dsi_txd0_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[6]' wire 'dsi_txd0_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[5]' wire 'dsi_txd0_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[4]' wire 'dsi_txd0_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[3]' wire 'dsi_txd0_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[2]' wire 'dsi_txd0_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[1]' wire 'dsi_txd0_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[0]' wire 'dsi_txd0_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_lp_p_oe' wire 'dsi_txd0_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_lp_p_o' wire 'dsi_txd0_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_lp_n_oe' wire 'dsi_txd0_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_lp_n_o' wire 'dsi_txd0_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_rst_o' wire 'dsi_txd1_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_lp_p_oe' wire 'dsi_txd1_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_lp_p_o' wire 'dsi_txd1_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_lp_n_oe' wire 'dsi_txd1_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_lp_n_o' wire 'dsi_txd1_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_oe' wire 'dsi_txd1_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[7]' wire 'dsi_txd1_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[6]' wire 'dsi_txd1_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[5]' wire 'dsi_txd1_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[4]' wire 'dsi_txd1_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[3]' wire 'dsi_txd1_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[2]' wire 'dsi_txd1_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[1]' wire 'dsi_txd1_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[0]' wire 'dsi_txd1_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_rst_o' wire 'dsi_txd2_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_lp_p_oe' wire 'dsi_txd2_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_lp_p_o' wire 'dsi_txd2_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_lp_n_oe' wire 'dsi_txd2_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_lp_n_o' wire 'dsi_txd2_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_oe' wire 'dsi_txd2_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[7]' wire 'dsi_txd2_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[6]' wire 'dsi_txd2_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[5]' wire 'dsi_txd2_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[4]' wire 'dsi_txd2_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[3]' wire 'dsi_txd2_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[2]' wire 'dsi_txd2_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[1]' wire 'dsi_txd2_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[0]' wire 'dsi_txd2_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_rst_o' wire 'dsi_txd3_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_lp_p_oe' wire 'dsi_txd3_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_lp_p_o' wire 'dsi_txd3_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_lp_n_oe' wire 'dsi_txd3_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_lp_n_o' wire 'dsi_txd3_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_oe' wire 'dsi_txd3_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[7]' wire 'dsi_txd3_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[6]' wire 'dsi_txd3_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[5]' wire 'dsi_txd3_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[4]' wire 'dsi_txd3_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[3]' wire 'dsi_txd3_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[2]' wire 'dsi_txd3_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[1]' wire 'dsi_txd3_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[0]' wire 'dsi_txd3_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx_o' wire 'uart_tx_o' is not driven.
[EFX-0256 WARNING] The primary output port 'led_o[4]' wire 'led_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_oe' wire 'lvds_txc_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[6]' wire 'lvds_txc_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[5]' wire 'lvds_txc_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[4]' wire 'lvds_txc_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[3]' wire 'lvds_txc_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[2]' wire 'lvds_txc_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[1]' wire 'lvds_txc_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[0]' wire 'lvds_txc_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_rst_o' wire 'lvds_txc_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_oe' wire 'lvds_txd0_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[6]' wire 'lvds_txd0_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[5]' wire 'lvds_txd0_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[4]' wire 'lvds_txd0_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[3]' wire 'lvds_txd0_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[2]' wire 'lvds_txd0_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[1]' wire 'lvds_txd0_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[0]' wire 'lvds_txd0_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_rst_o' wire 'lvds_txd0_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_oe' wire 'lvds_txd1_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[6]' wire 'lvds_txd1_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[5]' wire 'lvds_txd1_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[4]' wire 'lvds_txd1_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[3]' wire 'lvds_txd1_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[2]' wire 'lvds_txd1_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[1]' wire 'lvds_txd1_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[0]' wire 'lvds_txd1_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_rst_o' wire 'lvds_txd1_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_oe' wire 'lvds_txd2_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[6]' wire 'lvds_txd2_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[5]' wire 'lvds_txd2_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[4]' wire 'lvds_txd2_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[3]' wire 'lvds_txd2_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[2]' wire 'lvds_txd2_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[1]' wire 'lvds_txd2_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[0]' wire 'lvds_txd2_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_rst_o' wire 'lvds_txd2_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_oe' wire 'lvds_txd3_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[6]' wire 'lvds_txd3_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[5]' wire 'lvds_txd3_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[4]' wire 'lvds_txd3_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[3]' wire 'lvds_txd3_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[2]' wire 'lvds_txd3_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[1]' wire 'lvds_txd3_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[0]' wire 'lvds_txd3_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_rst_o' wire 'lvds_txd3_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_sda_o' wire 'lcd_tp_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_sda_oe' wire 'lcd_tp_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_scl_o' wire 'lcd_tp_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_scl_oe' wire 'lcd_tp_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_int_o' wire 'lcd_tp_int_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_int_oe' wire 'lcd_tp_int_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_rst_o' wire 'lcd_tp_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_pwm_o' wire 'lcd_pwm_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_blen_o' wire 'lcd_blen_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_vs_o' wire 'lcd_vs_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_hs_o' wire 'lcd_hs_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_de_o' wire 'lcd_de_o' is not driven.
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\asyn_fifo_4kx8\asyn_fifo_4kx8.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\W0_FIFO_8\W0_FIFO_8.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\R0_FIFO_8\R0_FIFO_8.v:719)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_f8e357ee76084051a56be552e4669b77(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_f8e357ee76084051a56be552e4669b77(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_f8e357ee76084051a56be552e4669b77(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_f8e357ee76084051a56be552e4669b77(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_f8e357ee76084051a56be552e4669b77(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_f8e357ee76084051a56be552e4669b77(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_f8e357ee76084051a56be552e4669b77(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_f8e357ee76084051a56be552e4669b77(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_f8e357ee76084051a56be552e4669b77(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_f8e357ee76084051a56be552e4669b77(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_f8e357ee76084051a56be552e4669b77_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_f8e357ee76084051a56be552e4669b77_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_f8e357ee76084051a56be552e4669b77(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_f8e357ee76084051a56be552e4669b77(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_f8e357ee76084051a56be552e4669b77" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(CLK_FREQ=96000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(CLK_FREQ=96000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_SC130GS_12801024_4Lanes_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_SC130GS_12801024_4Lanes_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMLite" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMLite" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=960,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=960,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d66cb55aca88488c9873fdc922a75a1e(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=16384,WADDR_WIDTH=14,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d66cb55aca88488c9873fdc922a75a1e(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=16384,WADDR_WIDTH=14,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_d66cb55aca88488c9873fdc922a75a1e(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_d66cb55aca88488c9873fdc922a75a1e(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_d66cb55aca88488c9873fdc922a75a1e(STAGE=2,WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_d66cb55aca88488c9873fdc922a75a1e(STAGE=2,WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d66cb55aca88488c9873fdc922a75a1e_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d66cb55aca88488c9873fdc922a75a1e_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d66cb55aca88488c9873fdc922a75a1e_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d66cb55aca88488c9873fdc922a75a1e_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo_4kx8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo_4kx8" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_cfeed6c9bd394ec8aec0af4f2f286661(MODE="FWFT",WR_DEPTH=8192,RDATA_WIDTH=128,WADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_cfeed6c9bd394ec8aec0af4f2f286661(MODE="FWFT",WR_DEPTH=8192,RDATA_WIDTH=128,WADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_cfeed6c9bd394ec8aec0af4f2f286661(STAGE=3,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_cfeed6c9bd394ec8aec0af4f2f286661(STAGE=3,WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_cfeed6c9bd394ec8aec0af4f2f286661(STAGE=3,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_cfeed6c9bd394ec8aec0af4f2f286661(STAGE=3,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_cfeed6c9bd394ec8aec0af4f2f286661_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_cfeed6c9bd394ec8aec0af4f2f286661_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_cfeed6c9bd394ec8aec0af4f2f286661_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_cfeed6c9bd394ec8aec0af4f2f286661_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_567a6004e493495294beda4e48350f8b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=16384,WDATA_WIDTH=128,WADDR_WIDTH=10,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_567a6004e493495294beda4e48350f8b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=16384,WDATA_WIDTH=128,WADDR_WIDTH=10,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_567a6004e493495294beda4e48350f8b(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_567a6004e493495294beda4e48350f8b(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_567a6004e493495294beda4e48350f8b(STAGE=3,WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_567a6004e493495294beda4e48350f8b(STAGE=3,WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_567a6004e493495294beda4e48350f8b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_567a6004e493495294beda4e48350f8b(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_567a6004e493495294beda4e48350f8b(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_567a6004e493495294beda4e48350f8b(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_567a6004e493495294beda4e48350f8b_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_567a6004e493495294beda4e48350f8b_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_567a6004e493495294beda4e48350f8b_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_567a6004e493495294beda4e48350f8b_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_ID_LEN=4,C_RD_END_ADDR=1382400,C_W_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_ID_LEN=4,C_RD_END_ADDR=1382400,C_W_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FrameBoundCrop(SKIP_ROWS=2,SKIP_COLS=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FrameBoundCrop(SKIP_ROWS=2,SKIP_COLS=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1073 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4128, ed: 12684, lv: 9, pw: 13103.63
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1080
[EFX-0000 INFO] EFX_LUT4        : 	4964
[EFX-0000 INFO] EFX_FF          : 	4750
[EFX-0000 INFO] EFX_SRL8        : 	720
[EFX-0000 INFO] EFX_RAM10       : 	89
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 09, 2024 12:46:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4399)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4757)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4758)
[EFX-0011 VERI-WARNING] port 'probe3' remains unconnected for this instance (VERI-1927) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:116)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:489)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:190)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:5480)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:5480)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011,PIPE=1)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:5685)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=4096)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=12)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4576)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=12,CELL_ADDR_WIDTH=13)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4526)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=12,RAM_INIT_FILE="")' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:399)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:414)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:268)
[EFX-0011 VERI-WARNING] input port 'probe3[0]' remains unconnected for this instance (VDB-1053) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:5486)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:5487)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:5697)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:414)
[EFX-0200 WARNING] Removing redundant signal : din[10]. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4589)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4868)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:4869)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:1022)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:1024)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:1025)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:1029)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:1040)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:3452)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:3452)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:3452)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:273)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:274)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:276)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:281)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe3[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe4[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3_Ti60_AR0135_HDMI_Dual_1920x7080@60/work_dbg/debug_top.v:93)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=12,CELL_ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=12,CELL_ADDR_WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=12,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=12,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=4096)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=4096)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 900, ed: 3036, lv: 7, pw: 1564.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	100
[EFX-0000 INFO] EFX_LUT4        : 	897
[EFX-0000 INFO] EFX_FF          : 	758
[EFX-0000 INFO] EFX_SRL8        : 	10
[EFX-0000 INFO] EFX_RAM10       : 	6
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 09, 2024 12:46:23
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'csi_ctl0_o' wire 'csi_ctl0_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_ctl1_o' wire 'csi_ctl1_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxc_hs_en_o' wire 'csi_rxc_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxc_hs_term_en_o' wire 'csi_rxc_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd0_rst_o' wire 'csi_rxd0_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd0_hs_en_o' wire 'csi_rxd0_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd0_hs_term_en_o' wire 'csi_rxd0_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd1_rst_o' wire 'csi_rxd1_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd1_hs_en_o' wire 'csi_rxd1_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd1_hs_term_en_o' wire 'csi_rxd1_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd2_rst_o' wire 'csi_rxd2_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd2_hs_en_o' wire 'csi_rxd2_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd2_hs_term_en_o' wire 'csi_rxd2_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd3_rst_o' wire 'csi_rxd3_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd3_hs_en_o' wire 'csi_rxd3_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd3_hs_term_en_o' wire 'csi_rxd3_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_rst_o' wire 'dsi_txc_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_lp_p_oe' wire 'dsi_txc_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_lp_p_o' wire 'dsi_txc_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_lp_n_oe' wire 'dsi_txc_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_lp_n_o' wire 'dsi_txc_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_oe' wire 'dsi_txc_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[7]' wire 'dsi_txc_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[6]' wire 'dsi_txc_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[5]' wire 'dsi_txc_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[4]' wire 'dsi_txc_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[3]' wire 'dsi_txc_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[2]' wire 'dsi_txc_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[1]' wire 'dsi_txc_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[0]' wire 'dsi_txc_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_rst_o' wire 'dsi_txd0_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_oe' wire 'dsi_txd0_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[7]' wire 'dsi_txd0_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[6]' wire 'dsi_txd0_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[5]' wire 'dsi_txd0_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[4]' wire 'dsi_txd0_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[3]' wire 'dsi_txd0_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[2]' wire 'dsi_txd0_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[1]' wire 'dsi_txd0_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[0]' wire 'dsi_txd0_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_lp_p_oe' wire 'dsi_txd0_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_lp_p_o' wire 'dsi_txd0_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_lp_n_oe' wire 'dsi_txd0_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_lp_n_o' wire 'dsi_txd0_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_rst_o' wire 'dsi_txd1_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_lp_p_oe' wire 'dsi_txd1_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_lp_p_o' wire 'dsi_txd1_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_lp_n_oe' wire 'dsi_txd1_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_lp_n_o' wire 'dsi_txd1_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_oe' wire 'dsi_txd1_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[7]' wire 'dsi_txd1_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[6]' wire 'dsi_txd1_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[5]' wire 'dsi_txd1_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[4]' wire 'dsi_txd1_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[3]' wire 'dsi_txd1_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[2]' wire 'dsi_txd1_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[1]' wire 'dsi_txd1_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[0]' wire 'dsi_txd1_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_rst_o' wire 'dsi_txd2_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_lp_p_oe' wire 'dsi_txd2_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_lp_p_o' wire 'dsi_txd2_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_lp_n_oe' wire 'dsi_txd2_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_lp_n_o' wire 'dsi_txd2_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_oe' wire 'dsi_txd2_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[7]' wire 'dsi_txd2_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[6]' wire 'dsi_txd2_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[5]' wire 'dsi_txd2_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[4]' wire 'dsi_txd2_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[3]' wire 'dsi_txd2_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[2]' wire 'dsi_txd2_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[1]' wire 'dsi_txd2_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[0]' wire 'dsi_txd2_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_rst_o' wire 'dsi_txd3_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_lp_p_oe' wire 'dsi_txd3_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_lp_p_o' wire 'dsi_txd3_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_lp_n_oe' wire 'dsi_txd3_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_lp_n_o' wire 'dsi_txd3_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_oe' wire 'dsi_txd3_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[7]' wire 'dsi_txd3_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[6]' wire 'dsi_txd3_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[5]' wire 'dsi_txd3_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[4]' wire 'dsi_txd3_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[3]' wire 'dsi_txd3_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[2]' wire 'dsi_txd3_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[1]' wire 'dsi_txd3_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[0]' wire 'dsi_txd3_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx_o' wire 'uart_tx_o' is not driven.
[EFX-0256 WARNING] The primary output port 'led_o[4]' wire 'led_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_oe' wire 'lvds_txc_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[6]' wire 'lvds_txc_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[5]' wire 'lvds_txc_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[4]' wire 'lvds_txc_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[3]' wire 'lvds_txc_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[2]' wire 'lvds_txc_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[1]' wire 'lvds_txc_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[0]' wire 'lvds_txc_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_rst_o' wire 'lvds_txc_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_oe' wire 'lvds_txd0_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[6]' wire 'lvds_txd0_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[5]' wire 'lvds_txd0_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[4]' wire 'lvds_txd0_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[3]' wire 'lvds_txd0_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[2]' wire 'lvds_txd0_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[1]' wire 'lvds_txd0_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[0]' wire 'lvds_txd0_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_rst_o' wire 'lvds_txd0_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_oe' wire 'lvds_txd1_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[6]' wire 'lvds_txd1_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[5]' wire 'lvds_txd1_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[4]' wire 'lvds_txd1_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[3]' wire 'lvds_txd1_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[2]' wire 'lvds_txd1_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[1]' wire 'lvds_txd1_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[0]' wire 'lvds_txd1_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_rst_o' wire 'lvds_txd1_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_oe' wire 'lvds_txd2_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[6]' wire 'lvds_txd2_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[5]' wire 'lvds_txd2_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[4]' wire 'lvds_txd2_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[3]' wire 'lvds_txd2_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[2]' wire 'lvds_txd2_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[1]' wire 'lvds_txd2_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[0]' wire 'lvds_txd2_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_rst_o' wire 'lvds_txd2_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_oe' wire 'lvds_txd3_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[6]' wire 'lvds_txd3_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[5]' wire 'lvds_txd3_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[4]' wire 'lvds_txd3_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[3]' wire 'lvds_txd3_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[2]' wire 'lvds_txd3_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[1]' wire 'lvds_txd3_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[0]' wire 'lvds_txd3_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_rst_o' wire 'lvds_txd3_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_sda_o' wire 'lcd_tp_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_sda_oe' wire 'lcd_tp_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_scl_o' wire 'lcd_tp_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_scl_oe' wire 'lcd_tp_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_int_o' wire 'lcd_tp_int_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_int_oe' wire 'lcd_tp_int_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_rst_o' wire 'lcd_tp_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_pwm_o' wire 'lcd_pwm_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_blen_o' wire 'lcd_blen_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_vs_o' wire 'lcd_vs_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_hs_o' wire 'lcd_hs_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_de_o' wire 'lcd_de_o' is not driven.
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\asyn_fifo_4kx8\asyn_fifo_4kx8.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\W0_FIFO_8\W0_FIFO_8.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3_Ti60_AR0135_HDMI_Dual_1920x7080@60\ip\R0_FIFO_8\R0_FIFO_8.v:719)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_f8e357ee76084051a56be552e4669b77(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_f8e357ee76084051a56be552e4669b77(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_f8e357ee76084051a56be552e4669b77(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_f8e357ee76084051a56be552e4669b77(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_f8e357ee76084051a56be552e4669b77(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_f8e357ee76084051a56be552e4669b77(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_f8e357ee76084051a56be552e4669b77(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_f8e357ee76084051a56be552e4669b77(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_f8e357ee76084051a56be552e4669b77(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_f8e357ee76084051a56be552e4669b77(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_f8e357ee76084051a56be552e4669b77_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_f8e357ee76084051a56be552e4669b77_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_f8e357ee76084051a56be552e4669b77(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_f8e357ee76084051a56be552e4669b77(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_f8e357ee76084051a56be552e4669b77" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_f8e357ee76084051a56be552e4669b77" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(CLK_FREQ=96000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(CLK_FREQ=96000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_SC130GS_12801024_4Lanes_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_SC130GS_12801024_4Lanes_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMLite" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMLite" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=960,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=960,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d66cb55aca88488c9873fdc922a75a1e(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=16384,WADDR_WIDTH=14,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d66cb55aca88488c9873fdc922a75a1e(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=16384,WADDR_WIDTH=14,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_d66cb55aca88488c9873fdc922a75a1e(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_d66cb55aca88488c9873fdc922a75a1e(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_d66cb55aca88488c9873fdc922a75a1e(STAGE=2,WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_d66cb55aca88488c9873fdc922a75a1e(STAGE=2,WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d66cb55aca88488c9873fdc922a75a1e_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d66cb55aca88488c9873fdc922a75a1e_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d66cb55aca88488c9873fdc922a75a1e_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d66cb55aca88488c9873fdc922a75a1e_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo_4kx8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo_4kx8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_cfeed6c9bd394ec8aec0af4f2f286661(MODE="FWFT",WR_DEPTH=8192,RDATA_WIDTH=128,WADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_cfeed6c9bd394ec8aec0af4f2f286661(MODE="FWFT",WR_DEPTH=8192,RDATA_WIDTH=128,WADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_cfeed6c9bd394ec8aec0af4f2f286661(STAGE=3,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_cfeed6c9bd394ec8aec0af4f2f286661(STAGE=3,WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_cfeed6c9bd394ec8aec0af4f2f286661(STAGE=3,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_cfeed6c9bd394ec8aec0af4f2f286661(STAGE=3,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_cfeed6c9bd394ec8aec0af4f2f286661_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_cfeed6c9bd394ec8aec0af4f2f286661_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_cfeed6c9bd394ec8aec0af4f2f286661_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_cfeed6c9bd394ec8aec0af4f2f286661_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_567a6004e493495294beda4e48350f8b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=16384,WDATA_WIDTH=128,WADDR_WIDTH=10,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_567a6004e493495294beda4e48350f8b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=16384,WDATA_WIDTH=128,WADDR_WIDTH=10,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_567a6004e493495294beda4e48350f8b(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_567a6004e493495294beda4e48350f8b(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_567a6004e493495294beda4e48350f8b(STAGE=3,WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_567a6004e493495294beda4e48350f8b(STAGE=3,WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_567a6004e493495294beda4e48350f8b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_567a6004e493495294beda4e48350f8b(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_567a6004e493495294beda4e48350f8b(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_567a6004e493495294beda4e48350f8b(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_567a6004e493495294beda4e48350f8b_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_567a6004e493495294beda4e48350f8b_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_567a6004e493495294beda4e48350f8b_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_567a6004e493495294beda4e48350f8b_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_ID_LEN=4,C_RD_END_ADDR=1382400,C_W_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_ID_LEN=4,C_RD_END_ADDR=1382400,C_W_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FrameBoundCrop(SKIP_ROWS=2,SKIP_COLS=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FrameBoundCrop(SKIP_ROWS=2,SKIP_COLS=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1073 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4125, ed: 12679, lv: 10, pw: 13083.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1080
[EFX-0000 INFO] EFX_LUT4        : 	4945
[EFX-0000 INFO] EFX_FF          : 	4750
[EFX-0000 INFO] EFX_SRL8        : 	720
[EFX-0000 INFO] EFX_RAM10       : 	89
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 09, 2024 15:04:32
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:4399)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:4757)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:4758)
[EFX-0011 VERI-WARNING] port 'probe3' remains unconnected for this instance (VERI-1927) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:116)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:489)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:190)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:5480)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:5480)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011,PIPE=1)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:5685)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=4096)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=12)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:4576)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=12,CELL_ADDR_WIDTH=13)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:4526)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=12,RAM_INIT_FILE="")' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:399)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:414)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:268)
[EFX-0011 VERI-WARNING] input port 'probe3[0]' remains unconnected for this instance (VDB-1053) (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:93)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:5486)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:5487)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:5697)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:414)
[EFX-0200 WARNING] Removing redundant signal : din[10]. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:4589)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:4868)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:4869)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:1022)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:1024)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:1025)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:1029)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:1040)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:3452)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:3452)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:3452)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:273)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:274)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:276)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:281)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe3[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe4[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:93)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v:93)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=12,CELL_ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=12,CELL_ADDR_WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=12,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011,ADDR_WIDTH=12,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011,ADDR_WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=4096)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=4096)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 916, ed: 3100, lv: 7, pw: 1615.09
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	100
[EFX-0000 INFO] EFX_LUT4        : 	913
[EFX-0000 INFO] EFX_FF          : 	758
[EFX-0000 INFO] EFX_SRL8        : 	10
[EFX-0000 INFO] EFX_RAM10       : 	6
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 09, 2024 15:04:42
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'csi_ctl0_o' wire 'csi_ctl0_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_ctl1_o' wire 'csi_ctl1_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxc_hs_en_o' wire 'csi_rxc_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxc_hs_term_en_o' wire 'csi_rxc_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd0_rst_o' wire 'csi_rxd0_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd0_hs_en_o' wire 'csi_rxd0_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd0_hs_term_en_o' wire 'csi_rxd0_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd1_rst_o' wire 'csi_rxd1_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd1_hs_en_o' wire 'csi_rxd1_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd1_hs_term_en_o' wire 'csi_rxd1_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd2_rst_o' wire 'csi_rxd2_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd2_hs_en_o' wire 'csi_rxd2_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd2_hs_term_en_o' wire 'csi_rxd2_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd3_rst_o' wire 'csi_rxd3_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd3_hs_en_o' wire 'csi_rxd3_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd3_hs_term_en_o' wire 'csi_rxd3_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_rst_o' wire 'dsi_txc_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_lp_p_oe' wire 'dsi_txc_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_lp_p_o' wire 'dsi_txc_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_lp_n_oe' wire 'dsi_txc_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_lp_n_o' wire 'dsi_txc_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_oe' wire 'dsi_txc_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[7]' wire 'dsi_txc_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[6]' wire 'dsi_txc_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[5]' wire 'dsi_txc_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[4]' wire 'dsi_txc_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[3]' wire 'dsi_txc_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[2]' wire 'dsi_txc_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[1]' wire 'dsi_txc_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[0]' wire 'dsi_txc_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_rst_o' wire 'dsi_txd0_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_oe' wire 'dsi_txd0_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[7]' wire 'dsi_txd0_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[6]' wire 'dsi_txd0_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[5]' wire 'dsi_txd0_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[4]' wire 'dsi_txd0_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[3]' wire 'dsi_txd0_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[2]' wire 'dsi_txd0_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[1]' wire 'dsi_txd0_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[0]' wire 'dsi_txd0_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_lp_p_oe' wire 'dsi_txd0_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_lp_p_o' wire 'dsi_txd0_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_lp_n_oe' wire 'dsi_txd0_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_lp_n_o' wire 'dsi_txd0_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_rst_o' wire 'dsi_txd1_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_lp_p_oe' wire 'dsi_txd1_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_lp_p_o' wire 'dsi_txd1_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_lp_n_oe' wire 'dsi_txd1_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_lp_n_o' wire 'dsi_txd1_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_oe' wire 'dsi_txd1_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[7]' wire 'dsi_txd1_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[6]' wire 'dsi_txd1_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[5]' wire 'dsi_txd1_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[4]' wire 'dsi_txd1_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[3]' wire 'dsi_txd1_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[2]' wire 'dsi_txd1_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[1]' wire 'dsi_txd1_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[0]' wire 'dsi_txd1_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_rst_o' wire 'dsi_txd2_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_lp_p_oe' wire 'dsi_txd2_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_lp_p_o' wire 'dsi_txd2_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_lp_n_oe' wire 'dsi_txd2_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_lp_n_o' wire 'dsi_txd2_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_oe' wire 'dsi_txd2_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[7]' wire 'dsi_txd2_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[6]' wire 'dsi_txd2_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[5]' wire 'dsi_txd2_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[4]' wire 'dsi_txd2_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[3]' wire 'dsi_txd2_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[2]' wire 'dsi_txd2_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[1]' wire 'dsi_txd2_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[0]' wire 'dsi_txd2_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_rst_o' wire 'dsi_txd3_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_lp_p_oe' wire 'dsi_txd3_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_lp_p_o' wire 'dsi_txd3_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_lp_n_oe' wire 'dsi_txd3_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_lp_n_o' wire 'dsi_txd3_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_oe' wire 'dsi_txd3_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[7]' wire 'dsi_txd3_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[6]' wire 'dsi_txd3_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[5]' wire 'dsi_txd3_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[4]' wire 'dsi_txd3_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[3]' wire 'dsi_txd3_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[2]' wire 'dsi_txd3_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[1]' wire 'dsi_txd3_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[0]' wire 'dsi_txd3_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx_o' wire 'uart_tx_o' is not driven.
[EFX-0256 WARNING] The primary output port 'led_o[4]' wire 'led_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_oe' wire 'lvds_txc_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[6]' wire 'lvds_txc_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[5]' wire 'lvds_txc_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[4]' wire 'lvds_txc_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[3]' wire 'lvds_txc_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[2]' wire 'lvds_txc_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[1]' wire 'lvds_txc_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[0]' wire 'lvds_txc_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_rst_o' wire 'lvds_txc_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_oe' wire 'lvds_txd0_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[6]' wire 'lvds_txd0_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[5]' wire 'lvds_txd0_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[4]' wire 'lvds_txd0_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[3]' wire 'lvds_txd0_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[2]' wire 'lvds_txd0_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[1]' wire 'lvds_txd0_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[0]' wire 'lvds_txd0_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_rst_o' wire 'lvds_txd0_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_oe' wire 'lvds_txd1_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[6]' wire 'lvds_txd1_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[5]' wire 'lvds_txd1_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[4]' wire 'lvds_txd1_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[3]' wire 'lvds_txd1_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[2]' wire 'lvds_txd1_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[1]' wire 'lvds_txd1_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[0]' wire 'lvds_txd1_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_rst_o' wire 'lvds_txd1_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_oe' wire 'lvds_txd2_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[6]' wire 'lvds_txd2_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[5]' wire 'lvds_txd2_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[4]' wire 'lvds_txd2_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[3]' wire 'lvds_txd2_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[2]' wire 'lvds_txd2_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[1]' wire 'lvds_txd2_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[0]' wire 'lvds_txd2_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_rst_o' wire 'lvds_txd2_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_oe' wire 'lvds_txd3_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[6]' wire 'lvds_txd3_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[5]' wire 'lvds_txd3_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[4]' wire 'lvds_txd3_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[3]' wire 'lvds_txd3_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[2]' wire 'lvds_txd3_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[1]' wire 'lvds_txd3_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[0]' wire 'lvds_txd3_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_rst_o' wire 'lvds_txd3_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_sda_o' wire 'lcd_tp_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_sda_oe' wire 'lcd_tp_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_scl_o' wire 'lcd_tp_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_scl_oe' wire 'lcd_tp_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_int_o' wire 'lcd_tp_int_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_int_oe' wire 'lcd_tp_int_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_tp_rst_o' wire 'lcd_tp_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_pwm_o' wire 'lcd_pwm_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_blen_o' wire 'lcd_blen_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_vs_o' wire 'lcd_vs_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_hs_o' wire 'lcd_hs_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lcd_de_o' wire 'lcd_de_o' is not driven.
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\asyn_fifo_4kx8\asyn_fifo_4kx8.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\W0_FIFO_8\W0_FIFO_8.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_AR0135_HDMI_1280x720_Dual\V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure\ip\R0_FIFO_8\R0_FIFO_8.v:719)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_f8e357ee76084051a56be552e4669b77(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_f8e357ee76084051a56be552e4669b77(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_f8e357ee76084051a56be552e4669b77(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_f8e357ee76084051a56be552e4669b77(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_f8e357ee76084051a56be552e4669b77(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_f8e357ee76084051a56be552e4669b77(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_f8e357ee76084051a56be552e4669b77(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_f8e357ee76084051a56be552e4669b77(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_f8e357ee76084051a56be552e4669b77(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_f8e357ee76084051a56be552e4669b77(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_f8e357ee76084051a56be552e4669b77_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_f8e357ee76084051a56be552e4669b77_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_f8e357ee76084051a56be552e4669b77(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_f8e357ee76084051a56be552e4669b77(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_f8e357ee76084051a56be552e4669b77" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(CLK_FREQ=96000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_16bit(CLK_FREQ=96000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_SC130GS_12801024_4Lanes_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_SC130GS_12801024_4Lanes_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMLite" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMLite" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=2,CMOS_PCLK_FREQ=74250000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=2,CMOS_PCLK_FREQ=74250000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=960,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=960,IMAGE_YSIZE_TARGET=720,PIXEL_DATA_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d66cb55aca88488c9873fdc922a75a1e(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=16384,WADDR_WIDTH=14,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_d66cb55aca88488c9873fdc922a75a1e(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=16384,WADDR_WIDTH=14,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_d66cb55aca88488c9873fdc922a75a1e(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_d66cb55aca88488c9873fdc922a75a1e(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_d66cb55aca88488c9873fdc922a75a1e(STAGE=2,WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_d66cb55aca88488c9873fdc922a75a1e(STAGE=2,WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_d66cb55aca88488c9873fdc922a75a1e(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d66cb55aca88488c9873fdc922a75a1e_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_d66cb55aca88488c9873fdc922a75a1e_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d66cb55aca88488c9873fdc922a75a1e_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_d66cb55aca88488c9873fdc922a75a1e_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo_4kx8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo_4kx8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_cfeed6c9bd394ec8aec0af4f2f286661(MODE="FWFT",WR_DEPTH=8192,RDATA_WIDTH=128,WADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_cfeed6c9bd394ec8aec0af4f2f286661(MODE="FWFT",WR_DEPTH=8192,RDATA_WIDTH=128,WADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_cfeed6c9bd394ec8aec0af4f2f286661(STAGE=3,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_cfeed6c9bd394ec8aec0af4f2f286661(STAGE=3,WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_cfeed6c9bd394ec8aec0af4f2f286661(STAGE=3,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_cfeed6c9bd394ec8aec0af4f2f286661(STAGE=3,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_cfeed6c9bd394ec8aec0af4f2f286661(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_cfeed6c9bd394ec8aec0af4f2f286661_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_cfeed6c9bd394ec8aec0af4f2f286661_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_cfeed6c9bd394ec8aec0af4f2f286661_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_cfeed6c9bd394ec8aec0af4f2f286661_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_567a6004e493495294beda4e48350f8b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=16384,WDATA_WIDTH=128,WADDR_WIDTH=10,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_567a6004e493495294beda4e48350f8b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=16384,WDATA_WIDTH=128,WADDR_WIDTH=10,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_567a6004e493495294beda4e48350f8b(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_567a6004e493495294beda4e48350f8b(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_567a6004e493495294beda4e48350f8b(STAGE=3,WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_567a6004e493495294beda4e48350f8b(STAGE=3,WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_567a6004e493495294beda4e48350f8b(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_567a6004e493495294beda4e48350f8b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_567a6004e493495294beda4e48350f8b(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_567a6004e493495294beda4e48350f8b(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_567a6004e493495294beda4e48350f8b(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_567a6004e493495294beda4e48350f8b_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_567a6004e493495294beda4e48350f8b_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_567a6004e493495294beda4e48350f8b_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_567a6004e493495294beda4e48350f8b_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_ID_LEN=4,C_RD_END_ADDR=1382400,C_W_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_ID_LEN=4,C_RD_END_ADDR=1382400,C_W_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FrameBoundCrop(SKIP_ROWS=2,SKIP_COLS=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FrameBoundCrop(SKIP_ROWS=2,SKIP_COLS=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1123 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4284, ed: 13043, lv: 9, pw: 13538.32
[EFX-0000 INFO] ... LUT mapping end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1102
[EFX-0000 INFO] EFX_LUT4        : 	4987
[EFX-0000 INFO] EFX_FF          : 	4820
[EFX-0000 INFO] EFX_SRL8        : 	720
[EFX-0000 INFO] EFX_RAM10       : 	89
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
