
*** Running vivado
    with args -log design_1_axis_snoop_debug_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axis_snoop_debug_0_0.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Feb 13 16:49:48 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_axis_snoop_debug_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1608.328 ; gain = 0.023 ; free physical = 246 ; free virtual = 16657
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ericbreh/Documents/school/cse293-final-project/third_party/HDLForBeginners_Toolbox/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ericbreh/Utils/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axis_snoop_debug_0_0
Command: synth_design -top design_1_axis_snoop_debug_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 82897
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2161.637 ; gain = 418.828 ; free physical = 157 ; free virtual = 14013
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'axis_wr_data_count', assumed default net type 'wire' [/home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.gen/sources_1/bd/design_1/ipshared/0b0e/src/axis_snoop_fifo.sv:106]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_snoop_debug_0_0' [/home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.gen/sources_1/bd/design_1/ip/design_1_axis_snoop_debug_0_0/synth/design_1_axis_snoop_debug_0_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'axis_snoop_debug_v1_0' [/home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.gen/sources_1/bd/design_1/ipshared/0b0e/src/axis_snoop_debug.sv:4]
INFO: [Synth 8-6157] synthesizing module 'axis_snoop_fifo' [/home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.gen/sources_1/bd/design_1/ipshared/0b0e/src/axis_snoop_fifo.sv:4]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_0' [/home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.gen/sources_1/bd/design_1/ip/design_1_axis_snoop_debug_0_0/src/axis_data_fifo_0/synth/axis_data_fifo_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_v2_0_15_top' [/home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.gen/sources_1/bd/design_1/ip/design_1_axis_snoop_debug_0_0/src/axis_data_fifo_0/hdl/axis_data_fifo_v2_0_vl_rfs.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_aclken_converter_wrapper' [/home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.gen/sources_1/bd/design_1/ip/design_1_axis_snoop_debug_0_0/src/axis_data_fifo_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:596]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector' [/home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.gen/sources_1/bd/design_1/ip/design_1_axis_snoop_debug_0_0/src/axis_data_fifo_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector' (0#1) [/home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.gen/sources_1/bd/design_1/ip/design_1_axis_snoop_debug_0_0/src/axis_data_fifo_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis' [/home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.gen/sources_1/bd/design_1/ip/design_1_axis_snoop_debug_0_0/src/axis_data_fifo_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis' (0#1) [/home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.gen/sources_1/bd/design_1/ip/design_1_axis_snoop_debug_0_0/src/axis_data_fifo_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_aclken_converter_wrapper' (0#1) [/home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.gen/sources_1/bd/design_1/ip/design_1_axis_snoop_debug_0_0/src/axis_data_fifo_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:596]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis' [/home/ericbreh/Utils/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2373]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/home/ericbreh/Utils/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [/home/ericbreh/Utils/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/home/ericbreh/Utils/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/home/ericbreh/Utils/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [/home/ericbreh/Utils/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/home/ericbreh/Utils/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [/home/ericbreh/Utils/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/home/ericbreh/Utils/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/home/ericbreh/Utils/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:514]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/home/ericbreh/Utils/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [/home/ericbreh/Utils/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [/home/ericbreh/Utils/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [/home/ericbreh/Utils/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/home/ericbreh/Utils/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1927]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [/home/ericbreh/Utils/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1927]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/home/ericbreh/Utils/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [/home/ericbreh/Utils/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/home/ericbreh/Utils/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [/home/ericbreh/Utils/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/home/ericbreh/Utils/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [/home/ericbreh/Utils/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [/home/ericbreh/Utils/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (0#1) [/home/ericbreh/Utils/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [/home/ericbreh/Utils/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis' (0#1) [/home/ericbreh/Utils/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2373]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_v2_0_15_top' (0#1) [/home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.gen/sources_1/bd/design_1/ip/design_1_axis_snoop_debug_0_0/src/axis_data_fifo_0/hdl/axis_data_fifo_v2_0_vl_rfs.v:53]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_0' (0#1) [/home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.gen/sources_1/bd/design_1/ip/design_1_axis_snoop_debug_0_0/src/axis_data_fifo_0/synth/axis_data_fifo_0.v:53]
WARNING: [Synth 8-689] width (1) of port connection 'axis_wr_data_count' does not match port width (32) of module 'axis_data_fifo_0' [/home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.gen/sources_1/bd/design_1/ipshared/0b0e/src/axis_snoop_fifo.sv:106]
INFO: [Synth 8-6155] done synthesizing module 'axis_snoop_fifo' (0#1) [/home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.gen/sources_1/bd/design_1/ipshared/0b0e/src/axis_snoop_fifo.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'axis_snoop_debug_v1_0' (0#1) [/home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.gen/sources_1/bd/design_1/ipshared/0b0e/src/axis_snoop_debug.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_snoop_debug_0_0' (0#1) [/home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.gen/sources_1/bd/design_1/ip/design_1_axis_snoop_debug_0_0/synth/design_1_axis_snoop_debug_0_0.sv:53]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/home/ericbreh/Utils/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/home/ericbreh/Utils/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/home/ericbreh/Utils/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:982]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/home/ericbreh/Utils/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-7129] Port ACLK in module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLKEN in module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLKEN in module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk in module xpm_fifo_rst is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[13] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[12] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[11] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[10] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[9] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[8] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[7] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[6] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[5] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[4] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[3] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[2] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[1] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[0] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_aclk in module xpm_fifo_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_aclk in module axis_data_fifo_v2_0_15_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s02_axis_tready in module axis_snoop_debug_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s02_axis_tdata[7] in module axis_snoop_debug_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s02_axis_tdata[6] in module axis_snoop_debug_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s02_axis_tdata[5] in module axis_snoop_debug_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s02_axis_tdata[4] in module axis_snoop_debug_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s02_axis_tdata[3] in module axis_snoop_debug_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s02_axis_tdata[2] in module axis_snoop_debug_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s02_axis_tdata[1] in module axis_snoop_debug_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s02_axis_tdata[0] in module axis_snoop_debug_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s02_axis_tlast in module axis_snoop_debug_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s02_axis_tvalid in module axis_snoop_debug_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s03_axis_tready in module axis_snoop_debug_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s03_axis_tdata[7] in module axis_snoop_debug_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s03_axis_tdata[6] in module axis_snoop_debug_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s03_axis_tdata[5] in module axis_snoop_debug_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s03_axis_tdata[4] in module axis_snoop_debug_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s03_axis_tdata[3] in module axis_snoop_debug_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s03_axis_tdata[2] in module axis_snoop_debug_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s03_axis_tdata[1] in module axis_snoop_debug_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s03_axis_tdata[0] in module axis_snoop_debug_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s03_axis_tlast in module axis_snoop_debug_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s03_axis_tvalid in module axis_snoop_debug_v1_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 2245.574 ; gain = 502.766 ; free physical = 308 ; free virtual = 13700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 2251.512 ; gain = 508.703 ; free physical = 285 ; free virtual = 13677
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 2251.512 ; gain = 508.703 ; free physical = 285 ; free virtual = 13677
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2251.512 ; gain = 0.000 ; free physical = 220 ; free virtual = 13613
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.runs/design_1_axis_snoop_debug_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.runs/design_1_axis_snoop_debug_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ericbreh/Utils/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_axis_snoop_debug_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_axis_snoop_debug_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 4 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2460.988 ; gain = 0.000 ; free physical = 358 ; free virtual = 13627
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2460.988 ; gain = 0.000 ; free physical = 357 ; free virtual = 13626
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 2460.988 ; gain = 718.180 ; free physical = 257 ; free virtual = 13342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 2476.992 ; gain = 734.184 ; free physical = 256 ; free virtual = 13342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/\genblk1[0].axis_snoop_fifo_i /snoop_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\genblk1[1].axis_snoop_fifo_i /snoop_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\genblk1[0].axis_snoop_fifo_i /snoop_fifo/inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\genblk1[1].axis_snoop_fifo_i /snoop_fifo/inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\genblk1[0].axis_snoop_fifo_i /snoop_fifo/inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\genblk1[1].axis_snoop_fifo_i /snoop_fifo/inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:55 . Memory (MB): peak = 2476.992 ; gain = 734.184 ; free physical = 256 ; free virtual = 13342
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'axis_snoop_debug_v1_0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 | 00000000000000000000000000000000
                 WRITING |                              010 | 00000000000000000000000000000001
                    LAST |                              100 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'axis_snoop_debug_v1_0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:56 . Memory (MB): peak = 2476.992 ; gain = 734.184 ; free physical = 267 ; free virtual = 13354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   14 Bit       Adders := 6     
	   2 Input   14 Bit       Adders := 2     
	   4 Input   13 Bit       Adders := 10    
	   4 Input    2 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 12    
	               13 Bit    Registers := 10    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 41    
+---RAMs : 
	             112K Bit	(8192 X 14 bit)          RAMs := 2     
+---Muxes : 
	   3 Input   32 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 63    
	   4 Input    2 Bit        Muxes := 14    
	   4 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 22    
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[13] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[12] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[11] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[10] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[9] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[8] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[7] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[6] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[5] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[4] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[3] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[2] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[1] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[0] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_aclk in module xpm_fifo_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_aclk in module xpm_fifo_axis__xdcDup__1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:06 . Memory (MB): peak = 2476.992 ; gain = 734.184 ; free physical = 242 ; free virtual = 13378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_fifo_base:/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 8 K x 14(READ_FIRST)   | W |   | 8 K x 14(WRITE_FIRST)  |   | R | Port A and B     | 1      | 3      | 
|xpm_fifo_base:/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 8 K x 14(READ_FIRST)   | W |   | 8 K x 14(WRITE_FIRST)  |   | R | Port A and B     | 1      | 3      | 
+-------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:20 . Memory (MB): peak = 2504.992 ; gain = 762.184 ; free physical = 265 ; free virtual = 13186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:20 . Memory (MB): peak = 2505.992 ; gain = 763.184 ; free physical = 247 ; free virtual = 13169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_fifo_base:/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 8 K x 14(READ_FIRST)   | W |   | 8 K x 14(WRITE_FIRST)  |   | R | Port A and B     | 1      | 3      | 
|xpm_fifo_base:/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 8 K x 14(READ_FIRST)   | W |   | 8 K x 14(WRITE_FIRST)  |   | R | Port A and B     | 1      | 3      | 
+-------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:01:21 . Memory (MB): peak = 2525.023 ; gain = 782.215 ; free physical = 204 ; free virtual = 13128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 2685.836 ; gain = 943.027 ; free physical = 325 ; free virtual = 12880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 2685.836 ; gain = 943.027 ; free physical = 325 ; free virtual = 12880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 2685.836 ; gain = 943.027 ; free physical = 319 ; free virtual = 12874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 2685.836 ; gain = 943.027 ; free physical = 319 ; free virtual = 12874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 2688.805 ; gain = 945.996 ; free physical = 319 ; free virtual = 12874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 2688.805 ; gain = 945.996 ; free physical = 319 ; free virtual = 12874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    96|
|2     |LUT1     |     3|
|3     |LUT2     |   128|
|4     |LUT3     |    23|
|5     |LUT4     |    48|
|6     |LUT5     |    34|
|7     |LUT6     |   124|
|8     |RAMB18E1 |     2|
|9     |RAMB36E1 |     6|
|11    |FDRE     |   295|
|12    |FDSE     |    27|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 2688.805 ; gain = 945.996 ; free physical = 319 ; free virtual = 12875
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:14 ; elapsed = 00:01:24 . Memory (MB): peak = 2688.805 ; gain = 736.520 ; free physical = 315 ; free virtual = 12870
Synthesis Optimization Complete : Time (s): cpu = 00:01:21 ; elapsed = 00:01:30 . Memory (MB): peak = 2688.812 ; gain = 945.996 ; free physical = 315 ; free virtual = 12870
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2688.812 ; gain = 0.000 ; free physical = 416 ; free virtual = 12966
INFO: [Netlist 29-17] Analyzing 104 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.832 ; gain = 0.000 ; free physical = 389 ; free virtual = 12921
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 524463e6
INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 80 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:42 ; elapsed = 00:01:42 . Memory (MB): peak = 2800.832 ; gain = 1192.504 ; free physical = 387 ; free virtual = 12919
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1450.477; main = 1395.344; forked = 199.020
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4105.863; main = 2800.836; forked = 1580.836
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2848.844 ; gain = 0.000 ; free physical = 383 ; free virtual = 12915
INFO: [Common 17-1381] The checkpoint '/home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.runs/design_1_axis_snoop_debug_0_0_synth_1/design_1_axis_snoop_debug_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axis_snoop_debug_0_0, cache-ID = 4b8cfff8872600b2
INFO: [Coretcl 2-1174] Renamed 31 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2848.844 ; gain = 0.000 ; free physical = 548 ; free virtual = 13070
INFO: [Common 17-1381] The checkpoint '/home/ericbreh/Documents/school/cse293-final-project/block-diagram-example/block-diagram-example.runs/design_1_axis_snoop_debug_0_0_synth_1/design_1_axis_snoop_debug_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_axis_snoop_debug_0_0_utilization_synth.rpt -pb design_1_axis_snoop_debug_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 13 16:51:54 2025...
